Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  5 17:20:17 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            4 |
|     10 |            1 |
|     12 |            4 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            5 |
| Yes          | No                    | No                     |              44 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             288 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clkdivider/jdclk_OBUF | db1/new_input_i_1_n_0                                 |                                                      |                1 |              2 |
|  pclk_in               |                                                       |                                                      |                1 |              4 |
|  clkdivider/jdclk_OBUF |                                                       | display/counter_reg[12]                              |                1 |              8 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_dilation/state                      | db1/reset                                            |                2 |              8 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_erosion/FSM_onehot_state[3]_i_1_n_0 | db1/reset                                            |                1 |              8 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_erosion/center_x[8]_i_1_n_0         |                                                      |                1 |              8 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_erosion/center_x[8]_i_1_n_0         | bin_maze_filt/bin_erosion/center_x[7]_i_1_n_0        |                2 |             10 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_dilation/oldest_pixel_x[7]_i_2_n_0  | bin_maze_filt/bin_dilation/oldest_pixel_x[7]_i_1_n_0 |                2 |             12 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_dilation/oldest_pixel_y[6]_i_2_n_0  | bin_maze_filt/bin_dilation/oldest_pixel_y[6]_i_1_n_0 |                3 |             12 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_erosion/center_y[6]_i_2_n_0         | bin_maze_filt/bin_erosion/center_y[6]_i_1_n_0        |                2 |             12 |
|  clkdivider/jdclk_OBUF | my_camera/E[0]                                        | db1/reset                                            |                2 |             12 |
|  clkdivider/jdclk_OBUF |                                                       | vga1/hreset                                          |                4 |             20 |
|  clkdivider/jdclk_OBUF | vga1/hreset                                           | vga1/vcount_out0                                     |                4 |             20 |
|  clkdivider/jdclk_OBUF | filt_bin_pixel_r_addr                                 |                                                      |                6 |             34 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/cam_pixel_r_addr[16]_i_2_n_0            | bin_maze_filt/cam_pixel_r_addr[16]_i_1_n_0           |                5 |             34 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_dilation/pixel_counter[17]_i_1_n_0  | db1/reset                                            |                6 |             36 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/bin_erosion/pixel_counter               | db1/reset                                            |                7 |             36 |
|  clkdivider/jdclk_OBUF | db1/count                                             | db1/new_input_i_1_n_0                                |                5 |             40 |
|  clkdivider/jdclk_OBUF | bin_maze_filt/cycles[23]_i_2_n_0                      | bin_maze_filt/cycles[23]_i_1_n_0                     |                7 |             48 |
|  clkdivider/jdclk_OBUF |                                                       |                                                      |               27 |            114 |
+------------------------+-------------------------------------------------------+------------------------------------------------------+------------------+----------------+


