--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt_top.twx unoxt_top.ncd -o unoxt_top.twr unoxt_top.pcf
-ucf unoxt_pins.ucf

Design file:              unoxt_top.ncd
Physical constraint file: unoxt_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE1_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE3_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: dcm_system/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE2_path" TIG;

 10889421 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_31 (SLICE_X2Y35.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.668ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      16.072ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.B2       net (fanout=8)        1.050   sys_inst/n0113<15>
    SLICE_X5Y28.BMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X4Y30.B4       net (fanout=1)        0.669   sys_inst/sndamp<11>
    SLICE_X4Y30.CMUX     Topbc                 0.601   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.313   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     16.072ns (5.174ns logic, 10.898ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.633ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      16.037ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.B2       net (fanout=8)        1.050   sys_inst/n0113<15>
    SLICE_X5Y28.BMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X4Y30.B4       net (fanout=1)        0.669   sys_inst/sndamp<11>
    SLICE_X4Y30.CMUX     Topbc                 0.566   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.313   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     16.037ns (5.139ns logic, 10.898ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.617ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      16.021ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.A3       net (fanout=8)        0.866   sys_inst/n0113<15>
    SLICE_X5Y28.AMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp161
    SLICE_X4Y30.A1       net (fanout=1)        0.746   sys_inst/sndamp<9>
    SLICE_X4Y30.CMUX     Topac                 0.657   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi4
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.313   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     16.021ns (5.230ns logic, 10.791ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_29 (SLICE_X2Y35.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.658ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      16.062ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.B2       net (fanout=8)        1.050   sys_inst/n0113<15>
    SLICE_X5Y28.BMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X4Y30.B4       net (fanout=1)        0.669   sys_inst/sndamp<11>
    SLICE_X4Y30.CMUX     Topbc                 0.601   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.303   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     16.062ns (5.164ns logic, 10.898ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.623ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      16.027ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.B2       net (fanout=8)        1.050   sys_inst/n0113<15>
    SLICE_X5Y28.BMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X4Y30.B4       net (fanout=1)        0.669   sys_inst/sndamp<11>
    SLICE_X4Y30.CMUX     Topbc                 0.566   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.303   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     16.027ns (5.129ns logic, 10.898ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.607ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      16.011ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.A3       net (fanout=8)        0.866   sys_inst/n0113<15>
    SLICE_X5Y28.AMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp161
    SLICE_X4Y30.A1       net (fanout=1)        0.746   sys_inst/sndamp<9>
    SLICE_X4Y30.CMUX     Topac                 0.657   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi4
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.303   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     16.011ns (5.220ns logic, 10.791ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_30 (SLICE_X2Y35.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.627ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      16.031ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.B2       net (fanout=8)        1.050   sys_inst/n0113<15>
    SLICE_X5Y28.BMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X4Y30.B4       net (fanout=1)        0.669   sys_inst/sndamp<11>
    SLICE_X4Y30.CMUX     Topbc                 0.601   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lut<5>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.272   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     16.031ns (5.133ns logic, 10.898ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.592ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      15.996ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.B2       net (fanout=8)        1.050   sys_inst/n0113<15>
    SLICE_X5Y28.BMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp31
    SLICE_X4Y30.B4       net (fanout=1)        0.669   sys_inst/sndamp<11>
    SLICE_X4Y30.CMUX     Topbc                 0.566   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi5
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.272   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     15.996ns (5.098ns logic, 10.898ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.576ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      15.980ns (Levels of Logic = 12)
  Clock Path Skew:      -0.328ns (2.005 - 2.333)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_2
    SLICE_X10Y31.D2      net (fanout=4)        1.495   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<2>
    SLICE_X10Y31.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_DATA_o<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X10Y30.C2      net (fanout=2)        0.829   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X10Y30.DMUX    Topcd                 0.536   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y28.D2       net (fanout=1)        1.122   sys_inst/ADDERTREE_INTERNAL_Madd_31
    SLICE_X8Y28.DMUX     Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_32
                                                       sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.A5       net (fanout=2)        0.797   sys_inst/ADDERTREE_INTERNAL_Madd23
    SLICE_X8Y29.CMUX     Topac                 0.636   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X6Y27.A2       net (fanout=1)        1.027   sys_inst/ADDERTREE_INTERNAL_Madd_62
    SLICE_X6Y27.AMUX     Tilo                  0.326   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.B3       net (fanout=2)        1.106   sys_inst/Madd_n0113_Madd6
    SLICE_X6Y27.DMUX     Topbd                 0.695   sys_inst/n0113<12>
                                                       sys_inst/Madd_n0113_Madd_lut<0>12
                                                       sys_inst/Madd_n0113_Madd_cy<0>_14
    SLICE_X5Y28.A3       net (fanout=8)        0.866   sys_inst/n0113<15>
    SLICE_X5Y28.AMUX     Tilo                  0.337   sys_inst/sndamp<12>
                                                       sys_inst/Mmux_sndamp161
    SLICE_X4Y30.A1       net (fanout=1)        0.746   sys_inst/sndamp<9>
    SLICE_X4Y30.CMUX     Topac                 0.657   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_lutdi4
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A6       net (fanout=1)        0.565   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X5Y33.A        Tilo                  0.259   audioext_l_o_OBUF
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X2Y34.B2       net (fanout=3)        1.130   audioext_l_o_OBUF
    SLICE_X2Y34.BMUX     Tilo                  0.326   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.CX       net (fanout=2)        1.105   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT25
    SLICE_X2Y34.COUT     Tcxcy                 0.117   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>_26
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_cy<0>27
    SLICE_X2Y35.CLK      Tcinck                0.272   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_42_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     15.980ns (5.189ns logic, 10.791ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3 (SLICE_X18Y40.DI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.112ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3 (FF)
  Data Path Delay:      0.568ns (Levels of Logic = 0)
  Clock Path Skew:      0.412ns (2.272 - 1.860)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.DQ      Tcko                  0.405   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_3
    SLICE_X18Y40.DI      net (fanout=1)        0.139   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<3>
    SLICE_X18Y40.CLK     Tdh         (-Th)    -0.024   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.429ns logic, 0.139ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l (SLICE_X26Y60.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.043ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l (FF)
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.820 - 0.736)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y58.AQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n
    SLICE_X26Y60.AI      net (fanout=1)        0.131   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_write_n
    SLICE_X26Y60.CLK     Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mshreg_bus_iow_synced_l
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.264ns logic, 0.131ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4 (SLICE_X18Y40.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.065ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4 (FF)
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.860 - 0.778)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<14>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_4
    SLICE_X18Y40.AI      net (fanout=1)        0.187   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<4>
    SLICE_X18Y40.CLK     Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mshreg_cga_io_address_2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.228ns logic, 0.187ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE3_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE4_path" TIG;

 524 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (SLICE_X22Y56.C1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.233ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (FF)
  Data Path Delay:      8.525ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.832 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DMUX    Tshcko                0.576   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X23Y54.C1      net (fanout=1)        1.718   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X22Y56.C1      net (fanout=8)        1.437   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out53
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.525ns (1.688ns logic, 6.837ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.150ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (FF)
  Data Path Delay:      8.442ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.832 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6
    SLICE_X23Y54.C2      net (fanout=1)        1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<6>
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X22Y56.C1      net (fanout=8)        1.437   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out53
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (1.637ns logic, 6.805ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.942ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (FF)
  Data Path Delay:      8.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.832 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4
    SLICE_X23Y54.C6      net (fanout=1)        1.478   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<4>
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X22Y56.C1      net (fanout=8)        1.437   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out53
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.234ns (1.637ns logic, 6.597ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (SLICE_X22Y56.A1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.054ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      8.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.832 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DMUX    Tshcko                0.576   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X23Y54.C1      net (fanout=1)        1.718   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X22Y56.A1      net (fanout=8)        1.258   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.346ns (1.688ns logic, 6.658ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.971ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      8.263ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.832 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6
    SLICE_X23Y54.C2      net (fanout=1)        1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<6>
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X22Y56.A1      net (fanout=8)        1.258   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (1.637ns logic, 6.626ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.763ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      8.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.440ns (1.832 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4
    SLICE_X23Y54.C6      net (fanout=1)        1.478   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<4>
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X22Y56.A1      net (fanout=8)        1.258   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      8.055ns (1.637ns logic, 6.418ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (SLICE_X23Y51.B1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.767ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      8.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.430ns (1.842 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DMUX    Tshcko                0.576   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X23Y54.C1      net (fanout=1)        1.718   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_address_enable_n_2
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X23Y51.B1      net (fanout=8)        0.947   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X23Y51.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.069ns (1.722ns logic, 6.347ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.684ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      7.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.430ns (1.842 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_6
    SLICE_X23Y54.C2      net (fanout=1)        1.686   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<6>
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X23Y51.B1      net (fanout=8)        0.947   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X23Y51.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.986ns (1.671ns logic, 6.315ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.476ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      7.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.430ns (1.842 - 2.272)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AQ      Tcko                  0.525   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_4
    SLICE_X23Y54.C6      net (fanout=1)        1.478   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<4>
    SLICE_X23Y54.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/R3_h_sync_width<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B5      net (fanout=4)        1.837   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs11
    SLICE_X19Y43.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<10>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs13
    SLICE_X22Y53.C1      net (fanout=9)        1.845   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/colorsel_cs1
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o1
    SLICE_X23Y51.B1      net (fanout=8)        0.947   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/status_cs_bus_ior_l_AND_1879_o
    SLICE_X23Y51.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out23
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (1.671ns logic, 6.107ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE4_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (SLICE_X22Y56.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.521ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3 (FF)
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.834 - 0.756)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y56.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC
    SLICE_X22Y56.A3      net (fanout=3)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/VSYNC
    SLICE_X22Y56.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out43
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.395ns logic, 0.472ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1 (SLICE_X14Y38.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.526ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1 (FF)
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.925 - 0.781)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2_3
    SLICE_X14Y38.A4      net (fanout=13)       0.507   sys_inst/u_CHIPSET/u_PERIPHERALS/cga_io_address_2<3>
    SLICE_X14Y38.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_dir1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_OE_1
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.431ns logic, 0.507ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10 (SLICE_X11Y41.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.393ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10 (FF)
  Data Path Delay:      0.753ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.953 - 0.861)
  Source Clock:         clk_28_571 rising at 105.000ns
  Destination Clock:    clk_50 falling at 90.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.BQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<11>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_9
    SLICE_X11Y41.BX      net (fanout=6)        0.496   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<9>
    SLICE_X11Y41.CLK     Tckdi       (-Th)    -0.059   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff<12>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_crtc_ff_10
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.257ns logic, 0.496ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" 
TS_clk50 /         0.071428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" TS_clk50 /
        0.071428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 277.334ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm_system/clkout4_buf/I0
  Logical resource: dcm_system/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm_system/clkout3
--------------------------------------------------------------------------------
Slack: 278.601ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sys_inst/clk_opl2_ff_3/CLK
  Logical resource: sys_inst/Mshreg_clk_opl2_ff_2/CLK
  Location pin: SLICE_X10Y39.CLK
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" 
TS_clk50 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19327723 paths analyzed, 17274 endpoints analyzed, 128 failing endpoints
 128 timing errors detected. (128 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.370ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5 (SLICE_X39Y42.D5), 22024 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.485ns (Levels of Logic = 12)
  Clock Path Skew:      -0.446ns (1.833 - 2.279)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.525   sys_inst/cpu_address<10>
                                                       sys_inst/cpu_address_5
    SLICE_X19Y32.C2      net (fanout=1)        0.534   sys_inst/cpu_address<5>
    SLICE_X19Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X20Y32.B5      net (fanout=33)       0.488   sys_inst/u_CHIPSET/address<5>
    SLICE_X20Y32.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X32Y41.C6      net (fanout=13)       1.631   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X32Y41.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X35Y41.C6      net (fanout=3)        0.386   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X35Y41.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X35Y41.D5      net (fanout=7)        0.247   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X35Y41.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1
    SLICE_X34Y43.B5      net (fanout=2)        0.637   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
    SLICE_X34Y43.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X36Y43.B4      net (fanout=4)        0.528   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X36Y43.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X36Y41.D5      net (fanout=2)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X36Y41.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.B1      net (fanout=3)        0.557   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X36Y41.A3      net (fanout=3)        0.387   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X36Y41.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0
    SLICE_X39Y42.C5      net (fanout=1)        0.555   N578
    SLICE_X39Y42.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215
    SLICE_X39Y42.D5      net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X39Y42.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service61
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5
    -------------------------------------------------  ---------------------------
    Total                                     10.485ns (3.829ns logic, 6.656ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.480ns (Levels of Logic = 12)
  Clock Path Skew:      -0.443ns (1.833 - 2.276)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.525   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X18Y31.A6      net (fanout=2)        0.608   sys_inst/cpu_address<7>
    SLICE_X18Y31.A       Tilo                  0.254   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X20Y32.B6      net (fanout=9)        0.414   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X20Y32.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X32Y41.C6      net (fanout=13)       1.631   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X32Y41.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X35Y41.C6      net (fanout=3)        0.386   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X35Y41.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X35Y41.D5      net (fanout=7)        0.247   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X35Y41.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1
    SLICE_X34Y43.B5      net (fanout=2)        0.637   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
    SLICE_X34Y43.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X36Y43.B4      net (fanout=4)        0.528   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X36Y43.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X36Y41.D5      net (fanout=2)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X36Y41.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.B1      net (fanout=3)        0.557   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X36Y41.A3      net (fanout=3)        0.387   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X36Y41.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0
    SLICE_X39Y42.C5      net (fanout=1)        0.555   N578
    SLICE_X39Y42.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215
    SLICE_X39Y42.D5      net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X39Y42.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service61
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5
    -------------------------------------------------  ---------------------------
    Total                                     10.480ns (3.824ns logic, 6.656ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.457ns (Levels of Logic = 12)
  Clock Path Skew:      -0.443ns (1.833 - 2.276)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.525   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_6
    SLICE_X19Y32.D5      net (fanout=2)        0.428   sys_inst/cpu_address<6>
    SLICE_X19Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171
    SLICE_X20Y32.B4      net (fanout=29)       0.566   sys_inst/u_CHIPSET/address<6>
    SLICE_X20Y32.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X32Y41.C6      net (fanout=13)       1.631   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X32Y41.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X35Y41.C6      net (fanout=3)        0.386   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X35Y41.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X35Y41.D5      net (fanout=7)        0.247   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X35Y41.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1
    SLICE_X34Y43.B5      net (fanout=2)        0.637   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
    SLICE_X34Y43.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X36Y43.B4      net (fanout=4)        0.528   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X36Y43.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X36Y41.D5      net (fanout=2)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X36Y41.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.B1      net (fanout=3)        0.557   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X36Y41.A3      net (fanout=3)        0.387   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X36Y41.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0
    SLICE_X39Y42.C5      net (fanout=1)        0.555   N578
    SLICE_X39Y42.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215
    SLICE_X39Y42.D5      net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X39Y42.CLK     Tas                   0.373   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service61
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_5
    -------------------------------------------------  ---------------------------
    Total                                     10.457ns (3.829ns logic, 6.628ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (SLICE_X39Y42.D5), 22024 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.376ns (Levels of Logic = 12)
  Clock Path Skew:      -0.446ns (1.833 - 2.279)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.525   sys_inst/cpu_address<10>
                                                       sys_inst/cpu_address_5
    SLICE_X19Y32.C2      net (fanout=1)        0.534   sys_inst/cpu_address<5>
    SLICE_X19Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X20Y32.B5      net (fanout=33)       0.488   sys_inst/u_CHIPSET/address<5>
    SLICE_X20Y32.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X32Y41.C6      net (fanout=13)       1.631   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X32Y41.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X35Y41.C6      net (fanout=3)        0.386   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X35Y41.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X35Y41.D5      net (fanout=7)        0.247   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X35Y41.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1
    SLICE_X34Y43.B5      net (fanout=2)        0.637   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
    SLICE_X34Y43.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X36Y43.B4      net (fanout=4)        0.528   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X36Y43.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X36Y41.D5      net (fanout=2)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X36Y41.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.B1      net (fanout=3)        0.557   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X36Y41.A3      net (fanout=3)        0.387   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X36Y41.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0
    SLICE_X39Y42.C5      net (fanout=1)        0.555   N578
    SLICE_X39Y42.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215
    SLICE_X39Y42.D5      net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X39Y42.CLK     Tas                   0.264   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service22
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    -------------------------------------------------  ---------------------------
    Total                                     10.376ns (3.720ns logic, 6.656ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.371ns (Levels of Logic = 12)
  Clock Path Skew:      -0.443ns (1.833 - 2.276)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.525   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_7
    SLICE_X18Y31.A6      net (fanout=2)        0.608   sys_inst/cpu_address<7>
    SLICE_X18Y31.A       Tilo                  0.254   sys_inst/cpu_address<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X20Y32.B6      net (fanout=9)        0.414   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X20Y32.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X32Y41.C6      net (fanout=13)       1.631   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X32Y41.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X35Y41.C6      net (fanout=3)        0.386   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X35Y41.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X35Y41.D5      net (fanout=7)        0.247   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X35Y41.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1
    SLICE_X34Y43.B5      net (fanout=2)        0.637   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
    SLICE_X34Y43.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X36Y43.B4      net (fanout=4)        0.528   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X36Y43.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X36Y41.D5      net (fanout=2)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X36Y41.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.B1      net (fanout=3)        0.557   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X36Y41.A3      net (fanout=3)        0.387   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X36Y41.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0
    SLICE_X39Y42.C5      net (fanout=1)        0.555   N578
    SLICE_X39Y42.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215
    SLICE_X39Y42.D5      net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X39Y42.CLK     Tas                   0.264   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service22
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    -------------------------------------------------  ---------------------------
    Total                                     10.371ns (3.715ns logic, 6.656ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_6 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.348ns (Levels of Logic = 12)
  Clock Path Skew:      -0.443ns (1.833 - 2.276)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_6 to sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.CQ      Tcko                  0.525   sys_inst/cpu_address<7>
                                                       sys_inst/cpu_address_6
    SLICE_X19Y32.D5      net (fanout=2)        0.428   sys_inst/cpu_address<6>
    SLICE_X19Y32.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address171
    SLICE_X20Y32.B4      net (fanout=29)       0.566   sys_inst/u_CHIPSET/address<6>
    SLICE_X20Y32.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_VRAM_ENABLE_ff_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n1
    SLICE_X32Y41.C6      net (fanout=13)       1.631   sys_inst/u_CHIPSET/u_PERIPHERALS/interrupt_chip_select_n
    SLICE_X32Y41.CMUX    Tilo                  0.403   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24_G
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In24
    SLICE_X35Y41.C6      net (fanout=3)        0.386   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_FSM_FFd2-In
    SLICE_X35Y41.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/control_state_n00541
    SLICE_X35Y41.D5      net (fanout=7)        0.247   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/n0054
    SLICE_X35Y41.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o1
    SLICE_X34Y43.B5      net (fanout=2)        0.637   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_Control_Logic/auto_eoi_config_end_of_acknowledge_sequence_AND_1371_o
    SLICE_X34Y43.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/in_service_register<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>3
    SLICE_X36Y43.B4      net (fanout=4)        0.528   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register<0>
    SLICE_X36Y43.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_12_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>1
    SLICE_X36Y41.D5      net (fanout=2)        0.472   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/next_in_service_register[7]_interrupt_special_mask[7]_and_7_OUT<0>
    SLICE_X36Y41.D       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.B1      net (fanout=3)        0.557   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
    SLICE_X36Y41.BMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_2_f71
    SLICE_X36Y41.A3      net (fanout=3)        0.387   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/priority_rotate[2]_PWR_29_o_equal_13_o
    SLICE_X36Y41.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_priority_rotate[2]_PWR_29_o_equal_13_o_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215_SW0
    SLICE_X39Y42.C5      net (fanout=1)        0.555   N578
    SLICE_X39Y42.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service215
    SLICE_X39Y42.D5      net (fanout=1)        0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service21
    SLICE_X39Y42.CLK     Tas                   0.264   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/Mmux_next_highest_level_in_service22
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8259/u_In_Service/highest_level_in_service_1
    -------------------------------------------------  ---------------------------
    Total                                     10.348ns (3.720ns logic, 6.628ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1 (RAMB16_X1Y20.DIA0), 1643 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.269ns (Levels of Logic = 9)
  Clock Path Skew:      -0.380ns (1.899 - 2.279)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.525   sys_inst/cpu_address<10>
                                                       sys_inst/cpu_address_5
    SLICE_X19Y32.C2      net (fanout=1)        0.534   sys_inst/cpu_address<5>
    SLICE_X19Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y28.A2      net (fanout=33)       1.060   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y28.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X23Y28.D3      net (fanout=9)        0.423   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X23Y28.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X22Y27.B3      net (fanout=19)       0.671   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X22Y27.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X23Y25.B5      net (fanout=9)        0.490   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X23Y25.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16
    SLICE_X23Y25.A5      net (fanout=1)        0.230   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X23Y25.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X22Y28.B6      net (fanout=1)        0.541   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110
    SLICE_X22Y28.B       Tilo                  0.254   sys_inst/cpu_address<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
    SLICE_X22Y28.D1      net (fanout=1)        0.598   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X22Y28.CMUX    Topdc                 0.456   sys_inst/cpu_address<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X14Y30.D6      net (fanout=2)        0.980   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113
    SLICE_X14Y30.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q<9>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112
    RAMB16_X1Y20.DIA0    net (fanout=34)       1.404   sys_inst/data_bus<0>
    RAMB16_X1Y20.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                     10.269ns (3.338ns logic, 6.931ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.103ns (Levels of Logic = 9)
  Clock Path Skew:      -0.380ns (1.899 - 2.279)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.525   sys_inst/cpu_address<10>
                                                       sys_inst/cpu_address_5
    SLICE_X19Y32.C2      net (fanout=1)        0.534   sys_inst/cpu_address<5>
    SLICE_X19Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y28.A2      net (fanout=33)       1.060   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y28.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X23Y28.B6      net (fanout=9)        0.175   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X23Y28.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<0>1
    SLICE_X22Y27.B4      net (fanout=20)       0.753   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<0>
    SLICE_X22Y27.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus85
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X23Y25.B5      net (fanout=9)        0.490   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X23Y25.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16
    SLICE_X23Y25.A5      net (fanout=1)        0.230   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X23Y25.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X22Y28.B6      net (fanout=1)        0.541   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110
    SLICE_X22Y28.B       Tilo                  0.254   sys_inst/cpu_address<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
    SLICE_X22Y28.D1      net (fanout=1)        0.598   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X22Y28.CMUX    Topdc                 0.456   sys_inst/cpu_address<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X14Y30.D6      net (fanout=2)        0.980   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113
    SLICE_X14Y30.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q<9>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112
    RAMB16_X1Y20.DIA0    net (fanout=34)       1.404   sys_inst/data_bus<0>
    RAMB16_X1Y20.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                     10.103ns (3.338ns logic, 6.765ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_5 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.083ns (Levels of Logic = 9)
  Clock Path Skew:      -0.380ns (1.899 - 2.279)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_5 to sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.525   sys_inst/cpu_address<10>
                                                       sys_inst/cpu_address_5
    SLICE_X19Y32.C2      net (fanout=1)        0.534   sys_inst/cpu_address<5>
    SLICE_X19Y32.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address161
    SLICE_X23Y28.A2      net (fanout=33)       1.060   sys_inst/u_CHIPSET/address<5>
    SLICE_X23Y28.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X23Y28.D3      net (fanout=9)        0.423   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X23Y28.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X23Y26.A3      net (fanout=19)       0.643   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X23Y26.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus23
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus15
    SLICE_X23Y25.B6      net (fanout=1)        0.327   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus17
    SLICE_X23Y25.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16
    SLICE_X23Y25.A5      net (fanout=1)        0.230   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X23Y25.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X22Y28.B6      net (fanout=1)        0.541   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110
    SLICE_X22Y28.B       Tilo                  0.254   sys_inst/cpu_address<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
    SLICE_X22Y28.D1      net (fanout=1)        0.598   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X22Y28.CMUX    Topdc                 0.456   sys_inst/cpu_address<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X14Y30.D6      net (fanout=2)        0.980   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113
    SLICE_X14Y30.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone1_b/f_q<9>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112
    RAMB16_X1Y20.DIA0    net (fanout=34)       1.404   sys_inst/data_bus<0>
    RAMB16_X1Y20.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                     10.083ns (3.343ns logic, 6.740ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0 (SLICE_X6Y3.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<0>_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<0>_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.AQ        Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits<7>_0
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<0>_0
    SLICE_X6Y3.AI        net (fanout=1)        0.018   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/bits<0>_0
    SLICE_X6Y3.CLK       Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr1/bits_8
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op/u_csr2/Mshreg_bits_0
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17 (SLICE_X14Y19.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_50 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_17
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0
    SLICE_X14Y19.AI      net (fanout=1)        0.018   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_0_0
    SLICE_X14Y19.CLK     Tdh         (-Th)    -0.030   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_14_171
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/Mshreg_bits_0_17
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11 (SLICE_X19Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_11 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.868 - 0.783)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_11 to sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y36.DQ      Tcko                  0.234   sys_inst/cpu_address<11>
                                                       sys_inst/cpu_address_11
    SLICE_X19Y34.D6      net (fanout=3)        0.147   sys_inst/cpu_address<11>
    SLICE_X19Y34.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<11>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address31
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_11
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.449ns logic, 0.147ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_exprom/Mram_explut_jt51/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_op_u_logsin/Mram_sinelut/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/xtide/Mram_bram1/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" 
TS_clk50 / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 211509 paths analyzed, 3434 endpoints analyzed, 91 failing endpoints
 91 timing errors detected. (91 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.934ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_bx_14 (SLICE_X37Y57.CX), 1129 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.728ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (0.313 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_bx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y57.CX      net (fanout=55)       1.267   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y57.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_4_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y53.C3      net (fanout=5)        1.043   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X37Y57.CX      net (fanout=16)       1.061   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X37Y57.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_14
    -------------------------------------------------  ---------------------------
    Total                                     11.728ns (4.507ns logic, 7.221ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.699ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (0.313 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_bx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y57.C1      net (fanout=89)       1.027   sys_inst/B1/EU_CORE/eu_rom_data<20>
    SLICE_X48Y57.BMUX    Topcb                 0.431   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_51
                                                       sys_inst/B1/EU_CORE/mux16_4_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y53.C3      net (fanout=5)        1.043   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X37Y57.CX      net (fanout=16)       1.061   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X37Y57.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_14
    -------------------------------------------------  ---------------------------
    Total                                     11.699ns (4.718ns logic, 6.981ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.645ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (0.313 - 0.411)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_bx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X46Y48.B6      net (fanout=65)       0.975   sys_inst/B1/EU_CORE/eu_rom_data<16>
    SLICE_X46Y48.BMUX    Topbb                 0.444   sys_inst/B1/EU_CORE/eu_operand1<2>
                                                       sys_inst/B1/EU_CORE/mux8_5
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y53.C4      net (fanout=3)        1.028   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X37Y57.CX      net (fanout=16)       1.061   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X37Y57.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_14
    -------------------------------------------------  ---------------------------
    Total                                     11.645ns (4.731ns logic, 6.914ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_biu_command_14 (SLICE_X38Y57.BX), 1129 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_biu_command_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.321 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_biu_command_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y57.CX      net (fanout=55)       1.267   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y57.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_4_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y53.C3      net (fanout=5)        1.043   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X38Y57.BX      net (fanout=16)       1.060   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X38Y57.CLK     Tdick                 0.085   sys_inst/B1/EU_CORE/eu_biu_command<12>
                                                       sys_inst/B1/EU_CORE/eu_biu_command_14
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (4.478ns logic, 7.220ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_biu_command_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.669ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.321 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_biu_command_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y57.C1      net (fanout=89)       1.027   sys_inst/B1/EU_CORE/eu_rom_data<20>
    SLICE_X48Y57.BMUX    Topcb                 0.431   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_51
                                                       sys_inst/B1/EU_CORE/mux16_4_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y53.C3      net (fanout=5)        1.043   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X38Y57.BX      net (fanout=16)       1.060   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X38Y57.CLK     Tdick                 0.085   sys_inst/B1/EU_CORE/eu_biu_command<12>
                                                       sys_inst/B1/EU_CORE/eu_biu_command_14
    -------------------------------------------------  ---------------------------
    Total                                     11.669ns (4.689ns logic, 6.980ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_biu_command_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.615ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (0.321 - 0.411)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_biu_command_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X46Y48.B6      net (fanout=65)       0.975   sys_inst/B1/EU_CORE/eu_rom_data<16>
    SLICE_X46Y48.BMUX    Topbb                 0.444   sys_inst/B1/EU_CORE/eu_operand1<2>
                                                       sys_inst/B1/EU_CORE/mux8_5
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y53.C4      net (fanout=3)        1.028   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X38Y57.BX      net (fanout=16)       1.060   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X38Y57.CLK     Tdick                 0.085   sys_inst/B1/EU_CORE/eu_biu_command<12>
                                                       sys_inst/B1/EU_CORE/eu_biu_command_14
    -------------------------------------------------  ---------------------------
    Total                                     11.615ns (4.702ns logic, 6.913ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_di_14 (SLICE_X40Y57.CX), 1129 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_di_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.595ns (Levels of Logic = 9)
  Clock Path Skew:      -0.071ns (0.330 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_di_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y57.CX      net (fanout=55)       1.267   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y57.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_4_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y53.C3      net (fanout=5)        1.043   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X40Y57.CX      net (fanout=16)       0.928   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X40Y57.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_di<15>
                                                       sys_inst/B1/EU_CORE/eu_register_di_14
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (4.507ns logic, 7.088ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_di_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.566ns (Levels of Logic = 9)
  Clock Path Skew:      -0.071ns (0.330 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_di_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y57.C1      net (fanout=89)       1.027   sys_inst/B1/EU_CORE/eu_rom_data<20>
    SLICE_X48Y57.BMUX    Topcb                 0.431   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_51
                                                       sys_inst/B1/EU_CORE/mux16_4_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y53.C3      net (fanout=5)        1.043   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X40Y57.CX      net (fanout=16)       0.928   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X40Y57.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_di<15>
                                                       sys_inst/B1/EU_CORE/eu_register_di_14
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (4.718ns logic, 6.848ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_di_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.512ns (Levels of Logic = 9)
  Clock Path Skew:      -0.081ns (0.330 - 0.411)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_di_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA0    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X46Y48.B6      net (fanout=65)       0.975   sys_inst/B1/EU_CORE/eu_rom_data<16>
    SLICE_X46Y48.BMUX    Topbb                 0.444   sys_inst/B1/EU_CORE/eu_operand1<2>
                                                       sys_inst/B1/EU_CORE/mux8_5
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y53.C4      net (fanout=3)        1.028   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y53.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y53.B4      net (fanout=3)        0.357   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y53.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X49Y55.B6      net (fanout=3)        0.371   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X49Y55.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X49Y55.C4      net (fanout=3)        0.337   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X49Y55.CMUX    Tilo                  0.337   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X45Y57.C4      net (fanout=2)        0.840   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X45Y57.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X45Y57.B6      net (fanout=3)        0.361   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X45Y57.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r0<11>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X43Y58.D6      net (fanout=3)        0.574   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X43Y58.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r3<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X42Y58.CX      net (fanout=1)        1.010   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X42Y58.CMUX    Tcxc                  0.182   sys_inst/B1/EU_CORE/eu_register_sp<14>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X40Y57.CX      net (fanout=16)       0.928   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X40Y57.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_di<15>
                                                       sys_inst/B1/EU_CORE/eu_register_di_14
    -------------------------------------------------  ---------------------------
    Total                                     11.512ns (4.731ns logic, 6.781ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8 (SLICE_X42Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_register_ds_8 (FF)
  Destination:          sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.046 - 0.043)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_register_ds_8 to sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y49.AQ      Tcko                  0.198   sys_inst/B1/BIU_CORE/biu_register_ds<11>
                                                       sys_inst/B1/BIU_CORE/biu_register_ds_8
    SLICE_X42Y48.DX      net (fanout=2)        0.216   sys_inst/B1/BIU_CORE/biu_register_ds<8>
    SLICE_X42Y48.CLK     Tdh         (-Th)     0.100   sys_inst/B1/BIU_CORE/biu_register_ds_d2<13>
                                                       sys_inst/B1/BIU_CORE/Mshreg_biu_register_ds_d2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.098ns logic, 0.216ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8 (SLICE_X38Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_register_ss_8 (FF)
  Destination:          sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.110 - 0.116)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_register_ss_8 to sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.AQ      Tcko                  0.200   sys_inst/B1/BIU_CORE/biu_register_ss<11>
                                                       sys_inst/B1/BIU_CORE/biu_register_ss_8
    SLICE_X38Y51.DX      net (fanout=2)        0.233   sys_inst/B1/BIU_CORE/biu_register_ss<8>
    SLICE_X38Y51.CLK     Tdh         (-Th)     0.100   sys_inst/B1/BIU_CORE/biu_register_ss_d2<12>
                                                       sys_inst/B1/BIU_CORE/Mshreg_biu_register_ss_d2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.100ns logic, 0.233ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15 (SLICE_X42Y50.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_register_cs_15 (FF)
  Destination:          sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.133 - 0.118)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_register_cs_15 to sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.DQ      Tcko                  0.200   sys_inst/B1/BIU_CORE/biu_register_cs<15>
                                                       sys_inst/B1/BIU_CORE/biu_register_cs_15
    SLICE_X42Y50.BI      net (fanout=2)        0.131   sys_inst/B1/BIU_CORE/biu_register_cs<15>
    SLICE_X42Y50.CLK     Tdh         (-Th)    -0.029   sys_inst/B1/BIU_CORE/biu_register_cs_d2<12>
                                                       sys_inst/B1/BIU_CORE/Mshreg_biu_register_cs_d2_15
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.229ns logic, 0.131ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" 
TS_clk50 /         0.571428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43480 paths analyzed, 1401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.618ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAMB8_X0Y29.DIADI2), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAM)
  Requirement:          35.000ns
  Data Path Delay:      20.505ns (Levels of Logic = 8)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X11Y43.D5      net (fanout=9)        0.706   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X11Y43.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23
    SLICE_X12Y48.B3      net (fanout=1)        0.872   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X12Y48.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X10Y56.B2      net (fanout=3)        1.431   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y29.DIADI2   net (fanout=3)        3.567   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y29.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    -------------------------------------------------  ---------------------------
    Total                                     20.505ns (3.229ns logic, 17.276ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAM)
  Requirement:          35.000ns
  Data Path Delay:      20.409ns (Levels of Logic = 9)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X12Y49.A6      net (fanout=9)        0.412   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X12Y49.A       Tilo                  0.235   N1099
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X12Y48.A1      net (fanout=1)        0.716   N1099
    SLICE_X12Y48.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X12Y48.B6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X12Y48.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X10Y56.B2      net (fanout=3)        1.431   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y29.DIADI2   net (fanout=3)        3.567   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y29.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    -------------------------------------------------  ---------------------------
    Total                                     20.409ns (3.440ns logic, 16.969ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b (RAM)
  Requirement:          35.000ns
  Data Path Delay:      20.374ns (Levels of Logic = 8)
  Clock Path Skew:      0.035ns (0.482 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X10Y48.D2      net (fanout=9)        1.017   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X10Y48.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4_SW0
    SLICE_X10Y48.C4      net (fanout=1)        0.456   N552
    SLICE_X10Y48.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4
    SLICE_X10Y56.B3      net (fanout=3)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<1>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y29.DIADI2   net (fanout=3)        3.567   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y29.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_b
    -------------------------------------------------  ---------------------------
    Total                                     20.374ns (3.244ns logic, 17.130ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X12Y58.C4), 1073 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      20.285ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.421 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X11Y43.D5      net (fanout=9)        0.706   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X11Y43.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23
    SLICE_X12Y48.B3      net (fanout=1)        0.872   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X12Y48.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X10Y56.B2      net (fanout=3)        1.431   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X22Y58.B4      net (fanout=3)        0.318   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X22Y58.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X12Y58.C4      net (fanout=2)        2.726   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X12Y58.CLK     Tas                   0.349   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     20.285ns (3.532ns logic, 16.753ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      20.189ns (Levels of Logic = 11)
  Clock Path Skew:      -0.026ns (0.421 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X12Y49.A6      net (fanout=9)        0.412   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X12Y49.A       Tilo                  0.235   N1099
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X12Y48.A1      net (fanout=1)        0.716   N1099
    SLICE_X12Y48.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X12Y48.B6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X12Y48.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X10Y56.B2      net (fanout=3)        1.431   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X22Y58.B4      net (fanout=3)        0.318   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X22Y58.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X12Y58.C4      net (fanout=2)        2.726   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X12Y58.CLK     Tas                   0.349   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     20.189ns (3.743ns logic, 16.446ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      20.154ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.421 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X10Y48.D2      net (fanout=9)        1.017   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X10Y48.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4_SW0
    SLICE_X10Y48.C4      net (fanout=1)        0.456   N552
    SLICE_X10Y48.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4
    SLICE_X10Y56.B3      net (fanout=3)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<1>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X22Y58.B4      net (fanout=3)        0.318   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    SLICE_X22Y58.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_video_cga31
    SLICE_X12Y58.C4      net (fanout=2)        2.726   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X12Y58.CLK     Tas                   0.349   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_100_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     20.154ns (3.547ns logic, 16.607ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a (RAMB8_X0Y28.DIADI2), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a (RAM)
  Requirement:          35.000ns
  Data Path Delay:      20.318ns (Levels of Logic = 8)
  Clock Path Skew:      0.033ns (0.480 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X11Y43.D5      net (fanout=9)        0.706   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X11Y43.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out23
    SLICE_X12Y48.B3      net (fanout=1)        0.872   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X12Y48.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X10Y56.B2      net (fanout=3)        1.431   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y28.DIADI2   net (fanout=3)        3.380   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y28.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
    -------------------------------------------------  ---------------------------
    Total                                     20.318ns (3.229ns logic, 17.089ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a (RAM)
  Requirement:          35.000ns
  Data Path Delay:      20.222ns (Levels of Logic = 9)
  Clock Path Skew:      0.033ns (0.480 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X12Y49.A6      net (fanout=9)        0.412   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X12Y49.A       Tilo                  0.235   N1099
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X12Y48.A1      net (fanout=1)        0.716   N1099
    SLICE_X12Y48.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X12Y48.B6      net (fanout=1)        0.143   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X12Y48.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X10Y56.B2      net (fanout=3)        1.431   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y28.DIADI2   net (fanout=3)        3.380   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y28.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
    -------------------------------------------------  ---------------------------
    Total                                     20.222ns (3.440ns logic, 16.782ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a (RAM)
  Requirement:          35.000ns
  Data Path Delay:      20.187ns (Levels of Logic = 8)
  Clock Path Skew:      0.033ns (0.480 - 0.447)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X5Y26.D5       net (fanout=24)       3.689   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X5Y26.DMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X10Y42.D2      net (fanout=6)        2.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X10Y42.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X10Y42.B5      net (fanout=4)        0.906   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X10Y42.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/pix_bits_old<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B4      net (fanout=1)        0.825   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X11Y48.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X10Y48.D2      net (fanout=9)        1.017   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X10Y48.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4_SW0
    SLICE_X10Y48.C4      net (fanout=1)        0.456   N552
    SLICE_X10Y48.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_bordercol<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out4
    SLICE_X10Y56.B3      net (fanout=3)        1.390   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<1>
    SLICE_X10Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.C2      net (fanout=1)        2.772   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    RAMB8_X0Y28.DIADI2   net (fanout=3)        3.380   sys_inst/u_CHIPSET/u_PERIPHERALS/video<2>
    RAMB8_X0Y28.CLKAWRCLKTrdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/scandoubler/Mram_scan_ram_a
    -------------------------------------------------  ---------------------------
    Total                                     20.187ns (3.244ns logic, 16.943ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (SLICE_X10Y56.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.208 - 0.207)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3
    SLICE_X10Y56.DI      net (fanout=2)        0.165   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor<3>
    SLICE_X10Y56.CLK     Tdh         (-Th)     0.002   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.196ns logic, 0.165ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3 (SLICE_X24Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_2 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_2 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.CQ      Tcko                  0.200   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_2
    SLICE_X24Y61.C5      net (fanout=5)        0.085   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc<2>
    SLICE_X24Y61.CLK     Tah         (-Th)    -0.121   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc<2>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/Mcount_hsc_xor<3>11
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/hsc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.321ns logic, 0.085ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4 (SLICE_X16Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.051 - 0.049)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r_4
    SLICE_X16Y46.AX      net (fanout=6)        0.167   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_r<4>
    SLICE_X16Y46.CLK     Tckdi       (-Th)    -0.048   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/row_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.246ns logic, 0.167ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/splash/Mram_bram1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     23.868ns|            0|          219|            0|     19582712|
| TS_dcm_system_clkout3         |    280.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_dcm_system_clkout1         |     20.000ns|     22.370ns|          N/A|          128|            0|     19327723|            0|
| TS_dcm_system_clkout0         |     10.000ns|     11.934ns|          N/A|           91|            0|       211509|            0|
| TS_dcm_system_clkout2         |     35.000ns|     20.618ns|          N/A|            0|            0|        43480|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   20.618|    9.482|    5.236|    8.653|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 219  Score: 106115  (Setup/Max: 106115, Hold: 0)

Constraints cover 30472657 paths, 0 nets, and 31987 connections

Design statistics:
   Minimum period:  22.370ns{1}   (Maximum frequency:  44.703MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 28 14:15:56 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4741 MB



