// Seed: 204110618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    force id_1 = 1;
    if (!id_2) assert (id_4);
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 ? id_1 : 1 ? 1 : 1;
  wire id_3;
  id_4(
      .id_0((1'b0) | id_1 | 1 | id_1 | 1 | 1'b0 | 1'b0), .id_1()
  );
  wire id_5;
  module_0(
      id_5, id_3, id_5, id_5, id_5, id_2, id_3
  );
  wire id_6 = id_3;
  wire id_7;
endmodule
