Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Nov 11 23:49:30 2018
| Host         : DESKTOP-J914MRM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file UART_top_timing_summary_routed.rpt -rpx UART_top_timing_summary_routed.rpx
| Design       : UART_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.455        0.000                      0                  176        0.129        0.000                      0                  176        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.455        0.000                      0                  176        0.129        0.000                      0                  176        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 3.856ns (59.276%)  route 2.649ns (40.724%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 13.837 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.204     4.083    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.778     4.861 r  XLXI_7/inst/DO[15]
                         net (fo=2, routed)           0.814     5.675    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.690     8.365 r  dig69/P[23]
                         net (fo=1, routed)           0.883     9.248    dig69_n_82
    SLICE_X12Y79         LUT6 (Prop_lut6_I0_O)        0.097     9.345 r  dig6[0]_i_4/O
                         net (fo=1, routed)           0.317     9.662    dig6[0]_i_4_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.097     9.759 r  dig6[0]_i_3/O
                         net (fo=1, routed)           0.188     9.948    dig6[0]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.097    10.045 r  dig6[0]_i_2/O
                         net (fo=1, routed)           0.447    10.492    dig6[0]_i_2_n_0
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.097    10.589 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    10.589    dig6[0]_i_1_n_0
    SLICE_X13Y76         FDRE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.110    13.837    clk_debug_OBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  dig6_reg[0]/C
                         clock pessimism              0.213    14.049    
                         clock uncertainty           -0.035    14.014    
    SLICE_X13Y76         FDRE (Setup_fdre_C_D)        0.030    14.044    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.721ns (42.365%)  route 2.341ns (57.635%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 13.843 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.903 r  count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    count_reg[24]_i_1__0_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.992 r  count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.992    count_reg[28]_i_1__0_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.151 r  count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.151    count_reg[32]_i_1_n_7
    SLICE_X15Y81         FDRE                                         r  count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.116    13.843    clk_debug_OBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  count_reg[32]/C
                         clock pessimism              0.230    14.072    
                         clock uncertainty           -0.035    14.037    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)        0.056    14.093    count_reg[32]
  -------------------------------------------------------------------
                         required time                         14.093    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.707ns (42.166%)  route 2.341ns (57.834%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.903 r  count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    count_reg[24]_i_1__0_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.137 r  count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.137    count_reg[28]_i_1__0_n_4
    SLICE_X15Y80         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.115    13.842    clk_debug_OBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.230    14.071    
                         clock uncertainty           -0.035    14.036    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.056    14.092    count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.703ns (42.109%)  route 2.341ns (57.891%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.903 r  count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    count_reg[24]_i_1__0_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.133 r  count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.133    count_reg[28]_i_1__0_n_6
    SLICE_X15Y80         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.115    13.842    clk_debug_OBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.230    14.071    
                         clock uncertainty           -0.035    14.036    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.056    14.092    count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.654ns (41.399%)  route 2.341ns (58.601%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.903 r  count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    count_reg[24]_i_1__0_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.084 r  count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.084    count_reg[28]_i_1__0_n_5
    SLICE_X15Y80         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.115    13.842    clk_debug_OBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.230    14.071    
                         clock uncertainty           -0.035    14.036    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.056    14.092    count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.632ns (41.074%)  route 2.341ns (58.926%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.903 r  count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.903    count_reg[24]_i_1__0_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.062 r  count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.062    count_reg[28]_i_1__0_n_7
    SLICE_X15Y80         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.115    13.842    clk_debug_OBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.230    14.071    
                         clock uncertainty           -0.035    14.036    
    SLICE_X15Y80         FDRE (Setup_fdre_C_D)        0.056    14.092    count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.618ns (40.866%)  route 2.341ns (59.134%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.048 r  count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.048    count_reg[24]_i_1__0_n_4
    SLICE_X15Y79         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.114    13.841    clk_debug_OBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.230    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)        0.056    14.091    count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.614ns (40.806%)  route 2.341ns (59.194%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.044 r  count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.044    count_reg[24]_i_1__0_n_6
    SLICE_X15Y79         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.114    13.841    clk_debug_OBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.230    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)        0.056    14.091    count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.565ns (40.064%)  route 2.341ns (59.936%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.995 r  count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.995    count_reg[24]_i_1__0_n_5
    SLICE_X15Y79         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.114    13.841    clk_debug_OBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.230    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)        0.056    14.091    count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.543ns (39.724%)  route 2.341ns (60.276%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.841 - 10.000 ) 
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.209     4.088    clk_debug_OBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.341     4.429 f  count_reg[15]/Q
                         net (fo=2, routed)           0.600     5.030    count_reg[15]
    SLICE_X14Y75         LUT4 (Prop_lut4_I2_O)        0.097     5.127 r  dig6[4]_i_8/O
                         net (fo=1, routed)           0.704     5.831    dig6[4]_i_8_n_0
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.097     5.928 r  dig6[4]_i_4/O
                         net (fo=1, routed)           0.567     6.495    dig6[4]_i_4_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.097     6.592 f  dig6[4]_i_2/O
                         net (fo=11, routed)          0.462     7.054    load
    SLICE_X15Y74         LUT2 (Prop_lut2_I1_O)        0.097     7.151 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.151    count[4]_i_2_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.450 r  count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.007     7.458    count_reg[4]_i_1__0_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.547 r  count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.547    count_reg[8]_i_1__0_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.636 r  count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    count_reg[12]_i_1__0_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.725 r  count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.725    count_reg[16]_i_1__0_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.814 r  count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.814    count_reg[20]_i_1__0_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.973 r  count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.973    count_reg[24]_i_1__0_n_7
    SLICE_X15Y79         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         1.114    13.841    clk_debug_OBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.230    14.070    
                         clock uncertainty           -0.035    14.035    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)        0.056    14.091    count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    T1/clk_debug_OBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  T1/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  T1/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.086     1.664    T1/rightshiftreg_reg_n_0_[1]
    SLICE_X12Y77         FDRE                                         r  T1/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.820     1.948    T1/clk_debug_OBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  T1/rightshiftreg_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.085     1.535    T1/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    T1/clk_debug_OBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  T1/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  T1/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.112     1.691    T1/rightshiftreg_reg_n_0_[5]
    SLICE_X12Y77         FDRE                                         r  T1/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.820     1.948    T1/clk_debug_OBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  T1/rightshiftreg_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.063     1.513    T1/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 D2/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.192%)  route 0.063ns (21.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    D2/clk_debug_OBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  D2/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  D2/transmit_reg/Q
                         net (fo=2, routed)           0.063     1.629    D2/transmit_debug_OBUF
    SLICE_X13Y78         LUT2 (Prop_lut2_I0_O)        0.099     1.728 r  D2/load_i_1/O
                         net (fo=1, routed)           0.000     1.728    T1/transmit_reg
    SLICE_X13Y78         FDRE                                         r  T1/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.949    T1/clk_debug_OBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  T1/load_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.091     1.528    T1/load_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 D2/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.250ns (68.795%)  route 0.113ns (31.205%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    D2/clk_debug_OBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  D2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  D2/button_ff2_reg/Q
                         net (fo=32, routed)          0.113     1.692    D2/button_ff2
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.737 r  D2/count[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.737    D2/count[16]_i_2__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  D2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    D2/count_reg[16]_i_1_n_4
    SLICE_X10Y77         FDRE                                         r  D2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.820     1.948    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  D2/count_reg[19]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.134     1.584    D2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 D2/button_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.504%)  route 0.115ns (31.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    D2/clk_debug_OBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  D2/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  D2/button_ff2_reg/Q
                         net (fo=32, routed)          0.115     1.694    D2/button_ff2
    SLICE_X10Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.739 r  D2/count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.739    D2/count[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.804 r  D2/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.804    D2/count_reg[16]_i_1_n_5
    SLICE_X10Y77         FDRE                                         r  D2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.820     1.948    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  D2/count_reg[18]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.134     1.584    D2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 D2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.552     1.435    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  D2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  D2/count_reg[12]/Q
                         net (fo=4, routed)           0.076     1.675    D2/count_reg[12]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.804 r  D2/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    D2/count_reg[12]_i_1_n_6
    SLICE_X10Y76         FDRE                                         r  D2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  D2/count_reg[13]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.134     1.569    D2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 D2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.552     1.435    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  D2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  D2/count_reg[14]/Q
                         net (fo=4, routed)           0.076     1.675    D2/count_reg[14]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.804 r  D2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    D2/count_reg[12]_i_1_n_4
    SLICE_X10Y76         FDRE                                         r  D2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  D2/count_reg[15]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.134     1.569    D2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 D2/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  D2/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  D2/count_reg[24]/Q
                         net (fo=4, routed)           0.076     1.678    D2/count_reg[24]
    SLICE_X10Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.807 r  D2/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.807    D2/count_reg[24]_i_1_n_6
    SLICE_X10Y79         FDRE                                         r  D2/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  D2/count_reg[25]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.134     1.572    D2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 D2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.555     1.438    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  D2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  D2/count_reg[26]/Q
                         net (fo=4, routed)           0.076     1.678    D2/count_reg[26]
    SLICE_X10Y79         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.807 r  D2/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    D2/count_reg[24]_i_1_n_4
    SLICE_X10Y79         FDRE                                         r  D2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  D2/count_reg[27]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.134     1.572    D2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 D2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.551     1.434    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  D2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  D2/count_reg[8]/Q
                         net (fo=5, routed)           0.076     1.674    D2/count_reg[8]
    SLICE_X10Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.803 r  D2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    D2/count_reg[8]_i_1_n_6
    SLICE_X10Y75         FDRE                                         r  D2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=107, routed)         0.817     1.945    D2/clk_debug_OBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  D2/count_reg[9]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.134     1.568    D2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y77   D2/button_ff1_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X11Y77   D2/button_ff2_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X13Y76   dig6_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X13Y76   dig6_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y73   D2/count_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y75   D2/count_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y75   D2/count_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y76   D2/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y79   D2/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y79   D2/count_reg[25]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y79   D2/count_reg[26]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y79   D2/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y80   D2/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y80   D2/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y80   D2/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y80   D2/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y80   D2/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y80   D2/count_reg[30]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y77   D2/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y77   D2/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y76   dig6_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y76   dig6_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y73   D2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y75   D2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y75   D2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y76   D2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y76   D2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y76   D2/count_reg[14]/C



