-- VHDL for IBM SMS ALD page 12.12.44.1
-- Title: B CYCLE CTRL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 2:08:23 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_44_1_B_CYCLE_CTRL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CY_FIRST_OP_CODES:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1:	 in STD_LOGIC;
		MS_START_INTERRUPT:	 in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR:	 in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		PS_WORD_MARK_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_OP_TIME:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_B_CH_Q:	 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_EDIT_USE_A_CH_NU:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_EDIT_OP_CODE:	 in STD_LOGIC;
		PS_A_CH_WM_BIT:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_E:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_F:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_B:	 in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_C:	 in STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_D:	 in STD_LOGIC;
		MS_TLU_SET_B_CYCLE_CTRL:	 in STD_LOGIC;
		MS_EDIT_SKID_CYCLE:	 in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL:	 out STD_LOGIC;
		MS_WORD_MARK_OP_DOT_A_CYCLE:	 out STD_LOGIC;
		MS_1401_Q_OP_TRANS:	 out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_A:	 out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_G:	 out STD_LOGIC);
end ALD_12_12_44_1_B_CYCLE_CTRL_ACC;

architecture behavioral of ALD_12_12_44_1_B_CYCLE_CTRL_ACC is 

	signal OUT_4C_C: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_3F_K: STD_LOGIC;
	signal OUT_4G_A: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_4C_C <= NOT(PS_B_CY_FIRST_OP_CODES AND PS_LAST_INSN_RO_CYCLE_1 );
	OUT_2C_G <= NOT(OUT_4C_C AND OUT_4D_C AND MS_START_INTERRUPT );
	OUT_4D_C <= NOT(PS_A_CYCLE AND PS_WORD_MARK_OP_CODES );
	OUT_4E_D <= NOT(PS_I_RING_OP_TIME AND PS_B_CH_Q AND PS_I_CYCLE );
	OUT_2E_G <= NOT(OUT_DOT_3E AND MS_STD_A_CYCLE_OPS_DOT_A_CYCLE AND OUT_DOT_4F );
	OUT_4F_G <= NOT(PS_EDIT_USE_A_CH_NU AND PS_A_CH_WM_BIT );
	OUT_3F_K <= NOT(PS_B_CH_WM_BIT_2 AND PS_1401_MODE_1 );
	OUT_4G_A <= NOT(PS_B_CH_NOT_WM_BIT AND PS_EDIT_OP_CODE );
	OUT_2G_E <= NOT(MS_EDIT_SET_B_CYCLE_CTRL_E AND MS_EDIT_SET_B_CYCLE_CTRL_F AND OUT_4H_C );
	OUT_4H_C <= NOT(PS_A_CH_WM_BIT AND PS_EDIT_USE_A_CH_NU AND PS_MOVE_ZERO_SUP_OP_CODE );
	OUT_2H_D <= NOT(MS_EDIT_SET_B_CYCLE_CTRL_B AND MS_EDIT_SET_B_CYCLE_CTRL_C AND MS_EDIT_SET_B_CYCLE_CTRL_D );
	OUT_2I_C <= NOT(MS_TLU_SET_B_CYCLE_CTRL AND MS_EDIT_SKID_CYCLE );
	OUT_DOT_2C <= OUT_2C_G OR PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR OR PS_SET_B_CYCLE_CTRL_STAR_BR_OPS OR OUT_2E_G OR OUT_2G_E OR OUT_2H_D OR OUT_2I_C;
	OUT_DOT_3E <= OUT_4E_D OR OUT_3F_K;
	OUT_DOT_4F <= OUT_4F_G OR OUT_4G_A;

	MS_WORD_MARK_OP_DOT_A_CYCLE <= OUT_4D_C;
	MS_EDIT_SET_B_CYCLE_CTRL_G <= OUT_4H_C;
	PS_SET_B_CYCLE_CTRL <= OUT_DOT_2C;
	MS_1401_Q_OP_TRANS <= OUT_DOT_3E;
	MS_EDIT_SET_B_CYCLE_CTRL_A <= OUT_DOT_4F;


end;
