Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3cd1728c47434a48acf9d0373890c2df --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 512 differs from formal bit length 16 for port wdata [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port debug_we [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:111]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port reg2 [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:116]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 12 for port extend [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:117]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port mout [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:128]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port wregout [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:129]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port debug_we [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:133]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:111]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/admin/Documents/projects/CpE142_pipeline/CpE142/CpE142.srcs/sources_1/new/top.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux16
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.SignShift
Compiling module xil_defaultlib.BranchAdder
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
