<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/AArch64MIPeepholeOpt.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L154'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- AArch64MIPeepholeOpt.cpp - AArch64 MI peephole optimization pass ---===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass performs below peephole optimizations on MIR level.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 1. MOVi32imm + ANDWrr ==&gt; ANDWri + ANDWri</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    MOVi64imm + ANDXrr ==&gt; ANDXri + ANDXri</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 2. MOVi32imm + ADDWrr ==&gt; ADDWRi + ADDWRi</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    MOVi64imm + ADDXrr ==&gt; ANDXri + ANDXri</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 3. MOVi32imm + SUBWrr ==&gt; SUBWRi + SUBWRi</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    MOVi64imm + SUBXrr ==&gt; SUBXri + SUBXri</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    later. In this case, we could try to split the constant  operand of mov</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    instruction into two immediates which can be directly encoded into</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    *Wri/*Xri instructions. It makes two AND/ADD/SUB instructions instead of</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    multiple `mov` + `and/add/sub` instructions.</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 4. Remove redundant ORRWrs which is generated by zero-extend.</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    %3:gpr32 = ORRWrs $wzr, %2, 0</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    %4:gpr64 = SUBREG_TO_REG 0, %3, %subreg.sub_32</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    If AArch64&apos;s 32-bit form of instruction defines the source operand of</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    ORRWrs, we can remove the ORRWrs because the upper 32 bits of the source</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    operand are set to zero.</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 5. %reg = INSERT_SUBREG %reg(tied-def 0), %subreg, subidx</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     ==&gt; %reg:subidx =  SUBREG_TO_REG 0, %subreg, subidx</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 6. %intermediate:gpr32 = COPY %src:fpr128</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    %dst:fpr128 = INSvi32gpr %dst_vec:fpr128, dst_index, %intermediate:gpr32</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     ==&gt; %dst:fpr128 = INSvi32lane %dst_vec:fpr128, dst_index, %src:fpr128, 0</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    In cases where a source FPR is copied to a GPR in order to be copied</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    to a destination FPR, we can directly copy the values between the FPRs,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    eliminating the use of the Integer unit. When we match a pattern of</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    INSvi[X]gpr that is preceded by a chain of COPY instructions from a FPR</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    source, we use the INSvi[X]lane to replace the COPY &amp; INSvi[X]gpr</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    instructions.</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 7. If MI sets zero for high 64-bits implicitly, remove `mov 0` for high</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    64-bits. For example,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %1:fpr64 = nofpexcept FCVTNv4i16 %0:fpr128, implicit $fpcr</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %2:fpr64 = MOVID 0</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %4:fpr128 = IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %3:fpr128 = INSERT_SUBREG %4:fpr128(tied-def 0), killed %2:fpr64, %subreg.dsub</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %6:fpr128 = IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %5:fpr128 = INSERT_SUBREG %6:fpr128(tied-def 0), killed %1:fpr64, %subreg.dsub</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %7:fpr128 = INSvi64lane %5:fpr128(tied-def 0), 1, killed %3:fpr128, 0</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   ==&gt;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %1:fpr64 = nofpexcept FCVTNv4i16 %0:fpr128, implicit $fpcr</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %6:fpr128 = IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   %7:fpr128 = INSERT_SUBREG %6:fpr128(tied-def 0), killed %1:fpr64, %subreg.dsub</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64ExpandImm.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64InstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AArch64AddressingModes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;aarch64-mi-peephole-opt&quot;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct AArch64MIPeepholeOpt : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>3.74k</pre></td><td class='code'><pre>  AArch64MIPeepholeOpt() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>3.74k</pre></td><td class='code'><pre>    initializeAArch64MIPeepholeOptPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>3.74k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AArch64InstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AArch64RegisterInfo *TRI;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineLoopInfo *MLI;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo *MRI;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using OpcodePair = std::pair&lt;unsigned, unsigned&gt;;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using SplitAndOpcFunc =</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      std::function&lt;std::optional&lt;OpcodePair&gt;(T, unsigned, T &amp;, T &amp;)&gt;;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using BuildMIFunc =</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      std::function&lt;void(MachineInstr &amp;, OpcodePair, unsigned, unsigned,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         Register, Register, Register)&gt;;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instructions where an immediate operand could be split into two</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// separate immediate instructions, use the splitTwoPartImm two handle the</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// optimization.</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// To implement, the following function types must be passed to</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// splitTwoPartImm. A SplitAndOpcFunc must be implemented that determines if</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// splitting the immediate is valid and returns the associated new opcode. A</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// BuildMIFunc must be implemented to build the two immediate instructions.</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Example Pattern (where IMM would require 2+ MOV instructions):</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     %dst = &lt;Instr&gt;rr %src IMM [...]</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// becomes:</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     %tmp = &lt;Instr&gt;ri %src (encode half IMM) [...]</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///     %dst = &lt;Instr&gt;ri %tmp (encode half IMM) [...]</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool splitTwoPartImm(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SplitAndOpcFunc&lt;T&gt; SplitAndOpc, BuildMIFunc BuildInstr);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool checkMovImmInstr(MachineInstr &amp;MI, MachineInstr *&amp;MovMI,</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineInstr *&amp;SubregToRegMI);</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitADDSUB(unsigned PosOpc, unsigned NegOpc, MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitADDSSUBS(OpcodePair PosOpcs, OpcodePair NegOpcs, MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitAND(unsigned Opc, MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitORR(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitINSERT(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitINSviGPR(MachineInstr &amp;MI, unsigned Opc);</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitINSvi64lane(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool visitFMOVDr(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>    return &quot;AArch64 MI Peephole Optimization pass&quot;;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char AArch64MIPeepholeOpt::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(AArch64MIPeepholeOpt, &quot;aarch64-mi-peephole-opt&quot;,</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;AArch64 MI Peephole Optimization&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>static bool splitBitmaskImm(T Imm, unsigned RegSize, T &amp;Imm1Enc, T &amp;Imm2Enc) {</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  T UImm = static_cast&lt;T&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if (AArch64_AM::isLogicalImmediate(UImm, RegSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this immediate can be handled by one instruction, do not split it.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt; Insn;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  AArch64_IMM::expandMOVImm(UImm, RegSize, Insn);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if (Insn.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The bitmask immediate consists of consecutive ones.  Let&apos;s say there is</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant 0b00000000001000000000010000000000 which does not consist of</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // consecutive ones. We can split it in to two bitmask immediate like</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0b00000000001111111111110000000000 and 0b11111111111000000000011111111111.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we do AND with these two bitmask immediate, we can see original one.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned LowestBitSet = llvm::countr_zero(UImm);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned HighestBitSet = Log2_64(UImm);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask which is filled with one from the position of lowest bit set</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the position of highest bit set.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  T NewImm1 = (static_cast&lt;T&gt;(2) &lt;&lt; HighestBitSet) -</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>              (static_cast&lt;T&gt;(1) &lt;&lt; LowestBitSet);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask which is filled with one outside the position of lowest bit</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // set and the position of highest bit set.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  T NewImm2 = UImm | ~NewImm1;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the split value is not valid bitmask immediate, do not split this</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (!AArch64_AM::isLogicalImmediate(NewImm2, RegSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  Imm1Enc = AArch64_AM::encodeLogicalImmediate(NewImm1, RegSize);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  Imm2Enc = AArch64_AM::encodeLogicalImmediate(NewImm2, RegSize);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool splitBitmaskImm&lt;unsigned int&gt;(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>static bool splitBitmaskImm(T Imm, unsigned RegSize, T &amp;Imm1Enc, T &amp;Imm2Enc) {</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  T UImm = static_cast&lt;T&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  if (AArch64_AM::isLogicalImmediate(UImm, RegSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this immediate can be handled by one instruction, do not split it.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt; Insn;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  AArch64_IMM::expandMOVImm(UImm, RegSize, Insn);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  if (Insn.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The bitmask immediate consists of consecutive ones.  Let&apos;s say there is</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant 0b00000000001000000000010000000000 which does not consist of</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // consecutive ones. We can split it in to two bitmask immediate like</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0b00000000001111111111110000000000 and 0b11111111111000000000011111111111.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we do AND with these two bitmask immediate, we can see original one.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned LowestBitSet = llvm::countr_zero(UImm);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned HighestBitSet = Log2_64(UImm);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask which is filled with one from the position of lowest bit set</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the position of highest bit set.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  T NewImm1 = (static_cast&lt;T&gt;(2) &lt;&lt; HighestBitSet) -</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>              (static_cast&lt;T&gt;(1) &lt;&lt; LowestBitSet);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask which is filled with one outside the position of lowest bit</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // set and the position of highest bit set.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  T NewImm2 = UImm | ~NewImm1;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the split value is not valid bitmask immediate, do not split this</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (!AArch64_AM::isLogicalImmediate(NewImm2, RegSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Imm1Enc = AArch64_AM::encodeLogicalImmediate(NewImm1, RegSize);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Imm2Enc = AArch64_AM::encodeLogicalImmediate(NewImm2, RegSize);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool splitBitmaskImm&lt;unsigned long&gt;(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>static bool splitBitmaskImm(T Imm, unsigned RegSize, T &amp;Imm1Enc, T &amp;Imm2Enc) {</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  T UImm = static_cast&lt;T&gt;(Imm);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (AArch64_AM::isLogicalImmediate(UImm, RegSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this immediate can be handled by one instruction, do not split it.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt; Insn;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  AArch64_IMM::expandMOVImm(UImm, RegSize, Insn);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (Insn.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The bitmask immediate consists of consecutive ones.  Let&apos;s say there is</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant 0b00000000001000000000010000000000 which does not consist of</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // consecutive ones. We can split it in to two bitmask immediate like</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0b00000000001111111111110000000000 and 0b11111111111000000000011111111111.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we do AND with these two bitmask immediate, we can see original one.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned LowestBitSet = llvm::countr_zero(UImm);</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned HighestBitSet = Log2_64(UImm);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask which is filled with one from the position of lowest bit set</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the position of highest bit set.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  T NewImm1 = (static_cast&lt;T&gt;(2) &lt;&lt; HighestBitSet) -</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>              (static_cast&lt;T&gt;(1) &lt;&lt; LowestBitSet);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a mask which is filled with one outside the position of lowest bit</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // set and the position of highest bit set.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  T NewImm2 = UImm | ~NewImm1;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the split value is not valid bitmask immediate, do not split this</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (!AArch64_AM::isLogicalImmediate(NewImm2, RegSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Imm1Enc = AArch64_AM::encodeLogicalImmediate(NewImm1, RegSize);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Imm2Enc = AArch64_AM::encodeLogicalImmediate(NewImm2, RegSize);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitAND(</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>    unsigned Opc, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try below transformation.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVi32imm + ANDWrr ==&gt; ANDWri + ANDWri</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVi64imm + ANDXrr ==&gt; ANDXri + ANDXri</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later. Let&apos;s try to split the constant operand of mov instruction into two</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bitmask immediates. It makes only two AND instructions intead of multiple</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mov + and instructions.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>      [Opc](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>            T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        if (splitBitmaskImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          return std::make_pair(Opc, Opc);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      },</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitAND&lt;unsigned int&gt;(unsigned int, llvm::MachineInstr&amp;)::{lambda(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;)#1}::operator()(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>            T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        if (splitBitmaskImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          return std::make_pair(Opc, Opc);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      },</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitAND&lt;unsigned long&gt;(unsigned int, llvm::MachineInstr&amp;)::{lambda(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;)#1}::operator()(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>            T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        if (splitBitmaskImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          return std::make_pair(Opc, Opc);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      },</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addImm(Imm0);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addImm(Imm1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      });</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitAND&lt;unsigned int&gt;(unsigned int, llvm::MachineInstr&amp;)::{lambda(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)#1}::operator()(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            .addImm(Imm0);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            .addImm(Imm1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      });</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitAND&lt;unsigned long&gt;(unsigned int, llvm::MachineInstr&amp;)::{lambda(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)#1}::operator()(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addImm(Imm0);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>            .addImm(Imm1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      });</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::visitAND&lt;unsigned int&gt;(unsigned int, llvm::MachineInstr&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    unsigned Opc, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try below transformation.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVi32imm + ANDWrr ==&gt; ANDWri + ANDWri</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVi64imm + ANDXrr ==&gt; ANDXri + ANDXri</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later. Let&apos;s try to split the constant operand of mov instruction into two</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bitmask immediates. It makes only two AND instructions intead of multiple</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mov + and instructions.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      [Opc](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        if (splitBitmaskImm(Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>          return std::make_pair(Opc, Opc);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            .addImm(Imm0);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            .addImm(Imm1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::visitAND&lt;unsigned long&gt;(unsigned int, llvm::MachineInstr&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    unsigned Opc, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try below transformation.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVi32imm + ANDWrr ==&gt; ANDWri + ANDWri</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVi64imm + ANDXrr ==&gt; ANDXri + ANDXri</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later. Let&apos;s try to split the constant operand of mov instruction into two</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bitmask immediates. It makes only two AND instructions intead of multiple</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // mov + and instructions.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>      [Opc](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>            T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        if (splitBitmaskImm(Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>          return std::make_pair(Opc, Opc);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>            .addImm(Imm0);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>            .addImm(Imm1);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitORR(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check this ORR comes from below zero-extend pattern.</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // def : Pat&lt;(i64 (zext GPR32:$src)),</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //           (SUBREG_TO_REG (i32 0), (ORRWrs WZR, GPR32:$src, 0), sub_32)&gt;;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  if (MI.getOperand(3).getImm() != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>979</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>979</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() != AArch64::WZR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>979</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>979</pre></td><td class='code'><pre>  MachineInstr *SrcMI = MRI-&gt;getUniqueVRegDef(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>979</pre></td><td class='code'><pre>  if (!SrcMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>979</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // From https://developer.arm.com/documentation/dui0801/b/BABBGCAC</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When you use the 32-bit form of an instruction, the upper 32 bits of the</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // source registers are ignored and the upper 32 bits of the destination</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register are set to zero.</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If AArch64&apos;s 32-bit form of instruction defines the source operand of</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // zero-extend, we do not need the zero-extend. Let&apos;s check the MI&apos;s opcode is</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // real AArch64 instruction and if it is not, do not process the opcode</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // conservatively.</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>979</pre></td><td class='code'><pre>  if (SrcMI-&gt;getOpcode() == TargetOpcode::COPY &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>968</span>]
  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>252</span>, <span class='None'>False</span>: <span class='covered-line'>727</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>979</pre></td><td class='code'><pre>      <div class='tooltip'>SrcMI-&gt;getOperand(1).getReg().isVirtual()<span class='tooltip-content'>252</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L249'><span>249:7</span></a></span>) to (<span class='line-number'><a href='#L249'><span>250:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (249:7)
     Condition C2 --> (250:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    const TargetRegisterClass *RC =</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        MRI-&gt;getRegClass(SrcMI-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A COPY from an FPR will become a FMOVSWr, so do so now so that we know</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that the upper bits are zero.</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    if (RC != &amp;AArch64::FPR32RegClass &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        ((RC != &amp;AArch64::FPR64RegClass &amp;&amp; RC != &amp;AArch64::FPR128RegClass) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>         <div class='tooltip'>SrcMI-&gt;getOperand(1).getSubReg() != AArch64::ssub<span class='tooltip-content'>7</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L256'><span>256:9</span></a></span>) to (<span class='line-number'><a href='#L256'><span>258:60</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (256:9)
     Condition C2 --> (257:11)
     Condition C3 --> (257:44)
     Condition C4 --> (258:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  F,  F  = F      }
  2 { T,  T,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Register CpySrc = SrcMI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    if (SrcMI-&gt;getOperand(1).getSubReg() == AArch64::ssub) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      CpySrc = MRI-&gt;createVirtualRegister(&amp;AArch64::FPR32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      BuildMI(*SrcMI-&gt;getParent(), SrcMI, SrcMI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>              TII-&gt;get(TargetOpcode::COPY), CpySrc)</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          .add(SrcMI-&gt;getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    BuildMI(*SrcMI-&gt;getParent(), SrcMI, SrcMI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>            TII-&gt;get(AArch64::FMOVSWr), SrcMI-&gt;getOperand(0).getReg())</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        .addReg(CpySrc);</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    SrcMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>968</pre></td><td class='code'><pre>  else if (SrcMI-&gt;getOpcode() &lt;= TargetOpcode::GENERIC_OP_END)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>723</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  Register DefReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  MRI-&gt;replaceRegWith(DefReg, SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  MRI-&gt;clearKillFlags(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Removed: &quot; &lt;&lt; MI &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>730</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>979</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitINSERT(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check this INSERT_SUBREG comes from below zero-extend pattern.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // From %reg = INSERT_SUBREG %reg(tied-def 0), %subreg, subidx</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To   %reg:subidx =  SUBREG_TO_REG 0, %subreg, subidx</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We&apos;re assuming the first operand to INSERT_SUBREG is irrelevant because a</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // COPY would destroy the upper part of the register anyway</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  if (!MI.isRegTiedToDefOperand(1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = MRI-&gt;getRegClass(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  MachineInstr *SrcMI = MRI-&gt;getUniqueVRegDef(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  if (!SrcMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // From https://developer.arm.com/documentation/dui0801/b/BABBGCAC</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When you use the 32-bit form of an instruction, the upper 32 bits of the</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // source registers are ignored and the upper 32 bits of the destination</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register are set to zero.</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If AArch64&apos;s 32-bit form of instruction defines the source operand of</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // zero-extend, we do not need the zero-extend. Let&apos;s check the MI&apos;s opcode is</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // real AArch64 instruction and if it is not, do not process the opcode</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // conservatively.</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  if ((SrcMI-&gt;getOpcode() &lt;= TargetOpcode::GENERIC_OP_END) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.6k</span>, <span class='None'>False</span>: <span class='covered-line'>11.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      <div class='tooltip'>!AArch64::GPR64allRegClass.hasSubClassEq(RC)<span class='tooltip-content'>11.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L312'><span>312:7</span></a></span>) to (<span class='line-number'><a href='#L312'><span>313:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (312:7)
     Condition C2 --> (313:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>22.0k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Build a SUBREG_TO_REG instruction</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  MachineInstr *SubregMI =</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>      BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>              TII-&gt;get(TargetOpcode::SUBREG_TO_REG), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>          .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>          .add(MI.getOperand(2))</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>          .add(MI.getOperand(3));</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; MI &lt;&lt; &quot;  replace by:\n: &quot; &lt;&lt; *SubregMI &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  (void)SubregMI;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>static bool splitAddSubImm(T Imm, unsigned RegSize, T &amp;Imm0, T &amp;Imm1) {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The immediate must be in the form of ((imm0 &lt;&lt; 12) + imm1), in which both</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // imm0 and imm1 are non-zero 12-bit unsigned int.</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>  if ((Imm &amp; 0xfff000) == 0 || <div class='tooltip'>(Imm &amp; 0xfff) == 0<span class='tooltip-content'>306</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>      <div class='tooltip'>(Imm &amp; ~static_cast&lt;T&gt;(0xffffff)) != 0<span class='tooltip-content'>296</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L334'><span>334:7</span></a></span>) to (<span class='line-number'><a href='#L334'><span>335:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (334:7)
     Condition C2 --> (334:32)
     Condition C3 --> (335:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L334'><span>334:7</span></a></span>) to (<span class='line-number'><a href='#L334'><span>335:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (334:7)
     Condition C2 --> (334:32)
     Condition C3 --> (335:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The immediate can not be composed via a single instruction.</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt; Insn;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  AArch64_IMM::expandMOVImm(Imm, RegSize, Insn);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  if (Insn.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split Imm into (Imm0 &lt;&lt; 12) + Imm1;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Imm0 = (Imm &gt;&gt; 12) &amp; 0xfff;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Imm1 = Imm &amp; 0xfff;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool splitAddSubImm&lt;unsigned int&gt;(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>static bool splitAddSubImm(T Imm, unsigned RegSize, T &amp;Imm0, T &amp;Imm1) {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The immediate must be in the form of ((imm0 &lt;&lt; 12) + imm1), in which both</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // imm0 and imm1 are non-zero 12-bit unsigned int.</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>  if ((Imm &amp; 0xfff000) == 0 || <div class='tooltip'>(Imm &amp; 0xfff) == 0<span class='tooltip-content'>231</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>      <div class='tooltip'>(Imm &amp; ~static_cast&lt;T&gt;(0xffffff)) != 0<span class='tooltip-content'>221</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L334'><span>334:7</span></a></span>) to (<span class='line-number'><a href='#L334'><span>335:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (334:7)
     Condition C2 --> (334:32)
     Condition C3 --> (335:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The immediate can not be composed via a single instruction.</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt; Insn;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  AArch64_IMM::expandMOVImm(Imm, RegSize, Insn);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  if (Insn.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split Imm into (Imm0 &lt;&lt; 12) + Imm1;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Imm0 = (Imm &gt;&gt; 12) &amp; 0xfff;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Imm1 = Imm &amp; 0xfff;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool splitAddSubImm&lt;unsigned long&gt;(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>static bool splitAddSubImm(T Imm, unsigned RegSize, T &amp;Imm0, T &amp;Imm1) {</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The immediate must be in the form of ((imm0 &lt;&lt; 12) + imm1), in which both</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // imm0 and imm1 are non-zero 12-bit unsigned int.</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  if ((Imm &amp; 0xfff000) == 0 || <div class='tooltip'>(Imm &amp; 0xfff) == 0<span class='tooltip-content'>75</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      <div class='tooltip'>(Imm &amp; ~static_cast&lt;T&gt;(0xffffff)) != 0<span class='tooltip-content'>75</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L334'><span>334:7</span></a></span>) to (<span class='line-number'><a href='#L334'><span>335:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (334:7)
     Condition C2 --> (334:32)
     Condition C3 --> (335:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The immediate can not be composed via a single instruction.</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt; Insn;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  AArch64_IMM::expandMOVImm(Imm, RegSize, Insn);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  if (Insn.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split Imm into (Imm0 &lt;&lt; 12) + Imm1;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  Imm0 = (Imm &gt;&gt; 12) &amp; 0xfff;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  Imm1 = Imm &amp; 0xfff;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitADDSUB(</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>3.51k</pre></td><td class='code'><pre>    unsigned PosOpc, unsigned NegOpc, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try below transformation.</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDWrr X, MOVi32imm ==&gt; ADDWri + ADDWri</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDXrr X, MOVi64imm ==&gt; ADDXri + ADDXri</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUBWrr X, MOVi32imm ==&gt; SUBWri + SUBWri</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUBXrr X, MOVi64imm ==&gt; SUBXri + SUBXri</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later. Let&apos;s try to split the constant operand of mov instruction into two</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // legal add/sub immediates. It makes only two ADD/SUB instructions intead of</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // multiple `mov` + `and/sub` instructions.</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can sometimes have ADDWrr WZR, MULi32imm that have not been constant</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // folded. Make sure that we don&apos;t generate invalid instructions that use XZR</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in those cases.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>3.51k</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() == AArch64::XZR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.15k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>3.51k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(1).getReg() == AArch64::WZR<span class='tooltip-content'>3.51k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L369'><span>369:7</span></a></span>) to (<span class='line-number'><a href='#L369'><span>370:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (369:7)
     Condition C2 --> (370:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L369'><span>369:7</span></a></span>) to (<span class='line-number'><a href='#L369'><span>370:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (369:7)
     Condition C2 --> (370:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>      [PosOpc, NegOpc](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>                       T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          return std::make_pair(PosOpc, PosOpc);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>        if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>          return std::make_pair(NegOpc, NegOpc);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      },</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSUB&lt;unsigned int&gt;(unsigned int, unsigned int, llvm::MachineInstr&amp;)::{lambda(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;)#1}::operator()(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>                       T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          return std::make_pair(PosOpc, PosOpc);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>        if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          return std::make_pair(NegOpc, NegOpc);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>      },</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSUB&lt;unsigned long&gt;(unsigned int, unsigned int, llvm::MachineInstr&amp;)::{lambda(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;)#1}::operator()(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>                       T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          return std::make_pair(PosOpc, PosOpc);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>        if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          return std::make_pair(NegOpc, NegOpc);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      },</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      });</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSUB&lt;unsigned int&gt;(unsigned int, unsigned int, llvm::MachineInstr&amp;)::{lambda(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)#1}::operator()(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      });</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSUB&lt;unsigned long&gt;(unsigned int, unsigned int, llvm::MachineInstr&amp;)::{lambda(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)#1}::operator()(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      });</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>3.51k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::visitADDSUB&lt;unsigned int&gt;(unsigned int, unsigned int, llvm::MachineInstr&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>    unsigned PosOpc, unsigned NegOpc, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try below transformation.</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDWrr X, MOVi32imm ==&gt; ADDWri + ADDWri</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDXrr X, MOVi64imm ==&gt; ADDXri + ADDXri</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUBWrr X, MOVi32imm ==&gt; SUBWri + SUBWri</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUBXrr X, MOVi64imm ==&gt; SUBXri + SUBXri</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later. Let&apos;s try to split the constant operand of mov instruction into two</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // legal add/sub immediates. It makes only two ADD/SUB instructions intead of</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // multiple `mov` + `and/sub` instructions.</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can sometimes have ADDWrr WZR, MULi32imm that have not been constant</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // folded. Make sure that we don&apos;t generate invalid instructions that use XZR</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in those cases.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() == AArch64::XZR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>      MI.getOperand(1).getReg() == AArch64::WZR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L369'><span>369:7</span></a></span>) to (<span class='line-number'><a href='#L369'><span>370:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (369:7)
     Condition C2 --> (370:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      [PosOpc, NegOpc](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>                       T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>          return std::make_pair(PosOpc, PosOpc);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>          return std::make_pair(NegOpc, NegOpc);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::visitADDSUB&lt;unsigned long&gt;(unsigned int, unsigned int, llvm::MachineInstr&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    unsigned PosOpc, unsigned NegOpc, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try below transformation.</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDWrr X, MOVi32imm ==&gt; ADDWri + ADDWri</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ADDXrr X, MOVi64imm ==&gt; ADDXri + ADDXri</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUBWrr X, MOVi32imm ==&gt; SUBWri + SUBWri</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SUBXrr X, MOVi64imm ==&gt; SUBXri + SUBXri</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The mov pseudo instruction could be expanded to multiple mov instructions</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // later. Let&apos;s try to split the constant operand of mov instruction into two</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // legal add/sub immediates. It makes only two ADD/SUB instructions intead of</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // multiple `mov` + `and/sub` instructions.</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can sometimes have ADDWrr WZR, MULi32imm that have not been constant</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // folded. Make sure that we don&apos;t generate invalid instructions that use XZR</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in those cases.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() == AArch64::XZR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(1).getReg() == AArch64::WZR<span class='tooltip-content'>1.35k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L369'><span>369:7</span></a></span>) to (<span class='line-number'><a href='#L369'><span>370:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (369:7)
     Condition C2 --> (370:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>      [PosOpc, NegOpc](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>                       T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>          return std::make_pair(PosOpc, PosOpc);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>          return std::make_pair(NegOpc, NegOpc);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitADDSSUBS(</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>    OpcodePair PosOpcs, OpcodePair NegOpcs, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try the same transformation as ADDSUB but with additional requirement</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that the condition code usages are only for Equal and Not Equal</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() == AArch64::XZR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(1).getReg() == AArch64::WZR<span class='tooltip-content'>5.43k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L405'><span>405:7</span></a></span>) to (<span class='line-number'><a href='#L405'><span>406:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (405:7)
     Condition C2 --> (406:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L405'><span>405:7</span></a></span>) to (<span class='line-number'><a href='#L405'><span>406:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (405:7)
     Condition C2 --> (406:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>      [PosOpcs, NegOpcs, &amp;MI, &amp;TRI = TRI,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>       &amp;MRI = MRI](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>                   T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>        OpcodePair OP;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          OP = PosOpcs;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        else if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          OP = NegOpcs;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check conditional uses last since it is expensive for scanning</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // proceeding instructions</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        MachineInstr &amp;SrcMI = *MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        std::optional&lt;UsedNZCV&gt; NZCVUsed = examineCFlagsUse(SrcMI, MI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        if (!NZCVUsed || NZCVUsed-&gt;C || <div class='tooltip'>NZCVUsed-&gt;V<span class='tooltip-content'>15</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L425'><span>425:13</span></a></span>) to (<span class='line-number'><a href='#L425'><span>425:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (425:13)
     Condition C2 --> (425:26)
     Condition C3 --> (425:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L425'><span>425:13</span></a></span>) to (<span class='line-number'><a href='#L425'><span>425:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (425:13)
     Condition C2 --> (425:26)
     Condition C3 --> (425:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        return OP;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      },</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSSUBS&lt;unsigned int&gt;(std::pair&lt;unsigned int, unsigned int&gt;, std::pair&lt;unsigned int, unsigned int&gt;, llvm::MachineInstr&amp;)::{lambda(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;)#1}::operator()(unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>                   T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>        OpcodePair OP;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>          OP = PosOpcs;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>        else if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          OP = NegOpcs;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check conditional uses last since it is expensive for scanning</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // proceeding instructions</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        MachineInstr &amp;SrcMI = *MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        std::optional&lt;UsedNZCV&gt; NZCVUsed = examineCFlagsUse(SrcMI, MI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        if (!NZCVUsed || NZCVUsed-&gt;C || <div class='tooltip'>NZCVUsed-&gt;V<span class='tooltip-content'>7</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L425'><span>425:13</span></a></span>) to (<span class='line-number'><a href='#L425'><span>425:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (425:13)
     Condition C2 --> (425:26)
     Condition C3 --> (425:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        return OP;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      },</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSSUBS&lt;unsigned long&gt;(std::pair&lt;unsigned int, unsigned int&gt;, std::pair&lt;unsigned int, unsigned int&gt;, llvm::MachineInstr&amp;)::{lambda(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;)#1}::operator()(unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                   T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        OpcodePair OP;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          OP = PosOpcs;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        else if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          OP = NegOpcs;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check conditional uses last since it is expensive for scanning</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // proceeding instructions</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        MachineInstr &amp;SrcMI = *MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        std::optional&lt;UsedNZCV&gt; NZCVUsed = examineCFlagsUse(SrcMI, MI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        if (!NZCVUsed || NZCVUsed-&gt;C || NZCVUsed-&gt;V)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L425'><span>425:13</span></a></span>) to (<span class='line-number'><a href='#L425'><span>425:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (425:13)
     Condition C2 --> (425:26)
     Condition C3 --> (425:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        return OP;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      },</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      });</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSSUBS&lt;unsigned int&gt;(std::pair&lt;unsigned int, unsigned int&gt;, std::pair&lt;unsigned int, unsigned int&gt;, llvm::MachineInstr&amp;)::{lambda(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)#1}::operator()(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      });</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:(anonymous namespace)::AArch64MIPeepholeOpt::visitADDSSUBS&lt;unsigned long&gt;(std::pair&lt;unsigned int, unsigned int&gt;, std::pair&lt;unsigned int, unsigned int&gt;, llvm::MachineInstr&amp;)::{lambda(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)#1}::operator()(llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      });</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>5.43k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::visitADDSSUBS&lt;unsigned int&gt;(std::pair&lt;unsigned int, unsigned int&gt;, std::pair&lt;unsigned int, unsigned int&gt;, llvm::MachineInstr&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>    OpcodePair PosOpcs, OpcodePair NegOpcs, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try the same transformation as ADDSUB but with additional requirement</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that the condition code usages are only for Equal and Not Equal</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() == AArch64::XZR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>      MI.getOperand(1).getReg() == AArch64::WZR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L405'><span>405:7</span></a></span>) to (<span class='line-number'><a href='#L405'><span>406:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (405:7)
     Condition C2 --> (406:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>      [PosOpcs, NegOpcs, &amp;MI, &amp;TRI = TRI,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>       &amp;MRI = MRI](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>                   T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        OpcodePair OP;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>          OP = PosOpcs;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        else if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>          OP = NegOpcs;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check conditional uses last since it is expensive for scanning</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // proceeding instructions</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        MachineInstr &amp;SrcMI = *MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        std::optional&lt;UsedNZCV&gt; NZCVUsed = examineCFlagsUse(SrcMI, MI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        if (!NZCVUsed || NZCVUsed-&gt;C || NZCVUsed-&gt;V)</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        return OP;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::visitADDSSUBS&lt;unsigned long&gt;(std::pair&lt;unsigned int, unsigned int&gt;, std::pair&lt;unsigned int, unsigned int&gt;, llvm::MachineInstr&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    OpcodePair PosOpcs, OpcodePair NegOpcs, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try the same transformation as ADDSUB but with additional requirement</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that the condition code usages are only for Equal and Not Equal</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>  if (MI.getOperand(1).getReg() == AArch64::XZR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOperand(1).getReg() == AArch64::WZR<span class='tooltip-content'>2.76k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L405'><span>405:7</span></a></span>) to (<span class='line-number'><a href='#L405'><span>406:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (405:7)
     Condition C2 --> (406:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  return splitTwoPartImm&lt;T&gt;(</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      MI,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      [PosOpcs, NegOpcs, &amp;MI, &amp;TRI = TRI,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>       &amp;MRI = MRI](T Imm, unsigned RegSize, T &amp;Imm0,</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>                   T &amp;Imm1) -&gt; std::optional&lt;OpcodePair&gt; {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        OpcodePair OP;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        if (splitAddSubImm(Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>          OP = PosOpcs;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        else if (splitAddSubImm(-Imm, RegSize, Imm0, Imm1))</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>          OP = NegOpcs;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Check conditional uses last since it is expensive for scanning</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // proceeding instructions</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        MachineInstr &amp;SrcMI = *MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        std::optional&lt;UsedNZCV&gt; NZCVUsed = examineCFlagsUse(SrcMI, MI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        if (!NZCVUsed || NZCVUsed-&gt;C || NZCVUsed-&gt;V)</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>          return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        return OP;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      [&amp;TII = TII](MachineInstr &amp;MI, OpcodePair Opcode, unsigned Imm0,</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>                   unsigned Imm1, Register SrcReg, Register NewTmpReg,</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>                   Register NewDstReg) {</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.first), NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>            .addReg(SrcReg)</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>            .addImm(Imm0)</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>            .addImm(12);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII-&gt;get(Opcode.second), NewDstReg)</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>            .addReg(NewTmpReg)</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>            .addImm(Imm1)</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>            .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Checks if the corresponding MOV immediate instruction is applicable for</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// this peephole optimization.</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64MIPeepholeOpt::checkMovImmInstr(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineInstr *&amp;MovMI,</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>                                            MachineInstr *&amp;SubregToRegMI) {</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether current MBB is in loop and the AND is loop invariant.</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  MachineLoop *L = MLI-&gt;getLoopFor(MBB);</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  if (L &amp;&amp; <div class='tooltip'>!L-&gt;isLoopInvariant(MI)<span class='tooltip-content'>5.90k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.90k</span>, <span class='None'>False</span>: <span class='covered-line'>5.09k</span>]
  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.90k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L453'><span>453:7</span></a></span>) to (<span class='line-number'><a href='#L453'><span>453:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (453:7)
     Condition C2 --> (453:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>5.90k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether current MI&apos;s operand is MOV with immediate.</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  MovMI = MRI-&gt;getUniqueVRegDef(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  if (!MovMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If it is SUBREG_TO_REG, check its operand.</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  SubregToRegMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  if (MovMI-&gt;getOpcode() == TargetOpcode::SUBREG_TO_REG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>4.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    SubregToRegMI = MovMI;</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    MovMI = MRI-&gt;getUniqueVRegDef(MovMI-&gt;getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    if (!MovMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>  if (MovMI-&gt;getOpcode() != AArch64::MOVi32imm &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.61k</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>5.09k</pre></td><td class='code'><pre>      <div class='tooltip'>MovMI-&gt;getOpcode() != AArch64::MOVi64imm<span class='tooltip-content'>4.61k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.43k</span>, <span class='None'>False</span>: <span class='covered-line'>182</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L470'><span>470:7</span></a></span>) to (<span class='line-number'><a href='#L470'><span>471:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (470:7)
     Condition C2 --> (471:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>4.43k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the MOV has multiple uses, do not split the immediate because it causes</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // more instructions.</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>662</pre></td><td class='code'><pre>  if (!MRI-&gt;hasOneUse(MovMI-&gt;getOperand(0).getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>442</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>  if (SubregToRegMI &amp;&amp; <div class='tooltip'>!MRI-&gt;hasOneUse(SubregToRegMI-&gt;getOperand(0).getReg())<span class='tooltip-content'>39</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>181</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L478'><span>478:7</span></a></span>) to (<span class='line-number'><a href='#L478'><span>478:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (478:7)
     Condition C2 --> (478:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It is OK to perform this peephole optimization.</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename T&gt;</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64MIPeepholeOpt::splitTwoPartImm(</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>    SplitAndOpcFunc&lt;T&gt; SplitAndOpc, BuildMIFunc BuildInstr) {</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  unsigned RegSize = sizeof(T) * 8;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  assert((RegSize == 32 || RegSize == 64) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>         &quot;Invalid RegSize for legal immediate peephole optimization&quot;);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform several essential checks against current MI.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  MachineInstr *MovMI, *SubregToRegMI;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  if (!checkMovImmInstr(MI, MovMI, SubregToRegMI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.80k</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.97k</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split the immediate to Imm0 and Imm1, and calculate the Opcode.</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  T Imm = static_cast&lt;T&gt;(MovMI-&gt;getOperand(1).getImm()), Imm0, Imm1;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For the 32 bit form of instruction, the upper 32 bits of the destination</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register are set to zero. If there is SUBREG_TO_REG, set the upper 32 bits</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of Imm to zero. This is essential if the Immediate value was a negative</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // number since it was sign extended when we assign to the 64-bit Imm.</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  if (SubregToRegMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Imm &amp;= 0xFFFFFFFF;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  OpcodePair Opcode;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  if (auto R = SplitAndOpc(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    Opcode = *R;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create new MIs using the first and second opcodes. Opcodes might differ for</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // flag setting operations that should only set flags on second instruction.</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewTmpReg = Opcode.first SrcReg Imm0</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewDstReg = Opcode.second NewTmpReg Imm1</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine register classes for destinations and register operands</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MachineFunction *MF = MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  const TargetRegisterClass *FirstInstrDstRC =</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      TII-&gt;getRegClass(TII-&gt;get(Opcode.first), 0, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  const TargetRegisterClass *FirstInstrOperandRC =</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      TII-&gt;getRegClass(TII-&gt;get(Opcode.first), 1, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  const TargetRegisterClass *SecondInstrDstRC =</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      (Opcode.first == Opcode.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          ? <div class='tooltip'>FirstInstrDstRC<span class='tooltip-content'>16</span></div></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          : <div class='tooltip'>TII-&gt;getRegClass(TII-&gt;get(Opcode.second), 0, TRI, *MF)<span class='tooltip-content'>14</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  const TargetRegisterClass *SecondInstrOperandRC =</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      (Opcode.first == Opcode.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          ? <div class='tooltip'>FirstInstrOperandRC<span class='tooltip-content'>16</span></div></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          : <div class='tooltip'>TII-&gt;getRegClass(TII-&gt;get(Opcode.second), 1, TRI, *MF)<span class='tooltip-content'>14</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get old registers destinations and new register destinations</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  Register NewTmpReg = MRI-&gt;createVirtualRegister(FirstInstrDstRC);</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the situation that DstReg is not Virtual (likely WZR or XZR), we want to</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reuse that same destination register.</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  Register NewDstReg = DstReg.isVirtual()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                           ? <div class='tooltip'>MRI-&gt;createVirtualRegister(SecondInstrDstRC)<span class='tooltip-content'>20</span></div></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                           : <div class='tooltip'>DstReg<span class='tooltip-content'>10</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Constrain registers based on their new uses</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(SrcReg, FirstInstrOperandRC);</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(NewTmpReg, SecondInstrOperandRC);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (DstReg != NewDstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI-&gt;constrainRegClass(NewDstReg, MRI-&gt;getRegClass(DstReg));</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Call the delegating operation to build the instruction</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  BuildInstr(MI, Opcode, Imm0, Imm1, SrcReg, NewTmpReg, NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // replaceRegWith changes MI&apos;s definition register. Keep it for SSA form until</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // deleting MI. Only if we made a new destination register.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (DstReg != NewDstReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI-&gt;replaceRegWith(DstReg, NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MI.getOperand(0).setReg(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Record the MIs need to be removed.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (SubregToRegMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    SubregToRegMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MovMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::splitTwoPartImm&lt;unsigned int&gt;(llvm::MachineInstr&amp;, std::function&lt;std::optional&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; (unsigned int, unsigned int, unsigned int&amp;, unsigned int&amp;)&gt;, std::function&lt;void (llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)&gt;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    SplitAndOpcFunc&lt;T&gt; SplitAndOpc, BuildMIFunc BuildInstr) {</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  unsigned RegSize = sizeof(T) * 8;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  assert((RegSize == 32 || RegSize == 64) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>         &quot;Invalid RegSize for legal immediate peephole optimization&quot;);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform several essential checks against current MI.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  MachineInstr *MovMI, *SubregToRegMI;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  if (!checkMovImmInstr(MI, MovMI, SubregToRegMI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.80k</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>5.80k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split the immediate to Imm0 and Imm1, and calculate the Opcode.</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  T Imm = static_cast&lt;T&gt;(MovMI-&gt;getOperand(1).getImm()), Imm0, Imm1;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For the 32 bit form of instruction, the upper 32 bits of the destination</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register are set to zero. If there is SUBREG_TO_REG, set the upper 32 bits</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of Imm to zero. This is essential if the Immediate value was a negative</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // number since it was sign extended when we assign to the 64-bit Imm.</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  if (SubregToRegMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Imm &amp;= 0xFFFFFFFF</span>;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  OpcodePair Opcode;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  if (auto R = SplitAndOpc(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    Opcode = *R;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create new MIs using the first and second opcodes. Opcodes might differ for</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // flag setting operations that should only set flags on second instruction.</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewTmpReg = Opcode.first SrcReg Imm0</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewDstReg = Opcode.second NewTmpReg Imm1</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine register classes for destinations and register operands</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MachineFunction *MF = MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  const TargetRegisterClass *FirstInstrDstRC =</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      TII-&gt;getRegClass(TII-&gt;get(Opcode.first), 0, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  const TargetRegisterClass *FirstInstrOperandRC =</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      TII-&gt;getRegClass(TII-&gt;get(Opcode.first), 1, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  const TargetRegisterClass *SecondInstrDstRC =</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      (Opcode.first == Opcode.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          ? <div class='tooltip'>FirstInstrDstRC<span class='tooltip-content'>7</span></div></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          : <div class='tooltip'>TII-&gt;getRegClass(TII-&gt;get(Opcode.second), 0, TRI, *MF)<span class='tooltip-content'>6</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  const TargetRegisterClass *SecondInstrOperandRC =</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      (Opcode.first == Opcode.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          ? <div class='tooltip'>FirstInstrOperandRC<span class='tooltip-content'>7</span></div></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          : <div class='tooltip'>TII-&gt;getRegClass(TII-&gt;get(Opcode.second), 1, TRI, *MF)<span class='tooltip-content'>6</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get old registers destinations and new register destinations</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register NewTmpReg = MRI-&gt;createVirtualRegister(FirstInstrDstRC);</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the situation that DstReg is not Virtual (likely WZR or XZR), we want to</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reuse that same destination register.</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register NewDstReg = DstReg.isVirtual()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                           ? <div class='tooltip'>MRI-&gt;createVirtualRegister(SecondInstrDstRC)<span class='tooltip-content'>9</span></div></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                           : <div class='tooltip'>DstReg<span class='tooltip-content'>4</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Constrain registers based on their new uses</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(SrcReg, FirstInstrOperandRC);</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(NewTmpReg, SecondInstrOperandRC);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (DstReg != NewDstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    MRI-&gt;constrainRegClass(NewDstReg, MRI-&gt;getRegClass(DstReg));</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Call the delegating operation to build the instruction</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  BuildInstr(MI, Opcode, Imm0, Imm1, SrcReg, NewTmpReg, NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // replaceRegWith changes MI&apos;s definition register. Keep it for SSA form until</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // deleting MI. Only if we made a new destination register.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (DstReg != NewDstReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    MRI-&gt;replaceRegWith(DstReg, NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    MI.getOperand(0).setReg(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Record the MIs need to be removed.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (SubregToRegMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>SubregToRegMI-&gt;eraseFromParent()</span>;</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MovMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>AArch64MIPeepholeOpt.cpp:bool (anonymous namespace)::AArch64MIPeepholeOpt::splitTwoPartImm&lt;unsigned long&gt;(llvm::MachineInstr&amp;, std::function&lt;std::optional&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; (unsigned long, unsigned int, unsigned long&amp;, unsigned long&amp;)&gt;, std::function&lt;void (llvm::MachineInstr&amp;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, unsigned int, llvm::Register, llvm::Register, llvm::Register)&gt;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>    SplitAndOpcFunc&lt;T&gt; SplitAndOpc, BuildMIFunc BuildInstr) {</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>  unsigned RegSize = sizeof(T) * 8;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>  assert((RegSize == 32 || RegSize == 64) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>         &quot;Invalid RegSize for legal immediate peephole optimization&quot;);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform several essential checks against current MI.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>  MachineInstr *MovMI, *SubregToRegMI;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>5.03k</pre></td><td class='code'><pre>  if (!checkMovImmInstr(MI, MovMI, SubregToRegMI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.97k</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Split the immediate to Imm0 and Imm1, and calculate the Opcode.</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  T Imm = static_cast&lt;T&gt;(MovMI-&gt;getOperand(1).getImm()), Imm0, Imm1;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For the 32 bit form of instruction, the upper 32 bits of the destination</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register are set to zero. If there is SUBREG_TO_REG, set the upper 32 bits</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of Imm to zero. This is essential if the Immediate value was a negative</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // number since it was sign extended when we assign to the 64-bit Imm.</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (SubregToRegMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Imm &amp;= 0xFFFFFFFF;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  OpcodePair Opcode;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (auto R = SplitAndOpc(Imm, RegSize, Imm0, Imm1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    Opcode = *R;</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create new MIs using the first and second opcodes. Opcodes might differ for</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // flag setting operations that should only set flags on second instruction.</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewTmpReg = Opcode.first SrcReg Imm0</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewDstReg = Opcode.second NewTmpReg Imm1</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine register classes for destinations and register operands</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MachineFunction *MF = MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const TargetRegisterClass *FirstInstrDstRC =</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      TII-&gt;getRegClass(TII-&gt;get(Opcode.first), 0, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const TargetRegisterClass *FirstInstrOperandRC =</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      TII-&gt;getRegClass(TII-&gt;get(Opcode.first), 1, TRI, *MF);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const TargetRegisterClass *SecondInstrDstRC =</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      (Opcode.first == Opcode.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          ? <div class='tooltip'>FirstInstrDstRC<span class='tooltip-content'>9</span></div></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          : <div class='tooltip'>TII-&gt;getRegClass(TII-&gt;get(Opcode.second), 0, TRI, *MF)<span class='tooltip-content'>8</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const TargetRegisterClass *SecondInstrOperandRC =</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      (Opcode.first == Opcode.second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          ? <div class='tooltip'>FirstInstrOperandRC<span class='tooltip-content'>9</span></div></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          : <div class='tooltip'>TII-&gt;getRegClass(TII-&gt;get(Opcode.second), 1, TRI, *MF)<span class='tooltip-content'>8</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get old registers destinations and new register destinations</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register NewTmpReg = MRI-&gt;createVirtualRegister(FirstInstrDstRC);</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the situation that DstReg is not Virtual (likely WZR or XZR), we want to</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // reuse that same destination register.</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register NewDstReg = DstReg.isVirtual()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                           ? <div class='tooltip'>MRI-&gt;createVirtualRegister(SecondInstrDstRC)<span class='tooltip-content'>11</span></div></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                           : <div class='tooltip'>DstReg<span class='tooltip-content'>6</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Constrain registers based on their new uses</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(SrcReg, FirstInstrOperandRC);</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(NewTmpReg, SecondInstrOperandRC);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (DstReg != NewDstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MRI-&gt;constrainRegClass(NewDstReg, MRI-&gt;getRegClass(DstReg));</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Call the delegating operation to build the instruction</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  BuildInstr(MI, Opcode, Imm0, Imm1, SrcReg, NewTmpReg, NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // replaceRegWith changes MI&apos;s definition register. Keep it for SSA form until</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // deleting MI. Only if we made a new destination register.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (DstReg != NewDstReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MRI-&gt;replaceRegWith(DstReg, NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    MI.getOperand(0).setReg(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Record the MIs need to be removed.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (SubregToRegMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    SubregToRegMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MovMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitINSviGPR(MachineInstr &amp;MI, unsigned Opc) {</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if this INSvi[X]gpr comes from COPY of a source FPR128</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // From</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %intermediate1:gpr64 = COPY %src:fpr128</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %intermediate2:gpr32 = COPY %intermediate1:gpr64</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %dst:fpr128 = INSvi[X]gpr %dst_vec:fpr128, dst_index, %intermediate2:gpr32</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %dst:fpr128 = INSvi[X]lane %dst_vec:fpr128, dst_index, %src:fpr128,</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  src_index</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // where src_index = 0, X = [8|16|32|64]</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>  MachineInstr *SrcMI = MRI-&gt;getUniqueVRegDef(MI.getOperand(3).getReg());</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For a chain of COPY instructions, find the initial source register</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and check if it&apos;s an FPR128</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>2.95k</pre></td><td class='code'><pre>    if (!SrcMI || <div class='tooltip'>SrcMI-&gt;getOpcode() != TargetOpcode::COPY<span class='tooltip-content'>2.95k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>2.95k</span>]
  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.11k</span>, <span class='None'>False</span>: <span class='covered-line'>835</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L584'><span>584:9</span></a></span>) to (<span class='line-number'><a href='#L584'><span>584:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (584:9)
     Condition C2 --> (584:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>835</pre></td><td class='code'><pre>    if (!SrcMI-&gt;getOperand(1).getReg().isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>689</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>689</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>    if (MRI-&gt;getRegClass(SrcMI-&gt;getOperand(1).getReg()) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>        &amp;AArch64::FPR128RegClass) {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    SrcMI = MRI-&gt;getUniqueVRegDef(SrcMI-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  Register SrcReg = SrcMI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  MachineInstr *INSvilaneMI =</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      BuildMI(*MI.getParent(), MI, MI.getDebugLoc(), TII-&gt;get(Opc), DstReg)</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>          .add(MI.getOperand(1))</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>          .add(MI.getOperand(2))</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>          .addUse(SrcReg, getRegState(SrcMI-&gt;getOperand(1)))</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>          .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; MI &lt;&lt; &quot;  replace by:\n: &quot; &lt;&lt; *INSvilaneMI &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  (void)INSvilaneMI;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// All instructions that set a FPR64 will implicitly zero the top bits of the</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register.</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool is64bitDefwithZeroHigh64bit(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>                                        MachineRegisterInfo *MRI) {</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  if (!MI-&gt;getOperand(0).isReg() || <div class='tooltip'>!MI-&gt;getOperand(0).isDef()<span class='tooltip-content'>687</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>687</span>]
  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>687</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L616'><span>616:7</span></a></span>) to (<span class='line-number'><a href='#L616'><span>616:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (616:7)
     Condition C2 --> (616:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = MRI-&gt;getRegClass(MI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>  if (RC != &amp;AArch64::FPR64RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>687</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>  return MI-&gt;getOpcode() &gt; TargetOpcode::GENERIC_OP_END;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitINSvi64lane(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check the MI for low 64-bits sets zero for high 64-bits implicitly.</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are expecting below case.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %1:fpr64 = nofpexcept FCVTNv4i16 %0:fpr128, implicit $fpcr</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %6:fpr128 = IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %5:fpr128 = INSERT_SUBREG %6:fpr128(tied-def 0), killed %1:fpr64, %subreg.dsub</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %7:fpr128 = INSvi64lane %5:fpr128(tied-def 0), 1, killed %3:fpr128, 0</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>  MachineInstr *Low64MI = MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>  if (Low64MI-&gt;getOpcode() != AArch64::INSERT_SUBREG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>657</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>  Low64MI = MRI-&gt;getUniqueVRegDef(Low64MI-&gt;getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>  if (!Low64MI || !is64bitDefwithZeroHigh64bit(Low64MI, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>657</span>]
  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>529</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L636'><span>636:7</span></a></span>) to (<span class='line-number'><a href='#L636'><span>636:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (636:7)
     Condition C2 --> (636:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>529</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check there is `mov 0` MI for high 64-bits.</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are expecting below cases.</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %2:fpr64 = MOVID 0</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %4:fpr128 = IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %3:fpr128 = INSERT_SUBREG %4:fpr128(tied-def 0), killed %2:fpr64, %subreg.dsub</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %7:fpr128 = INSvi64lane %5:fpr128(tied-def 0), 1, killed %3:fpr128, 0</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %5:fpr128 = MOVIv2d_ns 0</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %6:fpr64 = COPY %5.dsub:fpr128</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %8:fpr128 = IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %7:fpr128 = INSERT_SUBREG %8:fpr128(tied-def 0), killed %6:fpr64, %subreg.dsub</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  %11:fpr128 = INSvi64lane %9:fpr128(tied-def 0), 1, killed %7:fpr128, 0</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  MachineInstr *High64MI = MRI-&gt;getUniqueVRegDef(MI.getOperand(3).getReg());</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  if (!High64MI || High64MI-&gt;getOpcode() != AArch64::INSERT_SUBREG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L653'><span>653:7</span></a></span>) to (<span class='line-number'><a href='#L653'><span>653:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (653:7)
     Condition C2 --> (653:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  High64MI = MRI-&gt;getUniqueVRegDef(High64MI-&gt;getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  if (High64MI &amp;&amp; High64MI-&gt;getOpcode() == TargetOpcode::COPY)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L656' href='#L656'><span>656:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L656' href='#L656'><span>656:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L656'><span>656:7</span></a></span>) to (<span class='line-number'><a href='#L656'><span>656:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (656:7)
     Condition C2 --> (656:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    High64MI = MRI-&gt;getUniqueVRegDef(High64MI-&gt;getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  if (!High64MI || <div class='tooltip'>(<span class='tooltip-content'>123</span></div><div class='tooltip'>High64MI-&gt;getOpcode() != AArch64::MOVID<span class='tooltip-content'>123</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>                    <div class='tooltip'>High64MI-&gt;getOpcode() != AArch64::MOVIv2d_ns<span class='tooltip-content'>122</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L658'><span>658:7</span></a></span>) to (<span class='line-number'><a href='#L658'><span>659:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (658:7)
     Condition C2 --> (658:21)
     Condition C3 --> (659:21)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  if (High64MI-&gt;getOperand(1).getImm() != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Let&apos;s remove MIs for high 64-bits.</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Register OldDef = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Register NewDef = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(NewDef, MRI-&gt;getRegClass(OldDef));</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MRI-&gt;replaceRegWith(OldDef, NewDef);</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>bool AArch64MIPeepholeOpt::visitFMOVDr(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // An FMOVDr sets the high 64-bits to zero implicitly, similar to ORR for GPR.</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  MachineInstr *Low64MI = MRI-&gt;getUniqueVRegDef(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  if (!Low64MI || !is64bitDefwithZeroHigh64bit(Low64MI, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L677'><span>677:7</span></a></span>) to (<span class='line-number'><a href='#L677'><span>677:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (677:7)
     Condition C2 --> (677:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Let&apos;s remove MIs for high 64-bits.</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  Register OldDef = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  Register NewDef = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Removing: &quot; &lt;&lt; MI &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  MRI-&gt;clearKillFlags(OldDef);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  MRI-&gt;clearKillFlags(NewDef);</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  MRI-&gt;constrainRegClass(NewDef, MRI-&gt;getRegClass(OldDef));</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  MRI-&gt;replaceRegWith(OldDef, NewDef);</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>bool AArch64MIPeepholeOpt::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>72.9k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>72.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  TII = static_cast&lt;const AArch64InstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  TRI = static_cast&lt;const AArch64RegisterInfo *&gt;(</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>      MF.getSubtarget().getRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  MLI = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  assert(MRI-&gt;isSSA() &amp;&amp; &quot;Expected to be run on SSA form!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>96.1k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96.1k</span>, <span class='None'>False</span>: <span class='covered-line'>72.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>828k</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : make_early_inc_range(MBB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>828k</span>, <span class='None'>False</span>: <span class='covered-line'>96.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>828k</pre></td><td class='code'><pre>      switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>789k</pre></td><td class='code'><pre>      default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789k</span>, <span class='None'>False</span>: <span class='covered-line'>39.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>789k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>789k</pre></td><td class='code'><pre>      case AArch64::INSERT_SUBREG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.3k</span>, <span class='None'>False</span>: <span class='covered-line'>805k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>        Changed |= visitINSERT(MI);</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      case AArch64::ANDWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        Changed |= visitAND&lt;uint32_t&gt;(AArch64::ANDWri, MI);</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>      case AArch64::ANDXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>912</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        Changed |= visitAND&lt;uint64_t&gt;(AArch64::ANDXri, MI);</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      case AArch64::ORRWrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L721' href='#L721'><span>721:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        Changed |= visitORR(MI);</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>      case AArch64::ADDWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L724' href='#L724'><span>724:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        Changed |= visitADDSUB&lt;uint32_t&gt;(AArch64::ADDWri, AArch64::SUBWri, MI);</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>833</pre></td><td class='code'><pre>      case AArch64::SUBWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>833</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>833</pre></td><td class='code'><pre>        Changed |= visitADDSUB&lt;uint32_t&gt;(AArch64::SUBWri, AArch64::ADDWri, MI);</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>833</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>914</pre></td><td class='code'><pre>      case AArch64::ADDXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>914</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>914</pre></td><td class='code'><pre>        Changed |= visitADDSUB&lt;uint64_t&gt;(AArch64::ADDXri, AArch64::SUBXri, MI);</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>914</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>      case AArch64::SUBXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>        Changed |= visitADDSUB&lt;uint64_t&gt;(AArch64::SUBXri, AArch64::ADDXri, MI);</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      case AArch64::ADDSWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L736' href='#L736'><span>736:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        Changed |=</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>            visitADDSSUBS&lt;uint32_t&gt;({AArch64::ADDWri, AArch64::ADDSWri},</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                                    {AArch64::SUBWri, AArch64::SUBSWri}, MI);</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>      case AArch64::SUBSWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L741' href='#L741'><span>741:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.61k</span>, <span class='None'>False</span>: <span class='covered-line'>826k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>        Changed |=</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>            visitADDSSUBS&lt;uint32_t&gt;({AArch64::SUBWri, AArch64::SUBSWri},</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>                                    {AArch64::ADDWri, AArch64::ADDSWri}, MI);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>      case AArch64::ADDSXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>        Changed |=</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>            visitADDSSUBS&lt;uint64_t&gt;({AArch64::ADDXri, AArch64::ADDSXri},</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>                                    {AArch64::SUBXri, AArch64::SUBSXri}, MI);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>      case AArch64::SUBSXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.50k</span>, <span class='None'>False</span>: <span class='covered-line'>826k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>        Changed |=</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>            visitADDSSUBS&lt;uint64_t&gt;({AArch64::SUBXri, AArch64::SUBSXri},</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>                                    {AArch64::ADDXri, AArch64::ADDSXri}, MI);</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>2.50k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>603</pre></td><td class='code'><pre>      case AArch64::INSvi64gpr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>603</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>603</pre></td><td class='code'><pre>        Changed |= visitINSviGPR(MI, AArch64::INSvi64lane);</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>603</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>      case AArch64::INSvi32gpr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>844</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>        Changed |= visitINSviGPR(MI, AArch64::INSvi32lane);</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>      case AArch64::INSvi16gpr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>604</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>        Changed |= visitINSviGPR(MI, AArch64::INSvi16lane);</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>      case AArch64::INSvi8gpr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L765' href='#L765'><span>765:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>822</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>        Changed |= visitINSviGPR(MI, AArch64::INSvi8lane);</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>      case AArch64::INSvi64lane:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L768' href='#L768'><span>768:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>827k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>        Changed |= visitINSvi64lane(MI);</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      case AArch64::FMOVDr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>828k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>        Changed |= visitFMOVDr(MI);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>828k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>828k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>96.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>72.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>3.74k</pre></td><td class='code'><pre>FunctionPass *llvm::createAArch64MIPeepholeOptPass() {</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>3.74k</pre></td><td class='code'><pre>  return new AArch64MIPeepholeOpt();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>3.74k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>