$date
	Sat Oct 22 23:24:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#524311
b10 !
1"
#524314
b10 &
b10 %
1$
#524315
0"
#524318
b1 &
1#
b1 %
#524322
b0 &
b0 %
0#
0$
#1498265
b10110 !
1"
#1498266
b10110 &
b10110 %
1$
#1498267
0"
#1498270
b1011 &
b1011 %
#1498274
b100010 &
b100010 %
#1498278
b10001 &
b10001 %
#1498282
b110100 &
b110100 %
#1498286
b11010 &
b11010 %
#1498290
b1101 &
b1101 %
#1498294
b101000 &
b101000 %
#1498298
b10100 &
b10100 %
#1498302
b1010 &
b1010 %
#1498306
b101 &
b101 %
#1498310
b10000 &
b10000 %
#1498314
b1000 &
b1000 %
#1498318
b100 &
b100 %
#1498322
b10 &
b10 %
#1498326
b1 &
1#
b1 %
#1498330
b0 &
b0 %
0#
0$
#2433399
b10 !
1"
#2433402
b10 &
b10 %
1$
#2433403
0"
#2433406
b1 &
1#
b1 %
#2433410
b0 &
b0 %
0#
0$
#4500012
