# UART_full

This is from good book: "COMPUTER PRINCIPLES AND DESIGN IN VERILOG HDL, prof. Yamin Li"
