[["4000 ","4000 ","Logic Gates ","2 ","Dual 3-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOR_gate\" title=\"NOR gate\">NOR gate<\/a> + 1 <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">NOT gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/108513_DS.pdf"],["4001 ","4001 ","Logic Gates ","4 ","Quad 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOR_gate\" title=\"NOR gate\">NOR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/108513_DS.pdf"],["4002 ","4002 ","Logic Gates ","2 ","Dual 4-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOR_gate\" title=\"NOR gate\">NOR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/108513_DS.pdf"],["4006 ","4006 ","Shift Registers ","1 ","18-stage <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> (four independent with common clock: two 4-stage, two 5-stage with Q4 tap) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/096cakxcerg86i8id610cu0xd4wy.pdf"],["4007 ","4007 ","Analog\/Digital ","2 ","Dual complementary enhanced-MOS transistor pair + 1 <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">NOT gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","https:\/\/www.ti.com\/lit\/ds\/symlink\/cd4007ub.pdf"],["4008 ","4008 ","Adders ","1 ","4-bit binary full <a href=\"https:\/\/en.wikipedia.org\/wiki\/Adder_(electronics)\" title=\"Adder (electronics)\">adder<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets2\/99\/99178_1.pdf"],["4009 ","4009 ","Buffers ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">inverter<\/a> gate, dual power supply, can drive 1 TTL\/DTL load (replaced by 4049) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/320\/108575_DS.pdf"],["4010 ","4010 ","Buffers ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Digital_buffer\" title=\"Digital buffer\">buffer<\/a> gate, dual power supply, can drive 1 TTL\/DTL load (replaced by 4050) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/320\/108575_DS.pdf"],["4011 ","4011 ","Logic Gates ","4 ","Quad 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NAND_gate\" title=\"NAND gate\">NAND gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/108647_DS.pdf"],["4012 ","4012 ","Logic Gates ","2 ","Dual 4-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NAND_gate\" title=\"NAND gate\">NAND gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/108647_DS.pdf"],["4013 ","4013 ","Flip-Flops ","2 ","Dual D-type <a href=\"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)\" title=\"Flip-flop (electronics)\">flip-flop<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/228\/108664_DS.pdf"],["4014 ","4014 ","Shift Registers ","1 ","8-stage parallel in <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> (synchronous parallel load, serial in, Q6\/Q7\/Q8 out) (see 4021) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/70\/108688_DS.pdf"],["4015 ","4015 ","Shift Registers ","2 ","Dual 4-stage <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> (two independent: serial in, Q1\/Q2\/Q3\/Q4 out, reset, clock) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/228\/108692_DS.pdf"],["4016 ","4016 ","Analog Switches ","4 ","Quad <a href=\"https:\/\/en.wikipedia.org\/wiki\/Analog_switch\" class=\"mw-redirect\" title=\"Analog switch\">bilateral switch<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/270\/108713_DS.pdf"],["4017 ","4017 ","Counters ","1 ","Decade counter with 10 decoded outputs (5-stage <a href=\"https:\/\/en.wikipedia.org\/wiki\/Johnson_counter\" class=\"mw-redirect\" title=\"Johnson counter\">Johnson counter<\/a>) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/320\/108737_DS.pdf"],["4018 ","4018 ","Counters ","1 ","Presettable divide-by-N counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/270\/108781_DS.pdf"],["4019 ","4019 ","Logic Gates ","4 ","Quad AND\/OR select <a href=\"https:\/\/en.wikipedia.org\/wiki\/Gate\" title=\"Gate\">gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/08ihxuoo2axhzcyojf40it39txcy.pdf"],["4020 ","4020 ","Counters ","1 ","14-stage <a href=\"https:\/\/en.wikipedia.org\/wiki\/Counter_(digital)\" title=\"Counter (digital)\">binary ripple counter<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/9\/0paqd91zcls9g4akywgtgso3y1ky.pdf"],["4021 ","4021 ","Shift Registers ","1 ","8-stage parallel in <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> (asynchronous parallel load, serial in, Q6\/Q7\/Q8 out) (see 4014) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/108848_DS.pdf"],["4022 ","4022 ","Counters ","1 ","Octal counter with 8 decoded outputs (4-stage Johnson counter) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/320\/108737_DS.pdf"],["4023 ","4023 ","Logic Gates ","3 ","Triple 3-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NAND_gate\" title=\"NAND gate\">NAND gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/134\/108885_DS.pdf"],["4024 ","4024 ","Counters ","1 ","7-stage <a href=\"https:\/\/en.wikipedia.org\/wiki\/Counter_(digital)\" title=\"Counter (digital)\">binary ripple counter<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/9\/0paqd91zcls9g4akywgtgso3y1ky.pdf"],["4025 ","4025 ","Logic Gates ","3 ","Triple 3-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOR_gate\" title=\"NOR gate\">NOR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/108513_DS.pdf"],["4026 ","4026 ","7-Segment Decoders ","1 ","Decade counter with decoded <a href=\"https:\/\/en.wikipedia.org\/wiki\/Seven-segment_display\" title=\"Seven-segment display\">7-segment display outputs<\/a> and display enable ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/1\/03gjao0ck9g0glqesyly2s563d7y.pdf"],["4027 ","4027 ","Flip-Flops ","2 ","Dual J-K master-slave flip-flop ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/6\/0rowk82e1wfe4yejr5itlgo1tcky.pdf"],["4028 ","4028 ","Multiplexers ","1 ","BCD to decimal (1-of-10) decoder active HIGH output ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/c\/0hxr6urfrdjrdwt9wd8odzsaicky.pdf"],["4029 ","4029 ","Counters ","1 ","Presettable up\/down counter, binary or BCD-decade ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/2\/05uej9xrraz7l6rc4likrej1tapy.pdf"],["4030 ","4030 ","Logic Gates ","4 ","Quad <a href=\"https:\/\/en.wikipedia.org\/wiki\/XOR\" class=\"mw-redirect\" title=\"XOR\">XOR<\/a> gate (replaced by 4070) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/a\/0s3q1u9weefx7gl79f9ha1s3qayy.pdf"],["4031 ","4031 ","Shift Registers ","1 ","64-stage <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/9\/0pjrldxw2xz62r1z0aahd2a36p3y.pdf"],["4032 ","4032 ","Adders ","3 ","Triple serial adder ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Plastic_leaded_chip_carrier\" class=\"mw-redirect\" title=\"Plastic leaded chip carrier\">PLCC<\/a>20 ","http:\/\/www.datasheetcatalog.org\/datasheets\/270\/84982_DS.pdf"],["4033 ","4033 ","7-Segment Decoders ","1 ","Decade counter with decoded 7-segment display outputs and ripple blanking ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/1\/03gjao0ck9g0glqesyly2s563d7y.pdf"],["4034 ","4034 ","Registers ","1 ","8-stage bidirectional parallel\/serial input\/output register ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/09p7285l04wpeep3fax6hojqhkcy.pdf"],["4035 ","4035 ","Shift Registers ","1 ","4-stage parallel-in\/parallel-out shift register ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/9\/0og11wds0f9ogj7ffzs7ikl4otky.pdf"],["4038 ","4038 ","Adders ","3 ","Triple serial adder ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Plastic_leaded_chip_carrier\" class=\"mw-redirect\" title=\"Plastic leaded chip carrier\">PLCC<\/a>20 ","http:\/\/www.datasheetcatalog.org\/datasheets\/270\/84982_DS.pdf"],["4040 ","4040 ","Counters ","1 ","12-stage binary ripple counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/9\/0paqd91zcls9g4akywgtgso3y1ky.pdf"],["4041 ","4041 ","Buffers ","4 ","Quad <a href=\"https:\/\/en.wikipedia.org\/wiki\/Buffer_amplifier\" title=\"Buffer amplifier\">buffer<\/a>\/inverter (two outputs for each input) (4 times standard \"B\" drive) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/a\/0s230ap3le6i5l3esx48eklfoccy.pdf"],["4042 ","4042 ","Latches ","4 ","Quad D-type latch ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/9\/0oqf0076icwadgde9su7g9oihq3y.pdf"],["4043 ","4043 ","Latches ","4 ","Quad NOR <a href=\"https:\/\/en.wikipedia.org\/wiki\/Latch_(electronics)\" class=\"mw-redirect\" title=\"Latch (electronics)\">R-S latch<\/a> with <a href=\"https:\/\/en.wikipedia.org\/wiki\/Three-state_logic\" title=\"Three-state logic\">tri-state<\/a> outputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/f\/0xjord7w25gp833rh9d7l2sw1swy.pdf"],["4044 ","4044 ","Latches ","4 ","Quad NAND R-S latch with tri-state outputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/f\/0xjord7w25gp833rh9d7l2sw1swy.pdf"],["4045 ","4045 ","Counters ","1 ","21-stage counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.com\/datasheets_pdf\/C\/D\/4\/0\/CD4045B.shtml"],["4046 ","4046 ","PLL ","1 ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Phase-locked_loop\" title=\"Phase-locked loop\">Phase-locked loop<\/a> with <a href=\"https:\/\/en.wikipedia.org\/wiki\/Voltage-controlled_oscillator\" title=\"Voltage-controlled oscillator\">VCO<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/6\/0rs2lxolj6lew0llx95wkfal45yy.pdf"],["4047 ","4047 ","Multivibrators ","1 ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Monostable\" title=\"Monostable\">Monostable<\/a>\/<a href=\"https:\/\/en.wikipedia.org\/wiki\/Astable\" class=\"mw-redirect\" title=\"Astable\">astable<\/a> <a href=\"https:\/\/en.wikipedia.org\/wiki\/Multivibrator\" title=\"Multivibrator\">multivibrator<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/084klcd50i3au7uz078a46e95gyy.pdf"],["4048 ","4048 ","Logic Gates ","1 ","Expandable 8-input 8-function gate with tri-state output,<br \/>choice of: NOR, OR, NAND, AND, <a href=\"https:\/\/en.wikipedia.org\/wiki\/AND-OR-Invert\" title=\"AND-OR-Invert\">AND-NOR<\/a> (AOI), AND-OR, OR-NAND (OAI), OR-AND ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/e\/0lj0i18w98zpxra1z0659l7kehky.pdf"],["4049 ","4049 ","Buffers ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">inverter<\/a> gate, can drive 2 TTL\/RTL loads or 4 four 74LS loads ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/109092_DS.pdf"],["4050 ","4050 ","Buffers ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Digital_buffer\" title=\"Digital buffer\">buffer<\/a> gate, can drive 2 TTL\/RTL loads or 4 four 74LS loads ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/109092_DS.pdf"],["4051 ","4051 ","Analog Switches ","1 ","8-channel analog multiplexer\/<a href=\"https:\/\/en.wikipedia.org\/wiki\/Demultiplexer\" class=\"mw-redirect\" title=\"Demultiplexer\">demultiplexer<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/109138_DS.pdf"],["4052 ","4052 ","Analog Switches ","2 ","Dual 4-channel analog multiplexer\/demultiplexer ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/109138_DS.pdf"],["4053 ","4053 ","Analog Switches ","3 ","Triple 2-channel analog multiplexer\/demultiplexer ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/109138_DS.pdf"],["4054 ","4054 ","LCD Drivers ","1 ","BCD to 7-segment decoder\/<a href=\"https:\/\/en.wikipedia.org\/wiki\/Liquid_crystal_display\" class=\"mw-redirect\" title=\"Liquid crystal display\">LCD<\/a> driver ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/7\/0tfpaepj9r14how0aigyw73k71yy.pdf"],["4055 ","4055 ","LCD Drivers ","1 ","BCD to 7-segment decoder\/LCD driver with \"display-frequency\" output ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/7\/0tfpaepj9r14how0aigyw73k71yy.pdf"],["4056 ","4056 ","LCD Drivers ","1 ","BCD to 7-segment decoder\/LCD driver with strobed-latch function ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/7\/0tfpaepj9r14how0aigyw73k71yy.pdf"],["4059 ","4059 ","Counters ","1 ","Programmable divide-by-N counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheets\/400\/109194_DS.pdf"],["4060 ","4060 ","Counters ","1 ","14-stage binary ripple counter and <a href=\"https:\/\/en.wikipedia.org\/wiki\/Oscillator\" class=\"mw-redirect\" title=\"Oscillator\">oscillator<\/a>, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger\" title=\"Schmitt trigger\">schmitt trigger<\/a> inputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/084y37fdt83lotw0s2yph6cciryy.pdf"],["4062 ","4062 "," ","? ","Logic dual 3 majority gate "," ","? "],["4063 ","4063 ","Comparators ","1 ","4-bit <a href=\"https:\/\/en.wikipedia.org\/wiki\/Digital_comparator\" title=\"Digital comparator\">digital comparator<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/b\/0fx5815ioxqyt8wiyxqh7u0soywy.pdf"],["4066 ","4066 ","Analog Switches ","4 ","Quad <a href=\"https:\/\/en.wikipedia.org\/wiki\/Analog_switch\" class=\"mw-redirect\" title=\"Analog switch\">analog switch<\/a> (low \"ON\" resistance) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/c\/0gpox4oc4p1qj95do2kq6qu76rcy.pdf"],["4067 ","4067 ","Analog Switches ","1 ","16-channel analog multiplexer\/demultiplexer (1-of-16 switch) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/08at55a3urieef4i63yw83u453yy.pdf"],["4068 ","4068 ","Logic Gates ","1 ","8-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NAND_gate\" title=\"NAND gate\">NAND<\/a>\/<a href=\"https:\/\/en.wikipedia.org\/wiki\/AND_gate\" title=\"AND gate\">AND gate<\/a> (2 outputs) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/70\/109237_DS.pdf"],["4069 ","4069 ","Logic Gates ","6 ","Hex inverter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/206781_DS.pdf"],["4070 ","4070 ","Logic Gates ","4 ","Quad 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/XOR_gate\" title=\"XOR gate\">XOR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/134\/109314_DS.pdf"],["4071 ","4071 ","Logic Gates ","4 ","Quad 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/OR_gate\" title=\"OR gate\">OR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4071B.pdf"],["4072 ","4072 ","Logic Gates ","2 ","Dual 4-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/OR_gate\" title=\"OR gate\">OR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/120\/109273_DS.pdf"],["4073 ","4073 ","Logic Gates ","3 ","Triple 3-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/AND_gate\" title=\"AND gate\">AND gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/3\/07ghuh45qzr355t30hpipresu9ky.pdf"],["4075 ","4075 ","Logic Gates ","3 ","Triple 3-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/OR_gate\" title=\"OR gate\">OR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/120\/109273_DS.pdf"],["4076 ","4076 ","Registers ","4 ","Quad D-type register with tri-state outputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet\/intersil\/fn3325.pdf"],["4077 ","4077 ","Logic Gates ","4 ","Quad 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/XNOR_gate\" title=\"XNOR gate\">XNOR gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/134\/109314_DS.pdf"],["4078 ","4078 ","Logic Gates ","1 ","8-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOR_gate\" title=\"NOR gate\">NOR<\/a>\/<a href=\"https:\/\/en.wikipedia.org\/wiki\/OR_gate\" title=\"OR gate\">OR gate<\/a> (2 outputs) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/70\/109327_DS.pdf"],["4081 ","4081 ","Logic Gates ","4 ","Quad 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/AND_gate\" title=\"AND gate\">AND gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/185\/109330_DS.pdf"],["4082 ","4082 ","Logic Gates ","2 ","Dual 4-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/AND_gate\" title=\"AND gate\">AND gate<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet\/intersil\/fn3324.pdf"],["4085 ","4085 ","Logic Gates ","2 ","Dual 2-wide, 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/AND-OR-Invert\" title=\"AND-OR-Invert\">AND-OR-Invert<\/a> (AOI) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheet\/intersil\/fn3324.pdf"],["4086 ","4086 ","Logic Gates ","? ","Expandable 4-wide, 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/AND-OR-Invert\" title=\"AND-OR-Invert\">AND-OR-Invert<\/a> (AOI) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Dual_in-line_package\" title=\"Dual in-line package\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/270\/82688_DS.pdf"],["4089 ","4089 ","Rate Multipliers ","1 ","Binary rate multiplier ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/105\/109353_DS.pdf"],["4093 ","4093 ","Logic Gates ","4 ","Quad 2-input NAND gate, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger\" title=\"Schmitt trigger\">schmitt trigger<\/a> inputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/109357_DS.pdf"],["4094 ","4094 ","Shift Registers ","1 ","8-stage shift-and-store bus ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/e\/0zfy3x112ch42r82d060wl0jtocy.pdf"],["4095 ","4095 ","Flip-Flops ","1 ","Gated J-K flip-flop (non-inverting) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Plastic_leaded_chip_carrier\" class=\"mw-redirect\" title=\"Plastic leaded chip carrier\">PLCC<\/a>20 ","http:\/\/www.datasheetcatalog.org\/datasheets\/105\/109379_DS.pdf"],["4096 ","4096 ","Flip-Flops ","1 ","Gated J-K flip-flop (inverting and non-inverting) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Plastic_leaded_chip_carrier\" class=\"mw-redirect\" title=\"Plastic leaded chip carrier\">PLCC<\/a>20 ","http:\/\/www.datasheetcatalog.org\/datasheets\/105\/109379_DS.pdf"],["4097 ","4097 ","Analog Switches ","1 ","Differential 8-channel analog multiplexer\/demultiplexer ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/4\/08at55a3urieef4i63yw83u453yy.pdf"],["4098 ","4098 ","Multivibrators ","2 ","Dual one-shot <a href=\"https:\/\/en.wikipedia.org\/wiki\/Monostable\" title=\"Monostable\">monostable<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/120\/109384_DS.pdf"],["4099 ","4099 ","Latches ","1 ","8-bit addressable latch ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/c\/0ho1jgpu09kii6i650li4579diky.pdf"],["4104 ","4104 ","Translators ","4 ","Quad low-to-high voltage translator with tri-state outputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4104BN.pdf"],["4106 ","4106 ","Logic Gates ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">inverter<\/a> gate, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger\" title=\"Schmitt trigger\">schmitt trigger<\/a> inputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>14, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>14 ","http:\/\/pdf.datasheetcatalog.com\/datasheet2\/d\/0j07yw86kkl7j6929ue9u4d7063y.pdf"],["4160 ","4160 ","Counters ","1 ","Decade counter with asynchronous clear "," "," "],["4161 ","4161 ","Counters ","1 ","4-bit binary counter with asynchronous clear "," "," "],["4162 ","4162 ","Counters ","1 ","Decade counter with synchronous clear "," "," "],["4163 ","4163 ","Counters ","1 ","4-bit binary counter with synchronous clear "," "," "],["4174 ","4174 ","Flip-Flops ","6 ","Hex D-type <a href=\"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)\" title=\"Flip-flop (electronics)\">Flip-Flop<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/pdf.datasheetcatalog.com\/datasheet2\/0\/01zt41xyz1tjfo4792lq00thx7py.pdf"],["4175 ","4175 ","Flip-Flops ","4 ","Quad D-type flip-flop ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/pdf.datasheetcatalog.com\/datasheet2\/e\/0zofxho0wazf2i2ylyqi8txxj5fy.pdf"],["4192 ","4192 ","Counters ","1 ","Presettable up-down counter "," "," "],["4490 ","4490 "," ","6 ","Hex contact bounce eliminator ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/pdf.datasheetcatalog.com\/datasheet2\/2\/05c5rh4ztecl2wfod3lt4fcgptwy.pdf"],["4500 ","4500 "," ","1 ","Industrial control unit "," "," "],["4502 ","4502 "," ","6 ","Hex inverting <a href=\"https:\/\/en.wikipedia.org\/wiki\/Buffer_amplifier\" title=\"Buffer amplifier\">buffer<\/a> (tri-state) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/d\/0jgqkg8g06iu33wlaz5ap7uzwo3y.pdf"],["4503 ","4503 "," ","6 ","Hex non-inverting <a href=\"https:\/\/en.wikipedia.org\/wiki\/Buffer_amplifier\" title=\"Buffer amplifier\">buffer<\/a> with tri-state outputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/134\/109496_DS.pdf"],["4504 ","4504 ","Translators ","6 ","Hex voltage level shifter for TTL-to-CMOS or CMOS-to-CMOS operation ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/37\/109510_DS.pdf"],["4505 ","4505 "," ","1 ","64-bit, 1-bit per word random access memory (RAM) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>14 ","http:\/\/pdf.datasheetcatalog.com\/datasheet\/philips\/HEF4505BD.pdf"],["4508 ","4508 ","Latches ","2 ","Dual 4-bit latch with tri-state outputs ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheet2\/0\/01owlws9adq8o9xrqsjtd7x19xyy.pdf"],["4510 ","4510 ","Counters ","1 ","Presettable 4-bit BCD up\/down counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/74HC4510.pdf"],["4511 ","4511 ","7-Segment Decoders ","1 ","BCD to 7-segment latch\/decoder\/driver ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/109579_DS.pdf"],["4512 ","4512 ","Multiplexers ","1 ","8-input multiplexer (data selector) with tri-state output ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","https:\/\/web.archive.org\/web\/20120307032607\/http:\/\/www.datasheetcatalog.org\/datasheet\/nationalsemiconductor\/DS005993.PDF"],["4513 ","4513 ","7-Segment Decoders ","1 ","BCD to 7-segment latch\/decoder\/driver (4511 plus ripple blanking) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>18 ","http:\/\/pdf.datasheetcatalog.com\/datasheet2\/6\/0e9ilputc7k58dst6qquf7pi6yyy.pdf"],["4514 ","4514 ","Multiplexers ","1 ","1-of-16 decoder\/demultiplexer active HIGH output ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/109549_DS.pdf"],["4515 ","4515 ","Multiplexers ","1 ","1-of-16 decoder\/demultiplexer active LOW output ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>24, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>24 ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/109549_DS.pdf"],["4516 ","4516 ","Counters ","1 ","Presettable 4-bit binary up\/down counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/pdf.datasheetcatalog.com\/datasheet2\/d\/0jszj0cfac1x7istx80lq2qd4wky.pdf"],["4517 ","4517 ","Shift Registers ","2 ","Dual 64-stage shift register ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16 ","http:\/\/pdf.datasheetcatalog.com\/datasheets\/120\/109582_DS.pdf"],["4518 ","4518 ","Counters ","2 ","Dual BCD up counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/120\/109587_DS.pdf"],["4519 ","4519 "," ","4 ","Quad 2-input multiplexer (data selector) ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/82779_DS.pdf"],["4520 ","4520 ","Counters ","2 ","Dual 4-bit binary up counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.alldatasheet.com\/datasheet-pdf\/pdf\/26909\/TI\/CD4520.html"],["4521 ","4521 "," ","1 ","24-stage frequency divider "," "," "],["4522 ","4522 "," ","1 ","Programmable BCD divide-by-N counter "," "," "],["4526 ","4526 ","Counters ","1 ","Programmable 4-bit binary down counter "," "," "],["4527 ","4527 "," ","1 ","BCD rate multiplier "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/270\/109596_DS.pdf"],["4528 ","4528 "," ","2 ","Dual <a href=\"https:\/\/en.wikipedia.org\/wiki\/Retriggerable_monostable\" class=\"mw-redirect\" title=\"Retriggerable monostable\">retriggerable monostable<\/a> multivibrator with reset "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4528BF.pdf"],["4529 ","4529 ","Analog ","2 ","Dual 4-channel analog data selector\/multiplexer "," ","https:\/\/web.archive.org\/web\/20141024025628\/http:\/\/www.abra-electronics.com\/products\/4529-IC-CMOS-Dual-4-Channel-Analog-Data-Selector%7B47%7DMultiplexer.html"],["4530 ","4530 "," ","2 ","Dual 5-input majority logical gate "," "," "],["4531 ","4531 "," ","1 ","12-bit parity tree "," "," "],["4532 ","4532 ","Multiplexers ","1 ","8-bit <a href=\"https:\/\/en.wikipedia.org\/wiki\/Priority_encoder\" title=\"Priority encoder\">priority encoder<\/a> "," ","http:\/\/focus.ti.com\/lit\/ds\/symlink\/cd4532b.pdf"],["4536 ","4536 ","Timers ","1 ","Programmable timer "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/400\/82805_DS.pdf"],["4538 ","4538 "," ","2 ","Dual retriggerable precision monostable multivibrator "," ","http:\/\/www.datasheetcatalog.org\/datasheet2\/6\/0exa9lpxw3ik4p5pdpigp5rf62ky.pdf"],["4539 ","4539 "," ","2 ","Dual 4-input multiplexer "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4539BF.pdf"],["4541 ","4541 ","Timers ","1 ","Programmable timer "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4541B.pdf"],["4543 ","4543 ","7-Segment Decoders ","1 ","BCD to 7-segment latch\/decoder\/driver with phase input "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4543BF.pdf"],["4549 ","4549 "," ","1 ","Successive approximation registers "," "," "],["4551 ","4551 ","Analog Switches ","4 ","Quad 2-channel analog multiplexer\/demultiplexer "," "," "],["4553 ","4553 ","Counters ","1 ","3-digit BCD counter "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/105\/501162_DS.pdf"],["4555 ","4555 ","Multiplexers ","2 ","Dual 1-of-4 decoder\/demultiplexer active HIGH output "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4555BP.pdf"],["4556 ","4556 ","Multiplexers ","2 ","Dual 1-of-4 decoder\/demultiplexer active LOW output "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4556BF.pdf"],["4557 ","4557 ","Shift Registers ","1 ","1-to-64 stage variable length <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4557BF.pdf"],["4558 ","4558 ","7-Segment Decoders ","1 ","BCD to 7-segment decoder (enable, RBI and provides active\u2013high output) "," "," "],["4559 ","4559 "," ","1 ","Successive approximation registers "," "," "],["4560 ","4560 ","Adders ","1 ","<a href=\"\/w\/index.php?title=NBCD_adder&amp;action=edit&amp;redlink=1\" class=\"new\" title=\"NBCD adder (page does not exist)\">NBCD adder<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/208\/82835_DS.pdf"],["4561 ","4561 "," ","1 ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Method_of_complements\" title=\"Method of complements\">9's complementer<\/a> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16 "," "],["4562 ","4562 "," ","1 ","128\u2013bit static shift register "," "," "],["4566 ","4566 "," ","1 ","Industrial <a href=\"\/w\/index.php?title=Time-base_generator&amp;action=edit&amp;redlink=1\" class=\"new\" title=\"Time-base generator (page does not exist)\">time-base generator<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/HitachiSemiconductor\/mXtyrxx.pdf"],["4569 ","4569 ","Counters ","1 ","Programmable divide-By-N, dual 4-Bit binary\/BCD down counter "," "," "],["4572 ","4572 ","Logic Gates ","6 ","Hex gate: quad <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOT_gate\" class=\"mw-redirect\" title=\"NOT gate\">inverter<\/a> gate, single 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NAND_gate\" title=\"NAND gate\">NAND<\/a> gate, single 2-input <a href=\"https:\/\/en.wikipedia.org\/wiki\/NOR_gate\" title=\"NOR gate\">NOR<\/a> gate "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/SGSThomsonMicroelectronics\/mXursxu.pdf"],["4583 ","4583 "," ","2 ","Dual adjustable <a href=\"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger\" title=\"Schmitt trigger\">schmitt trigger<\/a> inputs, each with buffer and inverter outputs, and XOR output "," ","http:\/\/www.nteinc.com\/specs\/4500to4599\/pdf\/nte4583B.pdf"],["4584 ","4584 ","Logic Gates ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">inverter<\/a> gate, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger\" title=\"Schmitt trigger\">schmitt trigger<\/a> inputs "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/HitachiSemiconductor\/mXurtwx.pdf"],["4585 ","4585 "," ","1 ","4-bit <a href=\"https:\/\/en.wikipedia.org\/wiki\/Digital_comparator\" title=\"Digital comparator\">digital comparator<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheet2\/6\/0egseq3e7syw8dki90dsphwazxcy.pdf"],["4724 ","4724 "," ","1 ","8-bit addressable latch "," "," "],["4750 ","4750 "," ","1 ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Frequency_synthesizer\" title=\"Frequency synthesizer\">Frequency synthesizer<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF4750VF.pdf"],["4751 ","4751 "," ","1 ","Universal divider "," "," "],["4794 ","4794 "," ","1 ","8-stage shift-and-store register <a href=\"https:\/\/en.wikipedia.org\/wiki\/LED\" class=\"mw-redirect\" title=\"LED\">LED<\/a> driver "," "," "],["4894 ","4894 "," ","1 ","12-stage shift-and-store register LED driver "," "," "],["4938 ","4938 "," ","2 ","Dual retriggerable precision <a href=\"\/w\/index.php?title=Monostable_multivibrator&amp;action=edit&amp;redlink=1\" class=\"new\" title=\"Monostable multivibrator (page does not exist)\">monostable multivibrator<\/a> with reset "," "," "],["4952 ","4952 ","Analog ","1 ","8-channel analog multiplexer\/demultiplexer "," "," "],["40098 ","40098 "," ","6 ","Hex 3-state inverting buffer "," "," "],["40100 ","40100 ","Shift Registers ","1 ","32-stage left\/right <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/70\/108585_DS.pdf"],["40101 ","40101 "," ","1 ","9-bit parity generator\/checker "," "," "],["40102 ","40102 ","Counters ","1 ","Presettable 2-decade BCD down counter "," "," "],["40103 ","40103 ","Counters ","1 ","Presettable 8-bit binary down counter "," "," "],["40104 ","40104 "," ","1 ","4-bit bidirectional parallel-in\/parallel-out shift register (tri-state) "," "," "],["40105 ","40105 "," ","1 ","4-bit x 16 word <a href=\"https:\/\/en.wikipedia.org\/wiki\/FIFO_(computing_and_electronics)\" title=\"FIFO (computing and electronics)\">FIFO<\/a> register "," ","http:\/\/www.ti.com\/lit\/ds\/symlink\/cd74hc40105.pdf"],["40106 ","40106 ","Logic Gates ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Inverter_(logic_gate)\" title=\"Inverter (logic gate)\">inverter<\/a> gate, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Schmitt_trigger\" title=\"Schmitt trigger\">schmitt trigger<\/a> inputs "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/fairchild\/CD40106BC.pdf"],["40107 ","40107 "," ","2 ","Dual 2-input NAND gate with 136 mA <a href=\"https:\/\/en.wikipedia.org\/wiki\/Open_collector#MOSFET\" title=\"Open collector\">open-drain<\/a> driver (32 times standard \"B\" sink) ","DIP8 "," "],["40108 ","40108 "," ","1 ","4x4-bit (tri-state) synchronous triple-port register file "," "," "],["40109 ","40109 ","Translators ","4 ","Quad level shifter "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/SGSThomsonMicroelectronics\/mXwwwy.pdf"],["40110 ","40110 "," ","1 ","Up\/down decade counter, latch, 7-segment decoder, LED driver "," "," "],["40116 ","40116 ","Translators ","1 ","8-bit bidirectional CMOS-to-<a href=\"https:\/\/en.wikipedia.org\/wiki\/Transistor%E2%80%93transistor_logic\" title=\"Transistor\u2013transistor logic\">TTL<\/a> level converter "," "," "],["40117 ","40117 "," ","1 ","Programmable dual 4-bit terminator "," "," "],["40147 ","40147 "," ","1 ","10-line to 4-line (BCD) priority encoder "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/90\/108684_DS.pdf"],["40160 ","40160 ","Counters ","1 ","Decade counter\/asynchronous clear "," "," "],["40161 ","40161 ","Counters ","1 ","Binary counter\/asynchronous clear "," "," "],["40162 ","40162 ","Counters ","1 ","4-bit <a href=\"https:\/\/en.wikipedia.org\/wiki\/Synchronization_(computer_science)\" title=\"Synchronization (computer science)\">synchronous<\/a> decade counter with load, reset, and <a href=\"\/w\/index.php?title=Ripple_carry&amp;action=edit&amp;redlink=1\" class=\"new\" title=\"Ripple carry (page does not exist)\">ripple carry<\/a> output "," "," "],["40163 ","40163 ","Counters ","1 ","4-bit synchronous binary counter with load, reset, and ripple carry output "," "," "],["40174 ","40174 ","Flip-Flops ","6 ","Hex D-type <a href=\"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)\" title=\"Flip-flop (electronics)\">flip-flop<\/a> "," "," "],["40175 ","40175 ","Flip-Flops ","4 ","Quad D-type <a href=\"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)\" title=\"Flip-flop (electronics)\">flip-flop<\/a> "," "," "],["40181 ","40181 "," ","1 ","4-bit 16-function <a href=\"https:\/\/en.wikipedia.org\/wiki\/Arithmetic_logic_unit\" title=\"Arithmetic logic unit\">arithmetic logic unit<\/a> "," ","https:\/\/www.alldatasheet.com\/datasheet-pdf\/pdf\/66414\/INTERSIL\/CD40181.html"],["40192 ","40192 ","Counters ","1 ","Presettable 4-bit up\/down BCD counter "," ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/108806_DS.pdf"],["40193 ","40193 ","Counters ","1 ","Presettable 4-bit up\/down binary counter ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/Small_Outline_Integrated_Circuit\" class=\"mw-redirect\" title=\"Small Outline Integrated Circuit\">SO<\/a>16, <a href=\"https:\/\/en.wikipedia.org\/wiki\/TSSOP\" class=\"mw-redirect\" title=\"TSSOP\">TSSOP<\/a>16 ","http:\/\/www.datasheetcatalog.org\/datasheets\/150\/108806_DS.pdf"],["40194 ","40194 ","Shift Registers ","1 ","4-bit bidirectional universal <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> "," ","http:\/\/www.datasheetcatalog.org\/datasheet2\/3\/0755oj0uciyc8hu2idsj1jgce1ky.pdf"],["40195 ","40195 ","Shift Registers ","1 ","4-bit universal <a href=\"https:\/\/en.wikipedia.org\/wiki\/Shift_register\" title=\"Shift register\">shift register<\/a> "," "," "],["40208 ","40208 "," ","1 ","4 x 4-bit (tri-state) synchronous triple-port <a href=\"https:\/\/en.wikipedia.org\/wiki\/Register_file\" title=\"Register file\">register file<\/a> "," "," "],["40240 ","40240 "," ","1 ","Buffer\/<a href=\"https:\/\/en.wikipedia.org\/wiki\/Line-level\" class=\"mw-redirect\" title=\"Line-level\">Line driver<\/a>; inverting (tri-state) "," "," "],["40244 ","40244 "," ","1 ","Buffer\/line driver; non-inverting (tri-state) "," "," "],["40245 ","40245 "," ","1 ","Octal <a href=\"\/w\/index.php?title=Bus_transceiver&amp;action=edit&amp;redlink=1\" class=\"new\" title=\"Bus transceiver (page does not exist)\">bus transceiver<\/a>; (tri-state) outputs "," "," "],["40257 ","40257 "," ","4 ","Quad 2-line to 1-line data selector\/multiplexer (tri-state) "," "," "],["40373 ","40373 ","Latches ","1 ","Octal D-type <a href=\"https:\/\/en.wikipedia.org\/wiki\/Transparent_latch\" class=\"mw-redirect\" title=\"Transparent latch\">transparent latch<\/a> (tri-state) "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF40373BF.pdf"],["40374 ","40374 ","Flip-Flops ","1 ","Octal D-type <a href=\"https:\/\/en.wikipedia.org\/wiki\/Flip-flop_(electronics)\" title=\"Flip-flop (electronics)\">flip-flop<\/a>; positive-edge trigger (tri-state) "," ","http:\/\/www.datasheetcatalog.org\/datasheet\/philips\/HEF40374BN.pdf"],["40501 ","40501 ","Buffers ","6 ","Hex <a href=\"https:\/\/en.wikipedia.org\/wiki\/Buffer_amplifier\" title=\"Buffer amplifier\">buffer<\/a>\/converter (non-inverting) (pinout variant of 4050)<sup id=\"cite_ref-Schlenzig_1987_Kleincomputer_8-1\" class=\"reference\"><a href=\"https:\/\/en.wikipedia.org\/wiki\/List_of_4000-series_integrated_circuits#cite_note-Schlenzig_1987_Kleincomputer-8\"><\/a><\/sup> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16 "," "],["40511 ","40511 ","7-Segment Decoders ","1 ","BCD 7-segment decoder, hexadecimal, active high<sup id=\"cite_ref-Schlenzig_1987_Kleincomputer_8-2\" class=\"reference\"><a href=\"https:\/\/en.wikipedia.org\/wiki\/List_of_4000-series_integrated_circuits#cite_note-Schlenzig_1987_Kleincomputer-8\"><\/a><\/sup> ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/PDIP\" class=\"mw-redirect\" title=\"PDIP\">DIP<\/a>16 "," "],["45106 ","45106 "," ","1 ","<a href=\"https:\/\/en.wikipedia.org\/wiki\/Frequency_synthesizer\" title=\"Frequency synthesizer\">frequency synthesizer<\/a> "," "," "]]