{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 22:50:49 2008 " "Info: Processing started: Tue Apr 22 22:50:49 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UnifiedCache -c UnifiedCache --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UnifiedCache -c UnifiedCache --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } } { "/ncsu/quartus60/linux/Assignment Editor.qase" "" { Assignment "/ncsu/quartus60/linux/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register CacheController:ctrl\|state\[3\] register CacheData:cdata\|BlockReg2\[6\] 255.62 MHz 3.912 ns Internal " "Info: Clock \"clock\" has Internal fmax of 255.62 MHz between source register \"CacheController:ctrl\|state\[3\]\" and destination register \"CacheData:cdata\|BlockReg2\[6\]\" (period= 3.912 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.695 ns + Longest register register " "Info: + Longest register to register delay is 3.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CacheController:ctrl\|state\[3\] 1 REG LCFF_X42_Y20_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y20_N27; Fanout = 13; REG Node = 'CacheController:ctrl\|state\[3\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { CacheController:ctrl|state[3] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.275 ns) 1.118 ns CacheData:cdata\|Selector64~203 2 COMB LCCOMB_X42_Y19_N4 4 " "Info: 2: + IC(0.843 ns) + CELL(0.275 ns) = 1.118 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 4; COMB Node = 'CacheData:cdata\|Selector64~203'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CacheController:ctrl|state[3] CacheData:cdata|Selector64~203 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.275 ns) 1.857 ns CacheData:cdata\|Selector66~150 3 COMB LCCOMB_X43_Y19_N18 16 " "Info: 3: + IC(0.464 ns) + CELL(0.275 ns) = 1.857 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 16; COMB Node = 'CacheData:cdata\|Selector66~150'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.739 ns" { CacheData:cdata|Selector64~203 CacheData:cdata|Selector66~150 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.660 ns) 3.695 ns CacheData:cdata\|BlockReg2\[6\] 4 REG LCFF_X44_Y21_N3 1 " "Info: 4: + IC(1.178 ns) + CELL(0.660 ns) = 3.695 ns; Loc. = LCFF_X44_Y21_N3; Fanout = 1; REG Node = 'CacheData:cdata\|BlockReg2\[6\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.838 ns" { CacheData:cdata|Selector66~150 CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 32.75 % ) " "Info: Total cell delay = 1.210 ns ( 32.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.485 ns ( 67.25 % ) " "Info: Total interconnect delay = 2.485 ns ( 67.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "3.695 ns" { CacheController:ctrl|state[3] CacheData:cdata|Selector64~203 CacheData:cdata|Selector66~150 CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "3.695 ns" { CacheController:ctrl|state[3] CacheData:cdata|Selector64~203 CacheData:cdata|Selector66~150 CacheData:cdata|BlockReg2[6] } { 0.000ns 0.843ns 0.464ns 1.178ns } { 0.000ns 0.275ns 0.275ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 102 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 102; COMB Node = 'clock~clkctrl'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns CacheData:cdata\|BlockReg2\[6\] 3 REG LCFF_X44_Y21_N3 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X44_Y21_N3; Fanout = 1; REG Node = 'CacheData:cdata\|BlockReg2\[6\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { clock~clkctrl CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.677 ns" { clock clock~combout clock~clkctrl CacheData:cdata|BlockReg2[6] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 102 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 102; COMB Node = 'clock~clkctrl'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns CacheController:ctrl\|state\[3\] 3 REG LCFF_X42_Y20_N27 13 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y20_N27; Fanout = 13; REG Node = 'CacheController:ctrl\|state\[3\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { clock~clkctrl CacheController:ctrl|state[3] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheController:ctrl|state[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheController:ctrl|state[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.677 ns" { clock clock~combout clock~clkctrl CacheData:cdata|BlockReg2[6] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheController:ctrl|state[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheController:ctrl|state[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "3.695 ns" { CacheController:ctrl|state[3] CacheData:cdata|Selector64~203 CacheData:cdata|Selector66~150 CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "3.695 ns" { CacheController:ctrl|state[3] CacheData:cdata|Selector64~203 CacheData:cdata|Selector66~150 CacheData:cdata|BlockReg2[6] } { 0.000ns 0.843ns 0.464ns 1.178ns } { 0.000ns 0.275ns 0.275ns 0.660ns } } } { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.677 ns" { clock clock~clkctrl CacheData:cdata|BlockReg2[6] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.677 ns" { clock clock~combout clock~clkctrl CacheData:cdata|BlockReg2[6] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheController:ctrl|state[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheController:ctrl|state[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ProcInterface:procif\|dout\[3\] addr\[3\] clock 7.475 ns register " "Info: tsu for register \"ProcInterface:procif\|dout\[3\]\" (data pin = \"addr\[3\]\", clock pin = \"clock\") is 7.475 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.191 ns + Longest pin register " "Info: + Longest pin to register delay is 10.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns addr\[3\] 1 PIN PIN_C16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 11; PIN Node = 'addr\[3\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.437 ns) 7.085 ns ValidArray:valarr\|Mux0~62 2 COMB LCCOMB_X42_Y20_N30 1 " "Info: 2: + IC(5.798 ns) + CELL(0.437 ns) = 7.085 ns; Loc. = LCCOMB_X42_Y20_N30; Fanout = 1; COMB Node = 'ValidArray:valarr\|Mux0~62'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "6.235 ns" { addr[3] ValidArray:valarr|Mux0~62 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.482 ns ValidArray:valarr\|Mux0~63 3 COMB LCCOMB_X42_Y20_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 7.482 ns; Loc. = LCCOMB_X42_Y20_N24; Fanout = 1; COMB Node = 'ValidArray:valarr\|Mux0~63'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 8.014 ns ValidArray:valarr\|Mux0~64 4 COMB LCCOMB_X42_Y20_N10 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 8.014 ns; Loc. = LCCOMB_X42_Y20_N10; Fanout = 1; COMB Node = 'ValidArray:valarr\|Mux0~64'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.532 ns" { ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.414 ns ValidArray:valarr\|Mux0~67 5 COMB LCCOMB_X42_Y20_N12 6 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 8.414 ns; Loc. = LCCOMB_X42_Y20_N12; Fanout = 6; COMB Node = 'ValidArray:valarr\|Mux0~67'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 8.833 ns ProcInterface:procif\|en 6 COMB LCCOMB_X42_Y20_N0 16 " "Info: 6: + IC(0.269 ns) + CELL(0.150 ns) = 8.833 ns; Loc. = LCCOMB_X42_Y20_N0; Fanout = 16; COMB Node = 'ProcInterface:procif\|en'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.419 ns" { ValidArray:valarr|Mux0~67 ProcInterface:procif|en } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.660 ns) 10.191 ns ProcInterface:procif\|dout\[3\] 7 REG LCFF_X44_Y20_N17 1 " "Info: 7: + IC(0.698 ns) + CELL(0.660 ns) = 10.191 ns; Loc. = LCFF_X44_Y20_N17; Fanout = 1; REG Node = 'ProcInterface:procif\|dout\[3\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.358 ns" { ProcInterface:procif|en ProcInterface:procif|dout[3] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 26.22 % ) " "Info: Total cell delay = 2.672 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.519 ns ( 73.78 % ) " "Info: Total interconnect delay = 7.519 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "10.191 ns" { addr[3] ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 ProcInterface:procif|en ProcInterface:procif|dout[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "10.191 ns" { addr[3] addr[3]~combout ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 ProcInterface:procif|en ProcInterface:procif|dout[3] } { 0.000ns 0.000ns 5.798ns 0.247ns 0.257ns 0.250ns 0.269ns 0.698ns } { 0.000ns 0.850ns 0.437ns 0.150ns 0.275ns 0.150ns 0.150ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 102 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 102; COMB Node = 'clock~clkctrl'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns ProcInterface:procif\|dout\[3\] 3 REG LCFF_X44_Y20_N17 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y20_N17; Fanout = 1; REG Node = 'ProcInterface:procif\|dout\[3\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { clock~clkctrl ProcInterface:procif|dout[3] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl ProcInterface:procif|dout[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl ProcInterface:procif|dout[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "10.191 ns" { addr[3] ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 ProcInterface:procif|en ProcInterface:procif|dout[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "10.191 ns" { addr[3] addr[3]~combout ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 ProcInterface:procif|en ProcInterface:procif|dout[3] } { 0.000ns 0.000ns 5.798ns 0.247ns 0.257ns 0.250ns 0.269ns 0.698ns } { 0.000ns 0.850ns 0.437ns 0.150ns 0.275ns 0.150ns 0.150ns 0.660ns } } } { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl ProcInterface:procif|dout[3] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl ProcInterface:procif|dout[3] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock offdata\[9\] CacheController:ctrl\|state\[0\] 12.274 ns register " "Info: tco from clock \"clock\" to destination pin \"offdata\[9\]\" through register \"CacheController:ctrl\|state\[0\]\" is 12.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 102 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 102; COMB Node = 'clock~clkctrl'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns CacheController:ctrl\|state\[0\] 3 REG LCFF_X42_Y20_N3 14 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y20_N3; Fanout = 14; REG Node = 'CacheController:ctrl\|state\[0\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { clock~clkctrl CacheController:ctrl|state[0] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheController:ctrl|state[0] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheController:ctrl|state[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.344 ns + Longest register pin " "Info: + Longest register to pin delay is 9.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CacheController:ctrl\|state\[0\] 1 REG LCFF_X42_Y20_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y20_N3; Fanout = 14; REG Node = 'CacheController:ctrl\|state\[0\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { CacheController:ctrl|state[0] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.371 ns) 2.442 ns MemInterface:memif\|Equal2~18 2 COMB LCCOMB_X42_Y19_N30 17 " "Info: 2: + IC(2.071 ns) + CELL(0.371 ns) = 2.442 ns; Loc. = LCCOMB_X42_Y19_N30; Fanout = 17; COMB Node = 'MemInterface:memif\|Equal2~18'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.442 ns" { CacheController:ctrl|state[0] MemInterface:memif|Equal2~18 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.275 ns) 4.773 ns MemInterface:memif\|offdata~894 3 COMB LCCOMB_X45_Y21_N10 1 " "Info: 3: + IC(2.056 ns) + CELL(0.275 ns) = 4.773 ns; Loc. = LCCOMB_X45_Y21_N10; Fanout = 1; COMB Node = 'MemInterface:memif\|offdata~894'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.331 ns" { MemInterface:memif|Equal2~18 MemInterface:memif|offdata~894 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.783 ns) + CELL(2.788 ns) 9.344 ns offdata\[9\] 4 PIN PIN_D17 0 " "Info: 4: + IC(1.783 ns) + CELL(2.788 ns) = 9.344 ns; Loc. = PIN_D17; Fanout = 0; PIN Node = 'offdata\[9\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "4.571 ns" { MemInterface:memif|offdata~894 offdata[9] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.434 ns ( 36.75 % ) " "Info: Total cell delay = 3.434 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.910 ns ( 63.25 % ) " "Info: Total interconnect delay = 5.910 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "9.344 ns" { CacheController:ctrl|state[0] MemInterface:memif|Equal2~18 MemInterface:memif|offdata~894 offdata[9] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "9.344 ns" { CacheController:ctrl|state[0] MemInterface:memif|Equal2~18 MemInterface:memif|offdata~894 offdata[9] } { 0.000ns 2.071ns 2.056ns 1.783ns } { 0.000ns 0.371ns 0.275ns 2.788ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheController:ctrl|state[0] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheController:ctrl|state[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "9.344 ns" { CacheController:ctrl|state[0] MemInterface:memif|Equal2~18 MemInterface:memif|offdata~894 offdata[9] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "9.344 ns" { CacheController:ctrl|state[0] MemInterface:memif|Equal2~18 MemInterface:memif|offdata~894 offdata[9] } { 0.000ns 2.071ns 2.056ns 1.783ns } { 0.000ns 0.371ns 0.275ns 2.788ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[3\] rrqst 15.072 ns Longest " "Info: Longest tpd from source pin \"addr\[3\]\" to destination pin \"rrqst\" is 15.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns addr\[3\] 1 PIN PIN_C16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 11; PIN Node = 'addr\[3\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.437 ns) 7.085 ns ValidArray:valarr\|Mux0~62 2 COMB LCCOMB_X42_Y20_N30 1 " "Info: 2: + IC(5.798 ns) + CELL(0.437 ns) = 7.085 ns; Loc. = LCCOMB_X42_Y20_N30; Fanout = 1; COMB Node = 'ValidArray:valarr\|Mux0~62'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "6.235 ns" { addr[3] ValidArray:valarr|Mux0~62 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.482 ns ValidArray:valarr\|Mux0~63 3 COMB LCCOMB_X42_Y20_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 7.482 ns; Loc. = LCCOMB_X42_Y20_N24; Fanout = 1; COMB Node = 'ValidArray:valarr\|Mux0~63'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 8.014 ns ValidArray:valarr\|Mux0~64 4 COMB LCCOMB_X42_Y20_N10 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 8.014 ns; Loc. = LCCOMB_X42_Y20_N10; Fanout = 1; COMB Node = 'ValidArray:valarr\|Mux0~64'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.532 ns" { ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.414 ns ValidArray:valarr\|Mux0~67 5 COMB LCCOMB_X42_Y20_N12 6 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 8.414 ns; Loc. = LCCOMB_X42_Y20_N12; Fanout = 6; COMB Node = 'ValidArray:valarr\|Mux0~67'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.150 ns) 9.830 ns MemInterface:memif\|Selector0~68 6 COMB LCCOMB_X42_Y19_N26 1 " "Info: 6: + IC(1.266 ns) + CELL(0.150 ns) = 9.830 ns; Loc. = LCCOMB_X42_Y19_N26; Fanout = 1; COMB Node = 'MemInterface:memif\|Selector0~68'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.416 ns" { ValidArray:valarr|Mux0~67 MemInterface:memif|Selector0~68 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.245 ns) 10.504 ns MemInterface:memif\|Selector0~69 7 COMB LCCOMB_X42_Y19_N16 1 " "Info: 7: + IC(0.429 ns) + CELL(0.245 ns) = 10.504 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 1; COMB Node = 'MemInterface:memif\|Selector0~69'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.674 ns" { MemInterface:memif|Selector0~68 MemInterface:memif|Selector0~69 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(2.788 ns) 15.072 ns rrqst 8 PIN PIN_AA17 0 " "Info: 8: + IC(1.780 ns) + CELL(2.788 ns) = 15.072 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'rrqst'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "4.568 ns" { MemInterface:memif|Selector0~69 rrqst } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.045 ns ( 33.47 % ) " "Info: Total cell delay = 5.045 ns ( 33.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.027 ns ( 66.53 % ) " "Info: Total interconnect delay = 10.027 ns ( 66.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "15.072 ns" { addr[3] ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 MemInterface:memif|Selector0~68 MemInterface:memif|Selector0~69 rrqst } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "15.072 ns" { addr[3] addr[3]~combout ValidArray:valarr|Mux0~62 ValidArray:valarr|Mux0~63 ValidArray:valarr|Mux0~64 ValidArray:valarr|Mux0~67 MemInterface:memif|Selector0~68 MemInterface:memif|Selector0~69 rrqst } { 0.000ns 0.000ns 5.798ns 0.247ns 0.257ns 0.250ns 1.266ns 0.429ns 1.780ns } { 0.000ns 0.850ns 0.437ns 0.150ns 0.275ns 0.150ns 0.150ns 0.245ns 2.788ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "CacheData:cdata\|BlockReg3\[13\] offdata\[13\] clock -3.256 ns register " "Info: th for register \"CacheData:cdata\|BlockReg3\[13\]\" (data pin = \"offdata\[13\]\", clock pin = \"clock\") is -3.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 102 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 102; COMB Node = 'clock~clkctrl'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns CacheData:cdata\|BlockReg3\[13\] 3 REG LCFF_X45_Y20_N7 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X45_Y20_N7; Fanout = 1; REG Node = 'CacheData:cdata\|BlockReg3\[13\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { clock~clkctrl CacheData:cdata|BlockReg3[13] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheData:cdata|BlockReg3[13] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheData:cdata|BlockReg3[13] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 149 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.202 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns offdata\[13\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'offdata\[13\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "" { offdata[13] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns offdata\[13\]~2 2 COMB IOC_X65_Y20_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N2; Fanout = 4; COMB Node = 'offdata\[13\]~2'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.842 ns" { offdata[13] offdata[13]~2 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.126 ns) + CELL(0.150 ns) 6.118 ns CacheData:cdata\|Selector50~62 3 COMB LCCOMB_X45_Y20_N6 1 " "Info: 3: + IC(5.126 ns) + CELL(0.150 ns) = 6.118 ns; Loc. = LCCOMB_X45_Y20_N6; Fanout = 1; COMB Node = 'CacheData:cdata\|Selector50~62'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "5.276 ns" { offdata[13]~2 CacheData:cdata|Selector50~62 } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.202 ns CacheData:cdata\|BlockReg3\[13\] 4 REG LCFF_X45_Y20_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.202 ns; Loc. = LCFF_X45_Y20_N7; Fanout = 1; REG Node = 'CacheData:cdata\|BlockReg3\[13\]'" {  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { CacheData:cdata|Selector50~62 CacheData:cdata|BlockReg3[13] } "NODE_NAME" } } { "UnifiedCache.v" "" { Text "/afs/eos.ncsu.edu/lockers/workspace/ece/ece406/001/ngkhatu/proj2/synthesis/UnifiedCache.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.35 % ) " "Info: Total cell delay = 1.076 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.126 ns ( 82.65 % ) " "Info: Total interconnect delay = 5.126 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "6.202 ns" { offdata[13] offdata[13]~2 CacheData:cdata|Selector50~62 CacheData:cdata|BlockReg3[13] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "6.202 ns" { offdata[13] offdata[13]~2 CacheData:cdata|Selector50~62 CacheData:cdata|BlockReg3[13] } { 0.000ns 0.000ns 5.126ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { clock clock~clkctrl CacheData:cdata|BlockReg3[13] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "2.680 ns" { clock clock~combout clock~clkctrl CacheData:cdata|BlockReg3[13] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" { Floorplan "/ncsu/quartus60/linux/TimingClosureFloorplan.fld" "" "6.202 ns" { offdata[13] offdata[13]~2 CacheData:cdata|Selector50~62 CacheData:cdata|BlockReg3[13] } "NODE_NAME" } } { "/ncsu/quartus60/linux/Technology_Viewer.qrui" "" { "Technology Map Viewer" "/ncsu/quartus60/linux/Technology_Viewer.qrui" "6.202 ns" { offdata[13] offdata[13]~2 CacheData:cdata|Selector50~62 CacheData:cdata|BlockReg3[13] } { 0.000ns 0.000ns 5.126ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 22:50:52 2008 " "Info: Processing ended: Tue Apr 22 22:50:52 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
