#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr 23 20:27:15 2025
# Process ID: 6480
# Current directory: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1
# Command line: vivado.exe -log base.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base.tcl
# Log file: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/base.vds
# Journal file: D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1\vivado.jou
# Running On: LAPTOP-3I9GNI1F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 68575 MB
#-----------------------------------------------------------
source base.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.668 ; gain = 161.492
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/utils_1/imports/synth_1/base.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/utils_1/imports/synth_1/base.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top base -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.918 ; gain = 340.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base' [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/new/base.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_amm_bridge_0_0' [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_axi_amm_bridge_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_amm_bridge_0_0' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_axi_amm_bridge_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:236]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:536]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:879]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:879]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:879]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:536]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:236]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:184]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:184]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:184]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 7 given [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:184]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:192]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:192]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:192]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 44 connections declared, but only 41 given [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:192]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_camera_controller' [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:77]
INFO: [Synth 8-6155] done synthesizing module 'spi_camera_controller' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/new/base.v:77]
INFO: [Synth 8-6157] synthesizing module 'ila_wrapper' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/hdl/ila_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/hdl/ila_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'ila' [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/synth/ila.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/synth/ila.v:29]
INFO: [Synth 8-6157] synthesizing module 'ila_ila_0_0' [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/ila_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ila_0_0' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/.Xil/Vivado-6480-LAPTOP-3I9GNI1F/realtime/ila_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila' (0#1) [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/synth/ila.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ila_wrapper' (0#1) [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/hdl/ila_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base' (0#1) [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/new/base.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/synth/ila.v:29]
WARNING: [Synth 8-3848] Net avb_readdata in module/entity base does not have driver. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/new/base.v:36]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2000.914 ; gain = 441.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.387 ; gain = 455.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.387 ; gain = 455.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2015.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/ip/ila_ila_0_0/ila_ila_0_0/ila_ila_0_0_in_context.xdc] for cell 'ila/ila_i/ila_0'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/ila/ip/ila_ila_0_0/ila_ila_0_0/ila_ila_0_0_in_context.xdc] for cell 'ila/ila_i/ila_0'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'soc/design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'soc/design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'soc/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'soc/design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'soc/design_1_i/rst_ps8_0_99M'
Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0_in_context.xdc] for cell 'soc/design_1_i/axi_amm_bridge_0'
Finished Parsing XDC File [d:/GitHub/753-FPGA/spi_controller/spi_controller.gen/sources_1/bd/design_1/ip/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0/design_1_axi_amm_bridge_0_0_in_context.xdc] for cell 'soc/design_1_i/axi_amm_bridge_0'
Parsing XDC File [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc:12]
Finished Parsing XDC File [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2136.668 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.668 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.668 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila/ila_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila/ila_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc/design_1_i/axi_amm_bridge_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2136.668 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2136.668 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   9 Input   16 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2136.668 ; gain = 577.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2560.625 ; gain = 1001.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2592.824 ; gain = 1033.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |ila_ila_0_0                  |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_axi_amm_bridge_0_0  |         1|
|5     |design_1_rst_ps8_0_99M_0     |         1|
|6     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     1|
|2     |design_1_auto_pc           |     1|
|3     |design_1_axi_amm_bridge_0  |     1|
|4     |design_1_rst_ps8_0_99M     |     1|
|5     |design_1_zynq_ultra_ps_e_0 |     1|
|6     |ila_ila_0                  |     1|
|7     |CARRY8                     |     4|
|8     |LUT1                       |     8|
|9     |LUT2                       |    13|
|10    |LUT3                       |    15|
|11    |LUT4                       |    19|
|12    |LUT5                       |    26|
|13    |LUT6                       |    38|
|14    |FDRE                       |    92|
|15    |IBUF                       |     1|
|16    |OBUF                       |     3|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2594.574 ; gain = 913.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2594.574 ; gain = 1035.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2602.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2630.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 5c24e4a1
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2630.246 ; gain = 2069.551
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/753-FPGA/spi_controller/spi_controller.runs/synth_1/base.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_utilization_synth.rpt -pb base_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 20:28:17 2025...
