#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 17:24:55 2020
# Process ID: 11944
# Current directory: E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1
# Command line: vivado.exe -log Lab_11_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_11_2.tcl
# Log file: E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/Lab_11_2.vds
# Journal file: E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab_11_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinxworkspace/Lab_11_2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/Xilinxworkspace/Lab_11_2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'e:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab_11_2 -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 472.633 ; gain = 104.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_11_2' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/Lab_11_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (2#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (3#1) [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Driver_MIPI_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI_0' (4#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Driver_MIPI_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (5#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Driver_IIC_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC_0' (6#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Driver_IIC_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/OV5647_Init_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init_0' (7#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/OV5647_Init_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RGB_light' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/RGB_light.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (8#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_SK6805_0' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Driver_SK6805_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SK6805_0' (9#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/.Xil/Vivado-11944-DESKTOP-R9SK49T/realtime/Driver_SK6805_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RGB_light' (10#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/RGB_light.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Lab_11_2' (11#1) [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/Lab_11_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 529.527 ; gain = 161.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 529.527 ; gain = 161.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 529.527 ; gain = 161.742
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_4'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_4'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0/OV5647_Init_0_in_context.xdc] for cell 'Diver_OV5647_Init'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/OV5647_Init_0/OV5647_Init_0/OV5647_Init_0_in_context.xdc] for cell 'Diver_OV5647_Init'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc] for cell 'Driver_MIPI0'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc] for cell 'Driver_MIPI0'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0/Driver_IIC_0_in_context.xdc] for cell 'Driver_IIC0'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_IIC_0/Driver_IIC_0/Driver_IIC_0_in_context.xdc] for cell 'Driver_IIC0'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0/Driver_SK6805_0_in_context.xdc] for cell 'RGB_light_1/driver'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0/Driver_SK6805_0_in_context.xdc] for cell 'RGB_light_1/driver'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'RGB_light_1/Clk_Division0'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'RGB_light_1/Clk_Division0'
Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'RGB_light_1/Clk_Division1'
Finished Parsing XDC File [e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'RGB_light_1/Clk_Division1'
Parsing XDC File [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_11_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_11_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.332 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.332 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 815.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 815.332 ; gain = 447.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 815.332 ; gain = 447.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for Clk_Rx_Data_N. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_Rx_Data_N. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for Clk_Rx_Data_P. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_Rx_Data_P. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_N[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_N[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_N[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_N[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_P[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_P[0]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for Rx_Data_P[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Rx_Data_P[1]. (constraint file  e:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/ip/Driver_MIPI_0/Driver_MIPI_0/Driver_MIPI_0_in_context.xdc, line 12).
Applied set_property DONT_TOUCH = true for rgb2dvi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Diver_OV5647_Init. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_MIPI0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_IIC0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RGB_light_1/driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RGB_light_1/Clk_Division0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RGB_light_1/Clk_Division1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 815.332 ; gain = 447.547
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'R_In2_reg[7:0]' into 'R_In1_reg[7:0]' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/RGB_light.v:54]
INFO: [Synth 8-4471] merging register 'G_In2_reg[7:0]' into 'G_In1_reg[7:0]' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/RGB_light.v:55]
INFO: [Synth 8-4471] merging register 'B_In2_reg[7:0]' into 'B_In1_reg[7:0]' [E:/Xilinxworkspace/Lab_11_2/Lab_11_2.srcs/sources_1/new/RGB_light.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 815.332 ; gain = 447.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGB_light 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 815.332 ; gain = 447.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'rgb2dvi/SerialClk' to pin 'clk_4/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'rgb2dvi/PixelClk' to 'Driver_MIPI0/bbstub_clk_100MHz_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out2' to pin 'clk_10/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out3' to pin 'clk_10/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_4/clk_in1' to pin 'Driver_MIPI0/bbstub_clk_100MHz_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_4/clk_out1' to pin 'clk_4/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_4/clk_in1' to 'Driver_MIPI0/bbstub_clk_100MHz_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Driver_MIPI0/clk_100MHz_out' to pin 'Driver_MIPI0/bbstub_clk_100MHz_out/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.504 ; gain = 448.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 816.578 ; gain = 448.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |clk_wiz_1       |         1|
|3     |Driver_MIPI_0   |         1|
|4     |rgb2dvi_0       |         1|
|5     |Driver_IIC_0    |         1|
|6     |OV5647_Init_0   |         1|
|7     |Clk_Division_0  |         2|
|8     |Driver_SK6805_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |Clk_Division_0    |     1|
|2     |Clk_Division_0__1 |     1|
|3     |Driver_IIC_0      |     1|
|4     |Driver_MIPI_0     |     1|
|5     |Driver_SK6805_0   |     1|
|6     |OV5647_Init_0     |     1|
|7     |clk_wiz_0         |     1|
|8     |clk_wiz_1         |     1|
|9     |rgb2dvi_0         |     1|
|10    |CARRY4            |     8|
|11    |LUT1              |     1|
|12    |LUT4              |     6|
|13    |LUT6              |    40|
|14    |FDRE              |    57|
|15    |IBUF              |     2|
|16    |IOBUF             |     1|
|17    |OBUF              |     3|
+------+------------------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   209|
|2     |  RGB_light_1 |RGB_light |   114|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 827.492 ; gain = 173.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 827.492 ; gain = 459.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 835.535 ; gain = 480.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinxworkspace/Lab_11_2/Lab_11_2.runs/synth_1/Lab_11_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_11_2_utilization_synth.rpt -pb Lab_11_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 17:25:34 2020...
