* control register 1CR1_ACS equ     1       address controlCR1_RIE equ     2       Receive INT enableCR1_TIE equ     4       Transmit INT enableCR1_RDM equ     8       RDSR modeCR1_TDM equ     16      TDSR modeCR1_FRD equ     32      RX Frame discontinueCR1_RRX equ     64      RX resetCR1_RTX equ     128     TX reset* control register 2 CR1_ACS=0CR2_PSE equ     1       Prioritized Status enableCR2_2BT equ     2       1/2 Bytes transferCR2_FMI equ     4       MARK-IDLE/FLAG-IDLE selectCR2_FCT equ     8       TDRA/FRAME completeCR2_TLD equ     16      TX last byteCR2_CRX equ     32      Clear RX statusCR2_CTX equ     64      Clear TX statusCR2_RTS equ     128     set RTS* control register 3 CR1_ACS = 1CR3_LCF equ     1       Logical Control Field selectCR3_ECF equ     2       Extended Logical Control fieldCR3_AEX equ     4       Auto/Address Extent modeCR3_011 equ     8       11/01 IdleCR3_FDS equ     16      Flag Detect Status enableCR3_LNL equ     32      NON-LOOP/LOOPCR3_GAP equ     64      Go Active on Poll/TstCR3_DTR equ     128     Loop on Line/DTR control* control register 4 CR1_ACS = 1CR4_DSF equ     1       Single flag/Double flagCR4_TW1 equ     2       Transmit Word Select #1CR4_TW2 equ     4       Transmit Word Select #2CR4_RW1 equ     8       Receive Word Select #1CR4_RW2 equ     16      Receive Word Select #2CR4_ABT equ     32      Transmit AbortCR4_ABE equ     64      Abort ExtendCR4_NRZ equ     128     NRZ/NRZI select* status register 1SR1_RDA equ     1       Receive Data AvailableSR1_S2R equ     2       Status reg #2 Read requestSR1_LOP equ     4       Loop StatusSR1_FLD equ     8       Flag DetectedSR1_CTS equ     16      CTS ^ transitionSR1_TXU equ     32      Transmitter UnderrunSR1_TRA equ     64      Transmit Data Register AvailSR1_IRQ equ     128     Interrupt Request* status register 2SR2_ADP equ     1       Address PresentSR2_FVL equ     2       Frame ValidSR2_IIR equ     4       Inactive Idle ReceivedSR2_ABR equ     8       Abort ReceivedSR2_ERR equ     16      Invalid Frame/Check errorSR2_DCD equ     32      DCD ^ transitionSR2_OVR equ     64      Receive OverrunSR2_RDA equ     128     Receive Data Available* 6854 register organisationsr1_reg equ     0       offset status register #1 (R)cr1_reg equ     0       offset control register #1 (W)sr2_reg equ     2       offset status register #2 (R)cr2_reg equ     2       offset control register #2 (W) CR1_ACS = 0cr3_reg equ     2       offset control register #3 (W) CR1_ACS = 1rec_reg equ     4       offset Read Data Fifo     (R)xmt_reg equ     4       offset Transmit Data Fifo  (W)rc2_reg equ     6       offset Read Data Fifo     (R)xml_reg equ     6       offset Xmit Last Byte      (W) CR1_ACS = 0cr4_reg equ     6       offset control register #4 (W) CR1_ACS = 1* address of ADLCMC6854  equ     $8000   address of ALDC controller