0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/11_uart_tx/uart_tx.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/11_uart_tx/uart_tx.srcs/sim_1/new/tb_uart_tx.v,1688375858,verilog,,,,tb_uart_tx,,,,,,,,
H:/FPGA/souce/11_uart_tx/uart_tx.srcs/sources_1/new/uart_tx.v,1688379454,verilog,,H:/FPGA/souce/11_uart_tx/uart_tx.srcs/sim_1/new/tb_uart_tx.v,,uart_tx,,,,,,,,
