{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743562717561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743562717569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 02 10:58:37 2025 " "Processing started: Wed Apr 02 10:58:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743562717569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562717569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_calculate -c bcd_calculate " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_calculate -c bcd_calculate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562717569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743562720124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743562720124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_adder.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file base_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-rtl_fa " "Found design unit 1: fa-rtl_fa" {  } { { "base_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/base_adder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 base_adder_4b-rtl_4b_adder " "Found design unit 2: base_adder_4b-rtl_4b_adder" {  } { { "base_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/base_adder.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder_4b-rtl_adder_4b " "Found design unit 3: adder_4b-rtl_adder_4b" {  } { { "base_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/base_adder.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731526 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "base_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/base_adder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731526 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_adder_4b " "Found entity 2: base_adder_4b" {  } { { "base_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/base_adder.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731526 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_4b " "Found entity 3: adder_4b" {  } { { "base_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/base_adder.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compoment.vhdl 3 0 " "Found 3 design units, including 0 entities, in source file compoment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa_pkg " "Found design unit 1: fa_pkg" {  } { { "compoment.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/compoment.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_pkg " "Found design unit 2: adder_pkg" {  } { { "compoment.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/compoment.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731549 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 lcddec_pkg " "Found design unit 3: lcddec_pkg" {  } { { "compoment.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/compoment.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lcddec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddec-rtl_lcddec " "Found design unit 1: lcddec-rtl_lcddec" {  } { { "lcddec.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/lcddec.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731573 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddec " "Found entity 1: lcddec" {  } { { "lcddec.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/lcddec.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_calculate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd_calculate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_calculate-rtl_bcdcal " "Found design unit 1: bcd_calculate-rtl_bcdcal" {  } { { "bcd_calculate.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_calculate.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731595 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_calculate " "Found entity 1: bcd_calculate" {  } { { "bcd_calculate.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_calculate.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-rtl_bcd " "Found design unit 1: bcd-rtl_bcd" {  } { { "bcd.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731618 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file bcd_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_pkg " "Found design unit 1: bcd_pkg" {  } { { "bcd_pkg.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_pkg.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder-rtl_bcd_adder " "Found design unit 1: bcd_adder-rtl_bcd_adder" {  } { { "bcd_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731664 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "bcd_adder.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_adder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_subtractor.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file bcd_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_sub_4b-rtl_bcd_subtractor_4b " "Found design unit 1: bcd_sub_4b-rtl_bcd_subtractor_4b" {  } { { "bcd_subtractor.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_subtractor.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_subtractor-rtl_bcd_subtractor " "Found design unit 2: bcd_subtractor-rtl_bcd_subtractor" {  } { { "bcd_subtractor.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_subtractor.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731688 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_sub_4b " "Found entity 1: bcd_sub_4b" {  } { { "bcd_subtractor.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_subtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731688 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_subtractor " "Found entity 2: bcd_subtractor" {  } { { "bcd_subtractor.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd_subtractor.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743562731688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731688 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "of_out bcd.vhdl(44) " "VHDL Association List error at bcd.vhdl(44): formal \"of_out\" does not exist" {  } { { "bcd.vhdl" "" { Text "C:/Users/LAB 1222/microprocessor_lab/bcd.vhdl" 44 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1743562731691 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743562731828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 02 10:58:51 2025 " "Processing ended: Wed Apr 02 10:58:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743562731828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743562731828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743562731828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562731828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743562732462 ""}
