// Seed: 3024350941
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wand id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_25 = id_8;
  wire [1 : 1] id_26 = 1'd0;
  assign id_1 = -1'b0 || id_6 || id_13 || 1;
  wire id_27;
  wire \id_28 = id_26;
  assign id_3  = id_27 ? id_11 : id_26;
  assign id_24 = -1'b0;
  logic [-1 : -1] id_29;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd25,
    parameter id_9 = 32'd44
) (
    input  tri0 id_0,
    input  tri0 _id_1,
    input  tri0 _id_2,
    output wand id_3,
    output wor  id_4
);
  logic [7:0] id_6;
  wire id_7;
  ;
  localparam integer id_8 = -1'b0;
  parameter id_9 = id_8;
  always @(posedge id_1, posedge -1) begin : LABEL_0
    id_6[id_2 : id_9] <= -1;
  end
  wire id_10;
  wire [id_2 : (  -1 'd0 ==  id_1  *  id_2  )] id_11;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_10,
      id_7,
      id_10,
      id_7,
      id_10,
      id_8,
      id_11,
      id_10,
      id_8,
      id_8,
      id_10,
      id_10,
      id_10,
      id_11,
      id_7,
      id_10,
      id_7,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_7 = id_6;
  wire id_12;
endmodule
