// Seed: 3801152160
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4
);
  assign id_4 = 1;
  module_2();
  assign id_4 = id_2 == id_3;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri1  id_1,
    output uwire id_2
);
  wire id_4, id_5;
  module_0(
      id_0, id_0, id_0, id_0, id_2
  );
endmodule
module module_2;
  always @(posedge 1) #1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  xnor (id_1, id_2, id_3, id_4, id_5, id_6);
  module_2();
endmodule
