<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>SPLICE -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SPLICE</h2><p>Splice two vectors under predicate control</p>
      <p class="aml">This instruction selects a region from the first source vector and copies it to the
lowest-numbered elements of the result. Any remaining elements
of the result are set to a copy of the lowest-numbered elements from the second
source vector. The region is selected using the first and last true
elements in the vector select predicate register.
The result is
destructively placed in the destination and first source vector,
   or constructively placed in the destination vector.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_constructive">Constructive</a>
       and 
      <a href="#iclass_destructive">Destructive</a>
    </p>
    <h3 class="classheading"><a id="iclass_constructive"/>Constructive<span style="font-size:smaller;"><br/>(FEAT_SVE2 || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Pv</td><td colspan="5" class="lr">Zn</td><td colspan="5" class="lr">Zd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="splice_z_p_zz_con"/><p class="asm-code">SPLICE  <a href="#Zd" title="Is the name of the destination scalable vector register, encoded in the &quot;Zd&quot; field.">&lt;Zd&gt;</a>.<a href="#T__86" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Pv__2" title="Is the name of the vector select predicate register P0-P7, encoded in the &quot;Pv&quot; field.">&lt;Pv&gt;</a>, { <a href="#Zn1__5" title="Is the name of the first scalable vector register of the source multi-vector group, encoded in the &quot;Zn&quot; field.">&lt;Zn1&gt;</a>.<a href="#T__86" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Zn2__4" title="Is the name of the second scalable vector register of the source multi-vector group, encoded in the &quot;Zn&quot; field.">&lt;Zn2&gt;</a>.<a href="#T__86" title="Is the size specifier, ">&lt;T&gt;</a> }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE2) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let v : integer = UInt(Pv);
let dst : integer = UInt(Zd);
let s1 : integer = UInt(Zn);
let s2 : integer = (s1 + 1) MOD 32;</p>
    <h3 class="classheading"><a id="iclass_destructive"/>Destructive<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">Pv</td><td colspan="5" class="lr">Zm</td><td colspan="5" class="lr">Zdn</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="splice_z_p_zz_des"/><p class="asm-code">SPLICE  <a href="#Zdn" title="Is the name of the first source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.<a href="#T__86" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Pv__2" title="Is the name of the vector select predicate register P0-P7, encoded in the &quot;Pv&quot; field.">&lt;Pv&gt;</a>, <a href="#Zdn" title="Is the name of the first source and destination scalable vector register, encoded in the &quot;Zdn&quot; field.">&lt;Zdn&gt;</a>.<a href="#T__86" title="Is the size specifier, ">&lt;T&gt;</a>, <a href="#Zm" title="Is the name of the second source scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.<a href="#T__86" title="Is the size specifier, ">&lt;T&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let v : integer = UInt(Pv);
let dst : integer = UInt(Zdn);
let s1 : integer = dst;
let s2 : integer = UInt(Zm);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd&gt;</td><td><a id="Zd"/>
        
          <p class="aml">Is the name of the destination scalable vector register, encoded in the "Zd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__86"/>
        <p>Is the size specifier, 
          encoded in
          <q>size</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pv&gt;</td><td><a id="Pv__2"/>
        
          <p class="aml">Is the name of the vector select predicate register P0-P7, encoded in the "Pv" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__5"/>
        
          <p class="aml">Is the name of the first scalable vector register of the source multi-vector group, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2&gt;</td><td><a id="Zn2__4"/>
        
          <p class="aml">Is the name of the second scalable vector register of the source multi-vector group, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zdn&gt;</td><td><a id="Zdn"/>
        
          <p class="aml">Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm"/>
        
          <p class="aml">Is the name of the second source scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let mask : bits(PL) = P{}(v);
let operand1 : bits(VL) = if <a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) then <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(s1) else Zeros{VL};
let operand2 : bits(VL) = Z{}(s2);
var result : bits(VL);
var x : integer = 0;
var active : boolean = FALSE;
let lastnum : integer = <a href="shared_pseudocode.html#func_LastActiveElement_3" title="">LastActiveElement</a>{PL}(mask, esize);

if lastnum &gt;= 0 then
    for e = 0 to lastnum do
        active = active || <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize);
        if active then
            result[x*:esize] = operand1[e*:esize];
            x = x + 1;
        end;
    end;
end;

let nelements : integer = (elements - x) - 1;
for e = 0 to nelements do
    result[x*:esize] = operand2[e*:esize];
    x = x + 1;
end;

<a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(dst) = result;</p>
    </div>
  <h3>Operational information</h3>
    
      <p class="aml">
      For the
      
        "Destructive"
      
      variant:
    </p>
      
        <p class="aml">The destructive variant of this instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> instruction. The <span class="asm-code">MOVPRFX</span> must
conform to all of the following requirements, otherwise the behavior of the <span class="asm-code">MOVPRFX</span> and the destructive variant of this instruction is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        <ul>
          <li>
            The <span class="asm-code">MOVPRFX</span> must be unpredicated.
          </li>
          <li>
            The <span class="asm-code">MOVPRFX</span> must specify the same destination register as this instruction.
          </li>
          <li>
            The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.
          </li>
        </ul>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
