<html>
<body>
<h1>Index</h1>
<ul>
  <li><a href="#000Unhandled">000Unhandled ()</a></li>
  <li><a href="#A2W">A2W (0x7e102000)</a></li>
  <li><a href="#APERF0">APERF0 (0x7e009800)</a></li>
  <li><a href="#APERF1">APERF1 (0x7ee08000)</a></li>
  <li><a href="#APHY_CSR">APHY_CSR (0x7ee06000)</a></li>
  <li><a href="#ASB">ASB (0x7e00a000)</a></li>
  <li><a href="#AVE_IN">AVE_IN (0x7e910000)</a></li>
  <li><a href="#AVE_OUT">AVE_OUT (0x7e240000)</a></li>
  <li><a href="#CAM0">CAM0 (0x7e800000)</a></li>
  <li><a href="#CAM1">CAM1 (0x7e801000)</a></li>
  <li><a href="#CCP2TX">CCP2TX (0x7e001000)</a></li>
  <li><a href="#CM">CM (0x7e101000)</a></li>
  <li><a href="#CMI">CMI (0x7e802000)</a></li>
  <li><a href="#CPG">CPG (0x7e211000)</a></li>
  <li><a href="#DMA">DMA (0x7e007fe0)</a></li>
  <li><a href="#DMA0">DMA0 (0x7e007000)</a></li>
  <li><a href="#DMA1">DMA1 (0x7e007100)</a></li>
  <li><a href="#DMA10">DMA10 (0x7e007a00)</a></li>
  <li><a href="#DMA11">DMA11 (0x7e007b00)</a></li>
  <li><a href="#DMA12">DMA12 (0x7e007c00)</a></li>
  <li><a href="#DMA13">DMA13 (0x7e007d00)</a></li>
  <li><a href="#DMA14">DMA14 (0x7e007e00)</a></li>
  <li><a href="#DMA15">DMA15 (0x7ee05000)</a></li>
  <li><a href="#DMA2">DMA2 (0x7e007200)</a></li>
  <li><a href="#DMA3">DMA3 (0x7e007300)</a></li>
  <li><a href="#DMA4">DMA4 (0x7e007400)</a></li>
  <li><a href="#DMA5">DMA5 (0x7e007500)</a></li>
  <li><a href="#DMA6">DMA6 (0x7e007600)</a></li>
  <li><a href="#DMA7">DMA7 (0x7e007700)</a></li>
  <li><a href="#DMA8">DMA8 (0x7e007800)</a></li>
  <li><a href="#DMA9">DMA9 (0x7e007900)</a></li>
  <li><a href="#DPHY_CSR">DPHY_CSR (0x7ee07000)</a></li>
  <li><a href="#DPI">DPI (0x7e208000)</a></li>
  <li><a href="#DSI0">DSI0 (0x7e209000)</a></li>
  <li><a href="#DSI1">DSI1 (0x7e700000)</a></li>
  <li><a href="#EMMC">EMMC (0x7e300000)</a></li>
  <li><a href="#FPGA">FPGA (0x7e20b600)</a></li>
  <li><a href="#FPGA_A0">FPGA_A0 (0x7e213000)</a></li>
  <li><a href="#FPGA_B0">FPGA_B0 (0x7e214000)</a></li>
  <li><a href="#FPGA_MB">FPGA_MB (0x7e20b700)</a></li>
  <li><a href="#GP">GP (0x7e200000)</a></li>
  <li><a href="#H264">H264 (0x7f000000)</a></li>
  <li><a href="#HD">HD (0x7e808000)</a></li>
  <li><a href="#HDCP">HDCP (0x7e809000)</a></li>
  <li><a href="#HDMI">HDMI (0x7e902000)</a></li>
  <li><a href="#I2C0">I2C0 (0x7e205000)</a></li>
  <li><a href="#I2C1">I2C1 (0x7e804000)</a></li>
  <li><a href="#I2C2">I2C2 (0x7e805000)</a></li>
  <li><a href="#I2C_SPI_SLV">I2C_SPI_SLV (0x7e214000)</a></li>
  <li><a href="#IC0">IC0 (0x7e002000)</a></li>
  <li><a href="#IC1">IC1 (0x7e002800)</a></li>
  <li><a href="#ISP">ISP (0x7ea00000)</a></li>
  <li><a href="#JP">JP (0x7e005000)</a></li>
  <li><a href="#L1">L1 (0x7ee02000)</a></li>
  <li><a href="#L2">L2 (0x7ee01000)</a></li>
  <li><a href="#MPHI">MPHI (0x7e006000)</a></li>
  <li><a href="#MS">MS (0x7e000000)</a></li>
  <li><a href="#NU">NU (0x7e008000)</a></li>
  <li><a href="#OTP">OTP (0x7e20f000)</a></li>
  <li><a href="#PCM">PCM (0x7e203000)</a></li>
  <li><a href="#PIARBCTL">PIARBCTL (0x7e80a000)</a></li>
  <li><a href="#PIXELVALVE0">PIXELVALVE0 (0x7e206000)</a></li>
  <li><a href="#PIXELVALVE1">PIXELVALVE1 (0x7e207000)</a></li>
  <li><a href="#PIXELVALVE2">PIXELVALVE2 (0x7e807000)</a></li>
  <li><a href="#PM">PM (0x7e100000)</a></li>
  <li><a href="#PRM">PRM (0x7e20d000)</a></li>
  <li><a href="#PWM">PWM (0x7e20c000)</a></li>
  <li><a href="#RNG">RNG (0x7e104000)</a></li>
  <li><a href="#SCALER">SCALER (0x7e400000)</a></li>
  <li><a href="#SD">SD (0x7ee00000)</a></li>
  <li><a href="#SH">SH (0x7e202000)</a></li>
  <li><a href="#SLIM">SLIM (0x7e210000)</a></li>
  <li><a href="#SMI">SMI (0x7e600000)</a></li>
  <li><a href="#SPI">SPI (0x7e204000)</a></li>
  <li><a href="#ST">ST (0x7e003000)</a></li>
  <li><a href="#SYSAC">SYSAC (0x7e009000)</a></li>
  <li><a href="#TB">TB (0x7e20b000)</a></li>
  <li><a href="#TE">TE (0x7e20e000)</a></li>
  <li><a href="#TS">TS (0x7e212000)</a></li>
  <li><a href="#TXP">TXP (0x7e004000)</a></li>
  <li><a href="#USB">USB (0x7e980000)</a></li>
  <li><a href="#V3D">V3D (0x7ec00000)</a></li>
  <li><a href="#VEC">VEC (0x7e806000)</a></li>
  <li><a href="#VPU_ARB_CTRL">VPU_ARB_CTRL (0x7ee04000)</a></li>
</ul>
<hr/>
<h1><a name="000Unhandled">000Unhandled</a></h1><br/>
<h3>Info</h3>
<table border="1">
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>_INCLUDE_BCM2708_CHIP_REGISTER_MAP_H</td>
    <td></td>
  </tr>
  <tr>
    <td>linux</td>
    <td>1</td>
  </tr>
  <tr>
    <td>unix</td>
    <td>1</td>
  </tr>
</table>
<hr/>
<h1><a name="A2W">A2W</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e102000</td></tr>
  <tr><th>id</th><td>0x00613277</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG0</td>
    <td>0x7e102000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG1</td>
    <td>0x7e102004</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG2</td>
    <td>0x7e102008</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG3</td>
    <td>0x7e10200c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA0</td>
    <td>0x7e102010</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA1</td>
    <td>0x7e102014</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA2</td>
    <td>0x7e102018</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA3</td>
    <td>0x7e10201c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG0</td>
    <td>0x7e102020</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG1</td>
    <td>0x7e102024</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG2</td>
    <td>0x7e102028</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG3</td>
    <td>0x7e10202c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA0</td>
    <td>0x7e102030</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA1</td>
    <td>0x7e102034</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA2</td>
    <td>0x7e102038</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA3</td>
    <td>0x7e10203c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG0</td>
    <td>0x7e102040</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG1</td>
    <td>0x7e102044</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG2</td>
    <td>0x7e102048</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG3</td>
    <td>0x7e10204c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA0</td>
    <td>0x7e102050</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA1</td>
    <td>0x7e102054</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA2</td>
    <td>0x7e102058</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA3</td>
    <td>0x7e10205c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG0</td>
    <td>0x7e102060</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG1</td>
    <td>0x7e102064</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG2</td>
    <td>0x7e102068</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x000000aa</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG3</td>
    <td>0x7e10206c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA0</td>
    <td>0x7e102070</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00d80000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA1</td>
    <td>0x7e102074</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000014</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA2</td>
    <td>0x7e102078</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA3</td>
    <td>0x7e10207c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL0</td>
    <td>0x7e102080</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00470238</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL1</td>
    <td>0x7e102084</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00011c00</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL2</td>
    <td>0x7e102088</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x0018048e</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL3</td>
    <td>0x7e10208c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC0</td>
    <td>0x7e102090</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00820080</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC1</td>
    <td>0x7e102094</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000006</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA0</td>
    <td>0x7e1020a0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA1</td>
    <td>0x7e1020a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA2</td>
    <td>0x7e1020a8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB0</td>
    <td>0x7e1020b0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB1</td>
    <td>0x7e1020b4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB2</td>
    <td>0x7e1020b8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC0</td>
    <td>0x7e1020c0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC1</td>
    <td>0x7e1020c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC2</td>
    <td>0x7e1020c8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#A2W_SMPS_CTLC3">A2W_SMPS_CTLC3</a></td>
    <td>0x7e1020cc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO0</td>
    <td>0x7e1020d0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO1</td>
    <td>0x7e1020d4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG0</td>
    <td>0x7e1020e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG1</td>
    <td>0x7e1020e4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG2</td>
    <td>0x7e1020e8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG3</td>
    <td>0x7e1020ec</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA0</td>
    <td>0x7e1020f0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA1</td>
    <td>0x7e1020f4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA2</td>
    <td>0x7e1020f8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA3</td>
    <td>0x7e1020fc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL</td>
    <td>0x7e102100</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCS</td>
    <td>0x7e102110</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL</td>
    <td>0x7e102120</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCS</td>
    <td>0x7e102130</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL</td>
    <td>0x7e102140</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCS</td>
    <td>0x7e102150</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL</td>
    <td>0x7e102160</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000370ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL</td>
    <td>0x7e102180</td>
    <td>RW</td>
    <td>17</td>
    <td>0x00011f33</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL</td>
    <td>0x7e102190</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000ff0ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MODE</td>
    <td>0x7e1021a0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT</td>
    <td>0x7e1021b0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x0000111f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK</td>
    <td>0x7e1021c0</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPV</td>
    <td>0x7e1021d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL</td>
    <td>0x7e1021e0</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCS</td>
    <td>0x7e1021f0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_FRAC</td>
    <td>0x7e102200</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCL</td>
    <td>0x7e102210</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_FRAC</td>
    <td>0x7e102220</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCL</td>
    <td>0x7e102230</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_FRAC</td>
    <td>0x7e102240</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCL</td>
    <td>0x7e102250</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_FRAC</td>
    <td>0x7e102260</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_HFEN</td>
    <td>0x7e102280</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CPR</td>
    <td>0x7e102290</td>
    <td>RW</td>
    <td>5</td>
    <td>0x00000013</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_VOLTS</td>
    <td>0x7e1022a0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTL</td>
    <td>0x7e1022c0</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPA</td>
    <td>0x7e1022d0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_FRAC</td>
    <td>0x7e1022e0</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCL</td>
    <td>0x7e1022f0</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0</td>
    <td>0x7e102300</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP</td>
    <td>0x7e102310</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2</td>
    <td>0x7e102320</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP</td>
    <td>0x7e102330</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0</td>
    <td>0x7e102340</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP</td>
    <td>0x7e102350</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX</td>
    <td>0x7e102360</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP</td>
    <td>0x7e102370</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_BIAS</td>
    <td>0x7e102390</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0x00000018</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_GAIN</td>
    <td>0x7e1023a0</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCV</td>
    <td>0x7e1023d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM</td>
    <td>0x7e1023e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP</td>
    <td>0x7e1023f0</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE</td>
    <td>0x7e102400</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_STAT</td>
    <td>0x7e102410</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1</td>
    <td>0x7e102420</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_STAT</td>
    <td>0x7e102430</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE</td>
    <td>0x7e102440</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_STAT</td>
    <td>0x7e102450</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL</td>
    <td>0x7e102460</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR</td>
    <td>0x7e102490</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCA</td>
    <td>0x7e1024d0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0</td>
    <td>0x7e1024e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_STAT</td>
    <td>0x7e1024f0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_PER</td>
    <td>0x7e102500</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL</td>
    <td>0x7e102510</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_PER</td>
    <td>0x7e102520</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL</td>
    <td>0x7e102530</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_PER</td>
    <td>0x7e102540</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL</td>
    <td>0x7e102550</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX</td>
    <td>0x7e102560</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL</td>
    <td>0x7e102570</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIV</td>
    <td>0x7e1025d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1</td>
    <td>0x7e1025e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL</td>
    <td>0x7e1025f0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2</td>
    <td>0x7e102600</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_VCO</td>
    <td>0x7e102610</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0</td>
    <td>0x7e102620</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_VCO</td>
    <td>0x7e102630</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1</td>
    <td>0x7e102640</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_VCO</td>
    <td>0x7e102650</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT</td>
    <td>0x7e102660</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001f1fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_VCO</td>
    <td>0x7e102670</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIA</td>
    <td>0x7e1026d0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2</td>
    <td>0x7e1026e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_VCO</td>
    <td>0x7e1026f0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG0R</td>
    <td>0x7e102800</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG1R</td>
    <td>0x7e102804</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG2R</td>
    <td>0x7e102808</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DIG3R</td>
    <td>0x7e10280c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA0R</td>
    <td>0x7e102810</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA1R</td>
    <td>0x7e102814</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA2R</td>
    <td>0x7e102818</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA3R</td>
    <td>0x7e10281c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG0R</td>
    <td>0x7e102820</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG1R</td>
    <td>0x7e102824</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG2R</td>
    <td>0x7e102828</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_DIG3R</td>
    <td>0x7e10282c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA0R</td>
    <td>0x7e102830</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA1R</td>
    <td>0x7e102834</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA2R</td>
    <td>0x7e102838</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA3R</td>
    <td>0x7e10283c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG0R</td>
    <td>0x7e102840</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG1R</td>
    <td>0x7e102844</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG2R</td>
    <td>0x7e102848</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DIG3R</td>
    <td>0x7e10284c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA0R</td>
    <td>0x7e102850</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA1R</td>
    <td>0x7e102854</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA2R</td>
    <td>0x7e102858</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA3R</td>
    <td>0x7e10285c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG0R</td>
    <td>0x7e102860</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG1R</td>
    <td>0x7e102864</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG2R</td>
    <td>0x7e102868</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x000000aa</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_DIG3R</td>
    <td>0x7e10286c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA0R</td>
    <td>0x7e102870</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00d80000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA1R</td>
    <td>0x7e102874</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000014</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA2R</td>
    <td>0x7e102878</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA3R</td>
    <td>0x7e10287c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL0R</td>
    <td>0x7e102880</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00470238</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL1R</td>
    <td>0x7e102884</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00011c00</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL2R</td>
    <td>0x7e102888</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x0018048e</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL3R</td>
    <td>0x7e10288c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC0R</td>
    <td>0x7e102890</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00820080</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC1R</td>
    <td>0x7e102894</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000006</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA0R</td>
    <td>0x7e1028a0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA1R</td>
    <td>0x7e1028a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLA2R</td>
    <td>0x7e1028a8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB0R</td>
    <td>0x7e1028b0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB1R</td>
    <td>0x7e1028b4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLB2R</td>
    <td>0x7e1028b8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC0R</td>
    <td>0x7e1028c0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC1R</td>
    <td>0x7e1028c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC2R</td>
    <td>0x7e1028c8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_CTLC3R</td>
    <td>0x7e1028cc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO0R</td>
    <td>0x7e1028d0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_LDO1R</td>
    <td>0x7e1028d4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG0R</td>
    <td>0x7e1028e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG1R</td>
    <td>0x7e1028e4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG2R</td>
    <td>0x7e1028e8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00100401</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_DIG3R</td>
    <td>0x7e1028ec</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA0R</td>
    <td>0x7e1028f0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA1R</td>
    <td>0x7e1028f4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x001d0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA2R</td>
    <td>0x7e1028f8</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA3R</td>
    <td>0x7e1028fc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRLR</td>
    <td>0x7e102900</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCSR</td>
    <td>0x7e102910</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRLR</td>
    <td>0x7e102920</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCSR</td>
    <td>0x7e102930</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRLR</td>
    <td>0x7e102940</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCSR</td>
    <td>0x7e102950</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRLR</td>
    <td>0x7e102960</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000370ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCALR</td>
    <td>0x7e102980</td>
    <td>RW</td>
    <td>17</td>
    <td>0x00011f33</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRLR</td>
    <td>0x7e102990</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MODER</td>
    <td>0x7e1029a0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STATR</td>
    <td>0x7e1029b0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x0000111f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLKR</td>
    <td>0x7e1029c0</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPVR</td>
    <td>0x7e1029d0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRLR</td>
    <td>0x7e1029e0</td>
    <td>RW</td>
    <td>18</td>
    <td>0x000373ff</td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCSR</td>
    <td>0x7e1029f0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_FRACR</td>
    <td>0x7e102a00</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCLR</td>
    <td>0x7e102a10</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_FRACR</td>
    <td>0x7e102a20</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCLR</td>
    <td>0x7e102a30</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_FRACR</td>
    <td>0x7e102a40</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCLR</td>
    <td>0x7e102a50</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_FRACR</td>
    <td>0x7e102a60</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_HFENR</td>
    <td>0x7e102a80</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CPRR</td>
    <td>0x7e102a90</td>
    <td>RW</td>
    <td>5</td>
    <td>0x00000013</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_VOLTSR</td>
    <td>0x7e102aa0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTLR</td>
    <td>0x7e102ac0</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPAR</td>
    <td>0x7e102ad0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_FRACR</td>
    <td>0x7e102ae0</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCLR</td>
    <td>0x7e102af0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0R</td>
    <td>0x7e102b00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIPR</td>
    <td>0x7e102b10</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2R</td>
    <td>0x7e102b20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIPR</td>
    <td>0x7e102b30</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0R</td>
    <td>0x7e102b40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIPR</td>
    <td>0x7e102b50</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUXR</td>
    <td>0x7e102b60</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIPR</td>
    <td>0x7e102b70</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_BIASR</td>
    <td>0x7e102b90</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0x00000018</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_GAINR</td>
    <td>0x7e102ba0</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCVR</td>
    <td>0x7e102bd0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARMR</td>
    <td>0x7e102be0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIPR</td>
    <td>0x7e102bf0</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000077f</td>
    <td>0x0000033a</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORER</td>
    <td>0x7e102c00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_STATR</td>
    <td>0x7e102c10</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1R</td>
    <td>0x7e102c20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_STATR</td>
    <td>0x7e102c30</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORER</td>
    <td>0x7e102c40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_STATR</td>
    <td>0x7e102c50</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCALR</td>
    <td>0x7e102c60</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWRR</td>
    <td>0x7e102c90</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCAR</td>
    <td>0x7e102cd0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0R</td>
    <td>0x7e102ce0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_STATR</td>
    <td>0x7e102cf0</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_PERR</td>
    <td>0x7e102d00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTLR</td>
    <td>0x7e102d10</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_PERR</td>
    <td>0x7e102d20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTLR</td>
    <td>0x7e102d30</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_PERR</td>
    <td>0x7e102d40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTLR</td>
    <td>0x7e102d50</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIXR</td>
    <td>0x7e102d60</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTLR</td>
    <td>0x7e102d70</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIVR</td>
    <td>0x7e102dd0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1R</td>
    <td>0x7e102de0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTLR</td>
    <td>0x7e102df0</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2R</td>
    <td>0x7e102e00</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_VCOR</td>
    <td>0x7e102e10</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0R</td>
    <td>0x7e102e20</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_VCOR</td>
    <td>0x7e102e30</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1R</td>
    <td>0x7e102e40</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_VCOR</td>
    <td>0x7e102e50</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STATR</td>
    <td>0x7e102e60</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001f1fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_VCOR</td>
    <td>0x7e102e70</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIAR</td>
    <td>0x7e102ed0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2R</td>
    <td>0x7e102ee0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_VCOR</td>
    <td>0x7e102ef0</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_MULTI</td>
    <td>0x7e102f00</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_MULTI</td>
    <td>0x7e102f10</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_MULTI</td>
    <td>0x7e102f20</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_MULTI</td>
    <td>0x7e102f30</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_MULTI</td>
    <td>0x7e102f40</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_MULTI</td>
    <td>0x7e102f50</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_MULTI</td>
    <td>0x7e102f60</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_MULTI</td>
    <td>0x7e102f70</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_MULTI</td>
    <td>0x7e102f80</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_MULTI</td>
    <td>0x7e102f90</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MULTI</td>
    <td>0x7e102fa0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_MULTI</td>
    <td>0x7e102fb0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_MULTI</td>
    <td>0x7e102fc0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_MULTI</td>
    <td>0x7e102fd0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_MULTI</td>
    <td>0x7e102fe0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_MULTI</td>
    <td>0x7e102ff0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="A2W_SMPS_CTLC3">Register:A2W_SMPS_CTLC3 (0x7e1020cc)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>A2W_PLLB_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR_BYPASS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_PER_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_PER_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_VOLTS_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCA_ANA</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_GAIN_DIGGAIN</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCL_LIMIT</td>
    <td>0</td>
    <td>21</td>
    <td></td>
    <td>0x003fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_SELAVG</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIA_ANA</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCS_STEP</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_PER_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_HFEN_HFEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SIV_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_A_MODE_BSTPWMB</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SCV_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK_OSCDIV</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CPR_DIV</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_BIAS_BIAS</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTL_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_FRAC_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLCEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCL_LIMIT</td>
    <td>0</td>
    <td>21</td>
    <td></td>
    <td>0x003fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPV_VOLTS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_NDIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_STAT_DATA</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL_SEL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_VCO_RANGE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_L_SPA_ANA</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_NDIV</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP_KP</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE_DIV</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_HDMIEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR_PWRDN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CTL_UPEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK_USEOSC</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_USBEN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_PWR_RSTB</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_C_CLK_TDEN</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_SMPSEN</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL_UPDATE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CPR_CPR1</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_DDREN</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_BIAS_HIGHP</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_SELDIV</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP_KI</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SCTL_RESET</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLDEN</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLAEN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLBEN</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_MANR</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td></td>
    <td>0x00000700</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_PER_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td></td>
    <td>0x00000700</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td></td>
    <td>0x00000700</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td></td>
    <td>0x00000700</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_PER_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_PER_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT_BSTPWMB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_KAIP_KA</td>
    <td>8</td>
    <td>10</td>
    <td></td>
    <td>0x00000700</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM_CHENB</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP1_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_PER_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_PER_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE1_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CCP2_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CORE_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_DSI1_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_PER_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_AUX_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE2_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CORE0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ARM_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_PIX_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP2_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_SP0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_RCAL_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CORE_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_DSI0_BYPEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_RCALDONE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_MANREN</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_PDIV</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLCOK</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_SMPS_B_STAT_POK</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_HDMIOK</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_USBOK</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_SMPSOK</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_DDROK</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_RCALCODE</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_PWRDN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_HDMI_CTL_RCAL_RSTB</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_ANA_SSCS_MODE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLA_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLB_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLC_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLDOK</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLD_CTRL_PRSTN</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLAOK</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_XOSC_CTRL_PLLBOK</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>A2W_PLLH_ANA_STAT_CNTLENB</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="APERF0">APERF0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e009800</td></tr>
  <tr><th>id</th><td>0x41584950</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>APERF0_GEN_CTRL</td>
    <td>0x7e009800</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#APERF0_BW0_CTRL">APERF0_BW0_CTRL</a></td>
    <td>0x7e009840</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_ATRANS</td>
    <td>0x7e009844</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_ATWAIT</td>
    <td>0x7e009848</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_AMAX</td>
    <td>0x7e00984c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_WTRANS</td>
    <td>0x7e009850</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_WTWAIT</td>
    <td>0x7e009854</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_WMAX</td>
    <td>0x7e009858</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_RTRANS</td>
    <td>0x7e00985c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_RTWAIT</td>
    <td>0x7e009860</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_RMAX</td>
    <td>0x7e009864</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW0_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_RPEND</td>
    <td>0x7e009868</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL</td>
    <td>0x7e009880</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_ATRANS</td>
    <td>0x7e009884</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_ATWAIT</td>
    <td>0x7e009888</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_AMAX</td>
    <td>0x7e00988c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_WTRANS</td>
    <td>0x7e009890</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_WTWAIT</td>
    <td>0x7e009894</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_WMAX</td>
    <td>0x7e009898</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_RTRANS</td>
    <td>0x7e00989c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_RTWAIT</td>
    <td>0x7e0098a0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW1_RMAX</td>
    <td>0x7e0098a4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL</td>
    <td>0x7e0098c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_ATRANS</td>
    <td>0x7e0098c4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_ATWAIT</td>
    <td>0x7e0098c8</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_AMAX</td>
    <td>0x7e0098cc</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_WTRANS</td>
    <td>0x7e0098d0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_WTWAIT</td>
    <td>0x7e0098d4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_WMAX</td>
    <td>0x7e0098d8</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0ff0ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_RTRANS</td>
    <td>0x7e0098dc</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_RTWAIT</td>
    <td>0x7e0098e0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF0_BW2_RMAX</td>
    <td>0x7e0098e4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="APERF0_BW0_CTRL">Register:APERF0_BW0_CTRL (0x7e009840)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF0_GEN_CTRL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_GEN_CTRL_RESET</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW0_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW2_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF0_BW1_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="APERF1">APERF1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee08000</td></tr>
  <tr><th>id</th><td>0x41584950</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>APERF1_GEN_CTRL</td>
    <td>0x7ee08000</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL</td>
    <td>0x7ee08040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_ATRANS</td>
    <td>0x7ee08044</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_ATWAIT</td>
    <td>0x7ee08048</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_AMAX</td>
    <td>0x7ee0804c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_WTRANS</td>
    <td>0x7ee08050</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#APERF1_BW0_WTWAIT">APERF1_BW0_WTWAIT</a></td>
    <td>0x7ee08054</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_WMAX</td>
    <td>0x7ee08058</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_RTRANS</td>
    <td>0x7ee0805c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_RTWAIT</td>
    <td>0x7ee08060</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_RMAX</td>
    <td>0x7ee08064</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW0_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_RPEND</td>
    <td>0x7ee08068</td>
    <td>RO</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL</td>
    <td>0x7ee08080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_ATRANS</td>
    <td>0x7ee08084</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_ATWAIT</td>
    <td>0x7ee08088</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_AMAX</td>
    <td>0x7ee0808c</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_WTRANS</td>
    <td>0x7ee08090</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_WTWAIT</td>
    <td>0x7ee08094</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_WMAX</td>
    <td>0x7ee08098</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_RTRANS</td>
    <td>0x7ee0809c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_RTWAIT</td>
    <td>0x7ee080a0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW1_RMAX</td>
    <td>0x7ee080a4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL</td>
    <td>0x7ee080c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_ATRANS</td>
    <td>0x7ee080c4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_ATWAIT</td>
    <td>0x7ee080c8</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_AMAX</td>
    <td>0x7ee080cc</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_WTRANS</td>
    <td>0x7ee080d0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_WTWAIT</td>
    <td>0x7ee080d4</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_WMAX</td>
    <td>0x7ee080d8</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0ff0ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_RTRANS</td>
    <td>0x7ee080dc</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_RTWAIT</td>
    <td>0x7ee080e0</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>APERF1_BW2_RMAX</td>
    <td>0x7ee080e4</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="APERF1_BW0_WTWAIT">Register:APERF1_BW0_WTWAIT (0x7ee08054)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_BUS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_GEN_CTRL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_GEN_CTRL_RESET</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_ID</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_LATHALT</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_ID_EN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW2_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW1_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>APERF1_BW0_CTRL_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="APHY_CSR">APHY_CSR</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee06000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_REV_ID</td>
    <td>0x7ee06000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_RESET</td>
    <td>0x7ee06004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_RECAL</td>
    <td>0x7ee06008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_CNTRL</td>
    <td>0x7ee0600c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADDR_DLL_PH_LD_VAL</td>
    <td>0x7ee06010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_MASTER_DLL_OUTPUT</td>
    <td>0x7ee06014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SLAVE_DLL_OFFSET</td>
    <td>0x7ee06018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADR_MSTR_DLL_BYPEN</td>
    <td>0x7ee0601c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_GLBL_ADR_DLL_LOCK_STAT</td>
    <td>0x7ee06020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_GLOBAL_RESET</td>
    <td>0x7ee06024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_POST_DIV_RESET</td>
    <td>0x7ee06028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL0</td>
    <td>0x7ee0602c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_VCO_FREQ_CNTRL1</td>
    <td>0x7ee06030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_MDIV_VALUE</td>
    <td>0x7ee06034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_CONFIG_CNTRL</td>
    <td>0x7ee06038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_MISC_CNTRL</td>
    <td>0x7ee0603c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_SPRDSPECT_CTRL0</td>
    <td>0x7ee06040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_SPRDSPECT_CTRL1</td>
    <td>0x7ee06044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_LOCK_STATUS</td>
    <td>0x7ee06048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_HOLD_CH</td>
    <td>0x7ee0604c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_ENABLE_CH</td>
    <td>0x7ee06050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_BYPASS</td>
    <td>0x7ee06054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_PWRDWN</td>
    <td>0x7ee06058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_CH0_DESKEW_CTRL</td>
    <td>0x7ee0605c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_CH1_DESKEW_CTRL</td>
    <td>0x7ee06060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_DDR_PLL_DESKEW_STATUS</td>
    <td>0x7ee06064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PAD_DRV_SLEW_CTRL</td>
    <td>0x7ee06068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PAD_MISC_CTRL</td>
    <td>0x7ee0606c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_CTRL</td>
    <td>0x7ee06070</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_OVRD_CTRL</td>
    <td>0x7ee06074</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_STATUS</td>
    <td>0x7ee06078</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_PVT_COMP_DEBUG</td>
    <td>0x7ee0607c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_PHY_BIST_CNTRL_SPR</td>
    <td>0x7ee06080</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_PHY_BIST_CA_CRC_SPR</td>
    <td>0x7ee06084</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SPR0_RW</td>
    <td>0x7ee06088</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SPR1_RO</td>
    <td>0x7ee0608c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>APHY_CSR_ADDR_SPR_RO</td>
    <td>0x7ee06090</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="ASB">ASB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e00a000</td></tr>
  <tr><th>id</th><td>0x62726467</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>ASB_AXI_BRDG_VERSION</td>
    <td>0x7e00a000</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL</td>
    <td>0x7e00a004</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL</td>
    <td>0x7e00a008</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL</td>
    <td>0x7e00a00c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL</td>
    <td>0x7e00a010</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#ASB_ISP_M_CTRL">ASB_ISP_M_CTRL</a></td>
    <td>0x7e00a014</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL</td>
    <td>0x7e00a018</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL</td>
    <td>0x7e00a01c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
</table>

<h2><a name="ASB_ISP_M_CTRL">Register:ASB_ISP_M_CTRL (0x7e00a014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_CLR_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_CLR_ACK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_EMPTY</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_FULL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_RCOUNT</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_M_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_CPR_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_S_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_S_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_H264_S_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_ISP_M_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>ASB_V3D_M_CTRL_WCOUNT</td>
    <td>14</td>
    <td>23</td>
    <td></td>
    <td>0x00ffc000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="AVE_IN">AVE_IN</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e910000</td></tr>
  <tr><th>id</th><td>0x61766530</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#AVE_IN_CTRL">AVE_IN_CTRL</a></td>
    <td>0x7e910000</td>
    <td>RW</td>
    <td>32</td>
    <td>0x87ffffff</td>
    <td>0x08000080</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS</td>
    <td>0x7e910004</td>
    <td>RW</td>
    <td>32</td>
    <td>0x9f733f7f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_BUF0_ADDRESS</td>
    <td>0x7e910008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_BUF1_ADDRESS</td>
    <td>0x7e91000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_MAX_TRANSFER</td>
    <td>0x7e910010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_LINE_LENGTH</td>
    <td>0x7e910014</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_ADDRESS</td>
    <td>0x7e910018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF0</td>
    <td>0x7e91001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF1</td>
    <td>0x7e910020</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM</td>
    <td>0x7e910024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xe0000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_OVERRUN_ADDRESS</td>
    <td>0x7e910028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_LINE_NUM_INT</td>
    <td>0x7e91002c</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CALC_LINE_STEP</td>
    <td>0x7e910030</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_OUTSTANDING_BUFF0</td>
    <td>0x7e910034</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_OUTSTANDING_BUFF1</td>
    <td>0x7e910038</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CHAR_CTRL</td>
    <td>0x7e91003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_SYNC_CTRL</td>
    <td>0x7e910040</td>
    <td>RW</td>
    <td>8</td>
    <td>0x0000008f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_FRAME_NUM</td>
    <td>0x7e910044</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_BLOCK_ID</td>
    <td>0x7e910060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x61766530</td>
    <td></td>
  </tr>
</table>

<h2><a name="AVE_IN_CTRL">Register:AVE_IN_CTRL (0x7e910000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_OVERRUN_DET</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_LINE_LENGTH_LINE_LENGTH</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_OVERRUN_IRQ_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_FRAME_NUM_FRAME_NUM</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_OVERRUN_ADDRESS_OVERRUN_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_ADDRESS_CUR_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_BUF0_ADDRESS_BUF0_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF0_CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_MAX_TRANSFER_MAX_TRANSFER</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_LINE_NUM_INT_LINE_NUM_INT</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CALC_LINE_STEP_CALC_LINE_STEP</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_BUF1_ADDRESS_BUF1_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF1_CURRENT_LINE</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_BUF0_COMPL</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BUF0_IRQ_EN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_BUF1_COMPL</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BUF1_IRQ_EN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_BUF_NOT_SERV</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BUF_SER_IRQ_EN</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_LINE_IRQ_EN</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_LINE_NUM_HIT</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_HSYNC_DET</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_HSYNC_IRQ_EN</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_FRAME_RATE_IRQ_EN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_FRAME_RATE_DET</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_PRIV_MODE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_FRAME_RATE</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_LENGTH_IN_PXLS</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_FRAME_MODE</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_INTERLACED</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_BYTE_ORDER</td>
    <td>11</td>
    <td>13</td>
    <td></td>
    <td>0x00003800</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_EVEN_FIELD</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_VFORM_FIELD</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_CSYNC_FIELD</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_EN_TRANSFER_MAX_ABORT</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_EN_OVERRUN_ABORT</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_MAX_HIT</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_LOW_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_CURRENT_BUF</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_AXI_STATE</td>
    <td>20</td>
    <td>22</td>
    <td></td>
    <td>0x00700000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_HIGH_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_OVERRUN_CNT</td>
    <td>24</td>
    <td>28</td>
    <td></td>
    <td>0x1f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_PRIORITY_LIMIT</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_BUFFER_POINTER</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_INTERLACED</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CTRL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_NUM_EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF1_EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_STATUS_CAPTURING</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_IN_CURRENT_LINE_BUF0_EVEN_FIELD</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="AVE_OUT">AVE_OUT</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e240000</td></tr>
  <tr><th>id</th><td>0x61766538</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#AVE_OUT_CTRL">AVE_OUT_CTRL</a></td>
    <td>0x7e240000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0fff13f</td>
    <td>0x40000100</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS</td>
    <td>0x7e240004</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003f7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET</td>
    <td>0x7e240008</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80ffffff</td>
    <td>0x80109090</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF</td>
    <td>0x7e24000c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x0994b43a</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF</td>
    <td>0x7e240010</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x3a9d5900</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF</td>
    <td>0x7e240014</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x100ca7d6</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_BLOCK_ID</td>
    <td>0x7e240060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x61766538</td>
    <td></td>
  </tr>
</table>

<h2><a name="AVE_OUT_CTRL">Register:AVE_OUT_CTRL (0x7e240000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_ERROR_IRQ_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_BLUE_OFFSET</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF_BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF_BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_PXL_FORMAT_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF_BLUE_COEFF</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_PXL_OUTPUT_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_COEFF_IRQ_EN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_REFRESH_RATE</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_COEFF_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_HFRONT_PORCH</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_MODE</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_HBACK_PORCH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_HSYNC</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_VFRONT_PORCH</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_PRIV_ACCESS</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_VBACK_PORCH</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_GREEN_OFFSET</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_STATUS_VSYNC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF_GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF_GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF_GREEN_COEFF</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INTERLEAVE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_NTSC_PAL_IDENT</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_HSYNC</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_VSYNC</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_RED_OFFSET</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_EVEN_FIELD</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_CSYNC</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_INVERT_DSYNC</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_BYTE_SWAP</td>
    <td>19</td>
    <td>23</td>
    <td></td>
    <td>0x00f80000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CR_COEFF_RED_COEFF</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_Y_COEFF_RED_COEFF</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CB_COEFF_RED_COEFF</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_SOFT_RESET</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_OFFSET_EN_YCBCR_CLAMPING</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>AVE_OUT_CTRL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="CAM0">CAM0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e800000</td></tr>
  <tr><th>id</th><td>0x7563616d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>CAM0_CAMCTL</td>
    <td>0x7e800000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMSTA</td>
    <td>0x7e800004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMANA</td>
    <td>0x7e800008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000777</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMPRI</td>
    <td>0x7e80000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMCLK</td>
    <td>0x7e800010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMCLT</td>
    <td>0x7e800014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT0</td>
    <td>0x7e800018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT1</td>
    <td>0x7e80001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT2</td>
    <td>0x7e800020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDAT3</td>
    <td>0x7e800024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDLT</td>
    <td>0x7e800028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMCMP0</td>
    <td>0x7e80002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMCMP1</td>
    <td>0x7e800030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMCAP0</td>
    <td>0x7e800034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMCAP1</td>
    <td>0x7e800038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG0</td>
    <td>0x7e8000f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG1</td>
    <td>0x7e8000f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG2</td>
    <td>0x7e8000f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBG3</td>
    <td>0x7e8000fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMICTL</td>
    <td>0x7e800100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMISTA</td>
    <td>0x7e800104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDI0</td>
    <td>0x7e800108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIPIPE</td>
    <td>0x7e80010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIBSA0</td>
    <td>0x7e800110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIBEA0</td>
    <td>0x7e800114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIBLS</td>
    <td>0x7e800118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIBWP</td>
    <td>0x7e80011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIHWIN</td>
    <td>0x7e800120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIHSTA</td>
    <td>0x7e800124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIVWIN</td>
    <td>0x7e800128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIVSTA</td>
    <td>0x7e80012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMICC</td>
    <td>0x7e800130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMICS</td>
    <td>0x7e800134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDC</td>
    <td>0x7e800138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDPO</td>
    <td>0x7e80013c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDCA</td>
    <td>0x7e800140</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDCD</td>
    <td>0x7e800144</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDS</td>
    <td>0x7e800148</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDCS</td>
    <td>0x7e800200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBSA0</td>
    <td>0x7e800204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBEA0</td>
    <td>0x7e800208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBWP</td>
    <td>0x7e80020c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBCTL</td>
    <td>0x7e800300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIBSA1</td>
    <td>0x7e800304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIBEA1</td>
    <td>0x7e800308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMIDI1</td>
    <td>0x7e80030c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBSA1</td>
    <td>0x7e800310</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMDBEA1</td>
    <td>0x7e800314</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM0_CAMMISC</td>
    <td>0x7e800400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="CAM1">CAM1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e801000</td></tr>
  <tr><th>id</th><td>0x7563616d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>CAM1_CAMCTL</td>
    <td>0x7e801000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMSTA</td>
    <td>0x7e801004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMANA</td>
    <td>0x7e801008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000777</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMPRI</td>
    <td>0x7e80100c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMCLK</td>
    <td>0x7e801010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMCLT</td>
    <td>0x7e801014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT0</td>
    <td>0x7e801018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT1</td>
    <td>0x7e80101c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT2</td>
    <td>0x7e801020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDAT3</td>
    <td>0x7e801024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDLT</td>
    <td>0x7e801028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMCMP0</td>
    <td>0x7e80102c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMCMP1</td>
    <td>0x7e801030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMCAP0</td>
    <td>0x7e801034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMCAP1</td>
    <td>0x7e801038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG0</td>
    <td>0x7e8010f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG1</td>
    <td>0x7e8010f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG2</td>
    <td>0x7e8010f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBG3</td>
    <td>0x7e8010fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMICTL</td>
    <td>0x7e801100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMISTA</td>
    <td>0x7e801104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDI0</td>
    <td>0x7e801108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIPIPE</td>
    <td>0x7e80110c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIBSA0</td>
    <td>0x7e801110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIBEA0</td>
    <td>0x7e801114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIBLS</td>
    <td>0x7e801118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIBWP</td>
    <td>0x7e80111c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIHWIN</td>
    <td>0x7e801120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIHSTA</td>
    <td>0x7e801124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIVWIN</td>
    <td>0x7e801128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIVSTA</td>
    <td>0x7e80112c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMICC</td>
    <td>0x7e801130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMICS</td>
    <td>0x7e801134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDC</td>
    <td>0x7e801138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDPO</td>
    <td>0x7e80113c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDCA</td>
    <td>0x7e801140</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDCD</td>
    <td>0x7e801144</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDS</td>
    <td>0x7e801148</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDCS</td>
    <td>0x7e801200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBSA0</td>
    <td>0x7e801204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBEA0</td>
    <td>0x7e801208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBWP</td>
    <td>0x7e80120c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBCTL</td>
    <td>0x7e801300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIBSA1</td>
    <td>0x7e801304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIBEA1</td>
    <td>0x7e801308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMIDI1</td>
    <td>0x7e80130c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBSA1</td>
    <td>0x7e801310</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMDBEA1</td>
    <td>0x7e801314</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CAM1_CAMMISC</td>
    <td>0x7e801400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="CCP2TX">CCP2TX</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e001000</td></tr>
  <tr><th>id</th><td>0x63637032</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>CCP2TX_TC</td>
    <td>0x7e001000</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ff07</td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS</td>
    <td>0x7e001004</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000f1f7f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC</td>
    <td>0x7e001008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff0f</td>
    <td>0x77434307</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TPC</td>
    <td>0x7e00100c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TSC</td>
    <td>0x7e001010</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TIC</td>
    <td>0x7e001014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000f7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC</td>
    <td>0x7e001018</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80ff1fff</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#CCP2TX_TBA">CCP2TX_TBA</a></td>
    <td>0x7e00101c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TDL</td>
    <td>0x7e001020</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TD</td>
    <td>0x7e001024</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TSPARE</td>
    <td>0x7e001028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="CCP2TX_TBA">Register:CCP2TX_TBA (0x7e00101c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CCP2TX_TAC_ARST</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TBA_ADDR</td>
    <td>0</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_LCN</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TXB</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TD_TCS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TSC_TSM</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TPC_TNP</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TDL_LEN</td>
    <td>0</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TIIE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TC_TEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TC_MEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_IEB</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TEIE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_APD</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TQIE</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TC_CLKM</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_BPD</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_ARE</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TUE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_TPC</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TFE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_LSC</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TPC_TPP</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TIC_TQIT</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TFF</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TD_IES</td>
    <td>5</td>
    <td>6</td>
    <td></td>
    <td>0x00000060</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TFP</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_LEC</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_DLAC</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TPC_TPT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TC_TIP</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TQL</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_FSP</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_IS</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_BI</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_CLAC</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TII</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TEI</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TS_TQI</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_PTATADJ</td>
    <td>24</td>
    <td>27</td>
    <td></td>
    <td>0x0f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TAC_CTATADJ</td>
    <td>28</td>
    <td>31</td>
    <td></td>
    <td>0xf0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TC_SWR</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CCP2TX_TTC_ATX</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="CM">CM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e101000</td></tr>
  <tr><th>id</th><td>0x0000636d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>CM_GNRICCTL</td>
    <td>0x7e101000</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICDIV</td>
    <td>0x7e101004</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUCTL</td>
    <td>0x7e101008</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003cf</td>
    <td>0x00000041</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUDIV</td>
    <td>0x7e10100c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00fffff0</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SYSCTL</td>
    <td>0x7e101010</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SYSDIV</td>
    <td>0x7e101014</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIACTL</td>
    <td>0x7e101018</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIADIV</td>
    <td>0x7e10101c</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIICTL</td>
    <td>0x7e101020</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIIDIV</td>
    <td>0x7e101024</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL</td>
    <td>0x7e101028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264DIV</td>
    <td>0x7e10102c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL</td>
    <td>0x7e101030</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPDIV</td>
    <td>0x7e101034</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL</td>
    <td>0x7e101038</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DDIV</td>
    <td>0x7e10103c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL</td>
    <td>0x7e101040</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0DIV</td>
    <td>0x7e101044</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL</td>
    <td>0x7e101048</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1DIV</td>
    <td>0x7e10104c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2CTL</td>
    <td>0x7e101050</td>
    <td>RW</td>
    <td>10</td>
    <td>0x00000397</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2DIV</td>
    <td>0x7e101054</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL</td>
    <td>0x7e101058</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0EDIV</td>
    <td>0x7e10105c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL</td>
    <td>0x7e101060</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000039f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PDIV</td>
    <td>0x7e101064</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL</td>
    <td>0x7e101068</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPIDIV</td>
    <td>0x7e10106c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL</td>
    <td>0x7e101070</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0DIV</td>
    <td>0x7e101074</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL</td>
    <td>0x7e101078</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1DIV</td>
    <td>0x7e10107c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL</td>
    <td>0x7e101080</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2DIV</td>
    <td>0x7e101084</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL</td>
    <td>0x7e101088</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMDIV</td>
    <td>0x7e10108c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL</td>
    <td>0x7e101090</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0x00000011</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPDIV</td>
    <td>0x7e101094</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001f000</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL</td>
    <td>0x7e101098</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMDIV</td>
    <td>0x7e10109c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL</td>
    <td>0x7e1010a0</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMDIV</td>
    <td>0x7e1010a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL</td>
    <td>0x7e1010a8</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007bf</td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMDIV</td>
    <td>0x7e1010ac</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#CM_SMICTL">CM_SMICTL</a></td>
    <td>0x7e1010b0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMIDIV</td>
    <td>0x7e1010b4</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TCNTCTL</td>
    <td>0x7e1010c0</td>
    <td>RW</td>
    <td>14</td>
    <td>0x000030cf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TCNTCNT</td>
    <td>0x7e1010c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL</td>
    <td>0x7e1010c8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECDIV</td>
    <td>0x7e1010cc</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL</td>
    <td>0x7e1010d0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001bff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0DIV</td>
    <td>0x7e1010d4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL</td>
    <td>0x7e1010d8</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001bff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1DIV</td>
    <td>0x7e1010dc</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL</td>
    <td>0x7e1010e0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSDIV</td>
    <td>0x7e1010e4</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001f000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL</td>
    <td>0x7e1010e8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERDIV</td>
    <td>0x7e1010ec</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL</td>
    <td>0x7e1010f0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTDIV</td>
    <td>0x7e1010f4</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL</td>
    <td>0x7e1010f8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECDIV</td>
    <td>0x7e1010fc</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000f000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OSCCOUNT</td>
    <td>0x7e101100</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA</td>
    <td>0x7e101104</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC</td>
    <td>0x7e101108</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD</td>
    <td>0x7e10110c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLH</td>
    <td>0x7e101110</td>
    <td>RW</td>
    <td>10</td>
    <td>0x00000307</td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK</td>
    <td>0x7e101114</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001f1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT</td>
    <td>0x7e101118</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN</td>
    <td>0x7e10111c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0HSCK</td>
    <td>0x7e101120</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM</td>
    <td>0x7e101124</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OSCFREQI</td>
    <td>0x7e101128</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OSCFREQF</td>
    <td>0x7e10112c</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCTL</td>
    <td>0x7e101130</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000a7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT0</td>
    <td>0x7e101134</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT1</td>
    <td>0x7e101138</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT2</td>
    <td>0x7e10113c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT3</td>
    <td>0x7e101140</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN</td>
    <td>0x7e101144</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_BURSTCTL</td>
    <td>0x7e101148</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000b0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_BURSTCNT</td>
    <td>0x7e10114c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL</td>
    <td>0x7e101158</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1EDIV</td>
    <td>0x7e10115c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL</td>
    <td>0x7e101160</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000039f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PDIV</td>
    <td>0x7e101164</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL</td>
    <td>0x7e101168</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTDIV</td>
    <td>0x7e10116c</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001f000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLB</td>
    <td>0x7e101170</td>
    <td>RW</td>
    <td>10</td>
    <td>0x00000303</td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL</td>
    <td>0x7e101190</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003b3</td>
    <td>0x00000011</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSEDIV</td>
    <td>0x7e101194</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00fff000</td>
    <td>0x0001b000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL</td>
    <td>0x7e1011a8</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f3bf</td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCDIV</td>
    <td>0x7e1011ac</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL</td>
    <td>0x7e1011b0</td>
    <td>RW</td>
    <td>13</td>
    <td>0x000013bf</td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMDIV</td>
    <td>0x7e1011b4</td>
    <td>RO</td>
    <td>13</td>
    <td>0x00001000</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL</td>
    <td>0x7e1011b8</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEODIV</td>
    <td>0x7e1011bc</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000f000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL</td>
    <td>0x7e1011c0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003bf</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCDIV</td>
    <td>0x7e1011c4</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="CM_SMICTL">Register:CM_SMICTL (0x7e1010b0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CM_TCNTCNT_CNT</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADDSI0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_BURSTCNT_CNT</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM_STATE</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT0_CNT</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_SRC0</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINA</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLB_LOADARM</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTDIV_DIV</td>
    <td>0</td>
    <td>21</td>
    <td></td>
    <td>0x003fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OSCCOUNT_NUM</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLH_LOADPIX</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERDIV_DIV</td>
    <td>0</td>
    <td>17</td>
    <td></td>
    <td>0x0003ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OSCFREQF_FRAC</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_SRC</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT1_CNT</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLABYP</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICDIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINA</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMICTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OSCFREQI_INT</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0HSCK_SELPLLD</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADDSI0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT3_CNT</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADCORE0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1DIV_DIV</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL_SRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCTL_SRC</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCNT2_CNT</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKA</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINB</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINB</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKB</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDDSI0</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLB_HOLDARM</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLBBYP</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLH_LOADAUX</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDCORE0</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDDSI0</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADCCP2</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADCORE1</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADDSI1</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLH_LOADRCAL</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINC</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKC</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINC</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLCBYP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDCCP2</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDCORE1</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_GAIND</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDDSI1</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_GAIND</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLDBYP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKD</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUDIV_DIV</td>
    <td>4</td>
    <td>23</td>
    <td></td>
    <td>0x00fffff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0EDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADCORE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMICTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_BURSTCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1EDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264DIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLADIV2</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPIDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_GAINH</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1DIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMIDIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_GAINH</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADCORE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_LOCKH</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0DIV_DIV</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADCORE2</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDCORE2</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLBDIV2</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDCORE</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMICTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDCORE</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_BURSTCTL_KILL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIACTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_KILL</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SYSCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIICTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLCDIV2</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSB</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_LOADPER</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_LOADPER</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSB</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_LOADPER</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSC</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_HOLDPER</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_HOLDPER</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_HOLDPER</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_BURSTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMICTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_PLLDDIV2</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSC</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_BUSY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKA</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMICTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM_FRCE</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLB_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLH_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_ANARST</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_HDMIBYP</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_BUSYD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_UARTCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLA_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM1CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_HSMCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEOCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLC_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PCMCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SMICTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_LOSSH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VPUCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EMMCCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PWMCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP2CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SLIMCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0ECTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSECTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKB</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ISPCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLD_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DPICTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TIMERCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLH_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PLLB_DIGRST</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP1CTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GP0CTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_V3DCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1ECTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PCTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CAM0CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_MPHIWDFT</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_H264CTL_FRAC</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_LOSSH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_MASH</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKC</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_MPHIRDFT</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAINA</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAINA</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_FLIP</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_USBDFT</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_FLIP</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAINB</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAINB</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_GNRICCTL_FLIP</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKD</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAINC</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TCNTCTL_SRC1</td>
    <td>12</td>
    <td>13</td>
    <td></td>
    <td>0x00003000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMCTL_AXIHALF</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SYSDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TECDIV_DIV</td>
    <td>12</td>
    <td>17</td>
    <td></td>
    <td>0x0003f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PULSEDIV_DIV</td>
    <td>12</td>
    <td>23</td>
    <td></td>
    <td>0x00fff000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_SLIMDFT</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCDIV_DIV</td>
    <td>12</td>
    <td>17</td>
    <td></td>
    <td>0x0003f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_ARMDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DFTDIV_DIV</td>
    <td>12</td>
    <td>16</td>
    <td></td>
    <td>0x0001f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI0PDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TSENSDIV_DIV</td>
    <td>12</td>
    <td>16</td>
    <td></td>
    <td>0x0001f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_OTPDIV_DIV</td>
    <td>12</td>
    <td>16</td>
    <td></td>
    <td>0x0001f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAINC</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_CTRL</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_DSI1PDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_LOCK_FLOCKH</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIADIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_AVEODIV_DIV</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD1CTL_STEP</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_PERIIDIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CCP2DIV_DIV</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TD0CTL_STEP</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_VECDIV_DIV</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_TDCLKEN_IMAGETD</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FGAIND</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FGAIND</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSA</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSA</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSB</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSB</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_ACCPT</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSC</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM_CFG</td>
    <td>16</td>
    <td>17</td>
    <td></td>
    <td>0x00030000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSC</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_FLOSSD</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_FLOSSD</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_SDCCTL_UPDATE</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_BADPASS</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_BADPASS</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM_OSC</td>
    <td>18</td>
    <td>19</td>
    <td></td>
    <td>0x000c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_WRFAIL</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_WRFAIL</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_A2WDONE</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM_AUTO</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_A2WDONE</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_CKSM_STEP</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_OCDONE</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_OCDONE</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_RESUS</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_RESUS</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_EVENT_BURSTDONE</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>CM_INTEN_BURSTDONE</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="CMI">CMI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e802000</td></tr>
  <tr><th>id</th><td>0x00636d69</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>CMI_CAM0</td>
    <td>0x7e802000</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#CMI_CAM1">CMI_CAM1</a></td>
    <td>0x7e802004</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAMTEST</td>
    <td>0x7e802008</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_USBCTL</td>
    <td>0x7e802010</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000040</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
</table>

<h2><a name="CMI_CAM1">Register:CMI_CAM1 (0x7e802004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>CMI_CAMTEST_SRC</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM0_HSSRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM1_HSSRC</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM0_RX0SRC</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX0SRC</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM0_RX1SRC</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX1SRC</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAMTEST_ENAB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX2SRC</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_USBCTL_GATE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>CMI_CAM1_RX3SRC</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="CPG">CPG</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e211000</td></tr>
  <tr><th>id</th><td>0x67706320</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>CPG_Config</td>
    <td>0x7e211000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_IntStatus</td>
    <td>0x7e211004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Trigger</td>
    <td>0x7e211008</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param0</td>
    <td>0x7e211010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param1</td>
    <td>0x7e211014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param2</td>
    <td>0x7e211018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Param3</td>
    <td>0x7e21101c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug0</td>
    <td>0x7e211040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug1</td>
    <td>0x7e211044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug2</td>
    <td>0x7e211048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>CPG_Debug3</td>
    <td>0x7e21104c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="DMA">DMA</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007fe0</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA_INT_STATUS</td>
    <td>0x7e007fe0</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA_ENABLE">DMA_ENABLE</a></td>
    <td>0x7e007ff0</td>
    <td>RW</td>
    <td>15</td>
    <td>0x00007fff</td>
    <td>0x00007fff</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA_ENABLE">Register:DMA_ENABLE (0x7e007ff0)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN1</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT1</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT2</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN2</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT3</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN3</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT4</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN4</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT5</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN5</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN6</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT6</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN7</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT7</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT8</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN8</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT9</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN9</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT10</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN10</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT11</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN11</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT12</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN12</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT13</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN13</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_ENABLE_EN14</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT14</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA_INT_STATUS_INT15</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA0">DMA0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#DMA0_CS">DMA0_CS</a></td>
    <td>0x7e007000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CONBLK_AD</td>
    <td>0x7e007004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI</td>
    <td>0x7e007008</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_SOURCE_AD</td>
    <td>0x7e00700c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEST_AD</td>
    <td>0x7e007010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TXFR_LEN</td>
    <td>0x7e007014</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_STRIDE</td>
    <td>0x7e007018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_NEXTCONBK</td>
    <td>0x7e00701c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG</td>
    <td>0x7e007020</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA0_CS">Register:DMA0_CS (0x7e007000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA0_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA0_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA1">DMA1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007100</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA1_CS</td>
    <td>0x7e007100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CONBLK_AD</td>
    <td>0x7e007104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI</td>
    <td>0x7e007108</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_SOURCE_AD</td>
    <td>0x7e00710c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA1_DEST_AD">DMA1_DEST_AD</a></td>
    <td>0x7e007110</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TXFR_LEN</td>
    <td>0x7e007114</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_STRIDE</td>
    <td>0x7e007118</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_NEXTCONBK</td>
    <td>0x7e00711c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG</td>
    <td>0x7e007120</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA1_DEST_AD">Register:DMA1_DEST_AD (0x7e007110)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA1_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA1_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA10">DMA10</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007a00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA10_CS</td>
    <td>0x7e007a00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CONBLK_AD</td>
    <td>0x7e007a04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI</td>
    <td>0x7e007a08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_SOURCE_AD</td>
    <td>0x7e007a0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEST_AD</td>
    <td>0x7e007a10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TXFR_LEN</td>
    <td>0x7e007a14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_NEXTCONBK</td>
    <td>0x7e007a1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA10_DEBUG">DMA10_DEBUG</a></td>
    <td>0x7e007a20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA10_DEBUG">Register:DMA10_DEBUG (0x7e007a20)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA10_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA10_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA11">DMA11</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007b00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA11_CS</td>
    <td>0x7e007b00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CONBLK_AD</td>
    <td>0x7e007b04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI</td>
    <td>0x7e007b08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_SOURCE_AD</td>
    <td>0x7e007b0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA11_DEST_AD">DMA11_DEST_AD</a></td>
    <td>0x7e007b10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TXFR_LEN</td>
    <td>0x7e007b14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_NEXTCONBK</td>
    <td>0x7e007b1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG</td>
    <td>0x7e007b20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA11_DEST_AD">Register:DMA11_DEST_AD (0x7e007b10)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA11_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA11_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA12">DMA12</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007c00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA12_CS</td>
    <td>0x7e007c00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CONBLK_AD</td>
    <td>0x7e007c04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI</td>
    <td>0x7e007c08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_SOURCE_AD</td>
    <td>0x7e007c0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEST_AD</td>
    <td>0x7e007c10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TXFR_LEN</td>
    <td>0x7e007c14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA12_NEXTCONBK">DMA12_NEXTCONBK</a></td>
    <td>0x7e007c1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG</td>
    <td>0x7e007c20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA12_NEXTCONBK">Register:DMA12_NEXTCONBK (0x7e007c1c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA12_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA12_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA13">DMA13</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007d00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#DMA13_CS">DMA13_CS</a></td>
    <td>0x7e007d00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CONBLK_AD</td>
    <td>0x7e007d04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI</td>
    <td>0x7e007d08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_SOURCE_AD</td>
    <td>0x7e007d0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEST_AD</td>
    <td>0x7e007d10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TXFR_LEN</td>
    <td>0x7e007d14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_NEXTCONBK</td>
    <td>0x7e007d1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG</td>
    <td>0x7e007d20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA13_CS">Register:DMA13_CS (0x7e007d00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA13_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA13_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA14">DMA14</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007e00</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#DMA14_CS">DMA14_CS</a></td>
    <td>0x7e007e00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CONBLK_AD</td>
    <td>0x7e007e04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI</td>
    <td>0x7e007e08</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_SOURCE_AD</td>
    <td>0x7e007e0c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEST_AD</td>
    <td>0x7e007e10</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TXFR_LEN</td>
    <td>0x7e007e14</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_NEXTCONBK</td>
    <td>0x7e007e1c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG</td>
    <td>0x7e007e20</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA14_CS">Register:DMA14_CS (0x7e007e00)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA14_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA14_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA15">DMA15</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee05000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA15_CS</td>
    <td>0x7ee05000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CONBLK_AD</td>
    <td>0x7ee05004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI</td>
    <td>0x7ee05008</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_SOURCE_AD</td>
    <td>0x7ee0500c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEST_AD</td>
    <td>0x7ee05010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA15_TXFR_LEN">DMA15_TXFR_LEN</a></td>
    <td>0x7ee05014</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_STRIDE</td>
    <td>0x7ee05018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_NEXTCONBK</td>
    <td>0x7ee0501c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG</td>
    <td>0x7ee05020</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA15_TXFR_LEN">Register:DMA15_TXFR_LEN (0x7ee05014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA15_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA15_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA2">DMA2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007200</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA2_CS</td>
    <td>0x7e007200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CONBLK_AD</td>
    <td>0x7e007204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI</td>
    <td>0x7e007208</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_SOURCE_AD</td>
    <td>0x7e00720c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEST_AD</td>
    <td>0x7e007210</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TXFR_LEN</td>
    <td>0x7e007214</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_STRIDE</td>
    <td>0x7e007218</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_NEXTCONBK</td>
    <td>0x7e00721c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA2_DEBUG">DMA2_DEBUG</a></td>
    <td>0x7e007220</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA2_DEBUG">Register:DMA2_DEBUG (0x7e007220)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA2_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA2_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA3">DMA3</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007300</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA3_CS</td>
    <td>0x7e007300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CONBLK_AD</td>
    <td>0x7e007304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI</td>
    <td>0x7e007308</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_SOURCE_AD</td>
    <td>0x7e00730c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEST_AD</td>
    <td>0x7e007310</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TXFR_LEN</td>
    <td>0x7e007314</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA3_STRIDE">DMA3_STRIDE</a></td>
    <td>0x7e007318</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_NEXTCONBK</td>
    <td>0x7e00731c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG</td>
    <td>0x7e007320</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA3_STRIDE">Register:DMA3_STRIDE (0x7e007318)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA3_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA3_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA4">DMA4</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007400</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#DMA4_CS">DMA4_CS</a></td>
    <td>0x7e007400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CONBLK_AD</td>
    <td>0x7e007404</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI</td>
    <td>0x7e007408</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_SOURCE_AD</td>
    <td>0x7e00740c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEST_AD</td>
    <td>0x7e007410</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TXFR_LEN</td>
    <td>0x7e007414</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_STRIDE</td>
    <td>0x7e007418</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_NEXTCONBK</td>
    <td>0x7e00741c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG</td>
    <td>0x7e007420</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA4_CS">Register:DMA4_CS (0x7e007400)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA4_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA4_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA5">DMA5</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007500</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA5_CS</td>
    <td>0x7e007500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CONBLK_AD</td>
    <td>0x7e007504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI</td>
    <td>0x7e007508</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_SOURCE_AD</td>
    <td>0x7e00750c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEST_AD</td>
    <td>0x7e007510</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA5_TXFR_LEN">DMA5_TXFR_LEN</a></td>
    <td>0x7e007514</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_STRIDE</td>
    <td>0x7e007518</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_NEXTCONBK</td>
    <td>0x7e00751c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG</td>
    <td>0x7e007520</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA5_TXFR_LEN">Register:DMA5_TXFR_LEN (0x7e007514)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA5_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA5_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA6">DMA6</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007600</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA6_CS</td>
    <td>0x7e007600</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CONBLK_AD</td>
    <td>0x7e007604</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI</td>
    <td>0x7e007608</td>
    <td>RO</td>
    <td>27</td>
    <td>0x07fffffb</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_SOURCE_AD</td>
    <td>0x7e00760c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEST_AD</td>
    <td>0x7e007610</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA6_TXFR_LEN">DMA6_TXFR_LEN</a></td>
    <td>0x7e007614</td>
    <td>RO</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_STRIDE</td>
    <td>0x7e007618</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_NEXTCONBK</td>
    <td>0x7e00761c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG</td>
    <td>0x7e007620</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA6_TXFR_LEN">Register:DMA6_TXFR_LEN (0x7e007614)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA6_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_STRIDE_S_STRIDE</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_TDMODE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_STRIDE_D_STRIDE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TXFR_LEN_YLENGTH</td>
    <td>16</td>
    <td>29</td>
    <td></td>
    <td>0x3fff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_TI_NO_WIDE_BURSTS</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA6_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA7">DMA7</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007700</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA7_CS</td>
    <td>0x7e007700</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CONBLK_AD</td>
    <td>0x7e007704</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI</td>
    <td>0x7e007708</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_SOURCE_AD</td>
    <td>0x7e00770c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA7_DEST_AD">DMA7_DEST_AD</a></td>
    <td>0x7e007710</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TXFR_LEN</td>
    <td>0x7e007714</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_NEXTCONBK</td>
    <td>0x7e00771c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG</td>
    <td>0x7e007720</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA7_DEST_AD">Register:DMA7_DEST_AD (0x7e007710)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA7_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA7_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA8">DMA8</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007800</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA8_CS</td>
    <td>0x7e007800</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CONBLK_AD</td>
    <td>0x7e007804</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI</td>
    <td>0x7e007808</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA8_SOURCE_AD">DMA8_SOURCE_AD</a></td>
    <td>0x7e00780c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEST_AD</td>
    <td>0x7e007810</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TXFR_LEN</td>
    <td>0x7e007814</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_NEXTCONBK</td>
    <td>0x7e00781c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG</td>
    <td>0x7e007820</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA8_SOURCE_AD">Register:DMA8_SOURCE_AD (0x7e00780c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA8_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA8_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DMA9">DMA9</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e007900</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DMA9_CS</td>
    <td>0x7e007900</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ff017f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DMA9_CONBLK_AD">DMA9_CONBLK_AD</a></td>
    <td>0x7e007904</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI</td>
    <td>0x7e007908</td>
    <td>RO</td>
    <td>26</td>
    <td>0x03fffff9</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_SOURCE_AD</td>
    <td>0x7e00790c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEST_AD</td>
    <td>0x7e007910</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TXFR_LEN</td>
    <td>0x7e007914</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_NEXTCONBK</td>
    <td>0x7e00791c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG</td>
    <td>0x7e007920</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1ffffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DMA9_CONBLK_AD">Register:DMA9_CONBLK_AD (0x7e007904)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DMA9_DEBUG_READ_LAST_NOT_SET_ERROR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_INTEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEST_AD_D_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TXFR_LEN_XLENGTH</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_SOURCE_AD_S_ADDR</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_ACTIVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_FIFO_ERROR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_END</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_READ_ERROR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_DREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_WAIT_RESP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_INC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_OUTSTANDING_WRITES</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_PAUSED</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CONBLK_AD_SCB_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_WIDTH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_DREQ_STOPS_DMA</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_NEXTCONBK_ADDR</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_WAITING_FOR_OUTSTANDING_WRITES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_DREQ</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_DEST_IGNORE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_INC</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_DMA_ID</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_ERROR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_WIDTH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_DREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_SRC_IGNORE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_BURST_LENGTH</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_PERMAP</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_PRIORITY</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_DMA_STATE</td>
    <td>16</td>
    <td>24</td>
    <td></td>
    <td>0x01ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_PANIC_PRIORITY</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_TI_WAITS</td>
    <td>21</td>
    <td>25</td>
    <td></td>
    <td>0x03e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_VERSION</td>
    <td>25</td>
    <td>27</td>
    <td></td>
    <td>0x0e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_DEBUG_LITE</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_WAIT_FOR_OUTSTANDING_WRITES</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_DISDEBUG</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_ABORT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DMA9_CS_RESET</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DPHY_CSR">DPHY_CSR</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee07000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_REV_ID</td>
    <td>0x7ee07000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_RESET</td>
    <td>0x7ee07004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_RECALIBRATE</td>
    <td>0x7ee07008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_CNTRL</td>
    <td>0x7ee0700c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_DLL_PHASE_LD_VL</td>
    <td>0x7ee07010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_DQ_MSTR_DLL_BYP_EN</td>
    <td>0x7ee07014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_GLBL_MSTR_DLL_LOCK_STAT</td>
    <td>0x7ee07018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE0_SLAVE_DLL_OFFSET</td>
    <td>0x7ee0701c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE1_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE2_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE3_SLAVE_DLL_OFFSET</td>
    <td>0x7ee07028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE0_MASTER_DLL_OUTPUT</td>
    <td>0x7ee0702c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE1_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE2_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BYTE3_MASTER_DLL_OUTPUT</td>
    <td>0x7ee07038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_NORM_READ_DQS_GATE_CTRL</td>
    <td>0x7ee0703c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_BOOT_READ_DQS_GATE_CTRL</td>
    <td>0x7ee07040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_PHY_FIFO_PNTRS</td>
    <td>0x7ee07044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PHY_MISC_CTRL</td>
    <td>0x7ee07048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PAD_DRV_SLEW_CTRL</td>
    <td>0x7ee0704c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PAD_MISC_CTRL</td>
    <td>0x7ee07050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_CTRL</td>
    <td>0x7ee07054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_OVERRD_CTRL</td>
    <td>0x7ee07058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_STATUS</td>
    <td>0x7ee0705c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PVT_COMP_DEBUG</td>
    <td>0x7ee07060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PHY_READ_CTRL</td>
    <td>0x7ee07064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_PHY_READ_STATUS</td>
    <td>0x7ee07068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_SPR_RW</td>
    <td>0x7ee0706c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_SPR1_RO</td>
    <td>0x7ee07070</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_DQ_SPR_RO</td>
    <td>0x7ee07074</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_CRC_CTRL</td>
    <td>0x7ee07800</td>
    <td>RW</td>
    <td>9</td>
    <td>0x00000111</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DPHY_CSR_CRC_DATA</td>
    <td>0x7ee07804</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="DPI">DPI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e208000</td></tr>
  <tr><th>id</th><td>0x44504920</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DPI_C</td>
    <td>0x7e208000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00003000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="DSI0">DSI0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e209000</td></tr>
  <tr><th>id</th><td>0x00647369</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DSI0_CTRL</td>
    <td>0x7e209000</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CMD_PKTC</td>
    <td>0x7e209004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CMD_PKTH</td>
    <td>0x7e209008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_RX1_PKTH</td>
    <td>0x7e20900c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_RX2_PKTH</td>
    <td>0x7e209010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CMD_DATAF</td>
    <td>0x7e209014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_DISP0_CTR</td>
    <td>0x7e209018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_DISP1_CTR</td>
    <td>0x7e20901c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PIX_FIFO</td>
    <td>0x7e209020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_INT_STAT</td>
    <td>0x7e209024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_INT_EN</td>
    <td>0x7e209028</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_STAT</td>
    <td>0x7e20902c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HSTX_TO_C</td>
    <td>0x7e209030</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_LPRX_TO_C</td>
    <td>0x7e209034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_TA_TO_CNT</td>
    <td>0x7e209038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PR_TO_CNT</td>
    <td>0x7e20903c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC</td>
    <td>0x7e209040</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003f777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HS_CLT0</td>
    <td>0x7e209044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HS_CLT1</td>
    <td>0x7e209048</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#DSI0_HS_CLT2">DSI0_HS_CLT2</a></td>
    <td>0x7e20904c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HS_DLT3</td>
    <td>0x7e209050</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HS_DLT4</td>
    <td>0x7e209054</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_HS_DLT5</td>
    <td>0x7e209058</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_LP_DLT6</td>
    <td>0x7e20905c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_LP_DLT7</td>
    <td>0x7e209060</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003fc</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHY_AFEC0</td>
    <td>0x7e209064</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHY_AFEC1</td>
    <td>0x7e209068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_TST_SEL</td>
    <td>0x7e20906c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_TST_MON</td>
    <td>0x7e209070</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="DSI0_HS_CLT2">Register:DSI0_HS_CLT2 (0x7e20904c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>DSI0_PHYC_dlane_hsen_0_sync</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CTRL_CTRL0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txulpshs_0_sync</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CTRL_CTRL1</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_CTRL_CTRL2</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_forcehsstop_sync</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_unused</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_dlane_hsen_1_sync</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txulpshs_1_sync</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_clane_hsen_sync</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txulps_clk_sync</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_txhsclk_cont_sync</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI0_PHYC_dsi_esc_lpdt</td>
    <td>12</td>
    <td>17</td>
    <td></td>
    <td>0x0003f000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="DSI1">DSI1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e700000</td></tr>
  <tr><th>id</th><td>0x64736934</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>DSI1_CTRL</td>
    <td>0x7e700000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT1_C</td>
    <td>0x7e700004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT1_H</td>
    <td>0x7e700008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT2_C</td>
    <td>0x7e70000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT2_H</td>
    <td>0x7e700010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_RXPKT1_H</td>
    <td>0x7e700014</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_RXPKT2_H</td>
    <td>0x7e700018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT_CMD_FIFO</td>
    <td>0x7e70001c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TXPKT_PIXD_FIFO</td>
    <td>0x7e700020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_RXPKT_FIFO</td>
    <td>0x7e700024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_DISP0_CTRL</td>
    <td>0x7e700028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_DISP1_CTRL</td>
    <td>0x7e70002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_INT_STAT</td>
    <td>0x7e700030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_INT_EN</td>
    <td>0x7e700034</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_STAT</td>
    <td>0x7e700038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HSTX_TO_CNT</td>
    <td>0x7e70003c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_LPRX_TO_CNT</td>
    <td>0x7e700040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TA_TO_CNT</td>
    <td>0x7e700044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_PR_TO_CNT</td>
    <td>0x7e700048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_PHYC</td>
    <td>0x7e70004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HS_CLT0</td>
    <td>0x7e700050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HS_CLT1</td>
    <td>0x7e700054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HS_CLT2</td>
    <td>0x7e700058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HS_DLT3</td>
    <td>0x7e70005c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HS_DLT4</td>
    <td>0x7e700060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_HS_DLT5</td>
    <td>0x7e700064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_LP_DLT6</td>
    <td>0x7e700068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_LP_DLT7</td>
    <td>0x7e70006c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_PHY_AFEC0</td>
    <td>0x7e700070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_PHY_AFEC1</td>
    <td>0x7e700074</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TST_SEL</td>
    <td>0x7e700078</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>DSI1_TST_MON</td>
    <td>0x7e70007c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="EMMC">EMMC</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e300000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>EMMC_ARG2</td>
    <td>0x7e300000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT</td>
    <td>0x7e300004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_ARG1</td>
    <td>0x7e300008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM</td>
    <td>0x7e30000c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3ffb003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_RESP0</td>
    <td>0x7e300010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_RESP1</td>
    <td>0x7e300014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_RESP2</td>
    <td>0x7e300018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_RESP3</td>
    <td>0x7e30001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_DATA</td>
    <td>0x7e300020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS</td>
    <td>0x7e300024</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1fff0f0f</td>
    <td>0x1ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0</td>
    <td>0x7e300028</td>
    <td>RW</td>
    <td>27</td>
    <td>0x07ff1fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1</td>
    <td>0x7e30002c</td>
    <td>RW</td>
    <td>27</td>
    <td>0x070fffe7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT</td>
    <td>0x7e300030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK</td>
    <td>0x7e300034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN</td>
    <td>0x7e300038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2</td>
    <td>0x7e30003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff009f</td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0</td>
    <td>0x7e300040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1</td>
    <td>0x7e300044</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffef77</td>
    <td>0x03000777</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#EMMC_HWMAXAMP0">EMMC_HWMAXAMP0</a></td>
    <td>0x7e300048</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT</td>
    <td>0x7e300050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_DMA_STATUS</td>
    <td>0x7e300054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BOOT_TIMEOUT</td>
    <td>0x7e300070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_DBG_SEL</td>
    <td>0x7e300074</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_EXRDFIFO_CFG</td>
    <td>0x7e300080</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_EXRDFIFO_EN</td>
    <td>0x7e300084</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEP</td>
    <td>0x7e300088</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEPS_STD</td>
    <td>0x7e30008c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEPS_DDR</td>
    <td>0x7e300090</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL</td>
    <td>0x7e3000e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_SPI_INT_SPT</td>
    <td>0x7e3000f0</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER</td>
    <td>0x7e3000fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0x99020000</td>
    <td></td>
  </tr>
</table>

<h2><a name="EMMC_HWMAXAMP0">Register:EMMC_HWMAXAMP0 (0x7e300048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_BLKSIZE</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEPS_DDR_STEPS</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_LED</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_DBG_SEL_SELECT</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACNOX_ERR</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SDR50</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_DMA_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_DMA_STATUS_ERR_AT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWMAXAMP0_AMP_33V</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEPS_STD_STEPS</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_INTLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CMD_DONE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_EXRDFIFO_CFG_RD_THRSH</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_TCLKFREQ</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_EXRDFIFO_EN_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CMD_INHIBIT</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_TUNE_STEP_DELAY</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BOOT_TIMEOUT_TIMEOUT</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_CLK_PINS</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_SPI_INT_SPT_SELECT</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER_SLOT_STATUS</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACTO_ERR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SDR104</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_DWIDTH</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DATA_DONE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_INHIBIT</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_BLKCNT_EN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_STABLE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_AUTO_CMD_EN</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_DMA_STATUS_LEN_NOMATCH</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_HS_EN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_EN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_ACTIVE</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACCRC_ERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DDR50</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_BLOCK_GAP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_RETUNING_REQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DMA</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_DMA</td>
    <td>3</td>
    <td>4</td>
    <td></td>
    <td>0x00000018</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACEND_ERR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DMA</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_IRQ_PINS</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DMA</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DMA</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_DAT_DIR</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DRV18_TYPEA</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_WRITE_RDY</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_ACBAD_ERR</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DRV18_TYPEC</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_TM_MULTI_BLOCK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_8BIT</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_READ_RDY</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_GENSEL</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DRV18_TYPED</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_FREQ_MS2</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CARD_IN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_CRDDET</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_TCLKUNIT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_HCTL_CRDDET_S</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_NOTC12_ERR</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CARD_OUT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWMAXAMP0_AMP_30V</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_CLK_FREQ8</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CARD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_BASEMHZ</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_RETUNE_TMR</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CARD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CARD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_BUS_WIDTH</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_WRITE_TRANSFER</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_PWCTL_ON</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_READ_TRANSFER</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_PWCTL_SDVOLTS</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_INT_A</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_INT_A</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_INT_A</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_INT_B</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_INT_B</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_INT_B</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_NEW_WRITE_DATA</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_NEW_READ_DATA</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_INT_C</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_INT_C</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_INT_C</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_PWCTL_HWRST</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_RETUNE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_SDMA_BLKSIZE</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_RETUNE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_RETUNE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_BOOTACK</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_BOOTACK</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_BOOTACK</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SDR50_TUNE</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ENDBOOT</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ENDBOOT</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_DATA_RETUNE</td>
    <td>14</td>
    <td>15</td>
    <td></td>
    <td>0x0000c000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ENDBOOT</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_BLKSIZE_MS1</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ERR</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_UHSMODE</td>
    <td>16</td>
    <td>18</td>
    <td></td>
    <td>0x00070000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BLKSIZECNT_BLKCNT</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWMAXAMP0_AMP_18V</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CARD_INSERT</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_MULTIPLIER</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER_SDVERSION</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_MAXLEN</td>
    <td>16</td>
    <td>17</td>
    <td></td>
    <td>0x00030000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_GAP_STOP</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_RSPNS_TYPE</td>
    <td>16</td>
    <td>17</td>
    <td></td>
    <td>0x00030000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CTO_ERR</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_DATA_TOUNIT</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CARD_STABLE</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_GAP_RESTART</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CCRC_ERR</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_READWAIT_EN</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_XMEDBUS</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CARD_DETECT</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CEND_ERR</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_GAP_IEN</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_SIGTYPE</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_ADMA2</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_CRCCHK_EN</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_CBAD_ERR</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_WRT_PROTECT</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_DRVTYPE</td>
    <td>20</td>
    <td>21</td>
    <td></td>
    <td>0x00300000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_LEVEL0</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_SPI_MODE</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DTO_ERR</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_IRQSEL</td>
    <td>20</td>
    <td>22</td>
    <td></td>
    <td>0x00700000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_IXCHK_EN</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_BOOT_EN</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_ISDATA</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_HS</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DCRC_ERR</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_ALT_BOOT_EN</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_TUNEON</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_SDMA</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_TYPE</td>
    <td>22</td>
    <td>23</td>
    <td></td>
    <td>0x00c00000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DEND_ERR</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_SDOFF_ERR</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_TUNED</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_RESUME</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_V3_3</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_WAKE_ONINT_EN</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CMDTM_CMD_INDEX</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_SRST_HC</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_CMD_LEVEL</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_ACMD_ERR</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_SLOTISR_VER_VENDOR</td>
    <td>24</td>
    <td>31</td>
    <td></td>
    <td>0xff000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_BUS_CTRL_BE_PWR</td>
    <td>24</td>
    <td>30</td>
    <td></td>
    <td>0x7f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SPI_MODE</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_STATUS_DAT_LEVEL1</td>
    <td>25</td>
    <td>28</td>
    <td></td>
    <td>0x1e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_WAKE_ONINS_EN</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_SRST_CMD</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP1_SPI_BLOCKMODE</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_V3_0</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_ADMA_ERR</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL0_WAKE_ONREM_EN</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_V1_8</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL1_SRST_DATA</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_TUNE_ERR</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_BUS64</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_DMA_ERR</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_AINT</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_ATA_ERR</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_EN_AINT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_MASK_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_HWCAP0_SLOT_TYPE</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_INTERRUPT_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_IRPT_EN_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_FORCE_IRPT_OEM_ERR</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>EMMC_CONTROL2_EN_PSV</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="FPGA">FPGA</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20b600</td></tr>
  <tr><th>id</th><td>0x66706761</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>FPGA_VERSION</td>
    <td>0x7e20b600</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_SCRATCH</td>
    <td>0x7e20b604</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0</td>
    <td>0x7e20b608</td>
    <td>RW</td>
    <td>36</td>
    <td>0xfffff3fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0</td>
    <td>0x7e20b60c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xfff800ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_WR_DATA</td>
    <td>0x7e20b610</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL</td>
    <td>0x7e20b614</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff0fffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#FPGA_DCM_RD_DATA">FPGA_DCM_RD_DATA</a></td>
    <td>0x7e20b618</td>
    <td>RO</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>FPGA_CTRL0_OFFSET</td>
    <td>0x08</td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_OFFSET</td>
    <td>0x0C</td>
  </tr>
</table>
<h2><a name="FPGA_DCM_RD_DATA">Register:FPGA_DCM_RD_DATA (0x7e20b618)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_CTL0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_RD_DATA_DATA</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_REMOTE_RST</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_CAM_CTL0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_WR_DATA_DATA</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_HW_ID</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_BL</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_CAM_CTL1</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_CAM_CTL2</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_CTL2</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_RST</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SD_WP</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SD_PSU_EN</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SD_CD</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DIS_SW_SPI</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SW_SPI_SCL</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_NAND_RNB</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SW_SPI_SPI_IN</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SW_SPI_SDA_O</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_REMOTE_EN</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SW_SPI_CS</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPI0_SEL_A</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPI1_SEL</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_DISP_BUFFER</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPI0_SEL_B</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_TV_ACTIVITY</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_TERMEN_DO</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_WR_DATA_ADDRESS</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_PERI_RST</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_TERMEN_CLK</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_LV_SPARE_OUT</td>
    <td>18</td>
    <td>19</td>
    <td></td>
    <td>0x000c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_STATUS0_SPARE_IN</td>
    <td>19</td>
    <td>31</td>
    <td></td>
    <td>0xfff80000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_CTRL0_SPARE_OUT</td>
    <td>20</td>
    <td>31</td>
    <td></td>
    <td>0xfff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_PERI_EN</td>
    <td>24</td>
    <td>27</td>
    <td></td>
    <td>0x0f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_DCM_CTRL_PERI_WR_EN</td>
    <td>28</td>
    <td>31</td>
    <td></td>
    <td>0xf0000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="FPGA_A0">FPGA_A0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e213000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
</table>

<hr/>
<h1><a name="FPGA_B0">FPGA_B0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e214000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
</table>

<hr/>
<h1><a name="FPGA_MB">FPGA_MB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20b700</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>FPGA_MB_XSYS_BUILD_NUM</td>
    <td>0x7e20b700</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XC0_BUILD_NUM</td>
    <td>0x7e20b704</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XC1_BUILD_NUM</td>
    <td>0x7e20b708</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XPERI_BUILD_NUM</td>
    <td>0x7e20b70c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XH264_BUILD_NUM</td>
    <td>0x7e20b710</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XV3D_BUILD_NUM</td>
    <td>0x7e20b714</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSLC1_BUILD_NUM</td>
    <td>0x7e20b718</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSLC2_BUILD_NUM</td>
    <td>0x7e20b71c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_XSLC3_BUILD_NUM</td>
    <td>0x7e20b720</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_CORE_CLK_FREQ</td>
    <td>0x7e20b724</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_CLK_FREQ</td>
    <td>0x7e20b728</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_H264_FREQ</td>
    <td>0x7e20b72c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_V3D_FREQ</td>
    <td>0x7e20b730</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>FPGA_MB_SDC_ISP_FREQ</td>
    <td>0x7e20b734</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="GP">GP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e200000</td></tr>
  <tr><th>id</th><td>0x6770696f</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>GP_FSEL0</td>
    <td>0x7e200000</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1</td>
    <td>0x7e200004</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2</td>
    <td>0x7e200008</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3</td>
    <td>0x7e20000c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4</td>
    <td>0x7e200010</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5</td>
    <td>0x7e200014</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6</td>
    <td>0x7e200018</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SET0</td>
    <td>0x7e20001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SET1</td>
    <td>0x7e200020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SET2</td>
    <td>0x7e200024</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_CLR0</td>
    <td>0x7e200028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_CLR1</td>
    <td>0x7e20002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_CLR2</td>
    <td>0x7e200030</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEV0</td>
    <td>0x7e200034</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEV1</td>
    <td>0x7e200038</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEV2</td>
    <td>0x7e20003c</td>
    <td>RO</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_EDS0</td>
    <td>0x7e200040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_EDS1</td>
    <td>0x7e200044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_EDS2</td>
    <td>0x7e200048</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_REN0</td>
    <td>0x7e20004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_REN1</td>
    <td>0x7e200050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_REN2</td>
    <td>0x7e200054</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#GP_FEN0">GP_FEN0</a></td>
    <td>0x7e200058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FEN1</td>
    <td>0x7e20005c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FEN2</td>
    <td>0x7e200060</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_HEN0</td>
    <td>0x7e200064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_HEN1</td>
    <td>0x7e200068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_HEN2</td>
    <td>0x7e20006c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEN0</td>
    <td>0x7e200070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEN1</td>
    <td>0x7e200074</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEN2</td>
    <td>0x7e200078</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AREN0</td>
    <td>0x7e20007c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AREN1</td>
    <td>0x7e200080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AREN2</td>
    <td>0x7e200084</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AFEN0</td>
    <td>0x7e200088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AFEN1</td>
    <td>0x7e20008c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AFEN2</td>
    <td>0x7e200090</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUD</td>
    <td>0x7e200094</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUDCLK0</td>
    <td>0x7e200098</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUDCLK1</td>
    <td>0x7e20009c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUDCLK2</td>
    <td>0x7e2000a0</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SEN0</td>
    <td>0x7e2000a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SEN1</td>
    <td>0x7e2000a8</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x003fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_GPTEST</td>
    <td>0x7e2000b0</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AJBCONF</td>
    <td>0x7e2000c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0x80ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AJBTMS</td>
    <td>0x7e2000c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AJBTDI</td>
    <td>0x7e2000c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AJBTDO</td>
    <td>0x7e2000cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="GP_FEN0">Register:GP_FEN0 (0x7e200058)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>GP_FEN0_FENn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_REN0_RENn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AFEN1_AFENn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL10</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_HEN0_HENn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SET0_SETn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SET2_SETn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FEN1_FENn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_EDS2_EDSn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL00</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_CLR1_CLRn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AREN1_ARENn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AFEN0_AFENn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEN1_LENn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AREN0_ARENn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEN2_LENn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUD_PUD</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FEN2_FENn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_CLR2_CLRn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_EDS0_EDSn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEV0_LEVn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEV2_LEVn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SEN1_SEN</td>
    <td>0</td>
    <td>21</td>
    <td></td>
    <td>0x003fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SEN0_SEN</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_CLR0_CLRn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_GPTEST_SMPS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AFEN2_AFENn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL40</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_REN1_RENn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUDCLK1_PUDCLKn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEN0_LENn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_EDS1_EDSn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_HEN2_HENn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL30</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL60</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUDCLK2_PUDCLKn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_REN2_RENn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL20</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_AREN2_ARENn64</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_HEN1_HENn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_PUDCLK0_PUDCLKn0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_SET1_SETn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_LEV1_LEVn32</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL50</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_GPTEST_SPARE</td>
    <td>1</td>
    <td>3</td>
    <td></td>
    <td>0x0000000e</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL61</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL11</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL41</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL51</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL01</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL21</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL31</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL42</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL52</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL62</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL12</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL32</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL22</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL02</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL43</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL13</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL53</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL63</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL23</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL33</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL03</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL14</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL44</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL64</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL34</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL24</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL54</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL04</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL35</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL55</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL15</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL65</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL25</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL05</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL45</td>
    <td>15</td>
    <td>17</td>
    <td></td>
    <td>0x00038000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL66</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL56</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL06</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL16</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL36</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL26</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL46</td>
    <td>18</td>
    <td>20</td>
    <td></td>
    <td>0x001c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL27</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL57</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL17</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL47</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL07</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL37</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL67</td>
    <td>21</td>
    <td>23</td>
    <td></td>
    <td>0x00e00000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL08</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL28</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL58</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL18</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL68</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL38</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL48</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL1_FSEL19</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL0_FSEL09</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL5_FSEL59</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL2_FSEL29</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL4_FSEL49</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL3_FSEL39</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>GP_FSEL6_FSEL69</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="H264">H264</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7f000000</td></tr>
  <tr><th>id</th><td>0x68323634</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>H264_RC</td>
    <td>0x7f000000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="HD">HD</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e808000</td></tr>
  <tr><th>id</th><td>0x48444d49</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>HD_HDM_CTL</td>
    <td>0x7e80800c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003f7</td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_MAI_CTL</td>
    <td>0x7e808014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_MAI_THR</td>
    <td>0x7e808018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x01010101</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_MAI_FMT</td>
    <td>0x7e80801c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_MAI_DAT</td>
    <td>0x7e808020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_SPARE</td>
    <td>0x7e808024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_MAI_SMP</td>
    <td>0x7e80802c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_VID_CTL</td>
    <td>0x7e808038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffc0000</td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_CSC_CTL</td>
    <td>0x7e808040</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#HD_CSC_12_11">HD_CSC_12_11</a></td>
    <td>0x7e808044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_CSC_14_13</td>
    <td>0x7e808048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_CSC_22_21</td>
    <td>0x7e80804c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_CSC_24_23</td>
    <td>0x7e808050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_CSC_32_31</td>
    <td>0x7e808054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_CSC_34_33</td>
    <td>0x7e808058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HD_FRAME_CNT</td>
    <td>0x7e808068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="HD_CSC_12_11">Register:HD_CSC_12_11 (0x7e808044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HD_MAI_THR_DREQLOW</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_RST_MAI</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_USERGB2YCC</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_ENDIAN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_ERRORF</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_MODE</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_SW_RST</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_ERRORE</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_ENABLE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_PDSTBY</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_CHNUM</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_PADMSB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_CSC_CTL_COLORD</td>
    <td>5</td>
    <td>7</td>
    <td></td>
    <td>0x000000e0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_RFSTBY</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>HD_MAI_THR_DREQHIGH</td>
    <td>8</td>
    <td>13</td>
    <td></td>
    <td>0x00003f00</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_CECOVR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_PAREN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_HDM_CTL_CECRXD</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_FLUSH</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_EMPTY</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_FULL</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_WHOLSMP</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_CHALIGN</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_BUSY</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_CTL_DLATE</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_THR_PANICLOW</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_BLANKPIX</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_EMPRGB</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_EMPSYNC</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_FULRGB</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_FULSYNC</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_CLRRGB</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_MAI_THR_PANICHIGH</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_CLRSYNC</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_ERROR</td>
    <td>25</td>
    <td>26</td>
    <td></td>
    <td>0x06000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_HPOL</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_VPOL</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_RST_FRAMEC</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_UFEN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HD_VID_CTL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="HDCP">HDCP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e809000</td></tr>
  <tr><th>id</th><td>0x48444350</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL</td>
    <td>0x7e809000</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDCP_KEY_ADR</td>
    <td>0x7e809004</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#HDCP_KEY_KY0">HDCP_KEY_KY0</a></td>
    <td>0x7e809008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDCP_KEY_KY1</td>
    <td>0x7e80900c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="HDCP_KEY_KY0">Register:HDCP_KEY_KY0 (0x7e809008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL_START</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL_DONE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>HDCP_KEY_CTL_DISHDCP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="HDMI">HDMI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e902000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>HDMI_CORE_REV</td>
    <td>0x7e902000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SW_RESET_CNTRL</td>
    <td>0x7e902004</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HOTPLUG_INT</td>
    <td>0x7e902008</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0x00000006</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HOTPLUG</td>
    <td>0x7e90200c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_BKSV0</td>
    <td>0x7e902010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_BKSV1</td>
    <td>0x7e902014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_AN0</td>
    <td>0x7e902018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_AN1</td>
    <td>0x7e90201c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_AN_INFLUENCE_1</td>
    <td>0x7e902020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_AN_INFLUENCE_2</td>
    <td>0x7e902024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TST_AN0</td>
    <td>0x7e902028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TST_AN1</td>
    <td>0x7e90202c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_KSV_FIFO_0</td>
    <td>0x7e902030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_KSV_FIFO_1</td>
    <td>0x7e902034</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_V</td>
    <td>0x7e902038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HDCP_KEY_1</td>
    <td>0x7e90203c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HDCP_KEY_2</td>
    <td>0x7e902040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HDCP_CTL</td>
    <td>0x7e902044</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001030f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CP_STATUS</td>
    <td>0x7e902048</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000031f</td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CP_INTEGRITY</td>
    <td>0x7e90204c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff03</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CP_INTEGRITY_CFG</td>
    <td>0x7e902050</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CP_CONFIG</td>
    <td>0x7e902054</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0x00130080</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CP_TST</td>
    <td>0x7e902058</td>
    <td>RW</td>
    <td>22</td>
    <td>0x002001ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL</td>
    <td>0x7e90205c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000efff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS</td>
    <td>0x7e902060</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_ENCODER_CTL</td>
    <td>0x7e902070</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_CONFIG</td>
    <td>0x7e902074</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_LFSR_PRELOAD</td>
    <td>0x7e902078</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_LFSR_FEEDBACK_MASK</td>
    <td>0x7e90207c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_INSERT_ERR</td>
    <td>0x7e902080</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_INSERT_ERR_SEP</td>
    <td>0x7e902084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_TEST_LENGTH</td>
    <td>0x7e902088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PERT_DATA</td>
    <td>0x7e90208c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_MAI_CHANNEL_MAP</td>
    <td>0x7e902090</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00fac688</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_MAI_CONFIG</td>
    <td>0x7e902094</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_MAI_FORMAT</td>
    <td>0x7e902098</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_AUDIO_PACKET_CONFIG</td>
    <td>0x7e90209c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x21000403</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_CONFIG</td>
    <td>0x7e9020a0</td>
    <td>RW</td>
    <td>17</td>
    <td>0x00013fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_STATUS</td>
    <td>0x7e9020a4</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CRP_CFG</td>
    <td>0x7e9020a8</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0x08000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CTS_0</td>
    <td>0x7e9020ac</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CTS_1</td>
    <td>0x7e9020b0</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CTS_PERIOD_0</td>
    <td>0x7e9020b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff0fffff</td>
    <td>0x010124f8</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CTS_PERIOD_1</td>
    <td>0x7e9020b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff0fffff</td>
    <td>0x010124f8</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_BCH_CONFIGURATION</td>
    <td>0x7e9020bc</td>
    <td>RW</td>
    <td>9</td>
    <td>0x000001ff</td>
    <td>0x00000083</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL</td>
    <td>0x7e9020c0</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff7f</td>
    <td>0x000cb008</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZA</td>
    <td>0x7e9020c4</td>
    <td>RW</td>
    <td>15</td>
    <td>0x00007fff</td>
    <td>0x00000280</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZB</td>
    <td>0x7e9020c8</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x03018010</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA0</td>
    <td>0x7e9020cc</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTB0</td>
    <td>0x7e9020d0</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x00000021</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA1</td>
    <td>0x7e9020d4</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTB1</td>
    <td>0x7e9020d8</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x00000021</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TEST</td>
    <td>0x7e9020dc</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_MBIST_TM</td>
    <td>0x7e9020e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_MISC_CONTROL</td>
    <td>0x7e9020e4</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_1</td>
    <td>0x7e9020e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0000e7be</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_2</td>
    <td>0x7e9020ec</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td>0x508d63d5</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_3</td>
    <td>0x7e9020f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x96826f5c</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_4</td>
    <td>0x7e9020f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0xead4c3be</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_CNTRL_5</td>
    <td>0x7e9020f8</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0x004cfff5</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_1</td>
    <td>0x7e9020fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_2</td>
    <td>0x7e902100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_3</td>
    <td>0x7e902104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_TX_DATA_4</td>
    <td>0x7e902108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_1</td>
    <td>0x7e90210c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_2</td>
    <td>0x7e902110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_3</td>
    <td>0x7e902114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CEC_RX_DATA_4</td>
    <td>0x7e902118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#HDMI_PACKET_FIFO_CTL">HDMI_PACKET_FIFO_CTL</a></td>
    <td>0x7e90211c</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PACKET_FIFO_CFG</td>
    <td>0x7e902120</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_PACKET_FIFO_STATUS</td>
    <td>0x7e902124</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03073f1f</td>
    <td>0x03010000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_A</td>
    <td>0x7e902128</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0x00088888</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_B</td>
    <td>0x7e90212c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x88888888</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_C</td>
    <td>0x7e902130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x88888888</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DVO_TIMING_ADJUST_D</td>
    <td>0x7e902134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x88888888</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA</td>
    <td>0x7e902138</td>
    <td>RW</td>
    <td>15</td>
    <td>0x00007fff</td>
    <td>0x00000280</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB</td>
    <td>0x7e90213c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3ffffe00</td>
    <td>0x03018010</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0</td>
    <td>0x7e902140</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB0</td>
    <td>0x7e902144</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff00</td>
    <td>0x00000021</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1</td>
    <td>0x7e902148</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td>0x002141e0</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB1</td>
    <td>0x7e90214c</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff00</td>
    <td>0x00000021</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_13_AUDIO_CFG_1</td>
    <td>0x7e902150</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td>0x000000c8</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_13_AUDIO_STATUS_1</td>
    <td>0x7e902154</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HBR_AUDIO_PACKET_HEADER</td>
    <td>0x7e902158</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0x00000009</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_POSTING_MASTER</td>
    <td>0x7e90215c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_RESET_CTL</td>
    <td>0x7e9022c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x003f01ff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_CTL_0</td>
    <td>0x7e9022c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x8e000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_CTL_1</td>
    <td>0x7e9022c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0404a808</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_CTL_2</td>
    <td>0x7e9022cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00a63004</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_PLL_CFG</td>
    <td>0x7e9022d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc3fbffff</td>
    <td>0x07f80112</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_TMDS_CFG</td>
    <td>0x7e9022d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_STATUS</td>
    <td>0x7e9022d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_SPREAD_SPECTRUM</td>
    <td>0x7e9022dc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00003c00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_TX_PHY_TX_PHY_SPARE</td>
    <td>0x7e9022e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0xffff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CPU_STATUS</td>
    <td>0x7e902340</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CPU_SET</td>
    <td>0x7e902344</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CPU_CLEAR</td>
    <td>0x7e902348</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CPU_MASK_STATUS</td>
    <td>0x7e90234c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CPU_MASK_SET</td>
    <td>0x7e902350</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_CPU_MASK_CLEAR</td>
    <td>0x7e902354</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0001ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_0</td>
    <td>0x7e902400</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_1</td>
    <td>0x7e902404</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_2</td>
    <td>0x7e902408</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_3</td>
    <td>0x7e90240c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_4</td>
    <td>0x7e902410</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_5</td>
    <td>0x7e902414</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_6</td>
    <td>0x7e902418</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_7</td>
    <td>0x7e90241c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_GCP_8</td>
    <td>0x7e902420</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_0</td>
    <td>0x7e902424</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_1</td>
    <td>0x7e902428</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_2</td>
    <td>0x7e90242c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_3</td>
    <td>0x7e902430</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_4</td>
    <td>0x7e902434</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_5</td>
    <td>0x7e902438</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_6</td>
    <td>0x7e90243c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_7</td>
    <td>0x7e902440</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_1_8</td>
    <td>0x7e902444</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_0</td>
    <td>0x7e902448</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_1</td>
    <td>0x7e90244c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_2</td>
    <td>0x7e902450</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_3</td>
    <td>0x7e902454</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_4</td>
    <td>0x7e902458</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_5</td>
    <td>0x7e90245c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_6</td>
    <td>0x7e902460</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_7</td>
    <td>0x7e902464</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_2_8</td>
    <td>0x7e902468</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_0</td>
    <td>0x7e90246c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_1</td>
    <td>0x7e902470</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_2</td>
    <td>0x7e902474</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_3</td>
    <td>0x7e902478</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_4</td>
    <td>0x7e90247c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_5</td>
    <td>0x7e902480</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_6</td>
    <td>0x7e902484</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_7</td>
    <td>0x7e902488</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_3_8</td>
    <td>0x7e90248c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_0</td>
    <td>0x7e902490</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_1</td>
    <td>0x7e902494</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_2</td>
    <td>0x7e902498</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_3</td>
    <td>0x7e90249c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_4</td>
    <td>0x7e9024a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_5</td>
    <td>0x7e9024a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_6</td>
    <td>0x7e9024a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_7</td>
    <td>0x7e9024ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_4_8</td>
    <td>0x7e9024b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_0</td>
    <td>0x7e9024b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_1</td>
    <td>0x7e9024b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_2</td>
    <td>0x7e9024bc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_3</td>
    <td>0x7e9024c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_4</td>
    <td>0x7e9024c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_5</td>
    <td>0x7e9024c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_6</td>
    <td>0x7e9024cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_7</td>
    <td>0x7e9024d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_5_8</td>
    <td>0x7e9024d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_0</td>
    <td>0x7e9024d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_1</td>
    <td>0x7e9024dc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_2</td>
    <td>0x7e9024e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_3</td>
    <td>0x7e9024e4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_4</td>
    <td>0x7e9024e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_5</td>
    <td>0x7e9024ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_6</td>
    <td>0x7e9024f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_7</td>
    <td>0x7e9024f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_6_8</td>
    <td>0x7e9024f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_0</td>
    <td>0x7e9024fc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_1</td>
    <td>0x7e902500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_2</td>
    <td>0x7e902504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_3</td>
    <td>0x7e902508</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_4</td>
    <td>0x7e90250c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_5</td>
    <td>0x7e902510</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_6</td>
    <td>0x7e902514</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_7</td>
    <td>0x7e902518</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_7_8</td>
    <td>0x7e90251c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_0</td>
    <td>0x7e902520</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_1</td>
    <td>0x7e902524</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_2</td>
    <td>0x7e902528</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_3</td>
    <td>0x7e90252c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_4</td>
    <td>0x7e902530</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_5</td>
    <td>0x7e902534</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_6</td>
    <td>0x7e902538</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_7</td>
    <td>0x7e90253c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_8_8</td>
    <td>0x7e902540</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_0</td>
    <td>0x7e902544</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_1</td>
    <td>0x7e902548</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_2</td>
    <td>0x7e90254c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_3</td>
    <td>0x7e902550</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_4</td>
    <td>0x7e902554</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_5</td>
    <td>0x7e902558</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_6</td>
    <td>0x7e90255c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_7</td>
    <td>0x7e902560</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_9_8</td>
    <td>0x7e902564</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_0</td>
    <td>0x7e902568</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_1</td>
    <td>0x7e90256c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_2</td>
    <td>0x7e902570</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_3</td>
    <td>0x7e902574</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_4</td>
    <td>0x7e902578</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_5</td>
    <td>0x7e90257c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_6</td>
    <td>0x7e902580</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_7</td>
    <td>0x7e902584</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_10_8</td>
    <td>0x7e902588</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_0</td>
    <td>0x7e90258c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_1</td>
    <td>0x7e902590</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_2</td>
    <td>0x7e902594</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_3</td>
    <td>0x7e902598</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_4</td>
    <td>0x7e90259c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_5</td>
    <td>0x7e9025a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_6</td>
    <td>0x7e9025a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_7</td>
    <td>0x7e9025a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_11_8</td>
    <td>0x7e9025ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_0</td>
    <td>0x7e9025b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_1</td>
    <td>0x7e9025b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_2</td>
    <td>0x7e9025b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_3</td>
    <td>0x7e9025bc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_4</td>
    <td>0x7e9025c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_5</td>
    <td>0x7e9025c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_6</td>
    <td>0x7e9025c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_7</td>
    <td>0x7e9025cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_12_8</td>
    <td>0x7e9025d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_0</td>
    <td>0x7e9025d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_1</td>
    <td>0x7e9025d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_2</td>
    <td>0x7e9025dc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_3</td>
    <td>0x7e9025e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_4</td>
    <td>0x7e9025e4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_5</td>
    <td>0x7e9025e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_6</td>
    <td>0x7e9025ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_7</td>
    <td>0x7e9025f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_RAM_PACKET_13_8</td>
    <td>0x7e9025f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="HDMI_PACKET_FIFO_CTL">Register:HDMI_PACKET_FIFO_CTL (0x7e90211c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>HDMI_HORZA_MANUAL_HAP</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_MODE_REQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA1_MANUAL_VAL1</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0_MANUAL_VAL0</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_MASTER_SLAVE_N</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA_MANUAL_HAP</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA0_MANUAL_VAL0</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1_MANUAL_VAL1</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_MODE_ACTIVE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_USE_FULL</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_CAPTURE_POINTER</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_USE_PREDICTS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_ALWS_VERT_KEEPOUT</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_INV_CLK_XFR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_USE_PLL_LOCK</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_ALWS_REKEY_KEEPOUT</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_FIFO_RESET</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_IGN_VSYNC_PREDS</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_ENC_ONLY_WHEN_AUTH</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_RECENTER</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_ON_VB</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_RD_ADDR</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_POSTLN_AVOID</td>
    <td>8</td>
    <td>13</td>
    <td></td>
    <td>0x00003f00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_VB_CNT</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB1_MANUAL_VBP1</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_WR_ADDR</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB0_MANUAL_VBP0</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTB1_MANUAL_VBP1</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTB0_MANUAL_VBP0</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTB0_MANUAL_VSPO0</td>
    <td>9</td>
    <td>21</td>
    <td></td>
    <td>0x003ffe00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTB1_MANUAL_VSPO1</td>
    <td>9</td>
    <td>21</td>
    <td></td>
    <td>0x003ffe00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB1_MANUAL_VSPO1</td>
    <td>9</td>
    <td>21</td>
    <td></td>
    <td>0x003ffe00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTB0_MANUAL_VSPO0</td>
    <td>9</td>
    <td>21</td>
    <td></td>
    <td>0x003ffe00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB_MANUAL_HFP</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZB_MANUAL_HFP</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB_MANUAL_HSP</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZB_MANUAL_HSP</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZA_MANUAL_HPOL</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA1_MANUAL_VFP1</td>
    <td>13</td>
    <td>19</td>
    <td></td>
    <td>0x000fe000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1_MANUAL_VFP1</td>
    <td>13</td>
    <td>19</td>
    <td></td>
    <td>0x000fe000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0_MANUAL_VFP0</td>
    <td>13</td>
    <td>19</td>
    <td></td>
    <td>0x000fe000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_USE_EMPTY</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA0_MANUAL_VFP0</td>
    <td>13</td>
    <td>19</td>
    <td></td>
    <td>0x000fe000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA_MANUAL_HPOL</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_USE_POSTLN_AVOID</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_RECENTER_DONE</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZA_MANUAL_VPOL</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZA_MANUAL_VPOL</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_FIFO_CTL_ON_VB_DONE</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_MANUAL_FORMAT</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_UNDERFLOW</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_HSYNC_PHYST_EN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_EMPTY_MINUS</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_VSYNC_PHYST_EN</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_SCHEDULER_CONTROL_VSYNC_RESET_VAL</td>
    <td>18</td>
    <td>21</td>
    <td></td>
    <td>0x003c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_ALMOST_MT</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_OVERFLOW</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_FULL_MINUS</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA1_MANUAL_VSP1</td>
    <td>20</td>
    <td>24</td>
    <td></td>
    <td>0x01f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA0_MANUAL_VSP0</td>
    <td>20</td>
    <td>24</td>
    <td></td>
    <td>0x01f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_VERTA0_MANUAL_VSP0</td>
    <td>20</td>
    <td>24</td>
    <td></td>
    <td>0x01f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_DETECTED_HORZB_MANUAL_HBP</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_HORZB_MANUAL_HBP</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_VERTA1_MANUAL_VSP1</td>
    <td>20</td>
    <td>24</td>
    <td></td>
    <td>0x01f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_ALMOST_FULL</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_HOLD_RD</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DRFT_HOLD_WR</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DOMAIN_RESYNC_RD</td>
    <td>24</td>
    <td>26</td>
    <td></td>
    <td>0x07000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DOMAIN_WR_ADDR</td>
    <td>27</td>
    <td>29</td>
    <td></td>
    <td>0x38000000</td>
    <td></td>
  </tr>
  <tr>
    <td>HDMI_READ_POINTERS_DOMAIN_HALF_FULL</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="I2C0">I2C0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e205000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>I2C0_C</td>
    <td>0x7e205000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x00008701</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_S</td>
    <td>0x7e205004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000050</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_DLEN</td>
    <td>0x7e205008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_A</td>
    <td>0x7e20500c</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_FIFO</td>
    <td>0x7e205010</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_DIV</td>
    <td>0x7e205014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000005dc</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_DEL</td>
    <td>0x7e205018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00300030</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C0_CLKT</td>
    <td>0x7e20501c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="I2C1">I2C1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e804000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>I2C1_C</td>
    <td>0x7e804000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x00008701</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_S</td>
    <td>0x7e804004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000050</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_DLEN</td>
    <td>0x7e804008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_A</td>
    <td>0x7e80400c</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_FIFO</td>
    <td>0x7e804010</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_DIV</td>
    <td>0x7e804014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000005dc</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_DEL</td>
    <td>0x7e804018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00300030</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C1_CLKT</td>
    <td>0x7e80401c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="I2C2">I2C2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e805000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>I2C2_C</td>
    <td>0x7e805000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x00008701</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_S</td>
    <td>0x7e805004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000050</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_DLEN</td>
    <td>0x7e805008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_A</td>
    <td>0x7e80500c</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_FIFO</td>
    <td>0x7e805010</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_DIV</td>
    <td>0x7e805014</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000005dc</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_DEL</td>
    <td>0x7e805018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00300030</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C2_CLKT</td>
    <td>0x7e80501c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000040</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="I2C_SPI_SLV">I2C_SPI_SLV</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e214000</td></tr>
  <tr><th>id</th><td>0x73506783</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR</td>
    <td>0x7e214000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff3fff</td>
    <td>0x00120000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR</td>
    <td>0x7e214004</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_SLV</td>
    <td>0x7e214008</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR</td>
    <td>0x7e21400c</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR</td>
    <td>0x7e214010</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x00000012</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS</td>
    <td>0x7e214014</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0x00000492</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC</td>
    <td>0x7e214018</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS</td>
    <td>0x7e21401c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS</td>
    <td>0x7e214020</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR</td>
    <td>0x7e214024</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR</td>
    <td>0x7e214028</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_TDR</td>
    <td>0x7e21402c</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#I2C_SPI_SLV_VCSTAT">I2C_SPI_SLV_VCSTAT</a></td>
    <td>0x7e214030</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_HCTRL</td>
    <td>0x7e214034</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DEBUG1</td>
    <td>0x7e214038</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffffff</td>
    <td>0x0000000e</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DEBUG2</td>
    <td>0x7e21403c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0x00400000</td>
    <td></td>
  </tr>
</table>

<h2><a name="I2C_SPI_SLV_VCSTAT">Register:I2C_SPI_SLV_VCSTAT (0x7e214030)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_DATA</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DEBUG1_DATA</td>
    <td>0</td>
    <td>25</td>
    <td></td>
    <td>0x03ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_RXRIS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_VCSTAT_DATA</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_TXIFLSEL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_OE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_HCTRL_DATA</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DEBUG2_DATA</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_SLV_ADDR</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_TDR_DATA</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_RXIC</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_RXMIS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_RXIM</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXBUSY</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR_RXDMAE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXFE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_SPI</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_TXIC</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR_TXDMAE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_TXIM</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_TXMIS</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_TXRIS</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_UE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_BEIM</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_I2C</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DMACR_DMAONERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_BERIS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_BEIC</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_BEMIS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXFF</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_TXDMAPREQ</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_CPHA</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXFF</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_MIS_OEMIS</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RIS_OERIS</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_TXDMABREQ</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_ICR_OEIC</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_RXIFLSEL</td>
    <td>3</td>
    <td>5</td>
    <td></td>
    <td>0x00000038</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IMSC_OEIM</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_RXDMAPREQ</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_CPOL</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXFE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_RSR_RXDMABREQ</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXBUSY</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_ENSTAT</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_TXIFPSEL</td>
    <td>6</td>
    <td>8</td>
    <td></td>
    <td>0x000001c0</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_ENCTRL</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_BRK</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_OE</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_TXE</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_UE</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_RXE</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_IFLS_RXIFPSEL</td>
    <td>9</td>
    <td>11</td>
    <td></td>
    <td>0x00000e00</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_INV_RXF</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_TXFLEVEL</td>
    <td>10</td>
    <td>6</td>
    <td></td>
    <td>0x00000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXDMAPREQ</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_FR_RXFLEVEL</td>
    <td>11</td>
    <td>15</td>
    <td></td>
    <td>0x0000f800</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXDMABREQ</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_TESTFIFO</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_HOSTCTRLEN</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXDMAPREQ</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_CR_INV_TXF</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXDMABREQ</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXBUSY</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXFE</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXFF</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXFF</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXFE</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXBUSY</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_TXFLEVEL</td>
    <td>22</td>
    <td>26</td>
    <td></td>
    <td>0x07c00000</td>
    <td></td>
  </tr>
  <tr>
    <td>I2C_SPI_SLV_DR_RXFLEVEL</td>
    <td>27</td>
    <td>31</td>
    <td></td>
    <td>0xf8000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="IC0">IC0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e002000</td></tr>
  <tr><th>id</th><td>0x494e5445</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>IC0_C</td>
    <td>0x7e002000</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_S</td>
    <td>0x7e002004</td>
    <td>RO</td>
    <td>27</td>
    <td>0x073f073f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_SRC0</td>
    <td>0x7e002008</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_SRC1</td>
    <td>0x7e00200c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK0</td>
    <td>0x7e002010</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK1</td>
    <td>0x7e002014</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK2</td>
    <td>0x7e002018</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK3</td>
    <td>0x7e00201c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK4</td>
    <td>0x7e002020</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK5</td>
    <td>0x7e002024</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK6</td>
    <td>0x7e002028</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_MASK7</td>
    <td>0x7e00202c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_VADDR</td>
    <td>0x7e002030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffe00</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_WAKEUP</td>
    <td>0x7e002034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffe</td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_PROFILE</td>
    <td>0x7e002038</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE0</td>
    <td>0x7e002040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE1</td>
    <td>0x7e002044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE0_SET</td>
    <td>0x7e002048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE1_SET</td>
    <td>0x7e00204c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE0_CLR</td>
    <td>0x7e002050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC0_FORCE1_CLR</td>
    <td>0x7e002054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="IC1">IC1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e002800</td></tr>
  <tr><th>id</th><td>0x494e5445</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>IC1_C</td>
    <td>0x7e002800</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_S</td>
    <td>0x7e002804</td>
    <td>RO</td>
    <td>27</td>
    <td>0x073f073f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_SRC0</td>
    <td>0x7e002808</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_SRC1</td>
    <td>0x7e00280c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK0</td>
    <td>0x7e002810</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK1</td>
    <td>0x7e002814</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK2</td>
    <td>0x7e002818</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK3</td>
    <td>0x7e00281c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK4</td>
    <td>0x7e002820</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK5</td>
    <td>0x7e002824</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK6</td>
    <td>0x7e002828</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_MASK7</td>
    <td>0x7e00282c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x77777777</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_VADDR</td>
    <td>0x7e002830</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffe00</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_WAKEUP</td>
    <td>0x7e002834</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffe</td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_PROFILE</td>
    <td>0x7e002838</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE0</td>
    <td>0x7e002840</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE1</td>
    <td>0x7e002844</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE0_SET</td>
    <td>0x7e002848</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE1_SET</td>
    <td>0x7e00284c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE0_CLR</td>
    <td>0x7e002850</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>IC1_FORCE1_CLR</td>
    <td>0x7e002854</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="ISP">ISP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ea00000</td></tr>
  <tr><th>id</th><td>0x20697370</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>ISP_RC</td>
    <td>0x7ea00000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="JP">JP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e005000</td></tr>
  <tr><th>id</th><td>0x4a504547</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>JP_CTRL</td>
    <td>0x7e005000</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_ICST</td>
    <td>0x7e005004</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MCTRL</td>
    <td>0x7e005008</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_DCCTRL</td>
    <td>0x7e00500c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_CBA</td>
    <td>0x7e005010</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_NCB</td>
    <td>0x7e005014</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_SDA</td>
    <td>0x7e005018</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_NSB</td>
    <td>0x7e00501c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_SBO</td>
    <td>0x7e005020</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MOP</td>
    <td>0x7e005024</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_HADDR</td>
    <td>0x7e005028</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_HWDATA</td>
    <td>0x7e00502c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MADDR</td>
    <td>0x7e005030</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_MWDATA</td>
    <td>0x7e005034</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_OADDR</td>
    <td>0x7e005038</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_OWDATA</td>
    <td>0x7e00503c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_QADDR</td>
    <td>0x7e005040</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_QWDATA</td>
    <td>0x7e005044</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_QCTRL</td>
    <td>0x7e005048</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C0BA</td>
    <td>0x7e00504c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C1BA</td>
    <td>0x7e005050</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C2BA</td>
    <td>0x7e005054</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C0S</td>
    <td>0x7e005058</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C1S</td>
    <td>0x7e00505c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C2S</td>
    <td>0x7e005060</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C0W</td>
    <td>0x7e005064</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C1W</td>
    <td>0x7e005068</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>JP_C2W</td>
    <td>0x7e00506c</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="L1">L1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee02000</td></tr>
  <tr><th>id</th><td>0x4c314343</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL</td>
    <td>0x7ee02000</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY</td>
    <td>0x7ee02004</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000034af</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_FLUSH_S</td>
    <td>0x7ee02008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_FLUSH_E</td>
    <td>0x7ee0200c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RD_HITS</td>
    <td>0x7ee02040</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RD_MISSES</td>
    <td>0x7ee02044</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_BP_HITS</td>
    <td>0x7ee02048</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_BP_MISSES</td>
    <td>0x7ee0204c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RAS_PUSHES</td>
    <td>0x7ee02050</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RAS_POPS</td>
    <td>0x7ee02054</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_RAS_UNDERFLOW</td>
    <td>0x7ee02058</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL</td>
    <td>0x7ee02080</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY</td>
    <td>0x7ee02084</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0x000034af</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_FLUSH_S</td>
    <td>0x7ee02088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_FLUSH_E</td>
    <td>0x7ee0208c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffe0</td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RD_HITS</td>
    <td>0x7ee020c0</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RD_MISSES</td>
    <td>0x7ee020c4</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_BP_HITS</td>
    <td>0x7ee020c8</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_BP_MISSES</td>
    <td>0x7ee020cc</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RAS_PUSHES</td>
    <td>0x7ee020d0</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RAS_POPS</td>
    <td>0x7ee020d4</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_RAS_UNDERFLOW</td>
    <td>0x7ee020d8</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_CONTROL</td>
    <td>0x7ee02100</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_FLUSH_S</td>
    <td>0x7ee02104</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_FLUSH_E</td>
    <td>0x7ee02108</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0x3fffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY</td>
    <td>0x7ee0210c</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fff0fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_HITS</td>
    <td>0x7ee02140</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_SNOOPS</td>
    <td>0x7ee02144</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_MISSES</td>
    <td>0x7ee02148</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_RD_THRUS</td>
    <td>0x7ee0214c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_HITS</td>
    <td>0x7ee02150</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_SNOOPS</td>
    <td>0x7ee02154</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_MISSES</td>
    <td>0x7ee02158</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WR_THRUS</td>
    <td>0x7ee0215c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D0_WBACKS</td>
    <td>0x7ee02160</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_HITS</td>
    <td>0x7ee02180</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_SNOOPS</td>
    <td>0x7ee02184</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_MISSES</td>
    <td>0x7ee02188</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_RD_THRUS</td>
    <td>0x7ee0218c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_HITS</td>
    <td>0x7ee02190</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_SNOOPS</td>
    <td>0x7ee02194</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_MISSES</td>
    <td>0x7ee02198</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WR_THRUS</td>
    <td>0x7ee0219c</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D1_WBACKS</td>
    <td>0x7ee021a0</td>
    <td>RO</td>
    <td>0</td>
    <td>0000000000</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START0</td>
    <td>0x7ee02800</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END0</td>
    <td>0x7ee02804</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START1</td>
    <td>0x7ee02808</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END1</td>
    <td>0x7ee0280c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START2</td>
    <td>0x7ee02810</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END2</td>
    <td>0x7ee02814</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START3</td>
    <td>0x7ee02818</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END3</td>
    <td>0x7ee0281c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START4</td>
    <td>0x7ee02820</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END4</td>
    <td>0x7ee02824</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START5</td>
    <td>0x7ee02828</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END5</td>
    <td>0x7ee0282c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START6</td>
    <td>0x7ee02830</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END6</td>
    <td>0x7ee02834</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START7</td>
    <td>0x7ee02838</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_END7</td>
    <td>0x7ee0283c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#L1_L1_SANDBOX_PERI_BR">L1_L1_SANDBOX_PERI_BR</a></td>
    <td>0x7ee02840</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001f1f</td>
    <td>0x00000707</td>
    <td></td>
  </tr>
</table>

<h2><a name="L1_L1_SANDBOX_PERI_BR">Register:L1_L1_SANDBOX_PERI_BR (0x7ee02840)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START6_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START7_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START4_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_DISABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START5_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START0_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START3_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY0</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY0</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START1_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_PERI_BR_sandbox_bootrom</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c0_l2_priority</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START2_CTRL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC_DISABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_DISABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC0_FLUSH</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_START_FLUSH</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_START_FLUSH</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_ENABLE_STATS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_ENABLE_STATS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC1_FLUSH</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_BP_DISABLE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_BP_DISABLE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_CONTROL_DC_EN_STATS</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_RAS_DISABLE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_RAS_DISABLE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c0_uc_priority</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY1</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY1</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START2_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START4_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START3_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START5_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START1_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START6_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START0_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_CONTROL_DISABLE_VLINE</td>
    <td>5</td>
    <td>6</td>
    <td></td>
    <td>0x00000060</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_CONTROL_DISABLE_VLINE</td>
    <td>5</td>
    <td>6</td>
    <td></td>
    <td>0x00000060</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_START7_START_ADDR</td>
    <td>5</td>
    <td>29</td>
    <td></td>
    <td>0x3fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY2</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c0_per_priority</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_L1_SANDBOX_PERI_BR_sandbox_peri</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY2</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC1_PRIORITY_IC1_APRIORITY3</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_IC0_PRIORITY_IC0_APRIORITY3</td>
    <td>12</td>
    <td>15</td>
    <td></td>
    <td>0x0000f000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c1_l2_priority</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c1_uc_priority</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
  <tr>
    <td>L1_D_PRIORITY_c1_per_priority</td>
    <td>24</td>
    <td>27</td>
    <td></td>
    <td>0x0f000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="L2">L2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee01000</td></tr>
  <tr><th>id</th><td>0x4c324343</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>L2_CONT_OFF</td>
    <td>0x7ee01000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ff0c3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_FLUSH_STA</td>
    <td>0x7ee01004</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffe0</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_FLUSH_END</td>
    <td>0x7ee01008</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffe0</td>
    <td>0x0fffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_L2_ALIAS_EXCEPTION</td>
    <td>0x7ee01080</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_L2_ALIAS_EXCEPTION_ID</td>
    <td>0x7ee01084</td>
    <td>RO</td>
    <td></td>
    <td></td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_L2_ALIAS_EXCEPTION_ADDR</td>
    <td>0x7ee01088</td>
    <td>RO</td>
    <td></td>
    <td></td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_RD_HITS</td>
    <td>0x7ee01100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_RD_MISSES</td>
    <td>0x7ee01104</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_WR_HITS</td>
    <td>0x7ee01108</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#L2_WR_MISSES">L2_WR_MISSES</a></td>
    <td>0x7ee0110c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_WR_BACKS</td>
    <td>0x7ee01110</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_IN_FLIGHT</td>
    <td>0x7ee01114</td>
    <td>RO</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_STALLS</td>
    <td>0x7ee0111c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_TAG_STALLS</td>
    <td>0x7ee01120</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>L2_SD_STALLS</td>
    <td>0x7ee01124</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="L2_WR_MISSES">Register:L2_WR_MISSES (0x7ee0110c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_disable</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_no_wr_allocate</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush_mode</td>
    <td>3</td>
    <td>4</td>
    <td></td>
    <td>0x00000018</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_enable_stats</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_standby</td>
    <td>10</td>
    <td>11</td>
    <td></td>
    <td>0x00000c00</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush_flush_limit</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>L2_CONT_OFF_l2_flush_core_limit</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="MPHI">MPHI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e006000</td></tr>
  <tr><th>id</th><td>0x6d706869</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>MPHI_C0INDDA</td>
    <td>0x7e006000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB</td>
    <td>0x7e006004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C1INDDA</td>
    <td>0x7e006008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB</td>
    <td>0x7e00600c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C0INDS</td>
    <td>0x7e006010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C1INDS</td>
    <td>0x7e006014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF</td>
    <td>0x7e006018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF</td>
    <td>0x7e00601c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C0INDFS</td>
    <td>0x7e006020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_C1INDFS</td>
    <td>0x7e006024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_OUTDDA</td>
    <td>0x7e006028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB</td>
    <td>0x7e00602c</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_OUTDS</td>
    <td>0x7e006030</td>
    <td>RW</td>
    <td>31</td>
    <td>0x5fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_OUTDFS</td>
    <td>0x7e006034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_MINFS</td>
    <td>0x7e006038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS</td>
    <td>0x7e00603c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV</td>
    <td>0x7e006040</td>
    <td>RW</td>
    <td>9</td>
    <td>0x00000177</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MPHI_RXAXICFG">MPHI_RXAXICFG</a></td>
    <td>0x7e006044</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG</td>
    <td>0x7e006048</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_CTRL</td>
    <td>0x7e00604c</td>
    <td>RW</td>
    <td>32</td>
    <td>0x88031111</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT</td>
    <td>0x7e006050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf9111111</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_VERSION</td>
    <td>0x7e006054</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL</td>
    <td>0x7e006058</td>
    <td>RW</td>
    <td>21</td>
    <td>0x00111111</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF</td>
    <td>0x7e00605c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_HSINDS</td>
    <td>0x7e006060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_HSINDDA</td>
    <td>0x7e006064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_HSINDDB</td>
    <td>0x7e006068</td>
    <td>RW</td>
    <td>30</td>
    <td>0x2fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MPHI_HSINDFS</td>
    <td>0x7e00606c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0001</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="MPHI_RXAXICFG">Register:MPHI_RXAXICFG (0x7e006044)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MPHI_C1INDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td></td>
    <td>0x001fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDFS_DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_RX0DISC</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDFS_DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td></td>
    <td>0x001fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td></td>
    <td>0x001fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_RXAXICFG_RXNPRIO</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV_TXPROT</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG_TXNPRIO</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDS_WORDS</td>
    <td>0</td>
    <td>20</td>
    <td></td>
    <td>0x001fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDFS_DFIFOLVL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX0MEND</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDFS_DFIFOLVL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_LEVEL</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_HATVAL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_LEVEL</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDA_START</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_LENGTH</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG_TXPPRIO</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX0TEND</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_DIRECT</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV_RXPROT</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>MPHI_RXAXICFG_RXPPRIO</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_RX1DISC</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_AXIPRIV_HSPECEN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX1MEND</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_TXAXICFG_INTHRESH</td>
    <td>8</td>
    <td>16</td>
    <td></td>
    <td>0x0001ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_IMFOFLW</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_RXAXICFG_INTHRESH</td>
    <td>8</td>
    <td>16</td>
    <td></td>
    <td>0x0001ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_INVERT</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_WPTR</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_WPTR</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_EIGHTBIT</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_OMFUFLW</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX1TEND</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDFS_CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDFS_CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_HSDISC</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_TXEND</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDFS_CFIFOLVL</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_REQ_SOFT_RST</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_SOFT_RST_DNE</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTCTRL_HSDCOFLW</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX0DISC</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_RPTR</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_RPTR</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_HANDLE</td>
    <td>20</td>
    <td>27</td>
    <td></td>
    <td>0x0ff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td></td>
    <td>0x1fe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td></td>
    <td>0x1fe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td></td>
    <td>0x1fe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_HANDLE</td>
    <td>21</td>
    <td>28</td>
    <td></td>
    <td>0x1fe00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_RX1DISC</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_STBY</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_HSDCFOFLW</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_CHANNEL</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_OMFUFLW</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_MTERM</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_ORUN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_ORUN</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDDB_TENDINT</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_IMFOFLW</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_LENERR</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_OUTDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_HSDISC</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_VALID</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_MENDINT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_LENERR</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_LENERR</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_MENDINT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDCF_EMPTY</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_CTRL_ENABLE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MOUTFS_UFLOW</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_MINFS_OFLOW</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDCF_EMPTY</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDS_DISCARD</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDDB_MORUN</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDS_DISCARD</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_HSINDCF_EMPTY</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C0INDS_DISCARD</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_C1INDDB_MORUN</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>MPHI_INTSTAT_HSTEND</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="MS">MS</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e000000</td></tr>
  <tr><th>id</th><td>0x4d554c54</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>MS_SEMA_0</td>
    <td>0x7e000000</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_1</td>
    <td>0x7e000004</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_2</td>
    <td>0x7e000008</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_3</td>
    <td>0x7e00000c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_4</td>
    <td>0x7e000010</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#MS_SEMA_5">MS_SEMA_5</a></td>
    <td>0x7e000014</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_6</td>
    <td>0x7e000018</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_7</td>
    <td>0x7e00001c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_8</td>
    <td>0x7e000020</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_9</td>
    <td>0x7e000024</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_10</td>
    <td>0x7e000028</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_11</td>
    <td>0x7e00002c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_12</td>
    <td>0x7e000030</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_13</td>
    <td>0x7e000034</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_14</td>
    <td>0x7e000038</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_15</td>
    <td>0x7e00003c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_16</td>
    <td>0x7e000040</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_17</td>
    <td>0x7e000044</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_18</td>
    <td>0x7e000048</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_19</td>
    <td>0x7e00004c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_20</td>
    <td>0x7e000050</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_21</td>
    <td>0x7e000054</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_22</td>
    <td>0x7e000058</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_23</td>
    <td>0x7e00005c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_24</td>
    <td>0x7e000060</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_25</td>
    <td>0x7e000064</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_26</td>
    <td>0x7e000068</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_27</td>
    <td>0x7e00006c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_28</td>
    <td>0x7e000070</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_29</td>
    <td>0x7e000074</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_30</td>
    <td>0x7e000078</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_31</td>
    <td>0x7e00007c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_STATUS</td>
    <td>0x7e000080</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_IREQ_0</td>
    <td>0x7e000084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_IREQ_1</td>
    <td>0x7e000088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICSET_0</td>
    <td>0x7e000090</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICSET_1</td>
    <td>0x7e000094</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICCLR_0</td>
    <td>0x7e000098</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICCLR_1</td>
    <td>0x7e00009c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_0</td>
    <td>0x7e0000a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_1</td>
    <td>0x7e0000a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_2</td>
    <td>0x7e0000a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_3</td>
    <td>0x7e0000ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_4</td>
    <td>0x7e0000b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_5</td>
    <td>0x7e0000b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_6</td>
    <td>0x7e0000b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_7</td>
    <td>0x7e0000bc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_VPUSEMA_0</td>
    <td>0x7e0000c0</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MS_VPUSEMA_1</td>
    <td>0x7e0000c4</td>
    <td>RW</td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>MS_VPU_STAT</td>
    <td>0x7e0000c8</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ff00ff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="MS_SEMA_5">Register:MS_SEMA_5 (0x7e000014)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>MS_SEMA_20_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_3_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_21_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_VPU_STAT_VPU_STAT</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_VPUSEMA_1_VPUSEMA_1</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_0_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_26_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICCLR_0_ICCLR_0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_18_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_5_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_14_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_31_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_27_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICCLR_1_ICCLR_1</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_19_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_6_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_17_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_STATUS_STATUS</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_16_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_22_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_9_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_6_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_13_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_12_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_29_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_0_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_7_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICSET_1_ICSET_1</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_4_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_2_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_4_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_30_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_VPUSEMA_0_VPUSEMA_0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_25_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_5_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_10_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_11_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_24_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_8_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_23_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_7_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_1_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_3_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_15_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_IREQ_0_IREQ_0</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_ICSET_0_ICSET_0</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_2_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_SEMA_28_MASK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_MBOX_1_MBOX</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>MS_IREQ_1_IREQ_1</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="NU">NU</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e008000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>NU_HOSTIO_OF</td>
    <td>0x7e008000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="OTP">OTP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20f000</td></tr>
  <tr><th>id</th><td>0x206f7470</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>OTP_BOOTMODE_REG</td>
    <td>0x7e20f000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_CONFIG_REG</td>
    <td>0x7e20f004</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_CTRL_LO_REG</td>
    <td>0x7e20f008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_CTRL_HI_REG</td>
    <td>0x7e20f00c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_STATUS_REG</td>
    <td>0x7e20f010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_BITSEL_REG</td>
    <td>0x7e20f014</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_DATA_REG</td>
    <td>0x7e20f018</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_ADDR_REG</td>
    <td>0x7e20f01c</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_WRITE_DATA_READ_REG</td>
    <td>0x7e20f020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>OTP_INIT_STATUS_REG</td>
    <td>0x7e20f024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PCM">PCM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e203000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PCM_CS_A</td>
    <td>0x7e203000</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffe3ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_FIFO_A</td>
    <td>0x7e203004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A</td>
    <td>0x7e203008</td>
    <td>RW</td>
    <td>29</td>
    <td>0x1fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A</td>
    <td>0x7e20300c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#PCM_TXC_A">PCM_TXC_A</a></td>
    <td>0x7e203010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_DREQ_A</td>
    <td>0x7e203014</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7f7f7f7f</td>
    <td>0x10303020</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTEN_A</td>
    <td>0x7e203018</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A</td>
    <td>0x7e20301c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY</td>
    <td>0x7e203020</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003ffff7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="PCM_TXC_A">Register:PCM_TXC_A (0x7e203010)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2WID</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_TXW</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_RX</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2WID</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FSLEN</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_TXW</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_RXR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY_CLR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXON</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_RXR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXON</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_TXERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY_FLUSH</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_TXERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTSTC_A_RXERR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXCLR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_INTEN_A_RXERR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXCLR</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2POS</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY_RXLEVEL</td>
    <td>4</td>
    <td>9</td>
    <td></td>
    <td>0x000003f0</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2POS</td>
    <td>4</td>
    <td>13</td>
    <td></td>
    <td>0x00003ff0</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXTHR</td>
    <td>5</td>
    <td>6</td>
    <td></td>
    <td>0x00000060</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXTHR</td>
    <td>7</td>
    <td>8</td>
    <td></td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_TX</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_DMAEN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY_FLUSHED</td>
    <td>10</td>
    <td>15</td>
    <td></td>
    <td>0x0000fc00</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FLEN</td>
    <td>10</td>
    <td>19</td>
    <td></td>
    <td>0x000ffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXSYNC</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXSYNC</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2EN</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2EN</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXERR</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH2WEX</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH2WEX</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1WID</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_GRAY_RXFIFOLEVEL</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_RX_PANIC</td>
    <td>16</td>
    <td>22</td>
    <td></td>
    <td>0x007f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXERR</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1WID</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXW</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXR</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXD</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXD</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1POS</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1POS</td>
    <td>20</td>
    <td>29</td>
    <td></td>
    <td>0x3ff00000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FSI</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_TXE</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FSM</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXF</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_CLKI</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_RXSEX</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_CLKM</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_DREQ_A_TX_PANIC</td>
    <td>24</td>
    <td>30</td>
    <td></td>
    <td>0x7f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_SYNC</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FTXP</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_FRXP</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_CS_A_STBY</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_PDME</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_PDMN</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_MODE_A_CLK_DIS</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1EN</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_RXC_A_CH1WEX</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PCM_TXC_A_CH1WEX</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="PIARBCTL">PIARBCTL</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e80a000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td><a href="#PIARBCTL_CAM">PIARBCTL_CAM</a></td>
    <td>0x7e80a000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="PIARBCTL_CAM">Register:PIARBCTL_CAM (0x7e80a000)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>PIARBCTL_CAM_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="PIXELVALVE0">PIXELVALVE0</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e206000</td></tr>
  <tr><th>id</th><td>0x70697876</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PIXELVALVE0_C</td>
    <td>0x7e206000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VC</td>
    <td>0x7e206004</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007fffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VSYNCD_EVEN</td>
    <td>0x7e206008</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_HORZA</td>
    <td>0x7e20600c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_HORZB</td>
    <td>0x7e206010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTA</td>
    <td>0x7e206014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTB</td>
    <td>0x7e206018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTA_EVEN</td>
    <td>0x7e20601c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_VERTB_EVEN</td>
    <td>0x7e206020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_INTEN</td>
    <td>0x7e206024</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_INTSTAT</td>
    <td>0x7e206028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_STAT</td>
    <td>0x7e20602c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE0_DSI_HACT_ACT</td>
    <td>0x7e206030</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PIXELVALVE1">PIXELVALVE1</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e207000</td></tr>
  <tr><th>id</th><td>0x70697876</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PIXELVALVE1_C</td>
    <td>0x7e207000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VC</td>
    <td>0x7e207004</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007fffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VSYNCD_EVEN</td>
    <td>0x7e207008</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_HORZA</td>
    <td>0x7e20700c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_HORZB</td>
    <td>0x7e207010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTA</td>
    <td>0x7e207014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTB</td>
    <td>0x7e207018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTA_EVEN</td>
    <td>0x7e20701c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_VERTB_EVEN</td>
    <td>0x7e207020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_INTEN</td>
    <td>0x7e207024</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_INTSTAT</td>
    <td>0x7e207028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_STAT</td>
    <td>0x7e20702c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE1_DSI_HACT_ACT</td>
    <td>0x7e207030</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PIXELVALVE2">PIXELVALVE2</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e807000</td></tr>
  <tr><th>id</th><td>0x70697876</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PIXELVALVE2_C</td>
    <td>0x7e807000</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VC</td>
    <td>0x7e807004</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007fffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VSYNCD_EVEN</td>
    <td>0x7e807008</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_HORZA</td>
    <td>0x7e80700c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_HORZB</td>
    <td>0x7e807010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTA</td>
    <td>0x7e807014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTB</td>
    <td>0x7e807018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTA_EVEN</td>
    <td>0x7e80701c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_VERTB_EVEN</td>
    <td>0x7e807020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_INTEN</td>
    <td>0x7e807024</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_INTSTAT</td>
    <td>0x7e807028</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_STAT</td>
    <td>0x7e80702c</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PIXELVALVE2_DSI_HACT_ACT</td>
    <td>0x7e807030</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PM">PM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e100000</td></tr>
  <tr><th>id</th><td>0x0000706d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PM_GNRIC</td>
    <td>0x7e100000</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f1fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AUDIO</td>
    <td>0x7e100004</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fffff</td>
    <td>0x003000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_STATUS</td>
    <td>0x7e100018</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC</td>
    <td>0x7e10001c</td>
    <td>RW</td>
    <td>22</td>
    <td>0x00333333</td>
    <td>0x00000102</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS</td>
    <td>0x7e100020</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001777</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_WDOG</td>
    <td>0x7e100024</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS0</td>
    <td>0x7e100028</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS2</td>
    <td>0x7e10002c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS3</td>
    <td>0x7e100030</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS4</td>
    <td>0x7e100034</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0x0000001b</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS5</td>
    <td>0x7e100038</td>
    <td>RW</td>
    <td>7</td>
    <td>0x0000007f</td>
    <td>0x0000001b</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS6</td>
    <td>0x7e10003c</td>
    <td>RW</td>
    <td>9</td>
    <td>0x00000123</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM0</td>
    <td>0x7e100044</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM1</td>
    <td>0x7e100048</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CCP2TX</td>
    <td>0x7e10004c</td>
    <td>RW</td>
    <td>19</td>
    <td>0x0007ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI0</td>
    <td>0x7e100050</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI1</td>
    <td>0x7e100054</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_HDMI</td>
    <td>0x7e100058</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0x00080002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_USB</td>
    <td>0x7e10005c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PXLDO</td>
    <td>0x7e100060</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PXBG</td>
    <td>0x7e100064</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DFT</td>
    <td>0x7e100068</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SMPS</td>
    <td>0x7e10006c</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_XOSC</td>
    <td>0x7e100070</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SPAREW</td>
    <td>0x7e100074</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SPARER</td>
    <td>0x7e100078</td>
    <td>RO</td>
    <td>24</td>
    <td>0x00ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR</td>
    <td>0x7e10007c</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_STAT</td>
    <td>0x7e100080</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT</td>
    <td>0x7e100084</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN</td>
    <td>0x7e100088</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DUMMY</td>
    <td>0x7e1000fc</td>
    <td>RO</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#PM_IMAGE">PM_IMAGE</a></td>
    <td>0x7e100108</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f11ff</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX</td>
    <td>0x7e10010c</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f107f</td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC</td>
    <td>0x7e100110</td>
    <td>RW</td>
    <td>23</td>
    <td>0x007f107f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="PM_IMAGE">Register:PM_IMAGE (0x7e100108)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PM_DSI1_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AUDIO_APSM</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC_DRCFG</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM1_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADDRQ</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CCP2TX_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS5_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM0_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_USB_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DUMMY_ONE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI0_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PXBG_CTRL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_XOSC_USESEC</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS6_DRIVE</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SPARER_SPARE</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_HDMI_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SMPS_CTRLEN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PXLDO_CTRL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DFT_ALLOWAUDIOCKSTOP</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS2_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_PERI_A</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_WDOG_TIME</td>
    <td>0</td>
    <td>19</td>
    <td></td>
    <td>0x000fffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS0_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_POWUP</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS3_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SPAREW_SPARE</td>
    <td>0</td>
    <td>23</td>
    <td></td>
    <td>0x00ffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS4_DRIVE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM0_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM1_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI1_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADDRF</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_HDMI_LDOPD</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DFT_STOPALLCLOCKS</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI0_LDOLPEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CCP2TX_LDOEN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SMPS_RSTDR</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_POWOK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_SYSTEM_A</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_SMPS_UPEN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI1_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI0_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADDRH</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_HDMI_LDOCTRL</td>
    <td>2</td>
    <td>18</td>
    <td></td>
    <td>0x0007fffc</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM1_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CCP2TX_LDOCTRL</td>
    <td>2</td>
    <td>18</td>
    <td></td>
    <td>0x0007fffc</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_H264_I</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_ISPOW</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM0_LDOHPEN</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS5_HYST</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS4_HYST</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS0_HYST</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM0_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td></td>
    <td>0x001ffff8</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS3_HYST</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI1_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td></td>
    <td>0x001ffff8</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_CAM1_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td></td>
    <td>0x001ffff8</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS2_HYST</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_DSI0_LDOCTRL</td>
    <td>3</td>
    <td>20</td>
    <td></td>
    <td>0x001ffff8</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_MEMREP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_V3D_G</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS4_SPARE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_INTEN_ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS3_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC_WRCFG</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_STAT_ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_MRDONE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS2_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADWRQ</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_EVENT_ALERT_ARM_P</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS5_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS0_SLEW</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS4_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS0_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS3_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS5_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AVS_RSTDR_ROSC</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_ISFUNC</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADWRF</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS6_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS2_POWOK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_ARMRSTN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_PERIRSTN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADWRH</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_V3DRSTN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS5_I2CMODE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_RSTN</td>
    <td>6</td>
    <td>11</td>
    <td></td>
    <td>0x00000fc0</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_H264RSTN</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PADS6_PD</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC_SRCFG</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_ISPRSTN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADSRQ</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADSRF</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADSRH</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC_QRCFG</td>
    <td>12</td>
    <td>13</td>
    <td></td>
    <td>0x00003000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTS_HADPOR</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_ENAB</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GRAFX_CFG</td>
    <td>16</td>
    <td>22</td>
    <td></td>
    <td>0x007f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PXLDO_RSTOSCDR</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_IMAGE_CFG</td>
    <td>16</td>
    <td>22</td>
    <td></td>
    <td>0x007f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC_FRCFG</td>
    <td>16</td>
    <td>17</td>
    <td></td>
    <td>0x00030000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_GNRIC_CFG</td>
    <td>16</td>
    <td>22</td>
    <td></td>
    <td>0x007f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PROC_CFG</td>
    <td>16</td>
    <td>22</td>
    <td></td>
    <td>0x007f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_PXLDO_RSTPLLDR</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_HDMI_RSTDR</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_RSTC_HRCFG</td>
    <td>20</td>
    <td>21</td>
    <td></td>
    <td>0x00300000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AUDIO_CTRLEN</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>PM_AUDIO_RSTN</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="PRM">PRM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20d000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PRM_CS</td>
    <td>0x7e20d000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PRM_CV</td>
    <td>0x7e20d004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>PRM_SCC</td>
    <td>0x7e20d008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="PWM">PWM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20c000</td></tr>
  <tr><th>id</th><td>0x70776d30</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>PWM_CTL</td>
    <td>0x7e20c000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfbfbfff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA</td>
    <td>0x7e20c004</td>
    <td>RW</td>
    <td>13</td>
    <td>0x00001fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DMAC</td>
    <td>0x7e20c008</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ffff</td>
    <td>0x00000707</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_RNG1</td>
    <td>0x7e20c010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DAT1</td>
    <td>0x7e20c014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_FIF1</td>
    <td>0x7e20c018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_RNG2</td>
    <td>0x7e20c020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DAT2</td>
    <td>0x7e20c024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_RNG3</td>
    <td>0x7e20c030</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DAT3</td>
    <td>0x7e20c034</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#PWM_RNG4">PWM_RNG4</a></td>
    <td>0x7e20c040</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DAT4</td>
    <td>0x7e20c044</td>
    <td>RW</td>
    <td>0</td>
    <td>0000000000</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="PWM_RNG4">Register:PWM_RNG4 (0x7e20c040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN1</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DMAC_DREQ</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_FULL1</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE1</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_EMPT1</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL1</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_WERR1</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT1</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_RERR1</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO1</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA1</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF1</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO2</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO3</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_CLRF1</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN1</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_GAPO4</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_BERR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN2</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DMAC_PANIC</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_STA1</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE2</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL2</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_STA2</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT2</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_STA3</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA2</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_STA_STA4</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF2</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN2</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN3</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE3</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL3</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT3</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA3</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF3</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN3</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_PWEN4</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MODE4</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_RPTL4</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_SBIT4</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_POLA4</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_USEF4</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_DMAC_ENAB</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>PWM_CTL_MSEN4</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="RNG">RNG</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e104000</td></tr>
  <tr><th>id</th><td>0x20726e67</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>RNG_CTRL</td>
    <td>0x7e104000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_STATUS</td>
    <td>0x7e104004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_DATA</td>
    <td>0x7e104008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_FF_THRESHOLD</td>
    <td>0x7e10400c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>RNG_INT_MASK</td>
    <td>0x7e104010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="SCALER">SCALER</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e400000</td></tr>
  <tr><th>id</th><td>0x64647276</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL</td>
    <td>0x7e400000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT</td>
    <td>0x7e400004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPID</td>
    <td>0x7e400008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x64647276</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL</td>
    <td>0x7e40000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPPROF</td>
    <td>0x7e400010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPDITHER</td>
    <td>0x7e400014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPEOLN</td>
    <td>0x7e400018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLIST0</td>
    <td>0x7e400020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLIST1</td>
    <td>0x7e400024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLIST2</td>
    <td>0x7e400028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLSTAT</td>
    <td>0x7e40002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLACT0</td>
    <td>0x7e400030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLACT1</td>
    <td>0x7e400034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPLACT2</td>
    <td>0x7e400038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL0</td>
    <td>0x7e400040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND0</td>
    <td>0x7e400044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SCALER_DISPSTAT0">SCALER_DISPSTAT0</a></td>
    <td>0x7e400048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE0</td>
    <td>0x7e40004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL1</td>
    <td>0x7e400050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND1</td>
    <td>0x7e400054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT1</td>
    <td>0x7e400058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE1</td>
    <td>0x7e40005c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL2</td>
    <td>0x7e400060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBKGND2</td>
    <td>0x7e400064</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT2</td>
    <td>0x7e400068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPBASE2</td>
    <td>0x7e40006c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPALPHA2</td>
    <td>0x7e400070</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPGAMADR</td>
    <td>0x7e400078</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDOFFS</td>
    <td>0x7e400080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDCOEF0</td>
    <td>0x7e400084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDCOEF1</td>
    <td>0x7e400088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_OLEDCOEF2</td>
    <td>0x7e40008c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSLAVE0</td>
    <td>0x7e4000c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSLAVE1</td>
    <td>0x7e4000c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSLAVE2</td>
    <td>0x7e4000d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPGAMDAT</td>
    <td>0x7e4000e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="SCALER_DISPSTAT0">Register:SCALER_DISPSTAT0 (0x7e400048)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_PROF_IRQ</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_IRQ_EN</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_PANIC_CTRL</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP0_IRQ</td>
    <td>1</td>
    <td>31</td>
    <td></td>
    <td>0xfffffffe</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP1_IRQ</td>
    <td>2</td>
    <td>31</td>
    <td></td>
    <td>0xfffffffc</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP2_IRQ</td>
    <td>3</td>
    <td>31</td>
    <td></td>
    <td>0xfffffff8</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_IRQ</td>
    <td>4</td>
    <td>31</td>
    <td></td>
    <td>0xfffffff0</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_WR_IRQ</td>
    <td>5</td>
    <td>31</td>
    <td></td>
    <td>0xffffffe0</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_RD_IRQ</td>
    <td>6</td>
    <td>31</td>
    <td></td>
    <td>0xffffffc0</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_ERR_BIT2</td>
    <td>7</td>
    <td>31</td>
    <td></td>
    <td>0xffffff80</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_BUSY_STATUS</td>
    <td>8</td>
    <td>31</td>
    <td></td>
    <td>0xffffff00</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP0_STATUS</td>
    <td>8</td>
    <td>13</td>
    <td></td>
    <td>0x00003f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP1_IRQ_CTRL</td>
    <td>9</td>
    <td>10</td>
    <td></td>
    <td>0x00000600</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_Y_BUSY</td>
    <td>9</td>
    <td>31</td>
    <td></td>
    <td>0xfffffe00</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CB_BUSY</td>
    <td>10</td>
    <td>31</td>
    <td></td>
    <td>0xfffffc00</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CR_BUSY</td>
    <td>11</td>
    <td>31</td>
    <td></td>
    <td>0xfffff800</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP2_IRQ_CTRL</td>
    <td>11</td>
    <td>12</td>
    <td></td>
    <td>0x00001800</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_POSTED_STATUS</td>
    <td>12</td>
    <td>14</td>
    <td></td>
    <td>0x00007000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_ERR_BIT0</td>
    <td>14</td>
    <td>31</td>
    <td></td>
    <td>0xffffc000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DMA_ERR_BIT1</td>
    <td>15</td>
    <td>31</td>
    <td></td>
    <td>0xffff8000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_TILE_WID</td>
    <td>16</td>
    <td>17</td>
    <td></td>
    <td>0x00030000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP1_STATUS</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_POSTED_CTRL</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP3_MUX</td>
    <td>18</td>
    <td>19</td>
    <td></td>
    <td>0x000c0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP0_PANIC</td>
    <td>24</td>
    <td>25</td>
    <td></td>
    <td>0x03000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPSTAT_DSP2_STATUS</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_GT8_BURST</td>
    <td>24</td>
    <td>31</td>
    <td></td>
    <td>0xff000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_TWOD_SINGLE</td>
    <td>25</td>
    <td>31</td>
    <td></td>
    <td>0xfe000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_PROF_TYPE</td>
    <td>26</td>
    <td>27</td>
    <td></td>
    <td>0x0c000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP1_PANIC</td>
    <td>26</td>
    <td>27</td>
    <td></td>
    <td>0x0c000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_Y_NE_CTRL</td>
    <td>28</td>
    <td>31</td>
    <td></td>
    <td>0xf0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_DSP2_PANIC</td>
    <td>28</td>
    <td>29</td>
    <td></td>
    <td>0x30000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CB_NE_CTRL</td>
    <td>29</td>
    <td>31</td>
    <td></td>
    <td>0xe0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_VSCL_DIS</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_CR_NE_CTRL</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPECTRL_SECURE_MODE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SCALER_DISPCTRL_HVS_EN</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="SD">SD</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee00000</td></tr>
  <tr><th>id</th><td>0x5344434f</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SD_CS</td>
    <td>0x7ee00000</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SA</td>
    <td>0x7ee00004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SB</td>
    <td>0x7ee00008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfff001ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SC</td>
    <td>0x7ee0000c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7ff00f77</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_PT2</td>
    <td>0x7ee00010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_PT1</td>
    <td>0x7ee00014</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_IDL</td>
    <td>0x7ee00018</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_RTC</td>
    <td>0x7ee0001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_WTC</td>
    <td>0x7ee00020</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_RDC</td>
    <td>0x7ee00024</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_WDC</td>
    <td>0x7ee00028</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_RAC</td>
    <td>0x7ee0002c</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_CYC</td>
    <td>0x7ee00030</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_CMD</td>
    <td>0x7ee00034</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DAT</td>
    <td>0x7ee00038</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECSRT0</td>
    <td>0x7ee0003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECEND0</td>
    <td>0x7ee00040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECSRT1</td>
    <td>0x7ee00044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECEND1</td>
    <td>0x7ee00048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECSRT2</td>
    <td>0x7ee0004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECEND2</td>
    <td>0x7ee00050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECSRT3</td>
    <td>0x7ee00054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SECEND3</td>
    <td>0x7ee00058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SD_PHYC">SD_PHYC</a></td>
    <td>0x7ee00060</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01111111</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_MRT</td>
    <td>0x7ee00064</td>
    <td>RW</td>
    <td>9</td>
    <td>0x000001ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_TMC</td>
    <td>0x7ee0007c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffff73</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_RWC</td>
    <td>0x7ee00080</td>
    <td>RW</td>
    <td>32</td>
    <td>0x9fdf9f9f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_VAD</td>
    <td>0x7ee00084</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_VIN</td>
    <td>0x7ee00088</td>
    <td>RW</td>
    <td>32</td>
    <td>0x9113ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_MR</td>
    <td>0x7ee00090</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf0ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SD</td>
    <td>0x7ee00094</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf1f71fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SE</td>
    <td>0x7ee00098</td>
    <td>RW</td>
    <td>29</td>
    <td>0x13f3f73f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_VER</td>
    <td>0x7ee0009c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000009</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_STALL</td>
    <td>0x7ee000a0</td>
    <td>RW</td>
    <td>10</td>
    <td>0x000003ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_REORD</td>
    <td>0x7ee000a8</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_LAC</td>
    <td>0x7ee000ac</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_PRE</td>
    <td>0x7ee000b0</td>
    <td>RO</td>
    <td>28</td>
    <td>0x0fffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SD_SF</td>
    <td>0x7ee000b4</td>
    <td>RW</td>
    <td>30</td>
    <td>0x3fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_CARCRC</td>
    <td>0x7ee00100</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DMRCRC0</td>
    <td>0x7ee00104</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DMRCRC1</td>
    <td>0x7ee00108</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC0</td>
    <td>0x7ee0010c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC1</td>
    <td>0x7ee00110</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC2</td>
    <td>0x7ee00114</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC3</td>
    <td>0x7ee00118</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC4</td>
    <td>0x7ee0011c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC5</td>
    <td>0x7ee00120</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC6</td>
    <td>0x7ee00124</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC7</td>
    <td>0x7ee00128</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC8</td>
    <td>0x7ee0012c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC9</td>
    <td>0x7ee00130</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC10</td>
    <td>0x7ee00134</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC11</td>
    <td>0x7ee00138</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC12</td>
    <td>0x7ee0013c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC13</td>
    <td>0x7ee00140</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC14</td>
    <td>0x7ee00144</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQRCRC15</td>
    <td>0x7ee00148</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC0</td>
    <td>0x7ee0014c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC1</td>
    <td>0x7ee00150</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC2</td>
    <td>0x7ee00154</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC3</td>
    <td>0x7ee00158</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC4</td>
    <td>0x7ee0015c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC5</td>
    <td>0x7ee00160</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC6</td>
    <td>0x7ee00164</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC7</td>
    <td>0x7ee00168</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC8</td>
    <td>0x7ee0016c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC9</td>
    <td>0x7ee00170</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC10</td>
    <td>0x7ee00174</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC11</td>
    <td>0x7ee00178</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC12</td>
    <td>0x7ee0017c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC13</td>
    <td>0x7ee00180</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC14</td>
    <td>0x7ee00184</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SD_DQLCRC15</td>
    <td>0x7ee00188</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="SD_PHYC">Register:SD_PHYC (0x7ee00060)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SD_DQRCRC14_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC6_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DMRCRC0_LOW</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC15_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC1_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_RXVAL</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC12_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT0_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC4_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MRT_T_MRW</td>
    <td>0</td>
    <td>8</td>
    <td></td>
    <td>0x000001ff</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>SD_DQLCRC11_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC9_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC14_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC4_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC13_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC5_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC7_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT1_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_TMC_TSTCLK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC10_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC12_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CARCRC_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC7_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_STALL_CYCLES</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC0_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECEND0_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_SECEND3_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_SD_T_RCD</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>SD_SC_WL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>SD_SECSRT3_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PHYC_PHYRST</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SA_POWSAVE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PT2_T_INIT5</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0xfa0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC3_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SE_T_XSR</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td>0x28</td>
  </tr>
  <tr>
    <td>SD_MR_ADDR</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC5_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC2_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PT1_T_INIT1</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td>0x28</td>
  </tr>
  <tr>
    <td>SD_DQRCRC8_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC1_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECEND1_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_DMRCRC1_LOW</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC10_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT2_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SF_MDLL_CAL</td>
    <td>0</td>
    <td>8</td>
    <td></td>
    <td>0x000001ff</td>
    <td>0x12c</td>
  </tr>
  <tr>
    <td>SD_SECEND2_ADDR_LS</td>
    <td>0</td>
    <td>12</td>
    <td></td>
    <td>0x00001fff</td>
    <td>0xfff</td>
  </tr>
  <tr>
    <td>SD_CS_RESTRT</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_ID</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC0_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC11_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC15_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC3_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_COLBITS</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_DQLCRC9_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC13_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC6_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC8_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC2_FALL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_TMC_TS</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT1_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td></td>
    <td>0x00001ffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_EN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT0_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td></td>
    <td>0x00001ffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT3_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td></td>
    <td>0x00001ffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT2_ADDR_LS</td>
    <td>1</td>
    <td>12</td>
    <td></td>
    <td>0x00001ffe</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_DPD</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_ROWBITS</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_CS_STBY</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SC_T_WTR</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>SD_CS_PUSKIP</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PHYC_VREF_ENB</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SD_T_RPpb</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>SD_TMC_IPSEL</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_EIGHTBANK</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_SDTST</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_BANKLOW</td>
    <td>5</td>
    <td>6</td>
    <td></td>
    <td>0x00000060</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STATEN</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_RXOVR</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STOP</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_REORDER</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SA_CLKSTOP</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_PT1_T_INIT3</td>
    <td>8</td>
    <td>27</td>
    <td></td>
    <td>0x0fffff00</td>
    <td>0x13880</td>
  </tr>
  <tr>
    <td>SD_RWC_WRTVAL</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SA_PGEHLDE</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SC_T_WR</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td>0x6</td>
  </tr>
  <tr>
    <td>SD_SD_T_RAS</td>
    <td>8</td>
    <td>12</td>
    <td></td>
    <td>0x00001f00</td>
    <td>0xe</td>
  </tr>
  <tr>
    <td>SD_SB_INHIBIT_LA</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_WDATA</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SE_T_RTP</td>
    <td>8</td>
    <td>10</td>
    <td></td>
    <td>0x00000700</td>
    <td>0x3</td>
  </tr>
  <tr>
    <td>SD_PHYC_BIST_MODE</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_TMC_IPRD</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_SREF2RUN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_IDLE</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SF_POWSAV_T</td>
    <td>9</td>
    <td>18</td>
    <td></td>
    <td>0x0007fe00</td>
    <td>0x040</td>
  </tr>
  <tr>
    <td>SD_CS_DLLCAL</td>
    <td>10</td>
    <td>11</td>
    <td></td>
    <td>0x00000c00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SE_T_FAW</td>
    <td>12</td>
    <td>17</td>
    <td></td>
    <td>0x0003f000</td>
    <td>0x19</td>
  </tr>
  <tr>
    <td>SD_PHYC_IOB_TMODE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECEND0_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECEND3_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT0_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT1_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECEND1_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT2_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECSRT3_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SECEND2_ADDR_MS</td>
    <td>13</td>
    <td>31</td>
    <td></td>
    <td>0xffffe000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_CLKOFF</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_CS_SDUP</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_WRTOVR</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SA_PGEHLD_IDL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CARCRC_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DMRCRC1_HIGH</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC10_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC13_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC7_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC7_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_WRITE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC15_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_RDH_IDLE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC8_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC5_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC10_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC14_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC3_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC12_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC1_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC2_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC3_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC6_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC0_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_LASTCNT</td>
    <td>16</td>
    <td>20</td>
    <td></td>
    <td>0x001f0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC2_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SD_T_XP</td>
    <td>16</td>
    <td>18</td>
    <td></td>
    <td>0x00070000</td>
    <td>0x2</td>
  </tr>
  <tr>
    <td>SD_DQLCRC9_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC6_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SA_RFSH_T</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x30c</td>
  </tr>
  <tr>
    <td>SD_DQLCRC12_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC11_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_TMC_TSTPAT</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC4_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC11_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC14_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC13_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PHYC_MDLL_TMODE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC8_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC0_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC9_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DMRCRC0_HIGH</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQLCRC5_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC15_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_RDATA</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC1_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_DQRCRC4_RISE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_ASHDNE</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_SPLIT</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_DEL_KEEP</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_ASHDN_T</td>
    <td>19</td>
    <td>22</td>
    <td></td>
    <td>0x00780000</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>SD_SF_PGEHLD_T</td>
    <td>19</td>
    <td>28</td>
    <td></td>
    <td>0x1ff80000</td>
    <td>0x100</td>
  </tr>
  <tr>
    <td>SD_VIN_VIO</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SB_STBY_T</td>
    <td>20</td>
    <td>31</td>
    <td></td>
    <td>0xfff00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PHYC_CRC_EN</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SC_T_RRD</td>
    <td>20</td>
    <td>23</td>
    <td></td>
    <td>0x00f00000</td>
    <td>0x4</td>
  </tr>
  <tr>
    <td>SD_SD_T_RC</td>
    <td>20</td>
    <td>24</td>
    <td></td>
    <td>0x01f00000</td>
    <td>0x14</td>
  </tr>
  <tr>
    <td>SD_SE_RL</td>
    <td>20</td>
    <td>25</td>
    <td></td>
    <td>0x03f00000</td>
    <td>0x8</td>
  </tr>
  <tr>
    <td>SD_RWC_MARGIN</td>
    <td>22</td>
    <td>23</td>
    <td></td>
    <td>0x00c00000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_CS_EXCEPTION</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_CS_STALLING</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_PHYC_CRC_CLR</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_MULT</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SC_T_RFC</td>
    <td>24</td>
    <td>30</td>
    <td></td>
    <td>0x7f000000</td>
    <td>0x1e</td>
  </tr>
  <tr>
    <td>SD_RWC_MAXCNT</td>
    <td>24</td>
    <td>28</td>
    <td></td>
    <td>0x1f000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_RW</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_VIN_INT_EN</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SD_T_RPab</td>
    <td>28</td>
    <td>31</td>
    <td></td>
    <td>0xf0000000</td>
    <td>0xa</td>
  </tr>
  <tr>
    <td>SD_SE_RL_EN</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_SF_PHYHOLD</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_HI_Z</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_TIMEOUT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_RWC_RSTMAX</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SD_MR_DONE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SD_VIN_CLEAR</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="SH">SH</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e202000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SH_CMD</td>
    <td>0x7e202000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000cfff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_ARG</td>
    <td>0x7e202004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_TOUT</td>
    <td>0x7e202008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00a00000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CDIV</td>
    <td>0x7e20200c</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007ff</td>
    <td>0x000001fb</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP0</td>
    <td>0x7e202010</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP1</td>
    <td>0x7e202014</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP2</td>
    <td>0x7e202018</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP3</td>
    <td>0x7e20201c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS</td>
    <td>0x7e202020</td>
    <td>RW</td>
    <td>11</td>
    <td>0x000007f9</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_VDD</td>
    <td>0x7e202030</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM</td>
    <td>0x7e202034</td>
    <td>RW</td>
    <td>19</td>
    <td>0x0007ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SH_HCFG">SH_HCFG</a></td>
    <td>0x7e202038</td>
    <td>RW</td>
    <td>11</td>
    <td>0x0000073f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HBCT</td>
    <td>0x7e20203c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_DATA</td>
    <td>0x7e202040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HBLC</td>
    <td>0x7e202050</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="SH_HCFG">Register:SH_HCFG (0x7e202038)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SH_HCFG_REL_CMD_LINE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_STATE_MACHINE</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_COMMAND</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CDIV_CLOCKDIV</td>
    <td>0</td>
    <td>10</td>
    <td></td>
    <td>0x000007ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_ARG_ARGUMENT</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_DATA_DATA</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_DATA_FLAG</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_TOUT_TIME_OUT</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP2_CID_CSD</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP3_CID_CSD</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP0_CARD_STATUS</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_VDD_POWER_ON</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HBCT_BYTECOUNT</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HBLC_BLOCKCOUNT</td>
    <td>0</td>
    <td>8</td>
    <td></td>
    <td>0x000001ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_RSP1_CID_CSD</td>
    <td>0</td>
    <td>31</td>
    <td></td>
    <td>0xffffffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_WIDE_INT_BUS</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_WIDE_EXT_BUS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_FIFO_ERROR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_SLOW_CARD</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_CRC7_ERROR</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_FIFO_COUNT</td>
    <td>4</td>
    <td>8</td>
    <td></td>
    <td>0x000001f0</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_DATA_IRPT_EN</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_CRC16_ERROR</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_SDIO_IRPT_EN</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_CMD_TIME_OUT</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_READ_CMD</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_WRITE_CMD</td>
    <td>7</td>
    <td>8</td>
    <td></td>
    <td>0x00000180</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_REW_TIME_OUT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_BLOCK_IRPT_EN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_SDIO_IRPT</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_LONG_RESPONSE</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_WRITE_THRESHOLD</td>
    <td>9</td>
    <td>13</td>
    <td></td>
    <td>0x00003e00</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_BLOCK_IRPT</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_NO_RESPONSE</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HSTS_BUSY_IRPT</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_HCFG_BUSY_IRPT_EN</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_BUSY_CMD</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_FAIL_FLAG</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_EDM_READ_THRESHOLD</td>
    <td>14</td>
    <td>18</td>
    <td></td>
    <td>0x0007c000</td>
    <td></td>
  </tr>
  <tr>
    <td>SH_CMD_NEW_FLAG</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="SLIM">SLIM</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e210000</td></tr>
  <tr><th>id</th><td>0x736c696d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SLIM_CON</td>
    <td>0x7e210000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffff0ff</td>
    <td>0x000000c1</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_CON2</td>
    <td>0x7e210004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff008001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_STAT</td>
    <td>0x7e210008</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_FS</td>
    <td>0x7e21000c</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_EA0</td>
    <td>0x7e210010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff00ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_EA1</td>
    <td>0x7e210014</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_RX</td>
    <td>0x7e210020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_TX</td>
    <td>0x7e210024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC0</td>
    <td>0x7e210030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC1</td>
    <td>0x7e210034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC2</td>
    <td>0x7e210038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC3</td>
    <td>0x7e21003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC4</td>
    <td>0x7e210040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC5</td>
    <td>0x7e210044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC6</td>
    <td>0x7e210048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC7</td>
    <td>0x7e21004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC8</td>
    <td>0x7e210050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC9</td>
    <td>0x7e210054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_CON</td>
    <td>0x7e210080</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC_CON</td>
    <td>0x7e210084</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000fffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_MC_STAT</td>
    <td>0x7e210088</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC_STAT_0</td>
    <td>0x7e21008c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DMA_DC_STAT_1</td>
    <td>0x7e210090</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000f000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_MC_IN_CON</td>
    <td>0x7e210100</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000f1d</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_MC_IN_STAT</td>
    <td>0x7e210104</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_MC_OUT_CON</td>
    <td>0x7e210120</td>
    <td>RW</td>
    <td>7</td>
    <td>0x00000048</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_MC_OUT_STAT</td>
    <td>0x7e210124</td>
    <td>RW</td>
    <td>4</td>
    <td>0x00000008</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC0_PA0</td>
    <td>0x7e210200</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC0_PA1</td>
    <td>0x7e210204</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC0_CON</td>
    <td>0x7e210208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC0_STAT</td>
    <td>0x7e21020c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC0_PROT</td>
    <td>0x7e210210</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC1_PA0</td>
    <td>0x7e210220</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC1_PA1</td>
    <td>0x7e210224</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC1_CON</td>
    <td>0x7e210228</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC1_STAT</td>
    <td>0x7e21022c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC1_PROT</td>
    <td>0x7e210230</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC2_PA0</td>
    <td>0x7e210240</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC2_PA1</td>
    <td>0x7e210244</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC2_CON</td>
    <td>0x7e210248</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC2_STAT</td>
    <td>0x7e21024c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC2_PROT</td>
    <td>0x7e210250</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC3_PA0</td>
    <td>0x7e210260</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC3_PA1</td>
    <td>0x7e210264</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC3_CON</td>
    <td>0x7e210268</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC3_STAT</td>
    <td>0x7e21026c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC3_PROT</td>
    <td>0x7e210270</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC4_PA0</td>
    <td>0x7e210280</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC4_PA1</td>
    <td>0x7e210284</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC4_CON</td>
    <td>0x7e210288</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC4_STAT</td>
    <td>0x7e21028c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC4_PROT</td>
    <td>0x7e210290</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC5_PA0</td>
    <td>0x7e2102a0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC5_PA1</td>
    <td>0x7e2102a4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC5_CON</td>
    <td>0x7e2102a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC5_STAT</td>
    <td>0x7e2102ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC5_PROT</td>
    <td>0x7e2102b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC6_PA0</td>
    <td>0x7e2102c0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC6_PA1</td>
    <td>0x7e2102c4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC6_CON</td>
    <td>0x7e2102c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC6_STAT</td>
    <td>0x7e2102cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC6_PROT</td>
    <td>0x7e2102d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC7_PA0</td>
    <td>0x7e2102e0</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC7_PA1</td>
    <td>0x7e2102e4</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC7_CON</td>
    <td>0x7e2102e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC7_STAT</td>
    <td>0x7e2102ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC7_PROT</td>
    <td>0x7e2102f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC8_PA0</td>
    <td>0x7e210300</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC8_PA1</td>
    <td>0x7e210304</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC8_CON</td>
    <td>0x7e210308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC8_STAT</td>
    <td>0x7e21030c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC8_PROT</td>
    <td>0x7e210310</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC9_PA0</td>
    <td>0x7e210320</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff1f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC9_PA1</td>
    <td>0x7e210324</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffff3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC9_CON</td>
    <td>0x7e210328</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0070</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC9_STAT</td>
    <td>0x7e21032c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc0ff00c7</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SLIM_DCC9_PROT</td>
    <td>0x7e210330</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc001ffff</td>
    <td>0x000093a0</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="SMI">SMI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e600000</td></tr>
  <tr><th>id</th><td>0x534d4958</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SMI_CS</td>
    <td>0x7e600000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xff00ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_L</td>
    <td>0x7e600004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_A</td>
    <td>0x7e600008</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000033f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_D</td>
    <td>0x7e60000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0</td>
    <td>0x7e600010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0</td>
    <td>0x7e600014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1</td>
    <td>0x7e600018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1</td>
    <td>0x7e60001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2</td>
    <td>0x7e600020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2</td>
    <td>0x7e600024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3</td>
    <td>0x7e600028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3</td>
    <td>0x7e60002c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0x0101000c</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DC</td>
    <td>0x7e600030</td>
    <td>RW</td>
    <td>29</td>
    <td>0x11ffffff</td>
    <td>0x00c10820</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DCS</td>
    <td>0x7e600034</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DA</td>
    <td>0x7e600038</td>
    <td>RW</td>
    <td>10</td>
    <td>0x0000033f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DD</td>
    <td>0x7e60003c</td>
    <td>RW</td>
    <td>18</td>
    <td>0x0003ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SMI_FD">SMI_FD</a></td>
    <td>0x7e600040</td>
    <td>RW</td>
    <td>14</td>
    <td>0x00003f3f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="SMI_FD">Register:SMI_FD (0x7e600040)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SMI_DC_REQW</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_A_ADDR</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DCS_EANBLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DA_ADDR</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_RSTROBE</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_FD_FCNT</td>
    <td>0</td>
    <td>5</td>
    <td></td>
    <td>0x0000003f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DCS_START</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_DONE</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DCS_DONE</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_ACTIVE</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DCS_WRITE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_START</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_CLEAR</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_WRITE</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DC_REQR</td>
    <td>6</td>
    <td>11</td>
    <td></td>
    <td>0x00000fc0</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_PAD</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR0_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_RDREQ</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DA_WRITE</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_TEEN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR2_RPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_FD_FLVL</td>
    <td>8</td>
    <td>13</td>
    <td></td>
    <td>0x00003f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_A_DEVICE</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WPACE</td>
    <td>8</td>
    <td>14</td>
    <td></td>
    <td>0x00007f00</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_INTD</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_INTT</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_INTR</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_PVMODE</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DC_PANICW</td>
    <td>12</td>
    <td>17</td>
    <td></td>
    <td>0x0003f000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_SETERR</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_PXLDAT</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_RPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_EDREQ</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WPACEALL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_RHOLD</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DC_PANICR</td>
    <td>18</td>
    <td>23</td>
    <td></td>
    <td>0x00fc0000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WSWAP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_FSETUP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_MODE68</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WFORMAT</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW1_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR3_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DC_DMAP</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_RSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_PRDY</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSW0_WSETUP</td>
    <td>24</td>
    <td>29</td>
    <td></td>
    <td>0x3f000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_AFERR</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_CS_TXW</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_CS_RXR</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DC_DMAEN</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_TXD</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_CS_RXD</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SMI_DSR3_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW2_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR0_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW0_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR2_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSR1_RWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_TXE</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>SMI_DSW1_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_DSW3_WWIDTH</td>
    <td>30</td>
    <td>31</td>
    <td></td>
    <td>0xc0000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SMI_CS_RXF</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="SPI">SPI</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e204000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SPI_CS</td>
    <td>0x7e204000</td>
    <td>RW</td>
    <td>21</td>
    <td>0x001f07ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_FIFO</td>
    <td>0x7e204004</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SPI_CLK">SPI_CLK</a></td>
    <td>0x7e204008</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_DLEN</td>
    <td>0x7e20400c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_LTOH</td>
    <td>0x7e204010</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0x00000001</td>
    <td></td>
  </tr>
</table>

<h2><a name="SPI_CLK">Register:SPI_CLK (0x7e204008)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SPI_DLEN_LEN</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_FIFO_DATA</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CLK_CDIV</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_LTOH_TOH</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_CPHA</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_CPOL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_CLEAR</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_CSPOL</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_TA</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_DMAEN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_INTD</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_INTR</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_DONE</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_RXD</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_TXD</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_RXR</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td></td>
  </tr>
  <tr>
    <td>SPI_CS_RXF</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="ST">ST</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e003000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>ST_CS</td>
    <td>0x7e003000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>ST_CLO</td>
    <td>0x7e003004</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ST_CHI</td>
    <td>0x7e003008</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>ST_C0</td>
    <td>0x7e00300c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>ST_C1</td>
    <td>0x7e003010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>ST_C2</td>
    <td>0x7e003014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>ST_C3</td>
    <td>0x7e003018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="SYSAC">SYSAC</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e009000</td></tr>
  <tr><th>id</th><td>0x4152424d</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>SYSAC_HOST_PRIORITY</td>
    <td>0x7e009000</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_DBG_PRIORITY</td>
    <td>0x7e009004</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_HVSM_PRIORITY</td>
    <td>0x7e009008</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_V3D_PRIORITY</td>
    <td>0x7e00900c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_H264_PRIORITY</td>
    <td>0x7e009010</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_JPEG_PRIORITY</td>
    <td>0x7e009014</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_TRANS_PRIORITY</td>
    <td>0x7e009018</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_ISP_PRIORITY</td>
    <td>0x7e00901c</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_USB_PRIORITY</td>
    <td>0x7e009020</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL</td>
    <td>0x7e009040</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL</td>
    <td>0x7e009044</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL</td>
    <td>0x7e009048</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL</td>
    <td>0x7e00904c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC</td>
    <td>0x7e009050</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2</td>
    <td>0x7e009054</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER</td>
    <td>0x7e009058</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE</td>
    <td>0x7e00905c</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_DUMMY_STATUS</td>
    <td>0x7e009060</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#SYSAC_DMA_DREQ_CONTROL">SYSAC_DMA_DREQ_CONTROL</a></td>
    <td>0x7e009064</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER</td>
    <td>0x7e009068</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2>Unsupported defines</h2>
<table border="1">
  <tr>
    <th>define</th>
    <th>value</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT_RESET0x0</td>
    <td></td>
  </tr>
</table>
<h2><a name="SYSAC_DMA_DREQ_CONTROL">Register:SYSAC_DMA_DREQ_CONTROL (0x7e009064)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_JPEG_PRIORITY_N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_HVSM_PRIORITY_N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_ENABLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_TRANS_PRIORITY_N_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_HOST_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DUMMY_STATUS_IDLE</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_USB_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_HOLDOFF</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_DREQ_CONTROL_SMI_DISABLE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_H264_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_ISP_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_INCREMENT</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DBG_PRIORITY_PRIORITY</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_SPARE</td>
    <td>1</td>
    <td>3</td>
    <td></td>
    <td>0x0000000e</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_V3D_LIMITER_MAX_PRIORITY</td>
    <td>3</td>
    <td>7</td>
    <td></td>
    <td>0x000000f8</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_DREQ_CONTROL_DMA_DBG_PAUSE_OR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_HVSM_PRIORITY_P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_TRANS_PRIORITY_P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_JPEG_PRIORITY_P_PRIORITY</td>
    <td>4</td>
    <td>7</td>
    <td></td>
    <td>0x000000f0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_L2_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_PERI_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_LITE_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>SYSAC_SRC_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_L2_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_PER_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_UC_ARBITER_CONTROL_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>SYSAC_DMA_ARBITER_CONTROL_UC_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="TB">TB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20b000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>TB_TASK</td>
    <td>0x7e20b000</td>
    <td>RW</td>
    <td>17</td>
    <td>0x0001ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_ADDR</td>
    <td>0x7e20b000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_PARAM1</td>
    <td>0x7e20b004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_PARAM2</td>
    <td>0x7e20b008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_PARAM3</td>
    <td>0x7e20b00c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TB_TASK_STATUS">TB_TASK_STATUS</a></td>
    <td>0x7e20b080</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_RXDATA1</td>
    <td>0x7e20b084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_RXDATA2</td>
    <td>0x7e20b088</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_TXTCLR</td>
    <td>0x7e20b0f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_HDMI</td>
    <td>0x7e20b100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PCM</td>
    <td>0x7e20b200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_HOST</td>
    <td>0x7e20b300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PRINTER_CTRL</td>
    <td>0x7e20b400</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000fff3</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PRINTER_DATA</td>
    <td>0x7e20b404</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_ADDR</td>
    <td>0x7e20b500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT</td>
    <td>0x7e20b504</td>
    <td>RW</td>
    <td>32</td>
    <td>0x800007ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_SECURE_MODE</td>
    <td>0x7e20b508</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_STATUS</td>
    <td>0x7e20b50c</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG</td>
    <td>0x7e20b800</td>
    <td>RW</td>
    <td>32</td>
    <td>0xbfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_TMS</td>
    <td>0x7e20b804</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_TDI</td>
    <td>0x7e20b808</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_TDO</td>
    <td>0x7e20b80c</td>
    <td>RO</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_BITCNT</td>
    <td>0x7e20b810</td>
    <td>RW</td>
    <td>6</td>
    <td>0x0000003f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_PORTEN</td>
    <td>0x7e20b814</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="TB_TASK_STATUS">Register:TB_TASK_STATUS (0x7e20b080)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TB_BOOT_STATUS_CPRMAN_PROGRAMMED</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_SECURE_MODE_JTAG_SECURE</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_SBITS</td>
    <td>0</td>
    <td>4</td>
    <td></td>
    <td>0x0000001f</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_NUM</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_FAST_OPT</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PRINTER_CTRL_OFFSET</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_EIGHT_BANK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_FPGA</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_TCL_SIM</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_ELPIDA</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_PRINTER_CTRL_TASKNO</td>
    <td>4</td>
    <td>15</td>
    <td></td>
    <td>0x0000fff0</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_SDC_BEHAV_PHY</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_NO_PRINT</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_OUT_MS</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_BOOT_HALT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_INV_CLK</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TMS_RISE</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_BANK_MODE</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TDI_RISE</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_DONT_SET_VPU_CLK</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TDO_RISE</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_ENABLE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_D_HOLD</td>
    <td>12</td>
    <td>13</td>
    <td></td>
    <td>0x00003000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_TRSTN</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_TASK_TEXT_FLAG</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_SPEED</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_BITCNT</td>
    <td>23</td>
    <td>29</td>
    <td></td>
    <td>0x3f800000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_JTB_CONFIG_BUSY</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
  <tr>
    <td>TB_BOOT_OPT_TB_PRESENT</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="TE">TE</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e20e000</td></tr>
  <tr><th>id</th><td>0x00746563</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>TE_0C</td>
    <td>0x7e20e000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_0VSWIDTH</td>
    <td>0x7e20e004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_0TIMER</td>
    <td>0x7e20e008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_1C</td>
    <td>0x7e20e00c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_1VSWIDTH</td>
    <td>0x7e20e010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_1TIMER</td>
    <td>0x7e20e014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_2C</td>
    <td>0x7e20e018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_2VSWIDTH</td>
    <td>0x7e20e01c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TE_2TIMER</td>
    <td>0x7e20e020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="TS">TS</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e212000</td></tr>
  <tr><th>id</th><td>0x7473656e</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>TS_TSENSCTL</td>
    <td>0x7e212000</td>
    <td>RW</td>
    <td>27</td>
    <td>0x07ffffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TS_TSENSSTAT">TS_TSENSSTAT</a></td>
    <td>0x7e212004</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="TS_TSENSSTAT">Register:TS_TSENSSTAT (0x7e212004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TS_TSENSCTL_PRWDW</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSSTAT_DATA</td>
    <td>0</td>
    <td>9</td>
    <td></td>
    <td>0x000003ff</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_RSTB</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_CTRL</td>
    <td>2</td>
    <td>4</td>
    <td></td>
    <td>0x0000001c</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_EN_INT</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_DIRECT</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_CLR_INT</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_THOLD</td>
    <td>8</td>
    <td>17</td>
    <td></td>
    <td>0x0003ff00</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSSTAT_VALID</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSSTAT_INTERUPT</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_RSTDELAY</td>
    <td>18</td>
    <td>25</td>
    <td></td>
    <td>0x03fc0000</td>
    <td></td>
  </tr>
  <tr>
    <td>TS_TSENSCTL_REGULEN</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td></td>
  </tr>
</table>
<hr/>
<h1><a name="TXP">TXP</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e004000</td></tr>
  <tr><th>id</th><td>0x20763374</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>TXP_DST_PTR</td>
    <td>0x7e004000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffffe</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_DST_PITCH</td>
    <td>0x7e004004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xfffffff0</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_DIM</td>
    <td>0x7e004008</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fff0fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#TXP_CTRL">TXP_CTRL</a></td>
    <td>0x7e00400c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_PROGRESS</td>
    <td>0x7e004010</td>
    <td>RO</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_XTRA</td>
    <td>0x7e004018</td>
    <td>RW</td>
    <td>1</td>
    <td>0x00000001</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="TXP_CTRL">Register:TXP_CTRL (0x7e00400c)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>TXP_XTRA_NOSTBY</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_PROGRESS_LINES</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_GO</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_DIM_WIDTH</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TXP_CTRL_BUSY</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_EI</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_FIELD</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_TEST_MODE</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_TFORMAT</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_TRANSPOSE</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_LINEAR_UTILE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_FORMAT</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_ALPHA_INVERT</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_DITHER</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_ABORT</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_VSTART_AT_EOF</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_DIM_HEIGHT</td>
    <td>16</td>
    <td>27</td>
    <td></td>
    <td>0x0fff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TXP_CTRL_BWE</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td>0xf</td>
  </tr>
  <tr>
    <td>TXP_CTRL_ALPHA_ENABLE</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td></td>
  </tr>
  <tr>
    <td>TXP_CTRL_POWERDOWN</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>TXP_CTRL_VERSION</td>
    <td>22</td>
    <td>23</td>
    <td></td>
    <td>0x00c00000</td>
    <td>0x1</td>
  </tr>
  <tr>
    <td>TXP_CTRL_PILOT</td>
    <td>24</td>
    <td>31</td>
    <td></td>
    <td>0xff000000</td>
    <td>0x54</td>
  </tr>
</table>
<hr/>
<h1><a name="USB">USB</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e980000</td></tr>
  <tr><th>id</th><td>0x75736230</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>USB_GOTGCTL</td>
    <td>0x7e980000</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000f0f03</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GOTGINT</td>
    <td>0x7e980004</td>
    <td>RW</td>
    <td>20</td>
    <td>0x000e0304</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GAHBCFG</td>
    <td>0x7e980008</td>
    <td>RW</td>
    <td>9</td>
    <td>0x000001bf</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GUSBCFG</td>
    <td>0x7e98000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xe3ffbfff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GRSTCTL</td>
    <td>0x7e980010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xc00007ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GINTSTS</td>
    <td>0x7e980014</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GINTMSK</td>
    <td>0x7e980018</td>
    <td>RW</td>
    <td>32</td>
    <td>0xf77effff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GRXSTSR</td>
    <td>0x7e98001c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GRXSTSP</td>
    <td>0x7e980020</td>
    <td>RW</td>
    <td>25</td>
    <td>0x01ffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GRXFSIZ</td>
    <td>0x7e980024</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ</td>
    <td>0x7e980028</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GNPTXSTS</td>
    <td>0x7e98002c</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GI2CCTL</td>
    <td>0x7e980030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xdfffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL</td>
    <td>0x7e980034</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8e7f3fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GGPIO</td>
    <td>0x7e980038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GUID</td>
    <td>0x7e98003c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GSNPSID</td>
    <td>0x7e980040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GHWCFG1</td>
    <td>0x7e980044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GHWCFG2</td>
    <td>0x7e980048</td>
    <td>RW</td>
    <td>31</td>
    <td>0x7fcfffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GHWCFG3</td>
    <td>0x7e98004c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffff0fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GHWCFG4</td>
    <td>0x7e980050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffc03f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GLPMCFG</td>
    <td>0x7e980054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GAXIDEV</td>
    <td>0x7e980054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GMDIOCSR</td>
    <td>0x7e980080</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GMDIOGEN</td>
    <td>0x7e980084</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_GVBUSDRV</td>
    <td>0x7e980088</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HPTXFSIZ</td>
    <td>0x7e980100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF1</td>
    <td>0x7e980104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ1</td>
    <td>0x7e980104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ2</td>
    <td>0x7e980108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF2</td>
    <td>0x7e980108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF3</td>
    <td>0x7e98010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ3</td>
    <td>0x7e98010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF4</td>
    <td>0x7e980110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ4</td>
    <td>0x7e980110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ5</td>
    <td>0x7e980114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF5</td>
    <td>0x7e980114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF6</td>
    <td>0x7e980118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ6</td>
    <td>0x7e980118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF7</td>
    <td>0x7e98011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ7</td>
    <td>0x7e98011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF8</td>
    <td>0x7e980120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ8</td>
    <td>0x7e980120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF9</td>
    <td>0x7e980124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ9</td>
    <td>0x7e980124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ10</td>
    <td>0x7e980128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF10</td>
    <td>0x7e980128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF11</td>
    <td>0x7e98012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ11</td>
    <td>0x7e98012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF12</td>
    <td>0x7e980130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ12</td>
    <td>0x7e980130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ13</td>
    <td>0x7e980134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF13</td>
    <td>0x7e980134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ14</td>
    <td>0x7e980138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF14</td>
    <td>0x7e980138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTXF15</td>
    <td>0x7e98013c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DPTXFSIZ15</td>
    <td>0x7e98013c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCFG</td>
    <td>0x7e980400</td>
    <td>RW</td>
    <td>3</td>
    <td>0x00000007</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HFIR</td>
    <td>0x7e980404</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HFNUM</td>
    <td>0x7e980408</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HPTXSTS</td>
    <td>0x7e980410</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HAINT</td>
    <td>0x7e980414</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HAINTMSK</td>
    <td>0x7e980418</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HPRT</td>
    <td>0x7e980440</td>
    <td>RW</td>
    <td>19</td>
    <td>0x0007fdff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR0</td>
    <td>0x7e980500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT0</td>
    <td>0x7e980504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT0</td>
    <td>0x7e980508</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK0</td>
    <td>0x7e98050c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0</td>
    <td>0x7e980510</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA0</td>
    <td>0x7e980514</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR1</td>
    <td>0x7e980520</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT1</td>
    <td>0x7e980524</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT1</td>
    <td>0x7e980528</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK1</td>
    <td>0x7e98052c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ1</td>
    <td>0x7e980530</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA1</td>
    <td>0x7e980534</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR2</td>
    <td>0x7e980540</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT2</td>
    <td>0x7e980544</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT2</td>
    <td>0x7e980548</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK2</td>
    <td>0x7e98054c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ2</td>
    <td>0x7e980550</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA2</td>
    <td>0x7e980554</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR3</td>
    <td>0x7e980560</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT3</td>
    <td>0x7e980564</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT3</td>
    <td>0x7e980568</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK3</td>
    <td>0x7e98056c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ3</td>
    <td>0x7e980570</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA3</td>
    <td>0x7e980574</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR4</td>
    <td>0x7e980580</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT4</td>
    <td>0x7e980584</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT4</td>
    <td>0x7e980588</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK4</td>
    <td>0x7e98058c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ4</td>
    <td>0x7e980590</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA4</td>
    <td>0x7e980594</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR5</td>
    <td>0x7e9805a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT5</td>
    <td>0x7e9805a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT5</td>
    <td>0x7e9805a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK5</td>
    <td>0x7e9805ac</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ5</td>
    <td>0x7e9805b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA5</td>
    <td>0x7e9805b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR6</td>
    <td>0x7e9805c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT6</td>
    <td>0x7e9805c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT6</td>
    <td>0x7e9805c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK6</td>
    <td>0x7e9805cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ6</td>
    <td>0x7e9805d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA6</td>
    <td>0x7e9805d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCCHAR7</td>
    <td>0x7e9805e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCSPLT7</td>
    <td>0x7e9805e4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINT7</td>
    <td>0x7e9805e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCINTMSK7</td>
    <td>0x7e9805ec</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCTSIZ7</td>
    <td>0x7e9805f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_HCDMA7</td>
    <td>0x7e9805f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DCFG</td>
    <td>0x7e980800</td>
    <td>RW</td>
    <td>26</td>
    <td>0x03fc1ff7</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DCTL</td>
    <td>0x7e980804</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000efff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DSTS</td>
    <td>0x7e980808</td>
    <td>RW</td>
    <td>22</td>
    <td>0x003fff0f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPMSK</td>
    <td>0x7e980810</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPMSK</td>
    <td>0x7e980814</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DAINT</td>
    <td>0x7e980818</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DAINTMSK</td>
    <td>0x7e98081c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR1</td>
    <td>0x7e980820</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR2</td>
    <td>0x7e980824</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DVBUSDIS</td>
    <td>0x7e980828</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DVBUSPULSE</td>
    <td>0x7e98082c</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR3</td>
    <td>0x7e980830</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTHRCTL</td>
    <td>0x7e980830</td>
    <td>RW</td>
    <td>28</td>
    <td>0x0fff0fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPEMPMSK</td>
    <td>0x7e980834</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTKNQR4</td>
    <td>0x7e980834</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0</td>
    <td>0x7e980900</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT0</td>
    <td>0x7e980908</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0</td>
    <td>0x7e980910</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA0</td>
    <td>0x7e980914</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS0</td>
    <td>0x7e980918</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB0</td>
    <td>0x7e980918</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL1</td>
    <td>0x7e980920</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT1</td>
    <td>0x7e980928</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ1</td>
    <td>0x7e980930</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA1</td>
    <td>0x7e980934</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS1</td>
    <td>0x7e980938</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB1</td>
    <td>0x7e980938</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL2</td>
    <td>0x7e980940</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT2</td>
    <td>0x7e980948</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ2</td>
    <td>0x7e980950</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA2</td>
    <td>0x7e980954</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB2</td>
    <td>0x7e980958</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS2</td>
    <td>0x7e980958</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL3</td>
    <td>0x7e980960</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT3</td>
    <td>0x7e980968</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ3</td>
    <td>0x7e980970</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA3</td>
    <td>0x7e980974</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS3</td>
    <td>0x7e980978</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB3</td>
    <td>0x7e980978</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL4</td>
    <td>0x7e980980</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT4</td>
    <td>0x7e980988</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ4</td>
    <td>0x7e980990</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA4</td>
    <td>0x7e980994</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS4</td>
    <td>0x7e980998</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB4</td>
    <td>0x7e980998</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL5</td>
    <td>0x7e9809a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT5</td>
    <td>0x7e9809a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ5</td>
    <td>0x7e9809b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA5</td>
    <td>0x7e9809b4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB5</td>
    <td>0x7e9809b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS5</td>
    <td>0x7e9809b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL6</td>
    <td>0x7e9809c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT6</td>
    <td>0x7e9809c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ6</td>
    <td>0x7e9809d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA6</td>
    <td>0x7e9809d4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB6</td>
    <td>0x7e9809d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS6</td>
    <td>0x7e9809d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL7</td>
    <td>0x7e9809e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT7</td>
    <td>0x7e9809e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ7</td>
    <td>0x7e9809f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA7</td>
    <td>0x7e9809f4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS7</td>
    <td>0x7e9809f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB7</td>
    <td>0x7e9809f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL8</td>
    <td>0x7e980a00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT8</td>
    <td>0x7e980a08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ8</td>
    <td>0x7e980a10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA8</td>
    <td>0x7e980a14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS8</td>
    <td>0x7e980a18</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB8</td>
    <td>0x7e980a18</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL9</td>
    <td>0x7e980a20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT9</td>
    <td>0x7e980a28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ9</td>
    <td>0x7e980a30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA9</td>
    <td>0x7e980a34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB9</td>
    <td>0x7e980a38</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS9</td>
    <td>0x7e980a38</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL10</td>
    <td>0x7e980a40</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT10</td>
    <td>0x7e980a48</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ10</td>
    <td>0x7e980a50</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA10</td>
    <td>0x7e980a54</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB10</td>
    <td>0x7e980a58</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS10</td>
    <td>0x7e980a58</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL11</td>
    <td>0x7e980a60</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT11</td>
    <td>0x7e980a68</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ11</td>
    <td>0x7e980a70</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA11</td>
    <td>0x7e980a74</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB11</td>
    <td>0x7e980a78</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS11</td>
    <td>0x7e980a78</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL12</td>
    <td>0x7e980a80</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT12</td>
    <td>0x7e980a88</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ12</td>
    <td>0x7e980a90</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA12</td>
    <td>0x7e980a94</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB12</td>
    <td>0x7e980a98</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS12</td>
    <td>0x7e980a98</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL13</td>
    <td>0x7e980aa0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT13</td>
    <td>0x7e980aa8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ13</td>
    <td>0x7e980ab0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA13</td>
    <td>0x7e980ab4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS13</td>
    <td>0x7e980ab8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB13</td>
    <td>0x7e980ab8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL14</td>
    <td>0x7e980ac0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT14</td>
    <td>0x7e980ac8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ14</td>
    <td>0x7e980ad0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA14</td>
    <td>0x7e980ad4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB14</td>
    <td>0x7e980ad8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS14</td>
    <td>0x7e980ad8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPCTL15</td>
    <td>0x7e980ae0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPINT15</td>
    <td>0x7e980ae8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ15</td>
    <td>0x7e980af0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMA15</td>
    <td>0x7e980af4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DIEPDMAB15</td>
    <td>0x7e980af8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DTXFSTS15</td>
    <td>0x7e980af8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0</td>
    <td>0x7e980b00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT0</td>
    <td>0x7e980b08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0</td>
    <td>0x7e980b10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA0</td>
    <td>0x7e980b14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB4</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB2</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB1</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB7</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB3</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB15</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB11</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB0</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB14</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB8</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB10</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB13</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB5</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB6</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB9</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMAB12</td>
    <td>0x7e980b1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL1</td>
    <td>0x7e980b20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT1</td>
    <td>0x7e980b28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ1</td>
    <td>0x7e980b30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA1</td>
    <td>0x7e980b34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL2</td>
    <td>0x7e980b40</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT2</td>
    <td>0x7e980b48</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ2</td>
    <td>0x7e980b50</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA2</td>
    <td>0x7e980b54</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL3</td>
    <td>0x7e980b60</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT3</td>
    <td>0x7e980b68</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ3</td>
    <td>0x7e980b70</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA3</td>
    <td>0x7e980b74</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL4</td>
    <td>0x7e980b80</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT4</td>
    <td>0x7e980b88</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ4</td>
    <td>0x7e980b90</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA4</td>
    <td>0x7e980b94</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL5</td>
    <td>0x7e980ba0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT5</td>
    <td>0x7e980ba8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ5</td>
    <td>0x7e980bb0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA5</td>
    <td>0x7e980bb4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL6</td>
    <td>0x7e980bc0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT6</td>
    <td>0x7e980bc8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ6</td>
    <td>0x7e980bd0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA6</td>
    <td>0x7e980bd4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL7</td>
    <td>0x7e980be0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT7</td>
    <td>0x7e980be8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ7</td>
    <td>0x7e980bf0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA7</td>
    <td>0x7e980bf4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL8</td>
    <td>0x7e980c00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT8</td>
    <td>0x7e980c08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ8</td>
    <td>0x7e980c10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA8</td>
    <td>0x7e980c14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL9</td>
    <td>0x7e980c20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT9</td>
    <td>0x7e980c28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ9</td>
    <td>0x7e980c30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA9</td>
    <td>0x7e980c34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL10</td>
    <td>0x7e980c40</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT10</td>
    <td>0x7e980c48</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ10</td>
    <td>0x7e980c50</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA10</td>
    <td>0x7e980c54</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL11</td>
    <td>0x7e980c60</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT11</td>
    <td>0x7e980c68</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ11</td>
    <td>0x7e980c70</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA11</td>
    <td>0x7e980c74</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL12</td>
    <td>0x7e980c80</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT12</td>
    <td>0x7e980c88</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ12</td>
    <td>0x7e980c90</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA12</td>
    <td>0x7e980c94</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL13</td>
    <td>0x7e980ca0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT13</td>
    <td>0x7e980ca8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ13</td>
    <td>0x7e980cb0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA13</td>
    <td>0x7e980cb4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL14</td>
    <td>0x7e980cc0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT14</td>
    <td>0x7e980cc8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ14</td>
    <td>0x7e980cd0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPDMA14</td>
    <td>0x7e980cd4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPCTL15</td>
    <td>0x7e980ce0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPINT15</td>
    <td>0x7e980ce8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ15</td>
    <td>0x7e980cf0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#USB_DOEPDMA15">USB_DOEPDMA15</a></td>
    <td>0x7e980cf4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_PCGCR</td>
    <td>0x7e980e00</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO0</td>
    <td>0x7e981000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO1</td>
    <td>0x7e982000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO2</td>
    <td>0x7e983000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO3</td>
    <td>0x7e984000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO4</td>
    <td>0x7e985000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO5</td>
    <td>0x7e986000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO6</td>
    <td>0x7e987000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO7</td>
    <td>0x7e988000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO8</td>
    <td>0x7e989000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO9</td>
    <td>0x7e98a000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO10</td>
    <td>0x7e98b000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO11</td>
    <td>0x7e98c000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO12</td>
    <td>0x7e98d000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO13</td>
    <td>0x7e98e000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO14</td>
    <td>0x7e98f000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>USB_DFIFO15</td>
    <td>0x7e990000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<h2><a name="USB_DOEPDMA15">Register:USB_DOEPDMA15 (0x7e980cf4)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>USB_GINTMSK_CUR_MOD</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GGPIO_GPI</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_RW_DATA</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_TOUT_CAL</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DSTS_SUSP_STS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_TRANS_COUNT_WIDTH</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_CH_NUM</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HFIR_IN</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_XFERSIZE</td>
    <td>0</td>
    <td>18</td>
    <td></td>
    <td>0x0007ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPEMPMSK_EP_TXF_EMP_MSK</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_GLBL_INTR_MSK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_MPS</td>
    <td>0</td>
    <td>10</td>
    <td></td>
    <td>0x000007ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_STOP_PCLK</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_REG_DATA</td>
    <td>0</td>
    <td>7</td>
    <td></td>
    <td>0x000000ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_EP_NUM</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_PRT_ADDR</td>
    <td>0</td>
    <td>6</td>
    <td></td>
    <td>0x0000007f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DAINT_IN_EP_INT</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_NUM_PERIO_EPS</td>
    <td>0</td>
    <td>3</td>
    <td></td>
    <td>0x0000000f</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_C_SFT_RST</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTXF1_FIFO_STADDR</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_NP_TXF_ST_ADDR</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_CONN_STS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_XFERSIZE</td>
    <td>0</td>
    <td>18</td>
    <td></td>
    <td>0x0007ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_XFER_SIZE</td>
    <td>0</td>
    <td>18</td>
    <td></td>
    <td>0x0007ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCFG_LS_PHY_CLK_SEL</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_XFER_COMPL</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_DEV_SPD</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HFNUM_NUM</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXSTS_TXF_SPC_AVAIL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_IN_EP_TXF0_ST_ADDR</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_MPS</td>
    <td>0</td>
    <td>10</td>
    <td></td>
    <td>0x000007ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXFSIZ_GRXF_DEP</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_SES_REQ_SCS</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_NON_ISO_THR_EN</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_MODE</td>
    <td>0</td>
    <td>2</td>
    <td></td>
    <td>0x00000007</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_MPS</td>
    <td>0</td>
    <td>10</td>
    <td></td>
    <td>0x000007ff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPTXSTS_HPTXFSPCAVAIL</td>
    <td>0</td>
    <td>15</td>
    <td></td>
    <td>0x0000ffff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_RMT_WKUP_SIG</td>
    <td>0</td>
    <td>0</td>
    <td></td>
    <td>0x00000001</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DVBUSPULSE_PULSE</td>
    <td>0</td>
    <td>11</td>
    <td></td>
    <td>0x00000fff</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_CONN_DET</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_GATE_HCLK</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_CH_HLTD</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_H_SFT_RST</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_EP_DISBLD</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_EP_DISBLD</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_ISO_THR_EN</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DSTS_ENUM_SPD</td>
    <td>1</td>
    <td>2</td>
    <td></td>
    <td>0x00000006</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_MODE_MIS</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_SES_REQ</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_H_BST_LEN</td>
    <td>1</td>
    <td>4</td>
    <td></td>
    <td>0x0000001e</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_SFT_DISCON</td>
    <td>1</td>
    <td>1</td>
    <td></td>
    <td>0x00000002</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_OTG_INT</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_NZ_STS_OUT_HSHK</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_ENA</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCFG_LS_SUPP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_PWR_CLMP</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_FRM_CNTR_RST</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_AHB_ERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_GNP_IN_NAK_STS</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_AHB_ERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_TX_THR_LEN</td>
    <td>2</td>
    <td>10</td>
    <td></td>
    <td>0x000007fc</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_SES_END_DET</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_AHB_ERR</td>
    <td>2</td>
    <td>2</td>
    <td></td>
    <td>0x00000004</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_EN_CHNG</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DSTS_ERRTIC_ERR</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_PCGCR_RST_PDWN_MODULE</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_SETUP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_PHY_IF</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_SOF</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_TIMEOUT</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_GOUT_NAK_STS</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_STALL</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_SETUP</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_TIMEOUT</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_ARCHITECTURE</td>
    <td>3</td>
    <td>4</td>
    <td></td>
    <td>0x00000018</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_INT_TKN_Q_FLSH</td>
    <td>3</td>
    <td>3</td>
    <td></td>
    <td>0x00000008</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_DEV_ADDR</td>
    <td>4</td>
    <td>10</td>
    <td></td>
    <td>0x000007f0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_BCNT</td>
    <td>4</td>
    <td>14</td>
    <td></td>
    <td>0x00007ff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_IN_TKN_TXFEMP</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_OVR_CURR_ACT</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_OUT_TKN_EP_DIS</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_RXF_LVL</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_UTMI_SEL</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_OUT_TKN_EP_DIS</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_PWROPT</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_RXF_FLSH</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_BCNT</td>
    <td>4</td>
    <td>14</td>
    <td></td>
    <td>0x00007ff0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_IN_TKN_TXFEMP</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_TST_CTL</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_PACKET_COUNT_WIDTH</td>
    <td>4</td>
    <td>6</td>
    <td></td>
    <td>0x00000070</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_NAK</td>
    <td>4</td>
    <td>4</td>
    <td></td>
    <td>0x00000010</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_FS_INTF</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_STS_PHSE_RCVD</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_TXF_FLSH</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_STS_PHSE_RCVD</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_IN_TKN_EP_MIS</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_IN_TKN_EP_MIS</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_NP_TXF_EMP</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_MIN_AHB_FREQ_LESSTHAN_60</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_ACK</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_OVR_CURR_CHNG</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_SINGLE_POINT</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_DMA_EN</td>
    <td>5</td>
    <td>5</td>
    <td></td>
    <td>0x00000020</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_NYET</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_BACK2BACK_SETUP</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_TXF_NUM</td>
    <td>6</td>
    <td>10</td>
    <td></td>
    <td>0x000007c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_IN_EP_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_BACK2BACK_SETUP</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_PHY_SEL</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_GIN_N_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_HSPHY_INTERFACE</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_RES</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_IN_EP_NAK_EFF</td>
    <td>6</td>
    <td>6</td>
    <td></td>
    <td>0x00000040</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_TXF_EMPTY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_MODE</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_SGNP_IN_NAK</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_XACT_ERR</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_SUSP</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_HUB_ADDR</td>
    <td>7</td>
    <td>13</td>
    <td></td>
    <td>0x00003f80</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_TXF_EMPTY</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_GOUT_NAK_EFF</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_NP_TXF_EMP_LVL</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_DDR_SEL</td>
    <td>7</td>
    <td>7</td>
    <td></td>
    <td>0x00000080</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_REG_ADDR</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_OUT_PKT_ERR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_TX_FIFO_UNDRN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_RST</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_TX_FIFO_UNDRN</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GAHBCFG_P_TXF_EMP_LVL</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_CTRL_UTMI</td>
    <td>8</td>
    <td>11</td>
    <td></td>
    <td>0x00000f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_HST_NEG_SCS</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_SRP_CAP</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_BBL_ERR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DSTS_SOF_FN</td>
    <td>8</td>
    <td>21</td>
    <td></td>
    <td>0x003fff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ULPI_CK_INT</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_CTRL_ULPI</td>
    <td>8</td>
    <td>13</td>
    <td></td>
    <td>0x00003f00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_CGNP_IN_NAK</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_SES_REQ_SUC_STS_CHG</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_FSPHY_INTERFACE</td>
    <td>8</td>
    <td>9</td>
    <td></td>
    <td>0x00000300</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_I2C_INTERFACE</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_OUT_PKT_ERR</td>
    <td>8</td>
    <td>8</td>
    <td></td>
    <td>0x00000100</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_HST_NEG_SUC_STS_CHG</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_FRM_OVRUN</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPINT0_BNA</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPINT0_BNA</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_VENDOR_CTL_INTERFACE</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_SGOUT_NAK</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_I2C_INT</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_HNP_CAP</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_HNP_REQ</td>
    <td>9</td>
    <td>9</td>
    <td></td>
    <td>0x00000200</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_HST_SET_HNP_EN</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_RM_OPT_FEATURES</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCINT0_DATA_TGL_ERR</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_USB_TRD_TIM</td>
    <td>10</td>
    <td>13</td>
    <td></td>
    <td>0x00003c00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ERLY_SUSP</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_CGOUT_NAK</td>
    <td>10</td>
    <td>10</td>
    <td></td>
    <td>0x00000400</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_LN_STS</td>
    <td>10</td>
    <td>11</td>
    <td></td>
    <td>0x00000c00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_PER_FR_INT</td>
    <td>11</td>
    <td>12</td>
    <td></td>
    <td>0x00001800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_USB_SUSP</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_DEV_HNP_EN</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_EP_NUM</td>
    <td>11</td>
    <td>14</td>
    <td></td>
    <td>0x00007800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_PWRON_PRG_DONE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_NEXT_EP</td>
    <td>11</td>
    <td>14</td>
    <td></td>
    <td>0x00007800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_SYNC_RESET_TYPE</td>
    <td>11</td>
    <td>11</td>
    <td></td>
    <td>0x00000800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_NEXT_EP</td>
    <td>11</td>
    <td>14</td>
    <td></td>
    <td>0x00007800</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_PWR</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_USB_RST</td>
    <td>12</td>
    <td>12</td>
    <td></td>
    <td>0x00001000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_GMC</td>
    <td>13</td>
    <td>14</td>
    <td></td>
    <td>0x00006000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ENUM_DONE</td>
    <td>13</td>
    <td>13</td>
    <td></td>
    <td>0x00002000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_NUM_EPS</td>
    <td>13</td>
    <td>10</td>
    <td></td>
    <td>0x0000000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_TST_CTL</td>
    <td>13</td>
    <td>16</td>
    <td></td>
    <td>0x0001e000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_HSPHY_DWIDTH</td>
    <td>14</td>
    <td>15</td>
    <td></td>
    <td>0x0000c000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_ISO_OUT_DROP</td>
    <td>14</td>
    <td>14</td>
    <td></td>
    <td>0x00004000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_XACT_POS</td>
    <td>14</td>
    <td>15</td>
    <td></td>
    <td>0x0000c000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCTL_IGN_FRM_NUM</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_DPID</td>
    <td>15</td>
    <td>16</td>
    <td></td>
    <td>0x00018000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_USB_ACT_EP</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_EP_DIR</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_USB_ACT_EP</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_PHY_LPWR_CLK_SEL</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_DPID</td>
    <td>15</td>
    <td>16</td>
    <td></td>
    <td>0x00018000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_EOPF</td>
    <td>15</td>
    <td>15</td>
    <td></td>
    <td>0x00008000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_ADDR</td>
    <td>16</td>
    <td>22</td>
    <td></td>
    <td>0x007f0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_EO_FR_NUM</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_OTG_I2C_SEL</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GGPIO_GPO</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_DPID</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_NP_TXF_DEP</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_RX_THR_EN</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_COMP_SPLT</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_DPID</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXFSIZ_IN_EP_TXF0_DEP</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPTXSTS_HPTXQSPCAVAIL</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DAINT_OUT_EP_INT</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_EO_FR_NUM</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HFNUM_REM</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_NUM_CRL_EPS</td>
    <td>16</td>
    <td>19</td>
    <td></td>
    <td>0x000f0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG3_DFIFO_DEPTH</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTXFSTS0_SPC_AVAIL</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTXF1_FIFO_SIZE</td>
    <td>16</td>
    <td>31</td>
    <td></td>
    <td>0xffff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_CON_ID_STS</td>
    <td>16</td>
    <td>16</td>
    <td></td>
    <td>0x00010000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_REG_ADDR</td>
    <td>16</td>
    <td>21</td>
    <td></td>
    <td>0x003f0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXSTS_TX_Q_SPC_AVAIL</td>
    <td>16</td>
    <td>23</td>
    <td></td>
    <td>0x00ff0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_NAK_STS</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_RX_THR_LEN</td>
    <td>17</td>
    <td>26</td>
    <td></td>
    <td>0x07fe0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_DBNC_TIME</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_EP_MIS</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_LSPD_DEV</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_PKT_STS</td>
    <td>17</td>
    <td>20</td>
    <td></td>
    <td>0x001e0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_HST_PKT_STS</td>
    <td>17</td>
    <td>20</td>
    <td></td>
    <td>0x001e0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_FS_LS</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_NUM_HOST_CHAN</td>
    <td>17</td>
    <td>14</td>
    <td></td>
    <td>0x0000000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_NAK_STS</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPRT_SPD</td>
    <td>17</td>
    <td>18</td>
    <td></td>
    <td>0x00060000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_HST_NEG_DET</td>
    <td>17</td>
    <td>17</td>
    <td></td>
    <td>0x00020000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_TYPE</td>
    <td>18</td>
    <td>19</td>
    <td></td>
    <td>0x000c0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_IEP_INT</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_EP_TYPE</td>
    <td>18</td>
    <td>19</td>
    <td></td>
    <td>0x000c0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_EN_PERIO_HOST</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_TYPE</td>
    <td>18</td>
    <td>19</td>
    <td></td>
    <td>0x000c0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_EP_MIS_CNT</td>
    <td>18</td>
    <td>22</td>
    <td></td>
    <td>0x007c0000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_AUTO_RES</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_A_SES_VLD</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_A_DEV_TOUT_CHG</td>
    <td>18</td>
    <td>18</td>
    <td></td>
    <td>0x00040000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGCTL_B_SES_VLD</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_PKT_CNT</td>
    <td>19</td>
    <td>28</td>
    <td></td>
    <td>0x1ff80000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_OEP_INT</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GOTGINT_DBNCE_DONE</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_CLK_SUS_M</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_PKT_CNT</td>
    <td>19</td>
    <td>28</td>
    <td></td>
    <td>0x1ff80000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_DFIFO_DYNAMIC</td>
    <td>19</td>
    <td>19</td>
    <td></td>
    <td>0x00080000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_PKT_CNT</td>
    <td>19</td>
    <td>28</td>
    <td></td>
    <td>0x1ff80000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_MC_EC</td>
    <td>20</td>
    <td>21</td>
    <td></td>
    <td>0x00300000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SNP</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_IDDIG_FILTER</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SNP</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_INCOMPL_ISO_IN</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_EXT_VBUS_DRV</td>
    <td>20</td>
    <td>20</td>
    <td></td>
    <td>0x00100000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_STALL</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_INCOMPL_P</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_EXT_VBUS_IND</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_STALL</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_VBUSVALID_FILTER</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_INCOMPL_ISO_OUT</td>
    <td>21</td>
    <td>21</td>
    <td></td>
    <td>0x00200000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRXSTSP_DEV_FN</td>
    <td>21</td>
    <td>24</td>
    <td></td>
    <td>0x01e00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_REG_WR</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_TERM_SEL_DL_PULSE</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_NPERIO_TX_QUEUE_DEPTH</td>
    <td>22</td>
    <td>23</td>
    <td></td>
    <td>0x00c00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_FET_SUSP</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_A_VALID_FILTER</td>
    <td>22</td>
    <td>22</td>
    <td></td>
    <td>0x00400000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_DEV_ADDR</td>
    <td>22</td>
    <td>28</td>
    <td></td>
    <td>0x1fc00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_TXF_NUM</td>
    <td>22</td>
    <td>25</td>
    <td></td>
    <td>0x03c00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_TXF_NUM</td>
    <td>22</td>
    <td>25</td>
    <td></td>
    <td>0x03c00000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_IND_COMP</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_EN</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_B_VALID_FILTER</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_DESC_DMA</td>
    <td>23</td>
    <td>23</td>
    <td></td>
    <td>0x00800000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_SESSIONEND_FILTER</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DCFG_PER_SCH_INTV</td>
    <td>24</td>
    <td>25</td>
    <td></td>
    <td>0x03000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_PERIO_TX_QUEUE_DEPTH</td>
    <td>24</td>
    <td>25</td>
    <td></td>
    <td>0x03000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_PRT_INT</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GNPTXSTS_TX_Q_TOP</td>
    <td>24</td>
    <td>30</td>
    <td></td>
    <td>0x7f000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_IND_PASS_THRU</td>
    <td>24</td>
    <td>24</td>
    <td></td>
    <td>0x01000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HPTXSTS_HPTXQTOP</td>
    <td>24</td>
    <td>31</td>
    <td></td>
    <td>0xff000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_HCH_INT</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_DED_TX_FIFO</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_ULPI_IF_PROT_DIS</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_NEW_REG_REQ</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_SUSP_CTL</td>
    <td>25</td>
    <td>25</td>
    <td></td>
    <td>0x02000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_CNAK</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_DEV_ADR</td>
    <td>26</td>
    <td>27</td>
    <td></td>
    <td>0x0c000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_NUM_IN_EPS</td>
    <td>26</td>
    <td>27</td>
    <td></td>
    <td>0x0c000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_P_TXF_EMP</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_CNAK</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_STS_BSY</td>
    <td>26</td>
    <td>26</td>
    <td></td>
    <td>0x04000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG2_TOKEN_QUEUE_DEPTH</td>
    <td>26</td>
    <td>30</td>
    <td></td>
    <td>0x7c000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DTHRCTL_ARB_PRK_EN</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SNAK</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SNAK</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_STS_DONE</td>
    <td>27</td>
    <td>27</td>
    <td></td>
    <td>0x08000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_EVEN_FR</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_D0_PID</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_D0_PID</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_DAT_SE0</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_EVEN_FR</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_CON_ID_STS_CHNG</td>
    <td>28</td>
    <td>28</td>
    <td></td>
    <td>0x10000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_D1_PID</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_RX_DPID</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_D1_PID</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_RX_DPID</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_MC</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_PID</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_SET_ODD_FR</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_SET_ODD_FR</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_MC</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_DISCONN_INT</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_FORCE_HST_MODE</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_ODD_FRM</td>
    <td>29</td>
    <td>29</td>
    <td></td>
    <td>0x20000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPTSIZ0_SUP_CNT</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPTSIZ0_SUP_CNT</td>
    <td>29</td>
    <td>30</td>
    <td></td>
    <td>0x60000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_DIS</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_DIS</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_DMA_REQ</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_FORCE_DEV_MODE</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_SESS_REQ_INT</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_DESC_DMA</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_RW</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_CH_DIS</td>
    <td>30</td>
    <td>30</td>
    <td></td>
    <td>0x40000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DIEPCTL0_ENA</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_DOEPCTL0_ENA</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GUSBCFG_CORRUPT_TX</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GPVNDCTL_DIS_ULPI_DRVR</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GHWCFG4_EN_DESC_DMA_DYNAMIC</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GI2CCTL_BSY_DNE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCSPLT0_SPLT_ENA</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GRSTCTL_AHB_IDLE</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCTSIZ0_DO_PNG</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_HCCHAR0_CH_ENA</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>USB_GINTMSK_WK_UP_INT</td>
    <td>31</td>
    <td>31</td>
    <td></td>
    <td>0x80000000</td>
    <td>0x0</td>
  </tr>
</table>
<hr/>
<h1><a name="V3D">V3D</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ec00000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>V3D_IDENT0</td>
    <td>0x7ec00000</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_IDENT1</td>
    <td>0x7ec00004</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_IDENT2</td>
    <td>0x7ec00008</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_IDENT3</td>
    <td>0x7ec0000c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SCRATCH</td>
    <td>0x7ec00010</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_L2CACTL</td>
    <td>0x7ec00020</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SLCACTL</td>
    <td>0x7ec00024</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_INTCTL</td>
    <td>0x7ec00030</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_INTENA</td>
    <td>0x7ec00034</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_INTDIS</td>
    <td>0x7ec00038</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0CS</td>
    <td>0x7ec00100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1CS</td>
    <td>0x7ec00104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0EA</td>
    <td>0x7ec00108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1EA</td>
    <td>0x7ec0010c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0CA</td>
    <td>0x7ec00110</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1CA</td>
    <td>0x7ec00114</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT00RA0</td>
    <td>0x7ec00118</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT01RA0</td>
    <td>0x7ec0011c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0LC</td>
    <td>0x7ec00120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1LC</td>
    <td>0x7ec00124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT0PC</td>
    <td>0x7ec00128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_CT1PC</td>
    <td>0x7ec0012c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCS</td>
    <td>0x7ec00130</td>
    <td>RW</td>
    <td>9</td>
    <td>0x0000013f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BFC</td>
    <td>0x7ec00134</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_RFC</td>
    <td>0x7ec00138</td>
    <td>RW</td>
    <td>8</td>
    <td>0x000000ff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPCA</td>
    <td>0x7ec00300</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPCS</td>
    <td>0x7ec00304</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPOA</td>
    <td>0x7ec00308</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BPOS</td>
    <td>0x7ec0030c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_BXCF</td>
    <td>0x7ec00310</td>
    <td>RW</td>
    <td>2</td>
    <td>0x00000003</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQRSV0</td>
    <td>0x7ec00410</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQRSV1</td>
    <td>0x7ec00414</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQCNTL</td>
    <td>0x7ec00418</td>
    <td>RW</td>
    <td>4</td>
    <td>0x0000000f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SQCSTAT</td>
    <td>0x7ec0041c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQPC</td>
    <td>0x7ec00430</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQUA</td>
    <td>0x7ec00434</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQUL</td>
    <td>0x7ec00438</td>
    <td>RW</td>
    <td>12</td>
    <td>0x00000fff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_SRQCS</td>
    <td>0x7ec0043c</td>
    <td>RW</td>
    <td>24</td>
    <td>0x00ffffbf</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_VPACNTL</td>
    <td>0x7ec00500</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_VPMBASE</td>
    <td>0x7ec00504</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRC</td>
    <td>0x7ec00670</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRE</td>
    <td>0x7ec00674</td>
    <td>RW</td>
    <td>32</td>
    <td>0x8000ffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR0</td>
    <td>0x7ec00680</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS0</td>
    <td>0x7ec00684</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR1</td>
    <td>0x7ec00688</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS1</td>
    <td>0x7ec0068c</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR2</td>
    <td>0x7ec00690</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS2</td>
    <td>0x7ec00694</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR3</td>
    <td>0x7ec00698</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS3</td>
    <td>0x7ec0069c</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR4</td>
    <td>0x7ec006a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS4</td>
    <td>0x7ec006a4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR5</td>
    <td>0x7ec006a8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS5</td>
    <td>0x7ec006ac</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR6</td>
    <td>0x7ec006b0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS6</td>
    <td>0x7ec006b4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR7</td>
    <td>0x7ec006b8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS7</td>
    <td>0x7ec006bc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR8</td>
    <td>0x7ec006c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS8</td>
    <td>0x7ec006c4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR9</td>
    <td>0x7ec006c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS9</td>
    <td>0x7ec006cc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR10</td>
    <td>0x7ec006d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS10</td>
    <td>0x7ec006d4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR11</td>
    <td>0x7ec006d8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS11</td>
    <td>0x7ec006dc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR12</td>
    <td>0x7ec006e0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS12</td>
    <td>0x7ec006e4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR13</td>
    <td>0x7ec006e8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS13</td>
    <td>0x7ec006ec</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR14</td>
    <td>0x7ec006f0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS14</td>
    <td>0x7ec006f4</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTR15</td>
    <td>0x7ec006f8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_PCTRS15</td>
    <td>0x7ec006fc</td>
    <td>RW</td>
    <td>5</td>
    <td>0x0000001f</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBCFG</td>
    <td>0x7ec00e00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSCS</td>
    <td>0x7ec00e04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSCFG</td>
    <td>0x7ec00e08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSSR</td>
    <td>0x7ec00e0c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR0</td>
    <td>0x7ec00e10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR1</td>
    <td>0x7ec00e14</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR2</td>
    <td>0x7ec00e18</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBSDR3</td>
    <td>0x7ec00e1c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQRUN</td>
    <td>0x7ec00e20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQHLT</td>
    <td>0x7ec00e24</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQSTP</td>
    <td>0x7ec00e28</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQITE</td>
    <td>0x7ec00e2c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQITC</td>
    <td>0x7ec00e30</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQGHC</td>
    <td>0x7ec00e34</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQGHG</td>
    <td>0x7ec00e38</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBQGHH</td>
    <td>0x7ec00e3c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_DBGE</td>
    <td>0x7ec00f00</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBG0</td>
    <td>0x7ec00f04</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBGB</td>
    <td>0x7ec00f08</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBGR</td>
    <td>0x7ec00f0c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_FDBGS</td>
    <td>0x7ec00f10</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>V3D_ERRSTAT</td>
    <td>0x7ec00f20</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="VEC">VEC</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7e806000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>VEC_CGMSAE_RESET</td>
    <td>0x7e806040</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_TOP_CONTROL</td>
    <td>0x7e806044</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_BOT_CONTROL</td>
    <td>0x7e806048</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_TOP_FORMAT</td>
    <td>0x7e80604c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_BOT_FORMAT</td>
    <td>0x7e806050</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_TOP_DATA</td>
    <td>0x7e806054</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_BOT_DATA</td>
    <td>0x7e806058</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CGMSAE_REVID</td>
    <td>0x7e80605c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_ENC_RevID</td>
    <td>0x7e806060</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_ENC_PrimaryControl</td>
    <td>0x7e806068</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_RESET</td>
    <td>0x7e8060c0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_CONTROL</td>
    <td>0x7e8060c4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_WSS_DATA</td>
    <td>0x7e8060c8</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_VPS_DATA_1</td>
    <td>0x7e8060cc</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_WSE_VPS_CONTROL</td>
    <td>0x7e8060d0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_REVID</td>
    <td>0x7e806100</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG0</td>
    <td>0x7e806104</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_SCHPH</td>
    <td>0x7e806108</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_SOFT_RESET</td>
    <td>0x7e80610c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS01_CPS23</td>
    <td>0x7e806120</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS45_CPS67</td>
    <td>0x7e806124</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS89_CPS1011</td>
    <td>0x7e806128</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS1213_CPS1415</td>
    <td>0x7e80612c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS1617_CPS1819</td>
    <td>0x7e806130</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS2021_CPS2223</td>
    <td>0x7e806134</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS2425_CPS2627</td>
    <td>0x7e806138</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS2829_CPS3031</td>
    <td>0x7e80613c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CPS32_CPC</td>
    <td>0x7e806140</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CLMP0_START</td>
    <td>0x7e806144</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CLMP0_END</td>
    <td>0x7e806148</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_FREQ3_2</td>
    <td>0x7e806180</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_FREQ1_0</td>
    <td>0x7e806184</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG1</td>
    <td>0x7e806188</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG2</td>
    <td>0x7e80618c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_INTERRUPT_CONTROL</td>
    <td>0x7e806190</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_INTERRUPT_STATUS</td>
    <td>0x7e806194</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_FCW_SECAM_B</td>
    <td>0x7e806198</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_SECAM_GAIN_VAL</td>
    <td>0x7e80619c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG3</td>
    <td>0x7e8061a0</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CONFIG4</td>
    <td>0x7e8061a4</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_STATUS0</td>
    <td>0x7e806200</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_MASK0</td>
    <td>0x7e806204</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_CFG</td>
    <td>0x7e806208</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_DAC_TEST</td>
    <td>0x7e80620c</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_DAC_CONFIG</td>
    <td>0x7e806210</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
  <tr>
    <td>VEC_DAC_MISC</td>
    <td>0x7e806214</td>
    <td>RW</td>
    <td>32</td>
    <td>0xffffffff</td>
    <td></td>
    <td></td>
  </tr>
</table>

<hr/>
<h1><a name="VPU_ARB_CTRL">VPU_ARB_CTRL</a></h1><br/>
<h3>Info</h3>
<table border="1">
  <tr><th>base</th><td>0x7ee04000</td></tr>
</table>
<h3>Registers</h3>
<table border="1">
  <tr>
    <th>register name</th>
    <th>address</th>
    <th>type</th>
    <th>width</th>
    <th>mask</th>
    <th>reset</th>
    <th>clear</th>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC</td>
    <td>0x7ee04000</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
  <tr>
    <td><a href="#VPU_ARB_CTRL_L2">VPU_ARB_CTRL_L2</a></td>
    <td>0x7ee04004</td>
    <td>RW</td>
    <td>16</td>
    <td>0x0000ffff</td>
    <td>0000000000</td>
    <td></td>
  </tr>
</table>

<h2><a name="VPU_ARB_CTRL_L2">Register:VPU_ARB_CTRL_L2 (0x7ee04004)</h2><br/>
<table border="1">
  <tr>
    <th>field_name</th>
    <th>start_bit</th>
    <th>end_bit</th>
    <th>mask</th>
    <th>set</th>
    <th>reset</th>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_LIMIT</td>
    <td>0</td>
    <td>1</td>
    <td></td>
    <td>0x00000003</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_DELAY</td>
    <td>2</td>
    <td>3</td>
    <td></td>
    <td>0x0000000c</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_THRESHOLD</td>
    <td>4</td>
    <td>5</td>
    <td></td>
    <td>0x00000030</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_ALGORITHM</td>
    <td>6</td>
    <td>7</td>
    <td></td>
    <td>0x000000c0</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_UC_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
  <tr>
    <td>VPU_ARB_CTRL_L2_CHANNEL_INIBIT</td>
    <td>8</td>
    <td>15</td>
    <td></td>
    <td>0x0000ff00</td>
    <td>0x0</td>
  </tr>
</table>
