<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32_blink_led: D:/1/stm32_blink_led-1.2.1-120107/inc/stm32f10x.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32_blink_led
   &#160;<span id="projectnumber">1.2.1-120107</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">D:/1/stm32_blink_led-1.2.1-120107/inc/stm32f10x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00050"></a>00050 <span class="preprocessor">#ifndef __STM32F10x_H</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F10x_H</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00055"></a>00055 <span class="preprocessor">#endif </span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>  
<a name="l00061"></a>00061 <span class="comment">/* Uncomment the line below according to the target STM32 device used in your</span>
<a name="l00062"></a>00062 <span class="comment">   application </span>
<a name="l00063"></a>00063 <span class="comment">  */</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD) &amp;&amp; !defined (STM32F10X_HD_VL) &amp;&amp; !defined (STM32F10X_XL) &amp;&amp; !defined (STM32F10X_CL) </span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>  <span class="comment">/* #define STM32F10X_LD */</span>     
<a name="l00067"></a>00067   <span class="comment">/* #define STM32F10X_LD_VL */</span>  
<a name="l00068"></a>00068   <span class="comment">/* #define STM32F10X_MD */</span>     
<a name="l00069"></a>00069   <span class="comment">/* #define STM32F10X_MD_VL */</span>  
<a name="l00070"></a>00070   <span class="comment">/* #define STM32F10X_HD */</span>     
<a name="l00071"></a>00071   <span class="comment">/* #define STM32F10X_HD_VL */</span>  
<a name="l00072"></a>00072   <span class="comment">/* #define STM32F10X_XL */</span>     
<a name="l00073"></a>00073   <span class="comment">/* #define STM32F10X_CL */</span>     
<a name="l00074"></a>00074 <span class="preprocessor">#endif</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span>
<a name="l00076"></a>00076 <span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span>
<a name="l00077"></a>00077 <span class="comment"></span>
<a name="l00078"></a>00078 <span class="comment"> - Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers</span>
<a name="l00079"></a>00079 <span class="comment">   where the Flash memory density ranges between 16 and 32 Kbytes.</span>
<a name="l00080"></a>00080 <span class="comment"> - Low-density value line devices are STM32F100xx microcontrollers where the Flash</span>
<a name="l00081"></a>00081 <span class="comment">   memory density ranges between 16 and 32 Kbytes.</span>
<a name="l00082"></a>00082 <span class="comment"> - Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers</span>
<a name="l00083"></a>00083 <span class="comment">   where the Flash memory density ranges between 64 and 128 Kbytes.</span>
<a name="l00084"></a>00084 <span class="comment"> - Medium-density value line devices are STM32F100xx microcontrollers where the </span>
<a name="l00085"></a>00085 <span class="comment">   Flash memory density ranges between 64 and 128 Kbytes.   </span>
<a name="l00086"></a>00086 <span class="comment"> - High-density devices are STM32F101xx and STM32F103xx microcontrollers where</span>
<a name="l00087"></a>00087 <span class="comment">   the Flash memory density ranges between 256 and 512 Kbytes.</span>
<a name="l00088"></a>00088 <span class="comment"> - High-density value line devices are STM32F100xx microcontrollers where the </span>
<a name="l00089"></a>00089 <span class="comment">   Flash memory density ranges between 256 and 512 Kbytes.   </span>
<a name="l00090"></a>00090 <span class="comment"> - XL-density devices are STM32F101xx and STM32F103xx microcontrollers where</span>
<a name="l00091"></a>00091 <span class="comment">   the Flash memory density ranges between 512 and 1024 Kbytes.</span>
<a name="l00092"></a>00092 <span class="comment"> - Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.</span>
<a name="l00093"></a>00093 <span class="comment">  */</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD) &amp;&amp; !defined (STM32F10X_HD_VL) &amp;&amp; !defined (STM32F10X_XL) &amp;&amp; !defined (STM32F10X_CL)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor"> #error &quot;Please select first the target STM32F10x device used in your application (in stm32f10x.h file)&quot;</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a>00099 <span class="preprocessor">#if !defined  USE_STDPERIPH_DRIVER</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00105"></a>00105   <span class="comment">/*#define USE_STDPERIPH_DRIVER*/</span>
<a name="l00106"></a>00106 <span class="preprocessor">#endif</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#if !defined  HSE_VALUE</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor"> #ifdef STM32F10X_CL   </span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">  #define HSE_VALUE    ((uint32_t)25000000) </span>
<a name="l00118"></a>00118 <span class="preprocessor"> #else </span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span>
<a name="l00120"></a>00120 <span class="preprocessor"> #endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 
<a name="l00128"></a><a class="code" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">00128</a> <span class="preprocessor">#define HSE_STARTUP_TIMEOUT   ((uint16_t)0x0500) </span>
<a name="l00130"></a><a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">00130</a> <span class="preprocessor">#define HSI_VALUE    ((uint32_t)8000000) </span>
<a name="l00135"></a><a class="code" href="group___library__configuration__section.html#ga4c236abf68876febcb304f05ed3bafac">00135</a> <span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_MAIN   (0x03) </span>
<a name="l00136"></a><a class="code" href="group___library__configuration__section.html#ga7ce69a7c755b9d0551e9755d28612cb0">00136</a> <span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_SUB1   (0x05) </span>
<a name="l00137"></a><a class="code" href="group___library__configuration__section.html#ga3ec41777ab08436b801c9c295248a6c7">00137</a> <span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_SUB2   (0x00) </span>
<a name="l00138"></a><a class="code" href="group___library__configuration__section.html#gae0abedef178fde6294fdfd3401ef6e2c">00138</a> <span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_RC     (0x00) </span>
<a name="l00139"></a>00139 <span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION       ( (__STM32F10X_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span>
<a name="l00140"></a>00140 <span class="preprocessor">                                             |(__STM32F10X_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span>
<a name="l00141"></a>00141 <span class="preprocessor">                                             |(__STM32F10X_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span>
<a name="l00142"></a>00142 <span class="preprocessor">                                             |(__STM32F10X_STDPERIPH_VERSION_RC))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor"> #define __MPU_PRESENT             1 </span>
<a name="l00157"></a>00157 <span class="preprocessor">#else</span>
<a name="l00158"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">00158</a> <span class="preprocessor"></span><span class="preprocessor"> #define __MPU_PRESENT             0 </span>
<a name="l00159"></a>00159 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span>
<a name="l00160"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">00160</a> <span class="preprocessor">#define __NVIC_PRIO_BITS          4 </span>
<a name="l00161"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">00161</a> <span class="preprocessor">#define __Vendor_SysTickConfig    0 </span>
<a name="l00167"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">00167</a> <span class="preprocessor">typedef enum IRQn</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>{
<a name="l00169"></a>00169 <span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span>
<a name="l00170"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">00170</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    
<a name="l00171"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">00171</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    
<a name="l00172"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">00172</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    
<a name="l00173"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">00173</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    
<a name="l00174"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">00174</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     
<a name="l00175"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">00175</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     
<a name="l00176"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">00176</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     
<a name="l00177"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">00177</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     
<a name="l00179"></a>00179 <span class="comment">/******  STM32 specific Interrupt Numbers *********************************************************/</span>
<a name="l00180"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">00180</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      
<a name="l00181"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">00181</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      
<a name="l00182"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862">00182</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a>                 = 2,      
<a name="l00183"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">00183</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 3,      
<a name="l00184"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">00184</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      
<a name="l00185"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">00185</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      
<a name="l00186"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">00186</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      
<a name="l00187"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">00187</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      
<a name="l00188"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">00188</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      
<a name="l00189"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">00189</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      
<a name="l00190"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">00190</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     
<a name="l00191"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">00191</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     
<a name="l00192"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">00192</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     
<a name="l00193"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">00193</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     
<a name="l00194"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">00194</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     
<a name="l00195"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">00195</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     
<a name="l00196"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">00196</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     
<a name="l00197"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">00197</a>   <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     
<a name="l00199"></a>00199 <span class="preprocessor">#ifdef STM32F10X_LD</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>  ADC1_2_IRQn                 = 18,     
<a name="l00201"></a>00201   USB_HP_CAN1_TX_IRQn         = 19,     
<a name="l00202"></a>00202   USB_LP_CAN1_RX0_IRQn        = 20,     
<a name="l00203"></a>00203   CAN1_RX1_IRQn               = 21,     
<a name="l00204"></a>00204   CAN1_SCE_IRQn               = 22,     
<a name="l00205"></a>00205   EXTI9_5_IRQn                = 23,     
<a name="l00206"></a>00206   TIM1_BRK_IRQn               = 24,     
<a name="l00207"></a>00207   TIM1_UP_IRQn                = 25,     
<a name="l00208"></a>00208   TIM1_TRG_COM_IRQn           = 26,     
<a name="l00209"></a>00209   TIM1_CC_IRQn                = 27,     
<a name="l00210"></a>00210   TIM2_IRQn                   = 28,     
<a name="l00211"></a>00211   TIM3_IRQn                   = 29,     
<a name="l00212"></a>00212   I2C1_EV_IRQn                = 31,     
<a name="l00213"></a>00213   I2C1_ER_IRQn                = 32,     
<a name="l00214"></a>00214   SPI1_IRQn                   = 35,     
<a name="l00215"></a>00215   USART1_IRQn                 = 37,     
<a name="l00216"></a>00216   USART2_IRQn                 = 38,     
<a name="l00217"></a>00217   EXTI15_10_IRQn              = 40,     
<a name="l00218"></a>00218   RTCAlarm_IRQn               = 41,     
<a name="l00219"></a>00219   USBWakeUp_IRQn              = 42      
<a name="l00220"></a>00220 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD */</span>  
<a name="l00221"></a>00221 
<a name="l00222"></a>00222 <span class="preprocessor">#ifdef STM32F10X_LD_VL</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>  ADC1_IRQn                   = 18,     
<a name="l00224"></a>00224   EXTI9_5_IRQn                = 23,     
<a name="l00225"></a>00225   TIM1_BRK_TIM15_IRQn         = 24,     
<a name="l00226"></a>00226   TIM1_UP_TIM16_IRQn          = 25,     
<a name="l00227"></a>00227   TIM1_TRG_COM_TIM17_IRQn     = 26,     
<a name="l00228"></a>00228   TIM1_CC_IRQn                = 27,     
<a name="l00229"></a>00229   TIM2_IRQn                   = 28,     
<a name="l00230"></a>00230   TIM3_IRQn                   = 29,     
<a name="l00231"></a>00231   I2C1_EV_IRQn                = 31,     
<a name="l00232"></a>00232   I2C1_ER_IRQn                = 32,     
<a name="l00233"></a>00233   SPI1_IRQn                   = 35,     
<a name="l00234"></a>00234   USART1_IRQn                 = 37,     
<a name="l00235"></a>00235   USART2_IRQn                 = 38,     
<a name="l00236"></a>00236   EXTI15_10_IRQn              = 40,     
<a name="l00237"></a>00237   RTCAlarm_IRQn               = 41,     
<a name="l00238"></a>00238   CEC_IRQn                    = 42,     
<a name="l00239"></a>00239   TIM6_DAC_IRQn               = 54,     
<a name="l00240"></a>00240   TIM7_IRQn                   = 55      
<a name="l00241"></a>00241 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD_VL */</span>
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 <span class="preprocessor">#ifdef STM32F10X_MD</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>  ADC1_2_IRQn                 = 18,     
<a name="l00245"></a>00245   USB_HP_CAN1_TX_IRQn         = 19,     
<a name="l00246"></a>00246   USB_LP_CAN1_RX0_IRQn        = 20,     
<a name="l00247"></a>00247   CAN1_RX1_IRQn               = 21,     
<a name="l00248"></a>00248   CAN1_SCE_IRQn               = 22,     
<a name="l00249"></a>00249   EXTI9_5_IRQn                = 23,     
<a name="l00250"></a>00250   TIM1_BRK_IRQn               = 24,     
<a name="l00251"></a>00251   TIM1_UP_IRQn                = 25,     
<a name="l00252"></a>00252   TIM1_TRG_COM_IRQn           = 26,     
<a name="l00253"></a>00253   TIM1_CC_IRQn                = 27,     
<a name="l00254"></a>00254   TIM2_IRQn                   = 28,     
<a name="l00255"></a>00255   TIM3_IRQn                   = 29,     
<a name="l00256"></a>00256   TIM4_IRQn                   = 30,     
<a name="l00257"></a>00257   I2C1_EV_IRQn                = 31,     
<a name="l00258"></a>00258   I2C1_ER_IRQn                = 32,     
<a name="l00259"></a>00259   I2C2_EV_IRQn                = 33,     
<a name="l00260"></a>00260   I2C2_ER_IRQn                = 34,     
<a name="l00261"></a>00261   SPI1_IRQn                   = 35,     
<a name="l00262"></a>00262   SPI2_IRQn                   = 36,     
<a name="l00263"></a>00263   USART1_IRQn                 = 37,     
<a name="l00264"></a>00264   USART2_IRQn                 = 38,     
<a name="l00265"></a>00265   USART3_IRQn                 = 39,     
<a name="l00266"></a>00266   EXTI15_10_IRQn              = 40,     
<a name="l00267"></a>00267   RTCAlarm_IRQn               = 41,     
<a name="l00268"></a>00268   USBWakeUp_IRQn              = 42      
<a name="l00269"></a>00269 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_MD */</span>  
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 <span class="preprocessor">#ifdef STM32F10X_MD_VL</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>  ADC1_IRQn                   = 18,     
<a name="l00273"></a>00273   EXTI9_5_IRQn                = 23,     
<a name="l00274"></a>00274   TIM1_BRK_TIM15_IRQn         = 24,     
<a name="l00275"></a>00275   TIM1_UP_TIM16_IRQn          = 25,     
<a name="l00276"></a>00276   TIM1_TRG_COM_TIM17_IRQn     = 26,     
<a name="l00277"></a>00277   TIM1_CC_IRQn                = 27,     
<a name="l00278"></a>00278   TIM2_IRQn                   = 28,     
<a name="l00279"></a>00279   TIM3_IRQn                   = 29,     
<a name="l00280"></a>00280   TIM4_IRQn                   = 30,     
<a name="l00281"></a>00281   I2C1_EV_IRQn                = 31,     
<a name="l00282"></a>00282   I2C1_ER_IRQn                = 32,     
<a name="l00283"></a>00283   I2C2_EV_IRQn                = 33,     
<a name="l00284"></a>00284   I2C2_ER_IRQn                = 34,     
<a name="l00285"></a>00285   SPI1_IRQn                   = 35,     
<a name="l00286"></a>00286   SPI2_IRQn                   = 36,     
<a name="l00287"></a>00287   USART1_IRQn                 = 37,     
<a name="l00288"></a>00288   USART2_IRQn                 = 38,     
<a name="l00289"></a>00289   USART3_IRQn                 = 39,     
<a name="l00290"></a>00290   EXTI15_10_IRQn              = 40,     
<a name="l00291"></a>00291   RTCAlarm_IRQn               = 41,     
<a name="l00292"></a>00292   CEC_IRQn                    = 42,     
<a name="l00293"></a>00293   TIM6_DAC_IRQn               = 54,     
<a name="l00294"></a>00294   TIM7_IRQn                   = 55      
<a name="l00295"></a>00295 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_MD_VL */</span>
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 <span class="preprocessor">#ifdef STM32F10X_HD</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>  ADC1_2_IRQn                 = 18,     
<a name="l00299"></a>00299   USB_HP_CAN1_TX_IRQn         = 19,     
<a name="l00300"></a>00300   USB_LP_CAN1_RX0_IRQn        = 20,     
<a name="l00301"></a>00301   CAN1_RX1_IRQn               = 21,     
<a name="l00302"></a>00302   CAN1_SCE_IRQn               = 22,     
<a name="l00303"></a>00303   EXTI9_5_IRQn                = 23,     
<a name="l00304"></a>00304   TIM1_BRK_IRQn               = 24,     
<a name="l00305"></a>00305   TIM1_UP_IRQn                = 25,     
<a name="l00306"></a>00306   TIM1_TRG_COM_IRQn           = 26,     
<a name="l00307"></a>00307   TIM1_CC_IRQn                = 27,     
<a name="l00308"></a>00308   TIM2_IRQn                   = 28,     
<a name="l00309"></a>00309   TIM3_IRQn                   = 29,     
<a name="l00310"></a>00310   TIM4_IRQn                   = 30,     
<a name="l00311"></a>00311   I2C1_EV_IRQn                = 31,     
<a name="l00312"></a>00312   I2C1_ER_IRQn                = 32,     
<a name="l00313"></a>00313   I2C2_EV_IRQn                = 33,     
<a name="l00314"></a>00314   I2C2_ER_IRQn                = 34,     
<a name="l00315"></a>00315   SPI1_IRQn                   = 35,     
<a name="l00316"></a>00316   SPI2_IRQn                   = 36,     
<a name="l00317"></a>00317   USART1_IRQn                 = 37,     
<a name="l00318"></a>00318   USART2_IRQn                 = 38,     
<a name="l00319"></a>00319   USART3_IRQn                 = 39,     
<a name="l00320"></a>00320   EXTI15_10_IRQn              = 40,     
<a name="l00321"></a>00321   RTCAlarm_IRQn               = 41,     
<a name="l00322"></a>00322   USBWakeUp_IRQn              = 42,     
<a name="l00323"></a>00323   TIM8_BRK_IRQn               = 43,     
<a name="l00324"></a>00324   TIM8_UP_IRQn                = 44,     
<a name="l00325"></a>00325   TIM8_TRG_COM_IRQn           = 45,     
<a name="l00326"></a>00326   TIM8_CC_IRQn                = 46,     
<a name="l00327"></a>00327   ADC3_IRQn                   = 47,     
<a name="l00328"></a>00328   FSMC_IRQn                   = 48,     
<a name="l00329"></a>00329   SDIO_IRQn                   = 49,     
<a name="l00330"></a>00330   TIM5_IRQn                   = 50,     
<a name="l00331"></a>00331   SPI3_IRQn                   = 51,     
<a name="l00332"></a>00332   UART4_IRQn                  = 52,     
<a name="l00333"></a>00333   UART5_IRQn                  = 53,     
<a name="l00334"></a>00334   TIM6_IRQn                   = 54,     
<a name="l00335"></a>00335   TIM7_IRQn                   = 55,     
<a name="l00336"></a>00336   DMA2_Channel1_IRQn          = 56,     
<a name="l00337"></a>00337   DMA2_Channel2_IRQn          = 57,     
<a name="l00338"></a>00338   DMA2_Channel3_IRQn          = 58,     
<a name="l00339"></a>00339   DMA2_Channel4_5_IRQn        = 59      
<a name="l00340"></a>00340 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_HD */</span>  
<a name="l00341"></a>00341 
<a name="l00342"></a>00342 <span class="preprocessor">#ifdef STM32F10X_HD_VL</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span>  ADC1_IRQn                   = 18,     
<a name="l00344"></a>00344   EXTI9_5_IRQn                = 23,     
<a name="l00345"></a>00345   TIM1_BRK_TIM15_IRQn         = 24,     
<a name="l00346"></a>00346   TIM1_UP_TIM16_IRQn          = 25,     
<a name="l00347"></a>00347   TIM1_TRG_COM_TIM17_IRQn     = 26,     
<a name="l00348"></a>00348   TIM1_CC_IRQn                = 27,     
<a name="l00349"></a>00349   TIM2_IRQn                   = 28,     
<a name="l00350"></a>00350   TIM3_IRQn                   = 29,     
<a name="l00351"></a>00351   TIM4_IRQn                   = 30,     
<a name="l00352"></a>00352   I2C1_EV_IRQn                = 31,     
<a name="l00353"></a>00353   I2C1_ER_IRQn                = 32,     
<a name="l00354"></a>00354   I2C2_EV_IRQn                = 33,     
<a name="l00355"></a>00355   I2C2_ER_IRQn                = 34,     
<a name="l00356"></a>00356   SPI1_IRQn                   = 35,     
<a name="l00357"></a>00357   SPI2_IRQn                   = 36,     
<a name="l00358"></a>00358   USART1_IRQn                 = 37,     
<a name="l00359"></a>00359   USART2_IRQn                 = 38,     
<a name="l00360"></a>00360   USART3_IRQn                 = 39,     
<a name="l00361"></a>00361   EXTI15_10_IRQn              = 40,     
<a name="l00362"></a>00362   RTCAlarm_IRQn               = 41,     
<a name="l00363"></a>00363   CEC_IRQn                    = 42,     
<a name="l00364"></a>00364   TIM12_IRQn                  = 43,     
<a name="l00365"></a>00365   TIM13_IRQn                  = 44,     
<a name="l00366"></a>00366   TIM14_IRQn                  = 45,     
<a name="l00367"></a>00367   TIM5_IRQn                   = 50,     
<a name="l00368"></a>00368   SPI3_IRQn                   = 51,     
<a name="l00369"></a>00369   UART4_IRQn                  = 52,     
<a name="l00370"></a>00370   UART5_IRQn                  = 53,     
<a name="l00371"></a>00371   TIM6_DAC_IRQn               = 54,     
<a name="l00372"></a>00372   TIM7_IRQn                   = 55,     
<a name="l00373"></a>00373   DMA2_Channel1_IRQn          = 56,     
<a name="l00374"></a>00374   DMA2_Channel2_IRQn          = 57,     
<a name="l00375"></a>00375   DMA2_Channel3_IRQn          = 58,     
<a name="l00376"></a>00376   DMA2_Channel4_5_IRQn        = 59,     
<a name="l00377"></a>00377   DMA2_Channel5_IRQn          = 60      
<a name="l00380"></a>00380 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_HD_VL */</span>
<a name="l00381"></a>00381 
<a name="l00382"></a>00382 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>  ADC1_2_IRQn                 = 18,     
<a name="l00384"></a>00384   USB_HP_CAN1_TX_IRQn         = 19,     
<a name="l00385"></a>00385   USB_LP_CAN1_RX0_IRQn        = 20,     
<a name="l00386"></a>00386   CAN1_RX1_IRQn               = 21,     
<a name="l00387"></a>00387   CAN1_SCE_IRQn               = 22,     
<a name="l00388"></a>00388   EXTI9_5_IRQn                = 23,     
<a name="l00389"></a>00389   TIM1_BRK_TIM9_IRQn          = 24,     
<a name="l00390"></a>00390   TIM1_UP_TIM10_IRQn          = 25,     
<a name="l00391"></a>00391   TIM1_TRG_COM_TIM11_IRQn     = 26,     
<a name="l00392"></a>00392   TIM1_CC_IRQn                = 27,     
<a name="l00393"></a>00393   TIM2_IRQn                   = 28,     
<a name="l00394"></a>00394   TIM3_IRQn                   = 29,     
<a name="l00395"></a>00395   TIM4_IRQn                   = 30,     
<a name="l00396"></a>00396   I2C1_EV_IRQn                = 31,     
<a name="l00397"></a>00397   I2C1_ER_IRQn                = 32,     
<a name="l00398"></a>00398   I2C2_EV_IRQn                = 33,     
<a name="l00399"></a>00399   I2C2_ER_IRQn                = 34,     
<a name="l00400"></a>00400   SPI1_IRQn                   = 35,     
<a name="l00401"></a>00401   SPI2_IRQn                   = 36,     
<a name="l00402"></a>00402   USART1_IRQn                 = 37,     
<a name="l00403"></a>00403   USART2_IRQn                 = 38,     
<a name="l00404"></a>00404   USART3_IRQn                 = 39,     
<a name="l00405"></a>00405   EXTI15_10_IRQn              = 40,     
<a name="l00406"></a>00406   RTCAlarm_IRQn               = 41,     
<a name="l00407"></a>00407   USBWakeUp_IRQn              = 42,     
<a name="l00408"></a>00408   TIM8_BRK_TIM12_IRQn         = 43,     
<a name="l00409"></a>00409   TIM8_UP_TIM13_IRQn          = 44,     
<a name="l00410"></a>00410   TIM8_TRG_COM_TIM14_IRQn     = 45,     
<a name="l00411"></a>00411   TIM8_CC_IRQn                = 46,     
<a name="l00412"></a>00412   ADC3_IRQn                   = 47,     
<a name="l00413"></a>00413   FSMC_IRQn                   = 48,     
<a name="l00414"></a>00414   SDIO_IRQn                   = 49,     
<a name="l00415"></a>00415   TIM5_IRQn                   = 50,     
<a name="l00416"></a>00416   SPI3_IRQn                   = 51,     
<a name="l00417"></a>00417   UART4_IRQn                  = 52,     
<a name="l00418"></a>00418   UART5_IRQn                  = 53,     
<a name="l00419"></a>00419   TIM6_IRQn                   = 54,     
<a name="l00420"></a>00420   TIM7_IRQn                   = 55,     
<a name="l00421"></a>00421   DMA2_Channel1_IRQn          = 56,     
<a name="l00422"></a>00422   DMA2_Channel2_IRQn          = 57,     
<a name="l00423"></a>00423   DMA2_Channel3_IRQn          = 58,     
<a name="l00424"></a>00424   DMA2_Channel4_5_IRQn        = 59      
<a name="l00425"></a>00425 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span>  
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span>  ADC1_2_IRQn                 = 18,     
<a name="l00429"></a>00429   CAN1_TX_IRQn                = 19,     
<a name="l00430"></a>00430   CAN1_RX0_IRQn               = 20,     
<a name="l00431"></a>00431   CAN1_RX1_IRQn               = 21,     
<a name="l00432"></a>00432   CAN1_SCE_IRQn               = 22,     
<a name="l00433"></a>00433   EXTI9_5_IRQn                = 23,     
<a name="l00434"></a>00434   TIM1_BRK_IRQn               = 24,     
<a name="l00435"></a>00435   TIM1_UP_IRQn                = 25,     
<a name="l00436"></a>00436   TIM1_TRG_COM_IRQn           = 26,     
<a name="l00437"></a>00437   TIM1_CC_IRQn                = 27,     
<a name="l00438"></a>00438   TIM2_IRQn                   = 28,     
<a name="l00439"></a>00439   TIM3_IRQn                   = 29,     
<a name="l00440"></a>00440   TIM4_IRQn                   = 30,     
<a name="l00441"></a>00441   I2C1_EV_IRQn                = 31,     
<a name="l00442"></a>00442   I2C1_ER_IRQn                = 32,     
<a name="l00443"></a>00443   I2C2_EV_IRQn                = 33,     
<a name="l00444"></a>00444   I2C2_ER_IRQn                = 34,     
<a name="l00445"></a>00445   SPI1_IRQn                   = 35,     
<a name="l00446"></a>00446   SPI2_IRQn                   = 36,     
<a name="l00447"></a>00447   USART1_IRQn                 = 37,     
<a name="l00448"></a>00448   USART2_IRQn                 = 38,     
<a name="l00449"></a>00449   USART3_IRQn                 = 39,     
<a name="l00450"></a>00450   EXTI15_10_IRQn              = 40,     
<a name="l00451"></a>00451   RTCAlarm_IRQn               = 41,     
<a name="l00452"></a>00452   OTG_FS_WKUP_IRQn            = 42,     
<a name="l00453"></a>00453   TIM5_IRQn                   = 50,     
<a name="l00454"></a>00454   SPI3_IRQn                   = 51,     
<a name="l00455"></a>00455   UART4_IRQn                  = 52,     
<a name="l00456"></a>00456   UART5_IRQn                  = 53,     
<a name="l00457"></a>00457   TIM6_IRQn                   = 54,     
<a name="l00458"></a>00458   TIM7_IRQn                   = 55,     
<a name="l00459"></a>00459   DMA2_Channel1_IRQn          = 56,     
<a name="l00460"></a>00460   DMA2_Channel2_IRQn          = 57,     
<a name="l00461"></a>00461   DMA2_Channel3_IRQn          = 58,     
<a name="l00462"></a>00462   DMA2_Channel4_IRQn          = 59,     
<a name="l00463"></a>00463   DMA2_Channel5_IRQn          = 60,     
<a name="l00464"></a>00464   ETH_IRQn                    = 61,     
<a name="l00465"></a>00465   ETH_WKUP_IRQn               = 62,     
<a name="l00466"></a>00466   CAN2_TX_IRQn                = 63,     
<a name="l00467"></a>00467   CAN2_RX0_IRQn               = 64,     
<a name="l00468"></a>00468   CAN2_RX1_IRQn               = 65,     
<a name="l00469"></a>00469   CAN2_SCE_IRQn               = 66,     
<a name="l00470"></a>00470   OTG_FS_IRQn                 = 67      
<a name="l00471"></a>00471 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>     
<a name="l00472"></a>00472 } <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251" title="STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...">IRQn_Type</a>;
<a name="l00473"></a>00473 
<a name="l00478"></a>00478 <span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html" title="CMSIS Cortex-M3 Core Peripheral Access Layer Header File.">core_cm3.h</a>&quot;</span>
<a name="l00479"></a>00479 <span class="preprocessor">#include &quot;<a class="code" href="system__stm32f10x_8h.html" title="CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.">system_stm32f10x.h</a>&quot;</span>
<a name="l00480"></a>00480 <span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00481"></a>00481 
<a name="l00487"></a><a class="code" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">00487</a> <span class="keyword">typedef</span> int32_t  <a class="code" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a>;
<a name="l00488"></a>00488 <span class="keyword">typedef</span> int16_t s16;
<a name="l00489"></a>00489 <span class="keyword">typedef</span> int8_t  s8;
<a name="l00490"></a>00490 
<a name="l00491"></a><a class="code" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">00491</a> <span class="keyword">typedef</span> <span class="keyword">const</span> int32_t <a class="code" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a>;  
<a name="l00492"></a><a class="code" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">00492</a> <span class="keyword">typedef</span> <span class="keyword">const</span> int16_t <a class="code" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a>;  
<a name="l00493"></a><a class="code" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">00493</a> <span class="keyword">typedef</span> <span class="keyword">const</span> int8_t <a class="code" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a>;   
<a name="l00495"></a>00495 <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> int32_t  vs32;
<a name="l00496"></a>00496 <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> int16_t  vs16;
<a name="l00497"></a>00497 <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> int8_t   vs8;
<a name="l00498"></a>00498 
<a name="l00499"></a><a class="code" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">00499</a> <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> int32_t <a class="code" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a>;  
<a name="l00500"></a><a class="code" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">00500</a> <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> int16_t <a class="code" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a>;  
<a name="l00501"></a><a class="code" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">00501</a> <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> int8_t <a class="code" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a>;   
<a name="l00503"></a>00503 <span class="keyword">typedef</span> uint32_t  u32;
<a name="l00504"></a>00504 <span class="keyword">typedef</span> uint16_t u16;
<a name="l00505"></a>00505 <span class="keyword">typedef</span> uint8_t  u8;
<a name="l00506"></a>00506 
<a name="l00507"></a><a class="code" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">00507</a> <span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t <a class="code" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a>;  
<a name="l00508"></a><a class="code" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">00508</a> <span class="keyword">typedef</span> <span class="keyword">const</span> uint16_t <a class="code" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a>;  
<a name="l00509"></a><a class="code" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">00509</a> <span class="keyword">typedef</span> <span class="keyword">const</span> uint8_t <a class="code" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a>;   
<a name="l00511"></a>00511 <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  vu32;
<a name="l00512"></a>00512 <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t vu16;
<a name="l00513"></a>00513 <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  vu8;
<a name="l00514"></a>00514 
<a name="l00515"></a><a class="code" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">00515</a> <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a>;  
<a name="l00516"></a><a class="code" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">00516</a> <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t <a class="code" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a>;  
<a name="l00517"></a><a class="code" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">00517</a> <span class="keyword">typedef</span> <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a>;   
<a name="l00519"></a>00519 <span class="keyword">typedef</span> <span class="keyword">enum</span> {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
<a name="l00520"></a>00520 
<a name="l00521"></a>00521 <span class="keyword">typedef</span> <span class="keyword">enum</span> {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
<a name="l00522"></a>00522 <span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span>
<a name="l00524"></a>00524 <span class="keyword">typedef</span> <span class="keyword">enum</span> {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
<a name="l00525"></a>00525 
<a name="l00527"></a>00527 <span class="preprocessor">#define HSEStartUp_TimeOut   HSE_STARTUP_TIMEOUT</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#define HSE_Value            HSE_VALUE</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define HSI_Value            HSI_VALUE</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>
<a name="l00542"></a><a class="code" href="struct_a_d_c___type_def.html">00542</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00543"></a>00543 {
<a name="l00544"></a>00544   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;
<a name="l00545"></a>00545   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;
<a name="l00546"></a>00546   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;
<a name="l00547"></a>00547   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;
<a name="l00548"></a>00548   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;
<a name="l00549"></a>00549   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;
<a name="l00550"></a>00550   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;
<a name="l00551"></a>00551   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;
<a name="l00552"></a>00552   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;
<a name="l00553"></a>00553   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;
<a name="l00554"></a>00554   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;
<a name="l00555"></a>00555   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;
<a name="l00556"></a>00556   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;
<a name="l00557"></a>00557   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;
<a name="l00558"></a>00558   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;
<a name="l00559"></a>00559   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;
<a name="l00560"></a>00560   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;
<a name="l00561"></a>00561   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;
<a name="l00562"></a>00562   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;
<a name="l00563"></a>00563   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;
<a name="l00564"></a>00564 } <a class="code" href="struct_a_d_c___type_def.html" title="Analog to Digital Converter.">ADC_TypeDef</a>;
<a name="l00565"></a>00565 
<a name="l00570"></a><a class="code" href="struct_b_k_p___type_def.html">00570</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00571"></a>00571 {
<a name="l00572"></a>00572   uint32_t  RESERVED0;
<a name="l00573"></a>00573   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR1;
<a name="l00574"></a>00574   uint16_t  RESERVED1;
<a name="l00575"></a>00575   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR2;
<a name="l00576"></a>00576   uint16_t  RESERVED2;
<a name="l00577"></a>00577   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR3;
<a name="l00578"></a>00578   uint16_t  RESERVED3;
<a name="l00579"></a>00579   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR4;
<a name="l00580"></a>00580   uint16_t  RESERVED4;
<a name="l00581"></a>00581   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR5;
<a name="l00582"></a>00582   uint16_t  RESERVED5;
<a name="l00583"></a>00583   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR6;
<a name="l00584"></a>00584   uint16_t  RESERVED6;
<a name="l00585"></a>00585   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR7;
<a name="l00586"></a>00586   uint16_t  RESERVED7;
<a name="l00587"></a>00587   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR8;
<a name="l00588"></a>00588   uint16_t  RESERVED8;
<a name="l00589"></a>00589   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR9;
<a name="l00590"></a>00590   uint16_t  RESERVED9;
<a name="l00591"></a>00591   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR10;
<a name="l00592"></a>00592   uint16_t  RESERVED10; 
<a name="l00593"></a>00593   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RTCCR;
<a name="l00594"></a>00594   uint16_t  RESERVED11;
<a name="l00595"></a>00595   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR;
<a name="l00596"></a>00596   uint16_t  RESERVED12;
<a name="l00597"></a>00597   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CSR;
<a name="l00598"></a>00598   uint16_t  RESERVED13[5];
<a name="l00599"></a>00599   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR11;
<a name="l00600"></a>00600   uint16_t  RESERVED14;
<a name="l00601"></a>00601   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR12;
<a name="l00602"></a>00602   uint16_t  RESERVED15;
<a name="l00603"></a>00603   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR13;
<a name="l00604"></a>00604   uint16_t  RESERVED16;
<a name="l00605"></a>00605   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR14;
<a name="l00606"></a>00606   uint16_t  RESERVED17;
<a name="l00607"></a>00607   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR15;
<a name="l00608"></a>00608   uint16_t  RESERVED18;
<a name="l00609"></a>00609   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR16;
<a name="l00610"></a>00610   uint16_t  RESERVED19;
<a name="l00611"></a>00611   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR17;
<a name="l00612"></a>00612   uint16_t  RESERVED20;
<a name="l00613"></a>00613   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR18;
<a name="l00614"></a>00614   uint16_t  RESERVED21;
<a name="l00615"></a>00615   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR19;
<a name="l00616"></a>00616   uint16_t  RESERVED22;
<a name="l00617"></a>00617   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR20;
<a name="l00618"></a>00618   uint16_t  RESERVED23;
<a name="l00619"></a>00619   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR21;
<a name="l00620"></a>00620   uint16_t  RESERVED24;
<a name="l00621"></a>00621   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR22;
<a name="l00622"></a>00622   uint16_t  RESERVED25;
<a name="l00623"></a>00623   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR23;
<a name="l00624"></a>00624   uint16_t  RESERVED26;
<a name="l00625"></a>00625   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR24;
<a name="l00626"></a>00626   uint16_t  RESERVED27;
<a name="l00627"></a>00627   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR25;
<a name="l00628"></a>00628   uint16_t  RESERVED28;
<a name="l00629"></a>00629   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR26;
<a name="l00630"></a>00630   uint16_t  RESERVED29;
<a name="l00631"></a>00631   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR27;
<a name="l00632"></a>00632   uint16_t  RESERVED30;
<a name="l00633"></a>00633   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR28;
<a name="l00634"></a>00634   uint16_t  RESERVED31;
<a name="l00635"></a>00635   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR29;
<a name="l00636"></a>00636   uint16_t  RESERVED32;
<a name="l00637"></a>00637   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR30;
<a name="l00638"></a>00638   uint16_t  RESERVED33; 
<a name="l00639"></a>00639   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR31;
<a name="l00640"></a>00640   uint16_t  RESERVED34;
<a name="l00641"></a>00641   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR32;
<a name="l00642"></a>00642   uint16_t  RESERVED35;
<a name="l00643"></a>00643   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR33;
<a name="l00644"></a>00644   uint16_t  RESERVED36;
<a name="l00645"></a>00645   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR34;
<a name="l00646"></a>00646   uint16_t  RESERVED37;
<a name="l00647"></a>00647   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR35;
<a name="l00648"></a>00648   uint16_t  RESERVED38;
<a name="l00649"></a>00649   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR36;
<a name="l00650"></a>00650   uint16_t  RESERVED39;
<a name="l00651"></a>00651   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR37;
<a name="l00652"></a>00652   uint16_t  RESERVED40;
<a name="l00653"></a>00653   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR38;
<a name="l00654"></a>00654   uint16_t  RESERVED41;
<a name="l00655"></a>00655   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR39;
<a name="l00656"></a>00656   uint16_t  RESERVED42;
<a name="l00657"></a>00657   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR40;
<a name="l00658"></a>00658   uint16_t  RESERVED43;
<a name="l00659"></a>00659   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR41;
<a name="l00660"></a>00660   uint16_t  RESERVED44;
<a name="l00661"></a>00661   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR42;
<a name="l00662"></a>00662   uint16_t  RESERVED45;    
<a name="l00663"></a>00663 } <a class="code" href="struct_b_k_p___type_def.html" title="Backup Registers.">BKP_TypeDef</a>;
<a name="l00664"></a>00664   
<a name="l00669"></a><a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">00669</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00670"></a>00670 {
<a name="l00671"></a>00671   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;
<a name="l00672"></a>00672   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR;
<a name="l00673"></a>00673   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR;
<a name="l00674"></a>00674   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR;
<a name="l00675"></a>00675 } <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html" title="Controller Area Network TxMailBox.">CAN_TxMailBox_TypeDef</a>;
<a name="l00676"></a>00676 
<a name="l00681"></a><a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">00681</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00682"></a>00682 {
<a name="l00683"></a>00683   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;
<a name="l00684"></a>00684   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR;
<a name="l00685"></a>00685   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR;
<a name="l00686"></a>00686   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR;
<a name="l00687"></a>00687 } <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html" title="Controller Area Network FIFOMailBox.">CAN_FIFOMailBox_TypeDef</a>;
<a name="l00688"></a>00688 
<a name="l00693"></a><a class="code" href="struct_c_a_n___filter_register___type_def.html">00693</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00694"></a>00694 {
<a name="l00695"></a>00695   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1;
<a name="l00696"></a>00696   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2;
<a name="l00697"></a>00697 } <a class="code" href="struct_c_a_n___filter_register___type_def.html" title="Controller Area Network FilterRegister.">CAN_FilterRegister_TypeDef</a>;
<a name="l00698"></a>00698 
<a name="l00703"></a><a class="code" href="struct_c_a_n___type_def.html">00703</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00704"></a>00704 {
<a name="l00705"></a>00705   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;
<a name="l00706"></a>00706   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MSR;
<a name="l00707"></a>00707   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSR;
<a name="l00708"></a>00708   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF0R;
<a name="l00709"></a>00709   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RF1R;
<a name="l00710"></a>00710   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00711"></a>00711   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR;
<a name="l00712"></a>00712   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTR;
<a name="l00713"></a>00713   uint32_t  RESERVED0[88];
<a name="l00714"></a>00714   <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html" title="Controller Area Network TxMailBox.">CAN_TxMailBox_TypeDef</a> sTxMailBox[3];
<a name="l00715"></a>00715   <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html" title="Controller Area Network FIFOMailBox.">CAN_FIFOMailBox_TypeDef</a> sFIFOMailBox[2];
<a name="l00716"></a>00716   uint32_t  RESERVED1[12];
<a name="l00717"></a>00717   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FMR;
<a name="l00718"></a>00718   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FM1R;
<a name="l00719"></a>00719   uint32_t  RESERVED2;
<a name="l00720"></a>00720   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FS1R;
<a name="l00721"></a>00721   uint32_t  RESERVED3;
<a name="l00722"></a>00722   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFA1R;
<a name="l00723"></a>00723   uint32_t  RESERVED4;
<a name="l00724"></a>00724   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FA1R;
<a name="l00725"></a>00725   uint32_t  RESERVED5[8];
<a name="l00726"></a>00726 <span class="preprocessor">#ifndef STM32F10X_CL</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span>  <a class="code" href="struct_c_a_n___filter_register___type_def.html" title="Controller Area Network FilterRegister.">CAN_FilterRegister_TypeDef</a> sFilterRegister[14];
<a name="l00728"></a>00728 <span class="preprocessor">#else</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>  <a class="code" href="struct_c_a_n___filter_register___type_def.html" title="Controller Area Network FilterRegister.">CAN_FilterRegister_TypeDef</a> sFilterRegister[28];
<a name="l00730"></a>00730 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>  
<a name="l00731"></a>00731 } <a class="code" href="struct_c_a_n___type_def.html" title="Controller Area Network.">CAN_TypeDef</a>;
<a name="l00732"></a>00732 
<a name="l00736"></a><a class="code" href="struct_c_e_c___type_def.html">00736</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00737"></a>00737 {
<a name="l00738"></a>00738   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;
<a name="l00739"></a>00739   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR;
<a name="l00740"></a>00740   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRES;
<a name="l00741"></a>00741   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESR;
<a name="l00742"></a>00742   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;
<a name="l00743"></a>00743   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXD;
<a name="l00744"></a>00744   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXD;  
<a name="l00745"></a>00745 } <a class="code" href="struct_c_e_c___type_def.html" title="Consumer Electronics Control (CEC)">CEC_TypeDef</a>;
<a name="l00746"></a>00746 
<a name="l00751"></a><a class="code" href="struct_c_r_c___type_def.html">00751</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00752"></a>00752 {
<a name="l00753"></a>00753   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;
<a name="l00754"></a>00754   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;
<a name="l00755"></a>00755   uint8_t   RESERVED0;
<a name="l00756"></a>00756   uint16_t  RESERVED1;
<a name="l00757"></a>00757   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;
<a name="l00758"></a>00758 } <a class="code" href="struct_c_r_c___type_def.html" title="CRC calculation unit.">CRC_TypeDef</a>;
<a name="l00759"></a>00759 
<a name="l00764"></a><a class="code" href="struct_d_a_c___type_def.html">00764</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00765"></a>00765 {
<a name="l00766"></a>00766   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;
<a name="l00767"></a>00767   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;
<a name="l00768"></a>00768   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;
<a name="l00769"></a>00769   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;
<a name="l00770"></a>00770   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;
<a name="l00771"></a>00771   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;
<a name="l00772"></a>00772   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;
<a name="l00773"></a>00773   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;
<a name="l00774"></a>00774   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;
<a name="l00775"></a>00775   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;
<a name="l00776"></a>00776   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;
<a name="l00777"></a>00777   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;
<a name="l00778"></a>00778   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;
<a name="l00779"></a>00779 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;
<a name="l00781"></a>00781 <span class="preprocessor">#endif</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span>} <a class="code" href="struct_d_a_c___type_def.html" title="Digital to Analog Converter.">DAC_TypeDef</a>;
<a name="l00783"></a>00783 
<a name="l00788"></a><a class="code" href="struct_d_b_g_m_c_u___type_def.html">00788</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00789"></a>00789 {
<a name="l00790"></a>00790   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;
<a name="l00791"></a>00791   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR; 
<a name="l00792"></a>00792 }<a class="code" href="struct_d_b_g_m_c_u___type_def.html" title="Debug MCU.">DBGMCU_TypeDef</a>;
<a name="l00793"></a>00793 
<a name="l00798"></a><a class="code" href="struct_d_m_a___channel___type_def.html">00798</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00799"></a>00799 {
<a name="l00800"></a>00800   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;
<a name="l00801"></a>00801   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;
<a name="l00802"></a>00802   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;
<a name="l00803"></a>00803   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;
<a name="l00804"></a>00804 } <a class="code" href="struct_d_m_a___channel___type_def.html" title="DMA Controller.">DMA_Channel_TypeDef</a>;
<a name="l00805"></a>00805 
<a name="l00806"></a><a class="code" href="struct_d_m_a___type_def.html">00806</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00807"></a>00807 {
<a name="l00808"></a>00808   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;
<a name="l00809"></a>00809   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;
<a name="l00810"></a>00810 } <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;
<a name="l00811"></a>00811 
<a name="l00816"></a><a class="code" href="struct_e_t_h___type_def.html">00816</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00817"></a>00817 {
<a name="l00818"></a>00818   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACCR;
<a name="l00819"></a>00819   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACFFR;
<a name="l00820"></a>00820   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHTHR;
<a name="l00821"></a>00821   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHTLR;
<a name="l00822"></a>00822   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMIIAR;
<a name="l00823"></a>00823   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMIIDR;
<a name="l00824"></a>00824   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACFCR;
<a name="l00825"></a>00825   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVLANTR;             <span class="comment">/*    8 */</span>
<a name="l00826"></a>00826        uint32_t RESERVED0[2];
<a name="l00827"></a>00827   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACRWUFFR;             <span class="comment">/*   11 */</span>
<a name="l00828"></a>00828   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPMTCSR;
<a name="l00829"></a>00829        uint32_t RESERVED1[2];
<a name="l00830"></a>00830   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSR;                 <span class="comment">/*   15 */</span>
<a name="l00831"></a>00831   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACIMR;
<a name="l00832"></a>00832   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0HR;
<a name="l00833"></a>00833   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0LR;
<a name="l00834"></a>00834   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1HR;
<a name="l00835"></a>00835   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1LR;
<a name="l00836"></a>00836   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2HR;
<a name="l00837"></a>00837   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2LR;
<a name="l00838"></a>00838   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3HR;
<a name="l00839"></a>00839   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3LR;               <span class="comment">/*   24 */</span>
<a name="l00840"></a>00840        uint32_t RESERVED2[40];
<a name="l00841"></a>00841   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCCR;                 <span class="comment">/*   65 */</span>
<a name="l00842"></a>00842   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIR;
<a name="l00843"></a>00843   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIR;
<a name="l00844"></a>00844   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIMR;
<a name="l00845"></a>00845   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIMR;               <span class="comment">/*   69 */</span>
<a name="l00846"></a>00846        uint32_t RESERVED3[14];
<a name="l00847"></a>00847   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFSCCR;            <span class="comment">/*   84 */</span>
<a name="l00848"></a>00848   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFMSCCR;
<a name="l00849"></a>00849        uint32_t RESERVED4[5];
<a name="l00850"></a>00850   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFCR;
<a name="l00851"></a>00851        uint32_t RESERVED5[10];
<a name="l00852"></a>00852   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRFCECR;
<a name="l00853"></a>00853   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRFAECR;
<a name="l00854"></a>00854        uint32_t RESERVED6[10];
<a name="l00855"></a>00855   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRGUFCR;
<a name="l00856"></a>00856        uint32_t RESERVED7[334];
<a name="l00857"></a>00857   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSCR;
<a name="l00858"></a>00858   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPSSIR;
<a name="l00859"></a>00859   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSHR;
<a name="l00860"></a>00860   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSLR;
<a name="l00861"></a>00861   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSHUR;
<a name="l00862"></a>00862   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSLUR;
<a name="l00863"></a>00863   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSAR;
<a name="l00864"></a>00864   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTTHR;
<a name="l00865"></a>00865   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTTLR;
<a name="l00866"></a>00866        uint32_t RESERVED8[567];
<a name="l00867"></a>00867   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMABMR;
<a name="l00868"></a>00868   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMATPDR;
<a name="l00869"></a>00869   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARPDR;
<a name="l00870"></a>00870   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARDLAR;
<a name="l00871"></a>00871   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMATDLAR;
<a name="l00872"></a>00872   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMASR;
<a name="l00873"></a>00873   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAOMR;
<a name="l00874"></a>00874   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAIER;
<a name="l00875"></a>00875   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAMFBOCR;
<a name="l00876"></a>00876        uint32_t RESERVED9[9];
<a name="l00877"></a>00877   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHTDR;
<a name="l00878"></a>00878   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHRDR;
<a name="l00879"></a>00879   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHTBAR;
<a name="l00880"></a>00880   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHRBAR;
<a name="l00881"></a>00881 } <a class="code" href="struct_e_t_h___type_def.html" title="Ethernet MAC.">ETH_TypeDef</a>;
<a name="l00882"></a>00882 
<a name="l00887"></a><a class="code" href="struct_e_x_t_i___type_def.html">00887</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00888"></a>00888 {
<a name="l00889"></a>00889   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;
<a name="l00890"></a>00890   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;
<a name="l00891"></a>00891   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;
<a name="l00892"></a>00892   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;
<a name="l00893"></a>00893   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;
<a name="l00894"></a>00894   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;
<a name="l00895"></a>00895 } <a class="code" href="struct_e_x_t_i___type_def.html" title="External Interrupt/Event Controller.">EXTI_TypeDef</a>;
<a name="l00896"></a>00896 
<a name="l00901"></a><a class="code" href="struct_f_l_a_s_h___type_def.html">00901</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00902"></a>00902 {
<a name="l00903"></a>00903   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00904"></a>00904   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;
<a name="l00905"></a>00905   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;
<a name="l00906"></a>00906   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;
<a name="l00907"></a>00907   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;
<a name="l00908"></a>00908   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;
<a name="l00909"></a>00909   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED;
<a name="l00910"></a>00910   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;
<a name="l00911"></a>00911   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;
<a name="l00912"></a>00912 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span>  uint32_t RESERVED1[8]; 
<a name="l00914"></a>00914   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR2;
<a name="l00915"></a>00915   uint32_t RESERVED2;   
<a name="l00916"></a>00916   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;
<a name="l00917"></a>00917   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;
<a name="l00918"></a>00918   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR2; 
<a name="l00919"></a>00919 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span>  
<a name="l00920"></a>00920 } <a class="code" href="struct_f_l_a_s_h___type_def.html" title="FLASH Registers.">FLASH_TypeDef</a>;
<a name="l00921"></a>00921 
<a name="l00926"></a><a class="code" href="struct_o_b___type_def.html">00926</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00927"></a>00927 {
<a name="l00928"></a>00928   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP;
<a name="l00929"></a>00929   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER;
<a name="l00930"></a>00930   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data0;
<a name="l00931"></a>00931   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data1;
<a name="l00932"></a>00932   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0;
<a name="l00933"></a>00933   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1;
<a name="l00934"></a>00934   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2;
<a name="l00935"></a>00935   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3;
<a name="l00936"></a>00936 } <a class="code" href="struct_o_b___type_def.html" title="Option Bytes Registers.">OB_TypeDef</a>;
<a name="l00937"></a>00937 
<a name="l00942"></a><a class="code" href="struct_f_s_m_c___bank1___type_def.html">00942</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00943"></a>00943 {
<a name="l00944"></a>00944   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];   
<a name="l00945"></a>00945 } <a class="code" href="struct_f_s_m_c___bank1___type_def.html" title="Flexible Static Memory Controller.">FSMC_Bank1_TypeDef</a>; 
<a name="l00946"></a>00946 
<a name="l00951"></a><a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">00951</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00952"></a>00952 {
<a name="l00953"></a>00953   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];
<a name="l00954"></a>00954 } <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html" title="Flexible Static Memory Controller Bank1E.">FSMC_Bank1E_TypeDef</a>;
<a name="l00955"></a>00955 
<a name="l00960"></a><a class="code" href="struct_f_s_m_c___bank2___type_def.html">00960</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00961"></a>00961 {
<a name="l00962"></a>00962   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR2;
<a name="l00963"></a>00963   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;
<a name="l00964"></a>00964   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM2;
<a name="l00965"></a>00965   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT2;
<a name="l00966"></a>00966   uint32_t  RESERVED0;   
<a name="l00967"></a>00967   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR2; 
<a name="l00968"></a>00968 } <a class="code" href="struct_f_s_m_c___bank2___type_def.html" title="Flexible Static Memory Controller Bank2.">FSMC_Bank2_TypeDef</a>;  
<a name="l00969"></a>00969 
<a name="l00974"></a><a class="code" href="struct_f_s_m_c___bank3___type_def.html">00974</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00975"></a>00975 {
<a name="l00976"></a>00976   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR3;
<a name="l00977"></a>00977   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3;
<a name="l00978"></a>00978   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM3;
<a name="l00979"></a>00979   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT3;
<a name="l00980"></a>00980   uint32_t  RESERVED0;   
<a name="l00981"></a>00981   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR3; 
<a name="l00982"></a>00982 } <a class="code" href="struct_f_s_m_c___bank3___type_def.html" title="Flexible Static Memory Controller Bank3.">FSMC_Bank3_TypeDef</a>; 
<a name="l00983"></a>00983 
<a name="l00988"></a><a class="code" href="struct_f_s_m_c___bank4___type_def.html">00988</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00989"></a>00989 {
<a name="l00990"></a>00990   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4;
<a name="l00991"></a>00991   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4;
<a name="l00992"></a>00992   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4;
<a name="l00993"></a>00993   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4;
<a name="l00994"></a>00994   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4; 
<a name="l00995"></a>00995 } <a class="code" href="struct_f_s_m_c___bank4___type_def.html" title="Flexible Static Memory Controller Bank4.">FSMC_Bank4_TypeDef</a>; 
<a name="l00996"></a>00996 
<a name="l01001"></a><a class="code" href="struct_g_p_i_o___type_def.html">01001</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01002"></a>01002 {
<a name="l01003"></a>01003   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRL;
<a name="l01004"></a>01004   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRH;
<a name="l01005"></a>01005   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;
<a name="l01006"></a>01006   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;
<a name="l01007"></a>01007   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;
<a name="l01008"></a>01008   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;
<a name="l01009"></a>01009   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;
<a name="l01010"></a>01010 } <a class="code" href="struct_g_p_i_o___type_def.html" title="General Purpose I/O.">GPIO_TypeDef</a>;
<a name="l01011"></a>01011 
<a name="l01016"></a><a class="code" href="struct_a_f_i_o___type_def.html">01016</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01017"></a>01017 {
<a name="l01018"></a>01018   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EVCR;
<a name="l01019"></a>01019   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR;
<a name="l01020"></a>01020   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];
<a name="l01021"></a>01021   uint32_t RESERVED0;
<a name="l01022"></a>01022   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR2;  
<a name="l01023"></a>01023 } <a class="code" href="struct_a_f_i_o___type_def.html" title="Alternate Function I/O.">AFIO_TypeDef</a>;
<a name="l01028"></a><a class="code" href="struct_i2_c___type_def.html">01028</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01029"></a>01029 {
<a name="l01030"></a>01030   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;
<a name="l01031"></a>01031   uint16_t  RESERVED0;
<a name="l01032"></a>01032   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;
<a name="l01033"></a>01033   uint16_t  RESERVED1;
<a name="l01034"></a>01034   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR1;
<a name="l01035"></a>01035   uint16_t  RESERVED2;
<a name="l01036"></a>01036   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t OAR2;
<a name="l01037"></a>01037   uint16_t  RESERVED3;
<a name="l01038"></a>01038   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;
<a name="l01039"></a>01039   uint16_t  RESERVED4;
<a name="l01040"></a>01040   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR1;
<a name="l01041"></a>01041   uint16_t  RESERVED5;
<a name="l01042"></a>01042   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR2;
<a name="l01043"></a>01043   uint16_t  RESERVED6;
<a name="l01044"></a>01044   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR;
<a name="l01045"></a>01045   uint16_t  RESERVED7;
<a name="l01046"></a>01046   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TRISE;
<a name="l01047"></a>01047   uint16_t  RESERVED8;
<a name="l01048"></a>01048 } <a class="code" href="struct_i2_c___type_def.html" title="Inter Integrated Circuit Interface.">I2C_TypeDef</a>;
<a name="l01049"></a>01049 
<a name="l01054"></a><a class="code" href="struct_i_w_d_g___type_def.html">01054</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01055"></a>01055 {
<a name="l01056"></a>01056   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;
<a name="l01057"></a>01057   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;
<a name="l01058"></a>01058   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;
<a name="l01059"></a>01059   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;
<a name="l01060"></a>01060 } <a class="code" href="struct_i_w_d_g___type_def.html" title="Independent WATCHDOG.">IWDG_TypeDef</a>;
<a name="l01061"></a>01061 
<a name="l01066"></a><a class="code" href="struct_p_w_r___type_def.html">01066</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01067"></a>01067 {
<a name="l01068"></a>01068   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;
<a name="l01069"></a>01069   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;
<a name="l01070"></a>01070 } <a class="code" href="struct_p_w_r___type_def.html" title="Power Control.">PWR_TypeDef</a>;
<a name="l01071"></a>01071 
<a name="l01076"></a><a class="code" href="struct_r_c_c___type_def.html">01076</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01077"></a>01077 {
<a name="l01078"></a>01078   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;
<a name="l01079"></a>01079   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;
<a name="l01080"></a>01080   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;
<a name="l01081"></a>01081   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;
<a name="l01082"></a>01082   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;
<a name="l01083"></a>01083   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;
<a name="l01084"></a>01084   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;
<a name="l01085"></a>01085   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;
<a name="l01086"></a>01086   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;
<a name="l01087"></a>01087   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;
<a name="l01088"></a>01088 
<a name="l01089"></a>01089 <span class="preprocessor">#ifdef STM32F10X_CL  </span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR;
<a name="l01091"></a>01091   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;
<a name="l01092"></a>01092 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span> 
<a name="l01093"></a>01093 
<a name="l01094"></a>01094 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)   </span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>  uint32_t RESERVED0;
<a name="l01096"></a>01096   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;
<a name="l01097"></a>01097 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD_VL || STM32F10X_MD_VL || STM32F10X_HD_VL */</span> 
<a name="l01098"></a>01098 } <a class="code" href="struct_r_c_c___type_def.html" title="Reset and Clock Control.">RCC_TypeDef</a>;
<a name="l01099"></a>01099 
<a name="l01104"></a><a class="code" href="struct_r_t_c___type_def.html">01104</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01105"></a>01105 {
<a name="l01106"></a>01106   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRH;
<a name="l01107"></a>01107   uint16_t  RESERVED0;
<a name="l01108"></a>01108   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRL;
<a name="l01109"></a>01109   uint16_t  RESERVED1;
<a name="l01110"></a>01110   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRLH;
<a name="l01111"></a>01111   uint16_t  RESERVED2;
<a name="l01112"></a>01112   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PRLL;
<a name="l01113"></a>01113   uint16_t  RESERVED3;
<a name="l01114"></a>01114   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DIVH;
<a name="l01115"></a>01115   uint16_t  RESERVED4;
<a name="l01116"></a>01116   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DIVL;
<a name="l01117"></a>01117   uint16_t  RESERVED5;
<a name="l01118"></a>01118   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTH;
<a name="l01119"></a>01119   uint16_t  RESERVED6;
<a name="l01120"></a>01120   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNTL;
<a name="l01121"></a>01121   uint16_t  RESERVED7;
<a name="l01122"></a>01122   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ALRH;
<a name="l01123"></a>01123   uint16_t  RESERVED8;
<a name="l01124"></a>01124   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ALRL;
<a name="l01125"></a>01125   uint16_t  RESERVED9;
<a name="l01126"></a>01126 } <a class="code" href="struct_r_t_c___type_def.html" title="Real-Time Clock.">RTC_TypeDef</a>;
<a name="l01127"></a>01127 
<a name="l01132"></a><a class="code" href="struct_s_d_i_o___type_def.html">01132</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01133"></a>01133 {
<a name="l01134"></a>01134   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER;
<a name="l01135"></a>01135   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR;
<a name="l01136"></a>01136   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG;
<a name="l01137"></a>01137   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;
<a name="l01138"></a>01138   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESPCMD;
<a name="l01139"></a>01139   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP1;
<a name="l01140"></a>01140   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP2;
<a name="l01141"></a>01141   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP3;
<a name="l01142"></a>01142   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RESP4;
<a name="l01143"></a>01143   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER;
<a name="l01144"></a>01144   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN;
<a name="l01145"></a>01145   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL;
<a name="l01146"></a>01146   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DCOUNT;
<a name="l01147"></a>01147   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STA;
<a name="l01148"></a>01148   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;
<a name="l01149"></a>01149   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK;
<a name="l01150"></a>01150   uint32_t  RESERVED0[2];
<a name="l01151"></a>01151   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FIFOCNT;
<a name="l01152"></a>01152   uint32_t  RESERVED1[13];
<a name="l01153"></a>01153   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO;
<a name="l01154"></a>01154 } <a class="code" href="struct_s_d_i_o___type_def.html" title="SD host Interface.">SDIO_TypeDef</a>;
<a name="l01155"></a>01155 
<a name="l01160"></a><a class="code" href="struct_s_p_i___type_def.html">01160</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01161"></a>01161 {
<a name="l01162"></a>01162   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;
<a name="l01163"></a>01163   uint16_t  RESERVED0;
<a name="l01164"></a>01164   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;
<a name="l01165"></a>01165   uint16_t  RESERVED1;
<a name="l01166"></a>01166   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR;
<a name="l01167"></a>01167   uint16_t  RESERVED2;
<a name="l01168"></a>01168   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;
<a name="l01169"></a>01169   uint16_t  RESERVED3;
<a name="l01170"></a>01170   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CRCPR;
<a name="l01171"></a>01171   uint16_t  RESERVED4;
<a name="l01172"></a>01172   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RXCRCR;
<a name="l01173"></a>01173   uint16_t  RESERVED5;
<a name="l01174"></a>01174   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TXCRCR;
<a name="l01175"></a>01175   uint16_t  RESERVED6;
<a name="l01176"></a>01176   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2SCFGR;
<a name="l01177"></a>01177   uint16_t  RESERVED7;
<a name="l01178"></a>01178   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t I2SPR;
<a name="l01179"></a>01179   uint16_t  RESERVED8;  
<a name="l01180"></a>01180 } <a class="code" href="struct_s_p_i___type_def.html" title="Serial Peripheral Interface.">SPI_TypeDef</a>;
<a name="l01181"></a>01181 
<a name="l01186"></a><a class="code" href="struct_t_i_m___type_def.html">01186</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01187"></a>01187 {
<a name="l01188"></a>01188   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;
<a name="l01189"></a>01189   uint16_t  RESERVED0;
<a name="l01190"></a>01190   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;
<a name="l01191"></a>01191   uint16_t  RESERVED1;
<a name="l01192"></a>01192   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SMCR;
<a name="l01193"></a>01193   uint16_t  RESERVED2;
<a name="l01194"></a>01194   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DIER;
<a name="l01195"></a>01195   uint16_t  RESERVED3;
<a name="l01196"></a>01196   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR;
<a name="l01197"></a>01197   uint16_t  RESERVED4;
<a name="l01198"></a>01198   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t EGR;
<a name="l01199"></a>01199   uint16_t  RESERVED5;
<a name="l01200"></a>01200   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCMR1;
<a name="l01201"></a>01201   uint16_t  RESERVED6;
<a name="l01202"></a>01202   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCMR2;
<a name="l01203"></a>01203   uint16_t  RESERVED7;
<a name="l01204"></a>01204   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCER;
<a name="l01205"></a>01205   uint16_t  RESERVED8;
<a name="l01206"></a>01206   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CNT;
<a name="l01207"></a>01207   uint16_t  RESERVED9;
<a name="l01208"></a>01208   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t PSC;
<a name="l01209"></a>01209   uint16_t  RESERVED10;
<a name="l01210"></a>01210   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ARR;
<a name="l01211"></a>01211   uint16_t  RESERVED11;
<a name="l01212"></a>01212   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RCR;
<a name="l01213"></a>01213   uint16_t  RESERVED12;
<a name="l01214"></a>01214   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR1;
<a name="l01215"></a>01215   uint16_t  RESERVED13;
<a name="l01216"></a>01216   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR2;
<a name="l01217"></a>01217   uint16_t  RESERVED14;
<a name="l01218"></a>01218   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR3;
<a name="l01219"></a>01219   uint16_t  RESERVED15;
<a name="l01220"></a>01220   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CCR4;
<a name="l01221"></a>01221   uint16_t  RESERVED16;
<a name="l01222"></a>01222   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BDTR;
<a name="l01223"></a>01223   uint16_t  RESERVED17;
<a name="l01224"></a>01224   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DCR;
<a name="l01225"></a>01225   uint16_t  RESERVED18;
<a name="l01226"></a>01226   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMAR;
<a name="l01227"></a>01227   uint16_t  RESERVED19;
<a name="l01228"></a>01228 } <a class="code" href="struct_t_i_m___type_def.html" title="TIM.">TIM_TypeDef</a>;
<a name="l01229"></a>01229 
<a name="l01234"></a><a class="code" href="struct_u_s_a_r_t___type_def.html">01234</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01235"></a>01235 {
<a name="l01236"></a>01236   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t SR;
<a name="l01237"></a>01237   uint16_t  RESERVED0;
<a name="l01238"></a>01238   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DR;
<a name="l01239"></a>01239   uint16_t  RESERVED1;
<a name="l01240"></a>01240   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t BRR;
<a name="l01241"></a>01241   uint16_t  RESERVED2;
<a name="l01242"></a>01242   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR1;
<a name="l01243"></a>01243   uint16_t  RESERVED3;
<a name="l01244"></a>01244   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR2;
<a name="l01245"></a>01245   uint16_t  RESERVED4;
<a name="l01246"></a>01246   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t CR3;
<a name="l01247"></a>01247   uint16_t  RESERVED5;
<a name="l01248"></a>01248   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t GTPR;
<a name="l01249"></a>01249   uint16_t  RESERVED6;
<a name="l01250"></a>01250 } <a class="code" href="struct_u_s_a_r_t___type_def.html" title="Universal Synchronous Asynchronous Receiver Transmitter.">USART_TypeDef</a>;
<a name="l01251"></a>01251 
<a name="l01256"></a><a class="code" href="struct_w_w_d_g___type_def.html">01256</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01257"></a>01257 {
<a name="l01258"></a>01258   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;
<a name="l01259"></a>01259   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;
<a name="l01260"></a>01260   <a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;
<a name="l01261"></a>01261 } <a class="code" href="struct_w_w_d_g___type_def.html" title="Window WATCHDOG.">WWDG_TypeDef</a>;
<a name="l01262"></a>01262 
<a name="l01272"></a><a class="code" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">01272</a> <span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span>
<a name="l01273"></a><a class="code" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">01273</a> <span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span>
<a name="l01274"></a><a class="code" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">01274</a> <span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span>
<a name="l01276"></a><a class="code" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">01276</a> <span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000) </span>
<a name="l01277"></a><a class="code" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">01277</a> <span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span>
<a name="l01279"></a><a class="code" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">01279</a> <span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span>
<a name="l01282"></a>01282 <span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span>
<a name="l01286"></a>01286 <span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800)</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span><span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00)</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span><span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000)</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span><span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span>
<a name="l01305"></a>01305 <span class="preprocessor"></span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span><span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800)</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#define CEC_BASE              (APB1PERIPH_BASE + 0x7800)</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span>
<a name="l01313"></a>01313 <span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span><span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span><span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x4000)</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x4400)</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="preprocessor">#define TIM17_BASE            (APB2PERIPH_BASE + 0x4800)</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span><span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4C00)</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x5000)</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x5400)</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span>
<a name="l01336"></a>01336 <span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x18000)</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span>
<a name="l01338"></a>01338 <span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>
<a name="l01355"></a><a class="code" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">01355</a> <span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000) </span>
<a name="l01356"></a><a class="code" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">01356</a> <span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800)    </span>
<a name="l01358"></a>01358 <span class="preprocessor">#define ETH_BASE              (AHBPERIPH_BASE + 0x8000)</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span><span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100)</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span><span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700)</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span><span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000)</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span>
<a name="l01364"></a><a class="code" href="group___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">01364</a> <span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000) </span>
<a name="l01365"></a><a class="code" href="group___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">01365</a> <span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104) </span>
<a name="l01366"></a><a class="code" href="group___peripheral__memory__map.html#ga3cb46d62f4f6458e186a5a4c753e4918">01366</a> <span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060) </span>
<a name="l01367"></a><a class="code" href="group___peripheral__memory__map.html#gacf056152c9e5aefcc67db78d1302c0d7">01367</a> <span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080) </span>
<a name="l01368"></a><a class="code" href="group___peripheral__memory__map.html#gaf9e5417133160b0bdd0498d982acec19">01368</a> <span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0) </span>
<a name="l01370"></a><a class="code" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">01370</a> <span class="preprocessor">#define DBGMCU_BASE          ((uint32_t)0xE0042000) </span>
<a name="l01380"></a>01380 <span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span>
<a name="l01383"></a>01383 <span class="preprocessor"></span><span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span><span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span>
<a name="l01386"></a>01386 <span class="preprocessor"></span><span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span><span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span><span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span><span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span><span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#define BKP                 ((BKP_TypeDef *) BKP_BASE)</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span><span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span><span class="preprocessor">#define AFIO                ((AFIO_TypeDef *) AFIO_BASE)</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span><span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span><span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#define ETH                 ((ETH_TypeDef *) ETH_BASE)</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span>
<a name="l01467"></a>01467 <span class="comment">/******************************************************************************/</span>
<a name="l01468"></a>01468 <span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span>
<a name="l01469"></a>01469 <span class="comment">/******************************************************************************/</span>
<a name="l01470"></a>01470 
<a name="l01471"></a>01471 <span class="comment">/******************************************************************************/</span>
<a name="l01472"></a>01472 <span class="comment">/*                                                                            */</span>
<a name="l01473"></a>01473 <span class="comment">/*                          CRC calculation unit                              */</span>
<a name="l01474"></a>01474 <span class="comment">/*                                                                            */</span>
<a name="l01475"></a>01475 <span class="comment">/******************************************************************************/</span>
<a name="l01476"></a>01476 
<a name="l01477"></a>01477 <span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span>
<a name="l01478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">01478</a> <span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span>
<a name="l01482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">01482</a> <span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)        </span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span>
<a name="l01486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">01486</a> <span class="preprocessor">#define  CRC_CR_RESET                        ((uint8_t)0x01)        </span>
<a name="l01488"></a>01488 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01489"></a>01489 <span class="comment">/*                                                                            */</span>
<a name="l01490"></a>01490 <span class="comment">/*                             Power Control                                  */</span>
<a name="l01491"></a>01491 <span class="comment">/*                                                                            */</span>
<a name="l01492"></a>01492 <span class="comment">/******************************************************************************/</span>
<a name="l01493"></a>01493 
<a name="l01494"></a>01494 <span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span>
<a name="l01495"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">01495</a> <span class="preprocessor">#define  PWR_CR_LPDS                         ((uint16_t)0x0001)     </span>
<a name="l01496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">01496</a> <span class="preprocessor">#define  PWR_CR_PDDS                         ((uint16_t)0x0002)     </span>
<a name="l01497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">01497</a> <span class="preprocessor">#define  PWR_CR_CWUF                         ((uint16_t)0x0004)     </span>
<a name="l01498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">01498</a> <span class="preprocessor">#define  PWR_CR_CSBF                         ((uint16_t)0x0008)     </span>
<a name="l01499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">01499</a> <span class="preprocessor">#define  PWR_CR_PVDE                         ((uint16_t)0x0010)     </span>
<a name="l01501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">01501</a> <span class="preprocessor">#define  PWR_CR_PLS                          ((uint16_t)0x00E0)     </span>
<a name="l01502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">01502</a> <span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint16_t)0x0020)     </span>
<a name="l01503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">01503</a> <span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint16_t)0x0040)     </span>
<a name="l01504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">01504</a> <span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint16_t)0x0080)     </span>
<a name="l01507"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460">01507</a> <span class="preprocessor">#define  PWR_CR_PLS_2V2                      ((uint16_t)0x0000)     </span>
<a name="l01508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c">01508</a> <span class="preprocessor">#define  PWR_CR_PLS_2V3                      ((uint16_t)0x0020)     </span>
<a name="l01509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb">01509</a> <span class="preprocessor">#define  PWR_CR_PLS_2V4                      ((uint16_t)0x0040)     </span>
<a name="l01510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f">01510</a> <span class="preprocessor">#define  PWR_CR_PLS_2V5                      ((uint16_t)0x0060)     </span>
<a name="l01511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979">01511</a> <span class="preprocessor">#define  PWR_CR_PLS_2V6                      ((uint16_t)0x0080)     </span>
<a name="l01512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba">01512</a> <span class="preprocessor">#define  PWR_CR_PLS_2V7                      ((uint16_t)0x00A0)     </span>
<a name="l01513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c">01513</a> <span class="preprocessor">#define  PWR_CR_PLS_2V8                      ((uint16_t)0x00C0)     </span>
<a name="l01514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047">01514</a> <span class="preprocessor">#define  PWR_CR_PLS_2V9                      ((uint16_t)0x00E0)     </span>
<a name="l01516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">01516</a> <span class="preprocessor">#define  PWR_CR_DBP                          ((uint16_t)0x0100)     </span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span>
<a name="l01520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">01520</a> <span class="preprocessor">#define  PWR_CSR_WUF                         ((uint16_t)0x0001)     </span>
<a name="l01521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">01521</a> <span class="preprocessor">#define  PWR_CSR_SBF                         ((uint16_t)0x0002)     </span>
<a name="l01522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">01522</a> <span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint16_t)0x0004)     </span>
<a name="l01523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">01523</a> <span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint16_t)0x0100)     </span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01526"></a>01526 <span class="comment">/*                                                                            */</span>
<a name="l01527"></a>01527 <span class="comment">/*                            Backup registers                                */</span>
<a name="l01528"></a>01528 <span class="comment">/*                                                                            */</span>
<a name="l01529"></a>01529 <span class="comment">/******************************************************************************/</span>
<a name="l01530"></a>01530 
<a name="l01531"></a>01531 <span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span>
<a name="l01532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">01532</a> <span class="preprocessor">#define  BKP_DR1_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span>
<a name="l01535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">01535</a> <span class="preprocessor">#define  BKP_DR2_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span>
<a name="l01538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">01538</a> <span class="preprocessor">#define  BKP_DR3_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span>
<a name="l01541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">01541</a> <span class="preprocessor">#define  BKP_DR4_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span>
<a name="l01544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">01544</a> <span class="preprocessor">#define  BKP_DR5_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span>
<a name="l01547"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">01547</a> <span class="preprocessor">#define  BKP_DR6_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span>
<a name="l01550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">01550</a> <span class="preprocessor">#define  BKP_DR7_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span>
<a name="l01553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">01553</a> <span class="preprocessor">#define  BKP_DR8_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01555"></a>01555 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span>
<a name="l01556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">01556</a> <span class="preprocessor">#define  BKP_DR9_D                           ((uint16_t)0xFFFF)     </span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span>
<a name="l01559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">01559</a> <span class="preprocessor">#define  BKP_DR10_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span>
<a name="l01562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82">01562</a> <span class="preprocessor">#define  BKP_DR11_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span>
<a name="l01565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2">01565</a> <span class="preprocessor">#define  BKP_DR12_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span>
<a name="l01568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863">01568</a> <span class="preprocessor">#define  BKP_DR13_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span>
<a name="l01571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585">01571</a> <span class="preprocessor">#define  BKP_DR14_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span>
<a name="l01574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5">01574</a> <span class="preprocessor">#define  BKP_DR15_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span>
<a name="l01577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb">01577</a> <span class="preprocessor">#define  BKP_DR16_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span>
<a name="l01580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8">01580</a> <span class="preprocessor">#define  BKP_DR17_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span>
<a name="l01583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0">01583</a> <span class="preprocessor">#define  BKP_DR18_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span>
<a name="l01586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf">01586</a> <span class="preprocessor">#define  BKP_DR19_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01588"></a>01588 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span>
<a name="l01589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368">01589</a> <span class="preprocessor">#define  BKP_DR20_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span>
<a name="l01592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d">01592</a> <span class="preprocessor">#define  BKP_DR21_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span>
<a name="l01595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69">01595</a> <span class="preprocessor">#define  BKP_DR22_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span>
<a name="l01598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43">01598</a> <span class="preprocessor">#define  BKP_DR23_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span>
<a name="l01601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d">01601</a> <span class="preprocessor">#define  BKP_DR24_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01603"></a>01603 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span>
<a name="l01604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d">01604</a> <span class="preprocessor">#define  BKP_DR25_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span>
<a name="l01607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9">01607</a> <span class="preprocessor">#define  BKP_DR26_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span>
<a name="l01610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0">01610</a> <span class="preprocessor">#define  BKP_DR27_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span>
<a name="l01613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692">01613</a> <span class="preprocessor">#define  BKP_DR28_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span>
<a name="l01616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b">01616</a> <span class="preprocessor">#define  BKP_DR29_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span>
<a name="l01619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c">01619</a> <span class="preprocessor">#define  BKP_DR30_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span>
<a name="l01622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e">01622</a> <span class="preprocessor">#define  BKP_DR31_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span>
<a name="l01625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079">01625</a> <span class="preprocessor">#define  BKP_DR32_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span>
<a name="l01628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba">01628</a> <span class="preprocessor">#define  BKP_DR33_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span>
<a name="l01631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3">01631</a> <span class="preprocessor">#define  BKP_DR34_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01633"></a>01633 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span>
<a name="l01634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c">01634</a> <span class="preprocessor">#define  BKP_DR35_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span>
<a name="l01637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01">01637</a> <span class="preprocessor">#define  BKP_DR36_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span>
<a name="l01640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0">01640</a> <span class="preprocessor">#define  BKP_DR37_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span>
<a name="l01643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4">01643</a> <span class="preprocessor">#define  BKP_DR38_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01645"></a>01645 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span>
<a name="l01646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2">01646</a> <span class="preprocessor">#define  BKP_DR39_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01648"></a>01648 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span>
<a name="l01649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9">01649</a> <span class="preprocessor">#define  BKP_DR40_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span>
<a name="l01652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7">01652</a> <span class="preprocessor">#define  BKP_DR41_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span>
<a name="l01655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4">01655</a> <span class="preprocessor">#define  BKP_DR42_D                          ((uint16_t)0xFFFF)     </span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span>
<a name="l01658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">01658</a> <span class="preprocessor">#define  BKP_RTCCR_CAL                       ((uint16_t)0x007F)     </span>
<a name="l01659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3">01659</a> <span class="preprocessor">#define  BKP_RTCCR_CCO                       ((uint16_t)0x0080)     </span>
<a name="l01660"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4">01660</a> <span class="preprocessor">#define  BKP_RTCCR_ASOE                      ((uint16_t)0x0100)     </span>
<a name="l01661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4">01661</a> <span class="preprocessor">#define  BKP_RTCCR_ASOS                      ((uint16_t)0x0200)     </span>
<a name="l01663"></a>01663 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span>
<a name="l01664"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63">01664</a> <span class="preprocessor">#define  BKP_CR_TPE                          ((uint8_t)0x01)        </span>
<a name="l01665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320">01665</a> <span class="preprocessor">#define  BKP_CR_TPAL                         ((uint8_t)0x02)        </span>
<a name="l01667"></a>01667 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span>
<a name="l01668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452">01668</a> <span class="preprocessor">#define  BKP_CSR_CTE                         ((uint16_t)0x0001)     </span>
<a name="l01669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e">01669</a> <span class="preprocessor">#define  BKP_CSR_CTI                         ((uint16_t)0x0002)     </span>
<a name="l01670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad">01670</a> <span class="preprocessor">#define  BKP_CSR_TPIE                        ((uint16_t)0x0004)     </span>
<a name="l01671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d">01671</a> <span class="preprocessor">#define  BKP_CSR_TEF                         ((uint16_t)0x0100)     </span>
<a name="l01672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8">01672</a> <span class="preprocessor">#define  BKP_CSR_TIF                         ((uint16_t)0x0200)     </span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l01675"></a>01675 <span class="comment">/*                                                                            */</span>
<a name="l01676"></a>01676 <span class="comment">/*                         Reset and Clock Control                            */</span>
<a name="l01677"></a>01677 <span class="comment">/*                                                                            */</span>
<a name="l01678"></a>01678 <span class="comment">/******************************************************************************/</span>
<a name="l01679"></a>01679 
<a name="l01680"></a>01680 <span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span>
<a name="l01681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">01681</a> <span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)        </span>
<a name="l01682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">01682</a> <span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)        </span>
<a name="l01683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">01683</a> <span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)        </span>
<a name="l01684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">01684</a> <span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)        </span>
<a name="l01685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">01685</a> <span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)        </span>
<a name="l01686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">01686</a> <span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)        </span>
<a name="l01687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">01687</a> <span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)        </span>
<a name="l01688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">01688</a> <span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)        </span>
<a name="l01689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">01689</a> <span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)        </span>
<a name="l01690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">01690</a> <span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)        </span>
<a name="l01692"></a>01692 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_CR_PLL2ON                       ((uint32_t)0x04000000)        </span>
<a name="l01694"></a>01694 <span class="preprocessor"> #define  RCC_CR_PLL2RDY                      ((uint32_t)0x08000000)        </span>
<a name="l01695"></a>01695 <span class="preprocessor"> #define  RCC_CR_PLL3ON                       ((uint32_t)0x10000000)        </span>
<a name="l01696"></a>01696 <span class="preprocessor"> #define  RCC_CR_PLL3RDY                      ((uint32_t)0x20000000)        </span>
<a name="l01697"></a>01697 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l01698"></a>01698 
<a name="l01699"></a>01699 <span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span>
<a name="l01701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">01701</a> <span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span>
<a name="l01702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">01702</a> <span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span>
<a name="l01703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">01703</a> <span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span>
<a name="l01705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">01705</a> <span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span>
<a name="l01706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">01706</a> <span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span>
<a name="l01707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">01707</a> <span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span>
<a name="l01710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">01710</a> <span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span>
<a name="l01711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">01711</a> <span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span>
<a name="l01712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">01712</a> <span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span>
<a name="l01714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">01714</a> <span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span>
<a name="l01715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">01715</a> <span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span>
<a name="l01716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">01716</a> <span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span>
<a name="l01719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">01719</a> <span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span>
<a name="l01720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">01720</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span>
<a name="l01721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">01721</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span>
<a name="l01722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">01722</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span>
<a name="l01723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">01723</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span>
<a name="l01725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">01725</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span>
<a name="l01726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">01726</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span>
<a name="l01727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">01727</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span>
<a name="l01728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">01728</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span>
<a name="l01729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">01729</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span>
<a name="l01730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">01730</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span>
<a name="l01731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">01731</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span>
<a name="l01732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">01732</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span>
<a name="l01733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">01733</a> <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span>
<a name="l01736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">01736</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00000700)        </span>
<a name="l01737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">01737</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000100)        </span>
<a name="l01738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">01738</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000200)        </span>
<a name="l01739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">01739</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00000400)        </span>
<a name="l01741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">01741</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span>
<a name="l01742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">01742</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00000400)        </span>
<a name="l01743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">01743</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00000500)        </span>
<a name="l01744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">01744</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00000600)        </span>
<a name="l01745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">01745</a> <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00000700)        </span>
<a name="l01748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">01748</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x00003800)        </span>
<a name="l01749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">01749</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00000800)        </span>
<a name="l01750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">01750</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00001000)        </span>
<a name="l01751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">01751</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00002000)        </span>
<a name="l01753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">01753</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span>
<a name="l01754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">01754</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00002000)        </span>
<a name="l01755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">01755</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x00002800)        </span>
<a name="l01756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">01756</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x00003000)        </span>
<a name="l01757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">01757</a> <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x00003800)        </span>
<a name="l01760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">01760</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE                     ((uint32_t)0x0000C000)        </span>
<a name="l01761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48">01761</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE_0                   ((uint32_t)0x00004000)        </span>
<a name="l01762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8">01762</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE_1                   ((uint32_t)0x00008000)        </span>
<a name="l01764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">01764</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV2                ((uint32_t)0x00000000)        </span>
<a name="l01765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">01765</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV4                ((uint32_t)0x00004000)        </span>
<a name="l01766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c">01766</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV6                ((uint32_t)0x00008000)        </span>
<a name="l01767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347">01767</a> <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV8                ((uint32_t)0x0000C000)        </span>
<a name="l01769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">01769</a> <span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span>
<a name="l01771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">01771</a> <span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((uint32_t)0x00020000)        </span>
<a name="l01774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">01774</a> <span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((uint32_t)0x003C0000)        </span>
<a name="l01775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5">01775</a> <span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((uint32_t)0x00040000)        </span>
<a name="l01776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c">01776</a> <span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((uint32_t)0x00080000)        </span>
<a name="l01777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791">01777</a> <span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((uint32_t)0x00100000)        </span>
<a name="l01778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130">01778</a> <span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((uint32_t)0x00200000)        </span>
<a name="l01780"></a>01780 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSI_Div2           ((uint32_t)0x00000000)        </span>
<a name="l01782"></a>01782 <span class="preprocessor"> #define  RCC_CFGR_PLLSRC_PREDIV1            ((uint32_t)0x00010000)        </span>
<a name="l01784"></a>01784 <span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1          ((uint32_t)0x00000000)        </span>
<a name="l01785"></a>01785 <span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2     ((uint32_t)0x00020000)        </span>
<a name="l01787"></a>01787 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span>
<a name="l01788"></a>01788 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span>
<a name="l01789"></a>01789 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span>
<a name="l01790"></a>01790 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span>
<a name="l01791"></a>01791 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span>
<a name="l01792"></a>01792 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span>
<a name="l01793"></a>01793 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL6_5                ((uint32_t)0x00340000)        </span>
<a name="l01795"></a>01795 <span class="preprocessor"> #define  RCC_CFGR_OTGFSPRE                  ((uint32_t)0x00400000)        </span>
<a name="l01798"></a>01798 <span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x0F000000)        </span>
<a name="l01799"></a>01799 <span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span>
<a name="l01800"></a>01800 <span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span>
<a name="l01801"></a>01801 <span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span>
<a name="l01802"></a>01802 <span class="preprocessor"> #define  RCC_CFGR_MCO_3                     ((uint32_t)0x08000000)        </span>
<a name="l01804"></a>01804 <span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span>
<a name="l01805"></a>01805 <span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span>
<a name="l01806"></a>01806 <span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span>
<a name="l01807"></a>01807 <span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span>
<a name="l01808"></a>01808 <span class="preprocessor"> #define  RCC_CFGR_MCO_PLLCLK_Div2           ((uint32_t)0x07000000)        </span>
<a name="l01809"></a>01809 <span class="preprocessor"> #define  RCC_CFGR_MCO_PLL2CLK               ((uint32_t)0x08000000)        </span>
<a name="l01810"></a>01810 <span class="preprocessor"> #define  RCC_CFGR_MCO_PLL3CLK_Div2          ((uint32_t)0x09000000)        </span>
<a name="l01811"></a>01811 <span class="preprocessor"> #define  RCC_CFGR_MCO_Ext_HSE               ((uint32_t)0x0A000000)        </span>
<a name="l01812"></a>01812 <span class="preprocessor"> #define  RCC_CFGR_MCO_PLL3CLK               ((uint32_t)0x0B000000)        </span>
<a name="l01813"></a>01813 <span class="preprocessor">#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSI_Div2           ((uint32_t)0x00000000)        </span>
<a name="l01815"></a>01815 <span class="preprocessor"> #define  RCC_CFGR_PLLSRC_PREDIV1            ((uint32_t)0x00010000)        </span>
<a name="l01817"></a>01817 <span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1          ((uint32_t)0x00000000)        </span>
<a name="l01818"></a>01818 <span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2     ((uint32_t)0x00020000)        </span>
<a name="l01820"></a>01820 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL2                  ((uint32_t)0x00000000)        </span>
<a name="l01821"></a>01821 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL3                  ((uint32_t)0x00040000)        </span>
<a name="l01822"></a>01822 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span>
<a name="l01823"></a>01823 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span>
<a name="l01824"></a>01824 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span>
<a name="l01825"></a>01825 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span>
<a name="l01826"></a>01826 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span>
<a name="l01827"></a>01827 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span>
<a name="l01828"></a>01828 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL10                 ((uint32_t)0x00200000)        </span>
<a name="l01829"></a>01829 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL11                 ((uint32_t)0x00240000)        </span>
<a name="l01830"></a>01830 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL12                 ((uint32_t)0x00280000)        </span>
<a name="l01831"></a>01831 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL13                 ((uint32_t)0x002C0000)        </span>
<a name="l01832"></a>01832 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL14                 ((uint32_t)0x00300000)        </span>
<a name="l01833"></a>01833 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL15                 ((uint32_t)0x00340000)        </span>
<a name="l01834"></a>01834 <span class="preprocessor"> #define  RCC_CFGR_PLLMULL16                 ((uint32_t)0x00380000)        </span>
<a name="l01837"></a>01837 <span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x07000000)        </span>
<a name="l01838"></a>01838 <span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span>
<a name="l01839"></a>01839 <span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span>
<a name="l01840"></a>01840 <span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span>
<a name="l01842"></a>01842 <span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span>
<a name="l01843"></a>01843 <span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span>
<a name="l01844"></a>01844 <span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span>
<a name="l01845"></a>01845 <span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span>
<a name="l01846"></a>01846 <span class="preprocessor"> #define  RCC_CFGR_MCO_PLL                   ((uint32_t)0x07000000)        </span>
<a name="l01847"></a>01847 <span class="preprocessor">#else</span>
<a name="l01848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58bda37be3c298f91ff14a2840639f11">01848</a> <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSI_Div2           ((uint32_t)0x00000000)        </span>
<a name="l01849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">01849</a> <span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSE                ((uint32_t)0x00010000)        </span>
<a name="l01851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c">01851</a> <span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_HSE              ((uint32_t)0x00000000)        </span>
<a name="l01852"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8">01852</a> <span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_HSE_Div2         ((uint32_t)0x00020000)        </span>
<a name="l01854"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf">01854</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL2                  ((uint32_t)0x00000000)        </span>
<a name="l01855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8">01855</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL3                  ((uint32_t)0x00040000)        </span>
<a name="l01856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976">01856</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span>
<a name="l01857"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68">01857</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span>
<a name="l01858"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">01858</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span>
<a name="l01859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">01859</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span>
<a name="l01860"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca">01860</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span>
<a name="l01861"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">01861</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span>
<a name="l01862"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f">01862</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL10                 ((uint32_t)0x00200000)        </span>
<a name="l01863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699">01863</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL11                 ((uint32_t)0x00240000)        </span>
<a name="l01864"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5">01864</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL12                 ((uint32_t)0x00280000)        </span>
<a name="l01865"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274">01865</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL13                 ((uint32_t)0x002C0000)        </span>
<a name="l01866"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">01866</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL14                 ((uint32_t)0x00300000)        </span>
<a name="l01867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">01867</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL15                 ((uint32_t)0x00340000)        </span>
<a name="l01868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">01868</a> <span class="preprocessor"> #define  RCC_CFGR_PLLMULL16                 ((uint32_t)0x00380000)        </span>
<a name="l01869"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">01869</a> <span class="preprocessor"> #define  RCC_CFGR_USBPRE                    ((uint32_t)0x00400000)        </span>
<a name="l01872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">01872</a> <span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x07000000)        </span>
<a name="l01873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">01873</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span>
<a name="l01874"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">01874</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span>
<a name="l01875"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">01875</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span>
<a name="l01877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">01877</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span>
<a name="l01878"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">01878</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span>
<a name="l01879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">01879</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span>
<a name="l01880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">01880</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span>
<a name="l01881"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">01881</a> <span class="preprocessor"> #define  RCC_CFGR_MCO_PLL                   ((uint32_t)0x07000000)        </span>
<a name="l01882"></a>01882 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l01883"></a>01883 
<a name="l01885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">01885</a> <span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span>
<a name="l01886"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">01886</a> <span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span>
<a name="l01887"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">01887</a> <span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span>
<a name="l01888"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">01888</a> <span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span>
<a name="l01889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">01889</a> <span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span>
<a name="l01890"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">01890</a> <span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span>
<a name="l01891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">01891</a> <span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span>
<a name="l01892"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">01892</a> <span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span>
<a name="l01893"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">01893</a> <span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span>
<a name="l01894"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">01894</a> <span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span>
<a name="l01895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">01895</a> <span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span>
<a name="l01896"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">01896</a> <span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span>
<a name="l01897"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">01897</a> <span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span>
<a name="l01898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">01898</a> <span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span>
<a name="l01899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">01899</a> <span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span>
<a name="l01900"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">01900</a> <span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span>
<a name="l01901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">01901</a> <span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span>
<a name="l01903"></a>01903 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_CIR_PLL2RDYF                    ((uint32_t)0x00000020)        </span>
<a name="l01905"></a>01905 <span class="preprocessor"> #define  RCC_CIR_PLL3RDYF                    ((uint32_t)0x00000040)        </span>
<a name="l01906"></a>01906 <span class="preprocessor"> #define  RCC_CIR_PLL2RDYIE                   ((uint32_t)0x00002000)        </span>
<a name="l01907"></a>01907 <span class="preprocessor"> #define  RCC_CIR_PLL3RDYIE                   ((uint32_t)0x00004000)        </span>
<a name="l01908"></a>01908 <span class="preprocessor"> #define  RCC_CIR_PLL2RDYC                    ((uint32_t)0x00200000)        </span>
<a name="l01909"></a>01909 <span class="preprocessor"> #define  RCC_CIR_PLL3RDYC                    ((uint32_t)0x00400000)        </span>
<a name="l01910"></a>01910 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l01911"></a>01911 
<a name="l01912"></a>01912 <span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span>
<a name="l01913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">01913</a> <span class="preprocessor">#define  RCC_APB2RSTR_AFIORST                ((uint32_t)0x00000001)        </span>
<a name="l01914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">01914</a> <span class="preprocessor">#define  RCC_APB2RSTR_IOPARST                ((uint32_t)0x00000004)        </span>
<a name="l01915"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">01915</a> <span class="preprocessor">#define  RCC_APB2RSTR_IOPBRST                ((uint32_t)0x00000008)        </span>
<a name="l01916"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">01916</a> <span class="preprocessor">#define  RCC_APB2RSTR_IOPCRST                ((uint32_t)0x00000010)        </span>
<a name="l01917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">01917</a> <span class="preprocessor">#define  RCC_APB2RSTR_IOPDRST                ((uint32_t)0x00000020)        </span>
<a name="l01918"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">01918</a> <span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((uint32_t)0x00000200)        </span>
<a name="l01920"></a>01920 <span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span>
<a name="l01921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae">01921</a> <span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_ADC2RST                ((uint32_t)0x00000400)        </span>
<a name="l01922"></a>01922 <span class="preprocessor">#endif</span>
<a name="l01923"></a>01923 <span class="preprocessor"></span>
<a name="l01924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">01924</a> <span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000800)        </span>
<a name="l01925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">01925</a> <span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span>
<a name="l01926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">01926</a> <span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span>
<a name="l01928"></a>01928 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM15RST               ((uint32_t)0x00010000)        </span>
<a name="l01930"></a>01930 <span class="preprocessor">#define  RCC_APB2RSTR_TIM16RST               ((uint32_t)0x00020000)        </span>
<a name="l01931"></a>01931 <span class="preprocessor">#define  RCC_APB2RSTR_TIM17RST               ((uint32_t)0x00040000)        </span>
<a name="l01932"></a>01932 <span class="preprocessor">#endif</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>
<a name="l01934"></a>01934 <span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span>
<a name="l01935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8">01935</a> <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2RSTR_IOPERST               ((uint32_t)0x00000040)        </span>
<a name="l01936"></a>01936 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span>
<a name="l01937"></a>01937 
<a name="l01938"></a>01938 <span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL)</span>
<a name="l01939"></a>01939 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2RSTR_IOPFRST               ((uint32_t)0x00000080)        </span>
<a name="l01940"></a>01940 <span class="preprocessor"> #define  RCC_APB2RSTR_IOPGRST               ((uint32_t)0x00000100)        </span>
<a name="l01941"></a>01941 <span class="preprocessor"> #define  RCC_APB2RSTR_TIM8RST               ((uint32_t)0x00002000)        </span>
<a name="l01942"></a>01942 <span class="preprocessor"> #define  RCC_APB2RSTR_ADC3RST               ((uint32_t)0x00008000)        </span>
<a name="l01943"></a>01943 <span class="preprocessor">#endif</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span>
<a name="l01945"></a>01945 <span class="preprocessor">#if defined (STM32F10X_HD_VL)</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2RSTR_IOPFRST               ((uint32_t)0x00000080)        </span>
<a name="l01947"></a>01947 <span class="preprocessor"> #define  RCC_APB2RSTR_IOPGRST               ((uint32_t)0x00000100)        </span>
<a name="l01948"></a>01948 <span class="preprocessor">#endif</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span>
<a name="l01950"></a>01950 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l01951"></a>01951 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2RSTR_TIM9RST               ((uint32_t)0x00080000)         </span>
<a name="l01952"></a>01952 <span class="preprocessor"> #define  RCC_APB2RSTR_TIM10RST              ((uint32_t)0x00100000)         </span>
<a name="l01953"></a>01953 <span class="preprocessor"> #define  RCC_APB2RSTR_TIM11RST              ((uint32_t)0x00200000)         </span>
<a name="l01954"></a>01954 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span>
<a name="l01955"></a>01955 
<a name="l01956"></a>01956 <span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span>
<a name="l01957"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">01957</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span>
<a name="l01958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">01958</a> <span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span>
<a name="l01959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">01959</a> <span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span>
<a name="l01960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">01960</a> <span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span>
<a name="l01961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">01961</a> <span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span>
<a name="l01963"></a>01963 <span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span>
<a name="l01964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242">01964</a> <span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000)        </span>
<a name="l01965"></a>01965 <span class="preprocessor">#endif</span>
<a name="l01966"></a>01966 <span class="preprocessor"></span>
<a name="l01967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">01967</a> <span class="preprocessor">#define  RCC_APB1RSTR_BKPRST                 ((uint32_t)0x08000000)        </span>
<a name="l01968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">01968</a> <span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span>
<a name="l01970"></a>01970 <span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span>
<a name="l01971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">01971</a> <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_TIM4RST               ((uint32_t)0x00000004)        </span>
<a name="l01972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">01972</a> <span class="preprocessor"> #define  RCC_APB1RSTR_SPI2RST               ((uint32_t)0x00004000)        </span>
<a name="l01973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">01973</a> <span class="preprocessor"> #define  RCC_APB1RSTR_USART3RST             ((uint32_t)0x00040000)        </span>
<a name="l01974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">01974</a> <span class="preprocessor"> #define  RCC_APB1RSTR_I2C2RST               ((uint32_t)0x00400000)        </span>
<a name="l01975"></a>01975 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span>
<a name="l01976"></a>01976 
<a name="l01977"></a>01977 <span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) || defined  (STM32F10X_XL)</span>
<a name="l01978"></a>01978 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_USBRST                ((uint32_t)0x00800000)        </span>
<a name="l01979"></a>01979 <span class="preprocessor">#endif</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span>
<a name="l01981"></a>01981 <span class="preprocessor">#if defined (STM32F10X_HD) || defined  (STM32F10X_CL) || defined  (STM32F10X_XL)</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span>
<a name="l01983"></a>01983 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span>
<a name="l01984"></a>01984 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span>
<a name="l01985"></a>01985 <span class="preprocessor"> #define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span>
<a name="l01986"></a>01986 <span class="preprocessor"> #define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span>
<a name="l01987"></a>01987 <span class="preprocessor"> #define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span>
<a name="l01988"></a>01988 <span class="preprocessor"> #define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span>
<a name="l01989"></a>01989 <span class="preprocessor">#endif</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span>
<a name="l01991"></a>01991 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined  (STM32F10X_MD_VL) || defined  (STM32F10X_HD_VL)</span>
<a name="l01992"></a>01992 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span>
<a name="l01993"></a>01993 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span>
<a name="l01994"></a>01994 <span class="preprocessor"> #define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span>
<a name="l01995"></a>01995 <span class="preprocessor"> #define  RCC_APB1RSTR_CECRST                 ((uint32_t)0x40000000)        </span>
<a name="l01996"></a>01996 <span class="preprocessor">#endif</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span>
<a name="l01998"></a>01998 <span class="preprocessor">#if defined  (STM32F10X_HD_VL)</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span>
<a name="l02000"></a>02000 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)        </span>
<a name="l02001"></a>02001 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)        </span>
<a name="l02002"></a>02002 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)        </span>
<a name="l02003"></a>02003 <span class="preprocessor"> #define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span>
<a name="l02004"></a>02004 <span class="preprocessor"> #define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span>
<a name="l02005"></a>02005 <span class="preprocessor"> #define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span>
<a name="l02006"></a>02006 <span class="preprocessor">#endif</span>
<a name="l02007"></a>02007 <span class="preprocessor"></span>
<a name="l02008"></a>02008 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_CAN2RST                ((uint32_t)0x04000000)        </span>
<a name="l02010"></a>02010 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l02011"></a>02011 
<a name="l02012"></a>02012 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)         </span>
<a name="l02014"></a>02014 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)         </span>
<a name="l02015"></a>02015 <span class="preprocessor"> #define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)         </span>
<a name="l02016"></a>02016 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span>
<a name="l02017"></a>02017 
<a name="l02018"></a>02018 <span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span>
<a name="l02019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">02019</a> <span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint16_t)0x0001)            </span>
<a name="l02020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">02020</a> <span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((uint16_t)0x0004)            </span>
<a name="l02021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">02021</a> <span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint16_t)0x0010)            </span>
<a name="l02022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">02022</a> <span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint16_t)0x0040)            </span>
<a name="l02024"></a>02024 <span class="preprocessor">#if defined (STM32F10X_HD) || defined  (STM32F10X_CL) || defined  (STM32F10X_HD_VL)</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_AHBENR_DMA2EN                  ((uint16_t)0x0002)            </span>
<a name="l02026"></a>02026 <span class="preprocessor">#endif</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span>
<a name="l02028"></a>02028 <span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL)</span>
<a name="l02029"></a>02029 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_AHBENR_FSMCEN                  ((uint16_t)0x0100)            </span>
<a name="l02030"></a>02030 <span class="preprocessor"> #define  RCC_AHBENR_SDIOEN                  ((uint16_t)0x0400)            </span>
<a name="l02031"></a>02031 <span class="preprocessor">#endif</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span>
<a name="l02033"></a>02033 <span class="preprocessor">#if defined (STM32F10X_HD_VL)</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_AHBENR_FSMCEN                  ((uint16_t)0x0100)            </span>
<a name="l02035"></a>02035 <span class="preprocessor">#endif</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span>
<a name="l02037"></a>02037 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_AHBENR_OTGFSEN                 ((uint32_t)0x00001000)         </span>
<a name="l02039"></a>02039 <span class="preprocessor"> #define  RCC_AHBENR_ETHMACEN                ((uint32_t)0x00004000)         </span>
<a name="l02040"></a>02040 <span class="preprocessor"> #define  RCC_AHBENR_ETHMACTXEN              ((uint32_t)0x00008000)         </span>
<a name="l02041"></a>02041 <span class="preprocessor"> #define  RCC_AHBENR_ETHMACRXEN              ((uint32_t)0x00010000)         </span>
<a name="l02042"></a>02042 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l02043"></a>02043 
<a name="l02044"></a>02044 <span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span>
<a name="l02045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">02045</a> <span class="preprocessor">#define  RCC_APB2ENR_AFIOEN                  ((uint32_t)0x00000001)         </span>
<a name="l02046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">02046</a> <span class="preprocessor">#define  RCC_APB2ENR_IOPAEN                  ((uint32_t)0x00000004)         </span>
<a name="l02047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">02047</a> <span class="preprocessor">#define  RCC_APB2ENR_IOPBEN                  ((uint32_t)0x00000008)         </span>
<a name="l02048"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">02048</a> <span class="preprocessor">#define  RCC_APB2ENR_IOPCEN                  ((uint32_t)0x00000010)         </span>
<a name="l02049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">02049</a> <span class="preprocessor">#define  RCC_APB2ENR_IOPDEN                  ((uint32_t)0x00000020)         </span>
<a name="l02050"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">02050</a> <span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000200)         </span>
<a name="l02052"></a>02052 <span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span>
<a name="l02053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445">02053</a> <span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000400)         </span>
<a name="l02054"></a>02054 <span class="preprocessor">#endif</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span>
<a name="l02056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">02056</a> <span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000800)         </span>
<a name="l02057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">02057</a> <span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)         </span>
<a name="l02058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">02058</a> <span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)         </span>
<a name="l02060"></a>02060 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_TIM15EN                 ((uint32_t)0x00010000)         </span>
<a name="l02062"></a>02062 <span class="preprocessor">#define  RCC_APB2ENR_TIM16EN                 ((uint32_t)0x00020000)         </span>
<a name="l02063"></a>02063 <span class="preprocessor">#define  RCC_APB2ENR_TIM17EN                 ((uint32_t)0x00040000)         </span>
<a name="l02064"></a>02064 <span class="preprocessor">#endif</span>
<a name="l02065"></a>02065 <span class="preprocessor"></span>
<a name="l02066"></a>02066 <span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span>
<a name="l02067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d">02067</a> <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2ENR_IOPEEN                 ((uint32_t)0x00000040)         </span>
<a name="l02068"></a>02068 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span>
<a name="l02069"></a>02069 
<a name="l02070"></a>02070 <span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL)</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2ENR_IOPFEN                 ((uint32_t)0x00000080)         </span>
<a name="l02072"></a>02072 <span class="preprocessor"> #define  RCC_APB2ENR_IOPGEN                 ((uint32_t)0x00000100)         </span>
<a name="l02073"></a>02073 <span class="preprocessor"> #define  RCC_APB2ENR_TIM8EN                 ((uint32_t)0x00002000)         </span>
<a name="l02074"></a>02074 <span class="preprocessor"> #define  RCC_APB2ENR_ADC3EN                 ((uint32_t)0x00008000)         </span>
<a name="l02075"></a>02075 <span class="preprocessor">#endif</span>
<a name="l02076"></a>02076 <span class="preprocessor"></span>
<a name="l02077"></a>02077 <span class="preprocessor">#if defined (STM32F10X_HD_VL)</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2ENR_IOPFEN                 ((uint32_t)0x00000080)         </span>
<a name="l02079"></a>02079 <span class="preprocessor"> #define  RCC_APB2ENR_IOPGEN                 ((uint32_t)0x00000100)         </span>
<a name="l02080"></a>02080 <span class="preprocessor">#endif</span>
<a name="l02081"></a>02081 <span class="preprocessor"></span>
<a name="l02082"></a>02082 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB2ENR_TIM9EN                 ((uint32_t)0x00080000)         </span>
<a name="l02084"></a>02084 <span class="preprocessor"> #define  RCC_APB2ENR_TIM10EN                ((uint32_t)0x00100000)         </span>
<a name="l02085"></a>02085 <span class="preprocessor"> #define  RCC_APB2ENR_TIM11EN                ((uint32_t)0x00200000)         </span>
<a name="l02086"></a>02086 <span class="preprocessor">#endif</span>
<a name="l02087"></a>02087 <span class="preprocessor"></span>
<a name="l02088"></a>02088 <span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span>
<a name="l02089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">02089</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span>
<a name="l02090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">02090</a> <span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span>
<a name="l02091"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">02091</a> <span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span>
<a name="l02092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">02092</a> <span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span>
<a name="l02093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">02093</a> <span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span>
<a name="l02095"></a>02095 <span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span>
<a name="l02096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29">02096</a> <span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)        </span>
<a name="l02097"></a>02097 <span class="preprocessor">#endif</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>
<a name="l02099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">02099</a> <span class="preprocessor">#define  RCC_APB1ENR_BKPEN                   ((uint32_t)0x08000000)        </span>
<a name="l02100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">02100</a> <span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span>
<a name="l02102"></a>02102 <span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span>
<a name="l02103"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">02103</a> <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_TIM4EN                 ((uint32_t)0x00000004)        </span>
<a name="l02104"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">02104</a> <span class="preprocessor"> #define  RCC_APB1ENR_SPI2EN                 ((uint32_t)0x00004000)        </span>
<a name="l02105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">02105</a> <span class="preprocessor"> #define  RCC_APB1ENR_USART3EN               ((uint32_t)0x00040000)        </span>
<a name="l02106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">02106</a> <span class="preprocessor"> #define  RCC_APB1ENR_I2C2EN                 ((uint32_t)0x00400000)        </span>
<a name="l02107"></a>02107 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span>
<a name="l02108"></a>02108 
<a name="l02109"></a>02109 <span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined  (STM32F10X_LD)</span>
<a name="l02110"></a>02110 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_USBEN                  ((uint32_t)0x00800000)        </span>
<a name="l02111"></a>02111 <span class="preprocessor">#endif</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span>
<a name="l02113"></a>02113 <span class="preprocessor">#if defined (STM32F10X_HD) || defined  (STM32F10X_CL)</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_TIM5EN                 ((uint32_t)0x00000008)        </span>
<a name="l02115"></a>02115 <span class="preprocessor"> #define  RCC_APB1ENR_TIM6EN                 ((uint32_t)0x00000010)        </span>
<a name="l02116"></a>02116 <span class="preprocessor"> #define  RCC_APB1ENR_TIM7EN                 ((uint32_t)0x00000020)        </span>
<a name="l02117"></a>02117 <span class="preprocessor"> #define  RCC_APB1ENR_SPI3EN                 ((uint32_t)0x00008000)        </span>
<a name="l02118"></a>02118 <span class="preprocessor"> #define  RCC_APB1ENR_UART4EN                ((uint32_t)0x00080000)        </span>
<a name="l02119"></a>02119 <span class="preprocessor"> #define  RCC_APB1ENR_UART5EN                ((uint32_t)0x00100000)        </span>
<a name="l02120"></a>02120 <span class="preprocessor"> #define  RCC_APB1ENR_DACEN                  ((uint32_t)0x20000000)        </span>
<a name="l02121"></a>02121 <span class="preprocessor">#endif</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span>
<a name="l02123"></a>02123 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined  (STM32F10X_MD_VL) || defined  (STM32F10X_HD_VL)</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_TIM6EN                 ((uint32_t)0x00000010)        </span>
<a name="l02125"></a>02125 <span class="preprocessor"> #define  RCC_APB1ENR_TIM7EN                 ((uint32_t)0x00000020)        </span>
<a name="l02126"></a>02126 <span class="preprocessor"> #define  RCC_APB1ENR_DACEN                  ((uint32_t)0x20000000)        </span>
<a name="l02127"></a>02127 <span class="preprocessor"> #define  RCC_APB1ENR_CECEN                  ((uint32_t)0x40000000)        </span>
<a name="l02128"></a>02128 <span class="preprocessor">#endif</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span>
<a name="l02130"></a>02130 <span class="preprocessor">#ifdef STM32F10X_HD_VL</span>
<a name="l02131"></a>02131 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_TIM5EN                 ((uint32_t)0x00000008)        </span>
<a name="l02132"></a>02132 <span class="preprocessor"> #define  RCC_APB1ENR_TIM12EN                ((uint32_t)0x00000040)         </span>
<a name="l02133"></a>02133 <span class="preprocessor"> #define  RCC_APB1ENR_TIM13EN                ((uint32_t)0x00000080)         </span>
<a name="l02134"></a>02134 <span class="preprocessor"> #define  RCC_APB1ENR_TIM14EN                ((uint32_t)0x00000100)         </span>
<a name="l02135"></a>02135 <span class="preprocessor"> #define  RCC_APB1ENR_SPI3EN                 ((uint32_t)0x00008000)        </span>
<a name="l02136"></a>02136 <span class="preprocessor"> #define  RCC_APB1ENR_UART4EN                ((uint32_t)0x00080000)        </span>
<a name="l02137"></a>02137 <span class="preprocessor"> #define  RCC_APB1ENR_UART5EN                ((uint32_t)0x00100000)        </span>
<a name="l02138"></a>02138 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_HD_VL */</span>
<a name="l02139"></a>02139 
<a name="l02140"></a>02140 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_CAN2EN                  ((uint32_t)0x04000000)        </span>
<a name="l02142"></a>02142 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l02143"></a>02143 
<a name="l02144"></a>02144 <span class="preprocessor">#ifdef STM32F10X_XL</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor"> #define  RCC_APB1ENR_TIM12EN                ((uint32_t)0x00000040)         </span>
<a name="l02146"></a>02146 <span class="preprocessor"> #define  RCC_APB1ENR_TIM13EN                ((uint32_t)0x00000080)         </span>
<a name="l02147"></a>02147 <span class="preprocessor"> #define  RCC_APB1ENR_TIM14EN                ((uint32_t)0x00000100)         </span>
<a name="l02148"></a>02148 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span>
<a name="l02149"></a>02149 
<a name="l02150"></a>02150 <span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span>
<a name="l02151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">02151</a> <span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)        </span>
<a name="l02152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">02152</a> <span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)        </span>
<a name="l02153"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">02153</a> <span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)        </span>
<a name="l02155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">02155</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((uint32_t)0x00000300)        </span>
<a name="l02156"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">02156</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((uint32_t)0x00000100)        </span>
<a name="l02157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">02157</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((uint32_t)0x00000200)        </span>
<a name="l02160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">02160</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span>
<a name="l02161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">02161</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((uint32_t)0x00000100)        </span>
<a name="l02162"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">02162</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((uint32_t)0x00000200)        </span>
<a name="l02163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">02163</a> <span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((uint32_t)0x00000300)        </span>
<a name="l02165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">02165</a> <span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)        </span>
<a name="l02166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">02166</a> <span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)        </span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span>  
<a name="l02169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">02169</a> <span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)        </span>
<a name="l02170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">02170</a> <span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)        </span>
<a name="l02171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">02171</a> <span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)        </span>
<a name="l02172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">02172</a> <span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((uint32_t)0x04000000)        </span>
<a name="l02173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">02173</a> <span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)        </span>
<a name="l02174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">02174</a> <span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)        </span>
<a name="l02175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">02175</a> <span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((uint32_t)0x20000000)        </span>
<a name="l02176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">02176</a> <span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)        </span>
<a name="l02177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">02177</a> <span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)        </span>
<a name="l02179"></a>02179 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ****************/</span>
<a name="l02181"></a>02181 <span class="preprocessor"> #define  RCC_AHBRSTR_OTGFSRST               ((uint32_t)0x00001000)         </span>
<a name="l02182"></a>02182 <span class="preprocessor"> #define  RCC_AHBRSTR_ETHMACRST              ((uint32_t)0x00004000)         </span>
<a name="l02184"></a>02184 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span>
<a name="l02185"></a>02185 
<a name="l02186"></a>02186 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1                  ((uint32_t)0x0000000F)        </span>
<a name="l02187"></a>02187 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_0                ((uint32_t)0x00000001)        </span>
<a name="l02188"></a>02188 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_1                ((uint32_t)0x00000002)        </span>
<a name="l02189"></a>02189 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_2                ((uint32_t)0x00000004)        </span>
<a name="l02190"></a>02190 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_3                ((uint32_t)0x00000008)        </span>
<a name="l02192"></a>02192 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV1             ((uint32_t)0x00000000)        </span>
<a name="l02193"></a>02193 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV2             ((uint32_t)0x00000001)        </span>
<a name="l02194"></a>02194 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV3             ((uint32_t)0x00000002)        </span>
<a name="l02195"></a>02195 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV4             ((uint32_t)0x00000003)        </span>
<a name="l02196"></a>02196 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV5             ((uint32_t)0x00000004)        </span>
<a name="l02197"></a>02197 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV6             ((uint32_t)0x00000005)        </span>
<a name="l02198"></a>02198 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV7             ((uint32_t)0x00000006)        </span>
<a name="l02199"></a>02199 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV8             ((uint32_t)0x00000007)        </span>
<a name="l02200"></a>02200 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV9             ((uint32_t)0x00000008)        </span>
<a name="l02201"></a>02201 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV10            ((uint32_t)0x00000009)        </span>
<a name="l02202"></a>02202 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV11            ((uint32_t)0x0000000A)        </span>
<a name="l02203"></a>02203 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV12            ((uint32_t)0x0000000B)        </span>
<a name="l02204"></a>02204 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV13            ((uint32_t)0x0000000C)        </span>
<a name="l02205"></a>02205 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV14            ((uint32_t)0x0000000D)        </span>
<a name="l02206"></a>02206 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV15            ((uint32_t)0x0000000E)        </span>
<a name="l02207"></a>02207 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV16            ((uint32_t)0x0000000F)        </span>
<a name="l02210"></a>02210 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2                  ((uint32_t)0x000000F0)        </span>
<a name="l02211"></a>02211 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_0                ((uint32_t)0x00000010)        </span>
<a name="l02212"></a>02212 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_1                ((uint32_t)0x00000020)        </span>
<a name="l02213"></a>02213 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_2                ((uint32_t)0x00000040)        </span>
<a name="l02214"></a>02214 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_3                ((uint32_t)0x00000080)        </span>
<a name="l02216"></a>02216 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV1             ((uint32_t)0x00000000)        </span>
<a name="l02217"></a>02217 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV2             ((uint32_t)0x00000010)        </span>
<a name="l02218"></a>02218 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV3             ((uint32_t)0x00000020)        </span>
<a name="l02219"></a>02219 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV4             ((uint32_t)0x00000030)        </span>
<a name="l02220"></a>02220 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV5             ((uint32_t)0x00000040)        </span>
<a name="l02221"></a>02221 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV6             ((uint32_t)0x00000050)        </span>
<a name="l02222"></a>02222 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV7             ((uint32_t)0x00000060)        </span>
<a name="l02223"></a>02223 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV8             ((uint32_t)0x00000070)        </span>
<a name="l02224"></a>02224 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV9             ((uint32_t)0x00000080)        </span>
<a name="l02225"></a>02225 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV10            ((uint32_t)0x00000090)        </span>
<a name="l02226"></a>02226 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV11            ((uint32_t)0x000000A0)        </span>
<a name="l02227"></a>02227 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV12            ((uint32_t)0x000000B0)        </span>
<a name="l02228"></a>02228 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV13            ((uint32_t)0x000000C0)        </span>
<a name="l02229"></a>02229 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV14            ((uint32_t)0x000000D0)        </span>
<a name="l02230"></a>02230 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV15            ((uint32_t)0x000000E0)        </span>
<a name="l02231"></a>02231 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV16            ((uint32_t)0x000000F0)        </span>
<a name="l02234"></a>02234 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL                  ((uint32_t)0x00000F00)        </span>
<a name="l02235"></a>02235 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_0                ((uint32_t)0x00000100)        </span>
<a name="l02236"></a>02236 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_1                ((uint32_t)0x00000200)        </span>
<a name="l02237"></a>02237 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_2                ((uint32_t)0x00000400)        </span>
<a name="l02238"></a>02238 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_3                ((uint32_t)0x00000800)        </span>
<a name="l02240"></a>02240 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL8                 ((uint32_t)0x00000600)        </span>
<a name="l02241"></a>02241 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL9                 ((uint32_t)0x00000700)        </span>
<a name="l02242"></a>02242 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL10                ((uint32_t)0x00000800)        </span>
<a name="l02243"></a>02243 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL11                ((uint32_t)0x00000900)        </span>
<a name="l02244"></a>02244 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL12                ((uint32_t)0x00000A00)        </span>
<a name="l02245"></a>02245 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL13                ((uint32_t)0x00000B00)        </span>
<a name="l02246"></a>02246 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL14                ((uint32_t)0x00000C00)        </span>
<a name="l02247"></a>02247 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL16                ((uint32_t)0x00000E00)        </span>
<a name="l02248"></a>02248 <span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL20                ((uint32_t)0x00000F00)        </span>
<a name="l02251"></a>02251 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL                  ((uint32_t)0x0000F000)        </span>
<a name="l02252"></a>02252 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_0                ((uint32_t)0x00001000)        </span>
<a name="l02253"></a>02253 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_1                ((uint32_t)0x00002000)        </span>
<a name="l02254"></a>02254 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_2                ((uint32_t)0x00004000)        </span>
<a name="l02255"></a>02255 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_3                ((uint32_t)0x00008000)        </span>
<a name="l02257"></a>02257 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL8                 ((uint32_t)0x00006000)        </span>
<a name="l02258"></a>02258 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL9                 ((uint32_t)0x00007000)        </span>
<a name="l02259"></a>02259 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL10                ((uint32_t)0x00008000)        </span>
<a name="l02260"></a>02260 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL11                ((uint32_t)0x00009000)        </span>
<a name="l02261"></a>02261 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL12                ((uint32_t)0x0000A000)        </span>
<a name="l02262"></a>02262 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL13                ((uint32_t)0x0000B000)        </span>
<a name="l02263"></a>02263 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL14                ((uint32_t)0x0000C000)        </span>
<a name="l02264"></a>02264 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL16                ((uint32_t)0x0000E000)        </span>
<a name="l02265"></a>02265 <span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL20                ((uint32_t)0x0000F000)        </span>
<a name="l02267"></a>02267 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1SRC               ((uint32_t)0x00010000)        </span>
<a name="l02268"></a>02268 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1SRC_PLL2          ((uint32_t)0x00010000)        </span>
<a name="l02269"></a>02269 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1SRC_HSE           ((uint32_t)0x00000000)        </span>
<a name="l02270"></a>02270 <span class="preprocessor"> #define  RCC_CFGR2_I2S2SRC                  ((uint32_t)0x00020000)        </span>
<a name="l02271"></a>02271 <span class="preprocessor"> #define  RCC_CFGR2_I2S3SRC                  ((uint32_t)0x00040000)        </span>
<a name="l02272"></a>02272 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l02273"></a>02273 
<a name="l02274"></a>02274 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span>
<a name="l02275"></a>02275 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span>
<a name="l02277"></a>02277 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1                  ((uint32_t)0x0000000F)        </span>
<a name="l02278"></a>02278 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_0                ((uint32_t)0x00000001)        </span>
<a name="l02279"></a>02279 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_1                ((uint32_t)0x00000002)        </span>
<a name="l02280"></a>02280 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_2                ((uint32_t)0x00000004)        </span>
<a name="l02281"></a>02281 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_3                ((uint32_t)0x00000008)        </span>
<a name="l02283"></a>02283 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV1             ((uint32_t)0x00000000)        </span>
<a name="l02284"></a>02284 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV2             ((uint32_t)0x00000001)        </span>
<a name="l02285"></a>02285 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV3             ((uint32_t)0x00000002)        </span>
<a name="l02286"></a>02286 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV4             ((uint32_t)0x00000003)        </span>
<a name="l02287"></a>02287 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV5             ((uint32_t)0x00000004)        </span>
<a name="l02288"></a>02288 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV6             ((uint32_t)0x00000005)        </span>
<a name="l02289"></a>02289 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV7             ((uint32_t)0x00000006)        </span>
<a name="l02290"></a>02290 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV8             ((uint32_t)0x00000007)        </span>
<a name="l02291"></a>02291 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV9             ((uint32_t)0x00000008)        </span>
<a name="l02292"></a>02292 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV10            ((uint32_t)0x00000009)        </span>
<a name="l02293"></a>02293 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV11            ((uint32_t)0x0000000A)        </span>
<a name="l02294"></a>02294 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV12            ((uint32_t)0x0000000B)        </span>
<a name="l02295"></a>02295 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV13            ((uint32_t)0x0000000C)        </span>
<a name="l02296"></a>02296 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV14            ((uint32_t)0x0000000D)        </span>
<a name="l02297"></a>02297 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV15            ((uint32_t)0x0000000E)        </span>
<a name="l02298"></a>02298 <span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV16            ((uint32_t)0x0000000F)        </span>
<a name="l02299"></a>02299 <span class="preprocessor">#endif</span>
<a name="l02300"></a>02300 <span class="preprocessor"></span> 
<a name="l02301"></a>02301 <span class="comment">/******************************************************************************/</span>
<a name="l02302"></a>02302 <span class="comment">/*                                                                            */</span>
<a name="l02303"></a>02303 <span class="comment">/*                General Purpose and Alternate Function I/O                  */</span>
<a name="l02304"></a>02304 <span class="comment">/*                                                                            */</span>
<a name="l02305"></a>02305 <span class="comment">/******************************************************************************/</span>
<a name="l02306"></a>02306 
<a name="l02307"></a>02307 <span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span>
<a name="l02308"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1">02308</a> <span class="preprocessor">#define  GPIO_CRL_MODE                       ((uint32_t)0x33333333)        </span>
<a name="l02310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b">02310</a> <span class="preprocessor">#define  GPIO_CRL_MODE0                      ((uint32_t)0x00000003)        </span>
<a name="l02311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6">02311</a> <span class="preprocessor">#define  GPIO_CRL_MODE0_0                    ((uint32_t)0x00000001)        </span>
<a name="l02312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e">02312</a> <span class="preprocessor">#define  GPIO_CRL_MODE0_1                    ((uint32_t)0x00000002)        </span>
<a name="l02314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328">02314</a> <span class="preprocessor">#define  GPIO_CRL_MODE1                      ((uint32_t)0x00000030)        </span>
<a name="l02315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6">02315</a> <span class="preprocessor">#define  GPIO_CRL_MODE1_0                    ((uint32_t)0x00000010)        </span>
<a name="l02316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc">02316</a> <span class="preprocessor">#define  GPIO_CRL_MODE1_1                    ((uint32_t)0x00000020)        </span>
<a name="l02318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b">02318</a> <span class="preprocessor">#define  GPIO_CRL_MODE2                      ((uint32_t)0x00000300)        </span>
<a name="l02319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d">02319</a> <span class="preprocessor">#define  GPIO_CRL_MODE2_0                    ((uint32_t)0x00000100)        </span>
<a name="l02320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343">02320</a> <span class="preprocessor">#define  GPIO_CRL_MODE2_1                    ((uint32_t)0x00000200)        </span>
<a name="l02322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7">02322</a> <span class="preprocessor">#define  GPIO_CRL_MODE3                      ((uint32_t)0x00003000)        </span>
<a name="l02323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291">02323</a> <span class="preprocessor">#define  GPIO_CRL_MODE3_0                    ((uint32_t)0x00001000)        </span>
<a name="l02324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37">02324</a> <span class="preprocessor">#define  GPIO_CRL_MODE3_1                    ((uint32_t)0x00002000)        </span>
<a name="l02326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b">02326</a> <span class="preprocessor">#define  GPIO_CRL_MODE4                      ((uint32_t)0x00030000)        </span>
<a name="l02327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e">02327</a> <span class="preprocessor">#define  GPIO_CRL_MODE4_0                    ((uint32_t)0x00010000)        </span>
<a name="l02328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b">02328</a> <span class="preprocessor">#define  GPIO_CRL_MODE4_1                    ((uint32_t)0x00020000)        </span>
<a name="l02330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9">02330</a> <span class="preprocessor">#define  GPIO_CRL_MODE5                      ((uint32_t)0x00300000)        </span>
<a name="l02331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6">02331</a> <span class="preprocessor">#define  GPIO_CRL_MODE5_0                    ((uint32_t)0x00100000)        </span>
<a name="l02332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7">02332</a> <span class="preprocessor">#define  GPIO_CRL_MODE5_1                    ((uint32_t)0x00200000)        </span>
<a name="l02334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6">02334</a> <span class="preprocessor">#define  GPIO_CRL_MODE6                      ((uint32_t)0x03000000)        </span>
<a name="l02335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6">02335</a> <span class="preprocessor">#define  GPIO_CRL_MODE6_0                    ((uint32_t)0x01000000)        </span>
<a name="l02336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0">02336</a> <span class="preprocessor">#define  GPIO_CRL_MODE6_1                    ((uint32_t)0x02000000)        </span>
<a name="l02338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1">02338</a> <span class="preprocessor">#define  GPIO_CRL_MODE7                      ((uint32_t)0x30000000)        </span>
<a name="l02339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052">02339</a> <span class="preprocessor">#define  GPIO_CRL_MODE7_0                    ((uint32_t)0x10000000)        </span>
<a name="l02340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e">02340</a> <span class="preprocessor">#define  GPIO_CRL_MODE7_1                    ((uint32_t)0x20000000)        </span>
<a name="l02342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c">02342</a> <span class="preprocessor">#define  GPIO_CRL_CNF                        ((uint32_t)0xCCCCCCCC)        </span>
<a name="l02344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903">02344</a> <span class="preprocessor">#define  GPIO_CRL_CNF0                       ((uint32_t)0x0000000C)        </span>
<a name="l02345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8">02345</a> <span class="preprocessor">#define  GPIO_CRL_CNF0_0                     ((uint32_t)0x00000004)        </span>
<a name="l02346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59">02346</a> <span class="preprocessor">#define  GPIO_CRL_CNF0_1                     ((uint32_t)0x00000008)        </span>
<a name="l02348"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b">02348</a> <span class="preprocessor">#define  GPIO_CRL_CNF1                       ((uint32_t)0x000000C0)        </span>
<a name="l02349"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2">02349</a> <span class="preprocessor">#define  GPIO_CRL_CNF1_0                     ((uint32_t)0x00000040)        </span>
<a name="l02350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a">02350</a> <span class="preprocessor">#define  GPIO_CRL_CNF1_1                     ((uint32_t)0x00000080)        </span>
<a name="l02352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac">02352</a> <span class="preprocessor">#define  GPIO_CRL_CNF2                       ((uint32_t)0x00000C00)        </span>
<a name="l02353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e">02353</a> <span class="preprocessor">#define  GPIO_CRL_CNF2_0                     ((uint32_t)0x00000400)        </span>
<a name="l02354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05">02354</a> <span class="preprocessor">#define  GPIO_CRL_CNF2_1                     ((uint32_t)0x00000800)        </span>
<a name="l02356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2">02356</a> <span class="preprocessor">#define  GPIO_CRL_CNF3                       ((uint32_t)0x0000C000)        </span>
<a name="l02357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6">02357</a> <span class="preprocessor">#define  GPIO_CRL_CNF3_0                     ((uint32_t)0x00004000)        </span>
<a name="l02358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be">02358</a> <span class="preprocessor">#define  GPIO_CRL_CNF3_1                     ((uint32_t)0x00008000)        </span>
<a name="l02360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d">02360</a> <span class="preprocessor">#define  GPIO_CRL_CNF4                       ((uint32_t)0x000C0000)        </span>
<a name="l02361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e">02361</a> <span class="preprocessor">#define  GPIO_CRL_CNF4_0                     ((uint32_t)0x00040000)        </span>
<a name="l02362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591">02362</a> <span class="preprocessor">#define  GPIO_CRL_CNF4_1                     ((uint32_t)0x00080000)        </span>
<a name="l02364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115">02364</a> <span class="preprocessor">#define  GPIO_CRL_CNF5                       ((uint32_t)0x00C00000)        </span>
<a name="l02365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949">02365</a> <span class="preprocessor">#define  GPIO_CRL_CNF5_0                     ((uint32_t)0x00400000)        </span>
<a name="l02366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb">02366</a> <span class="preprocessor">#define  GPIO_CRL_CNF5_1                     ((uint32_t)0x00800000)        </span>
<a name="l02368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a">02368</a> <span class="preprocessor">#define  GPIO_CRL_CNF6                       ((uint32_t)0x0C000000)        </span>
<a name="l02369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c">02369</a> <span class="preprocessor">#define  GPIO_CRL_CNF6_0                     ((uint32_t)0x04000000)        </span>
<a name="l02370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6">02370</a> <span class="preprocessor">#define  GPIO_CRL_CNF6_1                     ((uint32_t)0x08000000)        </span>
<a name="l02372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd">02372</a> <span class="preprocessor">#define  GPIO_CRL_CNF7                       ((uint32_t)0xC0000000)        </span>
<a name="l02373"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6">02373</a> <span class="preprocessor">#define  GPIO_CRL_CNF7_0                     ((uint32_t)0x40000000)        </span>
<a name="l02374"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347">02374</a> <span class="preprocessor">#define  GPIO_CRL_CNF7_1                     ((uint32_t)0x80000000)        </span>
<a name="l02376"></a>02376 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span>
<a name="l02377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07">02377</a> <span class="preprocessor">#define  GPIO_CRH_MODE                       ((uint32_t)0x33333333)        </span>
<a name="l02379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1">02379</a> <span class="preprocessor">#define  GPIO_CRH_MODE8                      ((uint32_t)0x00000003)        </span>
<a name="l02380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78">02380</a> <span class="preprocessor">#define  GPIO_CRH_MODE8_0                    ((uint32_t)0x00000001)        </span>
<a name="l02381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6">02381</a> <span class="preprocessor">#define  GPIO_CRH_MODE8_1                    ((uint32_t)0x00000002)        </span>
<a name="l02383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1">02383</a> <span class="preprocessor">#define  GPIO_CRH_MODE9                      ((uint32_t)0x00000030)        </span>
<a name="l02384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56">02384</a> <span class="preprocessor">#define  GPIO_CRH_MODE9_0                    ((uint32_t)0x00000010)        </span>
<a name="l02385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1">02385</a> <span class="preprocessor">#define  GPIO_CRH_MODE9_1                    ((uint32_t)0x00000020)        </span>
<a name="l02387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b">02387</a> <span class="preprocessor">#define  GPIO_CRH_MODE10                     ((uint32_t)0x00000300)        </span>
<a name="l02388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a">02388</a> <span class="preprocessor">#define  GPIO_CRH_MODE10_0                   ((uint32_t)0x00000100)        </span>
<a name="l02389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd">02389</a> <span class="preprocessor">#define  GPIO_CRH_MODE10_1                   ((uint32_t)0x00000200)        </span>
<a name="l02391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69">02391</a> <span class="preprocessor">#define  GPIO_CRH_MODE11                     ((uint32_t)0x00003000)        </span>
<a name="l02392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a">02392</a> <span class="preprocessor">#define  GPIO_CRH_MODE11_0                   ((uint32_t)0x00001000)        </span>
<a name="l02393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113">02393</a> <span class="preprocessor">#define  GPIO_CRH_MODE11_1                   ((uint32_t)0x00002000)        </span>
<a name="l02395"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd">02395</a> <span class="preprocessor">#define  GPIO_CRH_MODE12                     ((uint32_t)0x00030000)        </span>
<a name="l02396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c">02396</a> <span class="preprocessor">#define  GPIO_CRH_MODE12_0                   ((uint32_t)0x00010000)        </span>
<a name="l02397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531">02397</a> <span class="preprocessor">#define  GPIO_CRH_MODE12_1                   ((uint32_t)0x00020000)        </span>
<a name="l02399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c">02399</a> <span class="preprocessor">#define  GPIO_CRH_MODE13                     ((uint32_t)0x00300000)        </span>
<a name="l02400"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24">02400</a> <span class="preprocessor">#define  GPIO_CRH_MODE13_0                   ((uint32_t)0x00100000)        </span>
<a name="l02401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c">02401</a> <span class="preprocessor">#define  GPIO_CRH_MODE13_1                   ((uint32_t)0x00200000)        </span>
<a name="l02403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299">02403</a> <span class="preprocessor">#define  GPIO_CRH_MODE14                     ((uint32_t)0x03000000)        </span>
<a name="l02404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b">02404</a> <span class="preprocessor">#define  GPIO_CRH_MODE14_0                   ((uint32_t)0x01000000)        </span>
<a name="l02405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2">02405</a> <span class="preprocessor">#define  GPIO_CRH_MODE14_1                   ((uint32_t)0x02000000)        </span>
<a name="l02407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14">02407</a> <span class="preprocessor">#define  GPIO_CRH_MODE15                     ((uint32_t)0x30000000)        </span>
<a name="l02408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1">02408</a> <span class="preprocessor">#define  GPIO_CRH_MODE15_0                   ((uint32_t)0x10000000)        </span>
<a name="l02409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8">02409</a> <span class="preprocessor">#define  GPIO_CRH_MODE15_1                   ((uint32_t)0x20000000)        </span>
<a name="l02411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2">02411</a> <span class="preprocessor">#define  GPIO_CRH_CNF                        ((uint32_t)0xCCCCCCCC)        </span>
<a name="l02413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16">02413</a> <span class="preprocessor">#define  GPIO_CRH_CNF8                       ((uint32_t)0x0000000C)        </span>
<a name="l02414"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb">02414</a> <span class="preprocessor">#define  GPIO_CRH_CNF8_0                     ((uint32_t)0x00000004)        </span>
<a name="l02415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63">02415</a> <span class="preprocessor">#define  GPIO_CRH_CNF8_1                     ((uint32_t)0x00000008)        </span>
<a name="l02417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378">02417</a> <span class="preprocessor">#define  GPIO_CRH_CNF9                       ((uint32_t)0x000000C0)        </span>
<a name="l02418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d">02418</a> <span class="preprocessor">#define  GPIO_CRH_CNF9_0                     ((uint32_t)0x00000040)        </span>
<a name="l02419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0">02419</a> <span class="preprocessor">#define  GPIO_CRH_CNF9_1                     ((uint32_t)0x00000080)        </span>
<a name="l02421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800">02421</a> <span class="preprocessor">#define  GPIO_CRH_CNF10                      ((uint32_t)0x00000C00)        </span>
<a name="l02422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb">02422</a> <span class="preprocessor">#define  GPIO_CRH_CNF10_0                    ((uint32_t)0x00000400)        </span>
<a name="l02423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a">02423</a> <span class="preprocessor">#define  GPIO_CRH_CNF10_1                    ((uint32_t)0x00000800)        </span>
<a name="l02425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563">02425</a> <span class="preprocessor">#define  GPIO_CRH_CNF11                      ((uint32_t)0x0000C000)        </span>
<a name="l02426"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12">02426</a> <span class="preprocessor">#define  GPIO_CRH_CNF11_0                    ((uint32_t)0x00004000)        </span>
<a name="l02427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6">02427</a> <span class="preprocessor">#define  GPIO_CRH_CNF11_1                    ((uint32_t)0x00008000)        </span>
<a name="l02429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936">02429</a> <span class="preprocessor">#define  GPIO_CRH_CNF12                      ((uint32_t)0x000C0000)        </span>
<a name="l02430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b">02430</a> <span class="preprocessor">#define  GPIO_CRH_CNF12_0                    ((uint32_t)0x00040000)        </span>
<a name="l02431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328">02431</a> <span class="preprocessor">#define  GPIO_CRH_CNF12_1                    ((uint32_t)0x00080000)        </span>
<a name="l02433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1">02433</a> <span class="preprocessor">#define  GPIO_CRH_CNF13                      ((uint32_t)0x00C00000)        </span>
<a name="l02434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee">02434</a> <span class="preprocessor">#define  GPIO_CRH_CNF13_0                    ((uint32_t)0x00400000)        </span>
<a name="l02435"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e">02435</a> <span class="preprocessor">#define  GPIO_CRH_CNF13_1                    ((uint32_t)0x00800000)        </span>
<a name="l02437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a">02437</a> <span class="preprocessor">#define  GPIO_CRH_CNF14                      ((uint32_t)0x0C000000)        </span>
<a name="l02438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109">02438</a> <span class="preprocessor">#define  GPIO_CRH_CNF14_0                    ((uint32_t)0x04000000)        </span>
<a name="l02439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b">02439</a> <span class="preprocessor">#define  GPIO_CRH_CNF14_1                    ((uint32_t)0x08000000)        </span>
<a name="l02441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9">02441</a> <span class="preprocessor">#define  GPIO_CRH_CNF15                      ((uint32_t)0xC0000000)        </span>
<a name="l02442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c">02442</a> <span class="preprocessor">#define  GPIO_CRH_CNF15_0                    ((uint32_t)0x40000000)        </span>
<a name="l02443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d">02443</a> <span class="preprocessor">#define  GPIO_CRH_CNF15_1                    ((uint32_t)0x80000000)        </span>
<a name="l02446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11">02446</a> <span class="preprocessor">#define GPIO_IDR_IDR0                        ((uint16_t)0x0001)            </span>
<a name="l02447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019">02447</a> <span class="preprocessor">#define GPIO_IDR_IDR1                        ((uint16_t)0x0002)            </span>
<a name="l02448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4">02448</a> <span class="preprocessor">#define GPIO_IDR_IDR2                        ((uint16_t)0x0004)            </span>
<a name="l02449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8">02449</a> <span class="preprocessor">#define GPIO_IDR_IDR3                        ((uint16_t)0x0008)            </span>
<a name="l02450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7">02450</a> <span class="preprocessor">#define GPIO_IDR_IDR4                        ((uint16_t)0x0010)            </span>
<a name="l02451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26">02451</a> <span class="preprocessor">#define GPIO_IDR_IDR5                        ((uint16_t)0x0020)            </span>
<a name="l02452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912">02452</a> <span class="preprocessor">#define GPIO_IDR_IDR6                        ((uint16_t)0x0040)            </span>
<a name="l02453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2">02453</a> <span class="preprocessor">#define GPIO_IDR_IDR7                        ((uint16_t)0x0080)            </span>
<a name="l02454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969">02454</a> <span class="preprocessor">#define GPIO_IDR_IDR8                        ((uint16_t)0x0100)            </span>
<a name="l02455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253">02455</a> <span class="preprocessor">#define GPIO_IDR_IDR9                        ((uint16_t)0x0200)            </span>
<a name="l02456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9">02456</a> <span class="preprocessor">#define GPIO_IDR_IDR10                       ((uint16_t)0x0400)            </span>
<a name="l02457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">02457</a> <span class="preprocessor">#define GPIO_IDR_IDR11                       ((uint16_t)0x0800)            </span>
<a name="l02458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18">02458</a> <span class="preprocessor">#define GPIO_IDR_IDR12                       ((uint16_t)0x1000)            </span>
<a name="l02459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00">02459</a> <span class="preprocessor">#define GPIO_IDR_IDR13                       ((uint16_t)0x2000)            </span>
<a name="l02460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851">02460</a> <span class="preprocessor">#define GPIO_IDR_IDR14                       ((uint16_t)0x4000)            </span>
<a name="l02461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45">02461</a> <span class="preprocessor">#define GPIO_IDR_IDR15                       ((uint16_t)0x8000)            </span>
<a name="l02463"></a>02463 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span>
<a name="l02464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51">02464</a> <span class="preprocessor">#define GPIO_ODR_ODR0                        ((uint16_t)0x0001)            </span>
<a name="l02465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e">02465</a> <span class="preprocessor">#define GPIO_ODR_ODR1                        ((uint16_t)0x0002)            </span>
<a name="l02466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb">02466</a> <span class="preprocessor">#define GPIO_ODR_ODR2                        ((uint16_t)0x0004)            </span>
<a name="l02467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2">02467</a> <span class="preprocessor">#define GPIO_ODR_ODR3                        ((uint16_t)0x0008)            </span>
<a name="l02468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2">02468</a> <span class="preprocessor">#define GPIO_ODR_ODR4                        ((uint16_t)0x0010)            </span>
<a name="l02469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd">02469</a> <span class="preprocessor">#define GPIO_ODR_ODR5                        ((uint16_t)0x0020)            </span>
<a name="l02470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230">02470</a> <span class="preprocessor">#define GPIO_ODR_ODR6                        ((uint16_t)0x0040)            </span>
<a name="l02471"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c">02471</a> <span class="preprocessor">#define GPIO_ODR_ODR7                        ((uint16_t)0x0080)            </span>
<a name="l02472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377">02472</a> <span class="preprocessor">#define GPIO_ODR_ODR8                        ((uint16_t)0x0100)            </span>
<a name="l02473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58">02473</a> <span class="preprocessor">#define GPIO_ODR_ODR9                        ((uint16_t)0x0200)            </span>
<a name="l02474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a">02474</a> <span class="preprocessor">#define GPIO_ODR_ODR10                       ((uint16_t)0x0400)            </span>
<a name="l02475"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254">02475</a> <span class="preprocessor">#define GPIO_ODR_ODR11                       ((uint16_t)0x0800)            </span>
<a name="l02476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0">02476</a> <span class="preprocessor">#define GPIO_ODR_ODR12                       ((uint16_t)0x1000)            </span>
<a name="l02477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d">02477</a> <span class="preprocessor">#define GPIO_ODR_ODR13                       ((uint16_t)0x2000)            </span>
<a name="l02478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3">02478</a> <span class="preprocessor">#define GPIO_ODR_ODR14                       ((uint16_t)0x4000)            </span>
<a name="l02479"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab">02479</a> <span class="preprocessor">#define GPIO_ODR_ODR15                       ((uint16_t)0x8000)            </span>
<a name="l02481"></a>02481 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span>
<a name="l02482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">02482</a> <span class="preprocessor">#define GPIO_BSRR_BS0                        ((uint32_t)0x00000001)        </span>
<a name="l02483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">02483</a> <span class="preprocessor">#define GPIO_BSRR_BS1                        ((uint32_t)0x00000002)        </span>
<a name="l02484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">02484</a> <span class="preprocessor">#define GPIO_BSRR_BS2                        ((uint32_t)0x00000004)        </span>
<a name="l02485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">02485</a> <span class="preprocessor">#define GPIO_BSRR_BS3                        ((uint32_t)0x00000008)        </span>
<a name="l02486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">02486</a> <span class="preprocessor">#define GPIO_BSRR_BS4                        ((uint32_t)0x00000010)        </span>
<a name="l02487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">02487</a> <span class="preprocessor">#define GPIO_BSRR_BS5                        ((uint32_t)0x00000020)        </span>
<a name="l02488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">02488</a> <span class="preprocessor">#define GPIO_BSRR_BS6                        ((uint32_t)0x00000040)        </span>
<a name="l02489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">02489</a> <span class="preprocessor">#define GPIO_BSRR_BS7                        ((uint32_t)0x00000080)        </span>
<a name="l02490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">02490</a> <span class="preprocessor">#define GPIO_BSRR_BS8                        ((uint32_t)0x00000100)        </span>
<a name="l02491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">02491</a> <span class="preprocessor">#define GPIO_BSRR_BS9                        ((uint32_t)0x00000200)        </span>
<a name="l02492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">02492</a> <span class="preprocessor">#define GPIO_BSRR_BS10                       ((uint32_t)0x00000400)        </span>
<a name="l02493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">02493</a> <span class="preprocessor">#define GPIO_BSRR_BS11                       ((uint32_t)0x00000800)        </span>
<a name="l02494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">02494</a> <span class="preprocessor">#define GPIO_BSRR_BS12                       ((uint32_t)0x00001000)        </span>
<a name="l02495"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">02495</a> <span class="preprocessor">#define GPIO_BSRR_BS13                       ((uint32_t)0x00002000)        </span>
<a name="l02496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">02496</a> <span class="preprocessor">#define GPIO_BSRR_BS14                       ((uint32_t)0x00004000)        </span>
<a name="l02497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">02497</a> <span class="preprocessor">#define GPIO_BSRR_BS15                       ((uint32_t)0x00008000)        </span>
<a name="l02499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">02499</a> <span class="preprocessor">#define GPIO_BSRR_BR0                        ((uint32_t)0x00010000)        </span>
<a name="l02500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">02500</a> <span class="preprocessor">#define GPIO_BSRR_BR1                        ((uint32_t)0x00020000)        </span>
<a name="l02501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">02501</a> <span class="preprocessor">#define GPIO_BSRR_BR2                        ((uint32_t)0x00040000)        </span>
<a name="l02502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">02502</a> <span class="preprocessor">#define GPIO_BSRR_BR3                        ((uint32_t)0x00080000)        </span>
<a name="l02503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">02503</a> <span class="preprocessor">#define GPIO_BSRR_BR4                        ((uint32_t)0x00100000)        </span>
<a name="l02504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">02504</a> <span class="preprocessor">#define GPIO_BSRR_BR5                        ((uint32_t)0x00200000)        </span>
<a name="l02505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">02505</a> <span class="preprocessor">#define GPIO_BSRR_BR6                        ((uint32_t)0x00400000)        </span>
<a name="l02506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">02506</a> <span class="preprocessor">#define GPIO_BSRR_BR7                        ((uint32_t)0x00800000)        </span>
<a name="l02507"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">02507</a> <span class="preprocessor">#define GPIO_BSRR_BR8                        ((uint32_t)0x01000000)        </span>
<a name="l02508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">02508</a> <span class="preprocessor">#define GPIO_BSRR_BR9                        ((uint32_t)0x02000000)        </span>
<a name="l02509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">02509</a> <span class="preprocessor">#define GPIO_BSRR_BR10                       ((uint32_t)0x04000000)        </span>
<a name="l02510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">02510</a> <span class="preprocessor">#define GPIO_BSRR_BR11                       ((uint32_t)0x08000000)        </span>
<a name="l02511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">02511</a> <span class="preprocessor">#define GPIO_BSRR_BR12                       ((uint32_t)0x10000000)        </span>
<a name="l02512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">02512</a> <span class="preprocessor">#define GPIO_BSRR_BR13                       ((uint32_t)0x20000000)        </span>
<a name="l02513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">02513</a> <span class="preprocessor">#define GPIO_BSRR_BR14                       ((uint32_t)0x40000000)        </span>
<a name="l02514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">02514</a> <span class="preprocessor">#define GPIO_BSRR_BR15                       ((uint32_t)0x80000000)        </span>
<a name="l02516"></a>02516 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span>
<a name="l02517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">02517</a> <span class="preprocessor">#define GPIO_BRR_BR0                         ((uint16_t)0x0001)            </span>
<a name="l02518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">02518</a> <span class="preprocessor">#define GPIO_BRR_BR1                         ((uint16_t)0x0002)            </span>
<a name="l02519"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">02519</a> <span class="preprocessor">#define GPIO_BRR_BR2                         ((uint16_t)0x0004)            </span>
<a name="l02520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">02520</a> <span class="preprocessor">#define GPIO_BRR_BR3                         ((uint16_t)0x0008)            </span>
<a name="l02521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">02521</a> <span class="preprocessor">#define GPIO_BRR_BR4                         ((uint16_t)0x0010)            </span>
<a name="l02522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">02522</a> <span class="preprocessor">#define GPIO_BRR_BR5                         ((uint16_t)0x0020)            </span>
<a name="l02523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">02523</a> <span class="preprocessor">#define GPIO_BRR_BR6                         ((uint16_t)0x0040)            </span>
<a name="l02524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">02524</a> <span class="preprocessor">#define GPIO_BRR_BR7                         ((uint16_t)0x0080)            </span>
<a name="l02525"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">02525</a> <span class="preprocessor">#define GPIO_BRR_BR8                         ((uint16_t)0x0100)            </span>
<a name="l02526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">02526</a> <span class="preprocessor">#define GPIO_BRR_BR9                         ((uint16_t)0x0200)            </span>
<a name="l02527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">02527</a> <span class="preprocessor">#define GPIO_BRR_BR10                        ((uint16_t)0x0400)            </span>
<a name="l02528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">02528</a> <span class="preprocessor">#define GPIO_BRR_BR11                        ((uint16_t)0x0800)            </span>
<a name="l02529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">02529</a> <span class="preprocessor">#define GPIO_BRR_BR12                        ((uint16_t)0x1000)            </span>
<a name="l02530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">02530</a> <span class="preprocessor">#define GPIO_BRR_BR13                        ((uint16_t)0x2000)            </span>
<a name="l02531"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">02531</a> <span class="preprocessor">#define GPIO_BRR_BR14                        ((uint16_t)0x4000)            </span>
<a name="l02532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">02532</a> <span class="preprocessor">#define GPIO_BRR_BR15                        ((uint16_t)0x8000)            </span>
<a name="l02534"></a>02534 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span>
<a name="l02535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">02535</a> <span class="preprocessor">#define GPIO_LCKR_LCK0                       ((uint32_t)0x00000001)        </span>
<a name="l02536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">02536</a> <span class="preprocessor">#define GPIO_LCKR_LCK1                       ((uint32_t)0x00000002)        </span>
<a name="l02537"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">02537</a> <span class="preprocessor">#define GPIO_LCKR_LCK2                       ((uint32_t)0x00000004)        </span>
<a name="l02538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">02538</a> <span class="preprocessor">#define GPIO_LCKR_LCK3                       ((uint32_t)0x00000008)        </span>
<a name="l02539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">02539</a> <span class="preprocessor">#define GPIO_LCKR_LCK4                       ((uint32_t)0x00000010)        </span>
<a name="l02540"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">02540</a> <span class="preprocessor">#define GPIO_LCKR_LCK5                       ((uint32_t)0x00000020)        </span>
<a name="l02541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">02541</a> <span class="preprocessor">#define GPIO_LCKR_LCK6                       ((uint32_t)0x00000040)        </span>
<a name="l02542"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">02542</a> <span class="preprocessor">#define GPIO_LCKR_LCK7                       ((uint32_t)0x00000080)        </span>
<a name="l02543"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">02543</a> <span class="preprocessor">#define GPIO_LCKR_LCK8                       ((uint32_t)0x00000100)        </span>
<a name="l02544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">02544</a> <span class="preprocessor">#define GPIO_LCKR_LCK9                       ((uint32_t)0x00000200)        </span>
<a name="l02545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">02545</a> <span class="preprocessor">#define GPIO_LCKR_LCK10                      ((uint32_t)0x00000400)        </span>
<a name="l02546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">02546</a> <span class="preprocessor">#define GPIO_LCKR_LCK11                      ((uint32_t)0x00000800)        </span>
<a name="l02547"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">02547</a> <span class="preprocessor">#define GPIO_LCKR_LCK12                      ((uint32_t)0x00001000)        </span>
<a name="l02548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">02548</a> <span class="preprocessor">#define GPIO_LCKR_LCK13                      ((uint32_t)0x00002000)        </span>
<a name="l02549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">02549</a> <span class="preprocessor">#define GPIO_LCKR_LCK14                      ((uint32_t)0x00004000)        </span>
<a name="l02550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">02550</a> <span class="preprocessor">#define GPIO_LCKR_LCK15                      ((uint32_t)0x00008000)        </span>
<a name="l02551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">02551</a> <span class="preprocessor">#define GPIO_LCKR_LCKK                       ((uint32_t)0x00010000)        </span>
<a name="l02553"></a>02553 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l02554"></a>02554 
<a name="l02555"></a>02555 <span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span>
<a name="l02556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676">02556</a> <span class="preprocessor">#define AFIO_EVCR_PIN                        ((uint8_t)0x0F)               </span>
<a name="l02557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8">02557</a> <span class="preprocessor">#define AFIO_EVCR_PIN_0                      ((uint8_t)0x01)               </span>
<a name="l02558"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">02558</a> <span class="preprocessor">#define AFIO_EVCR_PIN_1                      ((uint8_t)0x02)               </span>
<a name="l02559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163">02559</a> <span class="preprocessor">#define AFIO_EVCR_PIN_2                      ((uint8_t)0x04)               </span>
<a name="l02560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c">02560</a> <span class="preprocessor">#define AFIO_EVCR_PIN_3                      ((uint8_t)0x08)               </span>
<a name="l02563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93">02563</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    ((uint8_t)0x00)               </span>
<a name="l02564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9">02564</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    ((uint8_t)0x01)               </span>
<a name="l02565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7">02565</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    ((uint8_t)0x02)               </span>
<a name="l02566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227">02566</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    ((uint8_t)0x03)               </span>
<a name="l02567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da">02567</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    ((uint8_t)0x04)               </span>
<a name="l02568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013">02568</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    ((uint8_t)0x05)               </span>
<a name="l02569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157">02569</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    ((uint8_t)0x06)               </span>
<a name="l02570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4">02570</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    ((uint8_t)0x07)               </span>
<a name="l02571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b">02571</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    ((uint8_t)0x08)               </span>
<a name="l02572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df">02572</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    ((uint8_t)0x09)               </span>
<a name="l02573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744">02573</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   ((uint8_t)0x0A)               </span>
<a name="l02574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e">02574</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   ((uint8_t)0x0B)               </span>
<a name="l02575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8">02575</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   ((uint8_t)0x0C)               </span>
<a name="l02576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6">02576</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   ((uint8_t)0x0D)               </span>
<a name="l02577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643">02577</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   ((uint8_t)0x0E)               </span>
<a name="l02578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9">02578</a> <span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   ((uint8_t)0x0F)               </span>
<a name="l02580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6">02580</a> <span class="preprocessor">#define AFIO_EVCR_PORT                       ((uint8_t)0x70)               </span>
<a name="l02581"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6">02581</a> <span class="preprocessor">#define AFIO_EVCR_PORT_0                     ((uint8_t)0x10)               </span>
<a name="l02582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb">02582</a> <span class="preprocessor">#define AFIO_EVCR_PORT_1                     ((uint8_t)0x20)               </span>
<a name="l02583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684">02583</a> <span class="preprocessor">#define AFIO_EVCR_PORT_2                     ((uint8_t)0x40)               </span>
<a name="l02586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3">02586</a> <span class="preprocessor">#define AFIO_EVCR_PORT_PA                    ((uint8_t)0x00)               </span>
<a name="l02587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef">02587</a> <span class="preprocessor">#define AFIO_EVCR_PORT_PB                    ((uint8_t)0x10)               </span>
<a name="l02588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f">02588</a> <span class="preprocessor">#define AFIO_EVCR_PORT_PC                    ((uint8_t)0x20)               </span>
<a name="l02589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d">02589</a> <span class="preprocessor">#define AFIO_EVCR_PORT_PD                    ((uint8_t)0x30)               </span>
<a name="l02590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a">02590</a> <span class="preprocessor">#define AFIO_EVCR_PORT_PE                    ((uint8_t)0x40)               </span>
<a name="l02592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79">02592</a> <span class="preprocessor">#define AFIO_EVCR_EVOE                       ((uint8_t)0x80)               </span>
<a name="l02594"></a>02594 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span>
<a name="l02595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d">02595</a> <span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP                 ((uint32_t)0x00000001)        </span>
<a name="l02596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a">02596</a> <span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 ((uint32_t)0x00000002)        </span>
<a name="l02597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41">02597</a> <span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               ((uint32_t)0x00000004)        </span>
<a name="l02598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525">02598</a> <span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               ((uint32_t)0x00000008)        </span>
<a name="l02600"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4">02600</a> <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               ((uint32_t)0x00000030)        </span>
<a name="l02601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed">02601</a> <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             ((uint32_t)0x00000010)        </span>
<a name="l02602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605">02602</a> <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             ((uint32_t)0x00000020)        </span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="comment">/* USART3_REMAP configuration */</span>
<a name="l02605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151">02605</a> <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((uint32_t)0x00000000)        </span>
<a name="l02606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28">02606</a> <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  ((uint32_t)0x00000010)        </span>
<a name="l02607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd">02607</a> <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     ((uint32_t)0x00000030)        </span>
<a name="l02609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a">02609</a> <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 ((uint32_t)0x000000C0)        </span>
<a name="l02610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b">02610</a> <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               ((uint32_t)0x00000040)        </span>
<a name="l02611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979">02611</a> <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               ((uint32_t)0x00000080)        </span>
<a name="l02614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa">02614</a> <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span>
<a name="l02615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408">02615</a> <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    ((uint32_t)0x00000040)        </span>
<a name="l02616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592">02616</a> <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       ((uint32_t)0x000000C0)        </span>
<a name="l02618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b">02618</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 ((uint32_t)0x00000300)        </span>
<a name="l02619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5">02619</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               ((uint32_t)0x00000100)        </span>
<a name="l02620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b">02620</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               ((uint32_t)0x00000200)        </span>
<a name="l02623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc">02623</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span>
<a name="l02624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a">02624</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   ((uint32_t)0x00000100)        </span>
<a name="l02625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df">02625</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   ((uint32_t)0x00000200)        </span>
<a name="l02626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691">02626</a> <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       ((uint32_t)0x00000300)        </span>
<a name="l02628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c">02628</a> <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 ((uint32_t)0x00000C00)        </span>
<a name="l02629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8">02629</a> <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               ((uint32_t)0x00000400)        </span>
<a name="l02630"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2">02630</a> <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               ((uint32_t)0x00000800)        </span>
<a name="l02633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38">02633</a> <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span>
<a name="l02634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c">02634</a> <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    ((uint32_t)0x00000800)        </span>
<a name="l02635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71">02635</a> <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       ((uint32_t)0x00000C00)        </span>
<a name="l02637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277">02637</a> <span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 ((uint32_t)0x00001000)        </span>
<a name="l02639"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77">02639</a> <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP                  ((uint32_t)0x00006000)        </span>
<a name="l02640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2">02640</a> <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_0                ((uint32_t)0x00002000)        </span>
<a name="l02641"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabc7e19a7d0c1aae60e08497ba6d5c4e">02641</a> <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_1                ((uint32_t)0x00004000)        </span>
<a name="l02644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481">02644</a> <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP1           ((uint32_t)0x00000000)        </span>
<a name="l02645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201">02645</a> <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2           ((uint32_t)0x00004000)        </span>
<a name="l02646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176">02646</a> <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3           ((uint32_t)0x00006000)        </span>
<a name="l02648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112">02648</a> <span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 ((uint32_t)0x00008000)        </span>
<a name="l02649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971">02649</a> <span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             ((uint32_t)0x00010000)        </span>
<a name="l02650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0">02650</a> <span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         ((uint32_t)0x00020000)        </span>
<a name="l02651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467">02651</a> <span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP         ((uint32_t)0x00040000)        </span>
<a name="l02652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0">02652</a> <span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         ((uint32_t)0x00080000)        </span>
<a name="l02653"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfadf6342c75bfbda1827bf69b651c33">02653</a> <span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP         ((uint32_t)0x00100000)        </span>
<a name="l02656"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec">02656</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    ((uint32_t)0x07000000)        </span>
<a name="l02657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172">02657</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  ((uint32_t)0x01000000)        </span>
<a name="l02658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361">02658</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  ((uint32_t)0x02000000)        </span>
<a name="l02659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68">02659</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  ((uint32_t)0x04000000)        </span>
<a name="l02661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8">02661</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              ((uint32_t)0x00000000)        </span>
<a name="l02662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b">02662</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           ((uint32_t)0x01000000)        </span>
<a name="l02663"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04">02663</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        ((uint32_t)0x02000000)        </span>
<a name="l02664"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e">02664</a> <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            ((uint32_t)0x04000000)        </span>
<a name="l02666"></a>02666 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l02667"></a>02667 <span class="preprocessor"></span>
<a name="l02668"></a>02668 <span class="preprocessor"> #define AFIO_MAPR_ETH_REMAP                  ((uint32_t)0x00200000)        </span>
<a name="l02671"></a>02671 <span class="preprocessor"> #define AFIO_MAPR_CAN2_REMAP                 ((uint32_t)0x00400000)        </span>
<a name="l02674"></a>02674 <span class="preprocessor"> #define AFIO_MAPR_MII_RMII_SEL               ((uint32_t)0x00800000)        </span>
<a name="l02677"></a>02677 <span class="preprocessor"> #define AFIO_MAPR_SPI3_REMAP                 ((uint32_t)0x10000000)        </span>
<a name="l02680"></a>02680 <span class="preprocessor"> #define AFIO_MAPR_TIM2ITR1_IREMAP            ((uint32_t)0x20000000)        </span>
<a name="l02683"></a>02683 <span class="preprocessor"> #define AFIO_MAPR_PTP_PPS_REMAP              ((uint32_t)0x40000000)        </span>
<a name="l02684"></a>02684 <span class="preprocessor">#endif</span>
<a name="l02685"></a>02685 <span class="preprocessor"></span>
<a name="l02686"></a>02686 <span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span>
<a name="l02687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d">02687</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   ((uint16_t)0x000F)            </span>
<a name="l02688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf">02688</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   ((uint16_t)0x00F0)            </span>
<a name="l02689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539">02689</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   ((uint16_t)0x0F00)            </span>
<a name="l02690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417">02690</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   ((uint16_t)0xF000)            </span>
<a name="l02693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4">02693</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                ((uint16_t)0x0000)            </span>
<a name="l02694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">02694</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                ((uint16_t)0x0001)            </span>
<a name="l02695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568">02695</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                ((uint16_t)0x0002)            </span>
<a name="l02696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40">02696</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                ((uint16_t)0x0003)            </span>
<a name="l02697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc">02697</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                ((uint16_t)0x0004)            </span>
<a name="l02698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0">02698</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                ((uint16_t)0x0005)            </span>
<a name="l02699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">02699</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                ((uint16_t)0x0006)            </span>
<a name="l02702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4">02702</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                ((uint16_t)0x0000)            </span>
<a name="l02703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6">02703</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                ((uint16_t)0x0010)            </span>
<a name="l02704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383">02704</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                ((uint16_t)0x0020)            </span>
<a name="l02705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb">02705</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                ((uint16_t)0x0030)            </span>
<a name="l02706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f">02706</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                ((uint16_t)0x0040)            </span>
<a name="l02707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50">02707</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                ((uint16_t)0x0050)            </span>
<a name="l02708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f">02708</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                ((uint16_t)0x0060)            </span>
<a name="l02711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e">02711</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                ((uint16_t)0x0000)            </span>
<a name="l02712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646">02712</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                ((uint16_t)0x0100)            </span>
<a name="l02713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86">02713</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                ((uint16_t)0x0200)            </span>
<a name="l02714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce">02714</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                ((uint16_t)0x0300)            </span>
<a name="l02715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880">02715</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                ((uint16_t)0x0400)            </span>
<a name="l02716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8">02716</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                ((uint16_t)0x0500)            </span>
<a name="l02717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6">02717</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                ((uint16_t)0x0600)            </span>
<a name="l02720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5">02720</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                ((uint16_t)0x0000)            </span>
<a name="l02721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2">02721</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                ((uint16_t)0x1000)            </span>
<a name="l02722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e">02722</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                ((uint16_t)0x2000)            </span>
<a name="l02723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb">02723</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                ((uint16_t)0x3000)            </span>
<a name="l02724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a">02724</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                ((uint16_t)0x4000)            </span>
<a name="l02725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad">02725</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                ((uint16_t)0x5000)            </span>
<a name="l02726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2">02726</a> <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                ((uint16_t)0x6000)            </span>
<a name="l02728"></a>02728 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span>
<a name="l02729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c">02729</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   ((uint16_t)0x000F)            </span>
<a name="l02730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a">02730</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   ((uint16_t)0x00F0)            </span>
<a name="l02731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b">02731</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   ((uint16_t)0x0F00)            </span>
<a name="l02732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0">02732</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   ((uint16_t)0xF000)            </span>
<a name="l02735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e">02735</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                ((uint16_t)0x0000)            </span>
<a name="l02736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172">02736</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                ((uint16_t)0x0001)            </span>
<a name="l02737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a">02737</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                ((uint16_t)0x0002)            </span>
<a name="l02738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d">02738</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                ((uint16_t)0x0003)            </span>
<a name="l02739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e">02739</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                ((uint16_t)0x0004)            </span>
<a name="l02740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d">02740</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                ((uint16_t)0x0005)            </span>
<a name="l02741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a">02741</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                ((uint16_t)0x0006)            </span>
<a name="l02743"></a>02743 <span class="preprocessor"></span><span class="comment">/* EXTI5 configuration */</span>
<a name="l02744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300">02744</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                ((uint16_t)0x0000)            </span>
<a name="l02745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb">02745</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                ((uint16_t)0x0010)            </span>
<a name="l02746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422">02746</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                ((uint16_t)0x0020)            </span>
<a name="l02747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e">02747</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                ((uint16_t)0x0030)            </span>
<a name="l02748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58">02748</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                ((uint16_t)0x0040)            </span>
<a name="l02749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9">02749</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                ((uint16_t)0x0050)            </span>
<a name="l02750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c">02750</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                ((uint16_t)0x0060)            </span>
<a name="l02753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e">02753</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                ((uint16_t)0x0000)            </span>
<a name="l02754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716">02754</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                ((uint16_t)0x0100)            </span>
<a name="l02755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b">02755</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                ((uint16_t)0x0200)            </span>
<a name="l02756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72">02756</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                ((uint16_t)0x0300)            </span>
<a name="l02757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669">02757</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                ((uint16_t)0x0400)            </span>
<a name="l02758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9">02758</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                ((uint16_t)0x0500)            </span>
<a name="l02759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7">02759</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                ((uint16_t)0x0600)            </span>
<a name="l02762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405">02762</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                ((uint16_t)0x0000)            </span>
<a name="l02763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79">02763</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                ((uint16_t)0x1000)            </span>
<a name="l02764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e">02764</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                ((uint16_t)0x2000)            </span>
<a name="l02765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769">02765</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                ((uint16_t)0x3000)            </span>
<a name="l02766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5">02766</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                ((uint16_t)0x4000)            </span>
<a name="l02767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02">02767</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                ((uint16_t)0x5000)            </span>
<a name="l02768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea">02768</a> <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                ((uint16_t)0x6000)            </span>
<a name="l02770"></a>02770 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span>
<a name="l02771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42">02771</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   ((uint16_t)0x000F)            </span>
<a name="l02772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee">02772</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   ((uint16_t)0x00F0)            </span>
<a name="l02773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a">02773</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  ((uint16_t)0x0F00)            </span>
<a name="l02774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2">02774</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  ((uint16_t)0xF000)            </span>
<a name="l02777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8">02777</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                ((uint16_t)0x0000)            </span>
<a name="l02778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86">02778</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                ((uint16_t)0x0001)            </span>
<a name="l02779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365">02779</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                ((uint16_t)0x0002)            </span>
<a name="l02780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48">02780</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                ((uint16_t)0x0003)            </span>
<a name="l02781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208">02781</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                ((uint16_t)0x0004)            </span>
<a name="l02782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9">02782</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                ((uint16_t)0x0005)            </span>
<a name="l02783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607">02783</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                ((uint16_t)0x0006)            </span>
<a name="l02786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b">02786</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                ((uint16_t)0x0000)            </span>
<a name="l02787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464">02787</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                ((uint16_t)0x0010)            </span>
<a name="l02788"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6">02788</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                ((uint16_t)0x0020)            </span>
<a name="l02789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458">02789</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                ((uint16_t)0x0030)            </span>
<a name="l02790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f">02790</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                ((uint16_t)0x0040)            </span>
<a name="l02791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7">02791</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                ((uint16_t)0x0050)            </span>
<a name="l02792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c">02792</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                ((uint16_t)0x0060)            </span>
<a name="l02795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d">02795</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               ((uint16_t)0x0000)            </span>
<a name="l02796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551">02796</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               ((uint16_t)0x0100)            </span>
<a name="l02797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c">02797</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               ((uint16_t)0x0200)            </span>
<a name="l02798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24">02798</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               ((uint16_t)0x0300)            </span>
<a name="l02799"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5">02799</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               ((uint16_t)0x0400)            </span>
<a name="l02800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059">02800</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               ((uint16_t)0x0500)            </span>
<a name="l02801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f">02801</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               ((uint16_t)0x0600)            </span>
<a name="l02804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435">02804</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               ((uint16_t)0x0000)            </span>
<a name="l02805"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa">02805</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               ((uint16_t)0x1000)            </span>
<a name="l02806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b">02806</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               ((uint16_t)0x2000)            </span>
<a name="l02807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f">02807</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               ((uint16_t)0x3000)            </span>
<a name="l02808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07">02808</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               ((uint16_t)0x4000)            </span>
<a name="l02809"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74">02809</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               ((uint16_t)0x5000)            </span>
<a name="l02810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6">02810</a> <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               ((uint16_t)0x6000)            </span>
<a name="l02812"></a>02812 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span>
<a name="l02813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de">02813</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  ((uint16_t)0x000F)            </span>
<a name="l02814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2">02814</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  ((uint16_t)0x00F0)            </span>
<a name="l02815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88">02815</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  ((uint16_t)0x0F00)            </span>
<a name="l02816"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae">02816</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  ((uint16_t)0xF000)            </span>
<a name="l02818"></a>02818 <span class="preprocessor"></span><span class="comment">/* EXTI12 configuration */</span>
<a name="l02819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424">02819</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               ((uint16_t)0x0000)            </span>
<a name="l02820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b">02820</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               ((uint16_t)0x0001)            </span>
<a name="l02821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b">02821</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               ((uint16_t)0x0002)            </span>
<a name="l02822"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2">02822</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               ((uint16_t)0x0003)            </span>
<a name="l02823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62">02823</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               ((uint16_t)0x0004)            </span>
<a name="l02824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266">02824</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               ((uint16_t)0x0005)            </span>
<a name="l02825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2">02825</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               ((uint16_t)0x0006)            </span>
<a name="l02827"></a>02827 <span class="preprocessor"></span><span class="comment">/* EXTI13 configuration */</span>
<a name="l02828"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8">02828</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               ((uint16_t)0x0000)            </span>
<a name="l02829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772">02829</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               ((uint16_t)0x0010)            </span>
<a name="l02830"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8">02830</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               ((uint16_t)0x0020)            </span>
<a name="l02831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3">02831</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               ((uint16_t)0x0030)            </span>
<a name="l02832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124">02832</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               ((uint16_t)0x0040)            </span>
<a name="l02833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962">02833</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               ((uint16_t)0x0050)            </span>
<a name="l02834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74">02834</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               ((uint16_t)0x0060)            </span>
<a name="l02837"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275">02837</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               ((uint16_t)0x0000)            </span>
<a name="l02838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2">02838</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               ((uint16_t)0x0100)            </span>
<a name="l02839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae">02839</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               ((uint16_t)0x0200)            </span>
<a name="l02840"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">02840</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               ((uint16_t)0x0300)            </span>
<a name="l02841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80">02841</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               ((uint16_t)0x0400)            </span>
<a name="l02842"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41">02842</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               ((uint16_t)0x0500)            </span>
<a name="l02843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f">02843</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               ((uint16_t)0x0600)            </span>
<a name="l02846"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5">02846</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               ((uint16_t)0x0000)            </span>
<a name="l02847"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8">02847</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               ((uint16_t)0x1000)            </span>
<a name="l02848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1">02848</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               ((uint16_t)0x2000)            </span>
<a name="l02849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd">02849</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               ((uint16_t)0x3000)            </span>
<a name="l02850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15">02850</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               ((uint16_t)0x4000)            </span>
<a name="l02851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d">02851</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               ((uint16_t)0x5000)            </span>
<a name="l02852"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3">02852</a> <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               ((uint16_t)0x6000)            </span>
<a name="l02854"></a>02854 <span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span>
<a name="l02855"></a>02855 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span>
<a name="l02856"></a>02856 <span class="preprocessor">#define AFIO_MAPR2_TIM15_REMAP               ((uint32_t)0x00000001)        </span>
<a name="l02857"></a>02857 <span class="preprocessor">#define AFIO_MAPR2_TIM16_REMAP               ((uint32_t)0x00000002)        </span>
<a name="l02858"></a>02858 <span class="preprocessor">#define AFIO_MAPR2_TIM17_REMAP               ((uint32_t)0x00000004)        </span>
<a name="l02859"></a>02859 <span class="preprocessor">#define AFIO_MAPR2_CEC_REMAP                 ((uint32_t)0x00000008)        </span>
<a name="l02860"></a>02860 <span class="preprocessor">#define AFIO_MAPR2_TIM1_DMA_REMAP            ((uint32_t)0x00000010)        </span>
<a name="l02861"></a>02861 <span class="preprocessor">#endif</span>
<a name="l02862"></a>02862 <span class="preprocessor"></span>
<a name="l02863"></a>02863 <span class="preprocessor">#ifdef STM32F10X_HD_VL</span>
<a name="l02864"></a>02864 <span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP               ((uint32_t)0x00000100)        </span>
<a name="l02865"></a>02865 <span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP               ((uint32_t)0x00000200)        </span>
<a name="l02866"></a>02866 <span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           ((uint32_t)0x00000400)        </span>
<a name="l02867"></a>02867 <span class="preprocessor">#define AFIO_MAPR2_TIM67_DAC_DMA_REMAP       ((uint32_t)0x00000800)        </span>
<a name="l02868"></a>02868 <span class="preprocessor">#define AFIO_MAPR2_TIM12_REMAP               ((uint32_t)0x00001000)        </span>
<a name="l02869"></a>02869 <span class="preprocessor">#define AFIO_MAPR2_MISC_REMAP                ((uint32_t)0x00002000)        </span>
<a name="l02870"></a>02870 <span class="preprocessor">#endif</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span>
<a name="l02872"></a>02872 <span class="preprocessor">#ifdef STM32F10X_XL </span>
<a name="l02873"></a>02873 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span>
<a name="l02874"></a>02874 <span class="preprocessor">#define AFIO_MAPR2_TIM9_REMAP                ((uint32_t)0x00000020)        </span>
<a name="l02875"></a>02875 <span class="preprocessor">#define AFIO_MAPR2_TIM10_REMAP               ((uint32_t)0x00000040)        </span>
<a name="l02876"></a>02876 <span class="preprocessor">#define AFIO_MAPR2_TIM11_REMAP               ((uint32_t)0x00000080)        </span>
<a name="l02877"></a>02877 <span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP               ((uint32_t)0x00000100)        </span>
<a name="l02878"></a>02878 <span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP               ((uint32_t)0x00000200)        </span>
<a name="l02879"></a>02879 <span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           ((uint32_t)0x00000400)        </span>
<a name="l02880"></a>02880 <span class="preprocessor">#endif</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span>
<a name="l02882"></a>02882 <span class="comment">/******************************************************************************/</span>
<a name="l02883"></a>02883 <span class="comment">/*                                                                            */</span>
<a name="l02884"></a>02884 <span class="comment">/*                               SystemTick                                   */</span>
<a name="l02885"></a>02885 <span class="comment">/*                                                                            */</span>
<a name="l02886"></a>02886 <span class="comment">/******************************************************************************/</span>
<a name="l02887"></a>02887 
<a name="l02888"></a>02888 <span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span>
<a name="l02889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">02889</a> <span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((uint32_t)0x00000001)        </span>
<a name="l02890"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">02890</a> <span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((uint32_t)0x00000002)        </span>
<a name="l02891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">02891</a> <span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((uint32_t)0x00000004)        </span>
<a name="l02892"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">02892</a> <span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((uint32_t)0x00010000)        </span>
<a name="l02894"></a>02894 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span>
<a name="l02895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">02895</a> <span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((uint32_t)0x00FFFFFF)        </span>
<a name="l02897"></a>02897 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span>
<a name="l02898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">02898</a> <span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((uint32_t)0x00FFFFFF)        </span>
<a name="l02900"></a>02900 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span>
<a name="l02901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">02901</a> <span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((uint32_t)0x00FFFFFF)        </span>
<a name="l02902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">02902</a> <span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((uint32_t)0x40000000)        </span>
<a name="l02903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">02903</a> <span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((uint32_t)0x80000000)        </span>
<a name="l02905"></a>02905 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l02906"></a>02906 <span class="comment">/*                                                                            */</span>
<a name="l02907"></a>02907 <span class="comment">/*                  Nested Vectored Interrupt Controller                      */</span>
<a name="l02908"></a>02908 <span class="comment">/*                                                                            */</span>
<a name="l02909"></a>02909 <span class="comment">/******************************************************************************/</span>
<a name="l02910"></a>02910 
<a name="l02911"></a>02911 <span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span>
<a name="l02912"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">02912</a> <span class="preprocessor">#define  NVIC_ISER_SETENA                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">02913</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((uint32_t)0x00000001)        </span>
<a name="l02914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">02914</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((uint32_t)0x00000002)        </span>
<a name="l02915"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">02915</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((uint32_t)0x00000004)        </span>
<a name="l02916"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">02916</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((uint32_t)0x00000008)        </span>
<a name="l02917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">02917</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((uint32_t)0x00000010)        </span>
<a name="l02918"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">02918</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((uint32_t)0x00000020)        </span>
<a name="l02919"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">02919</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((uint32_t)0x00000040)        </span>
<a name="l02920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">02920</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((uint32_t)0x00000080)        </span>
<a name="l02921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">02921</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((uint32_t)0x00000100)        </span>
<a name="l02922"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">02922</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((uint32_t)0x00000200)        </span>
<a name="l02923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">02923</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((uint32_t)0x00000400)        </span>
<a name="l02924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">02924</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((uint32_t)0x00000800)        </span>
<a name="l02925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">02925</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((uint32_t)0x00001000)        </span>
<a name="l02926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">02926</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((uint32_t)0x00002000)        </span>
<a name="l02927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">02927</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((uint32_t)0x00004000)        </span>
<a name="l02928"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">02928</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((uint32_t)0x00008000)        </span>
<a name="l02929"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">02929</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((uint32_t)0x00010000)        </span>
<a name="l02930"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">02930</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((uint32_t)0x00020000)        </span>
<a name="l02931"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">02931</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((uint32_t)0x00040000)        </span>
<a name="l02932"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">02932</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((uint32_t)0x00080000)        </span>
<a name="l02933"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">02933</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((uint32_t)0x00100000)        </span>
<a name="l02934"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">02934</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((uint32_t)0x00200000)        </span>
<a name="l02935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">02935</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((uint32_t)0x00400000)        </span>
<a name="l02936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">02936</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((uint32_t)0x00800000)        </span>
<a name="l02937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">02937</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((uint32_t)0x01000000)        </span>
<a name="l02938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">02938</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((uint32_t)0x02000000)        </span>
<a name="l02939"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">02939</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((uint32_t)0x04000000)        </span>
<a name="l02940"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">02940</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((uint32_t)0x08000000)        </span>
<a name="l02941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">02941</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((uint32_t)0x10000000)        </span>
<a name="l02942"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">02942</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((uint32_t)0x20000000)        </span>
<a name="l02943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">02943</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((uint32_t)0x40000000)        </span>
<a name="l02944"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">02944</a> <span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((uint32_t)0x80000000)        </span>
<a name="l02946"></a>02946 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span>
<a name="l02947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">02947</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">02948</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((uint32_t)0x00000001)        </span>
<a name="l02949"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">02949</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((uint32_t)0x00000002)        </span>
<a name="l02950"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">02950</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((uint32_t)0x00000004)        </span>
<a name="l02951"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">02951</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((uint32_t)0x00000008)        </span>
<a name="l02952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">02952</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((uint32_t)0x00000010)        </span>
<a name="l02953"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">02953</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((uint32_t)0x00000020)        </span>
<a name="l02954"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">02954</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((uint32_t)0x00000040)        </span>
<a name="l02955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">02955</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((uint32_t)0x00000080)        </span>
<a name="l02956"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">02956</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((uint32_t)0x00000100)        </span>
<a name="l02957"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">02957</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((uint32_t)0x00000200)        </span>
<a name="l02958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">02958</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((uint32_t)0x00000400)        </span>
<a name="l02959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">02959</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((uint32_t)0x00000800)        </span>
<a name="l02960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">02960</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((uint32_t)0x00001000)        </span>
<a name="l02961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">02961</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((uint32_t)0x00002000)        </span>
<a name="l02962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">02962</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((uint32_t)0x00004000)        </span>
<a name="l02963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">02963</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((uint32_t)0x00008000)        </span>
<a name="l02964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">02964</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((uint32_t)0x00010000)        </span>
<a name="l02965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">02965</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((uint32_t)0x00020000)        </span>
<a name="l02966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">02966</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((uint32_t)0x00040000)        </span>
<a name="l02967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">02967</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((uint32_t)0x00080000)        </span>
<a name="l02968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">02968</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((uint32_t)0x00100000)        </span>
<a name="l02969"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">02969</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((uint32_t)0x00200000)        </span>
<a name="l02970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">02970</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((uint32_t)0x00400000)        </span>
<a name="l02971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">02971</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((uint32_t)0x00800000)        </span>
<a name="l02972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">02972</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((uint32_t)0x01000000)        </span>
<a name="l02973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">02973</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((uint32_t)0x02000000)        </span>
<a name="l02974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">02974</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((uint32_t)0x04000000)        </span>
<a name="l02975"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">02975</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((uint32_t)0x08000000)        </span>
<a name="l02976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">02976</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((uint32_t)0x10000000)        </span>
<a name="l02977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">02977</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((uint32_t)0x20000000)        </span>
<a name="l02978"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">02978</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((uint32_t)0x40000000)        </span>
<a name="l02979"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">02979</a> <span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((uint32_t)0x80000000)        </span>
<a name="l02981"></a>02981 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span>
<a name="l02982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">02982</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l02983"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">02983</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((uint32_t)0x00000001)        </span>
<a name="l02984"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">02984</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((uint32_t)0x00000002)        </span>
<a name="l02985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">02985</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((uint32_t)0x00000004)        </span>
<a name="l02986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">02986</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((uint32_t)0x00000008)        </span>
<a name="l02987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">02987</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((uint32_t)0x00000010)        </span>
<a name="l02988"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">02988</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((uint32_t)0x00000020)        </span>
<a name="l02989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">02989</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((uint32_t)0x00000040)        </span>
<a name="l02990"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">02990</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((uint32_t)0x00000080)        </span>
<a name="l02991"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">02991</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((uint32_t)0x00000100)        </span>
<a name="l02992"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">02992</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((uint32_t)0x00000200)        </span>
<a name="l02993"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">02993</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((uint32_t)0x00000400)        </span>
<a name="l02994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">02994</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((uint32_t)0x00000800)        </span>
<a name="l02995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">02995</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((uint32_t)0x00001000)        </span>
<a name="l02996"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">02996</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((uint32_t)0x00002000)        </span>
<a name="l02997"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">02997</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((uint32_t)0x00004000)        </span>
<a name="l02998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">02998</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((uint32_t)0x00008000)        </span>
<a name="l02999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">02999</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((uint32_t)0x00010000)        </span>
<a name="l03000"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">03000</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((uint32_t)0x00020000)        </span>
<a name="l03001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">03001</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((uint32_t)0x00040000)        </span>
<a name="l03002"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">03002</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((uint32_t)0x00080000)        </span>
<a name="l03003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">03003</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((uint32_t)0x00100000)        </span>
<a name="l03004"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">03004</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((uint32_t)0x00200000)        </span>
<a name="l03005"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">03005</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((uint32_t)0x00400000)        </span>
<a name="l03006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">03006</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((uint32_t)0x00800000)        </span>
<a name="l03007"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">03007</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((uint32_t)0x01000000)        </span>
<a name="l03008"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">03008</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((uint32_t)0x02000000)        </span>
<a name="l03009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">03009</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((uint32_t)0x04000000)        </span>
<a name="l03010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">03010</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((uint32_t)0x08000000)        </span>
<a name="l03011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">03011</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((uint32_t)0x10000000)        </span>
<a name="l03012"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">03012</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((uint32_t)0x20000000)        </span>
<a name="l03013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">03013</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((uint32_t)0x40000000)        </span>
<a name="l03014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">03014</a> <span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((uint32_t)0x80000000)        </span>
<a name="l03016"></a>03016 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span>
<a name="l03017"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">03017</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03018"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">03018</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((uint32_t)0x00000001)        </span>
<a name="l03019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">03019</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((uint32_t)0x00000002)        </span>
<a name="l03020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">03020</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((uint32_t)0x00000004)        </span>
<a name="l03021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">03021</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((uint32_t)0x00000008)        </span>
<a name="l03022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">03022</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((uint32_t)0x00000010)        </span>
<a name="l03023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">03023</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((uint32_t)0x00000020)        </span>
<a name="l03024"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">03024</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((uint32_t)0x00000040)        </span>
<a name="l03025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">03025</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((uint32_t)0x00000080)        </span>
<a name="l03026"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">03026</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((uint32_t)0x00000100)        </span>
<a name="l03027"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">03027</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((uint32_t)0x00000200)        </span>
<a name="l03028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">03028</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((uint32_t)0x00000400)        </span>
<a name="l03029"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">03029</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((uint32_t)0x00000800)        </span>
<a name="l03030"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">03030</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((uint32_t)0x00001000)        </span>
<a name="l03031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">03031</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((uint32_t)0x00002000)        </span>
<a name="l03032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">03032</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((uint32_t)0x00004000)        </span>
<a name="l03033"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">03033</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((uint32_t)0x00008000)        </span>
<a name="l03034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">03034</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((uint32_t)0x00010000)        </span>
<a name="l03035"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">03035</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((uint32_t)0x00020000)        </span>
<a name="l03036"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">03036</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((uint32_t)0x00040000)        </span>
<a name="l03037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">03037</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((uint32_t)0x00080000)        </span>
<a name="l03038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">03038</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((uint32_t)0x00100000)        </span>
<a name="l03039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">03039</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((uint32_t)0x00200000)        </span>
<a name="l03040"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">03040</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((uint32_t)0x00400000)        </span>
<a name="l03041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">03041</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((uint32_t)0x00800000)        </span>
<a name="l03042"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">03042</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((uint32_t)0x01000000)        </span>
<a name="l03043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">03043</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((uint32_t)0x02000000)        </span>
<a name="l03044"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">03044</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((uint32_t)0x04000000)        </span>
<a name="l03045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">03045</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((uint32_t)0x08000000)        </span>
<a name="l03046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">03046</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((uint32_t)0x10000000)        </span>
<a name="l03047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">03047</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((uint32_t)0x20000000)        </span>
<a name="l03048"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">03048</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((uint32_t)0x40000000)        </span>
<a name="l03049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">03049</a> <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((uint32_t)0x80000000)        </span>
<a name="l03051"></a>03051 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span>
<a name="l03052"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">03052</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">03053</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((uint32_t)0x00000001)        </span>
<a name="l03054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">03054</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((uint32_t)0x00000002)        </span>
<a name="l03055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">03055</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((uint32_t)0x00000004)        </span>
<a name="l03056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">03056</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((uint32_t)0x00000008)        </span>
<a name="l03057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">03057</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((uint32_t)0x00000010)        </span>
<a name="l03058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">03058</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((uint32_t)0x00000020)        </span>
<a name="l03059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">03059</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((uint32_t)0x00000040)        </span>
<a name="l03060"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">03060</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((uint32_t)0x00000080)        </span>
<a name="l03061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">03061</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((uint32_t)0x00000100)        </span>
<a name="l03062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">03062</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((uint32_t)0x00000200)        </span>
<a name="l03063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">03063</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((uint32_t)0x00000400)        </span>
<a name="l03064"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">03064</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((uint32_t)0x00000800)        </span>
<a name="l03065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">03065</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((uint32_t)0x00001000)        </span>
<a name="l03066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">03066</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((uint32_t)0x00002000)        </span>
<a name="l03067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">03067</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((uint32_t)0x00004000)        </span>
<a name="l03068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">03068</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((uint32_t)0x00008000)        </span>
<a name="l03069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">03069</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((uint32_t)0x00010000)        </span>
<a name="l03070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">03070</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((uint32_t)0x00020000)        </span>
<a name="l03071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">03071</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((uint32_t)0x00040000)        </span>
<a name="l03072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">03072</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((uint32_t)0x00080000)        </span>
<a name="l03073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">03073</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((uint32_t)0x00100000)        </span>
<a name="l03074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">03074</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((uint32_t)0x00200000)        </span>
<a name="l03075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">03075</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((uint32_t)0x00400000)        </span>
<a name="l03076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">03076</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((uint32_t)0x00800000)        </span>
<a name="l03077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">03077</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((uint32_t)0x01000000)        </span>
<a name="l03078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">03078</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((uint32_t)0x02000000)        </span>
<a name="l03079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">03079</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((uint32_t)0x04000000)        </span>
<a name="l03080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">03080</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((uint32_t)0x08000000)        </span>
<a name="l03081"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">03081</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((uint32_t)0x10000000)        </span>
<a name="l03082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">03082</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((uint32_t)0x20000000)        </span>
<a name="l03083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">03083</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((uint32_t)0x40000000)        </span>
<a name="l03084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">03084</a> <span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((uint32_t)0x80000000)        </span>
<a name="l03086"></a>03086 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span>
<a name="l03087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">03087</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((uint32_t)0x000000FF)        </span>
<a name="l03088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">03088</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((uint32_t)0x0000FF00)        </span>
<a name="l03089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">03089</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((uint32_t)0x00FF0000)        </span>
<a name="l03090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">03090</a> <span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((uint32_t)0xFF000000)        </span>
<a name="l03092"></a>03092 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span>
<a name="l03093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">03093</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((uint32_t)0x000000FF)        </span>
<a name="l03094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">03094</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((uint32_t)0x0000FF00)        </span>
<a name="l03095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">03095</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((uint32_t)0x00FF0000)        </span>
<a name="l03096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">03096</a> <span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((uint32_t)0xFF000000)        </span>
<a name="l03098"></a>03098 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span>
<a name="l03099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">03099</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((uint32_t)0x000000FF)        </span>
<a name="l03100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">03100</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((uint32_t)0x0000FF00)        </span>
<a name="l03101"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">03101</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((uint32_t)0x00FF0000)        </span>
<a name="l03102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">03102</a> <span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((uint32_t)0xFF000000)        </span>
<a name="l03104"></a>03104 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span>
<a name="l03105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">03105</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((uint32_t)0x000000FF)        </span>
<a name="l03106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">03106</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((uint32_t)0x0000FF00)        </span>
<a name="l03107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">03107</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((uint32_t)0x00FF0000)        </span>
<a name="l03108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">03108</a> <span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((uint32_t)0xFF000000)        </span>
<a name="l03110"></a>03110 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span>
<a name="l03111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">03111</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((uint32_t)0x000000FF)        </span>
<a name="l03112"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">03112</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((uint32_t)0x0000FF00)        </span>
<a name="l03113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">03113</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((uint32_t)0x00FF0000)        </span>
<a name="l03114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">03114</a> <span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((uint32_t)0xFF000000)        </span>
<a name="l03116"></a>03116 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span>
<a name="l03117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">03117</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((uint32_t)0x000000FF)        </span>
<a name="l03118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">03118</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((uint32_t)0x0000FF00)        </span>
<a name="l03119"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">03119</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((uint32_t)0x00FF0000)        </span>
<a name="l03120"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">03120</a> <span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((uint32_t)0xFF000000)        </span>
<a name="l03122"></a>03122 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span>
<a name="l03123"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">03123</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((uint32_t)0x000000FF)        </span>
<a name="l03124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">03124</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((uint32_t)0x0000FF00)        </span>
<a name="l03125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">03125</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((uint32_t)0x00FF0000)        </span>
<a name="l03126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">03126</a> <span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((uint32_t)0xFF000000)        </span>
<a name="l03128"></a>03128 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span>
<a name="l03129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">03129</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((uint32_t)0x000000FF)        </span>
<a name="l03130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">03130</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((uint32_t)0x0000FF00)        </span>
<a name="l03131"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">03131</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((uint32_t)0x00FF0000)        </span>
<a name="l03132"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">03132</a> <span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((uint32_t)0xFF000000)        </span>
<a name="l03134"></a>03134 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span>
<a name="l03135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">03135</a> <span class="preprocessor">#define  SCB_CPUID_REVISION                  ((uint32_t)0x0000000F)        </span>
<a name="l03136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">03136</a> <span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((uint32_t)0x0000FFF0)        </span>
<a name="l03137"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">03137</a> <span class="preprocessor">#define  SCB_CPUID_Constant                  ((uint32_t)0x000F0000)        </span>
<a name="l03138"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">03138</a> <span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((uint32_t)0x00F00000)        </span>
<a name="l03139"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">03139</a> <span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((uint32_t)0xFF000000)        </span>
<a name="l03141"></a>03141 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span>
<a name="l03142"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">03142</a> <span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((uint32_t)0x000001FF)        </span>
<a name="l03143"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">03143</a> <span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((uint32_t)0x00000800)        </span>
<a name="l03144"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">03144</a> <span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((uint32_t)0x003FF000)        </span>
<a name="l03145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">03145</a> <span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((uint32_t)0x00400000)        </span>
<a name="l03146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">03146</a> <span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((uint32_t)0x00800000)        </span>
<a name="l03147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">03147</a> <span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((uint32_t)0x02000000)        </span>
<a name="l03148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">03148</a> <span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((uint32_t)0x04000000)        </span>
<a name="l03149"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">03149</a> <span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((uint32_t)0x08000000)        </span>
<a name="l03150"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">03150</a> <span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((uint32_t)0x10000000)        </span>
<a name="l03151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">03151</a> <span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((uint32_t)0x80000000)        </span>
<a name="l03153"></a>03153 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span>
<a name="l03154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">03154</a> <span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((uint32_t)0x1FFFFF80)        </span>
<a name="l03155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">03155</a> <span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((uint32_t)0x20000000)        </span>
<a name="l03158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">03158</a> <span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((uint32_t)0x00000001)        </span>
<a name="l03159"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">03159</a> <span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((uint32_t)0x00000002)        </span>
<a name="l03160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">03160</a> <span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((uint32_t)0x00000004)        </span>
<a name="l03162"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">03162</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((uint32_t)0x00000700)        </span>
<a name="l03163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">03163</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((uint32_t)0x00000100)        </span>
<a name="l03164"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">03164</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((uint32_t)0x00000200)        </span>
<a name="l03165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">03165</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((uint32_t)0x00000400)        </span>
<a name="l03167"></a>03167 <span class="preprocessor"></span><span class="comment">/* prority group configuration */</span>
<a name="l03168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">03168</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((uint32_t)0x00000000)        </span>
<a name="l03169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">03169</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((uint32_t)0x00000100)        </span>
<a name="l03170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">03170</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((uint32_t)0x00000200)        </span>
<a name="l03171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">03171</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((uint32_t)0x00000300)        </span>
<a name="l03172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">03172</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((uint32_t)0x00000400)        </span>
<a name="l03173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">03173</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((uint32_t)0x00000500)        </span>
<a name="l03174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">03174</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((uint32_t)0x00000600)        </span>
<a name="l03175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">03175</a> <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((uint32_t)0x00000700)        </span>
<a name="l03177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">03177</a> <span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((uint32_t)0x00008000)        </span>
<a name="l03178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">03178</a> <span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((uint32_t)0xFFFF0000)        </span>
<a name="l03180"></a>03180 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span>
<a name="l03181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">03181</a> <span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((uint8_t)0x02)               </span>
<a name="l03182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">03182</a> <span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((uint8_t)0x04)               </span>
<a name="l03183"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">03183</a> <span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((uint8_t)0x10)               </span>
<a name="l03185"></a>03185 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span>
<a name="l03186"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">03186</a> <span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((uint16_t)0x0001)            </span>
<a name="l03187"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">03187</a> <span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((uint16_t)0x0002)            </span>
<a name="l03188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">03188</a> <span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((uint16_t)0x0008)            </span>
<a name="l03189"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">03189</a> <span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((uint16_t)0x0010)            </span>
<a name="l03190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">03190</a> <span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((uint16_t)0x0100)            </span>
<a name="l03191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">03191</a> <span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((uint16_t)0x0200)            </span>
<a name="l03193"></a>03193 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span>
<a name="l03194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">03194</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((uint32_t)0x000000FF)        </span>
<a name="l03195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">03195</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((uint32_t)0x0000FF00)        </span>
<a name="l03196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">03196</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((uint32_t)0x00FF0000)        </span>
<a name="l03197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">03197</a> <span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((uint32_t)0xFF000000)        </span>
<a name="l03199"></a>03199 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span>
<a name="l03200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">03200</a> <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((uint32_t)0x00000001)        </span>
<a name="l03201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">03201</a> <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((uint32_t)0x00000002)        </span>
<a name="l03202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">03202</a> <span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((uint32_t)0x00000008)        </span>
<a name="l03203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">03203</a> <span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((uint32_t)0x00000080)        </span>
<a name="l03204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">03204</a> <span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((uint32_t)0x00000100)        </span>
<a name="l03205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">03205</a> <span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((uint32_t)0x00000400)        </span>
<a name="l03206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">03206</a> <span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((uint32_t)0x00000800)        </span>
<a name="l03207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">03207</a> <span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((uint32_t)0x00001000)        </span>
<a name="l03208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">03208</a> <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((uint32_t)0x00002000)        </span>
<a name="l03209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">03209</a> <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((uint32_t)0x00004000)        </span>
<a name="l03210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">03210</a> <span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((uint32_t)0x00008000)        </span>
<a name="l03211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">03211</a> <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((uint32_t)0x00010000)        </span>
<a name="l03212"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">03212</a> <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((uint32_t)0x00020000)        </span>
<a name="l03213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">03213</a> <span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((uint32_t)0x00040000)        </span>
<a name="l03215"></a>03215 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span>
<a name="l03216"></a>03216 
<a name="l03217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">03217</a> <span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((uint32_t)0x00000001)        </span>
<a name="l03218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">03218</a> <span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((uint32_t)0x00000002)        </span>
<a name="l03219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">03219</a> <span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((uint32_t)0x00000008)        </span>
<a name="l03220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">03220</a> <span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((uint32_t)0x00000010)        </span>
<a name="l03221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">03221</a> <span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((uint32_t)0x00000080)        </span>
<a name="l03223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">03223</a> <span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((uint32_t)0x00000100)        </span>
<a name="l03224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">03224</a> <span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((uint32_t)0x00000200)        </span>
<a name="l03225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">03225</a> <span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((uint32_t)0x00000400)        </span>
<a name="l03226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">03226</a> <span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((uint32_t)0x00000800)        </span>
<a name="l03227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">03227</a> <span class="preprocessor">#define  SCB_CFSR_STKERR                     ((uint32_t)0x00001000)        </span>
<a name="l03228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">03228</a> <span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((uint32_t)0x00008000)        </span>
<a name="l03230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">03230</a> <span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((uint32_t)0x00010000)        </span>
<a name="l03231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">03231</a> <span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((uint32_t)0x00020000)        </span>
<a name="l03232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">03232</a> <span class="preprocessor">#define  SCB_CFSR_INVPC                      ((uint32_t)0x00040000)        </span>
<a name="l03233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">03233</a> <span class="preprocessor">#define  SCB_CFSR_NOCP                       ((uint32_t)0x00080000)        </span>
<a name="l03234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">03234</a> <span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((uint32_t)0x01000000)        </span>
<a name="l03235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">03235</a> <span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((uint32_t)0x02000000)        </span>
<a name="l03237"></a>03237 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span>
<a name="l03238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">03238</a> <span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((uint32_t)0x00000002)        </span>
<a name="l03239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">03239</a> <span class="preprocessor">#define  SCB_HFSR_FORCED                     ((uint32_t)0x40000000)        </span>
<a name="l03240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">03240</a> <span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((uint32_t)0x80000000)        </span>
<a name="l03242"></a>03242 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span>
<a name="l03243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">03243</a> <span class="preprocessor">#define  SCB_DFSR_HALTED                     ((uint8_t)0x01)               </span>
<a name="l03244"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">03244</a> <span class="preprocessor">#define  SCB_DFSR_BKPT                       ((uint8_t)0x02)               </span>
<a name="l03245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">03245</a> <span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((uint8_t)0x04)               </span>
<a name="l03246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">03246</a> <span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((uint8_t)0x08)               </span>
<a name="l03247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">03247</a> <span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((uint8_t)0x10)               </span>
<a name="l03249"></a>03249 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span>
<a name="l03250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">03250</a> <span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03252"></a>03252 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span>
<a name="l03253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">03253</a> <span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03255"></a>03255 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span>
<a name="l03256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">03256</a> <span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03258"></a>03258 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03259"></a>03259 <span class="comment">/*                                                                            */</span>
<a name="l03260"></a>03260 <span class="comment">/*                    External Interrupt/Event Controller                     */</span>
<a name="l03261"></a>03261 <span class="comment">/*                                                                            */</span>
<a name="l03262"></a>03262 <span class="comment">/******************************************************************************/</span>
<a name="l03263"></a>03263 
<a name="l03264"></a>03264 <span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span>
<a name="l03265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">03265</a> <span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span>
<a name="l03266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">03266</a> <span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span>
<a name="l03267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">03267</a> <span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span>
<a name="l03268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">03268</a> <span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span>
<a name="l03269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">03269</a> <span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span>
<a name="l03270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">03270</a> <span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span>
<a name="l03271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">03271</a> <span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span>
<a name="l03272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">03272</a> <span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span>
<a name="l03273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">03273</a> <span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span>
<a name="l03274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">03274</a> <span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span>
<a name="l03275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">03275</a> <span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span>
<a name="l03276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">03276</a> <span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span>
<a name="l03277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">03277</a> <span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span>
<a name="l03278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">03278</a> <span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span>
<a name="l03279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">03279</a> <span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span>
<a name="l03280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">03280</a> <span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span>
<a name="l03281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">03281</a> <span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span>
<a name="l03282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">03282</a> <span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span>
<a name="l03283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">03283</a> <span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span>
<a name="l03284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">03284</a> <span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span>
<a name="l03286"></a>03286 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span>
<a name="l03287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">03287</a> <span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span>
<a name="l03288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">03288</a> <span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span>
<a name="l03289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">03289</a> <span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span>
<a name="l03290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">03290</a> <span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span>
<a name="l03291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">03291</a> <span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span>
<a name="l03292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">03292</a> <span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span>
<a name="l03293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">03293</a> <span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span>
<a name="l03294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">03294</a> <span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span>
<a name="l03295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">03295</a> <span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span>
<a name="l03296"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">03296</a> <span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span>
<a name="l03297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">03297</a> <span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span>
<a name="l03298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">03298</a> <span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span>
<a name="l03299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">03299</a> <span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span>
<a name="l03300"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">03300</a> <span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span>
<a name="l03301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">03301</a> <span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span>
<a name="l03302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">03302</a> <span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span>
<a name="l03303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">03303</a> <span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span>
<a name="l03304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">03304</a> <span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span>
<a name="l03305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">03305</a> <span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span>
<a name="l03306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">03306</a> <span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span>
<a name="l03308"></a>03308 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span>
<a name="l03309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">03309</a> <span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span>
<a name="l03310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">03310</a> <span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span>
<a name="l03311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">03311</a> <span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span>
<a name="l03312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">03312</a> <span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span>
<a name="l03313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">03313</a> <span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span>
<a name="l03314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">03314</a> <span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span>
<a name="l03315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">03315</a> <span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span>
<a name="l03316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">03316</a> <span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span>
<a name="l03317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">03317</a> <span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span>
<a name="l03318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">03318</a> <span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span>
<a name="l03319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">03319</a> <span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span>
<a name="l03320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">03320</a> <span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span>
<a name="l03321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">03321</a> <span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span>
<a name="l03322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">03322</a> <span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span>
<a name="l03323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">03323</a> <span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span>
<a name="l03324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">03324</a> <span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span>
<a name="l03325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">03325</a> <span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span>
<a name="l03326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">03326</a> <span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span>
<a name="l03327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">03327</a> <span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span>
<a name="l03328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">03328</a> <span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span>
<a name="l03330"></a>03330 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span>
<a name="l03331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">03331</a> <span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span>
<a name="l03332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">03332</a> <span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span>
<a name="l03333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">03333</a> <span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span>
<a name="l03334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">03334</a> <span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span>
<a name="l03335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">03335</a> <span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span>
<a name="l03336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">03336</a> <span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span>
<a name="l03337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">03337</a> <span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span>
<a name="l03338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">03338</a> <span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span>
<a name="l03339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">03339</a> <span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span>
<a name="l03340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">03340</a> <span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span>
<a name="l03341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">03341</a> <span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span>
<a name="l03342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">03342</a> <span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span>
<a name="l03343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">03343</a> <span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span>
<a name="l03344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">03344</a> <span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span>
<a name="l03345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">03345</a> <span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span>
<a name="l03346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">03346</a> <span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span>
<a name="l03347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">03347</a> <span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span>
<a name="l03348"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">03348</a> <span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span>
<a name="l03349"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">03349</a> <span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span>
<a name="l03350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">03350</a> <span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span>
<a name="l03352"></a>03352 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span>
<a name="l03353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">03353</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span>
<a name="l03354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">03354</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span>
<a name="l03355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">03355</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span>
<a name="l03356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">03356</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span>
<a name="l03357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">03357</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span>
<a name="l03358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">03358</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span>
<a name="l03359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">03359</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span>
<a name="l03360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">03360</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span>
<a name="l03361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">03361</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span>
<a name="l03362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">03362</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span>
<a name="l03363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">03363</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span>
<a name="l03364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">03364</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span>
<a name="l03365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">03365</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span>
<a name="l03366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">03366</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span>
<a name="l03367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">03367</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span>
<a name="l03368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">03368</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span>
<a name="l03369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">03369</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span>
<a name="l03370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">03370</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span>
<a name="l03371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">03371</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span>
<a name="l03372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">03372</a> <span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span>
<a name="l03374"></a>03374 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span>
<a name="l03375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">03375</a> <span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span>
<a name="l03376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">03376</a> <span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span>
<a name="l03377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">03377</a> <span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span>
<a name="l03378"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">03378</a> <span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span>
<a name="l03379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">03379</a> <span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span>
<a name="l03380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">03380</a> <span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span>
<a name="l03381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">03381</a> <span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span>
<a name="l03382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">03382</a> <span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span>
<a name="l03383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">03383</a> <span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span>
<a name="l03384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">03384</a> <span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span>
<a name="l03385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">03385</a> <span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span>
<a name="l03386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">03386</a> <span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span>
<a name="l03387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">03387</a> <span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span>
<a name="l03388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">03388</a> <span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span>
<a name="l03389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">03389</a> <span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span>
<a name="l03390"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">03390</a> <span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span>
<a name="l03391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">03391</a> <span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span>
<a name="l03392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">03392</a> <span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span>
<a name="l03393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">03393</a> <span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span>
<a name="l03394"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">03394</a> <span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span>
<a name="l03396"></a>03396 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03397"></a>03397 <span class="comment">/*                                                                            */</span>
<a name="l03398"></a>03398 <span class="comment">/*                             DMA Controller                                 */</span>
<a name="l03399"></a>03399 <span class="comment">/*                                                                            */</span>
<a name="l03400"></a>03400 <span class="comment">/******************************************************************************/</span>
<a name="l03401"></a>03401 
<a name="l03402"></a>03402 <span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span>
<a name="l03403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">03403</a> <span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span>
<a name="l03404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">03404</a> <span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span>
<a name="l03405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">03405</a> <span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span>
<a name="l03406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">03406</a> <span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span>
<a name="l03407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">03407</a> <span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span>
<a name="l03408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">03408</a> <span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span>
<a name="l03409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">03409</a> <span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span>
<a name="l03410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">03410</a> <span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span>
<a name="l03411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">03411</a> <span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span>
<a name="l03412"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">03412</a> <span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span>
<a name="l03413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">03413</a> <span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span>
<a name="l03414"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">03414</a> <span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span>
<a name="l03415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">03415</a> <span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span>
<a name="l03416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">03416</a> <span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span>
<a name="l03417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">03417</a> <span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span>
<a name="l03418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">03418</a> <span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span>
<a name="l03419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">03419</a> <span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span>
<a name="l03420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">03420</a> <span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span>
<a name="l03421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">03421</a> <span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span>
<a name="l03422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">03422</a> <span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span>
<a name="l03423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">03423</a> <span class="preprocessor">#define  DMA_ISR_GIF6                        ((uint32_t)0x00100000)        </span>
<a name="l03424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">03424</a> <span class="preprocessor">#define  DMA_ISR_TCIF6                       ((uint32_t)0x00200000)        </span>
<a name="l03425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">03425</a> <span class="preprocessor">#define  DMA_ISR_HTIF6                       ((uint32_t)0x00400000)        </span>
<a name="l03426"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">03426</a> <span class="preprocessor">#define  DMA_ISR_TEIF6                       ((uint32_t)0x00800000)        </span>
<a name="l03427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">03427</a> <span class="preprocessor">#define  DMA_ISR_GIF7                        ((uint32_t)0x01000000)        </span>
<a name="l03428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">03428</a> <span class="preprocessor">#define  DMA_ISR_TCIF7                       ((uint32_t)0x02000000)        </span>
<a name="l03429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">03429</a> <span class="preprocessor">#define  DMA_ISR_HTIF7                       ((uint32_t)0x04000000)        </span>
<a name="l03430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">03430</a> <span class="preprocessor">#define  DMA_ISR_TEIF7                       ((uint32_t)0x08000000)        </span>
<a name="l03432"></a>03432 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span>
<a name="l03433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">03433</a> <span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span>
<a name="l03434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">03434</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span>
<a name="l03435"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">03435</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span>
<a name="l03436"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">03436</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span>
<a name="l03437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">03437</a> <span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span>
<a name="l03438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">03438</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span>
<a name="l03439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">03439</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span>
<a name="l03440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">03440</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span>
<a name="l03441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">03441</a> <span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span>
<a name="l03442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">03442</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span>
<a name="l03443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">03443</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span>
<a name="l03444"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">03444</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span>
<a name="l03445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">03445</a> <span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span>
<a name="l03446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">03446</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span>
<a name="l03447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">03447</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span>
<a name="l03448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">03448</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span>
<a name="l03449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">03449</a> <span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span>
<a name="l03450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">03450</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span>
<a name="l03451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">03451</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span>
<a name="l03452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">03452</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span>
<a name="l03453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">03453</a> <span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((uint32_t)0x00100000)        </span>
<a name="l03454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">03454</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((uint32_t)0x00200000)        </span>
<a name="l03455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">03455</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((uint32_t)0x00400000)        </span>
<a name="l03456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">03456</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((uint32_t)0x00800000)        </span>
<a name="l03457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">03457</a> <span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((uint32_t)0x01000000)        </span>
<a name="l03458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">03458</a> <span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((uint32_t)0x02000000)        </span>
<a name="l03459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">03459</a> <span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((uint32_t)0x04000000)        </span>
<a name="l03460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">03460</a> <span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((uint32_t)0x08000000)        </span>
<a name="l03462"></a>03462 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR1 register  *******************/</span>
<a name="l03463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9">03463</a> <span class="preprocessor">#define  DMA_CCR1_EN                         ((uint16_t)0x0001)            </span>
<a name="l03464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c">03464</a> <span class="preprocessor">#define  DMA_CCR1_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9">03465</a> <span class="preprocessor">#define  DMA_CCR1_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262">03466</a> <span class="preprocessor">#define  DMA_CCR1_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4">03467</a> <span class="preprocessor">#define  DMA_CCR1_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53">03468</a> <span class="preprocessor">#define  DMA_CCR1_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995">03469</a> <span class="preprocessor">#define  DMA_CCR1_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882">03470</a> <span class="preprocessor">#define  DMA_CCR1_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768">03472</a> <span class="preprocessor">#define  DMA_CCR1_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l03473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06">03473</a> <span class="preprocessor">#define  DMA_CCR1_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707">03474</a> <span class="preprocessor">#define  DMA_CCR1_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f">03476</a> <span class="preprocessor">#define  DMA_CCR1_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc">03477</a> <span class="preprocessor">#define  DMA_CCR1_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb">03478</a> <span class="preprocessor">#define  DMA_CCR1_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358">03480</a> <span class="preprocessor">#define  DMA_CCR1_PL                         ((uint16_t)0x3000)            </span>
<a name="l03481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70">03481</a> <span class="preprocessor">#define  DMA_CCR1_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375">03482</a> <span class="preprocessor">#define  DMA_CCR1_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8">03484</a> <span class="preprocessor">#define  DMA_CCR1_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03486"></a>03486 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR2 register  *******************/</span>
<a name="l03487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47">03487</a> <span class="preprocessor">#define  DMA_CCR2_EN                         ((uint16_t)0x0001)            </span>
<a name="l03488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17">03488</a> <span class="preprocessor">#define  DMA_CCR2_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1">03489</a> <span class="preprocessor">#define  DMA_CCR2_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005">03490</a> <span class="preprocessor">#define  DMA_CCR2_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3">03491</a> <span class="preprocessor">#define  DMA_CCR2_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043">03492</a> <span class="preprocessor">#define  DMA_CCR2_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34">03493</a> <span class="preprocessor">#define  DMA_CCR2_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb">03494</a> <span class="preprocessor">#define  DMA_CCR2_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487">03496</a> <span class="preprocessor">#define  DMA_CCR2_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l03497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5">03497</a> <span class="preprocessor">#define  DMA_CCR2_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4">03498</a> <span class="preprocessor">#define  DMA_CCR2_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a">03500</a> <span class="preprocessor">#define  DMA_CCR2_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930">03501</a> <span class="preprocessor">#define  DMA_CCR2_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984">03502</a> <span class="preprocessor">#define  DMA_CCR2_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87">03504</a> <span class="preprocessor">#define  DMA_CCR2_PL                         ((uint16_t)0x3000)            </span>
<a name="l03505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd">03505</a> <span class="preprocessor">#define  DMA_CCR2_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116">03506</a> <span class="preprocessor">#define  DMA_CCR2_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8">03508</a> <span class="preprocessor">#define  DMA_CCR2_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03510"></a>03510 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR3 register  *******************/</span>
<a name="l03511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f">03511</a> <span class="preprocessor">#define  DMA_CCR3_EN                         ((uint16_t)0x0001)            </span>
<a name="l03512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c">03512</a> <span class="preprocessor">#define  DMA_CCR3_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b">03513</a> <span class="preprocessor">#define  DMA_CCR3_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d">03514</a> <span class="preprocessor">#define  DMA_CCR3_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7">03515</a> <span class="preprocessor">#define  DMA_CCR3_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499">03516</a> <span class="preprocessor">#define  DMA_CCR3_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64">03517</a> <span class="preprocessor">#define  DMA_CCR3_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708">03518</a> <span class="preprocessor">#define  DMA_CCR3_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855">03520</a> <span class="preprocessor">#define  DMA_CCR3_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l03521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee">03521</a> <span class="preprocessor">#define  DMA_CCR3_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9">03522</a> <span class="preprocessor">#define  DMA_CCR3_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635">03524</a> <span class="preprocessor">#define  DMA_CCR3_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03525"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203">03525</a> <span class="preprocessor">#define  DMA_CCR3_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca">03526</a> <span class="preprocessor">#define  DMA_CCR3_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f">03528</a> <span class="preprocessor">#define  DMA_CCR3_PL                         ((uint16_t)0x3000)            </span>
<a name="l03529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd">03529</a> <span class="preprocessor">#define  DMA_CCR3_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a">03530</a> <span class="preprocessor">#define  DMA_CCR3_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8">03532</a> <span class="preprocessor">#define  DMA_CCR3_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271">03535</a> <span class="preprocessor">#define  DMA_CCR4_EN                         ((uint16_t)0x0001)            </span>
<a name="l03536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a">03536</a> <span class="preprocessor">#define  DMA_CCR4_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03537"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67">03537</a> <span class="preprocessor">#define  DMA_CCR4_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b">03538</a> <span class="preprocessor">#define  DMA_CCR4_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72">03539</a> <span class="preprocessor">#define  DMA_CCR4_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03540"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb">03540</a> <span class="preprocessor">#define  DMA_CCR4_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b">03541</a> <span class="preprocessor">#define  DMA_CCR4_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03542"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b">03542</a> <span class="preprocessor">#define  DMA_CCR4_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992">03544</a> <span class="preprocessor">#define  DMA_CCR4_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l03545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1">03545</a> <span class="preprocessor">#define  DMA_CCR4_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d">03546</a> <span class="preprocessor">#define  DMA_CCR4_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9">03548</a> <span class="preprocessor">#define  DMA_CCR4_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51">03549</a> <span class="preprocessor">#define  DMA_CCR4_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7">03550</a> <span class="preprocessor">#define  DMA_CCR4_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0">03552</a> <span class="preprocessor">#define  DMA_CCR4_PL                         ((uint16_t)0x3000)            </span>
<a name="l03553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7">03553</a> <span class="preprocessor">#define  DMA_CCR4_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b">03554</a> <span class="preprocessor">#define  DMA_CCR4_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011">03556</a> <span class="preprocessor">#define  DMA_CCR4_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03558"></a>03558 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CCR5 register  *******************/</span>
<a name="l03559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037">03559</a> <span class="preprocessor">#define  DMA_CCR5_EN                         ((uint16_t)0x0001)            </span>
<a name="l03560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344">03560</a> <span class="preprocessor">#define  DMA_CCR5_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f">03561</a> <span class="preprocessor">#define  DMA_CCR5_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb">03562</a> <span class="preprocessor">#define  DMA_CCR5_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee">03563</a> <span class="preprocessor">#define  DMA_CCR5_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595">03564</a> <span class="preprocessor">#define  DMA_CCR5_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16">03565</a> <span class="preprocessor">#define  DMA_CCR5_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d">03566</a> <span class="preprocessor">#define  DMA_CCR5_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519">03568</a> <span class="preprocessor">#define  DMA_CCR5_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l03569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c">03569</a> <span class="preprocessor">#define  DMA_CCR5_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d">03570</a> <span class="preprocessor">#define  DMA_CCR5_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669">03572</a> <span class="preprocessor">#define  DMA_CCR5_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7">03573</a> <span class="preprocessor">#define  DMA_CCR5_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7">03574</a> <span class="preprocessor">#define  DMA_CCR5_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14">03576</a> <span class="preprocessor">#define  DMA_CCR5_PL                         ((uint16_t)0x3000)            </span>
<a name="l03577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e">03577</a> <span class="preprocessor">#define  DMA_CCR5_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c">03578</a> <span class="preprocessor">#define  DMA_CCR5_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4">03580</a> <span class="preprocessor">#define  DMA_CCR5_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03582"></a>03582 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR6 register  *******************/</span>
<a name="l03583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62">03583</a> <span class="preprocessor">#define  DMA_CCR6_EN                         ((uint16_t)0x0001)            </span>
<a name="l03584"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152">03584</a> <span class="preprocessor">#define  DMA_CCR6_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863">03585</a> <span class="preprocessor">#define  DMA_CCR6_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5">03586</a> <span class="preprocessor">#define  DMA_CCR6_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5">03587</a> <span class="preprocessor">#define  DMA_CCR6_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8">03588</a> <span class="preprocessor">#define  DMA_CCR6_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078">03589</a> <span class="preprocessor">#define  DMA_CCR6_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8">03590</a> <span class="preprocessor">#define  DMA_CCR6_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18">03592</a> <span class="preprocessor">#define  DMA_CCR6_PSIZE                      ((uint16_t)0x0300)            </span>
<a name="l03593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0">03593</a> <span class="preprocessor">#define  DMA_CCR6_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b">03594</a> <span class="preprocessor">#define  DMA_CCR6_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8">03596</a> <span class="preprocessor">#define  DMA_CCR6_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c">03597</a> <span class="preprocessor">#define  DMA_CCR6_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9">03598</a> <span class="preprocessor">#define  DMA_CCR6_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03600"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9">03600</a> <span class="preprocessor">#define  DMA_CCR6_PL                         ((uint16_t)0x3000)            </span>
<a name="l03601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7">03601</a> <span class="preprocessor">#define  DMA_CCR6_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab">03602</a> <span class="preprocessor">#define  DMA_CCR6_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7">03604</a> <span class="preprocessor">#define  DMA_CCR6_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03606"></a>03606 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR7 register  *******************/</span>
<a name="l03607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a">03607</a> <span class="preprocessor">#define  DMA_CCR7_EN                         ((uint16_t)0x0001)            </span>
<a name="l03608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64">03608</a> <span class="preprocessor">#define  DMA_CCR7_TCIE                       ((uint16_t)0x0002)            </span>
<a name="l03609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d">03609</a> <span class="preprocessor">#define  DMA_CCR7_HTIE                       ((uint16_t)0x0004)            </span>
<a name="l03610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9">03610</a> <span class="preprocessor">#define  DMA_CCR7_TEIE                       ((uint16_t)0x0008)            </span>
<a name="l03611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a">03611</a> <span class="preprocessor">#define  DMA_CCR7_DIR                        ((uint16_t)0x0010)            </span>
<a name="l03612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87">03612</a> <span class="preprocessor">#define  DMA_CCR7_CIRC                       ((uint16_t)0x0020)            </span>
<a name="l03613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf">03613</a> <span class="preprocessor">#define  DMA_CCR7_PINC                       ((uint16_t)0x0040)            </span>
<a name="l03614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d">03614</a> <span class="preprocessor">#define  DMA_CCR7_MINC                       ((uint16_t)0x0080)            </span>
<a name="l03616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16">03616</a> <span class="preprocessor">#define  DMA_CCR7_PSIZE            ,         ((uint16_t)0x0300)            </span>
<a name="l03617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18">03617</a> <span class="preprocessor">#define  DMA_CCR7_PSIZE_0                    ((uint16_t)0x0100)            </span>
<a name="l03618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556">03618</a> <span class="preprocessor">#define  DMA_CCR7_PSIZE_1                    ((uint16_t)0x0200)            </span>
<a name="l03620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b">03620</a> <span class="preprocessor">#define  DMA_CCR7_MSIZE                      ((uint16_t)0x0C00)            </span>
<a name="l03621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54">03621</a> <span class="preprocessor">#define  DMA_CCR7_MSIZE_0                    ((uint16_t)0x0400)            </span>
<a name="l03622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506">03622</a> <span class="preprocessor">#define  DMA_CCR7_MSIZE_1                    ((uint16_t)0x0800)            </span>
<a name="l03624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801">03624</a> <span class="preprocessor">#define  DMA_CCR7_PL                         ((uint16_t)0x3000)            </span>
<a name="l03625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769">03625</a> <span class="preprocessor">#define  DMA_CCR7_PL_0                       ((uint16_t)0x1000)            </span>
<a name="l03626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c">03626</a> <span class="preprocessor">#define  DMA_CCR7_PL_1                       ((uint16_t)0x2000)            </span>
<a name="l03628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948">03628</a> <span class="preprocessor">#define  DMA_CCR7_MEM2MEM                    ((uint16_t)0x4000)            </span>
<a name="l03630"></a>03630 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span>
<a name="l03631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139">03631</a> <span class="preprocessor">#define  DMA_CNDTR1_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03633"></a>03633 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span>
<a name="l03634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d">03634</a> <span class="preprocessor">#define  DMA_CNDTR2_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03636"></a>03636 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span>
<a name="l03637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61">03637</a> <span class="preprocessor">#define  DMA_CNDTR3_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03639"></a>03639 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span>
<a name="l03640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b">03640</a> <span class="preprocessor">#define  DMA_CNDTR4_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03642"></a>03642 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span>
<a name="l03643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6">03643</a> <span class="preprocessor">#define  DMA_CNDTR5_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03645"></a>03645 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span>
<a name="l03646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199">03646</a> <span class="preprocessor">#define  DMA_CNDTR6_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03648"></a>03648 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span>
<a name="l03649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a">03649</a> <span class="preprocessor">#define  DMA_CNDTR7_NDT                      ((uint16_t)0xFFFF)            </span>
<a name="l03651"></a>03651 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span>
<a name="l03652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e">03652</a> <span class="preprocessor">#define  DMA_CPAR1_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03654"></a>03654 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span>
<a name="l03655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22">03655</a> <span class="preprocessor">#define  DMA_CPAR2_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03657"></a>03657 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span>
<a name="l03658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245">03658</a> <span class="preprocessor">#define  DMA_CPAR3_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03661"></a>03661 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span>
<a name="l03662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff">03662</a> <span class="preprocessor">#define  DMA_CPAR4_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03664"></a>03664 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span>
<a name="l03665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94">03665</a> <span class="preprocessor">#define  DMA_CPAR5_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03667"></a>03667 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span>
<a name="l03668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee">03668</a> <span class="preprocessor">#define  DMA_CPAR6_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03671"></a>03671 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span>
<a name="l03672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26">03672</a> <span class="preprocessor">#define  DMA_CPAR7_PA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03674"></a>03674 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span>
<a name="l03675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19">03675</a> <span class="preprocessor">#define  DMA_CMAR1_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03677"></a>03677 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span>
<a name="l03678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e">03678</a> <span class="preprocessor">#define  DMA_CMAR2_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03680"></a>03680 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span>
<a name="l03681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285">03681</a> <span class="preprocessor">#define  DMA_CMAR3_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03684"></a>03684 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span>
<a name="l03685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6">03685</a> <span class="preprocessor">#define  DMA_CMAR4_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03687"></a>03687 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span>
<a name="l03688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c">03688</a> <span class="preprocessor">#define  DMA_CMAR5_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03690"></a>03690 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span>
<a name="l03691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad">03691</a> <span class="preprocessor">#define  DMA_CMAR6_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03693"></a>03693 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span>
<a name="l03694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a">03694</a> <span class="preprocessor">#define  DMA_CMAR7_MA                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l03696"></a>03696 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l03697"></a>03697 <span class="comment">/*                                                                            */</span>
<a name="l03698"></a>03698 <span class="comment">/*                        Analog to Digital Converter                         */</span>
<a name="l03699"></a>03699 <span class="comment">/*                                                                            */</span>
<a name="l03700"></a>03700 <span class="comment">/******************************************************************************/</span>
<a name="l03701"></a>03701 
<a name="l03702"></a>03702 <span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span>
<a name="l03703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">03703</a> <span class="preprocessor">#define  ADC_SR_AWD                          ((uint8_t)0x01)               </span>
<a name="l03704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">03704</a> <span class="preprocessor">#define  ADC_SR_EOC                          ((uint8_t)0x02)               </span>
<a name="l03705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">03705</a> <span class="preprocessor">#define  ADC_SR_JEOC                         ((uint8_t)0x04)               </span>
<a name="l03706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">03706</a> <span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint8_t)0x08)               </span>
<a name="l03707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">03707</a> <span class="preprocessor">#define  ADC_SR_STRT                         ((uint8_t)0x10)               </span>
<a name="l03709"></a>03709 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span>
<a name="l03710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">03710</a> <span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span>
<a name="l03711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">03711</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span>
<a name="l03712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">03712</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span>
<a name="l03713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">03713</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span>
<a name="l03714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">03714</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span>
<a name="l03715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">03715</a> <span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span>
<a name="l03717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">03717</a> <span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span>
<a name="l03718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">03718</a> <span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span>
<a name="l03719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">03719</a> <span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span>
<a name="l03720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">03720</a> <span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span>
<a name="l03721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">03721</a> <span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span>
<a name="l03722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">03722</a> <span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span>
<a name="l03723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">03723</a> <span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span>
<a name="l03724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">03724</a> <span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span>
<a name="l03726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">03726</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span>
<a name="l03727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">03727</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span>
<a name="l03728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">03728</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span>
<a name="l03729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">03729</a> <span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span>
<a name="l03731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">03731</a> <span class="preprocessor">#define  ADC_CR1_DUALMOD                     ((uint32_t)0x000F0000)        </span>
<a name="l03732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26">03732</a> <span class="preprocessor">#define  ADC_CR1_DUALMOD_0                   ((uint32_t)0x00010000)        </span>
<a name="l03733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367">03733</a> <span class="preprocessor">#define  ADC_CR1_DUALMOD_1                   ((uint32_t)0x00020000)        </span>
<a name="l03734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35">03734</a> <span class="preprocessor">#define  ADC_CR1_DUALMOD_2                   ((uint32_t)0x00040000)        </span>
<a name="l03735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d">03735</a> <span class="preprocessor">#define  ADC_CR1_DUALMOD_3                   ((uint32_t)0x00080000)        </span>
<a name="l03737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">03737</a> <span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span>
<a name="l03738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">03738</a> <span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span>
<a name="l03741"></a>03741 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span>
<a name="l03742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">03742</a> <span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span>
<a name="l03743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">03743</a> <span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span>
<a name="l03744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">03744</a> <span class="preprocessor">#define  ADC_CR2_CAL                         ((uint32_t)0x00000004)        </span>
<a name="l03745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea">03745</a> <span class="preprocessor">#define  ADC_CR2_RSTCAL                      ((uint32_t)0x00000008)        </span>
<a name="l03746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">03746</a> <span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span>
<a name="l03747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">03747</a> <span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span>
<a name="l03749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">03749</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x00007000)        </span>
<a name="l03750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">03750</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00001000)        </span>
<a name="l03751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">03751</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00002000)        </span>
<a name="l03752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">03752</a> <span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00004000)        </span>
<a name="l03754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">03754</a> <span class="preprocessor">#define  ADC_CR2_JEXTTRIG                    ((uint32_t)0x00008000)        </span>
<a name="l03756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">03756</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x000E0000)        </span>
<a name="l03757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">03757</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x00020000)        </span>
<a name="l03758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">03758</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x00040000)        </span>
<a name="l03759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">03759</a> <span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x00080000)        </span>
<a name="l03761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">03761</a> <span class="preprocessor">#define  ADC_CR2_EXTTRIG                     ((uint32_t)0x00100000)        </span>
<a name="l03762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">03762</a> <span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00200000)        </span>
<a name="l03763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">03763</a> <span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x00400000)        </span>
<a name="l03764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">03764</a> <span class="preprocessor">#define  ADC_CR2_TSVREFE                     ((uint32_t)0x00800000)        </span>
<a name="l03766"></a>03766 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span>
<a name="l03767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">03767</a> <span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span>
<a name="l03768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">03768</a> <span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span>
<a name="l03769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">03769</a> <span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span>
<a name="l03770"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">03770</a> <span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span>
<a name="l03772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">03772</a> <span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span>
<a name="l03773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">03773</a> <span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span>
<a name="l03774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">03774</a> <span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span>
<a name="l03775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">03775</a> <span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span>
<a name="l03777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">03777</a> <span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span>
<a name="l03778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">03778</a> <span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span>
<a name="l03779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">03779</a> <span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span>
<a name="l03780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">03780</a> <span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span>
<a name="l03782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">03782</a> <span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span>
<a name="l03783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">03783</a> <span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span>
<a name="l03784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">03784</a> <span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span>
<a name="l03785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">03785</a> <span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span>
<a name="l03787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">03787</a> <span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span>
<a name="l03788"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">03788</a> <span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span>
<a name="l03789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">03789</a> <span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span>
<a name="l03790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">03790</a> <span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span>
<a name="l03792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">03792</a> <span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span>
<a name="l03793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">03793</a> <span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span>
<a name="l03794"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">03794</a> <span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span>
<a name="l03795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">03795</a> <span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span>
<a name="l03797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">03797</a> <span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span>
<a name="l03798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">03798</a> <span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span>
<a name="l03799"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">03799</a> <span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span>
<a name="l03800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">03800</a> <span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span>
<a name="l03802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">03802</a> <span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span>
<a name="l03803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">03803</a> <span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span>
<a name="l03804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">03804</a> <span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span>
<a name="l03805"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">03805</a> <span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span>
<a name="l03807"></a>03807 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span>
<a name="l03808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">03808</a> <span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span>
<a name="l03809"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">03809</a> <span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span>
<a name="l03810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">03810</a> <span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span>
<a name="l03811"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">03811</a> <span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span>
<a name="l03813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">03813</a> <span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span>
<a name="l03814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">03814</a> <span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span>
<a name="l03815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">03815</a> <span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span>
<a name="l03816"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">03816</a> <span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span>
<a name="l03818"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">03818</a> <span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span>
<a name="l03819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">03819</a> <span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span>
<a name="l03820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">03820</a> <span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span>
<a name="l03821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">03821</a> <span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span>
<a name="l03823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">03823</a> <span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span>
<a name="l03824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">03824</a> <span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span>
<a name="l03825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">03825</a> <span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span>
<a name="l03826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">03826</a> <span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span>
<a name="l03828"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">03828</a> <span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span>
<a name="l03829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">03829</a> <span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span>
<a name="l03830"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">03830</a> <span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span>
<a name="l03831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">03831</a> <span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span>
<a name="l03833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">03833</a> <span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span>
<a name="l03834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">03834</a> <span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span>
<a name="l03835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">03835</a> <span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span>
<a name="l03836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">03836</a> <span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span>
<a name="l03838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">03838</a> <span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span>
<a name="l03839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">03839</a> <span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span>
<a name="l03840"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">03840</a> <span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span>
<a name="l03841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">03841</a> <span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span>
<a name="l03843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">03843</a> <span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span>
<a name="l03844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">03844</a> <span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span>
<a name="l03845"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">03845</a> <span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span>
<a name="l03846"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">03846</a> <span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span>
<a name="l03848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">03848</a> <span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span>
<a name="l03849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">03849</a> <span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span>
<a name="l03850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">03850</a> <span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span>
<a name="l03851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">03851</a> <span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span>
<a name="l03853"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">03853</a> <span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span>
<a name="l03854"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">03854</a> <span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span>
<a name="l03855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">03855</a> <span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span>
<a name="l03856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">03856</a> <span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span>
<a name="l03858"></a>03858 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span>
<a name="l03859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">03859</a> <span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint16_t)0x0FFF)            </span>
<a name="l03861"></a>03861 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span>
<a name="l03862"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">03862</a> <span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint16_t)0x0FFF)            </span>
<a name="l03864"></a>03864 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span>
<a name="l03865"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">03865</a> <span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint16_t)0x0FFF)            </span>
<a name="l03867"></a>03867 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span>
<a name="l03868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">03868</a> <span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint16_t)0x0FFF)            </span>
<a name="l03870"></a>03870 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span>
<a name="l03871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">03871</a> <span class="preprocessor">#define  ADC_HTR_HT                          ((uint16_t)0x0FFF)            </span>
<a name="l03873"></a>03873 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span>
<a name="l03874"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">03874</a> <span class="preprocessor">#define  ADC_LTR_LT                          ((uint16_t)0x0FFF)            </span>
<a name="l03876"></a>03876 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span>
<a name="l03877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">03877</a> <span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span>
<a name="l03878"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">03878</a> <span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span>
<a name="l03879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">03879</a> <span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span>
<a name="l03880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">03880</a> <span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span>
<a name="l03881"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">03881</a> <span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span>
<a name="l03882"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">03882</a> <span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span>
<a name="l03884"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">03884</a> <span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span>
<a name="l03885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">03885</a> <span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span>
<a name="l03886"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">03886</a> <span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span>
<a name="l03887"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">03887</a> <span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span>
<a name="l03888"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">03888</a> <span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span>
<a name="l03889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">03889</a> <span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span>
<a name="l03891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">03891</a> <span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span>
<a name="l03892"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">03892</a> <span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span>
<a name="l03893"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">03893</a> <span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span>
<a name="l03894"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">03894</a> <span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span>
<a name="l03895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">03895</a> <span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span>
<a name="l03896"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">03896</a> <span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span>
<a name="l03898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">03898</a> <span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span>
<a name="l03899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">03899</a> <span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span>
<a name="l03900"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">03900</a> <span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span>
<a name="l03901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">03901</a> <span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span>
<a name="l03902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">03902</a> <span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span>
<a name="l03903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">03903</a> <span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span>
<a name="l03905"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">03905</a> <span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span>
<a name="l03906"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">03906</a> <span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span>
<a name="l03907"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">03907</a> <span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span>
<a name="l03908"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">03908</a> <span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span>
<a name="l03909"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">03909</a> <span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span>
<a name="l03911"></a>03911 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span>
<a name="l03912"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">03912</a> <span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span>
<a name="l03913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">03913</a> <span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span>
<a name="l03914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">03914</a> <span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span>
<a name="l03915"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">03915</a> <span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span>
<a name="l03916"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">03916</a> <span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span>
<a name="l03917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">03917</a> <span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span>
<a name="l03919"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">03919</a> <span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span>
<a name="l03920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">03920</a> <span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span>
<a name="l03921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">03921</a> <span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span>
<a name="l03922"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">03922</a> <span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span>
<a name="l03923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">03923</a> <span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span>
<a name="l03924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">03924</a> <span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span>
<a name="l03926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">03926</a> <span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span>
<a name="l03927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">03927</a> <span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span>
<a name="l03928"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">03928</a> <span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span>
<a name="l03929"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">03929</a> <span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span>
<a name="l03930"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">03930</a> <span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span>
<a name="l03931"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">03931</a> <span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span>
<a name="l03933"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">03933</a> <span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span>
<a name="l03934"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">03934</a> <span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span>
<a name="l03935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">03935</a> <span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span>
<a name="l03936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">03936</a> <span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span>
<a name="l03937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">03937</a> <span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span>
<a name="l03938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">03938</a> <span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span>
<a name="l03940"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">03940</a> <span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span>
<a name="l03941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">03941</a> <span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span>
<a name="l03942"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">03942</a> <span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span>
<a name="l03943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">03943</a> <span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span>
<a name="l03944"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">03944</a> <span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span>
<a name="l03945"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">03945</a> <span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span>
<a name="l03947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">03947</a> <span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span>
<a name="l03948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">03948</a> <span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span>
<a name="l03949"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">03949</a> <span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span>
<a name="l03950"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">03950</a> <span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span>
<a name="l03951"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">03951</a> <span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span>
<a name="l03952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">03952</a> <span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span>
<a name="l03954"></a>03954 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span>
<a name="l03955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">03955</a> <span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span>
<a name="l03956"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">03956</a> <span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span>
<a name="l03957"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">03957</a> <span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span>
<a name="l03958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">03958</a> <span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span>
<a name="l03959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">03959</a> <span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span>
<a name="l03960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">03960</a> <span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span>
<a name="l03962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">03962</a> <span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span>
<a name="l03963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">03963</a> <span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span>
<a name="l03964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">03964</a> <span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span>
<a name="l03965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">03965</a> <span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span>
<a name="l03966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">03966</a> <span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span>
<a name="l03967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">03967</a> <span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span>
<a name="l03969"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">03969</a> <span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span>
<a name="l03970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">03970</a> <span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span>
<a name="l03971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">03971</a> <span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span>
<a name="l03972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">03972</a> <span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span>
<a name="l03973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">03973</a> <span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span>
<a name="l03974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">03974</a> <span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span>
<a name="l03976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">03976</a> <span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span>
<a name="l03977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">03977</a> <span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span>
<a name="l03978"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">03978</a> <span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span>
<a name="l03979"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">03979</a> <span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span>
<a name="l03980"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">03980</a> <span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span>
<a name="l03981"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">03981</a> <span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span>
<a name="l03983"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">03983</a> <span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span>
<a name="l03984"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">03984</a> <span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span>
<a name="l03985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">03985</a> <span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span>
<a name="l03986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">03986</a> <span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span>
<a name="l03987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">03987</a> <span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span>
<a name="l03988"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">03988</a> <span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span>
<a name="l03990"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">03990</a> <span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span>
<a name="l03991"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">03991</a> <span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span>
<a name="l03992"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">03992</a> <span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span>
<a name="l03993"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">03993</a> <span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span>
<a name="l03994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">03994</a> <span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span>
<a name="l03995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">03995</a> <span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span>
<a name="l03997"></a>03997 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span>
<a name="l03998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">03998</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span>
<a name="l03999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">03999</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span>
<a name="l04000"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">04000</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span>
<a name="l04001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">04001</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span>
<a name="l04002"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">04002</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span>
<a name="l04003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">04003</a> <span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span>
<a name="l04005"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">04005</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span>
<a name="l04006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">04006</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span>
<a name="l04007"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">04007</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span>
<a name="l04008"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">04008</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span>
<a name="l04009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">04009</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span>
<a name="l04010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">04010</a> <span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span>
<a name="l04012"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">04012</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span>
<a name="l04013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">04013</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span>
<a name="l04014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">04014</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span>
<a name="l04015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">04015</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span>
<a name="l04016"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">04016</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span>
<a name="l04017"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">04017</a> <span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span>
<a name="l04019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">04019</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span>
<a name="l04020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">04020</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span>
<a name="l04021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">04021</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span>
<a name="l04022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">04022</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span>
<a name="l04023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">04023</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span>
<a name="l04024"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">04024</a> <span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span>
<a name="l04026"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">04026</a> <span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span>
<a name="l04027"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">04027</a> <span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span>
<a name="l04028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">04028</a> <span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span>
<a name="l04030"></a>04030 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span>
<a name="l04031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">04031</a> <span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint16_t)0xFFFF)            </span>
<a name="l04033"></a>04033 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span>
<a name="l04034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">04034</a> <span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint16_t)0xFFFF)            </span>
<a name="l04036"></a>04036 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span>
<a name="l04037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">04037</a> <span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint16_t)0xFFFF)            </span>
<a name="l04039"></a>04039 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span>
<a name="l04040"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">04040</a> <span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint16_t)0xFFFF)            </span>
<a name="l04042"></a>04042 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span>
<a name="l04043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">04043</a> <span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span>
<a name="l04044"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">04044</a> <span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000)        </span>
<a name="l04046"></a>04046 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04047"></a>04047 <span class="comment">/*                                                                            */</span>
<a name="l04048"></a>04048 <span class="comment">/*                      Digital to Analog Converter                           */</span>
<a name="l04049"></a>04049 <span class="comment">/*                                                                            */</span>
<a name="l04050"></a>04050 <span class="comment">/******************************************************************************/</span>
<a name="l04051"></a>04051 
<a name="l04052"></a>04052 <span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span>
<a name="l04053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">04053</a> <span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span>
<a name="l04054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">04054</a> <span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span>
<a name="l04055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">04055</a> <span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span>
<a name="l04057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">04057</a> <span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span>
<a name="l04058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">04058</a> <span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span>
<a name="l04059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">04059</a> <span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span>
<a name="l04060"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">04060</a> <span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span>
<a name="l04062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">04062</a> <span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span>
<a name="l04063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">04063</a> <span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span>
<a name="l04064"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">04064</a> <span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span>
<a name="l04066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">04066</a> <span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span>
<a name="l04067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">04067</a> <span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span>
<a name="l04068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">04068</a> <span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span>
<a name="l04069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">04069</a> <span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span>
<a name="l04070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">04070</a> <span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span>
<a name="l04072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">04072</a> <span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span>
<a name="l04073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">04073</a> <span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span>
<a name="l04074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">04074</a> <span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span>
<a name="l04075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">04075</a> <span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span>
<a name="l04077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">04077</a> <span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span>
<a name="l04078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">04078</a> <span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span>
<a name="l04079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">04079</a> <span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span>
<a name="l04080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">04080</a> <span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span>
<a name="l04082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">04082</a> <span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span>
<a name="l04083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">04083</a> <span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span>
<a name="l04084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">04084</a> <span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span>
<a name="l04086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">04086</a> <span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span>
<a name="l04087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">04087</a> <span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span>
<a name="l04088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">04088</a> <span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span>
<a name="l04089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">04089</a> <span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span>
<a name="l04090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">04090</a> <span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span>
<a name="l04092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">04092</a> <span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span>
<a name="l04094"></a>04094 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span>
<a name="l04095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">04095</a> <span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span>
<a name="l04096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">04096</a> <span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span>
<a name="l04098"></a>04098 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span>
<a name="l04099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">04099</a> <span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span>
<a name="l04101"></a>04101 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span>
<a name="l04102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">04102</a> <span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span>
<a name="l04104"></a>04104 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span>
<a name="l04105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">04105</a> <span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span>
<a name="l04107"></a>04107 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span>
<a name="l04108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">04108</a> <span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span>
<a name="l04110"></a>04110 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span>
<a name="l04111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">04111</a> <span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span>
<a name="l04113"></a>04113 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span>
<a name="l04114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">04114</a> <span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span>
<a name="l04116"></a>04116 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span>
<a name="l04117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">04117</a> <span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span>
<a name="l04118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">04118</a> <span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span>
<a name="l04120"></a>04120 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span>
<a name="l04121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">04121</a> <span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span>
<a name="l04122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">04122</a> <span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span>
<a name="l04124"></a>04124 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span>
<a name="l04125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">04125</a> <span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span>
<a name="l04126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">04126</a> <span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span>
<a name="l04128"></a>04128 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span>
<a name="l04129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">04129</a> <span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span>
<a name="l04131"></a>04131 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span>
<a name="l04132"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">04132</a> <span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span>
<a name="l04134"></a>04134 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span>
<a name="l04135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">04135</a> <span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span>
<a name="l04136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">04136</a> <span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span>
<a name="l04138"></a>04138 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04139"></a>04139 <span class="comment">/*                                                                            */</span>
<a name="l04140"></a>04140 <span class="comment">/*                                    CEC                                     */</span>
<a name="l04141"></a>04141 <span class="comment">/*                                                                            */</span>
<a name="l04142"></a>04142 <span class="comment">/******************************************************************************/</span>
<a name="l04143"></a>04143 <span class="comment">/********************  Bit definition for CEC_CFGR register  ******************/</span>
<a name="l04144"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57341732e9fca2df3bd9aa4ea53e14c7">04144</a> <span class="preprocessor">#define  CEC_CFGR_PE              ((uint16_t)0x0001)     </span>
<a name="l04145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69eca6654f89f8b05bb296938678ac68">04145</a> <span class="preprocessor">#define  CEC_CFGR_IE              ((uint16_t)0x0002)     </span>
<a name="l04146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b06cd4e47f4235d8880e1ba0e56e2d7">04146</a> <span class="preprocessor">#define  CEC_CFGR_BTEM            ((uint16_t)0x0004)     </span>
<a name="l04147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48c747693ec4dac8e4288ae4c0949def">04147</a> <span class="preprocessor">#define  CEC_CFGR_BPEM            ((uint16_t)0x0008)     </span>
<a name="l04149"></a>04149 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_OAR register  ******************/</span>
<a name="l04150"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab595a306043fe57ad4f406f828e483a5">04150</a> <span class="preprocessor">#define  CEC_OAR_OA               ((uint16_t)0x000F)     </span>
<a name="l04151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc49513cee6e3c966d67819c7b589030">04151</a> <span class="preprocessor">#define  CEC_OAR_OA_0             ((uint16_t)0x0001)     </span>
<a name="l04152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae67025eb59c746c006768c62325bb8ca">04152</a> <span class="preprocessor">#define  CEC_OAR_OA_1             ((uint16_t)0x0002)     </span>
<a name="l04153"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5801ac8c40252b9561f4a171ba3eb6b7">04153</a> <span class="preprocessor">#define  CEC_OAR_OA_2             ((uint16_t)0x0004)     </span>
<a name="l04154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75ba741d39e9aa86c1c54e379e90dd67">04154</a> <span class="preprocessor">#define  CEC_OAR_OA_3             ((uint16_t)0x0008)     </span>
<a name="l04156"></a>04156 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_PRES register  ******************/</span>
<a name="l04157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc6a97186c20fa01ef6439ec7081fdae">04157</a> <span class="preprocessor">#define  CEC_PRES_PRES            ((uint16_t)0x3FFF)   </span>
<a name="l04159"></a>04159 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_ESR register  ******************/</span>
<a name="l04160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7650b5b89cdd9e209b4c4bd532f74390">04160</a> <span class="preprocessor">#define  CEC_ESR_BTE              ((uint16_t)0x0001)     </span>
<a name="l04161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f50871fd72eb2e36cc5183964cda970">04161</a> <span class="preprocessor">#define  CEC_ESR_BPE              ((uint16_t)0x0002)     </span>
<a name="l04162"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b75f5557eecd4526136f408c853beb0">04162</a> <span class="preprocessor">#define  CEC_ESR_RBTFE            ((uint16_t)0x0004)     </span>
<a name="l04163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26159aa09e800f3fff5943ad7c2c9164">04163</a> <span class="preprocessor">#define  CEC_ESR_SBE              ((uint16_t)0x0008)     </span>
<a name="l04164"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8872cc458e6dcdad0e035e40a032a0c9">04164</a> <span class="preprocessor">#define  CEC_ESR_ACKE             ((uint16_t)0x0010)     </span>
<a name="l04165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c1c0faf5849a25b87fcc39cb445c1e4">04165</a> <span class="preprocessor">#define  CEC_ESR_LINE             ((uint16_t)0x0020)     </span>
<a name="l04166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga439598667c9acbf8f9dcac180a57f790">04166</a> <span class="preprocessor">#define  CEC_ESR_TBTFE            ((uint16_t)0x0040)     </span>
<a name="l04168"></a>04168 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_CSR register  ******************/</span>
<a name="l04169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0614d5d57649b31b3c67b364dc85d5fd">04169</a> <span class="preprocessor">#define  CEC_CSR_TSOM             ((uint16_t)0x0001)     </span>
<a name="l04170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3af6df3394c54bb06e82048c091524e8">04170</a> <span class="preprocessor">#define  CEC_CSR_TEOM             ((uint16_t)0x0002)     </span>
<a name="l04171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga273caacb035cb2ec64c721fa6c747c35">04171</a> <span class="preprocessor">#define  CEC_CSR_TERR             ((uint16_t)0x0004)     </span>
<a name="l04172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga650bba50140fa01d98abe80bf004a9b6">04172</a> <span class="preprocessor">#define  CEC_CSR_TBTRF            ((uint16_t)0x0008)     </span>
<a name="l04173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41a286b098018a445b59aefc40372e5a">04173</a> <span class="preprocessor">#define  CEC_CSR_RSOM             ((uint16_t)0x0010)     </span>
<a name="l04174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f3291304e54d4f0b7e57cc5b8af4c8d">04174</a> <span class="preprocessor">#define  CEC_CSR_REOM             ((uint16_t)0x0020)     </span>
<a name="l04175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e33f1d4724efa45fce87ae2fcba6cff">04175</a> <span class="preprocessor">#define  CEC_CSR_RERR             ((uint16_t)0x0040)     </span>
<a name="l04176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa325807f8f3d4bdf8e989eeef208ca5a">04176</a> <span class="preprocessor">#define  CEC_CSR_RBTF             ((uint16_t)0x0080)     </span>
<a name="l04178"></a>04178 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_TXD register  ******************/</span>
<a name="l04179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1693b38f41ead796577ab031d46083d4">04179</a> <span class="preprocessor">#define  CEC_TXD_TXD              ((uint16_t)0x00FF)     </span>
<a name="l04181"></a>04181 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_RXD register  ******************/</span>
<a name="l04182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51e626c018504658ba7515ad1693895b">04182</a> <span class="preprocessor">#define  CEC_RXD_RXD              ((uint16_t)0x00FF)     </span>
<a name="l04184"></a>04184 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04185"></a>04185 <span class="comment">/*                                                                            */</span>
<a name="l04186"></a>04186 <span class="comment">/*                                    TIM                                     */</span>
<a name="l04187"></a>04187 <span class="comment">/*                                                                            */</span>
<a name="l04188"></a>04188 <span class="comment">/******************************************************************************/</span>
<a name="l04189"></a>04189 
<a name="l04190"></a>04190 <span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span>
<a name="l04191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">04191</a> <span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span>
<a name="l04192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">04192</a> <span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span>
<a name="l04193"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">04193</a> <span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span>
<a name="l04194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">04194</a> <span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span>
<a name="l04195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">04195</a> <span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span>
<a name="l04197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">04197</a> <span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span>
<a name="l04198"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">04198</a> <span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span>
<a name="l04199"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">04199</a> <span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span>
<a name="l04201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">04201</a> <span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span>
<a name="l04203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">04203</a> <span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span>
<a name="l04204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">04204</a> <span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span>
<a name="l04205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">04205</a> <span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span>
<a name="l04207"></a>04207 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span>
<a name="l04208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">04208</a> <span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            </span>
<a name="l04209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">04209</a> <span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            </span>
<a name="l04210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">04210</a> <span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span>
<a name="l04212"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">04212</a> <span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span>
<a name="l04213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">04213</a> <span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span>
<a name="l04214"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">04214</a> <span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span>
<a name="l04215"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">04215</a> <span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span>
<a name="l04217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">04217</a> <span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span>
<a name="l04218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">04218</a> <span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            </span>
<a name="l04219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">04219</a> <span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            </span>
<a name="l04220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">04220</a> <span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            </span>
<a name="l04221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">04221</a> <span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            </span>
<a name="l04222"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">04222</a> <span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            </span>
<a name="l04223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">04223</a> <span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            </span>
<a name="l04224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">04224</a> <span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            </span>
<a name="l04226"></a>04226 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span>
<a name="l04227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">04227</a> <span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span>
<a name="l04228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">04228</a> <span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span>
<a name="l04229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">04229</a> <span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span>
<a name="l04230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">04230</a> <span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span>
<a name="l04232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">04232</a> <span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span>
<a name="l04233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">04233</a> <span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span>
<a name="l04234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">04234</a> <span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span>
<a name="l04235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">04235</a> <span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span>
<a name="l04237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">04237</a> <span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span>
<a name="l04239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">04239</a> <span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span>
<a name="l04240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">04240</a> <span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span>
<a name="l04241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">04241</a> <span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span>
<a name="l04242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">04242</a> <span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span>
<a name="l04243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">04243</a> <span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span>
<a name="l04245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">04245</a> <span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span>
<a name="l04246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">04246</a> <span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span>
<a name="l04247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">04247</a> <span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span>
<a name="l04249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">04249</a> <span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span>
<a name="l04250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">04250</a> <span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span>
<a name="l04252"></a>04252 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span>
<a name="l04253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">04253</a> <span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span>
<a name="l04254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">04254</a> <span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span>
<a name="l04255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">04255</a> <span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span>
<a name="l04256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">04256</a> <span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span>
<a name="l04257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">04257</a> <span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span>
<a name="l04258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">04258</a> <span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            </span>
<a name="l04259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">04259</a> <span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span>
<a name="l04260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">04260</a> <span class="preprocessor">#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            </span>
<a name="l04261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">04261</a> <span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span>
<a name="l04262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">04262</a> <span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span>
<a name="l04263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">04263</a> <span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span>
<a name="l04264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">04264</a> <span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span>
<a name="l04265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">04265</a> <span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span>
<a name="l04266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">04266</a> <span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            </span>
<a name="l04267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">04267</a> <span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span>
<a name="l04269"></a>04269 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span>
<a name="l04270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">04270</a> <span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span>
<a name="l04271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">04271</a> <span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span>
<a name="l04272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">04272</a> <span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span>
<a name="l04273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">04273</a> <span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span>
<a name="l04274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">04274</a> <span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span>
<a name="l04275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">04275</a> <span class="preprocessor">#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            </span>
<a name="l04276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">04276</a> <span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span>
<a name="l04277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">04277</a> <span class="preprocessor">#define  TIM_SR_BIF                          ((uint16_t)0x0080)            </span>
<a name="l04278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">04278</a> <span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span>
<a name="l04279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">04279</a> <span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span>
<a name="l04280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">04280</a> <span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span>
<a name="l04281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">04281</a> <span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span>
<a name="l04283"></a>04283 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span>
<a name="l04284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">04284</a> <span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span>
<a name="l04285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">04285</a> <span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span>
<a name="l04286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">04286</a> <span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span>
<a name="l04287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">04287</a> <span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span>
<a name="l04288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">04288</a> <span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span>
<a name="l04289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">04289</a> <span class="preprocessor">#define  TIM_EGR_COMG                        ((uint8_t)0x20)               </span>
<a name="l04290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">04290</a> <span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span>
<a name="l04291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">04291</a> <span class="preprocessor">#define  TIM_EGR_BG                          ((uint8_t)0x80)               </span>
<a name="l04293"></a>04293 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span>
<a name="l04294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">04294</a> <span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span>
<a name="l04295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">04295</a> <span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span>
<a name="l04296"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">04296</a> <span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span>
<a name="l04298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">04298</a> <span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span>
<a name="l04299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">04299</a> <span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span>
<a name="l04301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">04301</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span>
<a name="l04302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">04302</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span>
<a name="l04303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">04303</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span>
<a name="l04304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">04304</a> <span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span>
<a name="l04306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">04306</a> <span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span>
<a name="l04308"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">04308</a> <span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span>
<a name="l04309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">04309</a> <span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span>
<a name="l04310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">04310</a> <span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span>
<a name="l04312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">04312</a> <span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span>
<a name="l04313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">04313</a> <span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span>
<a name="l04315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">04315</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span>
<a name="l04316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">04316</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span>
<a name="l04317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">04317</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span>
<a name="l04318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">04318</a> <span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span>
<a name="l04320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">04320</a> <span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span>
<a name="l04322"></a>04322 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l04323"></a>04323 
<a name="l04324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">04324</a> <span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span>
<a name="l04325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">04325</a> <span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span>
<a name="l04326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">04326</a> <span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span>
<a name="l04328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">04328</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span>
<a name="l04329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">04329</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span>
<a name="l04330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">04330</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span>
<a name="l04331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">04331</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span>
<a name="l04332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">04332</a> <span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span>
<a name="l04334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">04334</a> <span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span>
<a name="l04335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">04335</a> <span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span>
<a name="l04336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">04336</a> <span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span>
<a name="l04338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">04338</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span>
<a name="l04339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">04339</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span>
<a name="l04340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">04340</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span>
<a name="l04341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">04341</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span>
<a name="l04342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">04342</a> <span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span>
<a name="l04344"></a>04344 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span>
<a name="l04345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">04345</a> <span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span>
<a name="l04346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">04346</a> <span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span>
<a name="l04347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">04347</a> <span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span>
<a name="l04349"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">04349</a> <span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span>
<a name="l04350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">04350</a> <span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span>
<a name="l04352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">04352</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span>
<a name="l04353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">04353</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span>
<a name="l04354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">04354</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span>
<a name="l04355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">04355</a> <span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span>
<a name="l04357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">04357</a> <span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span>
<a name="l04359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">04359</a> <span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span>
<a name="l04360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">04360</a> <span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span>
<a name="l04361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">04361</a> <span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span>
<a name="l04363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">04363</a> <span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span>
<a name="l04364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">04364</a> <span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span>
<a name="l04366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">04366</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span>
<a name="l04367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">04367</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span>
<a name="l04368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">04368</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span>
<a name="l04369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">04369</a> <span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span>
<a name="l04371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">04371</a> <span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span>
<a name="l04373"></a>04373 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l04374"></a>04374 
<a name="l04375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">04375</a> <span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span>
<a name="l04376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">04376</a> <span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span>
<a name="l04377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">04377</a> <span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span>
<a name="l04379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">04379</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span>
<a name="l04380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">04380</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span>
<a name="l04381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">04381</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span>
<a name="l04382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">04382</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span>
<a name="l04383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">04383</a> <span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span>
<a name="l04385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">04385</a> <span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span>
<a name="l04386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">04386</a> <span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span>
<a name="l04387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">04387</a> <span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span>
<a name="l04389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">04389</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span>
<a name="l04390"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">04390</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span>
<a name="l04391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">04391</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span>
<a name="l04392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">04392</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span>
<a name="l04393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">04393</a> <span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span>
<a name="l04395"></a>04395 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span>
<a name="l04396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">04396</a> <span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span>
<a name="l04397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">04397</a> <span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span>
<a name="l04398"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">04398</a> <span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            </span>
<a name="l04399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">04399</a> <span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span>
<a name="l04400"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">04400</a> <span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span>
<a name="l04401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">04401</a> <span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span>
<a name="l04402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">04402</a> <span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            </span>
<a name="l04403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">04403</a> <span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span>
<a name="l04404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">04404</a> <span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span>
<a name="l04405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">04405</a> <span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span>
<a name="l04406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">04406</a> <span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            </span>
<a name="l04407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">04407</a> <span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span>
<a name="l04408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">04408</a> <span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span>
<a name="l04409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">04409</a> <span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span>
<a name="l04410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">04410</a> <span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span>
<a name="l04412"></a>04412 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span>
<a name="l04413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">04413</a> <span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span>
<a name="l04415"></a>04415 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span>
<a name="l04416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">04416</a> <span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span>
<a name="l04418"></a>04418 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span>
<a name="l04419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">04419</a> <span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span>
<a name="l04421"></a>04421 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span>
<a name="l04422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">04422</a> <span class="preprocessor">#define  TIM_RCR_REP                         ((uint8_t)0xFF)               </span>
<a name="l04424"></a>04424 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span>
<a name="l04425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">04425</a> <span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span>
<a name="l04427"></a>04427 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span>
<a name="l04428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">04428</a> <span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span>
<a name="l04430"></a>04430 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span>
<a name="l04431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">04431</a> <span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span>
<a name="l04433"></a>04433 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span>
<a name="l04434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">04434</a> <span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span>
<a name="l04436"></a>04436 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span>
<a name="l04437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">04437</a> <span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            </span>
<a name="l04438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">04438</a> <span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            </span>
<a name="l04439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">04439</a> <span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            </span>
<a name="l04440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">04440</a> <span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            </span>
<a name="l04441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">04441</a> <span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            </span>
<a name="l04442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">04442</a> <span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            </span>
<a name="l04443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">04443</a> <span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            </span>
<a name="l04444"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">04444</a> <span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            </span>
<a name="l04445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">04445</a> <span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            </span>
<a name="l04447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">04447</a> <span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            </span>
<a name="l04448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">04448</a> <span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            </span>
<a name="l04449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">04449</a> <span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            </span>
<a name="l04451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">04451</a> <span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            </span>
<a name="l04452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">04452</a> <span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            </span>
<a name="l04453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">04453</a> <span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            </span>
<a name="l04454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">04454</a> <span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            </span>
<a name="l04455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">04455</a> <span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            </span>
<a name="l04456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">04456</a> <span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            </span>
<a name="l04458"></a>04458 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span>
<a name="l04459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">04459</a> <span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span>
<a name="l04460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">04460</a> <span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span>
<a name="l04461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">04461</a> <span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span>
<a name="l04462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">04462</a> <span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span>
<a name="l04463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">04463</a> <span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span>
<a name="l04464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">04464</a> <span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span>
<a name="l04466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">04466</a> <span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span>
<a name="l04467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">04467</a> <span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span>
<a name="l04468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">04468</a> <span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span>
<a name="l04469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">04469</a> <span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span>
<a name="l04470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">04470</a> <span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span>
<a name="l04471"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">04471</a> <span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span>
<a name="l04473"></a>04473 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span>
<a name="l04474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">04474</a> <span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span>
<a name="l04476"></a>04476 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04477"></a>04477 <span class="comment">/*                                                                            */</span>
<a name="l04478"></a>04478 <span class="comment">/*                             Real-Time Clock                                */</span>
<a name="l04479"></a>04479 <span class="comment">/*                                                                            */</span>
<a name="l04480"></a>04480 <span class="comment">/******************************************************************************/</span>
<a name="l04481"></a>04481 
<a name="l04482"></a>04482 <span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span>
<a name="l04483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85">04483</a> <span class="preprocessor">#define  RTC_CRH_SECIE                       ((uint8_t)0x01)               </span>
<a name="l04484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9">04484</a> <span class="preprocessor">#define  RTC_CRH_ALRIE                       ((uint8_t)0x02)               </span>
<a name="l04485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706">04485</a> <span class="preprocessor">#define  RTC_CRH_OWIE                        ((uint8_t)0x04)               </span>
<a name="l04487"></a>04487 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span>
<a name="l04488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8">04488</a> <span class="preprocessor">#define  RTC_CRL_SECF                        ((uint8_t)0x01)               </span>
<a name="l04489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563">04489</a> <span class="preprocessor">#define  RTC_CRL_ALRF                        ((uint8_t)0x02)               </span>
<a name="l04490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299">04490</a> <span class="preprocessor">#define  RTC_CRL_OWF                         ((uint8_t)0x04)               </span>
<a name="l04491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d">04491</a> <span class="preprocessor">#define  RTC_CRL_RSF                         ((uint8_t)0x08)               </span>
<a name="l04492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820">04492</a> <span class="preprocessor">#define  RTC_CRL_CNF                         ((uint8_t)0x10)               </span>
<a name="l04493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8">04493</a> <span class="preprocessor">#define  RTC_CRL_RTOFF                       ((uint8_t)0x20)               </span>
<a name="l04495"></a>04495 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span>
<a name="l04496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0">04496</a> <span class="preprocessor">#define  RTC_PRLH_PRL                        ((uint16_t)0x000F)            </span>
<a name="l04498"></a>04498 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span>
<a name="l04499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c">04499</a> <span class="preprocessor">#define  RTC_PRLL_PRL                        ((uint16_t)0xFFFF)            </span>
<a name="l04501"></a>04501 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span>
<a name="l04502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670">04502</a> <span class="preprocessor">#define  RTC_DIVH_RTC_DIV                    ((uint16_t)0x000F)            </span>
<a name="l04504"></a>04504 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span>
<a name="l04505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd">04505</a> <span class="preprocessor">#define  RTC_DIVL_RTC_DIV                    ((uint16_t)0xFFFF)            </span>
<a name="l04507"></a>04507 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span>
<a name="l04508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9">04508</a> <span class="preprocessor">#define  RTC_CNTH_RTC_CNT                    ((uint16_t)0xFFFF)            </span>
<a name="l04510"></a>04510 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span>
<a name="l04511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e">04511</a> <span class="preprocessor">#define  RTC_CNTL_RTC_CNT                    ((uint16_t)0xFFFF)            </span>
<a name="l04513"></a>04513 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span>
<a name="l04514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5">04514</a> <span class="preprocessor">#define  RTC_ALRH_RTC_ALR                    ((uint16_t)0xFFFF)            </span>
<a name="l04516"></a>04516 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span>
<a name="l04517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22">04517</a> <span class="preprocessor">#define  RTC_ALRL_RTC_ALR                    ((uint16_t)0xFFFF)            </span>
<a name="l04519"></a>04519 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04520"></a>04520 <span class="comment">/*                                                                            */</span>
<a name="l04521"></a>04521 <span class="comment">/*                           Independent WATCHDOG                             */</span>
<a name="l04522"></a>04522 <span class="comment">/*                                                                            */</span>
<a name="l04523"></a>04523 <span class="comment">/******************************************************************************/</span>
<a name="l04524"></a>04524 
<a name="l04525"></a>04525 <span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span>
<a name="l04526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">04526</a> <span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span>
<a name="l04528"></a>04528 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span>
<a name="l04529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">04529</a> <span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span>
<a name="l04530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">04530</a> <span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span>
<a name="l04531"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">04531</a> <span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span>
<a name="l04532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">04532</a> <span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span>
<a name="l04534"></a>04534 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span>
<a name="l04535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">04535</a> <span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span>
<a name="l04537"></a>04537 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span>
<a name="l04538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">04538</a> <span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span>
<a name="l04539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">04539</a> <span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span>
<a name="l04541"></a>04541 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04542"></a>04542 <span class="comment">/*                                                                            */</span>
<a name="l04543"></a>04543 <span class="comment">/*                            Window WATCHDOG                                 */</span>
<a name="l04544"></a>04544 <span class="comment">/*                                                                            */</span>
<a name="l04545"></a>04545 <span class="comment">/******************************************************************************/</span>
<a name="l04546"></a>04546 
<a name="l04547"></a>04547 <span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span>
<a name="l04548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">04548</a> <span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span>
<a name="l04549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">04549</a> <span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span>
<a name="l04550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">04550</a> <span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span>
<a name="l04551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">04551</a> <span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span>
<a name="l04552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">04552</a> <span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span>
<a name="l04553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">04553</a> <span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span>
<a name="l04554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">04554</a> <span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span>
<a name="l04555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">04555</a> <span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span>
<a name="l04557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">04557</a> <span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span>
<a name="l04559"></a>04559 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span>
<a name="l04560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">04560</a> <span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span>
<a name="l04561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">04561</a> <span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span>
<a name="l04562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">04562</a> <span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span>
<a name="l04563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">04563</a> <span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span>
<a name="l04564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">04564</a> <span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span>
<a name="l04565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">04565</a> <span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span>
<a name="l04566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">04566</a> <span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span>
<a name="l04567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">04567</a> <span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span>
<a name="l04569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">04569</a> <span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span>
<a name="l04570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">04570</a> <span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span>
<a name="l04571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">04571</a> <span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span>
<a name="l04573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">04573</a> <span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span>
<a name="l04575"></a>04575 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span>
<a name="l04576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">04576</a> <span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span>
<a name="l04578"></a>04578 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l04579"></a>04579 <span class="comment">/*                                                                            */</span>
<a name="l04580"></a>04580 <span class="comment">/*                       Flexible Static Memory Controller                    */</span>
<a name="l04581"></a>04581 <span class="comment">/*                                                                            */</span>
<a name="l04582"></a>04582 <span class="comment">/******************************************************************************/</span>
<a name="l04583"></a>04583 
<a name="l04584"></a>04584 <span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span>
<a name="l04585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">04585</a> <span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l04586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">04586</a> <span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l04588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">04588</a> <span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l04589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6">04589</a> <span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l04590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0">04590</a> <span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l04592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">04592</a> <span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l04593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c">04593</a> <span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l04594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8">04594</a> <span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l04596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">04596</a> <span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l04597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">04597</a> <span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l04598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">04598</a> <span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l04599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">04599</a> <span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l04600"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">04600</a> <span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l04601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">04601</a> <span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l04602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">04602</a> <span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l04603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">04603</a> <span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l04604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">04604</a> <span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l04605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">04605</a> <span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l04607"></a>04607 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span>
<a name="l04608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717">04608</a> <span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l04609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986">04609</a> <span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l04611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf">04611</a> <span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l04612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84">04612</a> <span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l04613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47">04613</a> <span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l04615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a">04615</a> <span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l04616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf">04616</a> <span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l04617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627">04617</a> <span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l04619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0">04619</a> <span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l04620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf">04620</a> <span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l04621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698">04621</a> <span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l04622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea">04622</a> <span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l04623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1">04623</a> <span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l04624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186">04624</a> <span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l04625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7">04625</a> <span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l04626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6">04626</a> <span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l04627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a">04627</a> <span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l04628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff">04628</a> <span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l04630"></a>04630 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span>
<a name="l04631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d">04631</a> <span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l04632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d">04632</a> <span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l04634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196">04634</a> <span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l04635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5">04635</a> <span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l04636"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b">04636</a> <span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l04638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2">04638</a> <span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l04639"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1">04639</a> <span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l04640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24">04640</a> <span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l04642"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81">04642</a> <span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l04643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a">04643</a> <span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l04644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747">04644</a> <span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l04645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214">04645</a> <span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l04646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea">04646</a> <span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l04647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5">04647</a> <span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l04648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c">04648</a> <span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l04649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7">04649</a> <span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l04650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44">04650</a> <span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l04651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da">04651</a> <span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l04653"></a>04653 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span>
<a name="l04654"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a">04654</a> <span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span>
<a name="l04655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b">04655</a> <span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span>
<a name="l04657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f">04657</a> <span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span>
<a name="l04658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e">04658</a> <span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span>
<a name="l04659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183">04659</a> <span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span>
<a name="l04661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274">04661</a> <span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span>
<a name="l04662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329">04662</a> <span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l04663"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970">04663</a> <span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l04665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30">04665</a> <span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span>
<a name="l04666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4">04666</a> <span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span>
<a name="l04667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d">04667</a> <span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span>
<a name="l04668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c">04668</a> <span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span>
<a name="l04669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258">04669</a> <span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span>
<a name="l04670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee">04670</a> <span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span>
<a name="l04671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8">04671</a> <span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span>
<a name="l04672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed">04672</a> <span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span>
<a name="l04673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8">04673</a> <span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)       </span>
<a name="l04674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29">04674</a> <span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span>
<a name="l04676"></a>04676 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span>
<a name="l04677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a">04677</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l04678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3">04678</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l04679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45">04679</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l04680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0">04680</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l04681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3">04681</a> <span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l04683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d">04683</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l04684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0">04684</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l04685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc">04685</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l04686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929">04686</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l04687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c">04687</a> <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l04689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389">04689</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l04690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b">04690</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l04691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545">04691</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l04692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee">04692</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l04693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8">04693</a> <span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l04695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac">04695</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l04696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454">04696</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l04697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784">04697</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l04698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6">04698</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l04699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017">04699</a> <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l04701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">04701</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l04702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f">04702</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l04703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62">04703</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l04704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990">04704</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l04705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f">04705</a> <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l04707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b">04707</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l04708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159">04708</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l04709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55">04709</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l04710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1">04710</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l04711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123">04711</a> <span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l04713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c">04713</a> <span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l04714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80">04714</a> <span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l04715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558">04715</a> <span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l04717"></a>04717 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span>
<a name="l04718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5">04718</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l04719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3">04719</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l04720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591">04720</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l04721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d">04721</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l04722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b">04722</a> <span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l04724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c">04724</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l04725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27">04725</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l04726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef">04726</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l04727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7">04727</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l04728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7">04728</a> <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l04730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58">04730</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l04731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd">04731</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l04732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88">04732</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l04733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836">04733</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l04734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834">04734</a> <span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l04736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0">04736</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l04737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3">04737</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l04738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57">04738</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l04739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c">04739</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l04740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982">04740</a> <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l04742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503">04742</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l04743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70">04743</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l04744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4">04744</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l04745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a">04745</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l04746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0">04746</a> <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l04748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5">04748</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l04749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5">04749</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l04750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0">04750</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l04751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9">04751</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l04752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add">04752</a> <span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l04754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043">04754</a> <span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l04755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3">04755</a> <span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l04756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0">04756</a> <span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l04758"></a>04758 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span>
<a name="l04759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89">04759</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l04760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600">04760</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l04761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f">04761</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l04762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88">04762</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l04763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85">04763</a> <span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l04765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3">04765</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l04766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca">04766</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l04767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3">04767</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l04768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92">04768</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l04769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c">04769</a> <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l04771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10">04771</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l04772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1">04772</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l04773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f">04773</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l04774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a">04774</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l04775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2">04775</a> <span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l04777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4">04777</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l04778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34">04778</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l04779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e">04779</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l04780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459">04780</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l04781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371">04781</a> <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l04783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703">04783</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l04784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964">04784</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l04785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1">04785</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l04786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b">04786</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l04787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab">04787</a> <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l04789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd">04789</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l04790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02">04790</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l04791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130">04791</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l04792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360">04792</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l04793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28">04793</a> <span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l04795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd">04795</a> <span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l04796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2">04796</a> <span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l04797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a">04797</a> <span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l04799"></a>04799 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span>
<a name="l04800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8">04800</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span>
<a name="l04801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63">04801</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span>
<a name="l04802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50">04802</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span>
<a name="l04803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949">04803</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span>
<a name="l04804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e">04804</a> <span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span>
<a name="l04806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed">04806</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span>
<a name="l04807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2">04807</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span>
<a name="l04808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537">04808</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span>
<a name="l04809"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147">04809</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span>
<a name="l04810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3">04810</a> <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span>
<a name="l04812"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf">04812</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span>
<a name="l04813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897">04813</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span>
<a name="l04814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382">04814</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span>
<a name="l04815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216">04815</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span>
<a name="l04816"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a">04816</a> <span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span>
<a name="l04818"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15">04818</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span>
<a name="l04819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4">04819</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span>
<a name="l04820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639">04820</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span>
<a name="l04821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464">04821</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span>
<a name="l04822"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5">04822</a> <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span>
<a name="l04824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504">04824</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span>
<a name="l04825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53">04825</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span>
<a name="l04826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f">04826</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span>
<a name="l04827"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3">04827</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span>
<a name="l04828"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce">04828</a> <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span>
<a name="l04830"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca">04830</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span>
<a name="l04831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29">04831</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span>
<a name="l04832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745">04832</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span>
<a name="l04833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9">04833</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span>
<a name="l04834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1">04834</a> <span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span>
<a name="l04836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771">04836</a> <span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span>
<a name="l04837"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb">04837</a> <span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span>
<a name="l04838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c">04838</a> <span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span>
<a name="l04840"></a>04840 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span>
<a name="l04841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4">04841</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l04842"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541">04842</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l04843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840">04843</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l04844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470">04844</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l04845"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d">04845</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l04847"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf">04847</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l04848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a">04848</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l04849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004">04849</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l04850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6">04850</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l04851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196">04851</a> <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l04853"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf">04853</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l04854"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2">04854</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l04855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514">04855</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l04856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e">04856</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l04857"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70">04857</a> <span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l04859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487">04859</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l04860"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f">04860</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l04861"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3">04861</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l04862"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe">04862</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l04863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290">04863</a> <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l04865"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674">04865</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l04866"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540">04866</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l04867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d">04867</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l04868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5">04868</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l04869"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4">04869</a> <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l04871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0">04871</a> <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l04872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2">04872</a> <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l04873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98">04873</a> <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l04875"></a>04875 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span>
<a name="l04876"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260">04876</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l04877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059">04877</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l04878"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11">04878</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l04879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d">04879</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l04880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930">04880</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l04882"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17">04882</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l04883"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9">04883</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l04884"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17">04884</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l04885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84">04885</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l04886"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f">04886</a> <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l04888"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14">04888</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l04889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890">04889</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l04890"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a">04890</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l04891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353">04891</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l04892"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae">04892</a> <span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l04894"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6">04894</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l04895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6">04895</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l04896"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209">04896</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l04897"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363">04897</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l04898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73">04898</a> <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l04900"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3">04900</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l04901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515">04901</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l04902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2">04902</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l04903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65">04903</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l04904"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5">04904</a> <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l04906"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d">04906</a> <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l04907"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958">04907</a> <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l04908"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558">04908</a> <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l04910"></a>04910 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span>
<a name="l04911"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff">04911</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l04912"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d">04912</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l04913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9">04913</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l04914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb">04914</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l04915"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788">04915</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l04917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e">04917</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l04918"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d">04918</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l04919"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a">04919</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l04920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8">04920</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l04921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c">04921</a> <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l04923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f">04923</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l04924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51">04924</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l04925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93">04925</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l04926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4">04926</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l04927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39">04927</a> <span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l04929"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264">04929</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l04930"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a">04930</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l04931"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb">04931</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l04932"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15">04932</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l04933"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9">04933</a> <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l04935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088">04935</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l04936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e">04936</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l04937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26">04937</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l04938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50">04938</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l04939"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706">04939</a> <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l04941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b">04941</a> <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l04942"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4">04942</a> <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l04943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f">04943</a> <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l04945"></a>04945 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span>
<a name="l04946"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd">04946</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span>
<a name="l04947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0">04947</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span>
<a name="l04948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775">04948</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span>
<a name="l04949"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa">04949</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span>
<a name="l04950"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc">04950</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span>
<a name="l04952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5">04952</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span>
<a name="l04953"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74">04953</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span>
<a name="l04954"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e">04954</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span>
<a name="l04955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399">04955</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span>
<a name="l04956"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1">04956</a> <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span>
<a name="l04958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb">04958</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span>
<a name="l04959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09">04959</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span>
<a name="l04960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed">04960</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span>
<a name="l04961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26">04961</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span>
<a name="l04962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5">04962</a> <span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span>
<a name="l04964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01">04964</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((uint32_t)0x00F00000)        </span>
<a name="l04965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76">04965</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((uint32_t)0x00100000)        </span>
<a name="l04966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a">04966</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((uint32_t)0x00200000)        </span>
<a name="l04967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0">04967</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((uint32_t)0x00400000)        </span>
<a name="l04968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2">04968</a> <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((uint32_t)0x00800000)        </span>
<a name="l04970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b">04970</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((uint32_t)0x0F000000)        </span>
<a name="l04971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33">04971</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((uint32_t)0x01000000)        </span>
<a name="l04972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c">04972</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((uint32_t)0x02000000)        </span>
<a name="l04973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f">04973</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((uint32_t)0x04000000)        </span>
<a name="l04974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a">04974</a> <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((uint32_t)0x08000000)        </span>
<a name="l04976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9">04976</a> <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span>
<a name="l04977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c">04977</a> <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span>
<a name="l04978"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9">04978</a> <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span>
<a name="l04980"></a>04980 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span>
<a name="l04981"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d">04981</a> <span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span>
<a name="l04982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1">04982</a> <span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span>
<a name="l04983"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3">04983</a> <span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span>
<a name="l04985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a">04985</a> <span class="preprocessor">#define  FSMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span>
<a name="l04986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae36f67be67a473c318fa937246c6de17">04986</a> <span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l04987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6180d3899a37f7e518b1e4b8bf935baa">04987</a> <span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l04989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">04989</a> <span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span>
<a name="l04991"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800">04991</a> <span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span>
<a name="l04992"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c">04992</a> <span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span>
<a name="l04993"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8baae9949bd0f294a698721da24808f">04993</a> <span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span>
<a name="l04994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01ba36d067efffcfe5ecea3af1411675">04994</a> <span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span>
<a name="l04995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4999b81ed8783cca5f3b25500183ff9a">04995</a> <span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span>
<a name="l04997"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2">04997</a> <span class="preprocessor">#define  FSMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span>
<a name="l04998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd7e456c24f5978e8cb1078c633f0d23">04998</a> <span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span>
<a name="l04999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f0b2191750ab21af10f009e1a97ca13">04999</a> <span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span>
<a name="l05000"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3de27b9eb559156b7ed87407206b7a17">05000</a> <span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span>
<a name="l05001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c70f852bb8809e8ea4800a7dd616266">05001</a> <span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span>
<a name="l05003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1">05003</a> <span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span>
<a name="l05004"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb">05004</a> <span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span>
<a name="l05005"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b947299d05921085b531f12db860f41">05005</a> <span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span>
<a name="l05006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga199db72eae8707aba0b22ff18bd8bcd0">05006</a> <span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span>
<a name="l05008"></a>05008 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span>
<a name="l05009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3f15324eb8692ddf3f294f358b1d8c">05009</a> <span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span>
<a name="l05010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac1334587ebb2f313078aab2c2f76cf7">05010</a> <span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span>
<a name="l05011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade562589d0572ba223d2f6df265fe5b8">05011</a> <span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span>
<a name="l05013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f">05013</a> <span class="preprocessor">#define  FSMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span>
<a name="l05014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07">05014</a> <span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l05015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8819a742324c0523f3dc6b8959bcdd5">05015</a> <span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l05017"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e">05017</a> <span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span>
<a name="l05019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga478e4371d8baf2a0b2675b3113edb071">05019</a> <span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span>
<a name="l05020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadedb0d10b5b53656dc152b9264faffbd">05020</a> <span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span>
<a name="l05021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5536285f03b1732aed999d20c0e25aa">05021</a> <span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span>
<a name="l05022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7d40ba9c0f0da58948ee2cc546b634c">05022</a> <span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span>
<a name="l05023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63f96a640afa85d7521b05458f590a19">05023</a> <span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span>
<a name="l05025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga199c4b0e690f0da0de46e372183da642">05025</a> <span class="preprocessor">#define  FSMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span>
<a name="l05026"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada0f17bcc683a5a6249348a63004e225">05026</a> <span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span>
<a name="l05027"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78">05027</a> <span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span>
<a name="l05028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga597698c6059f70f61310456e83353738">05028</a> <span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span>
<a name="l05029"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912">05029</a> <span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span>
<a name="l05031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8d92853ca6f97f72682c2f53f686998">05031</a> <span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span>
<a name="l05032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga506daa911151e1b9de3ed2b5030d1a5a">05032</a> <span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span>
<a name="l05033"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9">05033</a> <span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span>
<a name="l05034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf041e921fb9af07e9c709d79bbfaec89">05034</a> <span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span>
<a name="l05036"></a>05036 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span>
<a name="l05037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">05037</a> <span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span>
<a name="l05038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f4a72bae5da27f8da23c13a54fe9622">05038</a> <span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span>
<a name="l05039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">05039</a> <span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span>
<a name="l05041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">05041</a> <span class="preprocessor">#define  FSMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span>
<a name="l05042"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0995cb320e6293ea435df275ce67359f">05042</a> <span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span>
<a name="l05043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b6be32b3844a299a2c92089e81e27e9">05043</a> <span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span>
<a name="l05045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga646509f8bebb0d662c730ed4cabe741f">05045</a> <span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span>
<a name="l05047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">05047</a> <span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span>
<a name="l05048"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0dd78ad0c755190a69b37ebac75a11dd">05048</a> <span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span>
<a name="l05049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0ea2e2287999d3c7d6583aab492514d">05049</a> <span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span>
<a name="l05050"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34dd56ee892fc187e105e4d820ce3b9a">05050</a> <span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span>
<a name="l05051"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92">05051</a> <span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span>
<a name="l05053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">05053</a> <span class="preprocessor">#define  FSMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span>
<a name="l05054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62fe4ede4c658b788596e8ea6f325c9f">05054</a> <span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span>
<a name="l05055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a9958cbf815ac97c3500a46aaf573f5">05055</a> <span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span>
<a name="l05056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga669e16ecd48c92f65bd66f2da63fe53f">05056</a> <span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span>
<a name="l05057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad298ef64d36721696517ed0d4ac12d32">05057</a> <span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span>
<a name="l05059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2308baba97f307b8beb6239702471038">05059</a> <span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span>
<a name="l05060"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76514698225c0734c1e9be46b6dbd298">05060</a> <span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span>
<a name="l05061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c43076003bbf01f95765125e19ab94d">05061</a> <span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span>
<a name="l05062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01">05062</a> <span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span>
<a name="l05064"></a>05064 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span>
<a name="l05065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19f1b90b2da89b68aa754d0a89d60de9">05065</a> <span class="preprocessor">#define  FSMC_SR2_IRS                        ((uint8_t)0x01)               </span>
<a name="l05066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga664d6e1440c12e76dfa34f716af85ed1">05066</a> <span class="preprocessor">#define  FSMC_SR2_ILS                        ((uint8_t)0x02)               </span>
<a name="l05067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6492ad6afe175283d07de38978936dc">05067</a> <span class="preprocessor">#define  FSMC_SR2_IFS                        ((uint8_t)0x04)               </span>
<a name="l05068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e">05068</a> <span class="preprocessor">#define  FSMC_SR2_IREN                       ((uint8_t)0x08)               </span>
<a name="l05069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c">05069</a> <span class="preprocessor">#define  FSMC_SR2_ILEN                       ((uint8_t)0x10)               </span>
<a name="l05070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga755c088c58b27f79108675f56ea9d196">05070</a> <span class="preprocessor">#define  FSMC_SR2_IFEN                       ((uint8_t)0x20)               </span>
<a name="l05071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb">05071</a> <span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((uint8_t)0x40)               </span>
<a name="l05073"></a>05073 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span>
<a name="l05074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad929e4a8c1fdb49ee6f690121336afea">05074</a> <span class="preprocessor">#define  FSMC_SR3_IRS                        ((uint8_t)0x01)               </span>
<a name="l05075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9803b4ab5b8cce213a80abc11c751d21">05075</a> <span class="preprocessor">#define  FSMC_SR3_ILS                        ((uint8_t)0x02)               </span>
<a name="l05076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d">05076</a> <span class="preprocessor">#define  FSMC_SR3_IFS                        ((uint8_t)0x04)               </span>
<a name="l05077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12baad15533ecbc57db95ea4939bc782">05077</a> <span class="preprocessor">#define  FSMC_SR3_IREN                       ((uint8_t)0x08)               </span>
<a name="l05078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12">05078</a> <span class="preprocessor">#define  FSMC_SR3_ILEN                       ((uint8_t)0x10)               </span>
<a name="l05079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7355e5368013759dbfabfec8b609ca8">05079</a> <span class="preprocessor">#define  FSMC_SR3_IFEN                       ((uint8_t)0x20)               </span>
<a name="l05080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga230562cf231dc79cd9354933b39ae7de">05080</a> <span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((uint8_t)0x40)               </span>
<a name="l05082"></a>05082 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span>
<a name="l05083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga163f7143d51b516af0d46b142222957f">05083</a> <span class="preprocessor">#define  FSMC_SR4_IRS                        ((uint8_t)0x01)               </span>
<a name="l05084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e19feccd1553911d08be673c4af72ad">05084</a> <span class="preprocessor">#define  FSMC_SR4_ILS                        ((uint8_t)0x02)               </span>
<a name="l05085"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc">05085</a> <span class="preprocessor">#define  FSMC_SR4_IFS                        ((uint8_t)0x04)               </span>
<a name="l05086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f5f17d22e07bb6674cbd68740b9708a">05086</a> <span class="preprocessor">#define  FSMC_SR4_IREN                       ((uint8_t)0x08)               </span>
<a name="l05087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9b8d7c7b68723a4ef01843d547d95bc">05087</a> <span class="preprocessor">#define  FSMC_SR4_ILEN                       ((uint8_t)0x10)               </span>
<a name="l05088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf97394e42be634cb441204f6bfffb504">05088</a> <span class="preprocessor">#define  FSMC_SR4_IFEN                       ((uint8_t)0x20)               </span>
<a name="l05089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae7081cdf26e75bccfac1b6a29c04124">05089</a> <span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((uint8_t)0x40)               </span>
<a name="l05091"></a>05091 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span>
<a name="l05092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536">05092</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span>
<a name="l05093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga529858550113070878ce680da0a6bf7d">05093</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span>
<a name="l05094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28517c1f5aeded21b3f0326247b0bbe1">05094</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span>
<a name="l05095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f59339df091ad8a00d75c32b335b711">05095</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span>
<a name="l05096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7715c089272c9709e8f94590b46be609">05096</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span>
<a name="l05097"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31a0e44106c1ec87375054be15b1cb84">05097</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span>
<a name="l05098"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga221edf50060c5dad91de3c0b877fdbfc">05098</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span>
<a name="l05099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5dc6beefe3ea22a84dbc44fd30843778">05099</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span>
<a name="l05100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae14181cbd85100c2b3b104525c42ee6c">05100</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span>
<a name="l05102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72">05102</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span>
<a name="l05103"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f">05103</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span>
<a name="l05104"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e">05104</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span>
<a name="l05105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga922a823292054746923fb13b8f4c1b5c">05105</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span>
<a name="l05106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44f9c0141f457b0ef0ff42c1645d7337">05106</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span>
<a name="l05107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d15645ffe422f3e35cc03efd93361cb">05107</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span>
<a name="l05108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga640d5866b22b11924b7e4c9bfc608624">05108</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span>
<a name="l05109"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51d69f501306eae03db719cb52065b3c">05109</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span>
<a name="l05110"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga127b0e01d15f1007cfa67247a99da26f">05110</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span>
<a name="l05112"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d">05112</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span>
<a name="l05113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e">05113</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span>
<a name="l05114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4630e2bdb842914d0f7b53d4ed610122">05114</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span>
<a name="l05115"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf699fd414971d0c52159c21652f5e58">05115</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span>
<a name="l05116"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3e1f50389b82f8737a12ef6d1683c4f">05116</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span>
<a name="l05117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e">05117</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span>
<a name="l05118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9cd7c5637824522c2bd0f2cd165ca218">05118</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span>
<a name="l05119"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52ee3806d174025ab98d6c9148f17ae2">05119</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span>
<a name="l05120"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1afae5788b827aebc3df92c74754b38">05120</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span>
<a name="l05122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4">05122</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span>
<a name="l05123"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8">05123</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span>
<a name="l05124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c0d8bf861d9918763b7391d4ad287b0">05124</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span>
<a name="l05125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999">05125</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span>
<a name="l05126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaded9a6b1b516fa2595988c84c5465f9b">05126</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span>
<a name="l05127"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9b1831fb25422c7a126a7d029223394">05127</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span>
<a name="l05128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae828a4dde56e15f78ab156feeb329af9">05128</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span>
<a name="l05129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf5464a2e8aeec6eb06c58283168ef97">05129</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span>
<a name="l05130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c5ca1880a516478e1b8f1142066c004">05130</a> <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span>
<a name="l05132"></a>05132 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span>
<a name="l05133"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f">05133</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span>
<a name="l05134"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a">05134</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span>
<a name="l05135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa10132605ec4a4be1ab48ee6b36080e">05135</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span>
<a name="l05136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd867b06de7c7a49244b6a35570d2cd2">05136</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span>
<a name="l05137"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga292a8826723614aa2504a376f4a2e5d5">05137</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span>
<a name="l05138"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98703fee6465ba580b052ef76f2c63f2">05138</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span>
<a name="l05139"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaea28a64fc9a7e0df35826b4ec372361">05139</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span>
<a name="l05140"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea51bbe866574be10bdc1d2d16bb9810">05140</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span>
<a name="l05141"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga702eeb8c3930ea564af728cc3bb9044b">05141</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span>
<a name="l05143"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4243cb8b53a10143621872c0d0ed318b">05143</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span>
<a name="l05144"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30d8aad77f584d1c380b6d04d4984ac5">05144</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span>
<a name="l05145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacf4638838e3cf2dfa076ef795596967">05145</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span>
<a name="l05146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1c65a1027062f3fff04dfdd24c33e64">05146</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span>
<a name="l05147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae23146168ddc8e06defd6e75390dde1d">05147</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span>
<a name="l05148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79640d63c03f94bd4f38859c46bad820">05148</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span>
<a name="l05149"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8d36841fa1730bbbc825278cffd623f3">05149</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span>
<a name="l05150"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70">05150</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span>
<a name="l05151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f485579592b7fdf2e480523ee220418">05151</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span>
<a name="l05153"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8ef1e0f4db1e2792b0939f9058a149b">05153</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span>
<a name="l05154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1abd4698bb45c784b23b8d431eb90f1">05154</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span>
<a name="l05155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a93e71d784bdb1cd115805feac42d6b">05155</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span>
<a name="l05156"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20a5443b5236e71b8dfe0620abffbd68">05156</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span>
<a name="l05157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38">05157</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span>
<a name="l05158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6d1864268bb87124d127d92e8db54dc">05158</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span>
<a name="l05159"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8968569a91c0b5d6c456074ddfc98aa3">05159</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span>
<a name="l05160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf40967f9e19b41e2692b7fe1177b8629">05160</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span>
<a name="l05161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563">05161</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span>
<a name="l05163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a77d54c66589f233792d30fc83e7f12">05163</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span>
<a name="l05164"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d8453ab8a7488ff13c681154bfd293c">05164</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span>
<a name="l05165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf023951ad4fd31a691cc26fc3c27ec46">05165</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span>
<a name="l05166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf8d790834161e0224c878cd8eab190e">05166</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span>
<a name="l05167"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26daeb039123824e2de5fdd64cb3a1ff">05167</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span>
<a name="l05168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd06d96e44933ce665b2af8c2a4098e4">05168</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span>
<a name="l05169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8">05169</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span>
<a name="l05170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf33c72c5ab0747d587a801835cf1a897">05170</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span>
<a name="l05171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7304d0d28edd32a70be474e656fbf8e">05171</a> <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span>
<a name="l05173"></a>05173 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span>
<a name="l05174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa">05174</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span>
<a name="l05175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6df1a1190522593b71da113c7ea8cfab">05175</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span>
<a name="l05176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fa76a9c077f40e973df8fe6903c69c4">05176</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span>
<a name="l05177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03ddc1ecb61313593976bf70aec06e9f">05177</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span>
<a name="l05178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4280253a6049c7739c6b70a6d7940998">05178</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span>
<a name="l05179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga153d7b557dc40b797f93bf5593808279">05179</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span>
<a name="l05180"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc8fc6eadc2e952227c121b6d6114834">05180</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span>
<a name="l05181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecce633b6da6db82000f1d39dc23bb3b">05181</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span>
<a name="l05182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04c68698ff6f47551244ae5a26893059">05182</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span>
<a name="l05184"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d">05184</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span>
<a name="l05185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c88b294c963e5be76da4bf3048af411">05185</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span>
<a name="l05186"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24d45891fa0a503d81f68f62f5fd18e5">05186</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span>
<a name="l05187"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1fa35a7722b6339a7cef85b5be2280d">05187</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span>
<a name="l05188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga929f7f1066e3f2d69c72126615d06cb0">05188</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span>
<a name="l05189"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5282e3d9205f778b67ef00c27beb2918">05189</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span>
<a name="l05190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc">05190</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span>
<a name="l05191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2429913d3b7993dfda75413f0a72bf4">05191</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span>
<a name="l05192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9">05192</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span>
<a name="l05194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c">05194</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span>
<a name="l05195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf07eef15a372886fda3182f49e2e912e">05195</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span>
<a name="l05196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa05a691ca81b6fe6df07adb1c5142597">05196</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span>
<a name="l05197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafd4f50c33f4ec69e878983fb6065c73">05197</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span>
<a name="l05198"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3cf67d6699d41fc042aed2be6d6aef0">05198</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span>
<a name="l05199"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9">05199</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span>
<a name="l05200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522">05200</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span>
<a name="l05201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0352f9aa02c4037d690b516d7385d27">05201</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span>
<a name="l05202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga880aa86c933687f7565b7ab79776923e">05202</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span>
<a name="l05204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6">05204</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span>
<a name="l05205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9298e847d13d24cbe87a3c477af9f02c">05205</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span>
<a name="l05206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga591eb0822bbb91c4ba12f80d35424c4c">05206</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span>
<a name="l05207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6db858408154b3694bb1fdc995f7e069">05207</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span>
<a name="l05208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e38ef7ec628928bea867de00af9b206">05208</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span>
<a name="l05209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81a86c24f41bd5363793953df972d941">05209</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span>
<a name="l05210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0">05210</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span>
<a name="l05211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga443fff9e0a661cce0d3fe96886eceb0b">05211</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span>
<a name="l05212"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90cf92af2475f9f7cadbb9553225260d">05212</a> <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span>
<a name="l05214"></a>05214 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span>
<a name="l05215"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f">05215</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span>
<a name="l05216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab4718770edfb1b9b96df7410a58f79b">05216</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span>
<a name="l05217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cde8c8360b22a3fb63615b4274653c9">05217</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span>
<a name="l05218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae80034b8760da9dd1faaf7e326b6002a">05218</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span>
<a name="l05219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11924ff951b3e939d2d20807901a82bf">05219</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span>
<a name="l05220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1b81efbb998d5e86685075396fd83b0">05220</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span>
<a name="l05221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e89896b03049ad636484b44c7ecd670">05221</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span>
<a name="l05222"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac751391f5acb1f3229ca65a3424d316d">05222</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span>
<a name="l05223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb0f3115642332e5aef5cfa1b6b719d8">05223</a> <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span>
<a name="l05225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6">05225</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span>
<a name="l05226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf43a2874230fbe9b87f9495a736b9363">05226</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span>
<a name="l05227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad30fbb45343ced8deb9bbc062dba46b">05227</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span>
<a name="l05228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae78c7794f66cd2063464ab2e6ef2bd07">05228</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span>
<a name="l05229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82c2de9009c75560a342122937b25853">05229</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span>
<a name="l05230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe">05230</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span>
<a name="l05231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac924773c5fcbee73186600247618d10b">05231</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span>
<a name="l05232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70b22c0b9a32e473f0eb56952ba58d95">05232</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span>
<a name="l05233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24">05233</a> <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span>
<a name="l05235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce">05235</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span>
<a name="l05236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b5e19eb38592e84b9c0f3f57df51892">05236</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span>
<a name="l05237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13dface112bf1300689a4f00ba31abac">05237</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span>
<a name="l05238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea0e1b34ac27f20c85db0f96eaeff994">05238</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span>
<a name="l05239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1582860673c5e72f9441095d5af7b8ad">05239</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span>
<a name="l05240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdd679f3b80617291639cafcdd8f77d1">05240</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span>
<a name="l05241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34e89cd935ec26279bc9876d9dd07b07">05241</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span>
<a name="l05242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12c42d6d5746ef8d763d36b04f6e4644">05242</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span>
<a name="l05243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93558ba1372a3709316b4734160b3874">05243</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span>
<a name="l05245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f">05245</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span>
<a name="l05246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1ff9b8faa8372116ca931826d18a9c7">05246</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span>
<a name="l05247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac4081b55783073164985488c9d4d6b8">05247</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span>
<a name="l05248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3cc10b4217452bae11c69ed9f6f1844">05248</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span>
<a name="l05249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93e2929a1bcde578f374bbebaa9482d1">05249</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span>
<a name="l05250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac536419b5ef258fa3f9140387e2f134f">05250</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span>
<a name="l05251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5deab3153671ff06832dd651372f9ca7">05251</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span>
<a name="l05252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga047723a357976aca5bdf6575327986d2">05252</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span>
<a name="l05253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga859a5af02e12a11e7548085e9e186547">05253</a> <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span>
<a name="l05255"></a>05255 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span>
<a name="l05256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0487c57e948411f16c3a35927e60dd5">05256</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span>
<a name="l05257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e68a5b1bb5996422eac084d586359d4">05257</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span>
<a name="l05258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428">05258</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span>
<a name="l05259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29b9389601899ce2731c612ad05d9a96">05259</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span>
<a name="l05260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97893656a7b65ec5420382de0b264a11">05260</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span>
<a name="l05261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a6993a1cc304b9300bdc365c2827d43">05261</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span>
<a name="l05262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8cf65f61ce823183c3866607cab6bd09">05262</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span>
<a name="l05263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2d5a3dd16094a6279766692694aa16b">05263</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span>
<a name="l05264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7668853b7956cdb13fd73ed10faf4526">05264</a> <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span>
<a name="l05266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8aaf4c77a663cab07ac6c365a271599">05266</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span>
<a name="l05267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5c5500a07e7885de5c372c55f147836">05267</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span>
<a name="l05268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0">05268</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span>
<a name="l05269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac34cbe7e282e1074e6c4b9645e48db2f">05269</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span>
<a name="l05270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga771f2a5acde98a9760eb8a1338f416a3">05270</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span>
<a name="l05271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bcc944836a379b2b878d5129ff94ddb">05271</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span>
<a name="l05272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf722482193ca6a1bf90f17af567e019">05272</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span>
<a name="l05273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88">05273</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span>
<a name="l05274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa66342cc1db5dcad99153b5a2f22140e">05274</a> <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span>
<a name="l05276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3a2e634d0f5e3c9716c0910e1efda60">05276</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span>
<a name="l05277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad34a9f1b84d670c4132c56fa30ca26f0">05277</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span>
<a name="l05278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b2ed392d654694fc330c6721bed5728">05278</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span>
<a name="l05279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga679d3ea50788981dac810ec62bc372f0">05279</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span>
<a name="l05280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75d74cf52f238826e87d3a3c27b52acc">05280</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span>
<a name="l05281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8d656d40279e1655a6682dcc2762e92">05281</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span>
<a name="l05282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafee75f2fcf37e20e983732f258f85371">05282</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span>
<a name="l05283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga777b93e1e3c802ede605644d3ff3bba7">05283</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span>
<a name="l05284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39acada8d54a7a14d3838d042397bd74">05284</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span>
<a name="l05286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea9d34b131aa7db353eef060ca37788c">05286</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span>
<a name="l05287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bc6736af23f6f033568e0085cd19964">05287</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span>
<a name="l05288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41270d0ae8670f39b886b49e47e8195b">05288</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span>
<a name="l05289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga988ec453492aafacf205895c5398caf2">05289</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span>
<a name="l05290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48885375147c060687bbccc6a234ce39">05290</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span>
<a name="l05291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ea193881223470d7b6a6ca3e3474a84">05291</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span>
<a name="l05292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1">05292</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span>
<a name="l05293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44fd348b342ec248b821123f3310f475">05293</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span>
<a name="l05294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ff1a3acc9bbab229000d48845ea1863">05294</a> <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span>
<a name="l05296"></a>05296 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span>
<a name="l05297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159">05297</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span>
<a name="l05298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1dac8bcf03610eb2d43b557f4d81532a">05298</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span>
<a name="l05299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac2576c2a95871cbf9babd0778372571">05299</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span>
<a name="l05300"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88e760bbe9714ac07f381de3af0abc36">05300</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span>
<a name="l05301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b472fd4848733a921998f0305b5bc02">05301</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span>
<a name="l05302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7d0c69190a0d78fedc875c3dc6b9037">05302</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span>
<a name="l05303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga168c6f16be9721a5ea0e31230bd1939b">05303</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span>
<a name="l05304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72fe744c036b2acc4fff8733ac48b0ae">05304</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span>
<a name="l05305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4529b17de7cb4eeeff25496620978adc">05305</a> <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span>
<a name="l05307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0">05307</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span>
<a name="l05308"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5da7db34cd23f3126f224a0b845a66a8">05308</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span>
<a name="l05309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14644aa2ed55afe2094015d74843a994">05309</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span>
<a name="l05310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657">05310</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span>
<a name="l05311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a">05311</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span>
<a name="l05312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8d341a7448f645a2f849e591515f020">05312</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span>
<a name="l05313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf278272c5fdaa8fa7c84e1c095690632">05313</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span>
<a name="l05314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3126347e126717a761af0b6e44b9d72d">05314</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span>
<a name="l05315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34afb78710ca450ac7065f0bc263075c">05315</a> <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span>
<a name="l05317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6">05317</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span>
<a name="l05318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66">05318</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span>
<a name="l05319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga738c8d87ebcdff68725a54ff7f39675d">05319</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span>
<a name="l05320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d9610198e4710ca394e3aeb32aa229f">05320</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span>
<a name="l05321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd14059e9f658f37b3a1f18786395717">05321</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span>
<a name="l05322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a39fa40e2d4990097e31b47ad85283a">05322</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span>
<a name="l05323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga239e412f20305d58416f10a79e253a87">05323</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span>
<a name="l05324"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6">05324</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span>
<a name="l05325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga836fd2ad42b0c9f6d0eb651589d04123">05325</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span>
<a name="l05327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3">05327</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span>
<a name="l05328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b746d7b655f6379af4dd4d5ba842492">05328</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span>
<a name="l05329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2dd87929111fc0c888dd7c311f8eba3">05329</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span>
<a name="l05330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga353c0709e22a06998f05b908a597f525">05330</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span>
<a name="l05331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21">05331</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span>
<a name="l05332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65c1778d08bfe2a40961f6acf023b9d4">05332</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span>
<a name="l05333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaadb7001986c9a4c28052b46657ad7a7e">05333</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span>
<a name="l05334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa11a8d896354bd1c6645ac096db8e065">05334</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span>
<a name="l05335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a054f48705ec3fef0686c576f414f29">05335</a> <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span>
<a name="l05337"></a>05337 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span>
<a name="l05338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a">05338</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span>
<a name="l05339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967">05339</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span>
<a name="l05340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d">05340</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span>
<a name="l05341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927">05341</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span>
<a name="l05342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9">05342</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span>
<a name="l05343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29">05343</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span>
<a name="l05344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a">05344</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span>
<a name="l05345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57">05345</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span>
<a name="l05346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1">05346</a> <span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span>
<a name="l05348"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c">05348</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span>
<a name="l05349"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7">05349</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span>
<a name="l05350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da">05350</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span>
<a name="l05351"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75">05351</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span>
<a name="l05352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f">05352</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span>
<a name="l05353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02">05353</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span>
<a name="l05354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215">05354</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span>
<a name="l05355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b">05355</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span>
<a name="l05356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc">05356</a> <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span>
<a name="l05358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878">05358</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span>
<a name="l05359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4">05359</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span>
<a name="l05360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307">05360</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span>
<a name="l05361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096">05361</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span>
<a name="l05362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6">05362</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span>
<a name="l05363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d">05363</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span>
<a name="l05364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6">05364</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span>
<a name="l05365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc">05365</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span>
<a name="l05366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953">05366</a> <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span>
<a name="l05368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d">05368</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span>
<a name="l05369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c">05369</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span>
<a name="l05370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2">05370</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span>
<a name="l05371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21">05371</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span>
<a name="l05372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba">05372</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span>
<a name="l05373"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee">05373</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span>
<a name="l05374"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a">05374</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span>
<a name="l05375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a">05375</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span>
<a name="l05376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4">05376</a> <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span>
<a name="l05378"></a>05378 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span>
<a name="l05379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba">05379</a> <span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05381"></a>05381 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span>
<a name="l05382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be">05382</a> <span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05384"></a>05384 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05385"></a>05385 <span class="comment">/*                                                                            */</span>
<a name="l05386"></a>05386 <span class="comment">/*                          SD host Interface                                 */</span>
<a name="l05387"></a>05387 <span class="comment">/*                                                                            */</span>
<a name="l05388"></a>05388 <span class="comment">/******************************************************************************/</span>
<a name="l05389"></a>05389 
<a name="l05390"></a>05390 <span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span>
<a name="l05391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">05391</a> <span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span>
<a name="l05392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">05392</a> <span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span>
<a name="l05393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">05393</a> <span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span>
<a name="l05395"></a>05395 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span>
<a name="l05396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">05396</a> <span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span>
<a name="l05397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">05397</a> <span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span>
<a name="l05398"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">05398</a> <span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span>
<a name="l05399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">05399</a> <span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span>
<a name="l05401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">05401</a> <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span>
<a name="l05402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">05402</a> <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span>
<a name="l05403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">05403</a> <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span>
<a name="l05405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">05405</a> <span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span>
<a name="l05406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">05406</a> <span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span>
<a name="l05408"></a>05408 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span>
<a name="l05409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">05409</a> <span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span>
<a name="l05411"></a>05411 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span>
<a name="l05412"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">05412</a> <span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span>
<a name="l05414"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">05414</a> <span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span>
<a name="l05415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">05415</a> <span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span>
<a name="l05416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">05416</a> <span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span>
<a name="l05418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">05418</a> <span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span>
<a name="l05419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">05419</a> <span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span>
<a name="l05420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">05420</a> <span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span>
<a name="l05421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">05421</a> <span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span>
<a name="l05422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">05422</a> <span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span>
<a name="l05423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">05423</a> <span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span>
<a name="l05424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">05424</a> <span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span>
<a name="l05426"></a>05426 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span>
<a name="l05427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">05427</a> <span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span>
<a name="l05429"></a>05429 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span>
<a name="l05430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">05430</a> <span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05432"></a>05432 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span>
<a name="l05433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">05433</a> <span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05435"></a>05435 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span>
<a name="l05436"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">05436</a> <span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05438"></a>05438 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span>
<a name="l05439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">05439</a> <span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05441"></a>05441 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span>
<a name="l05442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">05442</a> <span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05444"></a>05444 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span>
<a name="l05445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">05445</a> <span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05447"></a>05447 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span>
<a name="l05448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">05448</a> <span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span>
<a name="l05450"></a>05450 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span>
<a name="l05451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">05451</a> <span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span>
<a name="l05452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">05452</a> <span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span>
<a name="l05453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">05453</a> <span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span>
<a name="l05454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">05454</a> <span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span>
<a name="l05456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">05456</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span>
<a name="l05457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">05457</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span>
<a name="l05458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">05458</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span>
<a name="l05459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">05459</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span>
<a name="l05460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">05460</a> <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span>
<a name="l05462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">05462</a> <span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span>
<a name="l05463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">05463</a> <span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span>
<a name="l05464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">05464</a> <span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span>
<a name="l05465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">05465</a> <span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span>
<a name="l05467"></a>05467 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span>
<a name="l05468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">05468</a> <span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span>
<a name="l05470"></a>05470 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span>
<a name="l05471"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">05471</a> <span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span>
<a name="l05472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">05472</a> <span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span>
<a name="l05473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">05473</a> <span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span>
<a name="l05474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">05474</a> <span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span>
<a name="l05475"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">05475</a> <span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span>
<a name="l05476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">05476</a> <span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span>
<a name="l05477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">05477</a> <span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span>
<a name="l05478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">05478</a> <span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span>
<a name="l05479"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">05479</a> <span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span>
<a name="l05480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">05480</a> <span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span>
<a name="l05481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">05481</a> <span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span>
<a name="l05482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">05482</a> <span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span>
<a name="l05483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">05483</a> <span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span>
<a name="l05484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">05484</a> <span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span>
<a name="l05485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">05485</a> <span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span>
<a name="l05486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">05486</a> <span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span>
<a name="l05487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">05487</a> <span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span>
<a name="l05488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">05488</a> <span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span>
<a name="l05489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">05489</a> <span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span>
<a name="l05490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">05490</a> <span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span>
<a name="l05491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">05491</a> <span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span>
<a name="l05492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">05492</a> <span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span>
<a name="l05493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">05493</a> <span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span>
<a name="l05494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">05494</a> <span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span>
<a name="l05496"></a>05496 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span>
<a name="l05497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">05497</a> <span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span>
<a name="l05498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">05498</a> <span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span>
<a name="l05499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">05499</a> <span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span>
<a name="l05500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">05500</a> <span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span>
<a name="l05501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">05501</a> <span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span>
<a name="l05502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">05502</a> <span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span>
<a name="l05503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">05503</a> <span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span>
<a name="l05504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">05504</a> <span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span>
<a name="l05505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">05505</a> <span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span>
<a name="l05506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">05506</a> <span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span>
<a name="l05507"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">05507</a> <span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span>
<a name="l05508"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">05508</a> <span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span>
<a name="l05509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">05509</a> <span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span>
<a name="l05511"></a>05511 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span>
<a name="l05512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">05512</a> <span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span>
<a name="l05513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">05513</a> <span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span>
<a name="l05514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">05514</a> <span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span>
<a name="l05515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">05515</a> <span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span>
<a name="l05516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">05516</a> <span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span>
<a name="l05517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">05517</a> <span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span>
<a name="l05518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">05518</a> <span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span>
<a name="l05519"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">05519</a> <span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span>
<a name="l05520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">05520</a> <span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span>
<a name="l05521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">05521</a> <span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span>
<a name="l05522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">05522</a> <span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span>
<a name="l05523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">05523</a> <span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span>
<a name="l05524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">05524</a> <span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span>
<a name="l05525"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">05525</a> <span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span>
<a name="l05526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">05526</a> <span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span>
<a name="l05527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">05527</a> <span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span>
<a name="l05528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">05528</a> <span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span>
<a name="l05529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">05529</a> <span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span>
<a name="l05530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">05530</a> <span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span>
<a name="l05531"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">05531</a> <span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span>
<a name="l05532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">05532</a> <span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span>
<a name="l05533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">05533</a> <span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span>
<a name="l05534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">05534</a> <span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span>
<a name="l05535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">05535</a> <span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span>
<a name="l05537"></a>05537 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span>
<a name="l05538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">05538</a> <span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span>
<a name="l05540"></a>05540 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span>
<a name="l05541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">05541</a> <span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span>
<a name="l05543"></a>05543 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l05544"></a>05544 <span class="comment">/*                                                                            */</span>
<a name="l05545"></a>05545 <span class="comment">/*                                   USB Device FS                            */</span>
<a name="l05546"></a>05546 <span class="comment">/*                                                                            */</span>
<a name="l05547"></a>05547 <span class="comment">/******************************************************************************/</span>
<a name="l05548"></a>05548 
<a name="l05550"></a>05550 <span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span>
<a name="l05551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">05551</a> <span class="preprocessor">#define  USB_EP0R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">05553</a> <span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">05554</a> <span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">05555</a> <span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">05557</a> <span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05558"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">05558</a> <span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">05559</a> <span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">05561</a> <span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">05562</a> <span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">05563</a> <span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">05565</a> <span class="preprocessor">#define  USB_EP0R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">05567</a> <span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">05568</a> <span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">05569</a> <span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">05571</a> <span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">05572</a> <span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05574"></a>05574 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span>
<a name="l05575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">05575</a> <span class="preprocessor">#define  USB_EP1R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">05577</a> <span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">05578</a> <span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">05579</a> <span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05581"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">05581</a> <span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">05582</a> <span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">05583</a> <span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">05585</a> <span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">05586</a> <span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">05587</a> <span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">05589</a> <span class="preprocessor">#define  USB_EP1R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05591"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">05591</a> <span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">05592</a> <span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">05593</a> <span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">05595</a> <span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">05596</a> <span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05598"></a>05598 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span>
<a name="l05599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">05599</a> <span class="preprocessor">#define  USB_EP2R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">05601</a> <span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">05602</a> <span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">05603</a> <span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">05605</a> <span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">05606</a> <span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">05607</a> <span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">05609</a> <span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">05610</a> <span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">05611</a> <span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">05613</a> <span class="preprocessor">#define  USB_EP2R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">05615</a> <span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">05616</a> <span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">05617</a> <span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">05619</a> <span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">05620</a> <span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05622"></a>05622 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span>
<a name="l05623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">05623</a> <span class="preprocessor">#define  USB_EP3R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">05625</a> <span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">05626</a> <span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">05627</a> <span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">05629</a> <span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05630"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">05630</a> <span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">05631</a> <span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">05633</a> <span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">05634</a> <span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">05635</a> <span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">05637</a> <span class="preprocessor">#define  USB_EP3R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05639"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">05639</a> <span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">05640</a> <span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05641"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">05641</a> <span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05643"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">05643</a> <span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05644"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">05644</a> <span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05646"></a>05646 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span>
<a name="l05647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">05647</a> <span class="preprocessor">#define  USB_EP4R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">05649</a> <span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">05650</a> <span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">05651</a> <span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05653"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">05653</a> <span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05654"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">05654</a> <span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">05655</a> <span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">05657</a> <span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">05658</a> <span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">05659</a> <span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">05661</a> <span class="preprocessor">#define  USB_EP4R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05663"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">05663</a> <span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05664"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">05664</a> <span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">05665</a> <span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">05667</a> <span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">05668</a> <span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05670"></a>05670 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span>
<a name="l05671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">05671</a> <span class="preprocessor">#define  USB_EP5R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">05673</a> <span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">05674</a> <span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">05675</a> <span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">05677</a> <span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">05678</a> <span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">05679</a> <span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">05681</a> <span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">05682</a> <span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">05683</a> <span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">05685</a> <span class="preprocessor">#define  USB_EP5R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">05687</a> <span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">05688</a> <span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">05689</a> <span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">05691</a> <span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">05692</a> <span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05694"></a>05694 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span>
<a name="l05695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">05695</a> <span class="preprocessor">#define  USB_EP6R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">05697</a> <span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">05698</a> <span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">05699</a> <span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">05701</a> <span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">05702</a> <span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">05703</a> <span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">05705</a> <span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">05706</a> <span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">05707</a> <span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">05709</a> <span class="preprocessor">#define  USB_EP6R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">05711</a> <span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">05712</a> <span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">05713</a> <span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">05715</a> <span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">05716</a> <span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05718"></a>05718 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span>
<a name="l05719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">05719</a> <span class="preprocessor">#define  USB_EP7R_EA                         ((uint16_t)0x000F)            </span>
<a name="l05721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">05721</a> <span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((uint16_t)0x0030)            </span>
<a name="l05722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">05722</a> <span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((uint16_t)0x0010)            </span>
<a name="l05723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">05723</a> <span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((uint16_t)0x0020)            </span>
<a name="l05725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">05725</a> <span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((uint16_t)0x0040)            </span>
<a name="l05726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">05726</a> <span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((uint16_t)0x0080)            </span>
<a name="l05727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">05727</a> <span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((uint16_t)0x0100)            </span>
<a name="l05729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">05729</a> <span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((uint16_t)0x0600)            </span>
<a name="l05730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">05730</a> <span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((uint16_t)0x0200)            </span>
<a name="l05731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">05731</a> <span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((uint16_t)0x0400)            </span>
<a name="l05733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">05733</a> <span class="preprocessor">#define  USB_EP7R_SETUP                      ((uint16_t)0x0800)            </span>
<a name="l05735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">05735</a> <span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((uint16_t)0x3000)            </span>
<a name="l05736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">05736</a> <span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((uint16_t)0x1000)            </span>
<a name="l05737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">05737</a> <span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((uint16_t)0x2000)            </span>
<a name="l05739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">05739</a> <span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((uint16_t)0x4000)            </span>
<a name="l05740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">05740</a> <span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((uint16_t)0x8000)            </span>
<a name="l05743"></a>05743 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span>
<a name="l05744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">05744</a> <span class="preprocessor">#define  USB_CNTR_FRES                       ((uint16_t)0x0001)            </span>
<a name="l05745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">05745</a> <span class="preprocessor">#define  USB_CNTR_PDWN                       ((uint16_t)0x0002)            </span>
<a name="l05746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">05746</a> <span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((uint16_t)0x0004)            </span>
<a name="l05747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">05747</a> <span class="preprocessor">#define  USB_CNTR_FSUSP                      ((uint16_t)0x0008)            </span>
<a name="l05748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">05748</a> <span class="preprocessor">#define  USB_CNTR_RESUME                     ((uint16_t)0x0010)            </span>
<a name="l05749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">05749</a> <span class="preprocessor">#define  USB_CNTR_ESOFM                      ((uint16_t)0x0100)            </span>
<a name="l05750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">05750</a> <span class="preprocessor">#define  USB_CNTR_SOFM                       ((uint16_t)0x0200)            </span>
<a name="l05751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">05751</a> <span class="preprocessor">#define  USB_CNTR_RESETM                     ((uint16_t)0x0400)            </span>
<a name="l05752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">05752</a> <span class="preprocessor">#define  USB_CNTR_SUSPM                      ((uint16_t)0x0800)            </span>
<a name="l05753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">05753</a> <span class="preprocessor">#define  USB_CNTR_WKUPM                      ((uint16_t)0x1000)            </span>
<a name="l05754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">05754</a> <span class="preprocessor">#define  USB_CNTR_ERRM                       ((uint16_t)0x2000)            </span>
<a name="l05755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">05755</a> <span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((uint16_t)0x4000)            </span>
<a name="l05756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">05756</a> <span class="preprocessor">#define  USB_CNTR_CTRM                       ((uint16_t)0x8000)            </span>
<a name="l05758"></a>05758 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span>
<a name="l05759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">05759</a> <span class="preprocessor">#define  USB_ISTR_EP_ID                      ((uint16_t)0x000F)            </span>
<a name="l05760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">05760</a> <span class="preprocessor">#define  USB_ISTR_DIR                        ((uint16_t)0x0010)            </span>
<a name="l05761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">05761</a> <span class="preprocessor">#define  USB_ISTR_ESOF                       ((uint16_t)0x0100)            </span>
<a name="l05762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">05762</a> <span class="preprocessor">#define  USB_ISTR_SOF                        ((uint16_t)0x0200)            </span>
<a name="l05763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">05763</a> <span class="preprocessor">#define  USB_ISTR_RESET                      ((uint16_t)0x0400)            </span>
<a name="l05764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">05764</a> <span class="preprocessor">#define  USB_ISTR_SUSP                       ((uint16_t)0x0800)            </span>
<a name="l05765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">05765</a> <span class="preprocessor">#define  USB_ISTR_WKUP                       ((uint16_t)0x1000)            </span>
<a name="l05766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">05766</a> <span class="preprocessor">#define  USB_ISTR_ERR                        ((uint16_t)0x2000)            </span>
<a name="l05767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">05767</a> <span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((uint16_t)0x4000)            </span>
<a name="l05768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">05768</a> <span class="preprocessor">#define  USB_ISTR_CTR                        ((uint16_t)0x8000)            </span>
<a name="l05770"></a>05770 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span>
<a name="l05771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">05771</a> <span class="preprocessor">#define  USB_FNR_FN                          ((uint16_t)0x07FF)            </span>
<a name="l05772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">05772</a> <span class="preprocessor">#define  USB_FNR_LSOF                        ((uint16_t)0x1800)            </span>
<a name="l05773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">05773</a> <span class="preprocessor">#define  USB_FNR_LCK                         ((uint16_t)0x2000)            </span>
<a name="l05774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">05774</a> <span class="preprocessor">#define  USB_FNR_RXDM                        ((uint16_t)0x4000)            </span>
<a name="l05775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">05775</a> <span class="preprocessor">#define  USB_FNR_RXDP                        ((uint16_t)0x8000)            </span>
<a name="l05777"></a>05777 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span>
<a name="l05778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">05778</a> <span class="preprocessor">#define  USB_DADDR_ADD                       ((uint8_t)0x7F)               </span>
<a name="l05779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">05779</a> <span class="preprocessor">#define  USB_DADDR_ADD0                      ((uint8_t)0x01)               </span>
<a name="l05780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">05780</a> <span class="preprocessor">#define  USB_DADDR_ADD1                      ((uint8_t)0x02)               </span>
<a name="l05781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">05781</a> <span class="preprocessor">#define  USB_DADDR_ADD2                      ((uint8_t)0x04)               </span>
<a name="l05782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">05782</a> <span class="preprocessor">#define  USB_DADDR_ADD3                      ((uint8_t)0x08)               </span>
<a name="l05783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">05783</a> <span class="preprocessor">#define  USB_DADDR_ADD4                      ((uint8_t)0x10)               </span>
<a name="l05784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">05784</a> <span class="preprocessor">#define  USB_DADDR_ADD5                      ((uint8_t)0x20)               </span>
<a name="l05785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">05785</a> <span class="preprocessor">#define  USB_DADDR_ADD6                      ((uint8_t)0x40)               </span>
<a name="l05787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">05787</a> <span class="preprocessor">#define  USB_DADDR_EF                        ((uint8_t)0x80)               </span>
<a name="l05789"></a>05789 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span>    
<a name="l05790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">05790</a> <span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((uint16_t)0xFFF8)            </span>
<a name="l05793"></a>05793 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span>
<a name="l05794"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">05794</a> <span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05796"></a>05796 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span>
<a name="l05797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">05797</a> <span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05799"></a>05799 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span>
<a name="l05800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">05800</a> <span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05802"></a>05802 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span>
<a name="l05803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">05803</a> <span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05805"></a>05805 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span>
<a name="l05806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">05806</a> <span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05808"></a>05808 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span>
<a name="l05809"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">05809</a> <span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05811"></a>05811 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span>
<a name="l05812"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">05812</a> <span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05814"></a>05814 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span>
<a name="l05815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">05815</a> <span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((uint16_t)0xFFFE)            </span>
<a name="l05817"></a>05817 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05818"></a>05818 
<a name="l05819"></a>05819 <span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span>
<a name="l05820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">05820</a> <span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((uint16_t)0x03FF)            </span>
<a name="l05822"></a>05822 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span>
<a name="l05823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">05823</a> <span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((uint16_t)0x03FF)            </span>
<a name="l05825"></a>05825 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span>
<a name="l05826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">05826</a> <span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((uint16_t)0x03FF)            </span>
<a name="l05828"></a>05828 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span>
<a name="l05829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">05829</a> <span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((uint16_t)0x03FF)            </span>
<a name="l05831"></a>05831 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span>
<a name="l05832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">05832</a> <span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((uint16_t)0x03FF)            </span>
<a name="l05834"></a>05834 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span>
<a name="l05835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">05835</a> <span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((uint16_t)0x03FF)            </span>
<a name="l05837"></a>05837 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span>
<a name="l05838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">05838</a> <span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((uint16_t)0x03FF)            </span>
<a name="l05840"></a>05840 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span>
<a name="l05841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">05841</a> <span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((uint16_t)0x03FF)            </span>
<a name="l05843"></a>05843 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05844"></a>05844 
<a name="l05845"></a>05845 <span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span>
<a name="l05846"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">05846</a> <span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05848"></a>05848 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span>
<a name="l05849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">05849</a> <span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05851"></a>05851 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span>
<a name="l05852"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">05852</a> <span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((uint32_t)0x000003FF)        </span>
<a name="l05854"></a>05854 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span>
<a name="l05855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">05855</a> <span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((uint32_t)0x03FF0000)        </span>
<a name="l05857"></a>05857 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span>
<a name="l05858"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">05858</a> <span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05860"></a>05860 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span>
<a name="l05861"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">05861</a> <span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05863"></a>05863 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span>
<a name="l05864"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">05864</a> <span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((uint16_t)0x000003FF)        </span>
<a name="l05866"></a>05866 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span>
<a name="l05867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">05867</a> <span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((uint16_t)0x03FF0000)        </span>
<a name="l05869"></a>05869 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span>
<a name="l05870"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">05870</a> <span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05872"></a>05872 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span>
<a name="l05873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">05873</a> <span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05875"></a>05875 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span>
<a name="l05876"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">05876</a> <span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05878"></a>05878 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span>
<a name="l05879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">05879</a> <span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05881"></a>05881 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span>
<a name="l05882"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">05882</a> <span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05884"></a>05884 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span>
<a name="l05885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">05885</a> <span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05887"></a>05887 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span>
<a name="l05888"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">05888</a> <span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((uint32_t)0x000003FF)        </span>
<a name="l05890"></a>05890 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span>
<a name="l05891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">05891</a> <span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l05893"></a>05893 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05894"></a>05894 
<a name="l05895"></a>05895 <span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span>
<a name="l05896"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">05896</a> <span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05898"></a>05898 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span>
<a name="l05899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">05899</a> <span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05901"></a>05901 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span>
<a name="l05902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">05902</a> <span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05904"></a>05904 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span>
<a name="l05905"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">05905</a> <span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05907"></a>05907 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span>
<a name="l05908"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">05908</a> <span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05910"></a>05910 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span>
<a name="l05911"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">05911</a> <span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05913"></a>05913 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span>
<a name="l05914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">05914</a> <span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05916"></a>05916 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span>
<a name="l05917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">05917</a> <span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((uint16_t)0xFFFE)            </span>
<a name="l05919"></a>05919 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05920"></a>05920 
<a name="l05921"></a>05921 <span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span>
<a name="l05922"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">05922</a> <span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((uint16_t)0x03FF)            </span>
<a name="l05924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">05924</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">05925</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">05926</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">05927</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05928"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">05928</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05929"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">05929</a> <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05931"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">05931</a> <span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05933"></a>05933 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span>
<a name="l05934"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">05934</a> <span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((uint16_t)0x03FF)            </span>
<a name="l05936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">05936</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">05937</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">05938</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05939"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">05939</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05940"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">05940</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">05941</a> <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">05943</a> <span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05945"></a>05945 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span>
<a name="l05946"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">05946</a> <span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((uint16_t)0x03FF)            </span>
<a name="l05948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">05948</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05949"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">05949</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05950"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">05950</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05951"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">05951</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">05952</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05953"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">05953</a> <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">05955</a> <span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05957"></a>05957 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span>
<a name="l05958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">05958</a> <span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((uint16_t)0x03FF)            </span>
<a name="l05960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">05960</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">05961</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">05962</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">05963</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">05964</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">05965</a> <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">05967</a> <span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05969"></a>05969 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span>
<a name="l05970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">05970</a> <span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((uint16_t)0x03FF)            </span>
<a name="l05972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">05972</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">05973</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">05974</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05975"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">05975</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">05976</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">05977</a> <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05979"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">05979</a> <span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05981"></a>05981 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span>
<a name="l05982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">05982</a> <span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((uint16_t)0x03FF)            </span>
<a name="l05984"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">05984</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">05985</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">05986</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">05987</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l05988"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">05988</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l05989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">05989</a> <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l05991"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">05991</a> <span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l05993"></a>05993 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span>
<a name="l05994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">05994</a> <span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((uint16_t)0x03FF)            </span>
<a name="l05996"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">05996</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l05997"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">05997</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l05998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">05998</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l05999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">05999</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l06000"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">06000</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l06001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">06001</a> <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l06003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">06003</a> <span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l06005"></a>06005 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span>
<a name="l06006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">06006</a> <span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((uint16_t)0x03FF)            </span>
<a name="l06008"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">06008</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span>
<a name="l06009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">06009</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span>
<a name="l06010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">06010</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span>
<a name="l06011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">06011</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span>
<a name="l06012"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">06012</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span>
<a name="l06013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">06013</a> <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span>
<a name="l06015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">06015</a> <span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((uint16_t)0x8000)            </span>
<a name="l06017"></a>06017 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l06018"></a>06018 
<a name="l06019"></a>06019 <span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span>
<a name="l06020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">06020</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">06022</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">06023</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06024"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">06024</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">06025</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06026"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">06026</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06027"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">06027</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06029"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">06029</a> <span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06031"></a>06031 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span>
<a name="l06032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">06032</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">06034</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06035"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">06035</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06036"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">06036</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">06037</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">06038</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">06039</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">06041</a> <span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06043"></a>06043 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span>
<a name="l06044"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">06044</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">06046</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">06047</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06048"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">06048</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">06049</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06050"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">06050</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06051"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">06051</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">06053</a> <span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06055"></a>06055 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span>
<a name="l06056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">06056</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">06058</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">06059</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06060"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">06060</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">06061</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">06062</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">06063</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">06065</a> <span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06067"></a>06067 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span>
<a name="l06068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">06068</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">06070</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">06071</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">06072</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">06073</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">06074</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">06075</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">06077</a> <span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06079"></a>06079 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span>
<a name="l06080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">06080</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">06082</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">06083</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">06084</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06085"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">06085</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06086"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">06086</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">06087</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">06089</a> <span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06091"></a>06091 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span>
<a name="l06092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">06092</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">06094</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">06095</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">06096</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06097"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">06097</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06098"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">06098</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">06099</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06101"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">06101</a> <span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06103"></a>06103 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span>
<a name="l06104"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">06104</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">06106</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">06107</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">06108</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06109"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">06109</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06110"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">06110</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">06111</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">06113</a> <span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06115"></a>06115 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span>
<a name="l06116"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">06116</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">06118</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06119"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">06119</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((uint32_t)0x00000400)        </span>
<a name="l06120"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">06120</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((uint32_t)0x00000800)        </span>
<a name="l06121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">06121</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((uint32_t)0x00001000)        </span>
<a name="l06122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">06122</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((uint32_t)0x00002000)        </span>
<a name="l06123"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">06123</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((uint32_t)0x00004000)        </span>
<a name="l06125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">06125</a> <span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06127"></a>06127 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span>
<a name="l06128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">06128</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">06130</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06131"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">06131</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06132"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">06132</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06133"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">06133</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06134"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">06134</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">06135</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06137"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">06137</a> <span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06139"></a>06139 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span>
<a name="l06140"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">06140</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06142"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">06142</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06143"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">06143</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06144"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">06144</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">06145</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">06146</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">06147</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06149"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">06149</a> <span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06151"></a>06151 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span>
<a name="l06152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">06152</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06154"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">06154</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">06155</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06156"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">06156</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">06157</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">06158</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06159"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">06159</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">06161</a> <span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06163"></a>06163 <span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span>
<a name="l06164"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">06164</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">06166</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06167"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">06167</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">06168</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">06169</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">06170</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">06171</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">06173</a> <span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06175"></a>06175 <span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span>
<a name="l06176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">06176</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">06178</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">06179</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06180"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">06180</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">06181</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">06182</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06183"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">06183</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">06185</a> <span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06187"></a>06187 <span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span>
<a name="l06188"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">06188</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((uint32_t)0x000003FF)        </span>
<a name="l06190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">06190</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span>
<a name="l06191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">06191</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span>
<a name="l06192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">06192</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span>
<a name="l06193"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">06193</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span>
<a name="l06194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">06194</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span>
<a name="l06195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">06195</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span>
<a name="l06197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">06197</a> <span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span>
<a name="l06199"></a>06199 <span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span>
<a name="l06200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">06200</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((uint32_t)0x03FF0000)        </span>
<a name="l06202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">06202</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span>
<a name="l06203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">06203</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span>
<a name="l06204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">06204</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span>
<a name="l06205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">06205</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span>
<a name="l06206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">06206</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span>
<a name="l06207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">06207</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span>
<a name="l06209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">06209</a> <span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span>
<a name="l06211"></a>06211 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l06212"></a>06212 <span class="comment">/*                                                                            */</span>
<a name="l06213"></a>06213 <span class="comment">/*                         Controller Area Network                            */</span>
<a name="l06214"></a>06214 <span class="comment">/*                                                                            */</span>
<a name="l06215"></a>06215 <span class="comment">/******************************************************************************/</span>
<a name="l06216"></a>06216 
<a name="l06218"></a>06218 <span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span>
<a name="l06219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356">06219</a> <span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint16_t)0x0001)            </span>
<a name="l06220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176">06220</a> <span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint16_t)0x0002)            </span>
<a name="l06221"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9">06221</a> <span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint16_t)0x0004)            </span>
<a name="l06222"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8">06222</a> <span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint16_t)0x0008)            </span>
<a name="l06223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049">06223</a> <span class="preprocessor">#define  CAN_MCR_NART                        ((uint16_t)0x0010)            </span>
<a name="l06224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0">06224</a> <span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint16_t)0x0020)            </span>
<a name="l06225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490">06225</a> <span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint16_t)0x0040)            </span>
<a name="l06226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb">06226</a> <span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint16_t)0x0080)            </span>
<a name="l06227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f">06227</a> <span class="preprocessor">#define  CAN_MCR_RESET                       ((uint16_t)0x8000)            </span>
<a name="l06229"></a>06229 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span>
<a name="l06230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682">06230</a> <span class="preprocessor">#define  CAN_MSR_INAK                        ((uint16_t)0x0001)            </span>
<a name="l06231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074">06231</a> <span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint16_t)0x0002)            </span>
<a name="l06232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae">06232</a> <span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint16_t)0x0004)            </span>
<a name="l06233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc">06233</a> <span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint16_t)0x0008)            </span>
<a name="l06234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91">06234</a> <span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint16_t)0x0010)            </span>
<a name="l06235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988">06235</a> <span class="preprocessor">#define  CAN_MSR_TXM                         ((uint16_t)0x0100)            </span>
<a name="l06236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884">06236</a> <span class="preprocessor">#define  CAN_MSR_RXM                         ((uint16_t)0x0200)            </span>
<a name="l06237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69">06237</a> <span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint16_t)0x0400)            </span>
<a name="l06238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b">06238</a> <span class="preprocessor">#define  CAN_MSR_RX                          ((uint16_t)0x0800)            </span>
<a name="l06240"></a>06240 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span>
<a name="l06241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52">06241</a> <span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span>
<a name="l06242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297">06242</a> <span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span>
<a name="l06243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47">06243</a> <span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span>
<a name="l06244"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0">06244</a> <span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span>
<a name="l06245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f">06245</a> <span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span>
<a name="l06246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538">06246</a> <span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span>
<a name="l06247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151">06247</a> <span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span>
<a name="l06248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529">06248</a> <span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span>
<a name="l06249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6">06249</a> <span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span>
<a name="l06250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd">06250</a> <span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span>
<a name="l06251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0">06251</a> <span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span>
<a name="l06252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e">06252</a> <span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span>
<a name="l06253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff">06253</a> <span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span>
<a name="l06254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8">06254</a> <span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span>
<a name="l06255"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb">06255</a> <span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span>
<a name="l06256"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13">06256</a> <span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span>
<a name="l06258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05">06258</a> <span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span>
<a name="l06259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0">06259</a> <span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span>
<a name="l06260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea">06260</a> <span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span>
<a name="l06261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21">06261</a> <span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span>
<a name="l06263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e">06263</a> <span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span>
<a name="l06264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65">06264</a> <span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span>
<a name="l06265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed">06265</a> <span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span>
<a name="l06266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f">06266</a> <span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span>
<a name="l06268"></a>06268 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span>
<a name="l06269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc">06269</a> <span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint8_t)0x03)               </span>
<a name="l06270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70">06270</a> <span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint8_t)0x08)               </span>
<a name="l06271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8">06271</a> <span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint8_t)0x10)               </span>
<a name="l06272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d">06272</a> <span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint8_t)0x20)               </span>
<a name="l06274"></a>06274 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span>
<a name="l06275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f">06275</a> <span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint8_t)0x03)               </span>
<a name="l06276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a">06276</a> <span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint8_t)0x08)               </span>
<a name="l06277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590">06277</a> <span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint8_t)0x10)               </span>
<a name="l06278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab">06278</a> <span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint8_t)0x20)               </span>
<a name="l06280"></a>06280 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span>
<a name="l06281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26">06281</a> <span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span>
<a name="l06282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d">06282</a> <span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span>
<a name="l06283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3">06283</a> <span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span>
<a name="l06284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679">06284</a> <span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span>
<a name="l06285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed">06285</a> <span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span>
<a name="l06286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f">06286</a> <span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span>
<a name="l06287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf">06287</a> <span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span>
<a name="l06288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3">06288</a> <span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span>
<a name="l06289"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b">06289</a> <span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span>
<a name="l06290"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef">06290</a> <span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span>
<a name="l06291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39">06291</a> <span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span>
<a name="l06292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a">06292</a> <span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span>
<a name="l06293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e">06293</a> <span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span>
<a name="l06294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812">06294</a> <span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span>
<a name="l06296"></a>06296 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span>
<a name="l06297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8">06297</a> <span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span>
<a name="l06298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0">06298</a> <span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span>
<a name="l06299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225">06299</a> <span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span>
<a name="l06301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e">06301</a> <span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span>
<a name="l06302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7">06302</a> <span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span>
<a name="l06303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4">06303</a> <span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span>
<a name="l06304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c">06304</a> <span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span>
<a name="l06306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d">06306</a> <span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span>
<a name="l06307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9">06307</a> <span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span>
<a name="l06309"></a>06309 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span>
<a name="l06310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02">06310</a> <span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span>
<a name="l06311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9">06311</a> <span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span>
<a name="l06312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3">06312</a> <span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span>
<a name="l06313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2">06313</a> <span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span>
<a name="l06314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8">06314</a> <span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span>
<a name="l06315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d">06315</a> <span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span>
<a name="l06318"></a>06318 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span>
<a name="l06319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a">06319</a> <span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span>
<a name="l06320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a">06320</a> <span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span>
<a name="l06321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b">06321</a> <span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span>
<a name="l06322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5">06322</a> <span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span>
<a name="l06323"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717">06323</a> <span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span>
<a name="l06325"></a>06325 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span>
<a name="l06326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2">06326</a> <span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span>
<a name="l06327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906">06327</a> <span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span>
<a name="l06328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a">06328</a> <span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span>
<a name="l06330"></a>06330 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span>
<a name="l06331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e">06331</a> <span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span>
<a name="l06332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830">06332</a> <span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68">06333</a> <span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752">06334</a> <span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span>
<a name="l06336"></a>06336 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span>
<a name="l06337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982">06337</a> <span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span>
<a name="l06338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75">06338</a> <span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span>
<a name="l06339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02">06339</a> <span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span>
<a name="l06340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c">06340</a> <span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span>
<a name="l06342"></a>06342 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span>
<a name="l06343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee">06343</a> <span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span>
<a name="l06344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b">06344</a> <span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span>
<a name="l06345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de">06345</a> <span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span>
<a name="l06346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e">06346</a> <span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span>
<a name="l06347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd">06347</a> <span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span>
<a name="l06349"></a>06349 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span>
<a name="l06350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b">06350</a> <span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span>
<a name="l06351"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b">06351</a> <span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span>
<a name="l06352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910">06352</a> <span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span>
<a name="l06354"></a>06354 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span>
<a name="l06355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105">06355</a> <span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span>
<a name="l06356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab">06356</a> <span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06357"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c">06357</a> <span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06358"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4">06358</a> <span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span>
<a name="l06360"></a>06360 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span>
<a name="l06361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90">06361</a> <span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span>
<a name="l06362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16">06362</a> <span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span>
<a name="l06363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128">06363</a> <span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span>
<a name="l06364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817">06364</a> <span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span>
<a name="l06366"></a>06366 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span>
<a name="l06367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f">06367</a> <span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span>
<a name="l06368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d">06368</a> <span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span>
<a name="l06369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78">06369</a> <span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span>
<a name="l06370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b">06370</a> <span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span>
<a name="l06371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a">06371</a> <span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span>
<a name="l06373"></a>06373 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span>  
<a name="l06374"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5">06374</a> <span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span>
<a name="l06375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e">06375</a> <span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span>
<a name="l06376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa">06376</a> <span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span>
<a name="l06378"></a>06378 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span>
<a name="l06379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21">06379</a> <span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span>
<a name="l06380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1">06380</a> <span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb">06381</a> <span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2">06382</a> <span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span>
<a name="l06384"></a>06384 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span>
<a name="l06385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d">06385</a> <span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span>
<a name="l06386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6">06386</a> <span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span>
<a name="l06387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5">06387</a> <span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span>
<a name="l06388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda">06388</a> <span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span>
<a name="l06390"></a>06390 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span>
<a name="l06391"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba">06391</a> <span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span>
<a name="l06392"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca">06392</a> <span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span>
<a name="l06393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240">06393</a> <span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span>
<a name="l06394"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f">06394</a> <span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span>
<a name="l06396"></a>06396 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span>
<a name="l06397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7">06397</a> <span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span>
<a name="l06398"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1">06398</a> <span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span>
<a name="l06399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e">06399</a> <span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span>
<a name="l06401"></a>06401 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span>
<a name="l06402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d">06402</a> <span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span>
<a name="l06403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e">06403</a> <span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8">06404</a> <span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a">06405</a> <span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span>
<a name="l06407"></a>06407 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span>
<a name="l06408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c">06408</a> <span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span>
<a name="l06409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a">06409</a> <span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span>
<a name="l06410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b">06410</a> <span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span>
<a name="l06411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f">06411</a> <span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span>
<a name="l06413"></a>06413 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span>
<a name="l06414"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8">06414</a> <span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span>
<a name="l06415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8">06415</a> <span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span>
<a name="l06416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf">06416</a> <span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span>
<a name="l06417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980">06417</a> <span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span>
<a name="l06419"></a>06419 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span>
<a name="l06420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8">06420</a> <span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span>
<a name="l06421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b">06421</a> <span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span>
<a name="l06422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a">06422</a> <span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span>
<a name="l06424"></a>06424 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span>
<a name="l06425"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020">06425</a> <span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span>
<a name="l06426"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a">06426</a> <span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span>
<a name="l06427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4">06427</a> <span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span>
<a name="l06428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf">06428</a> <span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span>
<a name="l06430"></a>06430 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span>
<a name="l06431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255">06431</a> <span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span>
<a name="l06432"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad">06432</a> <span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span>
<a name="l06433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae">06433</a> <span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span>
<a name="l06434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb">06434</a> <span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span>
<a name="l06437"></a>06437 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span>
<a name="l06438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549">06438</a> <span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint8_t)0x01)               </span>
<a name="l06440"></a>06440 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span>
<a name="l06441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860">06441</a> <span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint16_t)0x3FFF)            </span>
<a name="l06442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687">06442</a> <span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint16_t)0x0001)            </span>
<a name="l06443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1">06443</a> <span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint16_t)0x0002)            </span>
<a name="l06444"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940">06444</a> <span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint16_t)0x0004)            </span>
<a name="l06445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386">06445</a> <span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint16_t)0x0008)            </span>
<a name="l06446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3">06446</a> <span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint16_t)0x0010)            </span>
<a name="l06447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d">06447</a> <span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint16_t)0x0020)            </span>
<a name="l06448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1">06448</a> <span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint16_t)0x0040)            </span>
<a name="l06449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0">06449</a> <span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint16_t)0x0080)            </span>
<a name="l06450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037">06450</a> <span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint16_t)0x0100)            </span>
<a name="l06451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32">06451</a> <span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint16_t)0x0200)            </span>
<a name="l06452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805">06452</a> <span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint16_t)0x0400)            </span>
<a name="l06453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964">06453</a> <span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint16_t)0x0800)            </span>
<a name="l06454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842">06454</a> <span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint16_t)0x1000)            </span>
<a name="l06455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc">06455</a> <span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint16_t)0x2000)            </span>
<a name="l06457"></a>06457 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span>
<a name="l06458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714">06458</a> <span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint16_t)0x3FFF)            </span>
<a name="l06459"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad">06459</a> <span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint16_t)0x0001)            </span>
<a name="l06460"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8">06460</a> <span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint16_t)0x0002)            </span>
<a name="l06461"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358">06461</a> <span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint16_t)0x0004)            </span>
<a name="l06462"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354">06462</a> <span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint16_t)0x0008)            </span>
<a name="l06463"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f">06463</a> <span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint16_t)0x0010)            </span>
<a name="l06464"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb">06464</a> <span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint16_t)0x0020)            </span>
<a name="l06465"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b">06465</a> <span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint16_t)0x0040)            </span>
<a name="l06466"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a">06466</a> <span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint16_t)0x0080)            </span>
<a name="l06467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226">06467</a> <span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint16_t)0x0100)            </span>
<a name="l06468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb">06468</a> <span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint16_t)0x0200)            </span>
<a name="l06469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977">06469</a> <span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint16_t)0x0400)            </span>
<a name="l06470"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d">06470</a> <span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint16_t)0x0800)            </span>
<a name="l06471"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d">06471</a> <span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint16_t)0x1000)            </span>
<a name="l06472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4">06472</a> <span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint16_t)0x2000)            </span>
<a name="l06474"></a>06474 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span>
<a name="l06475"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe">06475</a> <span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint16_t)0x3FFF)            </span>
<a name="l06476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833">06476</a> <span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint16_t)0x0001)            </span>
<a name="l06477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386">06477</a> <span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint16_t)0x0002)            </span>
<a name="l06478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065">06478</a> <span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint16_t)0x0004)            </span>
<a name="l06479"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9">06479</a> <span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint16_t)0x0008)            </span>
<a name="l06480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6">06480</a> <span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint16_t)0x0010)            </span>
<a name="l06481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f">06481</a> <span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint16_t)0x0020)            </span>
<a name="l06482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035">06482</a> <span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint16_t)0x0040)            </span>
<a name="l06483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b">06483</a> <span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint16_t)0x0080)            </span>
<a name="l06484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1">06484</a> <span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint16_t)0x0100)            </span>
<a name="l06485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089">06485</a> <span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint16_t)0x0200)            </span>
<a name="l06486"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438">06486</a> <span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint16_t)0x0400)            </span>
<a name="l06487"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817">06487</a> <span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint16_t)0x0800)            </span>
<a name="l06488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65">06488</a> <span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint16_t)0x1000)            </span>
<a name="l06489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee">06489</a> <span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint16_t)0x2000)            </span>
<a name="l06491"></a>06491 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span>
<a name="l06492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd">06492</a> <span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint16_t)0x3FFF)            </span>
<a name="l06493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60">06493</a> <span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint16_t)0x0001)            </span>
<a name="l06494"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe">06494</a> <span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint16_t)0x0002)            </span>
<a name="l06495"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee">06495</a> <span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint16_t)0x0004)            </span>
<a name="l06496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d">06496</a> <span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint16_t)0x0008)            </span>
<a name="l06497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da">06497</a> <span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint16_t)0x0010)            </span>
<a name="l06498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664">06498</a> <span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint16_t)0x0020)            </span>
<a name="l06499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c">06499</a> <span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint16_t)0x0040)            </span>
<a name="l06500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b">06500</a> <span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint16_t)0x0080)            </span>
<a name="l06501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e">06501</a> <span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint16_t)0x0100)            </span>
<a name="l06502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a">06502</a> <span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint16_t)0x0200)            </span>
<a name="l06503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955">06503</a> <span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint16_t)0x0400)            </span>
<a name="l06504"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66">06504</a> <span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint16_t)0x0800)            </span>
<a name="l06505"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae">06505</a> <span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint16_t)0x1000)            </span>
<a name="l06506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05">06506</a> <span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint16_t)0x2000)            </span>
<a name="l06508"></a>06508 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span>
<a name="l06509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819">06509</a> <span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06510"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f">06510</a> <span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06511"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded">06511</a> <span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680">06512</a> <span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06513"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981">06513</a> <span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06514"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85">06514</a> <span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a">06515</a> <span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06516"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb">06516</a> <span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06517"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea">06517</a> <span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0">06518</a> <span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06519"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d">06519</a> <span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935">06520</a> <span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a">06521</a> <span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef">06522</a> <span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06523"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658">06523</a> <span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f">06524</a> <span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06525"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80">06525</a> <span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd">06526</a> <span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22">06527</a> <span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78">06528</a> <span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06529"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e">06529</a> <span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1">06530</a> <span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06531"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a">06531</a> <span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685">06532</a> <span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be">06533</a> <span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d">06534</a> <span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06535"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b">06535</a> <span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c">06536</a> <span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06537"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009">06537</a> <span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06538"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1">06538</a> <span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06539"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54">06539</a> <span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06540"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554">06540</a> <span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06542"></a>06542 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span>
<a name="l06543"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c">06543</a> <span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06544"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193">06544</a> <span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06545"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4">06545</a> <span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06546"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4">06546</a> <span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06547"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a">06547</a> <span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06548"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8">06548</a> <span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06549"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d">06549</a> <span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06550"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6">06550</a> <span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba">06551</a> <span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf">06552</a> <span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357">06553</a> <span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212">06554</a> <span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd">06555</a> <span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e">06556</a> <span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d">06557</a> <span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06558"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde">06558</a> <span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373">06559</a> <span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140">06560</a> <span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7">06561</a> <span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b">06562</a> <span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6">06563</a> <span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec">06564</a> <span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06565"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02">06565</a> <span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06566"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128">06566</a> <span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5">06567</a> <span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d">06568</a> <span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874">06569</a> <span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6">06570</a> <span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46">06571</a> <span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f">06572</a> <span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d">06573</a> <span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06574"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b">06574</a> <span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06576"></a>06576 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span>
<a name="l06577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84">06577</a> <span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b">06578</a> <span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee">06579</a> <span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06580"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36">06580</a> <span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06581"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd">06581</a> <span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887">06582</a> <span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7">06583</a> <span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06584"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc">06584</a> <span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908">06585</a> <span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319">06586</a> <span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c">06587</a> <span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7">06588</a> <span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94">06589</a> <span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a">06590</a> <span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06591"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e">06591</a> <span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990">06592</a> <span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38">06593</a> <span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd">06594</a> <span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06595"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9">06595</a> <span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c">06596</a> <span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06597"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43">06597</a> <span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06598"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5">06598</a> <span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7">06599</a> <span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06600"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0">06600</a> <span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06601"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b">06601</a> <span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06602"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e">06602</a> <span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08">06603</a> <span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06604"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff">06604</a> <span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06605"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714">06605</a> <span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1">06606</a> <span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758">06607</a> <span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122">06608</a> <span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06610"></a>06610 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span>
<a name="l06611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53">06611</a> <span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91">06612</a> <span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2">06613</a> <span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56">06614</a> <span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7">06615</a> <span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf">06616</a> <span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1">06617</a> <span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8">06618</a> <span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa">06619</a> <span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06620"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609">06620</a> <span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06621"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d">06621</a> <span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6">06622</a> <span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d">06623</a> <span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae">06624</a> <span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765">06625</a> <span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1">06626</a> <span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1">06627</a> <span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477">06628</a> <span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f">06629</a> <span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06630"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236">06630</a> <span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06631"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef">06631</a> <span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91">06632</a> <span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb">06633</a> <span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e">06634</a> <span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06635"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919">06635</a> <span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06636"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519">06636</a> <span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2">06637</a> <span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06638"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c">06638</a> <span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06639"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b">06639</a> <span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06640"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2">06640</a> <span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06641"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074">06641</a> <span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06642"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4">06642</a> <span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06644"></a>06644 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span>
<a name="l06645"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993">06645</a> <span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9">06646</a> <span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955">06647</a> <span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7">06648</a> <span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec">06649</a> <span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e">06650</a> <span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9">06651</a> <span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745">06652</a> <span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06653"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5">06653</a> <span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06654"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536">06654</a> <span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d">06655</a> <span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06656"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9">06656</a> <span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06657"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f">06657</a> <span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6">06658</a> <span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06659"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d">06659</a> <span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06660"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c">06660</a> <span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f">06661</a> <span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da">06662</a> <span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06663"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3">06663</a> <span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06664"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed">06664</a> <span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4">06665</a> <span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987">06666</a> <span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f">06667</a> <span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674">06668</a> <span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8">06669</a> <span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364">06670</a> <span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e">06671</a> <span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a">06672</a> <span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b">06673</a> <span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437">06674</a> <span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c">06675</a> <span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06676"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2">06676</a> <span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06678"></a>06678 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span>
<a name="l06679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df">06679</a> <span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06680"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81">06680</a> <span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06681"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1">06681</a> <span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738">06682</a> <span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7">06683</a> <span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2">06684</a> <span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4">06685</a> <span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952">06686</a> <span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e">06687</a> <span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3">06688</a> <span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06689"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4">06689</a> <span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd">06690</a> <span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c">06691</a> <span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12">06692</a> <span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06693"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4">06693</a> <span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049">06694</a> <span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06695"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7">06695</a> <span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06696"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506">06696</a> <span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843">06697</a> <span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2">06698</a> <span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4">06699</a> <span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06700"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76">06700</a> <span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739">06701</a> <span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2">06702</a> <span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc">06703</a> <span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5">06704</a> <span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632">06705</a> <span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be">06706</a> <span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e">06707</a> <span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1">06708</a> <span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06709"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995">06709</a> <span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06710"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0">06710</a> <span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06712"></a>06712 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span>
<a name="l06713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76">06713</a> <span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a">06714</a> <span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c">06715</a> <span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb">06716</a> <span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc">06717</a> <span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc">06718</a> <span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf">06719</a> <span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06720"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8">06720</a> <span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63">06721</a> <span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06722"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897">06722</a> <span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06723"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0">06723</a> <span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06724"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08">06724</a> <span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06725"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695">06725</a> <span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06726"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a">06726</a> <span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06727"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22">06727</a> <span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06728"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8">06728</a> <span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06729"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5">06729</a> <span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5">06730</a> <span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06731"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504">06731</a> <span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6">06732</a> <span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2">06733</a> <span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c">06734</a> <span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754">06735</a> <span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6">06736</a> <span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2">06737</a> <span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd">06738</a> <span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c">06739</a> <span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1">06740</a> <span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5">06741</a> <span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58">06742</a> <span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b">06743</a> <span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee">06744</a> <span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06746"></a>06746 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span>
<a name="l06747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1">06747</a> <span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7">06748</a> <span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06749"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d">06749</a> <span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06750"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997">06750</a> <span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566">06751</a> <span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d">06752</a> <span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3">06753</a> <span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac">06754</a> <span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06755"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62">06755</a> <span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40">06756</a> <span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f">06757</a> <span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb">06758</a> <span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06759"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff">06759</a> <span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291">06760</a> <span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753">06761</a> <span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334">06762</a> <span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33">06763</a> <span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161">06764</a> <span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e">06765</a> <span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f">06766</a> <span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede">06767</a> <span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664">06768</a> <span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176">06769</a> <span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06770"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f">06770</a> <span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866">06771</a> <span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139">06772</a> <span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb">06773</a> <span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd">06774</a> <span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4">06775</a> <span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec">06776</a> <span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3">06777</a> <span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7">06778</a> <span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06780"></a>06780 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span>
<a name="l06781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642">06781</a> <span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d">06782</a> <span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06783"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a">06783</a> <span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06784"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014">06784</a> <span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06785"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7">06785</a> <span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06786"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205">06786</a> <span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06787"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1">06787</a> <span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06788"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c">06788</a> <span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06789"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa">06789</a> <span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06790"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d">06790</a> <span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300">06791</a> <span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6">06792</a> <span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb">06793</a> <span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06794"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70">06794</a> <span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06795"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660">06795</a> <span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28">06796</a> <span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95">06797</a> <span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb">06798</a> <span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06799"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b">06799</a> <span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06800"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19">06800</a> <span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748">06801</a> <span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06802"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033">06802</a> <span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06803"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4">06803</a> <span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79">06804</a> <span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06805"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b">06805</a> <span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06806"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b">06806</a> <span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439">06807</a> <span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1">06808</a> <span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06809"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c">06809</a> <span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113">06810</a> <span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06811"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f">06811</a> <span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06812"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7">06812</a> <span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06814"></a>06814 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span>
<a name="l06815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785">06815</a> <span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06816"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026">06816</a> <span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06817"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f">06817</a> <span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06818"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186">06818</a> <span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3">06819</a> <span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6">06820</a> <span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2">06821</a> <span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06822"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36">06822</a> <span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06823"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762">06823</a> <span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06824"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b">06824</a> <span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de">06825</a> <span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06826"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608">06826</a> <span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06827"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9">06827</a> <span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06828"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b">06828</a> <span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb">06829</a> <span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l06830"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804">06830</a> <span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l06831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630">06831</a> <span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l06832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725">06832</a> <span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l06833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888">06833</a> <span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l06834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239">06834</a> <span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l06835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251">06835</a> <span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l06836"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1">06836</a> <span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l06837"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04">06837</a> <span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l06838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854">06838</a> <span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l06839"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10">06839</a> <span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l06840"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536">06840</a> <span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l06841"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4">06841</a> <span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l06842"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f">06842</a> <span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l06843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c">06843</a> <span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l06844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544">06844</a> <span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l06845"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab">06845</a> <span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l06846"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5">06846</a> <span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l06848"></a>06848 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span>
<a name="l06849"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3">06849</a> <span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l06850"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9">06850</a> <span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l06851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a">06851</a> <span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l06852"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465">06852</a> <span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l06853"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179">06853</a> <span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l06854"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856">06854</a> <span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l06855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e">06855</a> <span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l06856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c">06856</a> <span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l06857"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9">06857</a> <span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l06858"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76">06858</a> <span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l06859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa">06859</a> <span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l06860"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e">06860</a> <span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l06861"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461">06861</a> <span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l06862"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19">06862</a> <span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l06863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7">06863</a> <span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l06864"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075">06864</a> <span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l06865"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95">06865</a> <span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l06866"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9">06866</a> <span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l06867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f">06867</a> <span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l06868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a">06868</a> <span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l06869"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a">06869</a> <span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l06870"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb">06870</a> <span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l06871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1">06871</a> <span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l06872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e">06872</a> <span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l06873"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c">06873</a> <span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l06874"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a">06874</a> <span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l06875"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7">06875</a> <span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l06876"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f">06876</a> <span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l06877"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69">06877</a> <span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l06878"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855">06878</a> <span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l06879"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1">06879</a> <span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l06880"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40">06880</a> <span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l06882"></a>06882 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span>
<a name="l06883"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06">06883</a> <span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l06884"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7">06884</a> <span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l06885"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc">06885</a> <span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l06886"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf">06886</a> <span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l06887"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453">06887</a> <span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l06888"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04">06888</a> <span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l06889"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516">06889</a> <span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l06890"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe">06890</a> <span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l06891"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af">06891</a> <span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l06892"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52">06892</a> <span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l06893"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1">06893</a> <span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l06894"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866">06894</a> <span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l06895"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1">06895</a> <span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l06896"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9">06896</a> <span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l06897"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc">06897</a> <span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l06898"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9">06898</a> <span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l06899"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb">06899</a> <span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l06900"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa">06900</a> <span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l06901"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7">06901</a> <span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l06902"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285">06902</a> <span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l06903"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e">06903</a> <span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l06904"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa">06904</a> <span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l06905"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38">06905</a> <span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l06906"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5">06906</a> <span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l06907"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d">06907</a> <span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l06908"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203">06908</a> <span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l06909"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee">06909</a> <span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l06910"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718">06910</a> <span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l06911"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563">06911</a> <span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l06912"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1">06912</a> <span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l06913"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669">06913</a> <span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l06914"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07">06914</a> <span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l06916"></a>06916 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span>
<a name="l06917"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca">06917</a> <span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l06918"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635">06918</a> <span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l06919"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157">06919</a> <span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l06920"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f">06920</a> <span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l06921"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb">06921</a> <span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l06922"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000">06922</a> <span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l06923"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf">06923</a> <span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l06924"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209">06924</a> <span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l06925"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24">06925</a> <span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l06926"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c">06926</a> <span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l06927"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd">06927</a> <span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l06928"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f">06928</a> <span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l06929"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14">06929</a> <span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l06930"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d">06930</a> <span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l06931"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9">06931</a> <span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l06932"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528">06932</a> <span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l06933"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3">06933</a> <span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l06934"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522">06934</a> <span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l06935"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6">06935</a> <span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l06936"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8">06936</a> <span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l06937"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa">06937</a> <span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l06938"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4">06938</a> <span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l06939"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880">06939</a> <span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l06940"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc">06940</a> <span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l06941"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a">06941</a> <span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l06942"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e">06942</a> <span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l06943"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb">06943</a> <span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l06944"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866">06944</a> <span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l06945"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331">06945</a> <span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l06946"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe">06946</a> <span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l06947"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555">06947</a> <span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l06948"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722">06948</a> <span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l06950"></a>06950 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span>
<a name="l06951"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37">06951</a> <span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l06952"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76">06952</a> <span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l06953"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2">06953</a> <span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l06954"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca">06954</a> <span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l06955"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673">06955</a> <span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l06956"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66">06956</a> <span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l06957"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68">06957</a> <span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l06958"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b">06958</a> <span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l06959"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4">06959</a> <span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l06960"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d">06960</a> <span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l06961"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd">06961</a> <span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l06962"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69">06962</a> <span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l06963"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a">06963</a> <span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l06964"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791">06964</a> <span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l06965"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f">06965</a> <span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l06966"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da">06966</a> <span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l06967"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2">06967</a> <span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l06968"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449">06968</a> <span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l06969"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de">06969</a> <span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l06970"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115">06970</a> <span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l06971"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac">06971</a> <span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l06972"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f">06972</a> <span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l06973"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700">06973</a> <span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l06974"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0">06974</a> <span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l06975"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e">06975</a> <span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l06976"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf">06976</a> <span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l06977"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a">06977</a> <span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l06978"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5">06978</a> <span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l06979"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488">06979</a> <span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l06980"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684">06980</a> <span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l06981"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447">06981</a> <span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l06982"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2">06982</a> <span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l06984"></a>06984 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span>
<a name="l06985"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237">06985</a> <span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l06986"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7">06986</a> <span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l06987"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c">06987</a> <span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l06988"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997">06988</a> <span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l06989"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250">06989</a> <span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l06990"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463">06990</a> <span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l06991"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b">06991</a> <span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l06992"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8">06992</a> <span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l06993"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb">06993</a> <span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l06994"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4">06994</a> <span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l06995"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216">06995</a> <span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l06996"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf">06996</a> <span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l06997"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45">06997</a> <span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l06998"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4">06998</a> <span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l06999"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3">06999</a> <span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07000"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5">07000</a> <span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07001"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1">07001</a> <span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07002"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711">07002</a> <span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07003"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e">07003</a> <span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07004"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457">07004</a> <span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07005"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a">07005</a> <span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07006"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed">07006</a> <span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07007"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc">07007</a> <span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07008"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9">07008</a> <span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07009"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532">07009</a> <span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07010"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab">07010</a> <span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07011"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0">07011</a> <span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07012"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c">07012</a> <span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07013"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2">07013</a> <span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07014"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b">07014</a> <span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07015"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e">07015</a> <span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07016"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb">07016</a> <span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07018"></a>07018 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span>
<a name="l07019"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4">07019</a> <span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07020"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd">07020</a> <span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07021"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b">07021</a> <span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07022"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5">07022</a> <span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07023"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b">07023</a> <span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07024"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878">07024</a> <span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07025"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23">07025</a> <span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07026"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b">07026</a> <span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07027"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1">07027</a> <span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07028"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9">07028</a> <span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07029"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463">07029</a> <span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07030"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c">07030</a> <span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07031"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994">07031</a> <span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07032"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184">07032</a> <span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07033"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87">07033</a> <span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07034"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725">07034</a> <span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07035"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1">07035</a> <span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07036"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c">07036</a> <span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07037"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342">07037</a> <span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07038"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a">07038</a> <span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07039"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1">07039</a> <span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07040"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb">07040</a> <span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07041"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d">07041</a> <span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07042"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde">07042</a> <span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07043"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951">07043</a> <span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07044"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8">07044</a> <span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07045"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e">07045</a> <span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07046"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916">07046</a> <span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07047"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f">07047</a> <span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07048"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b">07048</a> <span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07049"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c">07049</a> <span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07050"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065">07050</a> <span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07052"></a>07052 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span>
<a name="l07053"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814">07053</a> <span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07054"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a">07054</a> <span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07055"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28">07055</a> <span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07056"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9">07056</a> <span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07057"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd">07057</a> <span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07058"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779">07058</a> <span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07059"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79">07059</a> <span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07060"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138">07060</a> <span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07061"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86">07061</a> <span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07062"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c">07062</a> <span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07063"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1">07063</a> <span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07064"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6">07064</a> <span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07065"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319">07065</a> <span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07066"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe">07066</a> <span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07067"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742">07067</a> <span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07068"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b">07068</a> <span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07069"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52">07069</a> <span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07070"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd">07070</a> <span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07071"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca">07071</a> <span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07072"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502">07072</a> <span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07073"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa">07073</a> <span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07074"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f">07074</a> <span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07075"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69">07075</a> <span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07076"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0">07076</a> <span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07077"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044">07077</a> <span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07078"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba">07078</a> <span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07079"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e">07079</a> <span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07080"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36">07080</a> <span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07081"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc">07081</a> <span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07082"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba">07082</a> <span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07083"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800">07083</a> <span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07084"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f">07084</a> <span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07086"></a>07086 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span>
<a name="l07087"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1">07087</a> <span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07088"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4">07088</a> <span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07089"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e">07089</a> <span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07090"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5">07090</a> <span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07091"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46">07091</a> <span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07092"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6">07092</a> <span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07093"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9">07093</a> <span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07094"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85">07094</a> <span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07095"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928">07095</a> <span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07096"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc">07096</a> <span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07097"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14">07097</a> <span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07098"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4">07098</a> <span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07099"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c">07099</a> <span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07100"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682">07100</a> <span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07101"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8">07101</a> <span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07102"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd">07102</a> <span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07103"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366">07103</a> <span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07104"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e">07104</a> <span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07105"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6">07105</a> <span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07106"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776">07106</a> <span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07107"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618">07107</a> <span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07108"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de">07108</a> <span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07109"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b">07109</a> <span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07110"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40">07110</a> <span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07111"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe">07111</a> <span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07112"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28">07112</a> <span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07113"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727">07113</a> <span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07114"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543">07114</a> <span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07115"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25">07115</a> <span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07116"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500">07116</a> <span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07117"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e">07117</a> <span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07118"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6">07118</a> <span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07120"></a>07120 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span>
<a name="l07121"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0">07121</a> <span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07122"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1">07122</a> <span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07123"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8">07123</a> <span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07124"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83">07124</a> <span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07125"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25">07125</a> <span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07126"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13">07126</a> <span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07127"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57">07127</a> <span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07128"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca">07128</a> <span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07129"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450">07129</a> <span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07130"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf">07130</a> <span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07131"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8">07131</a> <span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07132"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed">07132</a> <span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07133"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8">07133</a> <span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07134"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4">07134</a> <span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07135"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f">07135</a> <span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07136"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d">07136</a> <span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07137"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922">07137</a> <span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07138"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257">07138</a> <span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07139"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007">07139</a> <span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07140"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b">07140</a> <span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07141"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b">07141</a> <span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07142"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4">07142</a> <span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07143"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073">07143</a> <span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07144"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19">07144</a> <span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07145"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf">07145</a> <span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07146"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98">07146</a> <span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07147"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee">07147</a> <span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07148"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774">07148</a> <span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07149"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941">07149</a> <span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07150"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23">07150</a> <span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07151"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4">07151</a> <span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07152"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9">07152</a> <span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07154"></a>07154 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span>
<a name="l07155"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09">07155</a> <span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07156"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5">07156</a> <span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07157"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e">07157</a> <span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07158"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2">07158</a> <span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07159"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372">07159</a> <span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07160"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe">07160</a> <span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07161"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58">07161</a> <span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07162"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2">07162</a> <span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07163"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a">07163</a> <span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07164"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5">07164</a> <span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07165"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891">07165</a> <span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07166"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d">07166</a> <span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07167"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe">07167</a> <span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07168"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7">07168</a> <span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07169"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed">07169</a> <span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07170"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743">07170</a> <span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07171"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7">07171</a> <span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07172"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717">07172</a> <span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07173"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b">07173</a> <span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07174"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e">07174</a> <span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07175"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053">07175</a> <span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07176"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015">07176</a> <span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07177"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42">07177</a> <span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07178"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83">07178</a> <span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07179"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52">07179</a> <span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07180"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354">07180</a> <span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07181"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b">07181</a> <span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07182"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1">07182</a> <span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07183"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6">07183</a> <span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07184"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb">07184</a> <span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07185"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa">07185</a> <span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07186"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05">07186</a> <span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07188"></a>07188 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span>
<a name="l07189"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2">07189</a> <span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07190"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d">07190</a> <span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07191"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9">07191</a> <span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07192"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f">07192</a> <span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07193"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1">07193</a> <span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07194"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593">07194</a> <span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07195"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf">07195</a> <span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07196"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d">07196</a> <span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07197"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c">07197</a> <span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07198"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2">07198</a> <span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07199"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f">07199</a> <span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07200"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292">07200</a> <span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07201"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468">07201</a> <span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07202"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339">07202</a> <span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07203"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7">07203</a> <span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07204"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171">07204</a> <span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07205"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d">07205</a> <span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07206"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e">07206</a> <span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07207"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e">07207</a> <span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07208"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39">07208</a> <span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07209"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1">07209</a> <span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07210"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b">07210</a> <span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07211"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e">07211</a> <span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07212"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4">07212</a> <span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07213"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e">07213</a> <span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07214"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421">07214</a> <span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07215"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9">07215</a> <span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07216"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177">07216</a> <span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07217"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae">07217</a> <span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07218"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef">07218</a> <span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07219"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598">07219</a> <span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07220"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df">07220</a> <span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07222"></a>07222 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span>
<a name="l07223"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1">07223</a> <span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07224"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439">07224</a> <span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07225"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb">07225</a> <span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07226"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11">07226</a> <span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07227"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5">07227</a> <span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07228"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2">07228</a> <span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07229"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9">07229</a> <span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07230"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c">07230</a> <span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07231"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac">07231</a> <span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07232"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc">07232</a> <span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07233"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562">07233</a> <span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07234"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06">07234</a> <span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07235"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc">07235</a> <span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07236"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e">07236</a> <span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07237"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e">07237</a> <span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07238"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5">07238</a> <span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07239"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd">07239</a> <span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07240"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c">07240</a> <span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07241"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5">07241</a> <span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07242"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba">07242</a> <span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07243"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce">07243</a> <span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07244"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd">07244</a> <span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07245"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399">07245</a> <span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07246"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417">07246</a> <span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07247"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605">07247</a> <span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07248"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829">07248</a> <span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07249"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae">07249</a> <span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07250"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91">07250</a> <span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07251"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb">07251</a> <span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07252"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37">07252</a> <span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07253"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2">07253</a> <span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07254"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139">07254</a> <span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07256"></a>07256 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span>
<a name="l07257"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764">07257</a> <span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07258"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953">07258</a> <span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07259"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2">07259</a> <span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07260"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420">07260</a> <span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07261"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316">07261</a> <span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07262"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922">07262</a> <span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07263"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383">07263</a> <span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07264"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c">07264</a> <span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07265"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737">07265</a> <span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07266"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d">07266</a> <span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07267"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62">07267</a> <span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07268"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635">07268</a> <span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07269"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1">07269</a> <span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07270"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6">07270</a> <span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07271"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3">07271</a> <span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07272"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1">07272</a> <span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07273"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214">07273</a> <span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07274"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a">07274</a> <span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07275"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1">07275</a> <span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07276"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36">07276</a> <span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07277"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8">07277</a> <span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07278"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a">07278</a> <span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07279"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34">07279</a> <span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07280"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8">07280</a> <span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07281"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93">07281</a> <span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07282"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5">07282</a> <span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07283"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad">07283</a> <span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07284"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab">07284</a> <span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07285"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6">07285</a> <span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07286"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf">07286</a> <span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07287"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a">07287</a> <span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07288"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c">07288</a> <span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07290"></a>07290 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span>
<a name="l07291"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424">07291</a> <span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span>
<a name="l07292"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910">07292</a> <span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span>
<a name="l07293"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5">07293</a> <span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span>
<a name="l07294"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844">07294</a> <span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span>
<a name="l07295"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50">07295</a> <span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span>
<a name="l07296"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39">07296</a> <span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span>
<a name="l07297"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f">07297</a> <span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span>
<a name="l07298"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d">07298</a> <span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span>
<a name="l07299"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa">07299</a> <span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span>
<a name="l07300"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477">07300</a> <span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span>
<a name="l07301"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd">07301</a> <span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span>
<a name="l07302"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563">07302</a> <span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span>
<a name="l07303"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee">07303</a> <span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span>
<a name="l07304"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695">07304</a> <span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span>
<a name="l07305"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3">07305</a> <span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span>
<a name="l07306"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807">07306</a> <span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span>
<a name="l07307"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1">07307</a> <span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span>
<a name="l07308"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d">07308</a> <span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span>
<a name="l07309"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692">07309</a> <span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span>
<a name="l07310"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f">07310</a> <span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span>
<a name="l07311"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81">07311</a> <span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span>
<a name="l07312"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2">07312</a> <span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span>
<a name="l07313"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb">07313</a> <span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span>
<a name="l07314"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc">07314</a> <span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span>
<a name="l07315"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be">07315</a> <span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span>
<a name="l07316"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4">07316</a> <span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span>
<a name="l07317"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760">07317</a> <span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span>
<a name="l07318"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc">07318</a> <span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span>
<a name="l07319"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73">07319</a> <span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span>
<a name="l07320"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b">07320</a> <span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span>
<a name="l07321"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11">07321</a> <span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span>
<a name="l07322"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f">07322</a> <span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span>
<a name="l07324"></a>07324 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span>
<a name="l07325"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2">07325</a> <span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l07326"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5">07326</a> <span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l07327"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c">07327</a> <span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l07328"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c">07328</a> <span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l07329"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063">07329</a> <span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l07330"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7">07330</a> <span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l07331"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca">07331</a> <span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l07332"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc">07332</a> <span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l07333"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27">07333</a> <span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l07334"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba">07334</a> <span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l07335"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1">07335</a> <span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l07336"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea">07336</a> <span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l07337"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691">07337</a> <span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l07338"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81">07338</a> <span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l07339"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff">07339</a> <span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l07340"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1">07340</a> <span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l07341"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a">07341</a> <span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l07342"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf">07342</a> <span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l07343"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066">07343</a> <span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l07344"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340">07344</a> <span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l07345"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364">07345</a> <span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l07346"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c">07346</a> <span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l07347"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b">07347</a> <span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l07348"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787">07348</a> <span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l07349"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce">07349</a> <span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l07350"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53">07350</a> <span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l07351"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5">07351</a> <span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l07352"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886">07352</a> <span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l07353"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5">07353</a> <span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l07354"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8">07354</a> <span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l07355"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08">07355</a> <span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l07356"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0">07356</a> <span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l07358"></a>07358 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span>
<a name="l07359"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe">07359</a> <span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l07360"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d">07360</a> <span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l07361"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5">07361</a> <span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l07362"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5">07362</a> <span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l07363"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50">07363</a> <span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l07364"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38">07364</a> <span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l07365"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe">07365</a> <span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l07366"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14">07366</a> <span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l07367"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7">07367</a> <span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l07368"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102">07368</a> <span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l07369"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce">07369</a> <span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l07370"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949">07370</a> <span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l07371"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8">07371</a> <span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l07372"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04">07372</a> <span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l07373"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6">07373</a> <span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l07374"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e">07374</a> <span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l07375"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f">07375</a> <span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l07376"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b">07376</a> <span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l07377"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6">07377</a> <span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l07378"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58">07378</a> <span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l07379"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb">07379</a> <span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l07380"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5">07380</a> <span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l07381"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417">07381</a> <span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l07382"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc">07382</a> <span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l07383"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c">07383</a> <span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l07384"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761">07384</a> <span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l07385"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14">07385</a> <span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l07386"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a">07386</a> <span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l07387"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc">07387</a> <span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l07388"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77">07388</a> <span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l07389"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687">07389</a> <span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l07390"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3">07390</a> <span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l07392"></a>07392 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span>
<a name="l07393"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d">07393</a> <span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l07394"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2">07394</a> <span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l07395"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136">07395</a> <span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l07396"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041">07396</a> <span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l07397"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6">07397</a> <span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l07398"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4">07398</a> <span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l07399"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383">07399</a> <span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l07400"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9">07400</a> <span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l07401"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512">07401</a> <span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l07402"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd">07402</a> <span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l07403"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe">07403</a> <span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l07404"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51">07404</a> <span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l07405"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07">07405</a> <span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l07406"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8">07406</a> <span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l07407"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99">07407</a> <span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l07408"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed">07408</a> <span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l07409"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d">07409</a> <span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l07410"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86">07410</a> <span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l07411"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918">07411</a> <span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l07412"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b">07412</a> <span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l07413"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a">07413</a> <span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l07414"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d">07414</a> <span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l07415"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0">07415</a> <span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l07416"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c">07416</a> <span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l07417"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057">07417</a> <span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l07418"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9">07418</a> <span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l07419"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a">07419</a> <span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l07420"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce">07420</a> <span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l07421"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9">07421</a> <span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l07422"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4">07422</a> <span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l07423"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62">07423</a> <span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l07424"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a">07424</a> <span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l07426"></a>07426 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span>
<a name="l07427"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e">07427</a> <span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span>
<a name="l07428"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb">07428</a> <span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span>
<a name="l07429"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d">07429</a> <span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span>
<a name="l07430"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5">07430</a> <span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span>
<a name="l07431"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9">07431</a> <span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span>
<a name="l07432"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42">07432</a> <span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span>
<a name="l07433"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb">07433</a> <span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span>
<a name="l07434"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324">07434</a> <span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span>
<a name="l07435"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de">07435</a> <span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span>
<a name="l07436"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb">07436</a> <span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span>
<a name="l07437"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497">07437</a> <span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span>
<a name="l07438"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4">07438</a> <span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span>
<a name="l07439"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3">07439</a> <span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span>
<a name="l07440"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c">07440</a> <span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span>
<a name="l07441"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca">07441</a> <span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span>
<a name="l07442"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f">07442</a> <span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span>
<a name="l07443"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf">07443</a> <span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span>
<a name="l07444"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde">07444</a> <span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span>
<a name="l07445"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6">07445</a> <span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span>
<a name="l07446"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9">07446</a> <span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span>
<a name="l07447"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c">07447</a> <span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span>
<a name="l07448"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061">07448</a> <span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span>
<a name="l07449"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999">07449</a> <span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span>
<a name="l07450"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0">07450</a> <span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span>
<a name="l07451"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d">07451</a> <span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span>
<a name="l07452"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160">07452</a> <span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span>
<a name="l07453"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff">07453</a> <span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span>
<a name="l07454"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d">07454</a> <span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span>
<a name="l07455"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba">07455</a> <span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span>
<a name="l07456"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703">07456</a> <span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span>
<a name="l07457"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012">07457</a> <span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span>
<a name="l07458"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97">07458</a> <span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span>
<a name="l07460"></a>07460 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l07461"></a>07461 <span class="comment">/*                                                                            */</span>
<a name="l07462"></a>07462 <span class="comment">/*                        Serial Peripheral Interface                         */</span>
<a name="l07463"></a>07463 <span class="comment">/*                                                                            */</span>
<a name="l07464"></a>07464 <span class="comment">/******************************************************************************/</span>
<a name="l07465"></a>07465 
<a name="l07466"></a>07466 <span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span>
<a name="l07467"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">07467</a> <span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span>
<a name="l07468"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">07468</a> <span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span>
<a name="l07469"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">07469</a> <span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span>
<a name="l07471"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">07471</a> <span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span>
<a name="l07472"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">07472</a> <span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span>
<a name="l07473"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">07473</a> <span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span>
<a name="l07474"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">07474</a> <span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span>
<a name="l07476"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">07476</a> <span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span>
<a name="l07477"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">07477</a> <span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span>
<a name="l07478"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">07478</a> <span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span>
<a name="l07479"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">07479</a> <span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span>
<a name="l07480"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">07480</a> <span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span>
<a name="l07481"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">07481</a> <span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span>
<a name="l07482"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">07482</a> <span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span>
<a name="l07483"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">07483</a> <span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span>
<a name="l07484"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">07484</a> <span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span>
<a name="l07485"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">07485</a> <span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span>
<a name="l07487"></a>07487 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span>
<a name="l07488"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">07488</a> <span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span>
<a name="l07489"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">07489</a> <span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span>
<a name="l07490"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">07490</a> <span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span>
<a name="l07491"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">07491</a> <span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span>
<a name="l07492"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">07492</a> <span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span>
<a name="l07493"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">07493</a> <span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span>
<a name="l07495"></a>07495 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span>
<a name="l07496"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">07496</a> <span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span>
<a name="l07497"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">07497</a> <span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span>
<a name="l07498"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">07498</a> <span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span>
<a name="l07499"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">07499</a> <span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span>
<a name="l07500"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">07500</a> <span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span>
<a name="l07501"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">07501</a> <span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span>
<a name="l07502"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">07502</a> <span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span>
<a name="l07503"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">07503</a> <span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span>
<a name="l07505"></a>07505 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span>
<a name="l07506"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">07506</a> <span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span>
<a name="l07508"></a>07508 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span>
<a name="l07509"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">07509</a> <span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span>
<a name="l07511"></a>07511 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span>
<a name="l07512"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">07512</a> <span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span>
<a name="l07514"></a>07514 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span>
<a name="l07515"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">07515</a> <span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span>
<a name="l07517"></a>07517 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span>
<a name="l07518"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">07518</a> <span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span>
<a name="l07520"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">07520</a> <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span>
<a name="l07521"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">07521</a> <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span>
<a name="l07522"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">07522</a> <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span>
<a name="l07524"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">07524</a> <span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span>
<a name="l07526"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">07526</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span>
<a name="l07527"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">07527</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span>
<a name="l07528"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">07528</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span>
<a name="l07530"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">07530</a> <span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span>
<a name="l07532"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">07532</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span>
<a name="l07533"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">07533</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span>
<a name="l07534"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">07534</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span>
<a name="l07536"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">07536</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span>
<a name="l07537"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">07537</a> <span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span>
<a name="l07539"></a>07539 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span>
<a name="l07540"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">07540</a> <span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span>
<a name="l07541"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">07541</a> <span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span>
<a name="l07542"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">07542</a> <span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span>
<a name="l07544"></a>07544 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l07545"></a>07545 <span class="comment">/*                                                                            */</span>
<a name="l07546"></a>07546 <span class="comment">/*                      Inter-integrated Circuit Interface                    */</span>
<a name="l07547"></a>07547 <span class="comment">/*                                                                            */</span>
<a name="l07548"></a>07548 <span class="comment">/******************************************************************************/</span>
<a name="l07549"></a>07549 
<a name="l07550"></a>07550 <span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span>
<a name="l07551"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">07551</a> <span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span>
<a name="l07552"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">07552</a> <span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span>
<a name="l07553"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">07553</a> <span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span>
<a name="l07554"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">07554</a> <span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span>
<a name="l07555"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">07555</a> <span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span>
<a name="l07556"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">07556</a> <span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span>
<a name="l07557"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">07557</a> <span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span>
<a name="l07558"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">07558</a> <span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span>
<a name="l07559"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">07559</a> <span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span>
<a name="l07560"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">07560</a> <span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span>
<a name="l07561"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">07561</a> <span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span>
<a name="l07562"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">07562</a> <span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span>
<a name="l07563"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">07563</a> <span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span>
<a name="l07564"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">07564</a> <span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span>
<a name="l07566"></a>07566 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span>
<a name="l07567"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">07567</a> <span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span>
<a name="l07568"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">07568</a> <span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span>
<a name="l07569"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">07569</a> <span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span>
<a name="l07570"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">07570</a> <span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span>
<a name="l07571"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">07571</a> <span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span>
<a name="l07572"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">07572</a> <span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span>
<a name="l07573"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">07573</a> <span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span>
<a name="l07575"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">07575</a> <span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span>
<a name="l07576"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">07576</a> <span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span>
<a name="l07577"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">07577</a> <span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span>
<a name="l07578"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">07578</a> <span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span>
<a name="l07579"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">07579</a> <span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span>
<a name="l07581"></a>07581 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span>
<a name="l07582"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">07582</a> <span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span>
<a name="l07583"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">07583</a> <span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span>
<a name="l07585"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">07585</a> <span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span>
<a name="l07586"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">07586</a> <span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span>
<a name="l07587"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">07587</a> <span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span>
<a name="l07588"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">07588</a> <span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span>
<a name="l07589"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">07589</a> <span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span>
<a name="l07590"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">07590</a> <span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span>
<a name="l07591"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">07591</a> <span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span>
<a name="l07592"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">07592</a> <span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span>
<a name="l07593"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">07593</a> <span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span>
<a name="l07594"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">07594</a> <span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span>
<a name="l07596"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">07596</a> <span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span>
<a name="l07598"></a>07598 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span>
<a name="l07599"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">07599</a> <span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span>
<a name="l07600"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">07600</a> <span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span>
<a name="l07602"></a>07602 <span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span>
<a name="l07603"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">07603</a> <span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span>
<a name="l07605"></a>07605 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span>
<a name="l07606"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">07606</a> <span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span>
<a name="l07607"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">07607</a> <span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span>
<a name="l07608"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">07608</a> <span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span>
<a name="l07609"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">07609</a> <span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span>
<a name="l07610"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">07610</a> <span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span>
<a name="l07611"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">07611</a> <span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span>
<a name="l07612"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">07612</a> <span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span>
<a name="l07613"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">07613</a> <span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span>
<a name="l07614"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">07614</a> <span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span>
<a name="l07615"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">07615</a> <span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span>
<a name="l07616"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">07616</a> <span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span>
<a name="l07617"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">07617</a> <span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span>
<a name="l07618"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">07618</a> <span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span>
<a name="l07619"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">07619</a> <span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span>
<a name="l07621"></a>07621 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span>
<a name="l07622"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">07622</a> <span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span>
<a name="l07623"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">07623</a> <span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span>
<a name="l07624"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">07624</a> <span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span>
<a name="l07625"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">07625</a> <span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span>
<a name="l07626"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">07626</a> <span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span>
<a name="l07627"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">07627</a> <span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span>
<a name="l07628"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">07628</a> <span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span>
<a name="l07629"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">07629</a> <span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span>
<a name="l07631"></a>07631 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span>
<a name="l07632"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">07632</a> <span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span>
<a name="l07633"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">07633</a> <span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span>
<a name="l07634"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">07634</a> <span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span>
<a name="l07636"></a>07636 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span>
<a name="l07637"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">07637</a> <span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span>
<a name="l07639"></a>07639 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l07640"></a>07640 <span class="comment">/*                                                                            */</span>
<a name="l07641"></a>07641 <span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span>
<a name="l07642"></a>07642 <span class="comment">/*                                                                            */</span>
<a name="l07643"></a>07643 <span class="comment">/******************************************************************************/</span>
<a name="l07644"></a>07644 
<a name="l07645"></a>07645 <span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span>
<a name="l07646"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">07646</a> <span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span>
<a name="l07647"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">07647</a> <span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span>
<a name="l07648"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">07648</a> <span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span>
<a name="l07649"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">07649</a> <span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span>
<a name="l07650"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">07650</a> <span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span>
<a name="l07651"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">07651</a> <span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span>
<a name="l07652"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">07652</a> <span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span>
<a name="l07653"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">07653</a> <span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span>
<a name="l07654"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">07654</a> <span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span>
<a name="l07655"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">07655</a> <span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span>
<a name="l07657"></a>07657 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span>
<a name="l07658"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">07658</a> <span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span>
<a name="l07660"></a>07660 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span>
<a name="l07661"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">07661</a> <span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint16_t)0x000F)            </span>
<a name="l07662"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">07662</a> <span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint16_t)0xFFF0)            </span>
<a name="l07664"></a>07664 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span>
<a name="l07665"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">07665</a> <span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span>
<a name="l07666"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">07666</a> <span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span>
<a name="l07667"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">07667</a> <span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span>
<a name="l07668"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">07668</a> <span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span>
<a name="l07669"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">07669</a> <span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span>
<a name="l07670"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">07670</a> <span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span>
<a name="l07671"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">07671</a> <span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span>
<a name="l07672"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">07672</a> <span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span>
<a name="l07673"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">07673</a> <span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span>
<a name="l07674"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">07674</a> <span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span>
<a name="l07675"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">07675</a> <span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span>
<a name="l07676"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">07676</a> <span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span>
<a name="l07677"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">07677</a> <span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span>
<a name="l07678"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">07678</a> <span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span>
<a name="l07679"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">07679</a> <span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span>
<a name="l07681"></a>07681 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span>
<a name="l07682"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">07682</a> <span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span>
<a name="l07683"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">07683</a> <span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span>
<a name="l07684"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">07684</a> <span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span>
<a name="l07685"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">07685</a> <span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span>
<a name="l07686"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">07686</a> <span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span>
<a name="l07687"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">07687</a> <span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span>
<a name="l07688"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">07688</a> <span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span>
<a name="l07690"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">07690</a> <span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span>
<a name="l07691"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">07691</a> <span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span>
<a name="l07692"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">07692</a> <span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span>
<a name="l07694"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">07694</a> <span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span>
<a name="l07696"></a>07696 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span>
<a name="l07697"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">07697</a> <span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span>
<a name="l07698"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">07698</a> <span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span>
<a name="l07699"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">07699</a> <span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span>
<a name="l07700"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">07700</a> <span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span>
<a name="l07701"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">07701</a> <span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span>
<a name="l07702"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">07702</a> <span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span>
<a name="l07703"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">07703</a> <span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span>
<a name="l07704"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">07704</a> <span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span>
<a name="l07705"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">07705</a> <span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span>
<a name="l07706"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">07706</a> <span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span>
<a name="l07707"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">07707</a> <span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span>
<a name="l07708"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">07708</a> <span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span>
<a name="l07710"></a>07710 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span>
<a name="l07711"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">07711</a> <span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span>
<a name="l07712"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">07712</a> <span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span>
<a name="l07713"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">07713</a> <span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span>
<a name="l07714"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">07714</a> <span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span>
<a name="l07715"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">07715</a> <span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span>
<a name="l07716"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">07716</a> <span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span>
<a name="l07717"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">07717</a> <span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span>
<a name="l07718"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">07718</a> <span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span>
<a name="l07719"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">07719</a> <span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span>
<a name="l07721"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">07721</a> <span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span>
<a name="l07723"></a>07723 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l07724"></a>07724 <span class="comment">/*                                                                            */</span>
<a name="l07725"></a>07725 <span class="comment">/*                                 Debug MCU                                  */</span>
<a name="l07726"></a>07726 <span class="comment">/*                                                                            */</span>
<a name="l07727"></a>07727 <span class="comment">/******************************************************************************/</span>
<a name="l07728"></a>07728 
<a name="l07729"></a>07729 <span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span>
<a name="l07730"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">07730</a> <span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)        </span>
<a name="l07732"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">07732</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)        </span>
<a name="l07733"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">07733</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((uint32_t)0x00010000)        </span>
<a name="l07734"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">07734</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((uint32_t)0x00020000)        </span>
<a name="l07735"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">07735</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((uint32_t)0x00040000)        </span>
<a name="l07736"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">07736</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((uint32_t)0x00080000)        </span>
<a name="l07737"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">07737</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((uint32_t)0x00100000)        </span>
<a name="l07738"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">07738</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((uint32_t)0x00200000)        </span>
<a name="l07739"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">07739</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((uint32_t)0x00400000)        </span>
<a name="l07740"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">07740</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((uint32_t)0x00800000)        </span>
<a name="l07741"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">07741</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((uint32_t)0x01000000)        </span>
<a name="l07742"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">07742</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((uint32_t)0x02000000)        </span>
<a name="l07743"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">07743</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((uint32_t)0x04000000)        </span>
<a name="l07744"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">07744</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((uint32_t)0x08000000)        </span>
<a name="l07745"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">07745</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((uint32_t)0x10000000)        </span>
<a name="l07746"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">07746</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((uint32_t)0x20000000)        </span>
<a name="l07747"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">07747</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((uint32_t)0x40000000)        </span>
<a name="l07748"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">07748</a> <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((uint32_t)0x80000000)        </span>
<a name="l07750"></a>07750 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span>
<a name="l07751"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">07751</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)        </span>
<a name="l07752"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">07752</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)        </span>
<a name="l07753"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">07753</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)        </span>
<a name="l07754"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">07754</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)        </span>
<a name="l07756"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">07756</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)        </span>
<a name="l07757"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">07757</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)        </span>
<a name="l07758"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">07758</a> <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)        </span>
<a name="l07760"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1">07760</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_IWDG_STOP             ((uint32_t)0x00000100)        </span>
<a name="l07761"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562">07761</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_WWDG_STOP             ((uint32_t)0x00000200)        </span>
<a name="l07762"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d">07762</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM1_STOP             ((uint32_t)0x00000400)        </span>
<a name="l07763"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a">07763</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM2_STOP             ((uint32_t)0x00000800)        </span>
<a name="l07764"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7">07764</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM3_STOP             ((uint32_t)0x00001000)        </span>
<a name="l07765"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa">07765</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM4_STOP             ((uint32_t)0x00002000)        </span>
<a name="l07766"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb">07766</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_CAN1_STOP             ((uint32_t)0x00004000)        </span>
<a name="l07767"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846">07767</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    ((uint32_t)0x00008000)        </span>
<a name="l07768"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075">07768</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    ((uint32_t)0x00010000)        </span>
<a name="l07769"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a">07769</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM8_STOP             ((uint32_t)0x00020000)        </span>
<a name="l07770"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee">07770</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM5_STOP             ((uint32_t)0x00040000)        </span>
<a name="l07771"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5">07771</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM6_STOP             ((uint32_t)0x00080000)        </span>
<a name="l07772"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5">07772</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM7_STOP             ((uint32_t)0x00100000)        </span>
<a name="l07773"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab66d79e9b95ef54e109aa7b069201b58">07773</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_CAN2_STOP             ((uint32_t)0x00200000)        </span>
<a name="l07774"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga923048ee6f3ae804ae377d2d259456e4">07774</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM15_STOP            ((uint32_t)0x00400000)        </span>
<a name="l07775"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga69023f8b781539ccb233f76de6284ce3">07775</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM16_STOP            ((uint32_t)0x00800000)        </span>
<a name="l07776"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga7a617b659cc61d947515e2d52f1f2f92">07776</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM17_STOP            ((uint32_t)0x01000000)        </span>
<a name="l07777"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gac0c0745ffe127802d59aa73b483dc744">07777</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM12_STOP            ((uint32_t)0x02000000)        </span>
<a name="l07778"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3a25f2fb948b645c00ed9f986aaa535a">07778</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM13_STOP            ((uint32_t)0x04000000)        </span>
<a name="l07779"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga24da33fc97703f7fb374615dbb0c705c">07779</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM14_STOP            ((uint32_t)0x08000000)        </span>
<a name="l07780"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74">07780</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM9_STOP             ((uint32_t)0x10000000)        </span>
<a name="l07781"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de">07781</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM10_STOP            ((uint32_t)0x20000000)        </span>
<a name="l07782"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58">07782</a> <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM11_STOP            ((uint32_t)0x40000000)        </span>
<a name="l07784"></a>07784 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l07785"></a>07785 <span class="comment">/*                                                                            */</span>
<a name="l07786"></a>07786 <span class="comment">/*                      FLASH and Option Bytes Registers                      */</span>
<a name="l07787"></a>07787 <span class="comment">/*                                                                            */</span>
<a name="l07788"></a>07788 <span class="comment">/******************************************************************************/</span>
<a name="l07789"></a>07789 
<a name="l07790"></a>07790 <span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span>
<a name="l07791"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">07791</a> <span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint8_t)0x03)               </span>
<a name="l07792"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">07792</a> <span class="preprocessor">#define  FLASH_ACR_LATENCY_0                 ((uint8_t)0x00)               </span>
<a name="l07793"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">07793</a> <span class="preprocessor">#define  FLASH_ACR_LATENCY_1                 ((uint8_t)0x01)               </span>
<a name="l07794"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">07794</a> <span class="preprocessor">#define  FLASH_ACR_LATENCY_2                 ((uint8_t)0x02)               </span>
<a name="l07796"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">07796</a> <span class="preprocessor">#define  FLASH_ACR_HLFCYA                    ((uint8_t)0x08)               </span>
<a name="l07797"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">07797</a> <span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((uint8_t)0x10)               </span>
<a name="l07798"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">07798</a> <span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((uint8_t)0x20)               </span>
<a name="l07800"></a>07800 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span>
<a name="l07801"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">07801</a> <span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((uint32_t)0xFFFFFFFF)        </span>
<a name="l07803"></a>07803 <span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span>
<a name="l07804"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">07804</a> <span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span>
<a name="l07806"></a>07806 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span>
<a name="l07807"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">07807</a> <span class="preprocessor">#define  FLASH_SR_BSY                        ((uint8_t)0x01)               </span>
<a name="l07808"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">07808</a> <span class="preprocessor">#define  FLASH_SR_PGERR                      ((uint8_t)0x04)               </span>
<a name="l07809"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">07809</a> <span class="preprocessor">#define  FLASH_SR_WRPRTERR                   ((uint8_t)0x10)               </span>
<a name="l07810"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">07810</a> <span class="preprocessor">#define  FLASH_SR_EOP                        ((uint8_t)0x20)               </span>
<a name="l07812"></a>07812 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span>
<a name="l07813"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">07813</a> <span class="preprocessor">#define  FLASH_CR_PG                         ((uint16_t)0x0001)            </span>
<a name="l07814"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">07814</a> <span class="preprocessor">#define  FLASH_CR_PER                        ((uint16_t)0x0002)            </span>
<a name="l07815"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">07815</a> <span class="preprocessor">#define  FLASH_CR_MER                        ((uint16_t)0x0004)            </span>
<a name="l07816"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">07816</a> <span class="preprocessor">#define  FLASH_CR_OPTPG                      ((uint16_t)0x0010)            </span>
<a name="l07817"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">07817</a> <span class="preprocessor">#define  FLASH_CR_OPTER                      ((uint16_t)0x0020)            </span>
<a name="l07818"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">07818</a> <span class="preprocessor">#define  FLASH_CR_STRT                       ((uint16_t)0x0040)            </span>
<a name="l07819"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">07819</a> <span class="preprocessor">#define  FLASH_CR_LOCK                       ((uint16_t)0x0080)            </span>
<a name="l07820"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">07820</a> <span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((uint16_t)0x0200)            </span>
<a name="l07821"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">07821</a> <span class="preprocessor">#define  FLASH_CR_ERRIE                      ((uint16_t)0x0400)            </span>
<a name="l07822"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">07822</a> <span class="preprocessor">#define  FLASH_CR_EOPIE                      ((uint16_t)0x1000)            </span>
<a name="l07824"></a>07824 <span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span>
<a name="l07825"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">07825</a> <span class="preprocessor">#define  FLASH_AR_FAR                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l07827"></a>07827 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span>
<a name="l07828"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">07828</a> <span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((uint16_t)0x0001)            </span>
<a name="l07829"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">07829</a> <span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((uint16_t)0x0002)            </span>
<a name="l07831"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">07831</a> <span class="preprocessor">#define  FLASH_OBR_USER                      ((uint16_t)0x03FC)            </span>
<a name="l07832"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5a18df54a9254985b1ee69c5666e68b6">07832</a> <span class="preprocessor">#define  FLASH_OBR_WDG_SW                    ((uint16_t)0x0004)            </span>
<a name="l07833"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">07833</a> <span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint16_t)0x0008)            </span>
<a name="l07834"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">07834</a> <span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint16_t)0x0010)            </span>
<a name="l07835"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b">07835</a> <span class="preprocessor">#define  FLASH_OBR_BFB2                      ((uint16_t)0x0020)            </span>
<a name="l07837"></a>07837 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span>
<a name="l07838"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">07838</a> <span class="preprocessor">#define  FLASH_WRPR_WRP                        ((uint32_t)0xFFFFFFFF)        </span>
<a name="l07840"></a>07840 <span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l07841"></a>07841 
<a name="l07842"></a>07842 <span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span>
<a name="l07843"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d">07843</a> <span class="preprocessor">#define  FLASH_RDP_RDP                       ((uint32_t)0x000000FF)        </span>
<a name="l07844"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d">07844</a> <span class="preprocessor">#define  FLASH_RDP_nRDP                      ((uint32_t)0x0000FF00)        </span>
<a name="l07846"></a>07846 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span>
<a name="l07847"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de">07847</a> <span class="preprocessor">#define  FLASH_USER_USER                     ((uint32_t)0x00FF0000)        </span>
<a name="l07848"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e">07848</a> <span class="preprocessor">#define  FLASH_USER_nUSER                    ((uint32_t)0xFF000000)        </span>
<a name="l07850"></a>07850 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span>
<a name="l07851"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga09070b36e22fdb41e470c8a5a575f9a6">07851</a> <span class="preprocessor">#define  FLASH_Data0_Data0                   ((uint32_t)0x000000FF)        </span>
<a name="l07852"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae80c9345106d12db361ecd7a1b01900a">07852</a> <span class="preprocessor">#define  FLASH_Data0_nData0                  ((uint32_t)0x0000FF00)        </span>
<a name="l07854"></a>07854 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span>
<a name="l07855"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gabe3394f74718c6f4d811b1e3c43aca5a">07855</a> <span class="preprocessor">#define  FLASH_Data1_Data1                   ((uint32_t)0x00FF0000)        </span>
<a name="l07856"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga26ef6801f38525d6fdda034a130e5ee9">07856</a> <span class="preprocessor">#define  FLASH_Data1_nData1                  ((uint32_t)0xFF000000)        </span>
<a name="l07858"></a>07858 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span>
<a name="l07859"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a">07859</a> <span class="preprocessor">#define  FLASH_WRP0_WRP0                     ((uint32_t)0x000000FF)        </span>
<a name="l07860"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533">07860</a> <span class="preprocessor">#define  FLASH_WRP0_nWRP0                    ((uint32_t)0x0000FF00)        </span>
<a name="l07862"></a>07862 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span>
<a name="l07863"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb">07863</a> <span class="preprocessor">#define  FLASH_WRP1_WRP1                     ((uint32_t)0x00FF0000)        </span>
<a name="l07864"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810">07864</a> <span class="preprocessor">#define  FLASH_WRP1_nWRP1                    ((uint32_t)0xFF000000)        </span>
<a name="l07866"></a>07866 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span>
<a name="l07867"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6">07867</a> <span class="preprocessor">#define  FLASH_WRP2_WRP2                     ((uint32_t)0x000000FF)        </span>
<a name="l07868"></a><a class="code" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f">07868</a> <span class="preprocessor">#define  FLASH_WRP2_nWRP2                    ((uint32_t)0x0000FF00)        </span>
<a name="l07870"></a>07870 <span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span>
<a name="l07871"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1">07871</a> <span class="preprocessor">#define  FLASH_WRP3_WRP3                     ((uint32_t)0x00FF0000)        </span>
<a name="l07872"></a><a class="code" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb">07872</a> <span class="preprocessor">#define  FLASH_WRP3_nWRP3                    ((uint32_t)0xFF000000)        </span>
<a name="l07874"></a>07874 <span class="preprocessor">#ifdef STM32F10X_CL</span>
<a name="l07875"></a>07875 <span class="preprocessor"></span><span class="comment">/******************************************************************************/</span>
<a name="l07876"></a>07876 <span class="comment">/*                Ethernet MAC Registers bits definitions                     */</span>
<a name="l07877"></a>07877 <span class="comment">/******************************************************************************/</span>
<a name="l07878"></a>07878 <span class="comment">/* Bit definition for Ethernet MAC Control Register register */</span>
<a name="l07879"></a>07879 <span class="preprocessor">#define ETH_MACCR_WD      ((uint32_t)0x00800000)  </span><span class="comment">/* Watchdog disable */</span>
<a name="l07880"></a>07880 <span class="preprocessor">#define ETH_MACCR_JD      ((uint32_t)0x00400000)  </span><span class="comment">/* Jabber disable */</span>
<a name="l07881"></a>07881 <span class="preprocessor">#define ETH_MACCR_IFG     ((uint32_t)0x000E0000)  </span><span class="comment">/* Inter-frame gap */</span>
<a name="l07882"></a>07882 <span class="preprocessor">  #define ETH_MACCR_IFG_96Bit     ((uint32_t)0x00000000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 96Bit */</span>
<a name="l07883"></a>07883 <span class="preprocessor">  #define ETH_MACCR_IFG_88Bit     ((uint32_t)0x00020000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 88Bit */</span>
<a name="l07884"></a>07884 <span class="preprocessor">  #define ETH_MACCR_IFG_80Bit     ((uint32_t)0x00040000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 80Bit */</span>
<a name="l07885"></a>07885 <span class="preprocessor">  #define ETH_MACCR_IFG_72Bit     ((uint32_t)0x00060000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 72Bit */</span>
<a name="l07886"></a>07886 <span class="preprocessor">  #define ETH_MACCR_IFG_64Bit     ((uint32_t)0x00080000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 64Bit */</span>        
<a name="l07887"></a>07887 <span class="preprocessor">  #define ETH_MACCR_IFG_56Bit     ((uint32_t)0x000A0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 56Bit */</span>
<a name="l07888"></a>07888 <span class="preprocessor">  #define ETH_MACCR_IFG_48Bit     ((uint32_t)0x000C0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 48Bit */</span>
<a name="l07889"></a>07889 <span class="preprocessor">  #define ETH_MACCR_IFG_40Bit     ((uint32_t)0x000E0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 40Bit */</span>              
<a name="l07890"></a>07890 <span class="preprocessor">#define ETH_MACCR_CSD     ((uint32_t)0x00010000)  </span><span class="comment">/* Carrier sense disable (during transmission) */</span>
<a name="l07891"></a>07891 <span class="preprocessor">#define ETH_MACCR_FES     ((uint32_t)0x00004000)  </span><span class="comment">/* Fast ethernet speed */</span>
<a name="l07892"></a>07892 <span class="preprocessor">#define ETH_MACCR_ROD     ((uint32_t)0x00002000)  </span><span class="comment">/* Receive own disable */</span>
<a name="l07893"></a>07893 <span class="preprocessor">#define ETH_MACCR_LM      ((uint32_t)0x00001000)  </span><span class="comment">/* loopback mode */</span>
<a name="l07894"></a>07894 <span class="preprocessor">#define ETH_MACCR_DM      ((uint32_t)0x00000800)  </span><span class="comment">/* Duplex mode */</span>
<a name="l07895"></a>07895 <span class="preprocessor">#define ETH_MACCR_IPCO    ((uint32_t)0x00000400)  </span><span class="comment">/* IP Checksum offload */</span>
<a name="l07896"></a>07896 <span class="preprocessor">#define ETH_MACCR_RD      ((uint32_t)0x00000200)  </span><span class="comment">/* Retry disable */</span>
<a name="l07897"></a>07897 <span class="preprocessor">#define ETH_MACCR_APCS    ((uint32_t)0x00000080)  </span><span class="comment">/* Automatic Pad/CRC stripping */</span>
<a name="l07898"></a>07898 <span class="preprocessor">#define ETH_MACCR_BL      ((uint32_t)0x00000060)  </span><span class="comment">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span>
<a name="l07899"></a>07899 <span class="comment">                                                       a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span>
<a name="l07900"></a>07900 <span class="preprocessor">  #define ETH_MACCR_BL_10    ((uint32_t)0x00000000)  </span><span class="comment">/* k = min (n, 10) */</span>
<a name="l07901"></a>07901 <span class="preprocessor">  #define ETH_MACCR_BL_8     ((uint32_t)0x00000020)  </span><span class="comment">/* k = min (n, 8) */</span>
<a name="l07902"></a>07902 <span class="preprocessor">  #define ETH_MACCR_BL_4     ((uint32_t)0x00000040)  </span><span class="comment">/* k = min (n, 4) */</span>
<a name="l07903"></a>07903 <span class="preprocessor">  #define ETH_MACCR_BL_1     ((uint32_t)0x00000060)  </span><span class="comment">/* k = min (n, 1) */</span> 
<a name="l07904"></a>07904 <span class="preprocessor">#define ETH_MACCR_DC      ((uint32_t)0x00000010)  </span><span class="comment">/* Defferal check */</span>
<a name="l07905"></a>07905 <span class="preprocessor">#define ETH_MACCR_TE      ((uint32_t)0x00000008)  </span><span class="comment">/* Transmitter enable */</span>
<a name="l07906"></a>07906 <span class="preprocessor">#define ETH_MACCR_RE      ((uint32_t)0x00000004)  </span><span class="comment">/* Receiver enable */</span>
<a name="l07907"></a>07907 
<a name="l07908"></a>07908 <span class="comment">/* Bit definition for Ethernet MAC Frame Filter Register */</span>
<a name="l07909"></a>07909 <span class="preprocessor">#define ETH_MACFFR_RA     ((uint32_t)0x80000000)  </span><span class="comment">/* Receive all */</span> 
<a name="l07910"></a>07910 <span class="preprocessor">#define ETH_MACFFR_HPF    ((uint32_t)0x00000400)  </span><span class="comment">/* Hash or perfect filter */</span> 
<a name="l07911"></a>07911 <span class="preprocessor">#define ETH_MACFFR_SAF    ((uint32_t)0x00000200)  </span><span class="comment">/* Source address filter enable */</span> 
<a name="l07912"></a>07912 <span class="preprocessor">#define ETH_MACFFR_SAIF   ((uint32_t)0x00000100)  </span><span class="comment">/* SA inverse filtering */</span> 
<a name="l07913"></a>07913 <span class="preprocessor">#define ETH_MACFFR_PCF    ((uint32_t)0x000000C0)  </span><span class="comment">/* Pass control frames: 3 cases */</span>
<a name="l07914"></a>07914 <span class="preprocessor">  #define ETH_MACFFR_PCF_BlockAll                ((uint32_t)0x00000040)  </span><span class="comment">/* MAC filters all control frames from reaching the application */</span>
<a name="l07915"></a>07915 <span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardAll              ((uint32_t)0x00000080)  </span><span class="comment">/* MAC forwards all control frames to application even if they fail the Address Filter */</span>
<a name="l07916"></a>07916 <span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0)  </span><span class="comment">/* MAC forwards control frames that pass the Address Filter. */</span> 
<a name="l07917"></a>07917 <span class="preprocessor">#define ETH_MACFFR_BFD    ((uint32_t)0x00000020)  </span><span class="comment">/* Broadcast frame disable */</span> 
<a name="l07918"></a>07918 <span class="preprocessor">#define ETH_MACFFR_PAM    ((uint32_t)0x00000010)  </span><span class="comment">/* Pass all mutlicast */</span> 
<a name="l07919"></a>07919 <span class="preprocessor">#define ETH_MACFFR_DAIF   ((uint32_t)0x00000008)  </span><span class="comment">/* DA Inverse filtering */</span> 
<a name="l07920"></a>07920 <span class="preprocessor">#define ETH_MACFFR_HM     ((uint32_t)0x00000004)  </span><span class="comment">/* Hash multicast */</span> 
<a name="l07921"></a>07921 <span class="preprocessor">#define ETH_MACFFR_HU     ((uint32_t)0x00000002)  </span><span class="comment">/* Hash unicast */</span>
<a name="l07922"></a>07922 <span class="preprocessor">#define ETH_MACFFR_PM     ((uint32_t)0x00000001)  </span><span class="comment">/* Promiscuous mode */</span>
<a name="l07923"></a>07923 
<a name="l07924"></a>07924 <span class="comment">/* Bit definition for Ethernet MAC Hash Table High Register */</span>
<a name="l07925"></a>07925 <span class="preprocessor">#define ETH_MACHTHR_HTH   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table high */</span>
<a name="l07926"></a>07926 
<a name="l07927"></a>07927 <span class="comment">/* Bit definition for Ethernet MAC Hash Table Low Register */</span>
<a name="l07928"></a>07928 <span class="preprocessor">#define ETH_MACHTLR_HTL   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table low */</span>
<a name="l07929"></a>07929 
<a name="l07930"></a>07930 <span class="comment">/* Bit definition for Ethernet MAC MII Address Register */</span>
<a name="l07931"></a>07931 <span class="preprocessor">#define ETH_MACMIIAR_PA   ((uint32_t)0x0000F800)  </span><span class="comment">/* Physical layer address */</span> 
<a name="l07932"></a>07932 <span class="preprocessor">#define ETH_MACMIIAR_MR   ((uint32_t)0x000007C0)  </span><span class="comment">/* MII register in the selected PHY */</span> 
<a name="l07933"></a>07933 <span class="preprocessor">#define ETH_MACMIIAR_CR   ((uint32_t)0x0000001C)  </span><span class="comment">/* CR clock range: 6 cases */</span> 
<a name="l07934"></a>07934 <span class="preprocessor">  #define ETH_MACMIIAR_CR_Div42   ((uint32_t)0x00000000)  </span><span class="comment">/* HCLK:60-72 MHz; MDC clock= HCLK/42 */</span>
<a name="l07935"></a>07935 <span class="preprocessor">  #define ETH_MACMIIAR_CR_Div16   ((uint32_t)0x00000008)  </span><span class="comment">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span>
<a name="l07936"></a>07936 <span class="preprocessor">  #define ETH_MACMIIAR_CR_Div26   ((uint32_t)0x0000000C)  </span><span class="comment">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span>
<a name="l07937"></a>07937 <span class="preprocessor">#define ETH_MACMIIAR_MW   ((uint32_t)0x00000002)  </span><span class="comment">/* MII write */</span> 
<a name="l07938"></a>07938 <span class="preprocessor">#define ETH_MACMIIAR_MB   ((uint32_t)0x00000001)  </span><span class="comment">/* MII busy */</span> 
<a name="l07939"></a>07939   
<a name="l07940"></a>07940 <span class="comment">/* Bit definition for Ethernet MAC MII Data Register */</span>
<a name="l07941"></a>07941 <span class="preprocessor">#define ETH_MACMIIDR_MD   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MII data: read/write data from/to PHY */</span>
<a name="l07942"></a>07942 
<a name="l07943"></a>07943 <span class="comment">/* Bit definition for Ethernet MAC Flow Control Register */</span>
<a name="l07944"></a>07944 <span class="preprocessor">#define ETH_MACFCR_PT     ((uint32_t)0xFFFF0000)  </span><span class="comment">/* Pause time */</span>
<a name="l07945"></a>07945 <span class="preprocessor">#define ETH_MACFCR_ZQPD   ((uint32_t)0x00000080)  </span><span class="comment">/* Zero-quanta pause disable */</span>
<a name="l07946"></a>07946 <span class="preprocessor">#define ETH_MACFCR_PLT    ((uint32_t)0x00000030)  </span><span class="comment">/* Pause low threshold: 4 cases */</span>
<a name="l07947"></a>07947 <span class="preprocessor">  #define ETH_MACFCR_PLT_Minus4   ((uint32_t)0x00000000)  </span><span class="comment">/* Pause time minus 4 slot times */</span>
<a name="l07948"></a>07948 <span class="preprocessor">  #define ETH_MACFCR_PLT_Minus28  ((uint32_t)0x00000010)  </span><span class="comment">/* Pause time minus 28 slot times */</span>
<a name="l07949"></a>07949 <span class="preprocessor">  #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020)  </span><span class="comment">/* Pause time minus 144 slot times */</span>
<a name="l07950"></a>07950 <span class="preprocessor">  #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030)  </span><span class="comment">/* Pause time minus 256 slot times */</span>      
<a name="l07951"></a>07951 <span class="preprocessor">#define ETH_MACFCR_UPFD   ((uint32_t)0x00000008)  </span><span class="comment">/* Unicast pause frame detect */</span>
<a name="l07952"></a>07952 <span class="preprocessor">#define ETH_MACFCR_RFCE   ((uint32_t)0x00000004)  </span><span class="comment">/* Receive flow control enable */</span>
<a name="l07953"></a>07953 <span class="preprocessor">#define ETH_MACFCR_TFCE   ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit flow control enable */</span>
<a name="l07954"></a>07954 <span class="preprocessor">#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001)  </span><span class="comment">/* Flow control busy/backpressure activate */</span>
<a name="l07955"></a>07955 
<a name="l07956"></a>07956 <span class="comment">/* Bit definition for Ethernet MAC VLAN Tag Register */</span>
<a name="l07957"></a>07957 <span class="preprocessor">#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000)  </span><span class="comment">/* 12-bit VLAN tag comparison */</span>
<a name="l07958"></a>07958 <span class="preprocessor">#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF)  </span><span class="comment">/* VLAN tag identifier (for receive frames) */</span>
<a name="l07959"></a>07959 
<a name="l07960"></a>07960 <span class="comment">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span> 
<a name="l07961"></a>07961 <span class="preprocessor">#define ETH_MACRWUFFR_D   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Wake-up frame filter register data */</span>
<a name="l07962"></a>07962 <span class="comment">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span>
<a name="l07963"></a>07963 <span class="comment">   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span>
<a name="l07964"></a>07964 <span class="comment">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span>
<a name="l07965"></a>07965 <span class="comment">   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span>
<a name="l07966"></a>07966 <span class="comment">   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span>
<a name="l07967"></a>07967 <span class="comment">   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span>
<a name="l07968"></a>07968 <span class="comment">   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - </span>
<a name="l07969"></a>07969 <span class="comment">                              RSVD - Filter1 Command - RSVD - Filter0 Command</span>
<a name="l07970"></a>07970 <span class="comment">   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span>
<a name="l07971"></a>07971 <span class="comment">   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span>
<a name="l07972"></a>07972 <span class="comment">   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span>
<a name="l07973"></a>07973 
<a name="l07974"></a>07974 <span class="comment">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span> 
<a name="l07975"></a>07975 <span class="preprocessor">#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000)  </span><span class="comment">/* Wake-Up Frame Filter Register Pointer Reset */</span>
<a name="l07976"></a>07976 <span class="preprocessor">#define ETH_MACPMTCSR_GU     ((uint32_t)0x00000200)  </span><span class="comment">/* Global Unicast */</span>
<a name="l07977"></a>07977 <span class="preprocessor">#define ETH_MACPMTCSR_WFR    ((uint32_t)0x00000040)  </span><span class="comment">/* Wake-Up Frame Received */</span>
<a name="l07978"></a>07978 <span class="preprocessor">#define ETH_MACPMTCSR_MPR    ((uint32_t)0x00000020)  </span><span class="comment">/* Magic Packet Received */</span>
<a name="l07979"></a>07979 <span class="preprocessor">#define ETH_MACPMTCSR_WFE    ((uint32_t)0x00000004)  </span><span class="comment">/* Wake-Up Frame Enable */</span>
<a name="l07980"></a>07980 <span class="preprocessor">#define ETH_MACPMTCSR_MPE    ((uint32_t)0x00000002)  </span><span class="comment">/* Magic Packet Enable */</span>
<a name="l07981"></a>07981 <span class="preprocessor">#define ETH_MACPMTCSR_PD     ((uint32_t)0x00000001)  </span><span class="comment">/* Power Down */</span>
<a name="l07982"></a>07982 
<a name="l07983"></a>07983 <span class="comment">/* Bit definition for Ethernet MAC Status Register */</span>
<a name="l07984"></a>07984 <span class="preprocessor">#define ETH_MACSR_TSTS      ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger status */</span>
<a name="l07985"></a>07985 <span class="preprocessor">#define ETH_MACSR_MMCTS     ((uint32_t)0x00000040)  </span><span class="comment">/* MMC transmit status */</span>
<a name="l07986"></a>07986 <span class="preprocessor">#define ETH_MACSR_MMMCRS    ((uint32_t)0x00000020)  </span><span class="comment">/* MMC receive status */</span>
<a name="l07987"></a>07987 <span class="preprocessor">#define ETH_MACSR_MMCS      ((uint32_t)0x00000010)  </span><span class="comment">/* MMC status */</span>
<a name="l07988"></a>07988 <span class="preprocessor">#define ETH_MACSR_PMTS      ((uint32_t)0x00000008)  </span><span class="comment">/* PMT status */</span>
<a name="l07989"></a>07989 
<a name="l07990"></a>07990 <span class="comment">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span>
<a name="l07991"></a>07991 <span class="preprocessor">#define ETH_MACIMR_TSTIM     ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger interrupt mask */</span>
<a name="l07992"></a>07992 <span class="preprocessor">#define ETH_MACIMR_PMTIM     ((uint32_t)0x00000008)  </span><span class="comment">/* PMT interrupt mask */</span>
<a name="l07993"></a>07993 
<a name="l07994"></a>07994 <span class="comment">/* Bit definition for Ethernet MAC Address0 High Register */</span>
<a name="l07995"></a>07995 <span class="preprocessor">#define ETH_MACA0HR_MACA0H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address0 high */</span>
<a name="l07996"></a>07996 
<a name="l07997"></a>07997 <span class="comment">/* Bit definition for Ethernet MAC Address0 Low Register */</span>
<a name="l07998"></a>07998 <span class="preprocessor">#define ETH_MACA0LR_MACA0L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address0 low */</span>
<a name="l07999"></a>07999 
<a name="l08000"></a>08000 <span class="comment">/* Bit definition for Ethernet MAC Address1 High Register */</span>
<a name="l08001"></a>08001 <span class="preprocessor">#define ETH_MACA1HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span>
<a name="l08002"></a>08002 <span class="preprocessor">#define ETH_MACA1HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span>
<a name="l08003"></a>08003 <span class="preprocessor">#define ETH_MACA1HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span>
<a name="l08004"></a>08004 <span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span>
<a name="l08005"></a>08005 <span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span>
<a name="l08006"></a>08006 <span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span>
<a name="l08007"></a>08007 <span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span>
<a name="l08008"></a>08008 <span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span>
<a name="l08009"></a>08009 <span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [7:0] */</span> 
<a name="l08010"></a>08010 <span class="preprocessor">#define ETH_MACA1HR_MACA1H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span>
<a name="l08011"></a>08011 
<a name="l08012"></a>08012 <span class="comment">/* Bit definition for Ethernet MAC Address1 Low Register */</span>
<a name="l08013"></a>08013 <span class="preprocessor">#define ETH_MACA1LR_MACA1L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address1 low */</span>
<a name="l08014"></a>08014 
<a name="l08015"></a>08015 <span class="comment">/* Bit definition for Ethernet MAC Address2 High Register */</span>
<a name="l08016"></a>08016 <span class="preprocessor">#define ETH_MACA2HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span>
<a name="l08017"></a>08017 <span class="preprocessor">#define ETH_MACA2HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span>
<a name="l08018"></a>08018 <span class="preprocessor">#define ETH_MACA2HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span>
<a name="l08019"></a>08019 <span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span>
<a name="l08020"></a>08020 <span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span>
<a name="l08021"></a>08021 <span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span>
<a name="l08022"></a>08022 <span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span>
<a name="l08023"></a>08023 <span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span>
<a name="l08024"></a>08024 <span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span>
<a name="l08025"></a>08025 <span class="preprocessor">#define ETH_MACA2HR_MACA2H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span>
<a name="l08026"></a>08026 
<a name="l08027"></a>08027 <span class="comment">/* Bit definition for Ethernet MAC Address2 Low Register */</span>
<a name="l08028"></a>08028 <span class="preprocessor">#define ETH_MACA2LR_MACA2L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address2 low */</span>
<a name="l08029"></a>08029 
<a name="l08030"></a>08030 <span class="comment">/* Bit definition for Ethernet MAC Address3 High Register */</span>
<a name="l08031"></a>08031 <span class="preprocessor">#define ETH_MACA3HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span>
<a name="l08032"></a>08032 <span class="preprocessor">#define ETH_MACA3HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span>
<a name="l08033"></a>08033 <span class="preprocessor">#define ETH_MACA3HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span>
<a name="l08034"></a>08034 <span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span>
<a name="l08035"></a>08035 <span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span>
<a name="l08036"></a>08036 <span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span>
<a name="l08037"></a>08037 <span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span>
<a name="l08038"></a>08038 <span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span>
<a name="l08039"></a>08039 <span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span>
<a name="l08040"></a>08040 <span class="preprocessor">#define ETH_MACA3HR_MACA3H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address3 high */</span>
<a name="l08041"></a>08041 
<a name="l08042"></a>08042 <span class="comment">/* Bit definition for Ethernet MAC Address3 Low Register */</span>
<a name="l08043"></a>08043 <span class="preprocessor">#define ETH_MACA3LR_MACA3L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address3 low */</span>
<a name="l08044"></a>08044 
<a name="l08045"></a>08045 <span class="comment">/******************************************************************************/</span>
<a name="l08046"></a>08046 <span class="comment">/*                Ethernet MMC Registers bits definition                      */</span>
<a name="l08047"></a>08047 <span class="comment">/******************************************************************************/</span>
<a name="l08048"></a>08048 
<a name="l08049"></a>08049 <span class="comment">/* Bit definition for Ethernet MMC Contol Register */</span>
<a name="l08050"></a>08050 <span class="preprocessor">#define ETH_MMCCR_MCF        ((uint32_t)0x00000008)  </span><span class="comment">/* MMC Counter Freeze */</span>
<a name="l08051"></a>08051 <span class="preprocessor">#define ETH_MMCCR_ROR        ((uint32_t)0x00000004)  </span><span class="comment">/* Reset on Read */</span>
<a name="l08052"></a>08052 <span class="preprocessor">#define ETH_MMCCR_CSR        ((uint32_t)0x00000002)  </span><span class="comment">/* Counter Stop Rollover */</span>
<a name="l08053"></a>08053 <span class="preprocessor">#define ETH_MMCCR_CR         ((uint32_t)0x00000001)  </span><span class="comment">/* Counters Reset */</span>
<a name="l08054"></a>08054 
<a name="l08055"></a>08055 <span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span>
<a name="l08056"></a>08056 <span class="preprocessor">#define ETH_MMCRIR_RGUFS     ((uint32_t)0x00020000)  </span><span class="comment">/* Set when Rx good unicast frames counter reaches half the maximum value */</span>
<a name="l08057"></a>08057 <span class="preprocessor">#define ETH_MMCRIR_RFAES     ((uint32_t)0x00000040)  </span><span class="comment">/* Set when Rx alignment error counter reaches half the maximum value */</span>
<a name="l08058"></a>08058 <span class="preprocessor">#define ETH_MMCRIR_RFCES     ((uint32_t)0x00000020)  </span><span class="comment">/* Set when Rx crc error counter reaches half the maximum value */</span>
<a name="l08059"></a>08059 
<a name="l08060"></a>08060 <span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span>
<a name="l08061"></a>08061 <span class="preprocessor">#define ETH_MMCTIR_TGFS      ((uint32_t)0x00200000)  </span><span class="comment">/* Set when Tx good frame count counter reaches half the maximum value */</span>
<a name="l08062"></a>08062 <span class="preprocessor">#define ETH_MMCTIR_TGFMSCS   ((uint32_t)0x00008000)  </span><span class="comment">/* Set when Tx good multi col counter reaches half the maximum value */</span>
<a name="l08063"></a>08063 <span class="preprocessor">#define ETH_MMCTIR_TGFSCS    ((uint32_t)0x00004000)  </span><span class="comment">/* Set when Tx good single col counter reaches half the maximum value */</span>
<a name="l08064"></a>08064 
<a name="l08065"></a>08065 <span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span>
<a name="l08066"></a>08066 <span class="preprocessor">#define ETH_MMCRIMR_RGUFM    ((uint32_t)0x00020000)  </span><span class="comment">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span>
<a name="l08067"></a>08067 <span class="preprocessor">#define ETH_MMCRIMR_RFAEM    ((uint32_t)0x00000040)  </span><span class="comment">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span>
<a name="l08068"></a>08068 <span class="preprocessor">#define ETH_MMCRIMR_RFCEM    ((uint32_t)0x00000020)  </span><span class="comment">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span>
<a name="l08069"></a>08069 
<a name="l08070"></a>08070 <span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span>
<a name="l08071"></a>08071 <span class="preprocessor">#define ETH_MMCTIMR_TGFM     ((uint32_t)0x00200000)  </span><span class="comment">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span>
<a name="l08072"></a>08072 <span class="preprocessor">#define ETH_MMCTIMR_TGFMSCM  ((uint32_t)0x00008000)  </span><span class="comment">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span>
<a name="l08073"></a>08073 <span class="preprocessor">#define ETH_MMCTIMR_TGFSCM   ((uint32_t)0x00004000)  </span><span class="comment">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span>
<a name="l08074"></a>08074 
<a name="l08075"></a>08075 <span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span>
<a name="l08076"></a>08076 <span class="preprocessor">#define ETH_MMCTGFSCCR_TGFSCC     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span>
<a name="l08077"></a>08077 
<a name="l08078"></a>08078 <span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span>
<a name="l08079"></a>08079 <span class="preprocessor">#define ETH_MMCTGFMSCCR_TGFMSCC   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span>
<a name="l08080"></a>08080 
<a name="l08081"></a>08081 <span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span>
<a name="l08082"></a>08082 <span class="preprocessor">#define ETH_MMCTGFCR_TGFC    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good frames transmitted. */</span>
<a name="l08083"></a>08083 
<a name="l08084"></a>08084 <span class="comment">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span>
<a name="l08085"></a>08085 <span class="preprocessor">#define ETH_MMCRFCECR_RFCEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with CRC error. */</span>
<a name="l08086"></a>08086 
<a name="l08087"></a>08087 <span class="comment">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span>
<a name="l08088"></a>08088 <span class="preprocessor">#define ETH_MMCRFAECR_RFAEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with alignment (dribble) error */</span>
<a name="l08089"></a>08089 
<a name="l08090"></a>08090 <span class="comment">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span>
<a name="l08091"></a>08091 <span class="preprocessor">#define ETH_MMCRGUFCR_RGUFC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good unicast frames received. */</span>
<a name="l08092"></a>08092 
<a name="l08093"></a>08093 <span class="comment">/******************************************************************************/</span>
<a name="l08094"></a>08094 <span class="comment">/*               Ethernet PTP Registers bits definition                       */</span>
<a name="l08095"></a>08095 <span class="comment">/******************************************************************************/</span>
<a name="l08096"></a>08096 
<a name="l08097"></a>08097 <span class="comment">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span>
<a name="l08098"></a>08098 <span class="preprocessor">#define ETH_PTPTSCR_TSARU    ((uint32_t)0x00000020)  </span><span class="comment">/* Addend register update */</span>
<a name="l08099"></a>08099 <span class="preprocessor">#define ETH_PTPTSCR_TSITE    ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp interrupt trigger enable */</span>
<a name="l08100"></a>08100 <span class="preprocessor">#define ETH_PTPTSCR_TSSTU    ((uint32_t)0x00000008)  </span><span class="comment">/* Time stamp update */</span>
<a name="l08101"></a>08101 <span class="preprocessor">#define ETH_PTPTSCR_TSSTI    ((uint32_t)0x00000004)  </span><span class="comment">/* Time stamp initialize */</span>
<a name="l08102"></a>08102 <span class="preprocessor">#define ETH_PTPTSCR_TSFCU    ((uint32_t)0x00000002)  </span><span class="comment">/* Time stamp fine or coarse update */</span>
<a name="l08103"></a>08103 <span class="preprocessor">#define ETH_PTPTSCR_TSE      ((uint32_t)0x00000001)  </span><span class="comment">/* Time stamp enable */</span>
<a name="l08104"></a>08104 
<a name="l08105"></a>08105 <span class="comment">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span>
<a name="l08106"></a>08106 <span class="preprocessor">#define ETH_PTPSSIR_STSSI    ((uint32_t)0x000000FF)  </span><span class="comment">/* System time Sub-second increment value */</span>
<a name="l08107"></a>08107 
<a name="l08108"></a>08108 <span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Register */</span>
<a name="l08109"></a>08109 <span class="preprocessor">#define ETH_PTPTSHR_STS      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* System Time second */</span>
<a name="l08110"></a>08110 
<a name="l08111"></a>08111 <span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span>
<a name="l08112"></a>08112 <span class="preprocessor">#define ETH_PTPTSLR_STPNS    ((uint32_t)0x80000000)  </span><span class="comment">/* System Time Positive or negative time */</span>
<a name="l08113"></a>08113 <span class="preprocessor">#define ETH_PTPTSLR_STSS     ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* System Time sub-seconds */</span>
<a name="l08114"></a>08114 
<a name="l08115"></a>08115 <span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span>
<a name="l08116"></a>08116 <span class="preprocessor">#define ETH_PTPTSHUR_TSUS    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp update seconds */</span>
<a name="l08117"></a>08117 
<a name="l08118"></a>08118 <span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span>
<a name="l08119"></a>08119 <span class="preprocessor">#define ETH_PTPTSLUR_TSUPNS  ((uint32_t)0x80000000)  </span><span class="comment">/* Time stamp update Positive or negative time */</span>
<a name="l08120"></a>08120 <span class="preprocessor">#define ETH_PTPTSLUR_TSUSS   ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* Time stamp update sub-seconds */</span>
<a name="l08121"></a>08121 
<a name="l08122"></a>08122 <span class="comment">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span>
<a name="l08123"></a>08123 <span class="preprocessor">#define ETH_PTPTSAR_TSA      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp addend */</span>
<a name="l08124"></a>08124 
<a name="l08125"></a>08125 <span class="comment">/* Bit definition for Ethernet PTP Target Time High Register */</span>
<a name="l08126"></a>08126 <span class="preprocessor">#define ETH_PTPTTHR_TTSH     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp high */</span>
<a name="l08127"></a>08127 
<a name="l08128"></a>08128 <span class="comment">/* Bit definition for Ethernet PTP Target Time Low Register */</span>
<a name="l08129"></a>08129 <span class="preprocessor">#define ETH_PTPTTLR_TTSL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp low */</span>
<a name="l08130"></a>08130 
<a name="l08131"></a>08131 <span class="comment">/******************************************************************************/</span>
<a name="l08132"></a>08132 <span class="comment">/*                 Ethernet DMA Registers bits definition                     */</span>
<a name="l08133"></a>08133 <span class="comment">/******************************************************************************/</span>
<a name="l08134"></a>08134 
<a name="l08135"></a>08135 <span class="comment">/* Bit definition for Ethernet DMA Bus Mode Register */</span>
<a name="l08136"></a>08136 <span class="preprocessor">#define ETH_DMABMR_AAB       ((uint32_t)0x02000000)  </span><span class="comment">/* Address-Aligned beats */</span>
<a name="l08137"></a>08137 <span class="preprocessor">#define ETH_DMABMR_FPM        ((uint32_t)0x01000000)  </span><span class="comment">/* 4xPBL mode */</span>
<a name="l08138"></a>08138 <span class="preprocessor">#define ETH_DMABMR_USP       ((uint32_t)0x00800000)  </span><span class="comment">/* Use separate PBL */</span>
<a name="l08139"></a>08139 <span class="preprocessor">#define ETH_DMABMR_RDP       ((uint32_t)0x007E0000)  </span><span class="comment">/* RxDMA PBL */</span>
<a name="l08140"></a>08140 <span class="preprocessor">  #define ETH_DMABMR_RDP_1Beat    ((uint32_t)0x00020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span>
<a name="l08141"></a>08141 <span class="preprocessor">  #define ETH_DMABMR_RDP_2Beat    ((uint32_t)0x00040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span>
<a name="l08142"></a>08142 <span class="preprocessor">  #define ETH_DMABMR_RDP_4Beat    ((uint32_t)0x00080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span>
<a name="l08143"></a>08143 <span class="preprocessor">  #define ETH_DMABMR_RDP_8Beat    ((uint32_t)0x00100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span>
<a name="l08144"></a>08144 <span class="preprocessor">  #define ETH_DMABMR_RDP_16Beat   ((uint32_t)0x00200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span>
<a name="l08145"></a>08145 <span class="preprocessor">  #define ETH_DMABMR_RDP_32Beat   ((uint32_t)0x00400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span>                
<a name="l08146"></a>08146 <span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_4Beat   ((uint32_t)0x01020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span>
<a name="l08147"></a>08147 <span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_8Beat   ((uint32_t)0x01040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span>
<a name="l08148"></a>08148 <span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_16Beat  ((uint32_t)0x01080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span>
<a name="l08149"></a>08149 <span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_32Beat  ((uint32_t)0x01100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span>
<a name="l08150"></a>08150 <span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_64Beat  ((uint32_t)0x01200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span>
<a name="l08151"></a>08151 <span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span>  
<a name="l08152"></a>08152 <span class="preprocessor">#define ETH_DMABMR_FB        ((uint32_t)0x00010000)  </span><span class="comment">/* Fixed Burst */</span>
<a name="l08153"></a>08153 <span class="preprocessor">#define ETH_DMABMR_RTPR      ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span>
<a name="l08154"></a>08154 <span class="preprocessor">  #define ETH_DMABMR_RTPR_1_1     ((uint32_t)0x00000000)  </span><span class="comment">/* Rx Tx priority ratio */</span>
<a name="l08155"></a>08155 <span class="preprocessor">  #define ETH_DMABMR_RTPR_2_1     ((uint32_t)0x00004000)  </span><span class="comment">/* Rx Tx priority ratio */</span>
<a name="l08156"></a>08156 <span class="preprocessor">  #define ETH_DMABMR_RTPR_3_1     ((uint32_t)0x00008000)  </span><span class="comment">/* Rx Tx priority ratio */</span>
<a name="l08157"></a>08157 <span class="preprocessor">  #define ETH_DMABMR_RTPR_4_1     ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span>  
<a name="l08158"></a>08158 <span class="preprocessor">#define ETH_DMABMR_PBL    ((uint32_t)0x00003F00)  </span><span class="comment">/* Programmable burst length */</span>
<a name="l08159"></a>08159 <span class="preprocessor">  #define ETH_DMABMR_PBL_1Beat    ((uint32_t)0x00000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span>
<a name="l08160"></a>08160 <span class="preprocessor">  #define ETH_DMABMR_PBL_2Beat    ((uint32_t)0x00000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span>
<a name="l08161"></a>08161 <span class="preprocessor">  #define ETH_DMABMR_PBL_4Beat    ((uint32_t)0x00000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span>
<a name="l08162"></a>08162 <span class="preprocessor">  #define ETH_DMABMR_PBL_8Beat    ((uint32_t)0x00000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span>
<a name="l08163"></a>08163 <span class="preprocessor">  #define ETH_DMABMR_PBL_16Beat   ((uint32_t)0x00001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span>
<a name="l08164"></a>08164 <span class="preprocessor">  #define ETH_DMABMR_PBL_32Beat   ((uint32_t)0x00002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span>                
<a name="l08165"></a>08165 <span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_4Beat   ((uint32_t)0x01000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span>
<a name="l08166"></a>08166 <span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_8Beat   ((uint32_t)0x01000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span>
<a name="l08167"></a>08167 <span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_16Beat  ((uint32_t)0x01000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span>
<a name="l08168"></a>08168 <span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_32Beat  ((uint32_t)0x01000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span>
<a name="l08169"></a>08169 <span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_64Beat  ((uint32_t)0x01001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span>
<a name="l08170"></a>08170 <span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span>
<a name="l08171"></a>08171 <span class="preprocessor">#define ETH_DMABMR_DSL       ((uint32_t)0x0000007C)  </span><span class="comment">/* Descriptor Skip Length */</span>
<a name="l08172"></a>08172 <span class="preprocessor">#define ETH_DMABMR_DA        ((uint32_t)0x00000002)  </span><span class="comment">/* DMA arbitration scheme */</span>
<a name="l08173"></a>08173 <span class="preprocessor">#define ETH_DMABMR_SR        ((uint32_t)0x00000001)  </span><span class="comment">/* Software reset */</span>
<a name="l08174"></a>08174 
<a name="l08175"></a>08175 <span class="comment">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span>
<a name="l08176"></a>08176 <span class="preprocessor">#define ETH_DMATPDR_TPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Transmit poll demand */</span>
<a name="l08177"></a>08177 
<a name="l08178"></a>08178 <span class="comment">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span>
<a name="l08179"></a>08179 <span class="preprocessor">#define ETH_DMARPDR_RPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Receive poll demand  */</span>
<a name="l08180"></a>08180 
<a name="l08181"></a>08181 <span class="comment">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span>
<a name="l08182"></a>08182 <span class="preprocessor">#define ETH_DMARDLAR_SRL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of receive list */</span>
<a name="l08183"></a>08183 
<a name="l08184"></a>08184 <span class="comment">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span>
<a name="l08185"></a>08185 <span class="preprocessor">#define ETH_DMATDLAR_STL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of transmit list */</span>
<a name="l08186"></a>08186 
<a name="l08187"></a>08187 <span class="comment">/* Bit definition for Ethernet DMA Status Register */</span>
<a name="l08188"></a>08188 <span class="preprocessor">#define ETH_DMASR_TSTS       ((uint32_t)0x20000000)  </span><span class="comment">/* Time-stamp trigger status */</span>
<a name="l08189"></a>08189 <span class="preprocessor">#define ETH_DMASR_PMTS       ((uint32_t)0x10000000)  </span><span class="comment">/* PMT status */</span>
<a name="l08190"></a>08190 <span class="preprocessor">#define ETH_DMASR_MMCS       ((uint32_t)0x08000000)  </span><span class="comment">/* MMC status */</span>
<a name="l08191"></a>08191 <span class="preprocessor">#define ETH_DMASR_EBS        ((uint32_t)0x03800000)  </span><span class="comment">/* Error bits status */</span>
<a name="l08192"></a>08192   <span class="comment">/* combination with EBS[2:0] for GetFlagStatus function */</span>
<a name="l08193"></a>08193 <span class="preprocessor">  #define ETH_DMASR_EBS_DescAccess      ((uint32_t)0x02000000)  </span><span class="comment">/* Error bits 0-data buffer, 1-desc. access */</span>
<a name="l08194"></a>08194 <span class="preprocessor">  #define ETH_DMASR_EBS_ReadTransf      ((uint32_t)0x01000000)  </span><span class="comment">/* Error bits 0-write trnsf, 1-read transfr */</span>
<a name="l08195"></a>08195 <span class="preprocessor">  #define ETH_DMASR_EBS_DataTransfTx    ((uint32_t)0x00800000)  </span><span class="comment">/* Error bits 0-Rx DMA, 1-Tx DMA */</span>
<a name="l08196"></a>08196 <span class="preprocessor">#define ETH_DMASR_TPS         ((uint32_t)0x00700000)  </span><span class="comment">/* Transmit process state */</span>
<a name="l08197"></a>08197 <span class="preprocessor">  #define ETH_DMASR_TPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Tx Command issued  */</span>
<a name="l08198"></a>08198 <span class="preprocessor">  #define ETH_DMASR_TPS_Fetching        ((uint32_t)0x00100000)  </span><span class="comment">/* Running - fetching the Tx descriptor */</span>
<a name="l08199"></a>08199 <span class="preprocessor">  #define ETH_DMASR_TPS_Waiting         ((uint32_t)0x00200000)  </span><span class="comment">/* Running - waiting for status */</span>
<a name="l08200"></a>08200 <span class="preprocessor">  #define ETH_DMASR_TPS_Reading         ((uint32_t)0x00300000)  </span><span class="comment">/* Running - reading the data from host memory */</span>
<a name="l08201"></a>08201 <span class="preprocessor">  #define ETH_DMASR_TPS_Suspended       ((uint32_t)0x00600000)  </span><span class="comment">/* Suspended - Tx Descriptor unavailabe */</span>
<a name="l08202"></a>08202 <span class="preprocessor">  #define ETH_DMASR_TPS_Closing         ((uint32_t)0x00700000)  </span><span class="comment">/* Running - closing Rx descriptor */</span>
<a name="l08203"></a>08203 <span class="preprocessor">#define ETH_DMASR_RPS         ((uint32_t)0x000E0000)  </span><span class="comment">/* Receive process state */</span>
<a name="l08204"></a>08204 <span class="preprocessor">  #define ETH_DMASR_RPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Rx Command issued */</span>
<a name="l08205"></a>08205 <span class="preprocessor">  #define ETH_DMASR_RPS_Fetching        ((uint32_t)0x00020000)  </span><span class="comment">/* Running - fetching the Rx descriptor */</span>
<a name="l08206"></a>08206 <span class="preprocessor">  #define ETH_DMASR_RPS_Waiting         ((uint32_t)0x00060000)  </span><span class="comment">/* Running - waiting for packet */</span>
<a name="l08207"></a>08207 <span class="preprocessor">  #define ETH_DMASR_RPS_Suspended       ((uint32_t)0x00080000)  </span><span class="comment">/* Suspended - Rx Descriptor unavailable */</span>
<a name="l08208"></a>08208 <span class="preprocessor">  #define ETH_DMASR_RPS_Closing         ((uint32_t)0x000A0000)  </span><span class="comment">/* Running - closing descriptor */</span>
<a name="l08209"></a>08209 <span class="preprocessor">  #define ETH_DMASR_RPS_Queuing         ((uint32_t)0x000E0000)  </span><span class="comment">/* Running - queuing the recieve frame into host memory */</span>
<a name="l08210"></a>08210 <span class="preprocessor">#define ETH_DMASR_NIS        ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary */</span>
<a name="l08211"></a>08211 <span class="preprocessor">#define ETH_DMASR_AIS        ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary */</span>
<a name="l08212"></a>08212 <span class="preprocessor">#define ETH_DMASR_ERS        ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive status */</span>
<a name="l08213"></a>08213 <span class="preprocessor">#define ETH_DMASR_FBES       ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error status */</span>
<a name="l08214"></a>08214 <span class="preprocessor">#define ETH_DMASR_ETS        ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit status */</span>
<a name="l08215"></a>08215 <span class="preprocessor">#define ETH_DMASR_RWTS       ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout status */</span>
<a name="l08216"></a>08216 <span class="preprocessor">#define ETH_DMASR_RPSS       ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped status */</span>
<a name="l08217"></a>08217 <span class="preprocessor">#define ETH_DMASR_RBUS       ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable status */</span>
<a name="l08218"></a>08218 <span class="preprocessor">#define ETH_DMASR_RS         ((uint32_t)0x00000040)  </span><span class="comment">/* Receive status */</span>
<a name="l08219"></a>08219 <span class="preprocessor">#define ETH_DMASR_TUS        ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit underflow status */</span>
<a name="l08220"></a>08220 <span class="preprocessor">#define ETH_DMASR_ROS        ((uint32_t)0x00000010)  </span><span class="comment">/* Receive overflow status */</span>
<a name="l08221"></a>08221 <span class="preprocessor">#define ETH_DMASR_TJTS       ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout status */</span>
<a name="l08222"></a>08222 <span class="preprocessor">#define ETH_DMASR_TBUS       ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable status */</span>
<a name="l08223"></a>08223 <span class="preprocessor">#define ETH_DMASR_TPSS       ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped status */</span>
<a name="l08224"></a>08224 <span class="preprocessor">#define ETH_DMASR_TS         ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit status */</span>
<a name="l08225"></a>08225 
<a name="l08226"></a>08226 <span class="comment">/* Bit definition for Ethernet DMA Operation Mode Register */</span>
<a name="l08227"></a>08227 <span class="preprocessor">#define ETH_DMAOMR_DTCEFD    ((uint32_t)0x04000000)  </span><span class="comment">/* Disable Dropping of TCP/IP checksum error frames */</span>
<a name="l08228"></a>08228 <span class="preprocessor">#define ETH_DMAOMR_RSF       ((uint32_t)0x02000000)  </span><span class="comment">/* Receive store and forward */</span>
<a name="l08229"></a>08229 <span class="preprocessor">#define ETH_DMAOMR_DFRF      ((uint32_t)0x01000000)  </span><span class="comment">/* Disable flushing of received frames */</span>
<a name="l08230"></a>08230 <span class="preprocessor">#define ETH_DMAOMR_TSF       ((uint32_t)0x00200000)  </span><span class="comment">/* Transmit store and forward */</span>
<a name="l08231"></a>08231 <span class="preprocessor">#define ETH_DMAOMR_FTF       ((uint32_t)0x00100000)  </span><span class="comment">/* Flush transmit FIFO */</span>
<a name="l08232"></a>08232 <span class="preprocessor">#define ETH_DMAOMR_TTC       ((uint32_t)0x0001C000)  </span><span class="comment">/* Transmit threshold control */</span>
<a name="l08233"></a>08233 <span class="preprocessor">  #define ETH_DMAOMR_TTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span>
<a name="l08234"></a>08234 <span class="preprocessor">  #define ETH_DMAOMR_TTC_128Bytes      ((uint32_t)0x00004000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span>
<a name="l08235"></a>08235 <span class="preprocessor">  #define ETH_DMAOMR_TTC_192Bytes      ((uint32_t)0x00008000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span>
<a name="l08236"></a>08236 <span class="preprocessor">  #define ETH_DMAOMR_TTC_256Bytes      ((uint32_t)0x0000C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span>
<a name="l08237"></a>08237 <span class="preprocessor">  #define ETH_DMAOMR_TTC_40Bytes       ((uint32_t)0x00010000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span>
<a name="l08238"></a>08238 <span class="preprocessor">  #define ETH_DMAOMR_TTC_32Bytes       ((uint32_t)0x00014000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span>
<a name="l08239"></a>08239 <span class="preprocessor">  #define ETH_DMAOMR_TTC_24Bytes       ((uint32_t)0x00018000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span>
<a name="l08240"></a>08240 <span class="preprocessor">  #define ETH_DMAOMR_TTC_16Bytes       ((uint32_t)0x0001C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span>
<a name="l08241"></a>08241 <span class="preprocessor">#define ETH_DMAOMR_ST        ((uint32_t)0x00002000)  </span><span class="comment">/* Start/stop transmission command */</span>
<a name="l08242"></a>08242 <span class="preprocessor">#define ETH_DMAOMR_FEF       ((uint32_t)0x00000080)  </span><span class="comment">/* Forward error frames */</span>
<a name="l08243"></a>08243 <span class="preprocessor">#define ETH_DMAOMR_FUGF      ((uint32_t)0x00000040)  </span><span class="comment">/* Forward undersized good frames */</span>
<a name="l08244"></a>08244 <span class="preprocessor">#define ETH_DMAOMR_RTC       ((uint32_t)0x00000018)  </span><span class="comment">/* receive threshold control */</span>
<a name="l08245"></a>08245 <span class="preprocessor">  #define ETH_DMAOMR_RTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span>
<a name="l08246"></a>08246 <span class="preprocessor">  #define ETH_DMAOMR_RTC_32Bytes       ((uint32_t)0x00000008)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span>
<a name="l08247"></a>08247 <span class="preprocessor">  #define ETH_DMAOMR_RTC_96Bytes       ((uint32_t)0x00000010)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span>
<a name="l08248"></a>08248 <span class="preprocessor">  #define ETH_DMAOMR_RTC_128Bytes      ((uint32_t)0x00000018)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span>
<a name="l08249"></a>08249 <span class="preprocessor">#define ETH_DMAOMR_OSF       ((uint32_t)0x00000004)  </span><span class="comment">/* operate on second frame */</span>
<a name="l08250"></a>08250 <span class="preprocessor">#define ETH_DMAOMR_SR        ((uint32_t)0x00000002)  </span><span class="comment">/* Start/stop receive */</span>
<a name="l08251"></a>08251 
<a name="l08252"></a>08252 <span class="comment">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span>
<a name="l08253"></a>08253 <span class="preprocessor">#define ETH_DMAIER_NISE      ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary enable */</span>
<a name="l08254"></a>08254 <span class="preprocessor">#define ETH_DMAIER_AISE      ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary enable */</span>
<a name="l08255"></a>08255 <span class="preprocessor">#define ETH_DMAIER_ERIE      ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive interrupt enable */</span>
<a name="l08256"></a>08256 <span class="preprocessor">#define ETH_DMAIER_FBEIE     ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error interrupt enable */</span>
<a name="l08257"></a>08257 <span class="preprocessor">#define ETH_DMAIER_ETIE      ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit interrupt enable */</span>
<a name="l08258"></a>08258 <span class="preprocessor">#define ETH_DMAIER_RWTIE     ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout interrupt enable */</span>
<a name="l08259"></a>08259 <span class="preprocessor">#define ETH_DMAIER_RPSIE     ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped interrupt enable */</span>
<a name="l08260"></a>08260 <span class="preprocessor">#define ETH_DMAIER_RBUIE     ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable interrupt enable */</span>
<a name="l08261"></a>08261 <span class="preprocessor">#define ETH_DMAIER_RIE       ((uint32_t)0x00000040)  </span><span class="comment">/* Receive interrupt enable */</span>
<a name="l08262"></a>08262 <span class="preprocessor">#define ETH_DMAIER_TUIE      ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit Underflow interrupt enable */</span>
<a name="l08263"></a>08263 <span class="preprocessor">#define ETH_DMAIER_ROIE      ((uint32_t)0x00000010)  </span><span class="comment">/* Receive Overflow interrupt enable */</span>
<a name="l08264"></a>08264 <span class="preprocessor">#define ETH_DMAIER_TJTIE     ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout interrupt enable */</span>
<a name="l08265"></a>08265 <span class="preprocessor">#define ETH_DMAIER_TBUIE     ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable interrupt enable */</span>
<a name="l08266"></a>08266 <span class="preprocessor">#define ETH_DMAIER_TPSIE     ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped interrupt enable */</span>
<a name="l08267"></a>08267 <span class="preprocessor">#define ETH_DMAIER_TIE       ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit interrupt enable */</span>
<a name="l08268"></a>08268 
<a name="l08269"></a>08269 <span class="comment">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span>
<a name="l08270"></a>08270 <span class="preprocessor">#define ETH_DMAMFBOCR_OFOC   ((uint32_t)0x10000000)  </span><span class="comment">/* Overflow bit for FIFO overflow counter */</span>
<a name="l08271"></a>08271 <span class="preprocessor">#define ETH_DMAMFBOCR_MFA    ((uint32_t)0x0FFE0000)  </span><span class="comment">/* Number of frames missed by the application */</span>
<a name="l08272"></a>08272 <span class="preprocessor">#define ETH_DMAMFBOCR_OMFC   ((uint32_t)0x00010000)  </span><span class="comment">/* Overflow bit for missed frame counter */</span>
<a name="l08273"></a>08273 <span class="preprocessor">#define ETH_DMAMFBOCR_MFC    ((uint32_t)0x0000FFFF)  </span><span class="comment">/* Number of frames missed by the controller */</span>
<a name="l08274"></a>08274 
<a name="l08275"></a>08275 <span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span>
<a name="l08276"></a>08276 <span class="preprocessor">#define ETH_DMACHTDR_HTDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit descriptor address pointer */</span>
<a name="l08277"></a>08277 
<a name="l08278"></a>08278 <span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span>
<a name="l08279"></a>08279 <span class="preprocessor">#define ETH_DMACHRDR_HRDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive descriptor address pointer */</span>
<a name="l08280"></a>08280 
<a name="l08281"></a>08281 <span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span>
<a name="l08282"></a>08282 <span class="preprocessor">#define ETH_DMACHTBAR_HTBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit buffer address pointer */</span>
<a name="l08283"></a>08283 
<a name="l08284"></a>08284 <span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span>
<a name="l08285"></a>08285 <span class="preprocessor">#define ETH_DMACHRBAR_HRBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive buffer address pointer */</span>
<a name="l08286"></a>08286 <span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span>
<a name="l08287"></a>08287 
<a name="l08296"></a>08296 <span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span>
<a name="l08297"></a>08297 <span class="preprocessor"></span><span class="preprocessor">  #include &quot;stm32f10x_conf.h&quot;</span>
<a name="l08298"></a>08298 <span class="preprocessor">#endif</span>
<a name="l08299"></a>08299 <span class="preprocessor"></span>
<a name="l08304"></a>08304 <span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span>
<a name="l08305"></a>08305 <span class="preprocessor"></span>
<a name="l08306"></a>08306 <span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span>
<a name="l08307"></a>08307 <span class="preprocessor"></span>
<a name="l08308"></a>08308 <span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span>
<a name="l08309"></a>08309 <span class="preprocessor"></span>
<a name="l08310"></a>08310 <span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span>
<a name="l08311"></a>08311 <span class="preprocessor"></span>
<a name="l08312"></a>08312 <span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span>
<a name="l08313"></a>08313 <span class="preprocessor"></span>
<a name="l08314"></a>08314 <span class="preprocessor">#define READ_REG(REG)         ((REG))</span>
<a name="l08315"></a>08315 <span class="preprocessor"></span>
<a name="l08316"></a>08316 <span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span>
<a name="l08317"></a>08317 <span class="preprocessor"></span>
<a name="l08322"></a>08322 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l08323"></a>08323 <span class="preprocessor"></span>}
<a name="l08324"></a>08324 <span class="preprocessor">#endif</span>
<a name="l08325"></a>08325 <span class="preprocessor"></span>
<a name="l08326"></a>08326 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F10x_H */</span>
<a name="l08327"></a>08327 
<a name="l08336"></a>08336 <span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Jan 7 2012 17:03:00 for stm32_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
