<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="dsh1478112495083" xml:lang="en-us">
  <title class="- topic/title ">PMCEID1, Performance Monitors Common Event Identification Register 1</title>
  <titlealts class="- topic/titlealts "><navtitle class="- topic/navtitle ">PMCEID1, Performance Monitors Common Event Identification Register 1</navtitle></titlealts>
  <shortdesc class="- topic/shortdesc ">The PMCEID1 defines which common architectural and common
    microarchitectural feature events are implemented.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <fig class="- topic/fig ">
        <title class="- topic/title ">PMCEID1 bit assignments</title>
        <image class="- topic/image " href="kyb1478896017980.svg" placement="inline">
          <alt class="- topic/alt ">PMCEID1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:16]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">ID[47:32], [15:0]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Common architectural and microarchitectural feature
              events that can be counted by the PMU event counters.</p><p class="- topic/p ">For each bit described in the following table, the event is implemented if the
              bit is set to 1, or not implemented if the bit is set to 0.</p>
          </dd>
        </dlentry>
      </dl>

      <table class="- topic/table ">
				<title class="- topic/title ">PMU common events</title>
				<tgroup class="- topic/tgroup " cols="3">
					<colspec class="- topic/colspec " colname="col1" colnum="1"/>
					<colspec class="- topic/colspec " colname="col2" colnum="2"/>
					<colspec class="- topic/colspec " colname="col3" colnum="3"/>
					<thead class="- topic/thead ">
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">Bit</entry>
							<entry class="- topic/entry " colname="col2">Event mnemonic</entry>
							<entry class="- topic/entry " colname="col3">Description</entry>
						</row>
					</thead>
					<tbody class="- topic/tbody ">
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[15]</entry>
							<entry class="- topic/entry " colname="col3">L2D_<term keyref="tlb">TLB</term></entry>
							<entry class="- topic/entry " colname="col4">Attributable Level 2 data or
								unified  access. <dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[13]</entry>
							<entry class="- topic/entry " colname="col3">L2D__REFILL</entry>
							<entry class="- topic/entry " colname="col4">Attributable Level 2 data or
								unified  refill. <dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[6]</entry>
							<entry class="- topic/entry " colname="col3">L1I_</entry>
							<entry class="- topic/entry " colname="col4">Level 1 instruction  access. <dl class="- topic/dl " compact="yes">
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
									<dd class="- topic/dd ">This event is implemented.</dd>
								</dlentry>
							</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[5]</entry>
							<entry class="- topic/entry " colname="col3">L1D_</entry>
							<entry class="- topic/entry " colname="col4">Level 1 data  access. <dl class="- topic/dl " compact="yes">
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
									<dd class="- topic/dd ">This event is implemented.</dd>
								</dlentry>
							</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[4]</entry>
							<entry class="- topic/entry " colname="col3">STALL_BACKEND</entry>
							<entry class="- topic/entry " colname="col4">No operation issued due to backend.
								<dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[3]</entry>
							<entry class="- topic/entry " colname="col3">STALL_FRONTEND</entry>
							<entry class="- topic/entry " colname="col4">No operation issued due to
								frontend. <dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[2]</entry>
							<entry class="- topic/entry " colname="col3">BR_MIS_PRED_RETIRED</entry>
							<entry class="- topic/entry " colname="col4">Instruction architecturally executed, mispredicted
								branch. <dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is not implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[1]</entry>
							<entry class="- topic/entry " colname="col3">BR_RETIRED</entry>
							<entry class="- topic/entry " colname="col4">Instruction architecturally
								executed, branch. <dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
						<row class="- topic/row ">
							<entry class="- topic/entry " colname="col1">[0]</entry>
							<entry class="- topic/entry " colname="col3">L2D_CACHE_ALLOCATE</entry>
							<entry class="- topic/entry " colname="col4">Level 2 data cache allocation
								without refill. <dl class="- topic/dl " compact="yes">
									<dlentry class="- topic/dlentry ">
										<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
										<dd class="- topic/dd ">This event is implemented.</dd>
									</dlentry>
								</dl></entry>
						</row>
					</tbody>
				</tgroup>
			</table>
      <note class="- topic/note ">The PMU events implemented in the above table can be found in <xref class="- topic/xref " href="tgw1477591342487.xml#tgw1477591342487/table_vxj_2h2_vp" keyref="PmuEvents/table_vxj_2h2_vp" type="table">Table 1</xref>.</note>
     <p class="- topic/p ">Bit fields and details not provided in this description are architecturally defined. See the
          <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
   
  </refbody>
</reference>
