#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug 26 21:16:25 2023
# Process ID: 49841
# Current directory: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7
# Command line: vivado Arty_A7.
# Log file: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/vivado.log
# Journal file: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-35:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -u localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



localhost:3121
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210319B4A283A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B4A283A
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/impl_1/top_artya7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} \
  CONFIG.Input_Data_Width {3} \
  CONFIG.Input_Depth {2048} \
  CONFIG.Read_Clock_Frequency {10} \
  CONFIG.Write_Clock_Frequency {100} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fifo_generator_0
[Sat Aug 26 21:27:52 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_generator_0 /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
INFO: [Project 1-386] Moving file '/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name input_fifo
set_property -dict [list \
  CONFIG.Component_Name {input_fifo} \
  CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} \
  CONFIG.Input_Data_Width {4} \
  CONFIG.Input_Depth {2048} \
  CONFIG.Read_Clock_Frequency {100} \
  CONFIG.Write_Clock_Frequency {10} \
] [get_ips input_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'input_fifo' to 'input_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_fifo'...
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'input_fifo'...
catch { config_ip_cache -export [get_ips -all input_fifo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: input_fifo
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci]
launch_runs input_fifo_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: input_fifo
[Sat Aug 26 21:29:25 2023] Launched input_fifo_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/input_fifo_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci] -directory /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset input_fifo /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci
INFO: [Project 1-386] Moving file '/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/input_fifo/input_fifo.xci' from fileset 'input_fifo' to fileset 'sources_1'.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name inpu_fifo
set_property -dict [list \
  CONFIG.Component_Name {inpu_fifo} \
  CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} \
  CONFIG.Input_Data_Width {4} \
  CONFIG.Input_Depth {2048} \
  CONFIG.Read_Clock_Frequency {100} \
  CONFIG.Write_Clock_Frequency {10} \
] [get_ips inpu_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'inpu_fifo' to 'inpu_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inpu_fifo'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inpu_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inpu_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inpu_fifo'...
catch { config_ip_cache -export [get_ips -all inpu_fifo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: inpu_fifo
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 45cedafdefa1eb91 to dir: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/ip/2022.2/4/5/45cedafdefa1eb91/input_fifo_stub.vhdl to /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/ip/2022.2/4/5/45cedafdefa1eb91/input_fifo_sim_netlist.vhdl to /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/ip/2022.2/4/5/45cedafdefa1eb91/input_fifo_stub.v to /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/ip/2022.2/4/5/45cedafdefa1eb91/input_fifo_sim_netlist.v to /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/ip/2022.2/4/5/45cedafdefa1eb91/input_fifo.dcp to /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo/inpu_fifo.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inpu_fifo, cache-ID = 45cedafdefa1eb91; cache size = 255.019 MB.
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci'
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci] -directory /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} \
  CONFIG.Input_Data_Width {1} \
  CONFIG.Input_Depth {2048} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0.xci
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name output_fifo
set_property -dict [list \
  CONFIG.Component_Name {output_fifo} \
  CONFIG.Fifo_Implementation {Independent_Clocks_Builtin_FIFO} \
  CONFIG.Input_Data_Width {1} \
  CONFIG.Input_Depth {2048} \
] [get_ips output_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'output_fifo' to 'output_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'output_fifo'...
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'output_fifo'...
catch { config_ip_cache -export [get_ips -all output_fifo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: output_fifo
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci]
create_ip_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10141.441 ; gain = 19.008 ; free physical = 13053 ; free virtual = 83595
launch_runs output_fifo_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: output_fifo
[Sat Aug 26 21:42:45 2023] Launched output_fifo_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/output_fifo_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10170.469 ; gain = 29.027 ; free physical = 13005 ; free virtual = 83547
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci] -directory /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Read_Clock_Frequency {10} \
  CONFIG.Write_Clock_Frequency {100} \
] [get_ips output_fifo]
generate_target all [get_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'output_fifo'...
catch { config_ip_cache -export [get_ips -all output_fifo] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: output_fifo
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci] -no_script -sync -force -quiet
reset_run output_fifo_synth_1
launch_runs output_fifo_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: output_fifo
[Sat Aug 26 21:44:00 2023] Launched output_fifo_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.runs/output_fifo_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 10239.297 ; gain = 52.832 ; free physical = 13021 ; free virtual = 83557
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci] -directory /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo/inpu_fifo.xci
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/inpu_fifo
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/inpu_fifo
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset output_fifo /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci
INFO: [Project 1-386] Moving file '/home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo/output_fifo.xci' from fileset 'output_fifo' to fileset 'sources_1'.
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.srcs/sources_1/ip/output_fifo
file delete -force /home/binhkieudo/Workspace/XRPIX/serial_riscv/deploy/Arty_A7/Arty_A7.gen/sources_1/ip/output_fifo
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 21:50:45 2023...
