/*
 * Copyright (c) 2021-2024 MUNIC SA
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __RENESAS_RA2_ICU_EVENTS_H__
#define __RENESAS_RA2_ICU_EVENTS_H__

/* The ICU events numbers below are based on the Table 12.7 p.207 of
 * "Renesas RA2L1 Group Userâ€™s Manual: Hardware".
 *
 * The style and sorting order are the same as in datasheet, so keep them also as is.
 *
 * Fortunately, the IRQs base ID is always the same in all groups, so it's
 * possible to "OR" them without consequenses.
 *
 * The final event number format is:
 *  1) the EVENT's base namber in the lowest 5 bits,
 *  2) the groups are encoded as bitfield in the upper, starting from 5th bit,
 *     part of the number. Valid groups encoded as 1.
 *  3) some of interrupts can't be assigned to the DMA controller,
 *     so this information is encoded in the highest, 13th, bit.
 *
 * The above combination of groups bitfield and base_id make the unique EVENT number.
 *
 */

/* Since this header is included simultaneously in both drivers and DT,
 * neither DT_XX nor any CONFIG_XXXX macro can be used here :(.
 * Simply because Kconfig is not handled yet
 */
#define RA2_ICU_CPU_ONLY_Pos		13
#define RA2_ICU_CPU_ONLY		BIT(RA2_ICU_CPU_ONLY_Pos)
#define RA2_GET_ICU_CPU_ONLY(irq)	(((irq)>>RA2_ICU_CPU_ONLY_Pos) & 1)

#define RA2_ICU_DTC_ONLY_Pos		14
#define RA2_ICU_DTC_ONLY		BIT(RA2_ICU_DTC_ONLY_Pos)
#define RA2_GET_ICU_DTC_ONLY(irq)	(((irq)>>RA2_ICU_DTC_ONLY_Pos) & 1)

#define RA2_ICU_GROUP_MASK_Pos		5
#define RA2_ICU_GROUP_MASK_Msk		((1<<8) - 1)
#define RA2_GET_ICU_GROUP_MASK(irq)	\
		(((irq)>>RA2_ICU_GROUP_MASK_Pos) & RA2_ICU_GROUP_MASK_Msk)

#define RA2_ICU_EV_N(cpu_dtc_only, g0, g1, g2, g3, g4, g5, g6, g7)	\
	((((g0) | (g1) | (g2) | (g3) | (g4) | (g5) | (g6) | (g7)) & 0x1f) |    \
	 ((((~((g0) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 0)) | \
	 ((((~((g1) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 1)) | \
	 ((((~((g2) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 2)) | \
	 ((((~((g3) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 3)) | \
	 ((((~((g4) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 4)) | \
	 ((((~((g5) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 5)) | \
	 ((((~((g6) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 6)) | \
	 ((((~((g7) & 0x1f) + 1) >> 5) & 1) << (RA2_ICU_GROUP_MASK_Pos + 7)) | \
	 (((cpu_dtc_only) & 3) << RA2_ICU_CPU_ONLY_Pos))

#define RA2_ICU_EVENT_PORT_IRQ0	    RA2_ICU_EV_N(0, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_PORT_IRQ1	    RA2_ICU_EV_N(0, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00)
#define RA2_ICU_EVENT_PORT_IRQ2	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00)
#define RA2_ICU_EVENT_PORT_IRQ3	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01)
#define RA2_ICU_EVENT_PORT_IRQ4	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x16, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_PORT_IRQ5	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13, 0x00, 0x00)
#define RA2_ICU_EVENT_PORT_IRQ6	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13, 0x00)
#define RA2_ICU_EVENT_PORT_IRQ7	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11)

#define RA2_ICU_EVENT_DTC_COMPLETE  RA2_ICU_EV_N(1, 0x02, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_ICU_SNZCANCEL RA2_ICU_EV_N(1, 0x03, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_FCU_FRDYI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x02, 0x00)

#define RA2_ICU_EVENT_LVD_LVD1	    RA2_ICU_EV_N(1, 0x04, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_LVD_LVD2	    RA2_ICU_EV_N(1, 0x00, 0x02, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00)

#define RA2_ICU_EVENT_MOSC_STOP	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x00)

#define RA2_ICU_EVENT_SYSTEM_SNZREQ RA2_ICU_EV_N(2, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x02)

#define RA2_ICU_EVENT_AGT0_AGTI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_AGT0_AGTCMAI  RA2_ICU_EV_N(0, 0x16, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_AGT0_AGTCMBI  RA2_ICU_EV_N(0, 0x00, 0x13, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_AGT1_AGTI	    RA2_ICU_EV_N(0, 0x05, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_AGT1_AGTCMAI  RA2_ICU_EV_N(0, 0x00, 0x03, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00)
#define RA2_ICU_EVENT_AGT1_AGTCMBI  RA2_ICU_EV_N(0, 0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x03, 0x00)

#define RA2_ICU_EVENT_IWDT_NMIUNDF  RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x00, 0x03)
#define RA2_ICU_EVENT_WDT_NMIUNDF   RA2_ICU_EV_N(1, 0x06, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_RTC_ALM	    RA2_ICU_EV_N(1, 0x00, 0x04, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00)
#define RA2_ICU_EVENT_RTC_PRD	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x04, 0x00)
#define RA2_ICU_EVENT_RTC_CUP	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x04)

#define RA2_ICU_EVENT_ADC120_ADI    RA2_ICU_EV_N(0, 0x07, 0x00, 0x00, 0x00, 0x07, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_ADC120_GBADI  RA2_ICU_EV_N(0, 0x00, 0x05, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00)
#define RA2_ICU_EVENT_ADC120_CMPAI  RA2_ICU_EV_N(1, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, 0x05, 0x00)
#define RA2_ICU_EVENT_ADC120_CMPBI  RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, 0x05)
#define RA2_ICU_EVENT_ADC120_WCMPM  RA2_ICU_EV_N(2, 0x08, 0x00, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_ADC120_WCMPUM RA2_ICU_EV_N(2, 0x00, 0x06, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00)

#define RA2_ICU_EVENT_ACMP_LP0	    RA2_ICU_EV_N(1, 0x09, 0x00, 0x00, 0x00, 0x09, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_ACMP_LP1	    RA2_ICU_EV_N(1, 0x00, 0x07, 0x00, 0x00, 0x00, 0x07, 0x00, 0x00)

#define RA2_ICU_EVENT_IIC0_RXI	    RA2_ICU_EV_N(0, 0x0A, 0x00, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_IIC0_TXI	    RA2_ICU_EV_N(0, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08, 0x00, 0x00)
#define RA2_ICU_EVENT_IIC0_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x06, 0x00, 0x00, 0x00, 0x06, 0x00)
#define RA2_ICU_EVENT_IIC0_EEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00, 0x00, 0x06)
#define RA2_ICU_EVENT_IIC0_WUI	    RA2_ICU_EV_N(1, 0x0B, 0x00, 0x00, 0x00, 0x0B, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_IIC1_RXI	    RA2_ICU_EV_N(0, 0x17, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_IIC1_TXI	    RA2_ICU_EV_N(0, 0x00, 0x14, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_IIC1_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x17, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_IIC1_EEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x00, 0x00)

#define RA2_ICU_EVENT_CTSU_CTSUWR   RA2_ICU_EV_N(0, 0x00, 0x09, 0x00, 0x00, 0x00, 0x09, 0x00, 0x00)
#define RA2_ICU_EVENT_CTSU_CTSURD   RA2_ICU_EV_N(0, 0x00, 0x00, 0x07, 0x00, 0x00, 0x00, 0x07, 0x00)
#define RA2_ICU_EVENT_CTSU_CTSUFN   RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x07, 0x00, 0x00, 0x00, 0x07)

#define RA2_ICU_EVENT_KEY_INTKR	    RA2_ICU_EV_N(1, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_DOC_DOPCI	    RA2_ICU_EV_N(1, 0x00, 0x0A, 0x00, 0x00, 0x00, 0x0A, 0x00, 0x00)

#define RA2_ICU_EVENT_CAC_FERRI	    RA2_ICU_EV_N(1, 0x00, 0x0B, 0x00, 0x00, 0x00, 0x0B, 0x00, 0x00)
#define RA2_ICU_EVENT_CAC_MENDI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08, 0x00)
#define RA2_ICU_EVENT_CAC_OVFI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08)

#define RA2_ICU_EVENT_CAN0_ERS	    RA2_ICU_EV_N(1, 0x0C, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_CAN0_RXF	    RA2_ICU_EV_N(1, 0x00, 0x0C, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00)
#define RA2_ICU_EVENT_CAN0_TXF	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x09, 0x00, 0x00, 0x00, 0x09, 0x00)
#define RA2_ICU_EVENT_CAN0_RXM	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x09, 0x00, 0x00, 0x00, 0x09)
#define RA2_ICU_EVENT_CAN0_TXM	    RA2_ICU_EV_N(1, 0x0D, 0x00, 0x00, 0x00, 0x0D, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_IOPORT_GROUP1 RA2_ICU_EV_N(0, 0x00, 0x15, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_IOPORT_GROUP2 RA2_ICU_EV_N(0, 0x00, 0x00, 0x13, 0x00, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_ELC_SWEVT0    RA2_ICU_EV_N(0, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x00, 0x0A, 0x00)
#define RA2_ICU_EVENT_ELC_SWEVT1    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x00, 0x0A)

#define RA2_ICU_EVENT_POEG_GROUP0   RA2_ICU_EV_N(1, 0x00, 0x00, 0x0B, 0x00, 0x00, 0x00, 0x0B, 0x00)
#define RA2_ICU_EVENT_POEG_GROUP1   RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x0B, 0x00, 0x00, 0x00, 0x0B)

#define RA2_ICU_EVENT_GPT0_CCMPA    RA2_ICU_EV_N(0, 0x0E, 0x00, 0x00, 0x00, 0x0E, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT0_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x0D, 0x00, 0x00, 0x00, 0x0D, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT0_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00, 0x0C, 0x00)
#define RA2_ICU_EVENT_GPT0_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x0C, 0x00, 0x00, 0x00, 0x0C)
#define RA2_ICU_EVENT_GPT0_OVF	    RA2_ICU_EV_N(0, 0x0F, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT0_UDF	    RA2_ICU_EV_N(0, 0x00, 0x0E, 0x00, 0x00, 0x00, 0x0E, 0x00, 0x00)

#define RA2_ICU_EVENT_GPT1_CCMPA    RA2_ICU_EV_N(0, 0x19, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT1_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x16, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT1_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x14, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT1_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x12, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT1_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT1_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x15, 0x00, 0x00)

#define RA2_ICU_EVENT_GPT2_CCMPA    RA2_ICU_EV_N(0, 0x10, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT2_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x0F, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT2_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x0D, 0x00, 0x00, 0x00, 0x0D, 0x00)
#define RA2_ICU_EVENT_GPT2_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x0D, 0x00, 0x00, 0x00, 0x0D)
#define RA2_ICU_EVENT_GPT2_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x0E, 0x00, 0x00, 0x00, 0x0E, 0x00)
#define RA2_ICU_EVENT_GPT2_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x0E, 0x00, 0x00, 0x00, 0x0E)

#define RA2_ICU_EVENT_GPT3_CCMPA    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x19, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT3_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x16, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT3_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x15, 0x00)
#define RA2_ICU_EVENT_GPT3_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x12)
#define RA2_ICU_EVENT_GPT3_OVF	    RA2_ICU_EV_N(0, 0x1A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT3_UDF	    RA2_ICU_EV_N(0, 0x00, 0x17, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_GPT4_CCMPA    RA2_ICU_EV_N(0, 0x1B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT4_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT4_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x15, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT4_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x13, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT4_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x16, 0x00)
#define RA2_ICU_EVENT_GPT4_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13)

#define RA2_ICU_EVENT_GPT5_CCMPA    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x1A, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT5_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT5_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x00)
#define RA2_ICU_EVENT_GPT5_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14)
#define RA2_ICU_EVENT_GPT5_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x16, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT5_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x14, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_GPT6_CCMPA    RA2_ICU_EV_N(0, 0x1C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT6_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x19, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT6_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x17, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT6_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x15, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT6_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x00)
#define RA2_ICU_EVENT_GPT6_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x15)

#define RA2_ICU_EVENT_GPT7_CCMPA    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x1B, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT7_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT7_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x19, 0x00)
#define RA2_ICU_EVENT_GPT7_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x16)
#define RA2_ICU_EVENT_GPT7_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT7_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x16, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_GPT8_CCMPA    RA2_ICU_EV_N(0, 0x1D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT8_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x1A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT8_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x19, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT8_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x17, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT8_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1A, 0x00)
#define RA2_ICU_EVENT_GPT8_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17)

#define RA2_ICU_EVENT_GPT9_CCMPA    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x1C, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT9_CCMPB    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x19, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT9_CMPC	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1B, 0x00)
#define RA2_ICU_EVENT_GPT9_CMPD	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18)
#define RA2_ICU_EVENT_GPT9_OVF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x1A, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_GPT9_UDF	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_GPT_UVWEDGE   RA2_ICU_EV_N(1, 0x11, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_SCI0_RXI	    RA2_ICU_EV_N(0, 0x12, 0x00, 0x00, 0x00, 0x12, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI0_TXI	    RA2_ICU_EV_N(0, 0x00, 0x10, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI0_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x0F, 0x00, 0x00, 0x00, 0x0F, 0x00)
#define RA2_ICU_EVENT_SCI0_ERI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x0F, 0x00, 0x00, 0x00, 0x0F)
#define RA2_ICU_EVENT_SCI0_AM	    RA2_ICU_EV_N(1, 0x13, 0x00, 0x00, 0x00, 0x13, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_SCI1_RXI	    RA2_ICU_EV_N(0, 0x1E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI1_TXI	    RA2_ICU_EV_N(0, 0x00, 0x1B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI1_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x1B, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI1_ERI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x19, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI1_AM	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1A, 0x00, 0x00)

#define RA2_ICU_EVENT_SCI2_RXI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x1D, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI2_TXI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1B, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI2_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1C, 0x00)
#define RA2_ICU_EVENT_SCI2_ERI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x19)
#define RA2_ICU_EVENT_SCI2_AM	    RA2_ICU_EV_N(1, 0x00, 0x1C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_SCI3_RXI	    RA2_ICU_EV_N(0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI3_TXI	    RA2_ICU_EV_N(0, 0x00, 0x1D, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI3_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x1C, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI3_ERI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x1A, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI3_AM	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1D, 0x00)

#define RA2_ICU_EVENT_SCI9_RXI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x1E, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI9_TXI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1C, 0x00, 0x00)
#define RA2_ICU_EVENT_SCI9_TEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1E, 0x00)
#define RA2_ICU_EVENT_SCI9_ERI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1A)
#define RA2_ICU_EVENT_SCI9_AM	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x1B, 0x00, 0x00, 0x00, 0x00)

#define RA2_ICU_EVENT_SPI0_SPRI	    RA2_ICU_EV_N(0, 0x14, 0x00, 0x00, 0x00, 0x14, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SPI0_SPTI	    RA2_ICU_EV_N(0, 0x00, 0x11, 0x00, 0x00, 0x00, 0x11, 0x00, 0x00)
#define RA2_ICU_EVENT_SPI0_SPII	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x10, 0x00)
#define RA2_ICU_EVENT_SPI0_SPEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x10)
#define RA2_ICU_EVENT_SPI0_SPTEND   RA2_ICU_EV_N(1, 0x00, 0x00, 0x11, 0x00, 0x00, 0x00, 0x11, 0x00)

#define RA2_ICU_EVENT_SPI1_SPRI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x1F, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SPI1_SPTI	    RA2_ICU_EV_N(0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1D, 0x00, 0x00)
#define RA2_ICU_EVENT_SPI1_SPII	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x1D, 0x00, 0x00, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_SPI1_SPEI	    RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1B)
#define RA2_ICU_EVENT_SPI1_SPTEND   RA2_ICU_EV_N(1, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1F, 0x00)

#define RA2_ICU_EVENT_AES_WRREQ	    RA2_ICU_EV_N(0, 0x15, 0x00, 0x00, 0x00, 0x15, 0x00, 0x00, 0x00)
#define RA2_ICU_EVENT_AES_RDREQ	    RA2_ICU_EV_N(0, 0x00, 0x12, 0x00, 0x00, 0x00, 0x12, 0x00, 0x00)
#define RA2_ICU_EVENT_TRNG_RDREQ    RA2_ICU_EV_N(1, 0x00, 0x00, 0x12, 0x00, 0x00, 0x00, 0x12, 0x00)

#endif /* __RENESAS_RA2_ICU_EVENTS_H__ */
