<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step6\impl\gwsynthesis\tangnano20k_step6.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step6\src\tangnano20k_step6.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 25 07:08:13 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9193</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4036</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>146.737(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>47.655(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk3_579m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk3_579m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3_579m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.986</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_a_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.602</td>
</tr>
<tr>
<td>2</td>
<td>1.046</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_a_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.542</td>
</tr>
<tr>
<td>3</td>
<td>1.052</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.536</td>
</tr>
<tr>
<td>4</td>
<td>1.110</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.478</td>
</tr>
<tr>
<td>5</td>
<td>1.141</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.447</td>
</tr>
<tr>
<td>6</td>
<td>1.290</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_a_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.298</td>
</tr>
<tr>
<td>7</td>
<td>1.315</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.273</td>
</tr>
<tr>
<td>8</td>
<td>1.366</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_sdram/ff_wdata_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.222</td>
</tr>
<tr>
<td>9</td>
<td>1.374</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_sdram/ff_wdata_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.214</td>
</tr>
<tr>
<td>10</td>
<td>1.438</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_a_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.150</td>
</tr>
<tr>
<td>11</td>
<td>1.515</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_sdram/ff_wdata_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.073</td>
</tr>
<tr>
<td>12</td>
<td>1.582</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_a_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.006</td>
</tr>
<tr>
<td>13</td>
<td>1.609</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>9.979</td>
</tr>
<tr>
<td>14</td>
<td>1.150</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.460</td>
</tr>
<tr>
<td>15</td>
<td>1.162</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.448</td>
</tr>
<tr>
<td>16</td>
<td>1.163</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.447</td>
</tr>
<tr>
<td>17</td>
<td>1.178</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.432</td>
</tr>
<tr>
<td>18</td>
<td>1.256</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.354</td>
</tr>
<tr>
<td>19</td>
<td>1.357</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.253</td>
</tr>
<tr>
<td>20</td>
<td>1.421</td>
<td>u_z80/u_cz80/mcycle_0_s0/Q</td>
<td>u_z80/ff_mreq_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.189</td>
</tr>
<tr>
<td>21</td>
<td>1.483</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.127</td>
</tr>
<tr>
<td>22</td>
<td>1.498</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_di_reg_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>10.112</td>
</tr>
<tr>
<td>23</td>
<td>1.631</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.979</td>
</tr>
<tr>
<td>24</td>
<td>1.705</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_z80/ff_dinst_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.905</td>
</tr>
<tr>
<td>25</td>
<td>1.799</td>
<td>u_z80/u_cz80/mcycle_0_s0/Q</td>
<td>u_z80/ff_rd_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>11.642</td>
<td>-0.003</td>
<td>9.811</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_6_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_2_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>7</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>8</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>9</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>10</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>11</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>12</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>13</td>
<td>0.213</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.217</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/AD[12]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>15</td>
<td>0.225</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/AD[8]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>16</td>
<td>0.225</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_7_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>17</td>
<td>0.225</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>18</td>
<td>0.225</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>19</td>
<td>0.225</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>20</td>
<td>0.230</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/AD[11]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.348</td>
</tr>
<tr>
<td>21</td>
<td>0.319</td>
<td>u_vram/ff_rdata_en_s0/Q</td>
<td>ff_vram_rdata_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>22</td>
<td>0.319</td>
<td>u_vram/ff_rdata_en_s0/Q</td>
<td>ff_vram_rdata_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>23</td>
<td>0.319</td>
<td>u_esp32_conn/ff_recv_data_3_s0/Q</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>24</td>
<td>0.323</td>
<td>u_esp32_conn/ff_recv_data_7_s0/Q</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>25</td>
<td>0.323</td>
<td>u_esp32_conn/ff_recv_data_5_s0/Q</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_7_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_wdata_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_8_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.976</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_a_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_a_1_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 32.703%; route: 6.903, 65.109%; tC2Q: 0.232, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>16.916</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_a_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_a_2_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 32.889%; route: 6.843, 64.910%; tC2Q: 0.232, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.798</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_z80/d_Z_7_s0/I1</td>
</tr>
<tr>
<td>15.315</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s0/F</td>
</tr>
<tr>
<td>16.911</td>
<td>1.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.429, 32.545%; route: 6.875, 65.253%; tC2Q: 0.232, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>16.853</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 33.088%; route: 6.779, 64.698%; tC2Q: 0.232, 2.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.821</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 33.187%; route: 6.748, 64.592%; tC2Q: 0.232, 2.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.798</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_z80/d_Z_7_s0/I1</td>
</tr>
<tr>
<td>15.315</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s0/F</td>
</tr>
<tr>
<td>16.673</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_a_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_a_7_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.429, 33.297%; route: 6.637, 64.451%; tC2Q: 0.232, 2.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.758</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_z80/d_Z_6_s/I2</td>
</tr>
<tr>
<td>15.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>16.647</td>
<td>1.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 31.958%; route: 6.758, 65.784%; tC2Q: 0.232, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>16.027</td>
<td>0.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>w_sdram_d_2_s0/I0</td>
</tr>
<tr>
<td>16.597</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_d_2_s0/F</td>
</tr>
<tr>
<td>16.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>u_sdram/ff_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[0][B]</td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.037, 39.493%; route: 5.953, 58.238%; tC2Q: 0.232, 2.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.018</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>w_sdram_d_1_s0/I0</td>
</tr>
<tr>
<td>16.588</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_1_s0/F</td>
</tr>
<tr>
<td>16.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_sdram/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.037, 39.525%; route: 5.945, 58.204%; tC2Q: 0.232, 2.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.758</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_z80/d_Z_6_s/I2</td>
</tr>
<tr>
<td>15.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>16.524</td>
<td>1.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_a_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_a_6_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 32.346%; route: 6.635, 65.368%; tC2Q: 0.232, 2.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.833</td>
<td>1.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>w_sdram_d_7_s2/I0</td>
</tr>
<tr>
<td>15.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_d_7_s2/F</td>
</tr>
<tr>
<td>16.076</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>w_sdram_d_7_s0/I1</td>
</tr>
<tr>
<td>16.447</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_7_s0/F</td>
</tr>
<tr>
<td>16.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_sdram/ff_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.838, 38.103%; route: 6.003, 59.594%; tC2Q: 0.232, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.639</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][B]</td>
<td>u_z80/d_Z_5_s/I2</td>
</tr>
<tr>
<td>15.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C26[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_5_s/F</td>
</tr>
<tr>
<td>16.381</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_a_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_a_5_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 32.811%; route: 6.491, 64.871%; tC2Q: 0.232, 2.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.639</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][B]</td>
<td>u_z80/d_Z_5_s/I2</td>
</tr>
<tr>
<td>15.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C26[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_5_s/F</td>
</tr>
<tr>
<td>16.354</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 32.898%; route: 6.464, 64.778%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>16.835</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>u_z80/ff_dinst_2_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>u_z80/ff_dinst_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 33.145%; route: 6.761, 64.637%; tC2Q: 0.232, 2.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.798</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_z80/d_Z_7_s0/I1</td>
</tr>
<tr>
<td>15.315</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s0/F</td>
</tr>
<tr>
<td>16.823</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>u_z80/ff_di_reg_7_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>u_z80/ff_di_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.429, 32.819%; route: 6.787, 64.960%; tC2Q: 0.232, 2.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.821</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>u_z80/ff_dinst_1_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>u_z80/ff_dinst_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 33.187%; route: 6.748, 64.592%; tC2Q: 0.232, 2.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>u_z80/d_Z_2_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_2_s/F</td>
</tr>
<tr>
<td>16.806</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_z80/ff_di_reg_2_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>u_z80/ff_di_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 33.235%; route: 6.733, 64.541%; tC2Q: 0.232, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.758</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_z80/d_Z_6_s/I2</td>
</tr>
<tr>
<td>15.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>16.729</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>u_z80/ff_dinst_6_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>u_z80/ff_dinst_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 31.706%; route: 6.839, 66.053%; tC2Q: 0.232, 2.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.919</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>u_z80/d_Z_1_s/I2</td>
</tr>
<tr>
<td>15.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_1_s/F</td>
</tr>
<tr>
<td>16.627</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>u_z80/ff_di_reg_1_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>u_z80/ff_di_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 33.816%; route: 6.554, 63.922%; tC2Q: 0.232, 2.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/mcycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_mreq_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td>u_z80/u_cz80/mcycle_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>57</td>
<td>R38C42[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/mcycle_0_s0/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>2.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_z80/u_cz80/n1098_s8/I0</td>
</tr>
<tr>
<td>9.699</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1098_s8/F</td>
</tr>
<tr>
<td>10.796</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[3][A]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s21/I2</td>
</tr>
<tr>
<td>11.366</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C30[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_1_s21/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>u_z80/ff_iorq_n_i_s8/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s8/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>u_z80/ff_iorq_n_i_s6/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s6/F</td>
</tr>
<tr>
<td>12.682</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td>u_z80/ff_iorq_n_i_s5/I1</td>
</tr>
<tr>
<td>13.252</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s5/F</td>
</tr>
<tr>
<td>13.254</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td>u_z80/ff_iorq_n_i_s4/I2</td>
</tr>
<tr>
<td>13.771</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s4/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_z80/ff_iorq_n_i_s3/I0</td>
</tr>
<tr>
<td>15.214</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s3/F</td>
</tr>
<tr>
<td>15.957</td>
<td>0.743</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td>u_z80/ff_mreq_s3/I2</td>
</tr>
<tr>
<td>16.419</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_mreq_s3/F</td>
</tr>
<tr>
<td>16.563</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">u_z80/ff_mreq_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>u_z80/ff_mreq_s1/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>u_z80/ff_mreq_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.331, 42.508%; route: 5.626, 55.215%; tC2Q: 0.232, 2.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.798</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_z80/d_Z_7_s0/I1</td>
</tr>
<tr>
<td>15.315</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R23C17[2][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_7_s0/F</td>
</tr>
<tr>
<td>16.502</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_z80/ff_dinst_7_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.429, 33.859%; route: 6.466, 63.851%; tC2Q: 0.232, 2.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_di_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.758</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_z80/d_Z_6_s/I2</td>
</tr>
<tr>
<td>15.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_6_s/F</td>
</tr>
<tr>
<td>16.486</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_di_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>u_z80/ff_di_reg_6_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>u_z80/ff_di_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 32.467%; route: 6.597, 65.238%; tC2Q: 0.232, 2.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.639</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][B]</td>
<td>u_z80/d_Z_5_s/I2</td>
</tr>
<tr>
<td>15.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C26[3][B]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_5_s/F</td>
</tr>
<tr>
<td>16.354</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>u_z80/ff_dinst_5_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>u_z80/ff_dinst_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 32.898%; route: 6.464, 64.778%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R31C33[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>8.636</td>
<td>2.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>u_z80/u_cz80/u_mcode/arith16_Z_s0/I1</td>
</tr>
<tr>
<td>9.007</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/arith16_Z_s0/F</td>
</tr>
<tr>
<td>9.746</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C35[3][A]</td>
<td>u_z80/u_cz80/n1410_s7/I0</td>
</tr>
<tr>
<td>10.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1410_s7/F</td>
</tr>
<tr>
<td>10.611</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>u_z80/n281_s19/I2</td>
</tr>
<tr>
<td>11.160</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s19/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>u_z80/n281_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n281_s13/F</td>
</tr>
<tr>
<td>12.318</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_z80/n281_s7/I3</td>
</tr>
<tr>
<td>12.867</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s7/F</td>
</tr>
<tr>
<td>12.868</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[3][B]</td>
<td>u_z80/n281_s4/I1</td>
</tr>
<tr>
<td>13.423</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R36C29[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n281_s4/F</td>
</tr>
<tr>
<td>14.498</td>
<td>1.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_z80/d_Z_4_s/I2</td>
</tr>
<tr>
<td>14.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">u_z80/d_Z_4_s/F</td>
</tr>
<tr>
<td>16.280</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/ff_dinst_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>u_z80/ff_dinst_4_s0/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>u_z80/ff_dinst_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.365, 33.973%; route: 6.308, 63.685%; tC2Q: 0.232, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/mcycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_rd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td>u_z80/u_cz80/mcycle_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>57</td>
<td>R38C42[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/mcycle_0_s0/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>2.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_z80/u_cz80/n1098_s8/I0</td>
</tr>
<tr>
<td>9.699</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1098_s8/F</td>
</tr>
<tr>
<td>10.796</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[3][A]</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s21/I2</td>
</tr>
<tr>
<td>11.366</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C30[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/tstates_Z_1_s21/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>u_z80/ff_iorq_n_i_s8/I2</td>
</tr>
<tr>
<td>12.110</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s8/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>u_z80/ff_iorq_n_i_s6/I1</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s6/F</td>
</tr>
<tr>
<td>12.682</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td>u_z80/ff_iorq_n_i_s5/I1</td>
</tr>
<tr>
<td>13.252</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][B]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s5/F</td>
</tr>
<tr>
<td>13.254</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td>u_z80/ff_iorq_n_i_s4/I2</td>
</tr>
<tr>
<td>13.771</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s4/F</td>
</tr>
<tr>
<td>14.697</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_z80/ff_iorq_n_i_s3/I0</td>
</tr>
<tr>
<td>15.214</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_iorq_n_i_s3/F</td>
</tr>
<tr>
<td>15.714</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>u_z80/ff_rd_s3/I3</td>
</tr>
<tr>
<td>16.041</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">u_z80/ff_rd_s3/F</td>
</tr>
<tr>
<td>16.186</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">u_z80/ff_rd_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>15.745</td>
<td>4.103</td>
<td>tCL</td>
<td>FF</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.020</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>u_z80/ff_rd_s1/CLK</td>
</tr>
<tr>
<td>17.985</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>u_z80/ff_rd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.196, 42.768%; route: 5.383, 54.867%; tC2Q: 0.232, 2.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_7_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_6_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/ff_ram_ff_ram_0_6_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_3_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_vram/ff_ram_ff_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_vram/ff_ram_ff_ram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_vram/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_vram/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R29C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_vram/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_vram/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R27C15[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_12_s0/Q</td>
</tr>
<tr>
<td>5.950</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.733</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 40.013%; tC2Q: 0.201, 59.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R27C14[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.733</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.405%; tC2Q: 0.201, 58.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_7_s0/Q</td>
</tr>
<tr>
<td>6.089</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0/Q</td>
</tr>
<tr>
<td>6.089</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_5_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0/Q</td>
</tr>
<tr>
<td>6.089</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.089</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C14[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0/Q</td>
</tr>
<tr>
<td>5.962</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.733</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 41.880%; tC2Q: 0.202, 58.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_vram_rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>u_vram/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C13[0][A]</td>
<td style=" font-weight:bold;">u_vram/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>5.945</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">ff_vram_rdata_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>ff_vram_rdata_3_s0/CLK</td>
</tr>
<tr>
<td>5.626</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>ff_vram_rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_vram_rdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>u_vram/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C13[0][A]</td>
<td style=" font-weight:bold;">u_vram/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>5.945</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td style=" font-weight:bold;">ff_vram_rdata_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>1195</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>ff_vram_rdata_4_s0/CLK</td>
</tr>
<tr>
<td>5.626</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>ff_vram_rdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_recv_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_esp32_conn/ff_recv_data_3_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_recv_data_3_s0/Q</td>
</tr>
<tr>
<td>5.960</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_recv_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>u_esp32_conn/ff_recv_data_7_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C25[1][B]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_recv_data_7_s0/Q</td>
</tr>
<tr>
<td>5.963</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_recv_data_5_s0/Q</td>
</tr>
<tr>
<td>5.963</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24</td>
<td>u_esp32_conn/ff_key_matrix_ff_key_matrix_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_7_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_wdata_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_wdata_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_8_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1195</td>
<td>lcd_clk_d</td>
<td>0.986</td>
<td>2.442</td>
</tr>
<tr>
<td>657</td>
<td>n1710_5</td>
<td>7.687</td>
<td>1.700</td>
</tr>
<tr>
<td>209</td>
<td>O_sdram_clk_d</td>
<td>4.827</td>
<td>2.442</td>
</tr>
<tr>
<td>199</td>
<td>ff_enable</td>
<td>16.184</td>
<td>2.019</td>
</tr>
<tr>
<td>153</td>
<td>ff_reset_n</td>
<td>8.192</td>
<td>1.969</td>
</tr>
<tr>
<td>101</td>
<td>w_cpu_enable</td>
<td>6.363</td>
<td>1.484</td>
</tr>
<tr>
<td>85</td>
<td>ir[3]</td>
<td>2.063</td>
<td>2.182</td>
</tr>
<tr>
<td>82</td>
<td>ir[1]</td>
<td>1.344</td>
<td>2.098</td>
</tr>
<tr>
<td>78</td>
<td>ir[4]</td>
<td>1.733</td>
<td>4.002</td>
</tr>
<tr>
<td>73</td>
<td>ir[0]</td>
<td>1.490</td>
<td>3.152</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C26</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R32C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R33C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R33C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C19</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
