<div id="pf1e5" class="pf w0 h0" data-page-no="1e5"><div class="pc pc1e5 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1e5.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">When the conversion is completed, the result is placed in the Rn registers associated with</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">the ADHWTSn received. For example:</div><div class="t m0 x33 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ADHWTSA active selects RA register</div><div class="t m0 x33 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ADHWTSn active selects Rn register</div><div class="t m0 x9 hf y1b0b ff3 fs5 fc0 sc0 ls0 ws0">The conversion complete flag associated with the ADHWTSn received, that is,</div><div class="t m0 x9 hf y1b0c ff3 fs5 fc0 sc0 ls0 ws0">SC1n[COCO], is then set and an interrupt is generated if the respective conversion</div><div class="t m0 x9 hf y1b0d ff3 fs5 fc0 sc0 ls0 ws0">complete interrupt has been enabled, that is, SC1[AIEN]=1.</div><div class="t m0 x9 he y2adc ff1 fs1 fc0 sc0 ls0 ws0">28.4.4<span class="_ _b"> </span>Conversion control</div><div class="t m0 x9 hf y2add ff3 fs5 fc0 sc0 ls0 ws0">Conversions can be performed as determined by CFG1[MODE] and SC1n[DIFF] as</div><div class="t m0 x9 hf y2ade ff3 fs5 fc0 sc0 ls0 ws0">shown in the description of CFG1[MODE].</div><div class="t m0 x9 hf y2adf ff3 fs5 fc0 sc0 ls0 ws0">Conversions can be initiated by a software or hardware trigger. In addition, the ADC</div><div class="t m0 x9 hf y2ae0 ff3 fs5 fc0 sc0 ls0 ws0">module can be configured for:</div><div class="t m0 x33 hf y2ae1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Low-power operation</div><div class="t m0 x33 hf y2ae2 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Long sample time</div><div class="t m0 x33 hf y2ae3 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Continuous conversion</div><div class="t m0 x33 hf y2ae4 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Hardware average</div><div class="t m0 x33 hf y2ae5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Automatic compare of the conversion result to a software determined compare value</div><div class="t m0 x9 h1b y2ae6 ff1 fsc fc0 sc0 ls0 ws0">28.4.4.1<span class="_ _b"> </span>Initiating conversions</div><div class="t m0 x9 hf y2ae7 ff3 fs5 fc0 sc0 ls0 ws0">A conversion is initiated:</div><div class="t m0 x33 hf yac9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Following a write to SC1A, with SC1n[ADCH] not all 1&apos;s, if software triggered</div><div class="t m0 x117 hf yaca ff3 fs5 fc0 sc0 ls0 ws0">operation is selected, that is, when SC2[ADTRG]=0.</div><div class="t m0 x33 hf yacb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Following a hardware trigger, or ADHWT event, if hardware triggered operation is</div><div class="t m0 x117 hf yacc ff3 fs5 fc0 sc0 ls0 ws0">selected, that is, SC2[ADTRG]=1, and a hardware trigger select event, ADHWTSn,</div><div class="t m0 x117 hf yacd ff3 fs5 fc0 sc0 ls0 ws0">has occurred. The channel and status fields selected depend on the active trigger</div><div class="t m0 x117 hf yace ff3 fs5 fc0 sc0 ls0 ws0">select signal:</div><div class="t m0 x2 hf yacf ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ADHWTSA active selects SC1A</div><div class="t m0 x2 hf y2ae8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ADHWTSn active selects SC1n</div><div class="t m0 x2 hf y2ae9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>if neither is active, the off condition is selected</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>485</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
