\doxysection{TIM DMA Base address}
\label{group___t_i_m___d_m_a___base__address}\index{TIM DMA Base address@{TIM DMA Base address}}
Collaboration diagram for TIM DMA Base address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___t_i_m___d_m_a___base__address}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CR1}~(0x00000000U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CR2}~(0x00000001U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+SMCR}~(0x00000002U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+DIER}~(0x00000003U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+SR}~(0x00000004U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+EGR}~(0x00000005U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCMR1}~(0x00000006U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCMR2}~(0x00000007U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCER}~(0x00000008U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CNT}~(0x00000009U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+PSC}~(0x0000000\+AU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+ARR}~(0x0000000\+BU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+RCR}~(0x0000000\+CU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR1}~(0x0000000\+DU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR2}~(0x0000000\+EU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR3}~(0x0000000\+FU)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+CCR4}~(0x00000010U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+BDTR}~(0x00000011U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+DCR}~(0x00000012U)
\item 
\#define \textbf{ TIM\+\_\+\+DMABASE\+\_\+\+OR}~(0x00000013U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___t_i_m___d_m_a___base__address_ga3e08cd689d59f76dd5ca958a0ffdfb3d}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_ARR@{TIM\_DMABASE\_ARR}}
\index{TIM\_DMABASE\_ARR@{TIM\_DMABASE\_ARR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_ARR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+ARR~(0x0000000\+BU)}



Definition at line 784 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga767eab033d485d32de80b46f70be3341}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_BDTR@{TIM\_DMABASE\_BDTR}}
\index{TIM\_DMABASE\_BDTR@{TIM\_DMABASE\_BDTR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_BDTR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+BDTR~(0x00000011U)}



Definition at line 790 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga64cb24a6d9d96d950be64586923c7447}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCER@{TIM\_DMABASE\_CCER}}
\index{TIM\_DMABASE\_CCER@{TIM\_DMABASE\_CCER}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCER}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCER~(0x00000008U)}



Definition at line 781 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gac94d74bf77d5ce139c7fa6e0b8c2da44}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCMR1@{TIM\_DMABASE\_CCMR1}}
\index{TIM\_DMABASE\_CCMR1@{TIM\_DMABASE\_CCMR1}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCMR1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCMR1~(0x00000006U)}



Definition at line 779 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga94f3dcf13674f397fee0ef816ad973cf}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCMR2@{TIM\_DMABASE\_CCMR2}}
\index{TIM\_DMABASE\_CCMR2@{TIM\_DMABASE\_CCMR2}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCMR2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCMR2~(0x00000007U)}



Definition at line 780 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga2d1bc7e5ae83b91caa352276d15142dc}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCR1@{TIM\_DMABASE\_CCR1}}
\index{TIM\_DMABASE\_CCR1@{TIM\_DMABASE\_CCR1}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCR1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCR1~(0x0000000\+DU)}



Definition at line 786 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga0c73e7e1fa212ab14a43ca49e9d8850e}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCR2@{TIM\_DMABASE\_CCR2}}
\index{TIM\_DMABASE\_CCR2@{TIM\_DMABASE\_CCR2}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCR2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCR2~(0x0000000\+EU)}



Definition at line 787 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gae3c259f405c78e31411c19195eac48bc}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCR3@{TIM\_DMABASE\_CCR3}}
\index{TIM\_DMABASE\_CCR3@{TIM\_DMABASE\_CCR3}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCR3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCR3~(0x0000000\+FU)}



Definition at line 788 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gaea24fd3f528163da065cbdce3c68ef23}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CCR4@{TIM\_DMABASE\_CCR4}}
\index{TIM\_DMABASE\_CCR4@{TIM\_DMABASE\_CCR4}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CCR4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CCR4~(0x00000010U)}



Definition at line 789 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gae711483dbf4f0eafb2505b8f823c4724}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CNT@{TIM\_DMABASE\_CNT}}
\index{TIM\_DMABASE\_CNT@{TIM\_DMABASE\_CNT}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CNT}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CNT~(0x00000009U)}



Definition at line 782 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga97bbe74e5ae8680c020a6b0f760d8909}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CR1@{TIM\_DMABASE\_CR1}}
\index{TIM\_DMABASE\_CR1@{TIM\_DMABASE\_CR1}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CR1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CR1~(0x00000000U)}



Definition at line 773 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga53d60ce92015bb60d608e60c45b1fdda}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_CR2@{TIM\_DMABASE\_CR2}}
\index{TIM\_DMABASE\_CR2@{TIM\_DMABASE\_CR2}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_CR2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+CR2~(0x00000001U)}



Definition at line 774 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gab3e5aaf0cb815b4a2469d3046eca0201}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_DCR@{TIM\_DMABASE\_DCR}}
\index{TIM\_DMABASE\_DCR@{TIM\_DMABASE\_DCR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_DCR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+DCR~(0x00000012U)}



Definition at line 791 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga137d2e3858ae68333646fea6e04503da}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_DIER@{TIM\_DMABASE\_DIER}}
\index{TIM\_DMABASE\_DIER@{TIM\_DMABASE\_DIER}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_DIER}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+DIER~(0x00000003U)}



Definition at line 776 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gaff6d230aafb918047d62e877d21b3bdc}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_EGR@{TIM\_DMABASE\_EGR}}
\index{TIM\_DMABASE\_EGR@{TIM\_DMABASE\_EGR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_EGR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+EGR~(0x00000005U)}



Definition at line 778 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga4b50ac8b63d27e309695ba36643bc1d0}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_OR@{TIM\_DMABASE\_OR}}
\index{TIM\_DMABASE\_OR@{TIM\_DMABASE\_OR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_OR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+OR~(0x00000013U)}



Definition at line 792 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gae23315a3ef1af7dccfbbfada90355bd8}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_PSC@{TIM\_DMABASE\_PSC}}
\index{TIM\_DMABASE\_PSC@{TIM\_DMABASE\_PSC}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_PSC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+PSC~(0x0000000\+AU)}



Definition at line 783 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gac26cff34f1d207798b946c01a40f5d89}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_RCR@{TIM\_DMABASE\_RCR}}
\index{TIM\_DMABASE\_RCR@{TIM\_DMABASE\_RCR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_RCR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+RCR~(0x0000000\+CU)}



Definition at line 785 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_ga184ad86a4c6d48263f57d3e7106675c4}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_SMCR@{TIM\_DMABASE\_SMCR}}
\index{TIM\_DMABASE\_SMCR@{TIM\_DMABASE\_SMCR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_SMCR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+SMCR~(0x00000002U)}



Definition at line 775 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\label{group___t_i_m___d_m_a___base__address_gaf0da2213e3e7b6aaaa9b738ec85abc02}} 
\index{TIM DMA Base address@{TIM DMA Base address}!TIM\_DMABASE\_SR@{TIM\_DMABASE\_SR}}
\index{TIM\_DMABASE\_SR@{TIM\_DMABASE\_SR}!TIM DMA Base address@{TIM DMA Base address}}
\doxysubsubsection{TIM\_DMABASE\_SR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMABASE\+\_\+\+SR~(0x00000004U)}



Definition at line 777 of file stm32f4xx\+\_\+hal\+\_\+tim.\+h.

