Table 12. Calibration and Power Quality Registers
Address
Register
Name R/W1
Bit
Length
Bit Length During
Communication2 Type 3
Default
Value Description
0x4380 VGAIN R/W 24 32 ZPSE S 0x000000 Voltage gain adjustment.
0x4381 IAGAIN R/W 24 32 ZPSE S 0x000000 Current Channel A current gain adjustment.
0x4382 IBGAIN R/W 24 32 ZPSE S 0x000000 Current Channel B current gain adjustment.
0x4383 ICGAIN R/W 24 32 ZPSE S 0x000000 Current Channel C current gain adjustment.
0x4384 IDGAIN R/W 24 32 ZPSE S 0x000000 Current Channel D current gain adjustment.
0x4385 IEGAIN R/W 24 32 ZPSE S 0x000000 Current Channel E current gain adjustment.
0x4386 IFGAIN R/W 24 32 ZPSE S 0x000000 Current Channel F current gain adjustment.
0x4387 Reserved R/W 24 32 ZPSE S 0x000000 This register should be ignored.
0x4388 DICOEFF R/W 24 32 ZPSE S 0x000000 Register used in the digital integrator algorithm.
When the integrator is enabled, this register
should be set to 0xFFF8000.
0x4389 HPFDIS R/W 24 32 ZPSE S 0x000000 Disables the high-pass filter for all channels.
0x438A VRMSOS R/W 24 32 ZPSE S 0x000000 Voltage rms offset.
0x438B IARMSOS R/W 24 32 ZPSE S 0x000000 Current Channel A current rms offset.
0x438C IBRMSOS R/W 24 32 ZPSE S 0x000000 Current Channel B current rms offset.
0x438D ICRMSOS R/W 24 32 ZPSE S 0x000000 Current Channel C current rms offset.
0x438E IDRMSOS R/W 24 32 ZPSE S 0x000000 Current Channel D current rms offset.
0x438F IERMSOS R/W 24 32 ZPSE S 0x000000 Current Channel E current rms offset.
0x4390 IFRMSOS R/W 24 32 ZPSE S 0x000000 Current Channel F current rms offset.
0x4391 AWGAIN R/W 24 32 ZPSE S 0x000000 Channel A active power gain adjust.
0x4392 AWATTOS R/W 24 32 ZPSE S 0x000000 Channel A active power offset adjust.
0x4393 BWGAIN R/W 24 32 ZPSE S 0x000000 Channel B active power gain adjust.
0x4394 BWATTOS R/W 24 32 ZPSE S 0x000000 Channel B active power offset adjust.
0x4395 CWGAIN R/W 24 32 ZPSE S 0x000000 Channel C active power gain adjust.
0x4396 CWATTOS R/W 24 32 ZPSE S 0x000000 Channel C active power offset adjust.
0x4397 DWGAIN R/W 24 32 ZPSE S 0x000000 Channel D active power gain adjust
0x4398 DWATTOS R/W 24 32 ZPSE S 0x000000 Channel D active power offset adjust.
0x4399 EWGAIN R/W 24 32 ZPSE S 0x000000 Channel E active power gain adjust.
0x439A EWATTOS R/W 24 32 ZPSE S 0x000000 Channel E active power offset adjust.
0x439B FWGAIN R/W 24 32 ZPSE S 0x000000 Channel F active power gain adjust.
0x439C FWATTOS R/W 24 32 ZPSE S 0x000000 Channel F active power offset adjust.
0x439D AVARGAIN R/W 24 32 ZPSE S 0x000000 Channel A reactive power gain adjust.
0x439E AVAROS R/W 24 32 ZPSE S 0x000000 Channel A reactive power offset adjust.
0x439F BVARGAIN R/W 24 32 ZPSE S 0x000000 Channel B reactive power gain adjust.
0x43A0 BVAROS R/W 24 32 ZPSE S 0x000000 Channel B reactive power offset adjust.
0x43A1 CVARGAIN R/W 24 32 ZPSE S 0x000000 Channel C reactive power gain adjust.
0x43A2 CVAROS R/W 24 32 ZPSE S 0x000000 Channel C reactive power offset adjust.
0x43A3 DVARGAIN R/W 24 32 ZPSE S 0x000000 Channel D reactive power gain adjust.
0x43A4 DVAROS R/W 24 32 ZPSE S 0x000000 Channel D reactive power offset adjust.
0x43A5 EVARGAIN R/W 24 32 ZPSE S 0x000000 Channel E reactive power gain adjust.
0x43A6 EVAROS R/W 24 32 ZPSE S 0x000000 Channel E reactive power offset adjust.
0x43A7 FVARGAIN R/W 24 32 ZPSE S 0x000000 Channel F reactive power gain adjust.
0x43A8 FVAROS R/W 24 32 ZPSE S 0x000000 Channel F reactive power offset adjust.
0x43A9 Reserved This register should be ignored.
0x43AA Reserved This register should be ignored.
0x43AB WTHR1 R/W 24 32 ZP U 0x000000 Most significant 24 bits of the WTHR[47:0]
threshold.
0x43AC WTHR0 R/W 24 32 ZP U 0x000000 Least significant 24 bits of the WTHR[47:0]
threshold.
ADE7816 Data Sheet
Rev. B | Page 40 of 48
Address
Register
Name R/W1
Bit
Length
Bit Length During
Communication2 Type 3
Default
Value Description
0x43AD VARTHR1 R/W 24 32 ZP U 0x000000 Most significant 24 bits of the VARTHR[47:0]
threshold.
0x43AE VARTHR0 R/W 24 32 ZP U 0x000000 Least significant 24 bits of the VARTHR[47:0]
threshold.
0x43AF APNOLOAD RW 24 32 ZP U 0x000000 No load threshold in the active power datapath.
0x43B0 VARNOLOAD R/W 24 32 ZPSE S 0x000000 No load threshold in the reactive power
datapath.
0x43B1 PCF_A_COEFF R/W 24 32 ZPSE U 0x000000 Phase calibration coefficient for Channel A. Set
to 0x400CA4 for a 50 Hz system and 0x401235
for a 60 Hz system.
0x43B2 PCF_B_COEFF R/W 24 32 ZPSE U 0x000000 Phase calibration coefficient for Channel B. Set
to 0x400CA4 for a 50 Hz system and 0x401235
for a 60 Hz system.
0x43B3 PCF_C_COEFF R/W 24 32 ZPSE U 0x000000 Phase calibration coefficient for Channel C. Set
to 0x400CA4 for a 50 Hz system and 0x401235
for a 60 Hz system.
0x43B4 PCF_D_COEFF R/W 24 32 ZPSE U 0x000000 Phase calibration coefficientfor Channel D. Set
to 0x400CA4 for a 50 Hz system and 0x401235
for a 60 Hz system.
0x43B5 PCF_E_COEFF R/W 24 32 ZPSE U 0x000000 Phase calibration coefficient for Channel E. Set to
0x400CA4 for a 50Hz system and 0x401235 for
a 60 Hz system.
0x43B6 PCF_F_COEFF R/W 24 32 ZPSE U 0x000000 Phase calibration coefficient for Channel F. Set to
0x400CA4 for a 50Hz system and 0x401235 for
a 60 Hz system.
0x43B7
to
0x43BF
Reserved N/A N/A N/A N/A 0x000000 These registers should be ignored.
0x43C0 VRMS R 24 32 ZP S N/A Voltage rms value.
0x43C1 IARMS R 24 32 ZP S N/A Current Channel A current rms value.
0x43C2 IBRMS R 24 32 ZP S N/A Current Channel B current rms value.
0x43C3 ICRMS R 24 32 ZP S N/A Current Channel C current rms value.
0x43C4 IDRMS R 24 32 ZP S N/A Current Channel D current rms value.
0x43C5 IERMS R 24 32 ZP S N/A Current Channel E current rms value.
0x43C6 IFRMS R 24 32 ZP S N/A Current Channel F current rms value.
0x43C7
to 0x43FF
Reserved These registers should be ignored.
1 R is read, and W is write. 2 For more information, see the Register Format section. 3 U indicates an unsigned register, and S indicates a signed register in twos complement format.
Table 13. Run Register
Address
Register
Name R/W1
Bit
Length
Bit Length During
Communication Type2
Default
Value Description
0xE228 Run R/W 16 16 U 0x0000 This register starts and stops the DSP.
1 R is read, and W is write.
2 U indicates an unsigned register.
Data Sheet ADE7816
Rev. B | Page 41 of 48
Table 14. Billable Registers
Address
Register
Name R/W1
Bit
Length
Bit Length During
Communication Type 2
Default
Value Description
0xE400 AWATTHR R 32 32 S 0x00000000 Channel A active energy accumulation.
0xE401 BWATTHR R 32 32 S 0x00000000 Channel B active energy accumulation.
0xE402 CWATTHR R 32 32 S 0x00000000 Channel C active energy accumulation.
0xE403 DWATTHR R 32 32 S 0x00000000 Channel D active energy accumulation.
0xE404 EWATTHR R 32 32 S 0x00000000 Channel E active energy accumulation.
0xE405 FWATTHR R 32 32 S 0x00000000 Channel F active energy accumulation.
0xE406 AVARHR R 32 32 S 0x00000000 Channel A reactive energy accumulation.
0xE407 BVARHR R 32 32 S 0x00000000 Channel B reactive energy accumulation.
0xE408 CVARHR R 32 32 S 0x00000000 Channel C reactive energy accumulation.
0xE409 DVARHR R 32 32 S 0x00000000 Channel D reactive energy accumulation.
0xE40A EVARHR R 32 32 S 0x00000000 Channel E reactive energy accumulation.
0xE40B FVARHR R 32 32 S 0x00000000 Channel F reactive energy accumulation.
1 R is read, and W is write. 2 S indicates a signed register in twos complement format.
Table 15. Configuration and Power Quality Registers
Address
Register
Name R/W1
Bit
Length
Bit Length During
Communication2 Type3
Default
Value4 Description
0xE500 IPEAK R 32 32 U N/A Current peak register.
0xE501 VPEAK R 32 32 U N/A Voltage peak register.
0xE502 STATUS0 R/W 32 32 U N/A Interrupt Status Register 0.
0xE503 STATUS1 R/W 32 32 U N/A Interrupt Status Register 1.
0xE504 Reserved R 20 32 ZP U N/A This register should be ignored.
0xE505 Reserved R 20 32 ZP U N/A This register should be ignored.
0xE506 Reserved R 20 32 ZP U N/A This register should be ignored.
0xE507 OILVL R/W 24 32 ZP U 0xFFFFFF Overcurrent threshold.
0xE508 OVLVL R/W 24 32 ZP U 0xFFFFFF Overvoltage threshold.
0xE509 SAGLVL R/W 24 32 ZP U 0x000000 Voltage sag level threshold.
0xE50A MASK0 R/W 32 32 U 0x00000000 Interrupt Enable Register 0.
0xE50B MASK1 R/W 32 32 U 0x00000000 Interrupt Enable Register 1.
0xE50C IAWV/IDWV R 24 32 SE S N/A Instantaneous Current Channel A and
Instantaneous Current Channel D.
0xE50D IBWV/IEWV R 24 32 SE S N/A Instantaneous Current Channel B and
Instantaneous Current Channel E.
0xE50E ICWV/IFWV R 24 32 SE S N/A Instantaneous Current Channel C and
Instantaneous Current Channel F.
0xE50F Reserved R 24 32 SE S N/A This register should be ignored.
0xE510 VWV R 24 32 SE S N/A Instantaneous voltage.
0xE511 to
0xE51E
Reserved R 24 32 SE S N/A This register should be ignored.
0xE51F Checksum R 32 32 U 0x33666787 Checksum verification (see the Checksum
section for details).
0xE520 to
0xE52E
Reserved These registers should be ignored.
0xE600 CHSTATUS R 16 16 U N/A Channel peak register.
0xE601 ANGLE0 R 16 16 U N/A Time Delay 0 (see the Angle
Measurements section for details).
0xE602 ANGLE1 R 16 16 U N/A Time Delay 1 (see the Angle
Measurements section for details).
0xE603 ANGLE2 R 16 16 U N/A Time Delay 2 (see the Angle
Measurements section for details).
0xE604 to
0xE606
Reserved These registers should be ignored.
ADE7816 Data Sheet
Rev. B | Page 42 of 48
Address
Register
Name R/W1
Bit
Length
Bit Length During
Communication2 Type3
Default
Value4 Description
0xE607 Period R 16 16 U N/A Line period.
0xE608 CHNOLOAD R 16 16 U N/A Channel no load register.
0xE609 to
0xE60B
Reserved For proper operation, do not write to
these addresses.
0xE60C LINECYC R/W 16 16 U 0xFFFF Line cycle accumulation mode count.
0xE60D ZXTOUT R/W 16 16 U 0xFFFF Zero-crossing timeout count.
0xE60E COMPMODE R/W 16 16 U 0x01FF Computation mode register.
0xE60F Gain R/W 16 16 U 0x0000 PGA gains at ADC inputs (see Table 22).
0xE610 to
0xE616
Reserved This register should be ignored.
0xE617 CHSIGN R 16 16 U N/A Power sign register.
0xE618 CONFIG R/W 16 16 U 0x0000 Configuration register.
0xE700 MMODE R/W 8 8 U 0x1C Measurement mode register.
0xE701 ACCMODE R/W 8 8 U 0x00 Accumulation mode register.
0xE702 LCYCMODE R/W 8 8 U 0x78 Line accumulation mode.
0xE703 PEAKCYC R/W 8 8 U 0x00 Peak detection half line cycles.
0xE704 SAGCYC R/W 8 8 U 0x00 Sag detection half line cycles.
0xE705 Reserved This register should be ignored.
0xE706 HSDC_CFG R/W 8 8 U 0x00 HSDC configuration register.
0xE707 Version R/W 8 8 U Version of die.
0xE7E3 Reserved R/W 8 8 U 0x00 Register protection (see the Register
Protection section).
0xE7FE Reserved Register protection key (see the Register
Protection section).
0xEBFF Reserved 8 8 This address can be used in manipulating
the SS/HSA pin when SPI is chosen as
the active port (see the Communication
section for details).
0xEC00 Reserved This register should be ignored.
0xEC01 CONFIG2 R/W 8 8 U 0x00 Configuration register (see Table 29).