# radix_4_booth_mult

This Verilog implementation reproduces the architecture described in:
[Trio Adiono1
, Hans Herdian2
, Suksmandhira Harimurti1
, and Tengku Ahmad Madya Putra2
1University Center of Excellence on Microelectronics Institut Teknologi Bandung, INDONESIA 2
School of Electrical Engineering and Informatics InstitutTeknologi Bandung, INDONESIA ], 
"[Design of Compact Modified Radix-4
8-Bit Booth Multiplier]," in [International Journal on Electrical Engineering and Informatics], Volume 12, Number 2, June 2020.

The code here is written for educational/research purposes to validate
and experiment with the proposed architecture.


![Describe Radix-4 8-Bit Booth Multiplier Architecture]
(images/booth_architecture.png)
