#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  6 15:09:59 2021
# Process ID: 19380
# Current directory: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10032 C:\Users\cyber\OneDrive\Documents\VivadoProjects\lab5\lab5.xpr
# Log file: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/vivado.log
# Journal file: C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.xpr
INFO: [Project 1-313] Project file moved from 'C:/ECE3300_COURSE_FALL/lab5' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab5.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/ssd_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdd_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 8 into 'tmp' is out of bounds [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.bcd_counter
Compiling module xil_defaultlib.bcd_32_default
Compiling module xil_defaultlib.sdd_gen
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  6 15:18:31 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 795.293 ; gain = 5.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abb29a2a98bd4c908a14835f8dcefce7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 8 into 'tmp' is out of bounds [C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/bcd_32.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  C:/Users/cyber/OneDrive/Documents/VivadoProjects/lab5/lab5.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  6 15:31:53 2021...
