<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <name preferredWidth="290" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="483" />
   <clocksource preferredWidth="482" />
   <frequency preferredWidth="471" />
  </columns>
 </clocktable>
 <window width="1744" height="1307" x="581" y="61" />
 <library
   expandedCategories="Project,Library/Clock and Reset,Library/Verification,Library,Library/Verification/Simulation" />
 <hdlexample language="VERILOG" />
</preferences>
