INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sa_compute_top glbl -prj sa_compute.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/ulisses/Tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sa_compute -debug wave 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/sa_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_li.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_li
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_bw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_bw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_ri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_ri
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_ba_sa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_ba_sa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_a_li_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_a_li_value
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_ba.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_ba
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_a_li_ready.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_a_li_ready
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_pe_tw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_pe_tw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_b_tw_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_b_tw_value
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/sa_compute.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sa_compute_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/sim/verilog/AESL_automem_sa_buffer_b_tw_ready.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sa_buffer_b_tw_ready
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sa_compute
Compiling module xil_defaultlib.AESL_automem_sa_pe_li
Compiling module xil_defaultlib.AESL_automem_sa_pe_tw
Compiling module xil_defaultlib.AESL_automem_sa_pe_ri
Compiling module xil_defaultlib.AESL_automem_sa_pe_bw
Compiling module xil_defaultlib.AESL_automem_sa_pe_ba
Compiling module xil_defaultlib.AESL_automem_sa_buffer_a_li_read...
Compiling module xil_defaultlib.AESL_automem_sa_buffer_a_li_valu...
Compiling module xil_defaultlib.AESL_automem_sa_buffer_b_tw_read...
Compiling module xil_defaultlib.AESL_automem_sa_buffer_b_tw_valu...
Compiling module xil_defaultlib.AESL_automem_sa_ba_sa
Compiling module xil_defaultlib.apatb_sa_compute_top
Compiling module work.glbl
Built simulation snapshot sa_compute
