Analysis & Synthesis report for ddr
Thu Aug 09 14:06:41 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 16. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: Top-level Entity: |golden_top
 19. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: MTL_Driver:MTL_Driver_inst
 21. Parameter Settings for User Entity Instance: S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0
 22. Parameter Settings for User Entity Instance: S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 23. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "ram:ram_inst"
 30. Port Connectivity Checks: "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 31. Port Connectivity Checks: "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0"
 32. Port Connectivity Checks: "S_P:S_P_inst"
 33. Port Connectivity Checks: "MTL_Driver:MTL_Driver_inst"
 34. Port Connectivity Checks: "pll:pll_inst"
 35. SignalTap II Logic Analyzer Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 09 14:06:41 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; ddr                                         ;
; Top-level Entity Name              ; golden_top                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,538                                       ;
;     Total combinational functions  ; 1,530                                       ;
;     Dedicated logic registers      ; 2,927                                       ;
; Total registers                    ; 2927                                        ;
; Total pins                         ; 225                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 958,464                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; golden_top         ; ddr                ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; golden_top.v                                                                                                   ; yes             ; User Verilog HDL File                        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v                                                       ;             ;
; pll.v                                                                                                          ; yes             ; User Wizard-Generated File                   ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/pll.v                                                              ;             ;
; MTL_Driver.v                                                                                                   ; yes             ; User Verilog HDL File                        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v                                                       ;             ;
; ram/ram.v                                                                                                      ; yes             ; User Wizard-Generated File                   ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ram/ram.v                                                          ;             ;
; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_neek_ram_base_mtl2/db/ip/s_p/s_p.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_neek_ram_base_mtl2/db/ip/s_p/s_p.v                                                    ; S_P         ;
; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_neek_ram_base_mtl2/db/ip/s_p/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_neek_ram_base_mtl2/db/ip/s_p/submodules/altsource_probe_top.v                         ; S_P         ;
; altpll.tdf                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                      ;             ;
; aglobal161.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                  ;             ;
; stratix_pll.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;             ;
; stratixii_pll.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;             ;
; cycloneii_pll.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;             ;
; db/pll_altpll.v                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v                                                    ;             ;
; altsource_probe.v                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsource_probe.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsource_probe_body.vhd                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                        ;             ;
; sld_rom_sr.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; altsyncram.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_t0j1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/altsyncram_t0j1.tdf                                             ;             ;
; ./file/Color_24bit_100x60.mif                                                                                  ; yes             ; Auto-Found Memory Initialization File        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/file/Color_24bit_100x60.mif                                        ;             ;
; sld_signaltap.vhd                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; db/altsyncram_ip14.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/altsyncram_ip14.tdf                                             ;             ;
; altdpram.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_j7c.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/mux_j7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; lpm_compare.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; db/decode_3af.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; lpm_add_sub.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; cmpconst.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; lpm_counter.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; alt_counter_stratix.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_4th.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_4th.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_cki.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_cki.tdf                                                    ;             ;
; db/cntr_6rh.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_6rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cmpr_drb.tdf                                                    ;             ;
; sld_hub.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/slde1f31ec1/alt_sld_fab.v                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File               ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; lpm_mult.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; multcore.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; multcore.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                                                                    ;             ;
; csa_add.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                                                                     ;             ;
; mpar_add.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                                                                    ;             ;
; muleabz.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                                                                     ;             ;
; mul_lfrg.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                    ;             ;
; mul_boothc.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                  ;             ;
; alt_ded_mult.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                ;             ;
; alt_ded_mult_y.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                              ;             ;
; dffpipe.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;             ;
; mpar_add.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                    ;             ;
; lpm_add_sub.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                 ;             ;
; addcore.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.inc                                                                     ;             ;
; look_add.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/look_add.inc                                                                    ;             ;
; alt_stratix_add_sub.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                         ;             ;
; db/add_sub_arg.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/add_sub_arg.tdf                                                 ;             ;
; db/add_sub_erg.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/add_sub_erg.tdf                                                 ;             ;
; altshift.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                                                                    ;             ;
; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_proj/db/ip/s_p/s_p.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_proj/db/ip/s_p/s_p.v                                                                  ; S_P         ;
; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_proj/db/ip/s_p/submodules/altsource_probe_top.v               ; yes             ; Auto-Found Verilog HDL File                  ; e:/work/cloud/gfec/02_altera/altera_ip/ddr/max10_proj/db/ip/s_p/submodules/altsource_probe_top.v                                       ; S_P         ;
; db/altsyncram_vej1.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/altsyncram_vej1.tdf                                             ;             ;
; ../file/Color_bar_24bit_100x60.mif                                                                             ; yes             ; Auto-Found Memory Initialization File        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/file/Color_bar_24bit_100x60.mif                                    ;             ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,538                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1530                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 799                                                                             ;
;     -- 3 input functions                    ; 447                                                                             ;
;     -- <=2 input functions                  ; 284                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 1349                                                                            ;
;     -- arithmetic mode                      ; 181                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 2927                                                                            ;
;     -- Dedicated logic registers            ; 2927                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 225                                                                             ;
; Total memory bits                           ; 958464                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1936                                                                            ;
; Total fan-out                               ; 19214                                                                           ;
; Average fan-out                             ; 3.72                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |golden_top                                                                                                                             ; 1530 (83)           ; 2927 (28)                 ; 958464      ; 0          ; 0            ; 0       ; 0         ; 225  ; 0            ; 0          ; |golden_top                                                                                                                                                                                                                                                                                                                                            ; golden_top                        ; work         ;
;    |MTL_Driver:MTL_Driver_inst|                                                                                                         ; 117 (117)           ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|MTL_Driver:MTL_Driver_inst                                                                                                                                                                                                                                                                                                                 ; MTL_Driver                        ; work         ;
;    |S_P:S_P_inst|                                                                                                                       ; 149 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|S_P:S_P_inst                                                                                                                                                                                                                                                                                                                               ; S_P                               ; S_P          ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 149 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                ; altsource_probe_top               ; S_P          ;
;          |altsource_probe:issp_impl|                                                                                                    ; 149 (0)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                      ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 149 (3)             ; 136 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                       ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 146 (133)           ; 136 (129)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                                                ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 13 (13)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                                   ; sld_rom_sr                        ; work         ;
;    |lpm_mult:Mult0|                                                                                                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;       |multcore:mult_core|                                                                                                              ; 20 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;          |mpar_add:padder|                                                                                                              ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                |add_sub_arg:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                                                          ; add_sub_arg                       ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                   |add_sub_erg:auto_generated|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                                                                     ; add_sub_erg                       ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                        ; work         ;
;    |ram:ram_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|ram:ram_inst                                                                                                                                                                                                                                                                                                                               ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|ram:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_t0j1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_t0j1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 176 (1)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 175 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 175 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 175 (1)             ; 112 (6)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 174 (0)             ; 106 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 174 (133)           ; 106 (78)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 985 (2)             ; 2603 (372)                ; 761856      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 983 (0)             ; 2231 (0)                  ; 761856      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 983 (88)            ; 2231 (828)                ; 761856      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                              ; mux_j7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 761856      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ip14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 761856      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ip14:auto_generated                                                                                                                                                 ; altsyncram_ip14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 436 (1)             ; 946 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 372 (0)             ; 930 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 558 (558)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 372 (0)             ; 372 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 63 (63)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 278 (10)            ; 262 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_4th:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4th:auto_generated                                                             ; cntr_4th                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                      ; cntr_cki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                            ; cntr_6rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 186 (186)           ; 186 (186)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Single Port      ; 8192         ; 24           ; --           ; --           ; 196608 ; ./file/Color_24bit_100x60.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ip14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 186          ; 4096         ; 186          ; 761856 ; None                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                                                              ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; N/A    ; altera_in_system_sources_probes ; 16.1    ; N/A          ; N/A          ; |golden_top|S_P:S_P_inst                                                                                                                                                                                                                                                        ; E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/S_P.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                              ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |golden_top|pll:pll_inst                                                                                                                                                                                                                                                        ; pll.v                                                                        ;
; Altera ; RAM: 1-PORT                     ; 16.1    ; N/A          ; N/A          ; |golden_top|ram:ram_inst                                                                                                                                                                                                                                                        ; ram/ram.v                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------+----------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC due to stuck port data_in ;
; rden                                                                         ; Stuck at VCC due to stuck port data_in ;
; rvAddressCounter[13..20]                                                     ; Lost fanout                            ;
; Total Number of Removed Registers = 10                                       ;                                        ;
+------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                        ;
+------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; rvAddressCounter[20]                                                         ; Lost Fanouts              ; rvAddressCounter[19], rvAddressCounter[18], rvAddressCounter[17], rvAddressCounter[16], ;
;                                                                              ;                           ; rvAddressCounter[15], rvAddressCounter[14], rvAddressCounter[13]                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC              ; rden                                                                                    ;
;                                                                              ; due to stuck port data_in ;                                                                                         ;
+------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2927  ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 1004  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1043  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |golden_top|rvVCounter[3]                                                                                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |golden_top|MTL_Driver:MTL_Driver_inst|rvHcounter[0]                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2] ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |golden_top|MTL_Driver:MTL_Driver_inst|rvVcounter[0]                                                                                                                                                                                                                 ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[44]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |golden_top|rvAddressCounter[0]                                                                                                                                                                                                                                      ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |golden_top|rvAddressCounter[12]                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |golden_top|rvCounter[2]                                                                                                                                                                                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |golden_top|S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[2]      ;
; 259:1              ; 24 bits   ; 4128 LEs      ; 96 LEs               ; 4032 LEs               ; Yes        ; |golden_top|MTL_Driver:MTL_Driver_inst|rvB[0]                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                 ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[63]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[62]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[61]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[60]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[59]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[58]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[57]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[56]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[55]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[54]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[53]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[52]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[51]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[50]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[49]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[48]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[47]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[46]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[45]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[44]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[43]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[42]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[41]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[40]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[39]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[38]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[37]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[36]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[35]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[34]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[33]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[32]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[31]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[30]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[29]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[28]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[27]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[26]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[25]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[24]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[23]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[22]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[21]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[20]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[19]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |golden_top ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; PIC_SCALE      ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 3                     ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 6                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 3                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MTL_Driver:MTL_Driver_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; thd            ; 800   ; Signed Integer                                 ;
; thpw           ; 1     ; Signed Integer                                 ;
; thfp           ; 210   ; Signed Integer                                 ;
; thb            ; 46    ; Signed Integer                                 ;
; th             ; 1056  ; Signed Integer                                 ;
; tvd            ; 480   ; Signed Integer                                 ;
; tvpw           ; 1     ; Signed Integer                                 ;
; tvfp           ; 22    ; Signed Integer                                 ;
; tvb            ; 23    ; Signed Integer                                 ;
; tv             ; 525   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+--------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                         ;
+-------------------------+-----------------+--------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                       ;
; lpm_hint                ; UNUSED          ; String                                                       ;
; sld_auto_instance_index ; YES             ; String                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                               ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                               ;
; instance_id             ; NONE            ; String                                                       ;
; probe_width             ; 64              ; Signed Integer                                               ;
; source_width            ; 64              ; Signed Integer                                               ;
; source_initial_value    ; 0               ; String                                                       ;
; enable_metastability    ; NO              ; String                                                       ;
+-------------------------+-----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                   ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                 ;
; lpm_hint                ; UNUSED          ; String                                                                                 ;
; sld_auto_instance_index ; YES             ; String                                                                                 ;
; sld_instance_index      ; 0               ; Signed Integer                                                                         ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                         ;
; sld_ir_width            ; 4               ; Signed Integer                                                                         ;
; instance_id             ; NONE            ; String                                                                                 ;
; probe_width             ; 64              ; Signed Integer                                                                         ;
; source_width            ; 64              ; Signed Integer                                                                         ;
; source_initial_value    ; 0               ; String                                                                                 ;
; enable_metastability    ; NO              ; String                                                                                 ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------+
; Parameter Name                     ; Value                         ; Type                 ;
+------------------------------------+-------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped              ;
; WIDTH_A                            ; 24                            ; Signed Integer       ;
; WIDTHAD_A                          ; 13                            ; Signed Integer       ;
; NUMWORDS_A                         ; 8192                          ; Signed Integer       ;
; OUTDATA_REG_A                      ; CLOCK0                        ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped              ;
; WIDTH_B                            ; 1                             ; Untyped              ;
; WIDTHAD_B                          ; 1                             ; Untyped              ;
; NUMWORDS_B                         ; 1                             ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped              ;
; BYTE_SIZE                          ; 8                             ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped              ;
; INIT_FILE                          ; ./file/Color_24bit_100x60.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped              ;
; ENABLE_ECC                         ; FALSE                         ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped              ;
; DEVICE_FAMILY                      ; MAX 10                        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_t0j1               ; Untyped              ;
+------------------------------------+-------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 584                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9        ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 16       ; Untyped             ;
; LPM_WIDTHR                                     ; 16       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 24                                           ;
;     -- NUMWORDS_A                         ; 8192                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 16             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst"                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (21 bits) is wider than the input port (13 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0"                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S_P:S_P_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; source ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "MTL_Driver:MTL_Driver_inst"   ;
+--------------+-------+----------+------------------------+
; Port         ; Type  ; Severity ; Details                ;
+--------------+-------+----------+------------------------+
; MTL2_BL_ON_n ; Bidir ; Info     ; Explicitly unconnected ;
+--------------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 186                 ; 186              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 420                         ;
; cycloneiii_ff         ; 212                         ;
;     CLR               ; 1                           ;
;     ENA               ; 52                          ;
;     ENA CLR           ; 64                          ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 11                          ;
;     plain             ; 68                          ;
; cycloneiii_io_obuf    ; 45                          ;
; cycloneiii_lcell_comb ; 367                         ;
;     arith             ; 83                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 284                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 172                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                   ; Details                                                                                                                                                        ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MTL_Driver:MTL_Driver_inst|MTL2_BL_ON_n   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_BL_ON_n   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_B[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_DCLK      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_DCLK      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_G[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_HSD       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rHSync                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_HSD       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rHSync                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_I2C_SCL   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_I2C_SCL   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_I2C_SDA   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL2_I2C_SDA                                                                        ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_I2C_SDA   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL2_I2C_SDA                                                                        ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_INT       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL2_INT                                                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_INT       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL2_INT                                                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_R[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_VSD       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rVSync                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|MTL2_VSD       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rVSync                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr0~1                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr0~1                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr1        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr1~2                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr1        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr1~2                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr2        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr0~1                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr2        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr0~1                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr3        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr0~1                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|WideOr3        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|WideOr0~1                                                ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|iClk           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|iClk           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|iRstn          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                              ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|iRstn          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                              ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|ivControl[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                                                                               ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvB[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvB[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvG[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvG[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[0]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[0]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[10]                                           ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[10]                                           ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[1]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[1]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[2]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[2]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[3]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[3]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[4]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[4]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[5]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[5]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[6]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[6]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[7]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[7]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[8]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[8]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[9]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvHcounter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvHcounter[9]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[0]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[1]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[2]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[3]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[4]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[5]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[6]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvR[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvR[7]                                                   ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[0]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[0]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[10]                                           ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[10]                                           ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[1]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[1]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[2]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[2]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[3]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[3]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[4]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[4]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[5]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[5]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[6]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[6]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[7]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[7]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[8]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[8]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[9]                                            ; N/A                                                                                                                                                            ;
; MTL_Driver:MTL_Driver_inst|rvVcounter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MTL_Driver:MTL_Driver_inst|rvVcounter[9]                                            ; N/A                                                                                                                                                            ;
; pll:pll_inst|c4                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; rVScaleValid                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rVScaleValid                                                                        ; N/A                                                                                                                                                            ;
; rVScaleValid                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rVScaleValid                                                                        ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[0]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[0]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[10]                                                                ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[10]                                                                ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[11]                                                                ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[11]                                                                ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[12]                                                                ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[12]                                                                ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[1]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[1]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[2]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[2]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[3]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[3]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[4]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[4]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[5]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[5]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[6]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[6]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[7]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[7]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[8]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[8]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[9]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|address[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[9]                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|clock                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; ram:ram_inst|clock                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4]     ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|data[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[0]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[0]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[10] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[10] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[11] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[11] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[12] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[12] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[13] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[13] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[14] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[14] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[15] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[15] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[16] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[16] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[17] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[17] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[18] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[18] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[19] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[19] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[1]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[1]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[20] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[20] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[21] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[21] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[22] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[22] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[23] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[23] ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[2]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[2]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[3]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[3]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[4]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[4]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[5]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[5]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[6]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[6]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[7]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[7]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[8]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[8]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[9]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|q[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated|q_a[9]  ; N/A                                                                                                                                                            ;
; ram:ram_inst|rden                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A                                                                                                                                                            ;
; ram:ram_inst|rden                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[0]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[0]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[10]                                                                ; N/A                                                                                                                                                            ;
; rvAddressCounter[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[10]                                                                ; N/A                                                                                                                                                            ;
; rvAddressCounter[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[11]                                                                ; N/A                                                                                                                                                            ;
; rvAddressCounter[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[11]                                                                ; N/A                                                                                                                                                            ;
; rvAddressCounter[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[12]                                                                ; N/A                                                                                                                                                            ;
; rvAddressCounter[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[12]                                                                ; N/A                                                                                                                                                            ;
; rvAddressCounter[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[1]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[1]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[2]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[2]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[3]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[3]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[4]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[4]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[5]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[5]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[6]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[6]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[7]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[7]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[8]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[8]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[9]                                                                 ; N/A                                                                                                                                                            ;
; rvAddressCounter[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvAddressCounter[9]                                                                 ; N/A                                                                                                                                                            ;
; rvCounter[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[0]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[0]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[1]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[1]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[2]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[2]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[3]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[3]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[4]                                                                        ; N/A                                                                                                                                                            ;
; rvCounter[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rvCounter[4]                                                                        ; N/A                                                                                                                                                            ;
; rvHsyncCounter[0]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[0]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[10]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[10]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[11]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[11]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[12]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[12]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[1]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[1]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[2]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[2]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[3]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[3]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[4]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[4]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[5]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[5]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[6]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[6]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[7]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[7]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[8]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[8]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[9]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rvHsyncCounter[9]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                 ; N/A                                                                                                                                                            ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Aug 09 14:05:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ddr -c ddr
Info: Using INI file C:/Users/markl/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Qsys system entity "S_P.qsys"
Info (12250): 2018.08.09.14:05:55 Progress: Loading max10_neek_ram_base_MTL2/S_P.qsys
Info (12250): 2018.08.09.14:05:56 Progress: Reading input file
Info (12250): 2018.08.09.14:05:56 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.1]
Info (12250): 2018.08.09.14:05:57 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2018.08.09.14:05:57 Progress: Building connections
Info (12250): 2018.08.09.14:05:57 Progress: Parameterizing connections
Info (12250): 2018.08.09.14:05:57 Progress: Validating
Info (12250): 2018.08.09.14:05:58 Progress: Done reading input file
Info (12250): S_P: Generating S_P "S_P" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "S_P" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): S_P: Done "S_P" with 2 modules, 2 files
Info (12249): Finished elaborating Qsys system entity "S_P.qsys"
Warning (10275): Verilog HDL Module Instantiation warning at golden_top.v(418): ignored dangling comma in List of Port Connections File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 418
Info (12021): Found 1 design units, including 1 entities, in source file golden_top.v
    Info (12023): Found entity 1: golden_top File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mtl_driver.v
    Info (12023): Found entity 1: MTL_Driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file ram/ram.v
    Info (12023): Found entity 1: ram File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ram/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/s_p/s_p.v
    Info (12023): Found entity 1: S_P File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/s_p/s_p.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/s_p/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/s_p/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "golden_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at golden_top.v(458): object "wScaleValidfall" assigned a value but never read File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 458
Warning (10230): Verilog HDL assignment warning at golden_top.v(469): truncated value with size 32 to match size of target (8) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 469
Warning (10230): Verilog HDL assignment warning at golden_top.v(485): truncated value with size 32 to match size of target (13) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 485
Warning (10230): Verilog HDL assignment warning at golden_top.v(511): truncated value with size 32 to match size of target (21) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 511
Warning (10230): Verilog HDL assignment warning at golden_top.v(517): truncated value with size 32 to match size of target (21) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 517
Warning (10230): Verilog HDL assignment warning at golden_top.v(522): truncated value with size 32 to match size of target (5) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 522
Warning (10034): Output port "HEX0" at golden_top.v(166) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
Warning (10034): Output port "HEX1" at golden_top.v(172) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
Warning (10034): Output port "LEDR" at golden_top.v(184) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
Warning (10034): Output port "NET_TX_D" at golden_top.v(248) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 248
Warning (10034): Output port "AUDIO_DIN_MFP1" at golden_top.v(70) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 70
Warning (10034): Output port "AUDIO_MCLK" at golden_top.v(73) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 73
Warning (10034): Output port "AUDIO_SCLK_MFP3" at golden_top.v(76) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 76
Warning (10034): Output port "AUDIO_SCL_SS_n" at golden_top.v(77) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 77
Warning (10034): Output port "AUDIO_SPI_SELECT" at golden_top.v(79) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 79
Warning (10034): Output port "CAMERA_I2C_SCL" at golden_top.v(86) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 86
Warning (10034): Output port "CAMERA_PWDN_n" at golden_top.v(89) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 89
Warning (10034): Output port "DAC_SCLK" at golden_top.v(95) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 95
Warning (10034): Output port "DAC_SYNC_n" at golden_top.v(96) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 96
Warning (10034): Output port "FLASH_DCLK" at golden_top.v(124) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 124
Warning (10034): Output port "FLASH_NCSO" at golden_top.v(125) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 125
Warning (10034): Output port "FLASH_RESET_n" at golden_top.v(126) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 126
Warning (10034): Output port "GSENSOR_CS_n" at golden_top.v(138) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 138
Warning (10034): Output port "LSENSOR_SCL" at golden_top.v(191) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 191
Warning (10034): Output port "MIPI_CS_n" at golden_top.v(206) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 206
Warning (10034): Output port "MIPI_I2C_SCL" at golden_top.v(207) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 207
Warning (10034): Output port "MIPI_REFCLK" at golden_top.v(213) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 213
Warning (10034): Output port "MIPI_RESET_n" at golden_top.v(214) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 214
Warning (10034): Output port "NET_GTX_CLK" at golden_top.v(235) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 235
Warning (10034): Output port "NET_MDC" at golden_top.v(238) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 238
Warning (10034): Output port "NET_RST_N" at golden_top.v(240) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 240
Warning (10034): Output port "NET_TX_EN" at golden_top.v(249) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 249
Warning (10034): Output port "NET_TX_ER" at golden_top.v(250) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 250
Warning (10034): Output port "PM_I2C_SCL" at golden_top.v(256) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 256
Warning (10034): Output port "RH_TEMP_I2C_SCL" at golden_top.v(273) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 273
Warning (10034): Output port "SD_CLK" at golden_top.v(280) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 280
Warning (10034): Output port "UART_RESET_n" at golden_top.v(294) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 294
Warning (10034): Output port "UART_TX" at golden_top.v(296) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 296
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 382
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/pll.v Line: 120
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/pll.v Line: 120
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/pll.v Line: 120
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "6"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "3"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "MTL_Driver" for hierarchy "MTL_Driver:MTL_Driver_inst" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 418
Warning (10230): Verilog HDL assignment warning at MTL_Driver.v(131): truncated value with size 32 to match size of target (11) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 131
Warning (10230): Verilog HDL assignment warning at MTL_Driver.v(132): truncated value with size 32 to match size of target (11) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 132
Warning (10230): Verilog HDL assignment warning at MTL_Driver.v(165): truncated value with size 32 to match size of target (8) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 165
Warning (10230): Verilog HDL assignment warning at MTL_Driver.v(166): truncated value with size 32 to match size of target (8) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 166
Warning (10230): Verilog HDL assignment warning at MTL_Driver.v(167): truncated value with size 32 to match size of target (8) File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 167
Warning (10034): Output port "MTL2_I2C_SCL" at MTL_Driver.v(92) has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 92
Info (12128): Elaborating entity "S_P" for hierarchy "S_P:S_P_inst" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 441
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/s_p/s_p.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/s_p/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/s_p/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/s_p/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "64"
    Info (12134): Parameter "source_width" = "64"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 564
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "S_P:S_P_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 451
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ram/ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ram/ram.v Line: 89
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ram/ram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./file/Color_24bit_100x60.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0j1.tdf
    Info (12023): Found entity 1: altsyncram_t0j1 File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/altsyncram_t0j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t0j1" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_t0j1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (6000) in the Memory Initialization File "E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/file/Color_24bit_100x60.mif" -- setting initial value for remaining addresses to 0 File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/ram/ram.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ip14.tdf
    Info (12023): Found entity 1: altsyncram_ip14 File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/altsyncram_ip14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf
    Info (12023): Found entity 1: mux_j7c File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/mux_j7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4th.tdf
    Info (12023): Found entity 1: cntr_4th File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_4th.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cmpr_krb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf
    Info (12023): Found entity 1: cntr_cki File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_cki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6rh.tdf
    Info (12023): Found entity 1: cntr_6rh File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_6rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.08.09.14:06:18 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12161): Node "MTL_Driver:MTL_Driver_inst|MTL2_BL_ON_n" is stuck at GND because node is in wire loop and does not have a source File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/MTL_Driver.v Line: 98
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 511
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 511
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 511
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/add_sub_erg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "MTL2_I2C_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 226
    Warning (13040): bidirectional pin "AUDIO_BCLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 69
    Warning (13040): bidirectional pin "AUDIO_GPIO_MFP5" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 72
    Warning (13040): bidirectional pin "AUDIO_RESET_n" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 75
    Warning (13040): bidirectional pin "AUDIO_SDA_MOSI" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 78
    Warning (13040): bidirectional pin "AUDIO_WCLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 80
    Warning (13040): bidirectional pin "CAMERA_I2C_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 87
    Warning (13040): bidirectional pin "DAC_DATA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 94
    Warning (13040): bidirectional pin "FLASH_DATA[0]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 123
    Warning (13040): bidirectional pin "FLASH_DATA[1]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 123
    Warning (13040): bidirectional pin "FLASH_DATA[2]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 123
    Warning (13040): bidirectional pin "FLASH_DATA[3]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 123
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 132
    Warning (13040): bidirectional pin "GSENSOR_SCLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 140
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 141
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 142
    Warning (13040): bidirectional pin "HDMI_I2C_SCL" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 149
    Warning (13040): bidirectional pin "HDMI_I2C_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 150
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 151
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 152
    Warning (13040): bidirectional pin "HDMI_RX_HS" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 156
    Warning (13040): bidirectional pin "HDMI_RX_RESET_n" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 158
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 160
    Warning (13040): bidirectional pin "LSENSOR_INT" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 190
    Warning (13040): bidirectional pin "LSENSOR_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 192
    Warning (13040): bidirectional pin "MIPI_I2C_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 208
    Warning (13040): bidirectional pin "NET_MDIO" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 239
    Warning (13040): bidirectional pin "PM_I2C_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 257
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 263
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 264
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 265
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 266
    Warning (13040): bidirectional pin "RH_TEMP_I2C_SDA" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 274
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 281
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 282
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 282
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 282
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 282
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUDIO_DIN_MFP1" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 70
    Warning (13410): Pin "AUDIO_MCLK" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 73
    Warning (13410): Pin "AUDIO_SCLK_MFP3" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 76
    Warning (13410): Pin "AUDIO_SCL_SS_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 77
    Warning (13410): Pin "AUDIO_SPI_SELECT" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 79
    Warning (13410): Pin "CAMERA_I2C_SCL" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 86
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 89
    Warning (13410): Pin "DAC_SCLK" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 95
    Warning (13410): Pin "DAC_SYNC_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 96
    Warning (13410): Pin "FLASH_DCLK" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 124
    Warning (13410): Pin "FLASH_NCSO" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 125
    Warning (13410): Pin "FLASH_RESET_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 126
    Warning (13410): Pin "GSENSOR_CS_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 138
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 166
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 172
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 184
    Warning (13410): Pin "LSENSOR_SCL" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 191
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 206
    Warning (13410): Pin "MIPI_I2C_SCL" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 207
    Warning (13410): Pin "MIPI_REFCLK" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 213
    Warning (13410): Pin "MIPI_RESET_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 214
    Warning (13410): Pin "MTL2_I2C_SCL" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 225
    Warning (13410): Pin "NET_GTX_CLK" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 235
    Warning (13410): Pin "NET_MDC" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 238
    Warning (13410): Pin "NET_RST_N" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 240
    Warning (13410): Pin "NET_TX_D[0]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 248
    Warning (13410): Pin "NET_TX_D[1]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 248
    Warning (13410): Pin "NET_TX_D[2]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 248
    Warning (13410): Pin "NET_TX_D[3]" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 248
    Warning (13410): Pin "NET_TX_EN" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 249
    Warning (13410): Pin "NET_TX_ER" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 250
    Warning (13410): Pin "PM_I2C_SCL" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 256
    Warning (13410): Pin "RH_TEMP_I2C_SCL" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 273
    Warning (13410): Pin "SD_CLK" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 280
    Warning (13410): Pin "UART_RESET_n" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 294
    Warning (13410): Pin "UART_TX" is stuck at GND File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 296
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.MTL_Driver_inst_MTL2_I2C_SDA" driven by bidirectional pin "MTL2_I2C_SDA" cannot be tri-stated File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 226
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 379 of its 405 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 26 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v Line: 51
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/db/pll_altpll.v Line: 51
Warning (21074): Design contains 82 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 64
    Warning (15610): No output dependent on input pin "AUDIO_DOUT_MFP2" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 71
    Warning (15610): No output dependent on input pin "AUDIO_MISO_MFP4" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 74
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 139
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 139
    Warning (15610): No output dependent on input pin "HDMI_AP" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 148
    Warning (15610): No output dependent on input pin "HDMI_RX_CLK" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 153
    Warning (15610): No output dependent on input pin "HDMI_RX_D[0]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[1]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[2]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[3]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[4]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[5]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[6]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[7]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[8]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[9]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[10]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[11]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[12]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[13]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[14]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[15]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[16]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[17]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[18]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[19]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[20]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[21]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[22]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_D[23]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 154
    Warning (15610): No output dependent on input pin "HDMI_RX_DE" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 155
    Warning (15610): No output dependent on input pin "HDMI_RX_INT1" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 157
    Warning (15610): No output dependent on input pin "HDMI_RX_VS" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 159
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 178
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 178
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 178
    Warning (15610): No output dependent on input pin "KEY[4]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 178
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "MAX10_CLK3_50" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 200
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_CLK" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 209
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[0]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[1]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[2]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[3]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[4]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[5]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[6]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[7]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[8]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[9]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[10]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[11]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[12]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[13]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[14]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[15]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[16]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[17]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[18]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[19]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[20]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[21]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[22]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[23]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 210
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_HS" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 211
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_VS" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 212
    Warning (15610): No output dependent on input pin "NET_INT_n" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 236
    Warning (15610): No output dependent on input pin "NET_LINK100" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 237
    Warning (15610): No output dependent on input pin "NET_RX_CLK" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 241
    Warning (15610): No output dependent on input pin "NET_RX_COL" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 242
    Warning (15610): No output dependent on input pin "NET_RX_CRS" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 243
    Warning (15610): No output dependent on input pin "NET_RX_D[0]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 244
    Warning (15610): No output dependent on input pin "NET_RX_D[1]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 244
    Warning (15610): No output dependent on input pin "NET_RX_D[2]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 244
    Warning (15610): No output dependent on input pin "NET_RX_D[3]" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 244
    Warning (15610): No output dependent on input pin "NET_RX_DV" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 245
    Warning (15610): No output dependent on input pin "NET_RX_ER" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 246
    Warning (15610): No output dependent on input pin "NET_TX_CLK" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 247
    Warning (15610): No output dependent on input pin "RH_TEMP_DRDY_n" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 272
    Warning (15610): No output dependent on input pin "UART_RX" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 295
    Warning (15610): No output dependent on input pin "FPGA_RESET_n" File: E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_neek_ram_base_MTL2/golden_top.v Line: 302
Info (21057): Implemented 4004 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 98 input pins
    Info (21059): Implemented 86 output pins
    Info (21060): Implemented 45 bidirectional pins
    Info (21061): Implemented 3563 logic cells
    Info (21064): Implemented 210 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 240 warnings
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Thu Aug 09 14:06:41 2018
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:02:06


