/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 344 112)
	(text "fib" (rect 5 0 30 25)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 69 38 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "number[11..0]" (rect 0 0 141 25)(font "Intel Clear" (font_size 8)))
		(text "number[11..0]" (rect 21 27 162 52)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 50 25)(font "Intel Clear" (font_size 8)))
		(text "reset" (rect 21 43 71 68)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK" (rect 0 0 40 25)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 59 61 84)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 328 32)
		(output)
		(text "outram[15..0]" (rect 0 0 136 25)(font "Intel Clear" (font_size 8)))
		(text "outram[15..0]" (rect 171 27 307 52)(font "Intel Clear" (font_size 8)))
		(line (pt 328 32)(pt 312 32)(line_width 3))
	)
	(port
		(pt 328 48)
		(output)
		(text "ready" (rect 0 0 56 25)(font "Intel Clear" (font_size 8)))
		(text "ready" (rect 251 43 307 68)(font "Intel Clear" (font_size 8)))
		(line (pt 328 48)(pt 312 48))
	)
	(drawing
		(rectangle (rect 16 16 312 80))
	)
)
