axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd,
lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd,
ipi_axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd,
design_1_axi4stream_spi_master_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_spi_master_0_0/sim/design_1_axi4stream_spi_master_0_0.vhd,
design_1_digilent_jstk2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_digilent_jstk2_0_0/sim/design_1_digilent_jstk2_0_0.vhd,
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
