<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Fri, 03 Jan 2025 07:13:24 GMT</pubDate>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,194</stars>
      <forks>765</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>vortexgpgpu/vortex</title>
      <link>https://github.com/vortexgpgpu/vortex</link>
      <description/>
      <guid>https://github.com/vortexgpgpu/vortex</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,289</stars>
      <forks>278</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2282163?s=40&amp;v=4</avatar>
          <name>tinebp</name>
          <url>https://github.com/tinebp</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/60236720?s=40&amp;v=4</avatar>
          <name>jaewon-lee-github</name>
          <url>https://github.com/jaewon-lee-github</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/44707773?s=40&amp;v=4</avatar>
          <name>SantoshSrivatsan24</name>
          <url>https://github.com/SantoshSrivatsan24</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22665322?s=40&amp;v=4</avatar>
          <name>Udit8348</name>
          <url>https://github.com/Udit8348</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42877662?s=40&amp;v=4</avatar>
          <name>MalikBurton</name>
          <url>https://github.com/MalikBurton</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,373</stars>
      <forks>715</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>365</stars>
      <forks>296</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>jotego/jtcores</title>
      <link>https://github.com/jotego/jtcores</link>
      <description>FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket</description>
      <guid>https://github.com/jotego/jtcores</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>248</stars>
      <forks>43</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1863036?s=40&amp;v=4</avatar>
          <name>jotego</name>
          <url>https://github.com/jotego</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8644936?s=40&amp;v=4</avatar>
          <name>gyurco</name>
          <url>https://github.com/gyurco</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/80739822?s=40&amp;v=4</avatar>
          <name>skutis</name>
          <url>https://github.com/skutis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/168713859?s=40&amp;v=4</avatar>
          <name>rp-jt</name>
          <url>https://github.com/rp-jt</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/174308192?s=40&amp;v=4</avatar>
          <name>Leo-Tejada</name>
          <url>https://github.com/Leo-Tejada</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>google/CFU-Playground</title>
      <link>https://github.com/google/CFU-Playground</link>
      <description>Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.</description>
      <guid>https://github.com/google/CFU-Playground</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>477</stars>
      <forks>136</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/63030309?s=40&amp;v=4</avatar>
          <name>tcal-x</name>
          <url>https://github.com/tcal-x</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1297154?s=40&amp;v=4</avatar>
          <name>alanvgreen</name>
          <url>https://github.com/alanvgreen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/96210213?s=40&amp;v=4</avatar>
          <name>cfu-playground-bot</name>
          <url>https://github.com/cfu-playground-bot</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46943363?s=40&amp;v=4</avatar>
          <name>ShvetankPrakash</name>
          <url>https://github.com/ShvetankPrakash</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/398575?s=40&amp;v=4</avatar>
          <name>danc86</name>
          <url>https://github.com/danc86</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/synlig</title>
      <link>https://github.com/chipsalliance/synlig</link>
      <description>SystemVerilog synthesis tool</description>
      <guid>https://github.com/chipsalliance/synlig</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>176</stars>
      <forks>23</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11210823?s=40&amp;v=4</avatar>
          <name>kamilrakoczy</name>
          <url>https://github.com/kamilrakoczy</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/4888536?s=40&amp;v=4</avatar>
          <name>mglb</name>
          <url>https://github.com/mglb</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/54976862?s=40&amp;v=4</avatar>
          <name>rkapuscik</name>
          <url>https://github.com/rkapuscik</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8438531?s=40&amp;v=4</avatar>
          <name>tgorochowik</name>
          <url>https://github.com/tgorochowik</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>darklife/darkriscv</title>
      <link>https://github.com/darklife/darkriscv</link>
      <description>opensouce RISC-V cpu core implemented in Verilog from scratch in one night!</description>
      <guid>https://github.com/darklife/darkriscv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,160</stars>
      <forks>291</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42520878?s=40&amp;v=4</avatar>
          <name>samsoniuk</name>
          <url>https://github.com/samsoniuk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/35629915?s=40&amp;v=4</avatar>
          <name>zmeiresearch</name>
          <url>https://github.com/zmeiresearch</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/836879?s=40&amp;v=4</avatar>
          <name>splinedrive</name>
          <url>https://github.com/splinedrive</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7491155?s=40&amp;v=4</avatar>
          <name>gsilos</name>
          <url>https://github.com/gsilos</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/578310?s=40&amp;v=4</avatar>
          <name>racerxdl</name>
          <url>https://github.com/racerxdl</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>