$date
	Mon Oct 05 16:31:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! VF [2:0] $end
$var wire 4 " OUT [3:0] $end
$var reg 3 # D [2:0] $end
$var reg 4 $ P [3:0] $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$scope module E1 $end
$var wire 3 ' D [2:0] $end
$var wire 4 ( P [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ) z_1 $end
$var wire 1 * z2 $end
$var wire 1 + en $end
$var wire 3 , VF [2:0] $end
$var wire 3 - V [2:0] $end
$var wire 4 . PF [3:0] $end
$var wire 4 / OUT [3:0] $end
$var wire 3 0 DF [2:0] $end
$scope module M10 $end
$var wire 1 1 S0F_1 $end
$var wire 1 2 S0_1 $end
$var wire 1 3 S1F_1 $end
$var wire 1 4 S1_1 $end
$var wire 1 5 S2F_1 $end
$var wire 1 6 S2_1 $end
$var wire 1 7 S3F_1 $end
$var wire 1 8 S3_1 $end
$var wire 4 9 S_1 [3:0] $end
$var wire 1 % clock $end
$var wire 1 + enable $end
$var wire 1 & reset $end
$var wire 3 : V [2:0] $end
$var wire 4 ; SF_1 [3:0] $end
$var wire 4 < PF [3:0] $end
$var wire 3 = DF [2:0] $end
$scope module M8 $end
$var wire 4 > D [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 4 ? Q [3:0] $end
$upscope $end
$upscope $end
$scope module M11 $end
$var wire 1 + EN $end
$var wire 1 @ S0F_2 $end
$var wire 1 A S0_2 $end
$var wire 1 B S1F_2 $end
$var wire 1 C S1_2 $end
$var wire 1 D S2F_2 $end
$var wire 1 E S2_2 $end
$var wire 3 F S_2 [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ) z_1 $end
$var wire 3 G SF_2 [2:0] $end
$var wire 4 H P [3:0] $end
$var wire 4 I OUT [3:0] $end
$scope module M3 $end
$var wire 3 J D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 3 K Q [2:0] $end
$upscope $end
$upscope $end
$scope module M12 $end
$var wire 1 + EN $end
$var wire 4 L P [3:0] $end
$var wire 1 M S0F_3 $end
$var wire 1 N S0_3 $end
$var wire 1 O S1F_3 $end
$var wire 1 P S1_3 $end
$var wire 1 Q S2F_3 $end
$var wire 1 R S2_3 $end
$var wire 3 S S_3 [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 3 T SF_3 [2:0] $end
$var wire 4 U PF [3:0] $end
$scope module M2 $end
$var wire 3 V D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 3 W Q [2:0] $end
$upscope $end
$upscope $end
$scope module M13 $end
$var wire 1 X S0F_4 $end
$var wire 1 Y S0_4 $end
$var wire 1 Z S1F_4 $end
$var wire 1 [ S1_4 $end
$var wire 2 \ S_4 [1:0] $end
$var wire 3 ] V [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 * z2 $end
$var wire 3 ^ VF [2:0] $end
$var wire 2 _ SF_4 [1:0] $end
$scope module M1 $end
$var wire 2 ` D [1:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 2 a Q [1:0] $end
$upscope $end
$upscope $end
$scope module M14 $end
$var wire 4 b OUT [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 c y $end
$var wire 1 * z2 $end
$var wire 1 ) z_1 $end
$var reg 8 d count [7:0] $end
$upscope $end
$scope module M9 $end
$var wire 3 e D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 3 f DF [2:0] $end
$scope module M5 $end
$var wire 1 g SN_D $end
$var wire 1 h V $end
$var wire 1 i VF $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 j S_D $end
$scope module M4 $end
$var wire 1 g D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 j Q $end
$upscope $end
$upscope $end
$scope module M6 $end
$var wire 1 k SN_D $end
$var wire 1 l V $end
$var wire 1 m VF $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 n S_D $end
$scope module M4 $end
$var wire 1 k D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 n Q $end
$upscope $end
$upscope $end
$scope module M7 $end
$var wire 1 o SN_D $end
$var wire 1 p V $end
$var wire 1 q VF $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 r S_D $end
$scope module M4 $end
$var wire 1 o D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 r Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0r
xq
xp
xo
0n
xm
xl
xk
0j
xi
xh
xg
bx f
bx e
bx d
xc
bx b
b0 a
bx `
bx _
b0xx ^
b0xx ]
b0 \
z[
xZ
zY
xX
b0 W
bx V
bx U
bx T
b0 S
zR
xQ
zP
xO
zN
xM
bx L
b0 K
bz J
bx I
bx H
bz G
bx F
xE
zD
xC
zB
xA
z@
b0 ?
bx >
bx =
bx <
bx ;
b0xx :
b0 9
z8
x7
z6
x5
z4
x3
z2
x1
bx 0
bx /
bx .
b0xx -
b0xx ,
x+
x*
x)
bx (
bx '
1&
0%
bx $
bx #
bx "
b0xx !
$end
#1
bx \
bx a
bz K
b0xxx 9
b0xxx ?
bx S
bx W
1%
b0xxx ;
b0xxx >
07
0g
0k
0o
0i
0m
b0 0
b0 =
b0 f
0q
0h
0l
0p
0&
b0 #
b0 '
b0 e
b1 $
b1 (
b1 L
#2
0%
#3
1%
#4
0%
#5
1%
#6
0%
bx ;
bx >
x7
1o
b1 0
b1 =
b1 f
1q
1p
b1 #
b1 '
b1 e
b0 $
b0 (
b0 L
#7
b0xxx ;
b0xxx >
07
b0 0
b0 =
b0 f
0q
bx 9
bx ?
1r
1%
#8
0%
#9
b0xxx 9
b0xxx ?
1%
#10
0%
#11
1%
#12
0%
#13
1%
#14
0%
#15
1%
#16
0%
#17
1%
#18
0%
