#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d59d7fc4c0 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 4;
 .timescale 0 0;
v0x55d59d853eb0_0 .var "clk", 0 0;
v0x55d59d853f50_0 .var "rst", 0 0;
S_0x55d59d7fc650 .scope module, "openmips_min_sopc" "openmips_min_sopc" 2 21, 3 4 0, S_0x55d59d7fc4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55d59d853a50_0 .net "clk", 0 0, v0x55d59d853eb0_0;  1 drivers
v0x55d59d853b10_0 .net "inst", 31 0, v0x55d59d81d3a0_0;  1 drivers
v0x55d59d853bd0_0 .net "inst_addr", 31 0, L_0x55d59d81cb30;  1 drivers
v0x55d59d853cc0_0 .net "rom_ce", 0 0, v0x55d59d84fa50_0;  1 drivers
v0x55d59d853d60_0 .net "rst", 0 0, v0x55d59d853f50_0;  1 drivers
S_0x55d59d7fc7e0 .scope module, "inst_rom" "inst_rom" 3 22, 4 2 0, S_0x55d59d7fc650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0x55d59d8247e0_0 .net "addr", 31 0, L_0x55d59d81cb30;  alias, 1 drivers
v0x55d59d81cc90_0 .net "ce", 0 0, v0x55d59d84fa50_0;  alias, 1 drivers
v0x55d59d81d3a0_0 .var "inst", 31 0;
v0x55d59d82df90 .array "inst_mem", 33 0, 31 0;
v0x55d59d82df90_0 .array/port v0x55d59d82df90, 0;
v0x55d59d82df90_1 .array/port v0x55d59d82df90, 1;
E_0x55d59d7f8b70/0 .event edge, v0x55d59d81cc90_0, v0x55d59d8247e0_0, v0x55d59d82df90_0, v0x55d59d82df90_1;
v0x55d59d82df90_2 .array/port v0x55d59d82df90, 2;
v0x55d59d82df90_3 .array/port v0x55d59d82df90, 3;
v0x55d59d82df90_4 .array/port v0x55d59d82df90, 4;
v0x55d59d82df90_5 .array/port v0x55d59d82df90, 5;
E_0x55d59d7f8b70/1 .event edge, v0x55d59d82df90_2, v0x55d59d82df90_3, v0x55d59d82df90_4, v0x55d59d82df90_5;
v0x55d59d82df90_6 .array/port v0x55d59d82df90, 6;
v0x55d59d82df90_7 .array/port v0x55d59d82df90, 7;
v0x55d59d82df90_8 .array/port v0x55d59d82df90, 8;
v0x55d59d82df90_9 .array/port v0x55d59d82df90, 9;
E_0x55d59d7f8b70/2 .event edge, v0x55d59d82df90_6, v0x55d59d82df90_7, v0x55d59d82df90_8, v0x55d59d82df90_9;
v0x55d59d82df90_10 .array/port v0x55d59d82df90, 10;
v0x55d59d82df90_11 .array/port v0x55d59d82df90, 11;
v0x55d59d82df90_12 .array/port v0x55d59d82df90, 12;
v0x55d59d82df90_13 .array/port v0x55d59d82df90, 13;
E_0x55d59d7f8b70/3 .event edge, v0x55d59d82df90_10, v0x55d59d82df90_11, v0x55d59d82df90_12, v0x55d59d82df90_13;
v0x55d59d82df90_14 .array/port v0x55d59d82df90, 14;
v0x55d59d82df90_15 .array/port v0x55d59d82df90, 15;
v0x55d59d82df90_16 .array/port v0x55d59d82df90, 16;
v0x55d59d82df90_17 .array/port v0x55d59d82df90, 17;
E_0x55d59d7f8b70/4 .event edge, v0x55d59d82df90_14, v0x55d59d82df90_15, v0x55d59d82df90_16, v0x55d59d82df90_17;
v0x55d59d82df90_18 .array/port v0x55d59d82df90, 18;
v0x55d59d82df90_19 .array/port v0x55d59d82df90, 19;
v0x55d59d82df90_20 .array/port v0x55d59d82df90, 20;
v0x55d59d82df90_21 .array/port v0x55d59d82df90, 21;
E_0x55d59d7f8b70/5 .event edge, v0x55d59d82df90_18, v0x55d59d82df90_19, v0x55d59d82df90_20, v0x55d59d82df90_21;
v0x55d59d82df90_22 .array/port v0x55d59d82df90, 22;
v0x55d59d82df90_23 .array/port v0x55d59d82df90, 23;
v0x55d59d82df90_24 .array/port v0x55d59d82df90, 24;
v0x55d59d82df90_25 .array/port v0x55d59d82df90, 25;
E_0x55d59d7f8b70/6 .event edge, v0x55d59d82df90_22, v0x55d59d82df90_23, v0x55d59d82df90_24, v0x55d59d82df90_25;
v0x55d59d82df90_26 .array/port v0x55d59d82df90, 26;
v0x55d59d82df90_27 .array/port v0x55d59d82df90, 27;
v0x55d59d82df90_28 .array/port v0x55d59d82df90, 28;
v0x55d59d82df90_29 .array/port v0x55d59d82df90, 29;
E_0x55d59d7f8b70/7 .event edge, v0x55d59d82df90_26, v0x55d59d82df90_27, v0x55d59d82df90_28, v0x55d59d82df90_29;
v0x55d59d82df90_30 .array/port v0x55d59d82df90, 30;
v0x55d59d82df90_31 .array/port v0x55d59d82df90, 31;
v0x55d59d82df90_32 .array/port v0x55d59d82df90, 32;
v0x55d59d82df90_33 .array/port v0x55d59d82df90, 33;
E_0x55d59d7f8b70/8 .event edge, v0x55d59d82df90_30, v0x55d59d82df90_31, v0x55d59d82df90_32, v0x55d59d82df90_33;
E_0x55d59d7f8b70 .event/or E_0x55d59d7f8b70/0, E_0x55d59d7f8b70/1, E_0x55d59d7f8b70/2, E_0x55d59d7f8b70/3, E_0x55d59d7f8b70/4, E_0x55d59d7f8b70/5, E_0x55d59d7f8b70/6, E_0x55d59d7f8b70/7, E_0x55d59d7f8b70/8;
S_0x55d59d8499a0 .scope module, "openmips" "openmips" 3 13, 5 13 0, S_0x55d59d7fc650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rom_data_i";
    .port_info 3 /OUTPUT 32 "rom_addr_o";
    .port_info 4 /OUTPUT 1 "rom_ce_o";
L_0x55d59d81cb30 .functor BUFZ 32, v0x55d59d84fbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d59d851300_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d8513c0_0 .net "ex_aluop_i", 7 0, v0x55d59d84cf60_0;  1 drivers
v0x55d59d851480_0 .net "ex_alusel_i", 2 0, v0x55d59d84d000_0;  1 drivers
v0x55d59d851570_0 .net "ex_reg1_i", 31 0, v0x55d59d84d100_0;  1 drivers
v0x55d59d851680_0 .net "ex_reg2_i", 31 0, v0x55d59d84d1d0_0;  1 drivers
v0x55d59d8517e0_0 .net "ex_wd_i", 4 0, v0x55d59d84d2c0_0;  1 drivers
v0x55d59d8518f0_0 .net "ex_wd_o", 4 0, v0x55d59d84a3f0_0;  1 drivers
v0x55d59d851a00_0 .net "ex_wdata_o", 31 0, v0x55d59d84a4d0_0;  1 drivers
v0x55d59d851b10_0 .net "ex_wreg_i", 0 0, v0x55d59d84d390_0;  1 drivers
v0x55d59d851bb0_0 .net "ex_wreg_o", 0 0, v0x55d59d84a670_0;  1 drivers
v0x55d59d851ca0_0 .net "id_aluop_o", 7 0, v0x55d59d84b6e0_0;  1 drivers
v0x55d59d851db0_0 .net "id_alusel_o", 2 0, v0x55d59d84b7e0_0;  1 drivers
v0x55d59d851ec0_0 .net "id_inst_i", 31 0, v0x55d59d84df70_0;  1 drivers
v0x55d59d851fd0_0 .net "id_pc_i", 31 0, v0x55d59d84e030_0;  1 drivers
v0x55d59d8520e0_0 .net "id_reg1_o", 31 0, v0x55d59d84c1c0_0;  1 drivers
v0x55d59d8521f0_0 .net "id_reg2_o", 31 0, v0x55d59d84c520_0;  1 drivers
v0x55d59d852300_0 .net "id_wd_o", 4 0, v0x55d59d84c760_0;  1 drivers
v0x55d59d852520_0 .net "id_wreg_o", 0 0, v0x55d59d84c840_0;  1 drivers
v0x55d59d852610_0 .net "mem_wd_i", 4 0, v0x55d59d84ae70_0;  1 drivers
v0x55d59d852720_0 .net "mem_wd_o", 4 0, v0x55d59d84e8b0_0;  1 drivers
v0x55d59d852830_0 .net "mem_wdata_i", 31 0, v0x55d59d84af60_0;  1 drivers
v0x55d59d852940_0 .net "mem_wdata_o", 31 0, v0x55d59d84ea70_0;  1 drivers
v0x55d59d852a50_0 .net "mem_wreg_i", 0 0, v0x55d59d84b020_0;  1 drivers
v0x55d59d852b40_0 .net "mem_wreg_o", 0 0, v0x55d59d84ec20_0;  1 drivers
v0x55d59d852c30_0 .net "pc", 31 0, v0x55d59d84fbe0_0;  1 drivers
v0x55d59d852d40_0 .net "reg1_addr", 4 0, v0x55d59d84c000_0;  1 drivers
v0x55d59d852e50_0 .net "reg1_data", 31 0, v0x55d59d8504e0_0;  1 drivers
v0x55d59d852f60_0 .net "reg1_read", 0 0, v0x55d59d84c2a0_0;  1 drivers
v0x55d59d853050_0 .net "reg2_addr", 4 0, v0x55d59d84c360_0;  1 drivers
v0x55d59d853160_0 .net "reg2_data", 31 0, v0x55d59d8505b0_0;  1 drivers
v0x55d59d853270_0 .net "reg2_read", 0 0, v0x55d59d84c600_0;  1 drivers
v0x55d59d853360_0 .net "rom_addr_o", 31 0, L_0x55d59d81cb30;  alias, 1 drivers
v0x55d59d853420_0 .net "rom_ce_o", 0 0, v0x55d59d84fa50_0;  alias, 1 drivers
v0x55d59d853510_0 .net "rom_data_i", 31 0, v0x55d59d81d3a0_0;  alias, 1 drivers
v0x55d59d853600_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
v0x55d59d8536a0_0 .net "wb_wd_i", 4 0, v0x55d59d84f550_0;  1 drivers
v0x55d59d8537b0_0 .net "wb_wdata_i", 31 0, v0x55d59d84f5f0_0;  1 drivers
v0x55d59d8538c0_0 .net "wb_wreg_i", 0 0, v0x55d59d84f6b0_0;  1 drivers
S_0x55d59d849b80 .scope module, "ex" "ex" 5 145, 6 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 8 "aluop_i";
    .port_info 2 /INPUT 3 "alusel_i";
    .port_info 3 /INPUT 32 "reg1_i";
    .port_info 4 /INPUT 32 "reg2_i";
    .port_info 5 /INPUT 5 "wd_i";
    .port_info 6 /INPUT 1 "wreg_i";
    .port_info 7 /OUTPUT 5 "wd_o";
    .port_info 8 /OUTPUT 1 "wreg_o";
    .port_info 9 /OUTPUT 32 "wdata_o";
v0x55d59d823d40_0 .net "aluop_i", 7 0, v0x55d59d84cf60_0;  alias, 1 drivers
v0x55d59d82a4b0_0 .net "alusel_i", 2 0, v0x55d59d84d000_0;  alias, 1 drivers
v0x55d59d849f80_0 .var "logicout", 31 0;
v0x55d59d84a040_0 .net "reg1_i", 31 0, v0x55d59d84d100_0;  alias, 1 drivers
v0x55d59d84a120_0 .net "reg2_i", 31 0, v0x55d59d84d1d0_0;  alias, 1 drivers
v0x55d59d84a250_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
v0x55d59d84a310_0 .net "wd_i", 4 0, v0x55d59d84d2c0_0;  alias, 1 drivers
v0x55d59d84a3f0_0 .var "wd_o", 4 0;
v0x55d59d84a4d0_0 .var "wdata_o", 31 0;
v0x55d59d84a5b0_0 .net "wreg_i", 0 0, v0x55d59d84d390_0;  alias, 1 drivers
v0x55d59d84a670_0 .var "wreg_o", 0 0;
E_0x55d59d7bdbd0 .event edge, v0x55d59d84a310_0, v0x55d59d84a5b0_0, v0x55d59d82a4b0_0, v0x55d59d849f80_0;
E_0x55d59d82f4f0 .event edge, v0x55d59d84a250_0, v0x55d59d823d40_0, v0x55d59d84a040_0, v0x55d59d84a120_0;
S_0x55d59d84a870 .scope module, "ex_mem" "ex_mem" 5 163, 7 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "ex_wd";
    .port_info 3 /INPUT 1 "ex_wreg";
    .port_info 4 /INPUT 32 "ex_wdata";
    .port_info 5 /OUTPUT 5 "mem_wd";
    .port_info 6 /OUTPUT 1 "mem_wreg";
    .port_info 7 /OUTPUT 32 "mem_wdata";
v0x55d59d84ab60_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d84ac40_0 .net "ex_wd", 4 0, v0x55d59d84a3f0_0;  alias, 1 drivers
v0x55d59d84ad00_0 .net "ex_wdata", 31 0, v0x55d59d84a4d0_0;  alias, 1 drivers
v0x55d59d84ada0_0 .net "ex_wreg", 0 0, v0x55d59d84a670_0;  alias, 1 drivers
v0x55d59d84ae70_0 .var "mem_wd", 4 0;
v0x55d59d84af60_0 .var "mem_wdata", 31 0;
v0x55d59d84b020_0 .var "mem_wreg", 0 0;
v0x55d59d84b0e0_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
E_0x55d59d8316e0 .event posedge, v0x55d59d84ab60_0;
S_0x55d59d84b2b0 .scope module, "id" "id" 5 74, 8 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "pc_i";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "reg1_data_i";
    .port_info 4 /INPUT 32 "reg2_data_i";
    .port_info 5 /OUTPUT 1 "reg1_read_o";
    .port_info 6 /OUTPUT 1 "reg2_read_o";
    .port_info 7 /OUTPUT 5 "reg1_addr_o";
    .port_info 8 /OUTPUT 5 "reg2_addr_o";
    .port_info 9 /OUTPUT 8 "aluop_o";
    .port_info 10 /OUTPUT 3 "alusel_o";
    .port_info 11 /OUTPUT 32 "reg1_o";
    .port_info 12 /OUTPUT 32 "reg2_o";
    .port_info 13 /OUTPUT 5 "wd_o";
    .port_info 14 /OUTPUT 1 "wreg_o";
v0x55d59d84b6e0_0 .var "aluop_o", 7 0;
v0x55d59d84b7e0_0 .var "alusel_o", 2 0;
v0x55d59d84b8c0_0 .var "imm", 31 0;
v0x55d59d84b9b0_0 .net "inst_i", 31 0, v0x55d59d84df70_0;  alias, 1 drivers
v0x55d59d84ba90_0 .var "instvalid", 0 0;
v0x55d59d84bba0_0 .net "op", 5 0, L_0x55d59d854030;  1 drivers
v0x55d59d84bc80_0 .net "op2", 4 0, L_0x55d59d8540d0;  1 drivers
v0x55d59d84bd60_0 .net "op3", 5 0, L_0x55d59d854170;  1 drivers
v0x55d59d84be40_0 .net "op4", 4 0, L_0x55d59d854210;  1 drivers
v0x55d59d84bf20_0 .net "pc_i", 31 0, v0x55d59d84e030_0;  alias, 1 drivers
v0x55d59d84c000_0 .var "reg1_addr_o", 4 0;
v0x55d59d84c0e0_0 .net "reg1_data_i", 31 0, v0x55d59d8504e0_0;  alias, 1 drivers
v0x55d59d84c1c0_0 .var "reg1_o", 31 0;
v0x55d59d84c2a0_0 .var "reg1_read_o", 0 0;
v0x55d59d84c360_0 .var "reg2_addr_o", 4 0;
v0x55d59d84c440_0 .net "reg2_data_i", 31 0, v0x55d59d8505b0_0;  alias, 1 drivers
v0x55d59d84c520_0 .var "reg2_o", 31 0;
v0x55d59d84c600_0 .var "reg2_read_o", 0 0;
v0x55d59d84c6c0_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
v0x55d59d84c760_0 .var "wd_o", 4 0;
v0x55d59d84c840_0 .var "wreg_o", 0 0;
E_0x55d59d831720 .event edge, v0x55d59d84a250_0, v0x55d59d84c600_0, v0x55d59d84c440_0, v0x55d59d84b8c0_0;
E_0x55d59d84b610 .event edge, v0x55d59d84a250_0, v0x55d59d84c2a0_0, v0x55d59d84c0e0_0, v0x55d59d84b8c0_0;
E_0x55d59d84b680 .event edge, v0x55d59d84a250_0, v0x55d59d84b9b0_0, v0x55d59d84bba0_0;
L_0x55d59d854030 .part v0x55d59d84df70_0, 26, 6;
L_0x55d59d8540d0 .part v0x55d59d84df70_0, 6, 5;
L_0x55d59d854170 .part v0x55d59d84df70_0, 0, 6;
L_0x55d59d854210 .part v0x55d59d84df70_0, 16, 5;
S_0x55d59d84cb60 .scope module, "id_ex" "id_ex" 5 123, 9 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "id_aluop";
    .port_info 3 /INPUT 3 "id_alusel";
    .port_info 4 /INPUT 32 "id_reg1";
    .port_info 5 /INPUT 32 "id_reg2";
    .port_info 6 /INPUT 5 "id_wd";
    .port_info 7 /INPUT 1 "id_wreg";
    .port_info 8 /OUTPUT 8 "ex_aluop";
    .port_info 9 /OUTPUT 3 "ex_alusel";
    .port_info 10 /OUTPUT 32 "ex_reg1";
    .port_info 11 /OUTPUT 32 "ex_reg2";
    .port_info 12 /OUTPUT 5 "ex_wd";
    .port_info 13 /OUTPUT 1 "ex_wreg";
v0x55d59d84cea0_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d84cf60_0 .var "ex_aluop", 7 0;
v0x55d59d84d000_0 .var "ex_alusel", 2 0;
v0x55d59d84d100_0 .var "ex_reg1", 31 0;
v0x55d59d84d1d0_0 .var "ex_reg2", 31 0;
v0x55d59d84d2c0_0 .var "ex_wd", 4 0;
v0x55d59d84d390_0 .var "ex_wreg", 0 0;
v0x55d59d84d460_0 .net "id_aluop", 7 0, v0x55d59d84b6e0_0;  alias, 1 drivers
v0x55d59d84d530_0 .net "id_alusel", 2 0, v0x55d59d84b7e0_0;  alias, 1 drivers
v0x55d59d84d600_0 .net "id_reg1", 31 0, v0x55d59d84c1c0_0;  alias, 1 drivers
v0x55d59d84d6d0_0 .net "id_reg2", 31 0, v0x55d59d84c520_0;  alias, 1 drivers
v0x55d59d84d7a0_0 .net "id_wd", 4 0, v0x55d59d84c760_0;  alias, 1 drivers
v0x55d59d84d870_0 .net "id_wreg", 0 0, v0x55d59d84c840_0;  alias, 1 drivers
v0x55d59d84d940_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
S_0x55d59d84dba0 .scope module, "if_id" "if_id" 5 98, 10 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_pc";
    .port_info 3 /INPUT 32 "if_inst";
    .port_info 4 /OUTPUT 32 "id_pc";
    .port_info 5 /OUTPUT 32 "id_inst";
v0x55d59d84de60_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d84df70_0 .var "id_inst", 31 0;
v0x55d59d84e030_0 .var "id_pc", 31 0;
v0x55d59d84e100_0 .net "if_inst", 31 0, v0x55d59d81d3a0_0;  alias, 1 drivers
v0x55d59d84e1d0_0 .net "if_pc", 31 0, v0x55d59d84fbe0_0;  alias, 1 drivers
v0x55d59d84e2c0_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
S_0x55d59d84e460 .scope module, "mem" "mem" 5 179, 11 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "wd_i";
    .port_info 2 /INPUT 1 "wreg_i";
    .port_info 3 /INPUT 32 "wdata_i";
    .port_info 4 /OUTPUT 5 "wd_o";
    .port_info 5 /OUTPUT 1 "wreg_o";
    .port_info 6 /OUTPUT 32 "wdata_o";
v0x55d59d84e730_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
v0x55d59d84e7f0_0 .net "wd_i", 4 0, v0x55d59d84ae70_0;  alias, 1 drivers
v0x55d59d84e8b0_0 .var "wd_o", 4 0;
v0x55d59d84e980_0 .net "wdata_i", 31 0, v0x55d59d84af60_0;  alias, 1 drivers
v0x55d59d84ea70_0 .var "wdata_o", 31 0;
v0x55d59d84eb80_0 .net "wreg_i", 0 0, v0x55d59d84b020_0;  alias, 1 drivers
v0x55d59d84ec20_0 .var "wreg_o", 0 0;
E_0x55d59d84e6a0 .event edge, v0x55d59d84a250_0, v0x55d59d84ae70_0, v0x55d59d84b020_0, v0x55d59d84af60_0;
S_0x55d59d84ede0 .scope module, "mem_wb" "mem_wb" 5 194, 12 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "mem_wd";
    .port_info 3 /INPUT 1 "mem_wreg";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /OUTPUT 5 "wb_wd";
    .port_info 6 /OUTPUT 1 "wb_wreg";
    .port_info 7 /OUTPUT 32 "wb_wdata";
v0x55d59d84f0e0_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d84f1a0_0 .net "mem_wd", 4 0, v0x55d59d84e8b0_0;  alias, 1 drivers
v0x55d59d84f290_0 .net "mem_wdata", 31 0, v0x55d59d84ea70_0;  alias, 1 drivers
v0x55d59d84f390_0 .net "mem_wreg", 0 0, v0x55d59d84ec20_0;  alias, 1 drivers
v0x55d59d84f460_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
v0x55d59d84f550_0 .var "wb_wd", 4 0;
v0x55d59d84f5f0_0 .var "wb_wdata", 31 0;
v0x55d59d84f6b0_0 .var "wb_wreg", 0 0;
S_0x55d59d84f8c0 .scope module, "pc_reg" "pc_reg" 5 64, 13 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v0x55d59d84fa50_0 .var "ce", 0 0;
v0x55d59d84fb40_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d84fbe0_0 .var "pc", 31 0;
v0x55d59d84fce0_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
S_0x55d59d84fdf0 .scope module, "regfile" "regfile" 5 108, 14 3 0, S_0x55d59d8499a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "re1";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /INPUT 1 "re2";
    .port_info 9 /INPUT 5 "raddr2";
    .port_info 10 /OUTPUT 32 "rdata2";
v0x55d59d850260_0 .net "clk", 0 0, v0x55d59d853eb0_0;  alias, 1 drivers
v0x55d59d850320_0 .net "raddr1", 4 0, v0x55d59d84c000_0;  alias, 1 drivers
v0x55d59d8503e0_0 .net "raddr2", 4 0, v0x55d59d84c360_0;  alias, 1 drivers
v0x55d59d8504e0_0 .var "rdata1", 31 0;
v0x55d59d8505b0_0 .var "rdata2", 31 0;
v0x55d59d850650_0 .net "re1", 0 0, v0x55d59d84c2a0_0;  alias, 1 drivers
v0x55d59d850720_0 .net "re2", 0 0, v0x55d59d84c600_0;  alias, 1 drivers
v0x55d59d8507f0 .array "regs", 31 0, 31 0;
v0x55d59d850d40_0 .net "rst", 0 0, v0x55d59d853f50_0;  alias, 1 drivers
v0x55d59d850ef0_0 .net "waddr", 4 0, v0x55d59d84f550_0;  alias, 1 drivers
v0x55d59d850fe0_0 .net "wdata", 31 0, v0x55d59d84f5f0_0;  alias, 1 drivers
v0x55d59d8510b0_0 .net "we", 0 0, v0x55d59d84f6b0_0;  alias, 1 drivers
E_0x55d59d84dd80/0 .event edge, v0x55d59d84a250_0, v0x55d59d84c360_0, v0x55d59d84f550_0, v0x55d59d84f6b0_0;
v0x55d59d8507f0_0 .array/port v0x55d59d8507f0, 0;
v0x55d59d8507f0_1 .array/port v0x55d59d8507f0, 1;
E_0x55d59d84dd80/1 .event edge, v0x55d59d84c600_0, v0x55d59d84f5f0_0, v0x55d59d8507f0_0, v0x55d59d8507f0_1;
v0x55d59d8507f0_2 .array/port v0x55d59d8507f0, 2;
v0x55d59d8507f0_3 .array/port v0x55d59d8507f0, 3;
v0x55d59d8507f0_4 .array/port v0x55d59d8507f0, 4;
v0x55d59d8507f0_5 .array/port v0x55d59d8507f0, 5;
E_0x55d59d84dd80/2 .event edge, v0x55d59d8507f0_2, v0x55d59d8507f0_3, v0x55d59d8507f0_4, v0x55d59d8507f0_5;
v0x55d59d8507f0_6 .array/port v0x55d59d8507f0, 6;
v0x55d59d8507f0_7 .array/port v0x55d59d8507f0, 7;
v0x55d59d8507f0_8 .array/port v0x55d59d8507f0, 8;
v0x55d59d8507f0_9 .array/port v0x55d59d8507f0, 9;
E_0x55d59d84dd80/3 .event edge, v0x55d59d8507f0_6, v0x55d59d8507f0_7, v0x55d59d8507f0_8, v0x55d59d8507f0_9;
v0x55d59d8507f0_10 .array/port v0x55d59d8507f0, 10;
v0x55d59d8507f0_11 .array/port v0x55d59d8507f0, 11;
v0x55d59d8507f0_12 .array/port v0x55d59d8507f0, 12;
v0x55d59d8507f0_13 .array/port v0x55d59d8507f0, 13;
E_0x55d59d84dd80/4 .event edge, v0x55d59d8507f0_10, v0x55d59d8507f0_11, v0x55d59d8507f0_12, v0x55d59d8507f0_13;
v0x55d59d8507f0_14 .array/port v0x55d59d8507f0, 14;
v0x55d59d8507f0_15 .array/port v0x55d59d8507f0, 15;
v0x55d59d8507f0_16 .array/port v0x55d59d8507f0, 16;
v0x55d59d8507f0_17 .array/port v0x55d59d8507f0, 17;
E_0x55d59d84dd80/5 .event edge, v0x55d59d8507f0_14, v0x55d59d8507f0_15, v0x55d59d8507f0_16, v0x55d59d8507f0_17;
v0x55d59d8507f0_18 .array/port v0x55d59d8507f0, 18;
v0x55d59d8507f0_19 .array/port v0x55d59d8507f0, 19;
v0x55d59d8507f0_20 .array/port v0x55d59d8507f0, 20;
v0x55d59d8507f0_21 .array/port v0x55d59d8507f0, 21;
E_0x55d59d84dd80/6 .event edge, v0x55d59d8507f0_18, v0x55d59d8507f0_19, v0x55d59d8507f0_20, v0x55d59d8507f0_21;
v0x55d59d8507f0_22 .array/port v0x55d59d8507f0, 22;
v0x55d59d8507f0_23 .array/port v0x55d59d8507f0, 23;
v0x55d59d8507f0_24 .array/port v0x55d59d8507f0, 24;
v0x55d59d8507f0_25 .array/port v0x55d59d8507f0, 25;
E_0x55d59d84dd80/7 .event edge, v0x55d59d8507f0_22, v0x55d59d8507f0_23, v0x55d59d8507f0_24, v0x55d59d8507f0_25;
v0x55d59d8507f0_26 .array/port v0x55d59d8507f0, 26;
v0x55d59d8507f0_27 .array/port v0x55d59d8507f0, 27;
v0x55d59d8507f0_28 .array/port v0x55d59d8507f0, 28;
v0x55d59d8507f0_29 .array/port v0x55d59d8507f0, 29;
E_0x55d59d84dd80/8 .event edge, v0x55d59d8507f0_26, v0x55d59d8507f0_27, v0x55d59d8507f0_28, v0x55d59d8507f0_29;
v0x55d59d8507f0_30 .array/port v0x55d59d8507f0, 30;
v0x55d59d8507f0_31 .array/port v0x55d59d8507f0, 31;
E_0x55d59d84dd80/9 .event edge, v0x55d59d8507f0_30, v0x55d59d8507f0_31;
E_0x55d59d84dd80 .event/or E_0x55d59d84dd80/0, E_0x55d59d84dd80/1, E_0x55d59d84dd80/2, E_0x55d59d84dd80/3, E_0x55d59d84dd80/4, E_0x55d59d84dd80/5, E_0x55d59d84dd80/6, E_0x55d59d84dd80/7, E_0x55d59d84dd80/8, E_0x55d59d84dd80/9;
E_0x55d59d8500e0/0 .event edge, v0x55d59d84a250_0, v0x55d59d84c000_0, v0x55d59d84f550_0, v0x55d59d84f6b0_0;
E_0x55d59d8500e0/1 .event edge, v0x55d59d84c2a0_0, v0x55d59d84f5f0_0, v0x55d59d8507f0_0, v0x55d59d8507f0_1;
E_0x55d59d8500e0/2 .event edge, v0x55d59d8507f0_2, v0x55d59d8507f0_3, v0x55d59d8507f0_4, v0x55d59d8507f0_5;
E_0x55d59d8500e0/3 .event edge, v0x55d59d8507f0_6, v0x55d59d8507f0_7, v0x55d59d8507f0_8, v0x55d59d8507f0_9;
E_0x55d59d8500e0/4 .event edge, v0x55d59d8507f0_10, v0x55d59d8507f0_11, v0x55d59d8507f0_12, v0x55d59d8507f0_13;
E_0x55d59d8500e0/5 .event edge, v0x55d59d8507f0_14, v0x55d59d8507f0_15, v0x55d59d8507f0_16, v0x55d59d8507f0_17;
E_0x55d59d8500e0/6 .event edge, v0x55d59d8507f0_18, v0x55d59d8507f0_19, v0x55d59d8507f0_20, v0x55d59d8507f0_21;
E_0x55d59d8500e0/7 .event edge, v0x55d59d8507f0_22, v0x55d59d8507f0_23, v0x55d59d8507f0_24, v0x55d59d8507f0_25;
E_0x55d59d8500e0/8 .event edge, v0x55d59d8507f0_26, v0x55d59d8507f0_27, v0x55d59d8507f0_28, v0x55d59d8507f0_29;
E_0x55d59d8500e0/9 .event edge, v0x55d59d8507f0_30, v0x55d59d8507f0_31;
E_0x55d59d8500e0 .event/or E_0x55d59d8500e0/0, E_0x55d59d8500e0/1, E_0x55d59d8500e0/2, E_0x55d59d8500e0/3, E_0x55d59d8500e0/4, E_0x55d59d8500e0/5, E_0x55d59d8500e0/6, E_0x55d59d8500e0/7, E_0x55d59d8500e0/8, E_0x55d59d8500e0/9;
    .scope S_0x55d59d84f8c0;
T_0 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d84fce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84fa50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d59d84fa50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d59d84f8c0;
T_1 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d84fa50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84fbe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d59d84fbe0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55d59d84fbe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d59d84b2b0;
T_2 ;
    %wait E_0x55d59d84b680;
    %load/vec4 v0x55d59d84c6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d59d84b6e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d59d84b7e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84c000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84b8c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d59d84b6e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d59d84b7e0_0, 0;
    %load/vec4 v0x55d59d84b9b0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x55d59d84c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d59d84ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c600_0, 0;
    %load/vec4 v0x55d59d84b9b0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x55d59d84c000_0, 0;
    %load/vec4 v0x55d59d84b9b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55d59d84c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84b8c0_0, 0;
    %load/vec4 v0x55d59d84bba0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d59d84c840_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x55d59d84b6e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d59d84b7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d59d84c2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84c600_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d59d84b9b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d59d84b8c0_0, 0;
    %load/vec4 v0x55d59d84b9b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55d59d84c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84ba90_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d59d84b2b0;
T_3 ;
    %wait E_0x55d59d84b610;
    %load/vec4 v0x55d59d84c6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84c1c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d59d84c2a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55d59d84c0e0_0;
    %assign/vec4 v0x55d59d84c1c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55d59d84c2a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55d59d84b8c0_0;
    %assign/vec4 v0x55d59d84c1c0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84c1c0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d59d84b2b0;
T_4 ;
    %wait E_0x55d59d831720;
    %load/vec4 v0x55d59d84c6c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84c520_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d59d84c600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55d59d84c440_0;
    %assign/vec4 v0x55d59d84c520_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55d59d84c600_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55d59d84b8c0_0;
    %assign/vec4 v0x55d59d84c520_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84c520_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d59d84dba0;
T_5 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d84e2c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84e030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84df70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d59d84e1d0_0;
    %assign/vec4 v0x55d59d84e030_0, 0;
    %load/vec4 v0x55d59d84e100_0;
    %assign/vec4 v0x55d59d84df70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d59d84fdf0;
T_6 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d850d40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55d59d8510b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d59d850ef0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55d59d850fe0_0;
    %load/vec4 v0x55d59d850ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d59d8507f0, 0, 4;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d59d84fdf0;
T_7 ;
    %wait E_0x55d59d8500e0;
    %load/vec4 v0x55d59d850d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d8504e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d59d850320_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d8504e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55d59d850320_0;
    %load/vec4 v0x55d59d850ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d59d8510b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d59d850650_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55d59d850fe0_0;
    %assign/vec4 v0x55d59d8504e0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55d59d850650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x55d59d850320_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d59d8507f0, 4;
    %assign/vec4 v0x55d59d8504e0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d8504e0_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d59d84fdf0;
T_8 ;
    %wait E_0x55d59d84dd80;
    %load/vec4 v0x55d59d850d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d8505b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d59d8503e0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d8505b0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d59d8503e0_0;
    %load/vec4 v0x55d59d850ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d59d8510b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d59d850720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55d59d850fe0_0;
    %assign/vec4 v0x55d59d8505b0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55d59d850720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x55d59d8503e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d59d8507f0, 4;
    %assign/vec4 v0x55d59d8505b0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d8505b0_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d59d84cb60;
T_9 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d84d940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d59d84cf60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d59d84d000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84d100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84d1d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84d2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84d390_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d59d84d460_0;
    %assign/vec4 v0x55d59d84cf60_0, 0;
    %load/vec4 v0x55d59d84d530_0;
    %assign/vec4 v0x55d59d84d000_0, 0;
    %load/vec4 v0x55d59d84d600_0;
    %assign/vec4 v0x55d59d84d100_0, 0;
    %load/vec4 v0x55d59d84d6d0_0;
    %assign/vec4 v0x55d59d84d1d0_0, 0;
    %load/vec4 v0x55d59d84d7a0_0;
    %assign/vec4 v0x55d59d84d2c0_0, 0;
    %load/vec4 v0x55d59d84d870_0;
    %assign/vec4 v0x55d59d84d390_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d59d849b80;
T_10 ;
    %wait E_0x55d59d82f4f0;
    %load/vec4 v0x55d59d84a250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d849f80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d59d823d40_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d849f80_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55d59d84a040_0;
    %load/vec4 v0x55d59d84a120_0;
    %or;
    %assign/vec4 v0x55d59d849f80_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d59d849b80;
T_11 ;
    %wait E_0x55d59d7bdbd0;
    %load/vec4 v0x55d59d84a310_0;
    %assign/vec4 v0x55d59d84a3f0_0, 0;
    %load/vec4 v0x55d59d84a5b0_0;
    %assign/vec4 v0x55d59d84a670_0, 0;
    %load/vec4 v0x55d59d82a4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84a4d0_0, 0;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x55d59d849f80_0;
    %assign/vec4 v0x55d59d84a4d0_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d59d84a870;
T_12 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d84b0e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84b020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84af60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55d59d84ac40_0;
    %assign/vec4 v0x55d59d84ae70_0, 0;
    %load/vec4 v0x55d59d84ada0_0;
    %assign/vec4 v0x55d59d84b020_0, 0;
    %load/vec4 v0x55d59d84ad00_0;
    %assign/vec4 v0x55d59d84af60_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d59d84e460;
T_13 ;
    %wait E_0x55d59d84e6a0;
    %load/vec4 v0x55d59d84e730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84e8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84ea70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d59d84e7f0_0;
    %assign/vec4 v0x55d59d84e8b0_0, 0;
    %load/vec4 v0x55d59d84eb80_0;
    %assign/vec4 v0x55d59d84ec20_0, 0;
    %load/vec4 v0x55d59d84e980_0;
    %assign/vec4 v0x55d59d84ea70_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d59d84ede0;
T_14 ;
    %wait E_0x55d59d8316e0;
    %load/vec4 v0x55d59d84f460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d59d84f550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d59d84f6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d84f5f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d59d84f1a0_0;
    %assign/vec4 v0x55d59d84f550_0, 0;
    %load/vec4 v0x55d59d84f390_0;
    %assign/vec4 v0x55d59d84f6b0_0, 0;
    %load/vec4 v0x55d59d84f290_0;
    %assign/vec4 v0x55d59d84f5f0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d59d7fc7e0;
T_15 ;
    %pushi/vec4 872485120, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d59d82df90, 4, 0;
    %pushi/vec4 872546336, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d59d82df90, 4, 0;
    %pushi/vec4 872677120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d59d82df90, 4, 0;
    %pushi/vec4 872742911, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d59d82df90, 4, 0;
    %pushi/vec4 872742656, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55d59d82df90, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x55d59d7fc7e0;
T_16 ;
    %wait E_0x55d59d7f8b70;
    %load/vec4 v0x55d59d81cc90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d59d81d3a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55d59d8247e0_0;
    %parti/s 17, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55d59d82df90, 4;
    %assign/vec4 v0x55d59d81d3a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d59d7fc7e0;
T_17 ;
    %delay 20, 0;
    %vpi_call 4 32 "$display", "0b%h", v0x55d59d8247e0_0 {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d59d7fc4c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d59d853eb0_0, 0, 1;
T_18.0 ;
    %delay 10, 0;
    %load/vec4 v0x55d59d853eb0_0;
    %inv;
    %store/vec4 v0x55d59d853eb0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x55d59d7fc4c0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d59d853f50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d59d853f50_0, 0, 1;
    %delay 110, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
