INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/experiment_eight/MyALU_SCH/ALU4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-311] analyzing module Mux4to1b4
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-311] analyzing module ALU4b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/experiment_eight/MyALU_SCH/CreateNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CreateNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/experiment_eight/MyALU_SCH/DispNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder2
INFO: [VRFC 10-311] analyzing module Mux4to1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux4to1' [D:/Xilinx/Project/experiment_eight/MyALU_SCH/DispNum.v:20]
INFO: [VRFC 10-311] analyzing module Mux4to1b4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux4to1b4' [D:/Xilinx/Project/experiment_eight/MyALU_SCH/DispNum.v:28]
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-311] analyzing module DispNum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/experiment_eight/MyALU_SCH/MyALU_SCH.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/experiment_eight/MyALU_SCH/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Project/experiment_eight/MyALU_SCH/MyALU_SCH.srcs/sim_1/new/Top_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_testbench
