Time scheduling diagram
=======================

| cc                | 0         | 1         | 2         | 3         | 4         | 5         | 6         | 7         | 8         |
|------------------:|:---------:|:---------:|:---------:|:---------:|:---------:|:---------:|:---------:|:---------:|:---------:|
| CPU_CTRL          |           |           |           |           |           |           |           |           |           |
| c_st              | s_if      | s_id      | s_ie      | s_if      | s_id      | s_ie      | s_if      | s_id      | s_ie      |
| addr              | 0         |           |           | 1         |           |           | 2         |           |           |
| data_in           | -         | I:0       |           |           | I:1       |           |           | I:2       |           |
| r_wb              | 0         |           |           |           |           |           |           |           |           |
| data_out          | -         |           |           |           |           |           |           |           |           |
| CPU_PRC           |           |           |           |           |           |           |           |           |           |
| pc                | 0         |           |           | 1         |           |           | 2         |           |           |
| addr              | -         |           |           |           |           |           |           |           |           |
| mode(lin/abs/rel) | lin       |           |           |           |           |           |           |           |           |
| enb               | 0         | 0         | 1         | 0         | 0         | 1         | 0         | 0         | 1         |
| CPU_REG           |           |           |           |           |           |           |           |           |           |
| data_in           | -         |           |           |           |           |           |           |           |           |
| src1              | -         |           | src1:0    |           |           | src1:1    |           |           | src1:2    |
| src2              | -         |           | src2:0    |           |           | src2:1    |           |           | src2:2    |
| dest              | -         |           | dest:0    |           |           | dest:1    |           |           | dest:2    |
| enb               | 0         |           | 1         | 0         |           | 1         | 0         |           | 1         |
| data_out          | -         |           |           |           |           |           |           |           |           |
| CPU_ALU           |           |           |           |           |           |           |           |           |           |
| op                | -         | -         | op:0      |           |           | op:1      |           |           | op:2      |
| result            | -         | -         | res:0     |           |           | res:1     |           |           | res:2     |
| flag              | -         |           |           | flag:0    |           |           | flag:1    |           |           |
