<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html><body><div id="job">
<h2 id="title-38358665">Silicon Validation Test and Triage Engineer</h2>
<ul class="sosumi">
<li>Job Number: 38358665</li>
<li title="Santa Clara Valley, California, United States">Santa Clara Valley, California, United States</li>
<li>Posted: Nov. 16, 2016</li>
<li>Weekly Hours: 40.00</li>
</ul>
<h3>Job Summary</h3>
<p class="preline">Do you love the excitement of post-Silicon validation? Do you have many years of experience in silicon test or system triage? Come talk to us. We are looking for superstars in the growing Silicon Validation Debug and Regressions (SiVal D&amp;R) team. SiVal D&amp;R performs system-on-chip (SoC) testing/validation, bug triage/debug, and develops SoC debug tools.</p>
<div class="callout">
<h3>Key Qualifications</h3>
<ul class="square">
<li>Strong background in post-Silicon validation: silicon bringup, testing and debug</li>
<li>Burning desire to improve the quality of our SoCs</li>
<li>Experience with diligently executing multiple Silicon test plans on time, or successfully triaging Silicon-in-system failures</li>
<li>Comfortable working primarily in a lab environment</li>
<li>Good experimental technique, techniques of problem localization and root-cause</li>
<li>Good data analysis skills</li>
<li>In addition to the key qualifications above, a successful candidate will have a few of these:</li>
<li> Scripting: eg. Perl, python, Tcl/Expect, bash</li>
<li> Mac OS/X and network system administration</li>
<li> Office productivity tools: Word, Excel, powerpoint</li>
<li> Lab equipment: logic analyzers, oscilloscopes</li>
<li> Soldering and reworking of board components</li>
<li> Knowledge of ASIC design flow, Silicon foundry test flow</li>
<li> Understanding of PVT (process, voltage, temperature) testing, shmoo plots</li>
<li> System level understanding of CPU/SoC architecture, DRAMs, printed circuit boards</li>
<li> Special SoC IP knowledge (eg. USB, DDR, etc)</li>
<li> Computer system architecture, operating systems and boot loader principles</li>
<li> Silicon bug hunting and finding experience - functional bugs, electrical bugs, performance bugs, speed path failures</li>
</ul>
</div>
<h3>Description</h3>
<p class="preline">The job comprises two functions: PVT testing and Triage of failed chips and prototype units. You will own and execute on the Silicon characterization test plan, triaging issues encountered. You will help triage failed units from other testing performed by other groups at Apple. You will also ensure that the lab environment you and your peers need is functional -- host computers, network file servers, network switches, regression racks, debug cables, thermal stations, etc.
</p>
<h3>Education</h3>
<p class="preline">BS/MS in EE or Computer Engineering</p>
</div></body></html>
