{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676319181051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676319181051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 15:13:00 2023 " "Processing started: Mon Feb 13 15:13:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676319181051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676319181051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mdr_test -c mdr_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mdr_test -c mdr_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676319181051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676319181448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676319181490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676319181490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_MDR " "Found entity 1: mux_MDR" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676319181492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676319181492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_test " "Found entity 1: mdr_test" {  } { { "mdr_test.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676319181494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676319181494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_test_tb " "Found entity 1: mdr_test_tb" {  } { { "mdr_test_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676319181496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676319181496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mdr_test " "Elaborating entity \"mdr_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676319181518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mdr_reg " "Elaborating entity \"register\" for hierarchy \"register:mdr_reg\"" {  } { { "mdr_test.v" "mdr_reg" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676319181520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MDR mux_MDR:mux " "Elaborating entity \"mux_MDR\" for hierarchy \"mux_MDR:mux\"" {  } { { "mdr_test.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mdr_test.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676319181523 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_MDR.v(10) " "Verilog HDL Always Construct warning at mux_MDR.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676319181523 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_MDR.v(10) " "Inferred latch for \"out\[0\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181523 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_MDR.v(10) " "Inferred latch for \"out\[1\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_MDR.v(10) " "Inferred latch for \"out\[2\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_MDR.v(10) " "Inferred latch for \"out\[3\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_MDR.v(10) " "Inferred latch for \"out\[4\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_MDR.v(10) " "Inferred latch for \"out\[5\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_MDR.v(10) " "Inferred latch for \"out\[6\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_MDR.v(10) " "Inferred latch for \"out\[7\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_MDR.v(10) " "Inferred latch for \"out\[8\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_MDR.v(10) " "Inferred latch for \"out\[9\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_MDR.v(10) " "Inferred latch for \"out\[10\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_MDR.v(10) " "Inferred latch for \"out\[11\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_MDR.v(10) " "Inferred latch for \"out\[12\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_MDR.v(10) " "Inferred latch for \"out\[13\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_MDR.v(10) " "Inferred latch for \"out\[14\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_MDR.v(10) " "Inferred latch for \"out\[15\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_MDR.v(10) " "Inferred latch for \"out\[16\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_MDR.v(10) " "Inferred latch for \"out\[17\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_MDR.v(10) " "Inferred latch for \"out\[18\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_MDR.v(10) " "Inferred latch for \"out\[19\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_MDR.v(10) " "Inferred latch for \"out\[20\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_MDR.v(10) " "Inferred latch for \"out\[21\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_MDR.v(10) " "Inferred latch for \"out\[22\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_MDR.v(10) " "Inferred latch for \"out\[23\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_MDR.v(10) " "Inferred latch for \"out\[24\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_MDR.v(10) " "Inferred latch for \"out\[25\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_MDR.v(10) " "Inferred latch for \"out\[26\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_MDR.v(10) " "Inferred latch for \"out\[27\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181524 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_MDR.v(10) " "Inferred latch for \"out\[28\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181525 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_MDR.v(10) " "Inferred latch for \"out\[29\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181525 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_MDR.v(10) " "Inferred latch for \"out\[30\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181525 "|mdr_test|mux_MDR:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_MDR.v(10) " "Inferred latch for \"out\[31\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676319181525 "|mdr_test|mux_MDR:mux"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676319181591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 15:13:01 2023 " "Processing ended: Mon Feb 13 15:13:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676319181591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676319181591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676319181591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676319181591 ""}
