
stm32-f446re_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012a0  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001464  08001464  00011464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800148c  0800148c  000200f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800148c  0800148c  000200f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800148c  0800148c  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800148c  0800148c  0001148c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001490  08001490  00011490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08001494  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  200000f4  08001588  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  08001588  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002f64  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000070a  00000000  00000000  00023088  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001e8  00000000  00000000  00023798  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000001b0  00000000  00000000  00023980  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002b23  00000000  00000000  00023b30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001a28  00000000  00000000  00026653  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000af1c  00000000  00000000  0002807b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00032f97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000770  00000000  00000000  00033014  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200000f4 	.word	0x200000f4
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800144c 	.word	0x0800144c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000f8 	.word	0x200000f8
 8000200:	0800144c 	.word	0x0800144c

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <I2C1_GPIO_Init>:
/*
 * PB8 = SCL
 * PB9 = SDA
 * Alt Func mode = 4
 */
void I2C1_GPIO_Init(void) {
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;
	I2CPins.pGPIOx = GPIOB;
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <I2C1_GPIO_Init+0x40>)
 800021c:	607b      	str	r3, [r7, #4]

	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFuncMode = 4;
 8000222:	2304      	movs	r3, #4
 8000224:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_OPEN_DRAIN;
 8000226:	2301      	movs	r3, #1
 8000228:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_PULL_UP;
 800022a:	2301      	movs	r3, #1
 800022c:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	// SCL
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_8;
 8000232:	2308      	movs	r3, #8
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f9b7 	bl	80005ac <GPIO_Init>

	// SDA
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_9;
 800023e:	2309      	movs	r3, #9
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f9b1 	bl	80005ac <GPIO_Init>
}
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40020400 	.word	0x40020400

08000258 <I2C1_Init>:

void I2C1_Init(void) {
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 800025c:	4b09      	ldr	r3, [pc, #36]	; (8000284 <I2C1_Init+0x2c>)
 800025e:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <I2C1_Init+0x30>)
 8000260:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE;
 8000262:	4b08      	ldr	r3, [pc, #32]	; (8000284 <I2C1_Init+0x2c>)
 8000264:	2201      	movs	r2, #1
 8000266:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = I2C_SLAVE_ADDR;
 8000268:	4b06      	ldr	r3, [pc, #24]	; (8000284 <I2C1_Init+0x2c>)
 800026a:	2269      	movs	r2, #105	; 0x69
 800026c:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_CYCLE_2;
 800026e:	4b05      	ldr	r3, [pc, #20]	; (8000284 <I2C1_Init+0x2c>)
 8000270:	2200      	movs	r2, #0
 8000272:	729a      	strb	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000274:	4b03      	ldr	r3, [pc, #12]	; (8000284 <I2C1_Init+0x2c>)
 8000276:	4a05      	ldr	r2, [pc, #20]	; (800028c <I2C1_Init+0x34>)
 8000278:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 800027a:	4802      	ldr	r0, [pc, #8]	; (8000284 <I2C1_Init+0x2c>)
 800027c:	f000 fc52 	bl	8000b24 <I2C_Init>
}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	2000011c 	.word	0x2000011c
 8000288:	40005400 	.word	0x40005400
 800028c:	000186a0 	.word	0x000186a0

08000290 <GPIO_Button_Init>:

void GPIO_Button_Init(void) {
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIO_Button_Handle;
	memset(&GPIO_Button_Handle, 0 , sizeof(GPIO_Handle_t));
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	220c      	movs	r2, #12
 800029a:	2100      	movs	r1, #0
 800029c:	4618      	mov	r0, r3
 800029e:	f001 f8cd 	bl	800143c <memset>
	GPIO_Button_Handle.pGPIOx = GPIOC;
 80002a2:	4b09      	ldr	r3, [pc, #36]	; (80002c8 <GPIO_Button_Init+0x38>)
 80002a4:	607b      	str	r3, [r7, #4]

	GPIO_Button_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 80002a6:	230d      	movs	r3, #13
 80002a8:	723b      	strb	r3, [r7, #8]
	GPIO_Button_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_INPUT;
 80002aa:	2300      	movs	r3, #0
 80002ac:	727b      	strb	r3, [r7, #9]
	GPIO_Button_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002ae:	2302      	movs	r3, #2
 80002b0:	72bb      	strb	r3, [r7, #10]
	GPIO_Button_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NONE;
 80002b2:	2300      	movs	r3, #0
 80002b4:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIO_Button_Handle);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 f977 	bl	80005ac <GPIO_Init>
}
 80002be:	bf00      	nop
 80002c0:	3710      	adds	r7, #16
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40020800 	.word	0x40020800

080002cc <main>:

int main(void) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
//	initialise_monitor_handles();
//	printf("Semihosting successful\n");
	data_len = strlen((char*)TxBuffer);
 80002d0:	4811      	ldr	r0, [pc, #68]	; (8000318 <main+0x4c>)
 80002d2:	f7ff ff97 	bl	8000204 <strlen>
 80002d6:	4602      	mov	r2, r0
 80002d8:	4b10      	ldr	r3, [pc, #64]	; (800031c <main+0x50>)
 80002da:	601a      	str	r2, [r3, #0]
	GPIO_Button_Init();
 80002dc:	f7ff ffd8 	bl	8000290 <GPIO_Button_Init>
	I2C1_GPIO_Init();
 80002e0:	f7ff ff98 	bl	8000214 <I2C1_GPIO_Init>
	I2C1_Init();
 80002e4:	f7ff ffb8 	bl	8000258 <I2C1_Init>

	// IRQ
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_EV, ENABLE);
 80002e8:	2101      	movs	r1, #1
 80002ea:	201f      	movs	r0, #31
 80002ec:	f000 fcd6 	bl	8000c9c <I2C_IRQInterruptConfig>
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_ER, ENABLE);
 80002f0:	2101      	movs	r1, #1
 80002f2:	2020      	movs	r0, #32
 80002f4:	f000 fcd2 	bl	8000c9c <I2C_IRQInterruptConfig>
	I2C_SlaveConfigureCallBackEvents(I2C1, ENABLE);
 80002f8:	2101      	movs	r1, #1
 80002fa:	4809      	ldr	r0, [pc, #36]	; (8000320 <main+0x54>)
 80002fc:	f000 fed0 	bl	80010a0 <I2C_SlaveConfigureCallBackEvents>

	I2C_PeripheralControl(I2C1, ENABLE);
 8000300:	2101      	movs	r1, #1
 8000302:	4807      	ldr	r0, [pc, #28]	; (8000320 <main+0x54>)
 8000304:	f000 fc92 	bl	8000c2c <I2C_PeripheralControl>
	// enable ack ater PE = 1
	I2C_ManageAcking(I2C1, I2C_ACK_ENABLE);
 8000308:	2101      	movs	r1, #1
 800030a:	4805      	ldr	r0, [pc, #20]	; (8000320 <main+0x54>)
 800030c:	f000 fefc 	bl	8001108 <I2C_ManageAcking>

	return 0;
 8000310:	2300      	movs	r3, #0
}
 8000312:	4618      	mov	r0, r3
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	20000000 	.word	0x20000000
 800031c:	20000110 	.word	0x20000110
 8000320:	40005400 	.word	0x40005400

08000324 <I2C_ApplicationEventCallback>:

// handle the events caused the by driver as described by the application events macros
void I2C_ApplicationEventCallback(I2C_Handle_t *pI2CHandle, uint8_t AppEv) {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	460b      	mov	r3, r1
 800032e:	70fb      	strb	r3, [r7, #3]
	static uint32_t count = 0;
	static uint32_t w_ptr = 0;

	if (AppEv == I2C_ERROR_AF) {
 8000330:	78fb      	ldrb	r3, [r7, #3]
 8000332:	2b05      	cmp	r3, #5
 8000334:	d112      	bne.n	800035c <I2C_ApplicationEventCallback+0x38>
		// nack sent by master, which is a signal to end data transfer. This event only happens during slave txing
		// if the current active command code is 0x52, don't invalidate, there is more data to send
		if (!(commandCode = 0x52))
 8000336:	4b29      	ldr	r3, [pc, #164]	; (80003dc <I2C_ApplicationEventCallback+0xb8>)
 8000338:	2252      	movs	r2, #82	; 0x52
 800033a:	701a      	strb	r2, [r3, #0]
			commandCode = 0xff;
		// reset the count var because its the end of the transmission
		count = 0;
 800033c:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <I2C_ApplicationEventCallback+0xbc>)
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
		// slave concludes it sent all the bytes when w_ptr reaches data_len
		if (w_ptr >= (data_len)) {
 8000342:	4b28      	ldr	r3, [pc, #160]	; (80003e4 <I2C_ApplicationEventCallback+0xc0>)
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	4b28      	ldr	r3, [pc, #160]	; (80003e8 <I2C_ApplicationEventCallback+0xc4>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	429a      	cmp	r2, r3
 800034c:	d342      	bcc.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
			w_ptr = 0;
 800034e:	4b25      	ldr	r3, [pc, #148]	; (80003e4 <I2C_ApplicationEventCallback+0xc0>)
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
			commandCode = 0xff;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <I2C_ApplicationEventCallback+0xb8>)
 8000356:	22ff      	movs	r2, #255	; 0xff
 8000358:	701a      	strb	r2, [r3, #0]
		}
	} else if (AppEv == I2C_EV_DATA_RCV) {
			// master sends data to the slave
			commandCode = I2C_SlaveReceiveData(I2C1);
	}
}
 800035a:	e03b      	b.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
	} else if (AppEv == I2C_EV_STOP) {
 800035c:	78fb      	ldrb	r3, [r7, #3]
 800035e:	2b02      	cmp	r3, #2
 8000360:	d103      	bne.n	800036a <I2C_ApplicationEventCallback+0x46>
		count = 0;
 8000362:	4b1f      	ldr	r3, [pc, #124]	; (80003e0 <I2C_ApplicationEventCallback+0xbc>)
 8000364:	2200      	movs	r2, #0
 8000366:	601a      	str	r2, [r3, #0]
}
 8000368:	e034      	b.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
	} else if (AppEv == I2C_EV_DATA_REQ) {
 800036a:	78fb      	ldrb	r3, [r7, #3]
 800036c:	2b08      	cmp	r3, #8
 800036e:	d127      	bne.n	80003c0 <I2C_ApplicationEventCallback+0x9c>
		if (commandCode == 0x51) {
 8000370:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <I2C_ApplicationEventCallback+0xb8>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	2b51      	cmp	r3, #81	; 0x51
 8000376:	d113      	bne.n	80003a0 <I2C_ApplicationEventCallback+0x7c>
			I2C_SlaveSendData(I2C1, ((data_len >> (count % 4) * 8)) & 0xff);
 8000378:	4b1b      	ldr	r3, [pc, #108]	; (80003e8 <I2C_ApplicationEventCallback+0xc4>)
 800037a:	681a      	ldr	r2, [r3, #0]
 800037c:	4b18      	ldr	r3, [pc, #96]	; (80003e0 <I2C_ApplicationEventCallback+0xbc>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	f003 0303 	and.w	r3, r3, #3
 8000384:	00db      	lsls	r3, r3, #3
 8000386:	fa22 f303 	lsr.w	r3, r2, r3
 800038a:	b2db      	uxtb	r3, r3
 800038c:	4619      	mov	r1, r3
 800038e:	4817      	ldr	r0, [pc, #92]	; (80003ec <I2C_ApplicationEventCallback+0xc8>)
 8000390:	f000 fc68 	bl	8000c64 <I2C_SlaveSendData>
			count++;
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <I2C_ApplicationEventCallback+0xbc>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	3301      	adds	r3, #1
 800039a:	4a11      	ldr	r2, [pc, #68]	; (80003e0 <I2C_ApplicationEventCallback+0xbc>)
 800039c:	6013      	str	r3, [r2, #0]
}
 800039e:	e019      	b.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
		} else if (commandCode == 0x52) {
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <I2C_ApplicationEventCallback+0xb8>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b52      	cmp	r3, #82	; 0x52
 80003a6:	d115      	bne.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
			I2C_SlaveSendData(I2C1, TxBuffer[w_ptr++]);
 80003a8:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <I2C_ApplicationEventCallback+0xc0>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	1c5a      	adds	r2, r3, #1
 80003ae:	490d      	ldr	r1, [pc, #52]	; (80003e4 <I2C_ApplicationEventCallback+0xc0>)
 80003b0:	600a      	str	r2, [r1, #0]
 80003b2:	4a0f      	ldr	r2, [pc, #60]	; (80003f0 <I2C_ApplicationEventCallback+0xcc>)
 80003b4:	5cd3      	ldrb	r3, [r2, r3]
 80003b6:	4619      	mov	r1, r3
 80003b8:	480c      	ldr	r0, [pc, #48]	; (80003ec <I2C_ApplicationEventCallback+0xc8>)
 80003ba:	f000 fc53 	bl	8000c64 <I2C_SlaveSendData>
}
 80003be:	e009      	b.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
	} else if (AppEv == I2C_EV_DATA_RCV) {
 80003c0:	78fb      	ldrb	r3, [r7, #3]
 80003c2:	2b09      	cmp	r3, #9
 80003c4:	d106      	bne.n	80003d4 <I2C_ApplicationEventCallback+0xb0>
			commandCode = I2C_SlaveReceiveData(I2C1);
 80003c6:	4809      	ldr	r0, [pc, #36]	; (80003ec <I2C_ApplicationEventCallback+0xc8>)
 80003c8:	f000 fc5b 	bl	8000c82 <I2C_SlaveReceiveData>
 80003cc:	4603      	mov	r3, r0
 80003ce:	461a      	mov	r2, r3
 80003d0:	4b02      	ldr	r3, [pc, #8]	; (80003dc <I2C_ApplicationEventCallback+0xb8>)
 80003d2:	701a      	strb	r2, [r3, #0]
}
 80003d4:	bf00      	nop
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	2000013c 	.word	0x2000013c
 80003e0:	20000114 	.word	0x20000114
 80003e4:	20000118 	.word	0x20000118
 80003e8:	20000110 	.word	0x20000110
 80003ec:	40005400 	.word	0x40005400
 80003f0:	20000000 	.word	0x20000000

080003f4 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	I2C_EV_IRQHandling(&I2C1Handle);
 80003f8:	4802      	ldr	r0, [pc, #8]	; (8000404 <I2C1_EV_IRQHandler+0x10>)
 80003fa:	f000 fcd5 	bl	8000da8 <I2C_EV_IRQHandling>
}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	2000011c 	.word	0x2000011c

08000408 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void) {
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	I2C_ER_IRQHandling(&I2C1Handle);
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <I2C1_ER_IRQHandler+0x10>)
 800040e:	f000 fdb1 	bl	8000f74 <I2C_ER_IRQHandling>
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	2000011c 	.word	0x2000011c

0800041c <GPIO_PeriClockControl>:
 * desc: enables or disables the clock for a given GPIO peripheral
 * input1: GPIO register struct mapped to the GPIO base address
 * input2: an ENABLE/DISABLE macro
 * output: none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t enable_flag) {
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	460b      	mov	r3, r1
 8000426:	70fb      	strb	r3, [r7, #3]
	if (enable_flag == ENABLE) {
 8000428:	78fb      	ldrb	r3, [r7, #3]
 800042a:	2b01      	cmp	r3, #1
 800042c:	d157      	bne.n	80004de <GPIO_PeriClockControl+0xc2>
		if (pGPIOx == GPIOA) {
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4a55      	ldr	r2, [pc, #340]	; (8000588 <GPIO_PeriClockControl+0x16c>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d106      	bne.n	8000444 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN;
 8000436:	4b55      	ldr	r3, [pc, #340]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800043a:	4a54      	ldr	r2, [pc, #336]	; (800058c <GPIO_PeriClockControl+0x170>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6313      	str	r3, [r2, #48]	; 0x30
		}
		else if (pGPIOx == GPIOH) {
			GPIOH_PCLK_DI;
		}
	}
}
 8000442:	e09b      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOB) {
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	4a52      	ldr	r2, [pc, #328]	; (8000590 <GPIO_PeriClockControl+0x174>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d106      	bne.n	800045a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN;
 800044c:	4b4f      	ldr	r3, [pc, #316]	; (800058c <GPIO_PeriClockControl+0x170>)
 800044e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000450:	4a4e      	ldr	r2, [pc, #312]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000452:	f043 0302 	orr.w	r3, r3, #2
 8000456:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000458:	e090      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOC) {
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	4a4d      	ldr	r2, [pc, #308]	; (8000594 <GPIO_PeriClockControl+0x178>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d106      	bne.n	8000470 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN;
 8000462:	4b4a      	ldr	r3, [pc, #296]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000466:	4a49      	ldr	r2, [pc, #292]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000468:	f043 0304 	orr.w	r3, r3, #4
 800046c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046e:	e085      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOD) {
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4a49      	ldr	r2, [pc, #292]	; (8000598 <GPIO_PeriClockControl+0x17c>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d106      	bne.n	8000486 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN;
 8000478:	4b44      	ldr	r3, [pc, #272]	; (800058c <GPIO_PeriClockControl+0x170>)
 800047a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047c:	4a43      	ldr	r2, [pc, #268]	; (800058c <GPIO_PeriClockControl+0x170>)
 800047e:	f043 0308 	orr.w	r3, r3, #8
 8000482:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000484:	e07a      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOE) {
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a44      	ldr	r2, [pc, #272]	; (800059c <GPIO_PeriClockControl+0x180>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d106      	bne.n	800049c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN;
 800048e:	4b3f      	ldr	r3, [pc, #252]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000492:	4a3e      	ldr	r2, [pc, #248]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000494:	f043 0310 	orr.w	r3, r3, #16
 8000498:	6313      	str	r3, [r2, #48]	; 0x30
}
 800049a:	e06f      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOF) {
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4a40      	ldr	r2, [pc, #256]	; (80005a0 <GPIO_PeriClockControl+0x184>)
 80004a0:	4293      	cmp	r3, r2
 80004a2:	d106      	bne.n	80004b2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN;
 80004a4:	4b39      	ldr	r3, [pc, #228]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a8:	4a38      	ldr	r2, [pc, #224]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004aa:	f043 0320 	orr.w	r3, r3, #32
 80004ae:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004b0:	e064      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOG) {
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	4a3b      	ldr	r2, [pc, #236]	; (80005a4 <GPIO_PeriClockControl+0x188>)
 80004b6:	4293      	cmp	r3, r2
 80004b8:	d106      	bne.n	80004c8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN;
 80004ba:	4b34      	ldr	r3, [pc, #208]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004be:	4a33      	ldr	r2, [pc, #204]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004c4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004c6:	e059      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOH) {
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	4a37      	ldr	r2, [pc, #220]	; (80005a8 <GPIO_PeriClockControl+0x18c>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d155      	bne.n	800057c <GPIO_PeriClockControl+0x160>
			GPIOH_PCLK_EN;
 80004d0:	4b2e      	ldr	r3, [pc, #184]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d4:	4a2d      	ldr	r2, [pc, #180]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004da:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004dc:	e04e      	b.n	800057c <GPIO_PeriClockControl+0x160>
		if (pGPIOx == GPIOA) {
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4a29      	ldr	r2, [pc, #164]	; (8000588 <GPIO_PeriClockControl+0x16c>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d105      	bne.n	80004f2 <GPIO_PeriClockControl+0xd6>
			GPIOA_PCLK_DI;
 80004e6:	4b29      	ldr	r3, [pc, #164]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ea:	4b28      	ldr	r3, [pc, #160]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	631a      	str	r2, [r3, #48]	; 0x30
}
 80004f0:	e044      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOB) {
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	4a26      	ldr	r2, [pc, #152]	; (8000590 <GPIO_PeriClockControl+0x174>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d105      	bne.n	8000506 <GPIO_PeriClockControl+0xea>
			GPIOB_PCLK_DI;
 80004fa:	4b24      	ldr	r3, [pc, #144]	; (800058c <GPIO_PeriClockControl+0x170>)
 80004fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fe:	4b23      	ldr	r3, [pc, #140]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000500:	2200      	movs	r2, #0
 8000502:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000504:	e03a      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOC) {
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	4a22      	ldr	r2, [pc, #136]	; (8000594 <GPIO_PeriClockControl+0x178>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d105      	bne.n	800051a <GPIO_PeriClockControl+0xfe>
			GPIOC_PCLK_DI;
 800050e:	4b1f      	ldr	r3, [pc, #124]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	4b1e      	ldr	r3, [pc, #120]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000514:	2200      	movs	r2, #0
 8000516:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000518:	e030      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOD) {
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4a1e      	ldr	r2, [pc, #120]	; (8000598 <GPIO_PeriClockControl+0x17c>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d105      	bne.n	800052e <GPIO_PeriClockControl+0x112>
			GPIOD_PCLK_DI;
 8000522:	4b1a      	ldr	r3, [pc, #104]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	4b19      	ldr	r3, [pc, #100]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000528:	2200      	movs	r2, #0
 800052a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800052c:	e026      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOE) {
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4a1a      	ldr	r2, [pc, #104]	; (800059c <GPIO_PeriClockControl+0x180>)
 8000532:	4293      	cmp	r3, r2
 8000534:	d105      	bne.n	8000542 <GPIO_PeriClockControl+0x126>
			GPIOE_PCLK_DI;
 8000536:	4b15      	ldr	r3, [pc, #84]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053a:	4b14      	ldr	r3, [pc, #80]	; (800058c <GPIO_PeriClockControl+0x170>)
 800053c:	2200      	movs	r2, #0
 800053e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000540:	e01c      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOF) {
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	4a16      	ldr	r2, [pc, #88]	; (80005a0 <GPIO_PeriClockControl+0x184>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d105      	bne.n	8000556 <GPIO_PeriClockControl+0x13a>
			GPIOF_PCLK_DI;
 800054a:	4b10      	ldr	r3, [pc, #64]	; (800058c <GPIO_PeriClockControl+0x170>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	4b0f      	ldr	r3, [pc, #60]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000550:	2200      	movs	r2, #0
 8000552:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000554:	e012      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOG) {
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a12      	ldr	r2, [pc, #72]	; (80005a4 <GPIO_PeriClockControl+0x188>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d105      	bne.n	800056a <GPIO_PeriClockControl+0x14e>
			GPIOG_PCLK_DI;
 800055e:	4b0b      	ldr	r3, [pc, #44]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000562:	4b0a      	ldr	r3, [pc, #40]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000564:	2200      	movs	r2, #0
 8000566:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000568:	e008      	b.n	800057c <GPIO_PeriClockControl+0x160>
		else if (pGPIOx == GPIOH) {
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4a0e      	ldr	r2, [pc, #56]	; (80005a8 <GPIO_PeriClockControl+0x18c>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d104      	bne.n	800057c <GPIO_PeriClockControl+0x160>
			GPIOH_PCLK_DI;
 8000572:	4b06      	ldr	r3, [pc, #24]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000576:	4b05      	ldr	r3, [pc, #20]	; (800058c <GPIO_PeriClockControl+0x170>)
 8000578:	2200      	movs	r2, #0
 800057a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr
 8000588:	40020000 	.word	0x40020000
 800058c:	40023800 	.word	0x40023800
 8000590:	40020400 	.word	0x40020400
 8000594:	40020800 	.word	0x40020800
 8000598:	40020c00 	.word	0x40020c00
 800059c:	40021000 	.word	0x40021000
 80005a0:	40021400 	.word	0x40021400
 80005a4:	40021800 	.word	0x40021800
 80005a8:	40021c00 	.word	0x40021c00

080005ac <GPIO_Init>:
 * GPIO Initialization Function
 * desc: initializes a GPIOx peripheral
 * input1: GPIO handle struct containing config and address information
 * output: none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	uint32_t curr_reg = 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	617b      	str	r3, [r7, #20]

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2101      	movs	r1, #1
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ff2c 	bl	800041c <GPIO_PeriClockControl>

	//configure gpio pin mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	795b      	ldrb	r3, [r3, #5]
 80005c8:	2b03      	cmp	r3, #3
 80005ca:	d822      	bhi.n	8000612 <GPIO_Init+0x66>
		curr_reg = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	795b      	ldrb	r3, [r3, #5]
 80005d0:	461a      	mov	r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	791b      	ldrb	r3, [r3, #4]
 80005d6:	005b      	lsls	r3, r3, #1
 80005d8:	fa02 f303 	lsl.w	r3, r2, r3
 80005dc:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	2103      	movs	r1, #3
 80005ec:	fa01 f303 	lsl.w	r3, r1, r3
 80005f0:	43db      	mvns	r3, r3
 80005f2:	4619      	mov	r1, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	400a      	ands	r2, r1
 80005fa:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= curr_reg;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	6819      	ldr	r1, [r3, #0]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	697a      	ldr	r2, [r7, #20]
 8000608:	430a      	orrs	r2, r1
 800060a:	601a      	str	r2, [r3, #0]
		curr_reg = 0;
 800060c:	2300      	movs	r3, #0
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	e0c3      	b.n	800079a <GPIO_Init+0x1ee>
	}
	else {
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_INPUT_FALLING_EDGE) {
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	795b      	ldrb	r3, [r3, #5]
 8000616:	2b04      	cmp	r3, #4
 8000618:	d117      	bne.n	800064a <GPIO_Init+0x9e>
			// 1. configure FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800061a:	4b4a      	ldr	r3, [pc, #296]	; (8000744 <GPIO_Init+0x198>)
 800061c:	68db      	ldr	r3, [r3, #12]
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	7912      	ldrb	r2, [r2, #4]
 8000622:	4611      	mov	r1, r2
 8000624:	2201      	movs	r2, #1
 8000626:	408a      	lsls	r2, r1
 8000628:	4611      	mov	r1, r2
 800062a:	4a46      	ldr	r2, [pc, #280]	; (8000744 <GPIO_Init+0x198>)
 800062c:	430b      	orrs	r3, r1
 800062e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000630:	4b44      	ldr	r3, [pc, #272]	; (8000744 <GPIO_Init+0x198>)
 8000632:	689b      	ldr	r3, [r3, #8]
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	7912      	ldrb	r2, [r2, #4]
 8000638:	4611      	mov	r1, r2
 800063a:	2201      	movs	r2, #1
 800063c:	408a      	lsls	r2, r1
 800063e:	43d2      	mvns	r2, r2
 8000640:	4611      	mov	r1, r2
 8000642:	4a40      	ldr	r2, [pc, #256]	; (8000744 <GPIO_Init+0x198>)
 8000644:	400b      	ands	r3, r1
 8000646:	6093      	str	r3, [r2, #8]
 8000648:	e036      	b.n	80006b8 <GPIO_Init+0x10c>
		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_INPUT_RISING_EDGE) {
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	795b      	ldrb	r3, [r3, #5]
 800064e:	2b05      	cmp	r3, #5
 8000650:	d117      	bne.n	8000682 <GPIO_Init+0xd6>
			// 1. configure RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000652:	4b3c      	ldr	r3, [pc, #240]	; (8000744 <GPIO_Init+0x198>)
 8000654:	689b      	ldr	r3, [r3, #8]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	7912      	ldrb	r2, [r2, #4]
 800065a:	4611      	mov	r1, r2
 800065c:	2201      	movs	r2, #1
 800065e:	408a      	lsls	r2, r1
 8000660:	4611      	mov	r1, r2
 8000662:	4a38      	ldr	r2, [pc, #224]	; (8000744 <GPIO_Init+0x198>)
 8000664:	430b      	orrs	r3, r1
 8000666:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000668:	4b36      	ldr	r3, [pc, #216]	; (8000744 <GPIO_Init+0x198>)
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	7912      	ldrb	r2, [r2, #4]
 8000670:	4611      	mov	r1, r2
 8000672:	2201      	movs	r2, #1
 8000674:	408a      	lsls	r2, r1
 8000676:	43d2      	mvns	r2, r2
 8000678:	4611      	mov	r1, r2
 800067a:	4a32      	ldr	r2, [pc, #200]	; (8000744 <GPIO_Init+0x198>)
 800067c:	430b      	orrs	r3, r1
 800067e:	60d3      	str	r3, [r2, #12]
 8000680:	e01a      	b.n	80006b8 <GPIO_Init+0x10c>
		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_INPUT_RISING_EDGE_FALLING_EDGE) {
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	795b      	ldrb	r3, [r3, #5]
 8000686:	2b06      	cmp	r3, #6
 8000688:	d116      	bne.n	80006b8 <GPIO_Init+0x10c>
			// 1. configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800068a:	4b2e      	ldr	r3, [pc, #184]	; (8000744 <GPIO_Init+0x198>)
 800068c:	68db      	ldr	r3, [r3, #12]
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	7912      	ldrb	r2, [r2, #4]
 8000692:	4611      	mov	r1, r2
 8000694:	2201      	movs	r2, #1
 8000696:	408a      	lsls	r2, r1
 8000698:	4611      	mov	r1, r2
 800069a:	4a2a      	ldr	r2, [pc, #168]	; (8000744 <GPIO_Init+0x198>)
 800069c:	430b      	orrs	r3, r1
 800069e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006a0:	4b28      	ldr	r3, [pc, #160]	; (8000744 <GPIO_Init+0x198>)
 80006a2:	689b      	ldr	r3, [r3, #8]
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	7912      	ldrb	r2, [r2, #4]
 80006a8:	4611      	mov	r1, r2
 80006aa:	2201      	movs	r2, #1
 80006ac:	408a      	lsls	r2, r1
 80006ae:	43d2      	mvns	r2, r2
 80006b0:	4611      	mov	r1, r2
 80006b2:	4a24      	ldr	r2, [pc, #144]	; (8000744 <GPIO_Init+0x198>)
 80006b4:	430b      	orrs	r3, r1
 80006b6:	6093      	str	r3, [r2, #8]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t reg_index = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	791b      	ldrb	r3, [r3, #4]
 80006bc:	089b      	lsrs	r3, r3, #2
 80006be:	74fb      	strb	r3, [r7, #19]
		uint8_t pin_offset = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	791b      	ldrb	r3, [r3, #4]
 80006c4:	f003 0303 	and.w	r3, r3, #3
 80006c8:	74bb      	strb	r3, [r7, #18]
		SYSCFG->EXTICR[reg_index] &= ~(GPIO_BASEADDR_TO_EXTI_CONFIG(pGPIOHandle->pGPIOx) << (4 * pin_offset));
 80006ca:	4a1f      	ldr	r2, [pc, #124]	; (8000748 <GPIO_Init+0x19c>)
 80006cc:	7cfb      	ldrb	r3, [r7, #19]
 80006ce:	3302      	adds	r3, #2
 80006d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	491c      	ldr	r1, [pc, #112]	; (800074c <GPIO_Init+0x1a0>)
 80006da:	428b      	cmp	r3, r1
 80006dc:	d046      	beq.n	800076c <GPIO_Init+0x1c0>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	491b      	ldr	r1, [pc, #108]	; (8000750 <GPIO_Init+0x1a4>)
 80006e4:	428b      	cmp	r3, r1
 80006e6:	d02b      	beq.n	8000740 <GPIO_Init+0x194>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4919      	ldr	r1, [pc, #100]	; (8000754 <GPIO_Init+0x1a8>)
 80006ee:	428b      	cmp	r3, r1
 80006f0:	d024      	beq.n	800073c <GPIO_Init+0x190>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4918      	ldr	r1, [pc, #96]	; (8000758 <GPIO_Init+0x1ac>)
 80006f8:	428b      	cmp	r3, r1
 80006fa:	d01d      	beq.n	8000738 <GPIO_Init+0x18c>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4916      	ldr	r1, [pc, #88]	; (800075c <GPIO_Init+0x1b0>)
 8000702:	428b      	cmp	r3, r1
 8000704:	d016      	beq.n	8000734 <GPIO_Init+0x188>
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4915      	ldr	r1, [pc, #84]	; (8000760 <GPIO_Init+0x1b4>)
 800070c:	428b      	cmp	r3, r1
 800070e:	d00f      	beq.n	8000730 <GPIO_Init+0x184>
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4913      	ldr	r1, [pc, #76]	; (8000764 <GPIO_Init+0x1b8>)
 8000716:	428b      	cmp	r3, r1
 8000718:	d008      	beq.n	800072c <GPIO_Init+0x180>
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4912      	ldr	r1, [pc, #72]	; (8000768 <GPIO_Init+0x1bc>)
 8000720:	428b      	cmp	r3, r1
 8000722:	d101      	bne.n	8000728 <GPIO_Init+0x17c>
 8000724:	2307      	movs	r3, #7
 8000726:	e022      	b.n	800076e <GPIO_Init+0x1c2>
 8000728:	2300      	movs	r3, #0
 800072a:	e020      	b.n	800076e <GPIO_Init+0x1c2>
 800072c:	2306      	movs	r3, #6
 800072e:	e01e      	b.n	800076e <GPIO_Init+0x1c2>
 8000730:	2305      	movs	r3, #5
 8000732:	e01c      	b.n	800076e <GPIO_Init+0x1c2>
 8000734:	2304      	movs	r3, #4
 8000736:	e01a      	b.n	800076e <GPIO_Init+0x1c2>
 8000738:	2303      	movs	r3, #3
 800073a:	e018      	b.n	800076e <GPIO_Init+0x1c2>
 800073c:	2302      	movs	r3, #2
 800073e:	e016      	b.n	800076e <GPIO_Init+0x1c2>
 8000740:	2301      	movs	r3, #1
 8000742:	e014      	b.n	800076e <GPIO_Init+0x1c2>
 8000744:	40013c00 	.word	0x40013c00
 8000748:	40013800 	.word	0x40013800
 800074c:	40020000 	.word	0x40020000
 8000750:	40020400 	.word	0x40020400
 8000754:	40020800 	.word	0x40020800
 8000758:	40020c00 	.word	0x40020c00
 800075c:	40021000 	.word	0x40021000
 8000760:	40021400 	.word	0x40021400
 8000764:	40021800 	.word	0x40021800
 8000768:	40021c00 	.word	0x40021c00
 800076c:	2300      	movs	r3, #0
 800076e:	7cb9      	ldrb	r1, [r7, #18]
 8000770:	0089      	lsls	r1, r1, #2
 8000772:	408b      	lsls	r3, r1
 8000774:	43db      	mvns	r3, r3
 8000776:	4618      	mov	r0, r3
 8000778:	4957      	ldr	r1, [pc, #348]	; (80008d8 <GPIO_Init+0x32c>)
 800077a:	7cfb      	ldrb	r3, [r7, #19]
 800077c:	4002      	ands	r2, r0
 800077e:	3302      	adds	r3, #2
 8000780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// 3. enable the exti interrupt delivery using IMR (interrupt mask register)
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000784:	4b55      	ldr	r3, [pc, #340]	; (80008dc <GPIO_Init+0x330>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	7912      	ldrb	r2, [r2, #4]
 800078c:	4611      	mov	r1, r2
 800078e:	2201      	movs	r2, #1
 8000790:	408a      	lsls	r2, r1
 8000792:	4611      	mov	r1, r2
 8000794:	4a51      	ldr	r2, [pc, #324]	; (80008dc <GPIO_Init+0x330>)
 8000796:	430b      	orrs	r3, r1
 8000798:	6013      	str	r3, [r2, #0]
	}

	// configure gpio speed
	curr_reg = pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	799b      	ldrb	r3, [r3, #6]
 800079e:	461a      	mov	r2, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	791b      	ldrb	r3, [r3, #4]
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	fa02 f303 	lsl.w	r3, r2, r3
 80007aa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	689a      	ldr	r2, [r3, #8]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	791b      	ldrb	r3, [r3, #4]
 80007b6:	005b      	lsls	r3, r3, #1
 80007b8:	2103      	movs	r1, #3
 80007ba:	fa01 f303 	lsl.w	r3, r1, r3
 80007be:	43db      	mvns	r3, r3
 80007c0:	4619      	mov	r1, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	400a      	ands	r2, r1
 80007c8:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= curr_reg;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	6899      	ldr	r1, [r3, #8]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	697a      	ldr	r2, [r7, #20]
 80007d6:	430a      	orrs	r2, r1
 80007d8:	609a      	str	r2, [r3, #8]
	curr_reg = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]

	// configure pupd settings
	curr_reg = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	79db      	ldrb	r3, [r3, #7]
 80007e2:	461a      	mov	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	791b      	ldrb	r3, [r3, #4]
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	fa02 f303 	lsl.w	r3, r2, r3
 80007ee:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	68da      	ldr	r2, [r3, #12]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	791b      	ldrb	r3, [r3, #4]
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	2103      	movs	r1, #3
 80007fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000802:	43db      	mvns	r3, r3
 8000804:	4619      	mov	r1, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	400a      	ands	r2, r1
 800080c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= curr_reg;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	68d9      	ldr	r1, [r3, #12]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	697a      	ldr	r2, [r7, #20]
 800081a:	430a      	orrs	r2, r1
 800081c:	60da      	str	r2, [r3, #12]
	curr_reg = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]

	// configure op type
	curr_reg = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	7a1b      	ldrb	r3, [r3, #8]
 8000826:	461a      	mov	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	791b      	ldrb	r3, [r3, #4]
 800082c:	fa02 f303 	lsl.w	r3, r2, r3
 8000830:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	685a      	ldr	r2, [r3, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	791b      	ldrb	r3, [r3, #4]
 800083c:	4619      	mov	r1, r3
 800083e:	2301      	movs	r3, #1
 8000840:	408b      	lsls	r3, r1
 8000842:	43db      	mvns	r3, r3
 8000844:	4619      	mov	r1, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	400a      	ands	r2, r1
 800084c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= curr_reg;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	6859      	ldr	r1, [r3, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	697a      	ldr	r2, [r7, #20]
 800085a:	430a      	orrs	r2, r1
 800085c:	605a      	str	r2, [r3, #4]
	curr_reg = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]

	// configure alt func
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	795b      	ldrb	r3, [r3, #5]
 8000866:	2b02      	cmp	r3, #2
 8000868:	d132      	bne.n	80008d0 <GPIO_Init+0x324>
		// configure the alt function registers
		// since the alt register is handled as an array, we need to know the index and the pin within the index.
		uint32_t alt_index, pin_offset;
		alt_index = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	791b      	ldrb	r3, [r3, #4]
 800086e:	08db      	lsrs	r3, r3, #3
 8000870:	b2db      	uxtb	r3, r3
 8000872:	60fb      	str	r3, [r7, #12]
		pin_offset = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	791b      	ldrb	r3, [r3, #4]
 8000878:	f003 0307 	and.w	r3, r3, #7
 800087c:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[alt_index] &= ~(0xF << (4 * pin_offset));
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	3208      	adds	r2, #8
 8000886:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	210f      	movs	r1, #15
 8000890:	fa01 f303 	lsl.w	r3, r1, r3
 8000894:	43db      	mvns	r3, r3
 8000896:	4619      	mov	r1, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4011      	ands	r1, r2
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	3208      	adds	r2, #8
 80008a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[alt_index] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFuncMode << (4 * pin_offset));
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	68fa      	ldr	r2, [r7, #12]
 80008ac:	3208      	adds	r2, #8
 80008ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	7a5b      	ldrb	r3, [r3, #9]
 80008b6:	4619      	mov	r1, r3
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	fa01 f303 	lsl.w	r3, r1, r3
 80008c0:	4619      	mov	r1, r3
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4311      	orrs	r1, r2
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	3208      	adds	r2, #8
 80008cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80008d0:	bf00      	nop
 80008d2:	3718      	adds	r7, #24
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40013800 	.word	0x40013800
 80008dc:	40013c00 	.word	0x40013c00

080008e0 <RCC_GetPLLOutputClock>:
 * RCC Get PLL Output Clock
 * desc: gets the pll output clock
 * input1: none
 * output: a pll clock value to be used as a PCLK
 */
uint32_t RCC_GetPLLOutputClock() {
 80008e0:	b480      	push	{r7}
 80008e2:	b089      	sub	sp, #36	; 0x24
 80008e4:	af00      	add	r7, sp, #0
	 * Definitions:
	 * 	PLLP = main PLL division factor for main system clock
	 * 	PLLN = main PLL multiplication factor for VCO
	 * 	PLLM = division factor for the main PLL input clock
	 */
	uint8_t pll_div_factors[4] = {2, 4, 6, 8};
 80008e6:	4b20      	ldr	r3, [pc, #128]	; (8000968 <RCC_GetPLLOutputClock+0x88>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	607b      	str	r3, [r7, #4]

	uint32_t clk_src, clk_vco, plln, clk_pll = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61bb      	str	r3, [r7, #24]
	uint8_t pllp, pllm = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	75fb      	strb	r3, [r7, #23]
	uint8_t temp = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	75bb      	strb	r3, [r7, #22]

	temp = (RCC->PLLCFGR << 22) & 1;
 80008f8:	4b1c      	ldr	r3, [pc, #112]	; (800096c <RCC_GetPLLOutputClock+0x8c>)
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	2300      	movs	r3, #0
 80008fe:	75bb      	strb	r3, [r7, #22]
	if (temp) {
 8000900:	7dbb      	ldrb	r3, [r7, #22]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d002      	beq.n	800090c <RCC_GetPLLOutputClock+0x2c>
		// HSI clock selected as PLL
		clk_src = 16000000;
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <RCC_GetPLLOutputClock+0x90>)
 8000908:	61fb      	str	r3, [r7, #28]
 800090a:	e001      	b.n	8000910 <RCC_GetPLLOutputClock+0x30>
	} else {
		// HSE clock selected as PLL
		clk_src = 8000000;
 800090c:	4b19      	ldr	r3, [pc, #100]	; (8000974 <RCC_GetPLLOutputClock+0x94>)
 800090e:	61fb      	str	r3, [r7, #28]
	}

	plln = (RCC->PLLCFGR << 6) & 0x1FF;
 8000910:	4b16      	ldr	r3, [pc, #88]	; (800096c <RCC_GetPLLOutputClock+0x8c>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	019b      	lsls	r3, r3, #6
 8000916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800091a:	613b      	str	r3, [r7, #16]
	pllm = (RCC->PLLCFGR << 0) & 0x3F;
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <RCC_GetPLLOutputClock+0x8c>)
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	b2db      	uxtb	r3, r3
 8000922:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000926:	75fb      	strb	r3, [r7, #23]

	clk_vco = clk_src * (plln / pllm);
 8000928:	7dfb      	ldrb	r3, [r7, #23]
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	fb02 f303 	mul.w	r3, r2, r3
 8000936:	60fb      	str	r3, [r7, #12]

	temp = (RCC->PLLCFGR << 16) & 0x3;
 8000938:	4b0c      	ldr	r3, [pc, #48]	; (800096c <RCC_GetPLLOutputClock+0x8c>)
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	2300      	movs	r3, #0
 800093e:	75bb      	strb	r3, [r7, #22]
	pllp = pll_div_factors[temp];
 8000940:	7dbb      	ldrb	r3, [r7, #22]
 8000942:	f107 0220 	add.w	r2, r7, #32
 8000946:	4413      	add	r3, r2
 8000948:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800094c:	72fb      	strb	r3, [r7, #11]
	clk_pll = clk_vco / pllp;
 800094e:	7afb      	ldrb	r3, [r7, #11]
 8000950:	68fa      	ldr	r2, [r7, #12]
 8000952:	fbb2 f3f3 	udiv	r3, r2, r3
 8000956:	61bb      	str	r3, [r7, #24]

	return clk_pll;
 8000958:	69bb      	ldr	r3, [r7, #24]
}
 800095a:	4618      	mov	r0, r3
 800095c:	3724      	adds	r7, #36	; 0x24
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	08001464 	.word	0x08001464
 800096c:	40023800 	.word	0x40023800
 8000970:	00f42400 	.word	0x00f42400
 8000974:	007a1200 	.word	0x007a1200

08000978 <RCC_GetPCLK1Value>:
 * RCC Get PLL PCLK1 Value
 * desc: gets the pclk value from the HSI oscillator. Contains unused capabilities to get PCLK from HSE or PLL
 * input1: none
 * output: a pll clock value to be used as a PCLK
 */
uint32_t RCC_GetPCLK1Value(void) {
 8000978:	b5b0      	push	{r4, r5, r7, lr}
 800097a:	b08e      	sub	sp, #56	; 0x38
 800097c:	af00      	add	r7, sp, #0
	uint32_t clk_sys, clk_ahb = 0, clk_pclk1;
 800097e:	2300      	movs	r3, #0
 8000980:	633b      	str	r3, [r7, #48]	; 0x30
	uint8_t clk_apb = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t temp = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint32_t hpre_div_factors[8] = {2, 4, 8, 16, 64, 128, 256, 512};
 800098e:	4b35      	ldr	r3, [pc, #212]	; (8000a64 <RCC_GetPCLK1Value+0xec>)
 8000990:	f107 0408 	add.w	r4, r7, #8
 8000994:	461d      	mov	r5, r3
 8000996:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000998:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800099a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800099e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t ppre1_div_factors[4] = {2, 4, 8, 16};
 80009a2:	4b31      	ldr	r3, [pc, #196]	; (8000a68 <RCC_GetPCLK1Value+0xf0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	607b      	str	r3, [r7, #4]

	temp = (RCC->CFGR << 2) & 0x3;
 80009a8:	4b30      	ldr	r3, [pc, #192]	; (8000a6c <RCC_GetPCLK1Value+0xf4>)
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	f003 0303 	and.w	r3, r3, #3
 80009b6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	if (temp == 0) {
 80009ba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d102      	bne.n	80009c8 <RCC_GetPCLK1Value+0x50>
		// HSI oscillator
		clk_sys = 16000000;
 80009c2:	4b2b      	ldr	r3, [pc, #172]	; (8000a70 <RCC_GetPCLK1Value+0xf8>)
 80009c4:	637b      	str	r3, [r7, #52]	; 0x34
 80009c6:	e00d      	b.n	80009e4 <RCC_GetPCLK1Value+0x6c>
	} else if (temp == 1) {
 80009c8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d102      	bne.n	80009d6 <RCC_GetPCLK1Value+0x5e>
		// HSE oscillator
		clk_sys = 8000000;
 80009d0:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <RCC_GetPCLK1Value+0xfc>)
 80009d2:	637b      	str	r3, [r7, #52]	; 0x34
 80009d4:	e006      	b.n	80009e4 <RCC_GetPCLK1Value+0x6c>
	} else if (temp == 2) {
 80009d6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80009da:	2b02      	cmp	r3, #2
 80009dc:	d102      	bne.n	80009e4 <RCC_GetPCLK1Value+0x6c>
		// PLL system clock
		clk_sys = RCC_GetPLLOutputClock();
 80009de:	f7ff ff7f 	bl	80008e0 <RCC_GetPLLOutputClock>
 80009e2:	6378      	str	r0, [r7, #52]	; 0x34
	}

	temp = (RCC->CFGR << 4) & 0xF;
 80009e4:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <RCC_GetPCLK1Value+0xf4>)
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	011b      	lsls	r3, r3, #4
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	f003 030f 	and.w	r3, r3, #15
 80009f2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	if (temp < 8) clk_ahb = 1;
 80009f6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80009fa:	2b07      	cmp	r3, #7
 80009fc:	d802      	bhi.n	8000a04 <RCC_GetPCLK1Value+0x8c>
 80009fe:	2301      	movs	r3, #1
 8000a00:	633b      	str	r3, [r7, #48]	; 0x30
 8000a02:	e009      	b.n	8000a18 <RCC_GetPCLK1Value+0xa0>
	else clk_ahb = hpre_div_factors[temp - 8];
 8000a04:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a08:	3b08      	subs	r3, #8
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000a10:	4413      	add	r3, r2
 8000a12:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000a16:	633b      	str	r3, [r7, #48]	; 0x30

	temp = (RCC->CFGR << 10) & 0x7;
 8000a18:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <RCC_GetPCLK1Value+0xf4>)
 8000a1a:	689b      	ldr	r3, [r3, #8]
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	if (temp < 4) clk_apb = 1;
 8000a22:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a26:	2b03      	cmp	r3, #3
 8000a28:	d803      	bhi.n	8000a32 <RCC_GetPCLK1Value+0xba>
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000a30:	e009      	b.n	8000a46 <RCC_GetPCLK1Value+0xce>
	else clk_apb = ppre1_div_factors[temp - 4];
 8000a32:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000a36:	3b04      	subs	r3, #4
 8000a38:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000a3c:	4413      	add	r3, r2
 8000a3e:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8000a42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	clk_pclk1 = (clk_sys / clk_ahb) / clk_apb;
 8000a46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
	return clk_pclk1;
 8000a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3738      	adds	r7, #56	; 0x38
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bdb0      	pop	{r4, r5, r7, pc}
 8000a62:	bf00      	nop
 8000a64:	08001468 	.word	0x08001468
 8000a68:	08001488 	.word	0x08001488
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	00f42400 	.word	0x00f42400
 8000a74:	007a1200 	.word	0x007a1200

08000a78 <I2C_PeriClockControl>:
 * desc: enables the I2C peripheral clock for a specific I2C peripheral
 * input1: a pointer to an I2C peripheral addr
 * input2: an enable or disable flag
 * output: none
 */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t enable_flag) {
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	460b      	mov	r3, r1
 8000a82:	70fb      	strb	r3, [r7, #3]
	if (enable_flag == ENABLE) {
 8000a84:	78fb      	ldrb	r3, [r7, #3]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d120      	bne.n	8000acc <I2C_PeriClockControl+0x54>
		if (pI2Cx == I2C1) {
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a21      	ldr	r2, [pc, #132]	; (8000b14 <I2C_PeriClockControl+0x9c>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d106      	bne.n	8000aa0 <I2C_PeriClockControl+0x28>
			I2C1_PCLK_EN;
 8000a92:	4b21      	ldr	r3, [pc, #132]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a96:	4a20      	ldr	r2, [pc, #128]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000a98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a9c:	6413      	str	r3, [r2, #64]	; 0x40
		}
		else if (pI2Cx == I2C3) {
			I2C3_PCLK_DI;
		}
	}
}
 8000a9e:	e032      	b.n	8000b06 <I2C_PeriClockControl+0x8e>
		else if (pI2Cx == I2C2) {
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4a1e      	ldr	r2, [pc, #120]	; (8000b1c <I2C_PeriClockControl+0xa4>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d106      	bne.n	8000ab6 <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aac:	4a1a      	ldr	r2, [pc, #104]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000aae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ab2:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000ab4:	e027      	b.n	8000b06 <I2C_PeriClockControl+0x8e>
		else if (pI2Cx == I2C3) {
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a19      	ldr	r2, [pc, #100]	; (8000b20 <I2C_PeriClockControl+0xa8>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d123      	bne.n	8000b06 <I2C_PeriClockControl+0x8e>
			I2C3_PCLK_EN;
 8000abe:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	4a15      	ldr	r2, [pc, #84]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000ac4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ac8:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000aca:	e01c      	b.n	8000b06 <I2C_PeriClockControl+0x8e>
		if (pI2Cx == I2C1) {
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a11      	ldr	r2, [pc, #68]	; (8000b14 <I2C_PeriClockControl+0x9c>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d105      	bne.n	8000ae0 <I2C_PeriClockControl+0x68>
			I2C1_PCLK_DI;
 8000ad4:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000ade:	e012      	b.n	8000b06 <I2C_PeriClockControl+0x8e>
		else if (pI2Cx == I2C2) {
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4a0e      	ldr	r2, [pc, #56]	; (8000b1c <I2C_PeriClockControl+0xa4>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d105      	bne.n	8000af4 <I2C_PeriClockControl+0x7c>
			I2C2_PCLK_DI;
 8000ae8:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aec:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000af2:	e008      	b.n	8000b06 <I2C_PeriClockControl+0x8e>
		else if (pI2Cx == I2C3) {
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <I2C_PeriClockControl+0xa8>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d104      	bne.n	8000b06 <I2C_PeriClockControl+0x8e>
			I2C3_PCLK_DI;
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	4b05      	ldr	r3, [pc, #20]	; (8000b18 <I2C_PeriClockControl+0xa0>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40005400 	.word	0x40005400
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40005800 	.word	0x40005800
 8000b20:	40005c00 	.word	0x40005c00

08000b24 <I2C_Init>:
 * I2C Peripheral Initialization
 * desc: initializes an I2C peripheral
 * input1: a pointer to an I2C handle struct
 * output: none
 */
void I2C_Init(I2C_Handle_t *pI2CHandle) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
	uint32_t temp_reg = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60fb      	str	r3, [r7, #12]

	I2C_PeriClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2101      	movs	r1, #1
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff ff9e 	bl	8000a78 <I2C_PeriClockControl>

	// Configure I2C with the peripheral clocks frequency
	// only 5 bits are valid
	temp_reg = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60fb      	str	r3, [r7, #12]
	temp_reg |= RCC_GetPCLK1Value() / 1000000U;
 8000b40:	f7ff ff1a 	bl	8000978 <RCC_GetPCLK1Value>
 8000b44:	4602      	mov	r2, r0
 8000b46:	4b36      	ldr	r3, [pc, #216]	; (8000c20 <I2C_Init+0xfc>)
 8000b48:	fba3 2302 	umull	r2, r3, r3, r2
 8000b4c:	0c9b      	lsrs	r3, r3, #18
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 = temp_reg & 0x3F;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b5e:	605a      	str	r2, [r3, #4]

	// Specify the address of the device we are going to communicate with
	temp_reg = 0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
	temp_reg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	7a1b      	ldrb	r3, [r3, #8]
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
	temp_reg |= (1 << I2C_OAR1_BIT14);
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b78:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = temp_reg;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	609a      	str	r2, [r3, #8]

	// Configure the speed of the serial clock
	uint16_t ccr_val = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	817b      	strh	r3, [r7, #10]
	temp_reg = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60fb      	str	r3, [r7, #12]
	if (pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM) {
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	4a25      	ldr	r2, [pc, #148]	; (8000c24 <I2C_Init+0x100>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d80f      	bhi.n	8000bb4 <I2C_Init+0x90>
		// slow (standard) mode
		ccr_val = RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000b94:	f7ff fef0 	bl	8000978 <RCC_GetPCLK1Value>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba4:	817b      	strh	r3, [r7, #10]
		temp_reg |= (ccr_val & 0xFFF);
 8000ba6:	897b      	ldrh	r3, [r7, #10]
 8000ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bac:	68fa      	ldr	r2, [r7, #12]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	e00a      	b.n	8000bca <I2C_Init+0xa6>
	} else {
		// fast mode
		temp_reg |= (1 << I2C_CCR_FS);
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bba:	60fb      	str	r3, [r7, #12]
		temp_reg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << I2C_CCR_DUTY);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	7a9b      	ldrb	r3, [r3, #10]
 8000bc0:	039b      	lsls	r3, r3, #14
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	60fb      	str	r3, [r7, #12]

	}
	pI2CHandle->pI2Cx->CCR = temp_reg;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	61da      	str	r2, [r3, #28]


	// Configure the rise time for I2C pins through TRISE
	if (pI2CHandle->I2C_Config.I2C_SCLSpeed == I2C_SCL_SPEED_SM) {
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	4a13      	ldr	r2, [pc, #76]	; (8000c24 <I2C_Init+0x100>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d109      	bne.n	8000bf0 <I2C_Init+0xcc>
		temp_reg = (RCC_GetPCLK1Value() / 1000000U) + 1;
 8000bdc:	f7ff fecc 	bl	8000978 <RCC_GetPCLK1Value>
 8000be0:	4602      	mov	r2, r0
 8000be2:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <I2C_Init+0xfc>)
 8000be4:	fba3 2302 	umull	r2, r3, r3, r2
 8000be8:	0c9b      	lsrs	r3, r3, #18
 8000bea:	3301      	adds	r3, #1
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e00d      	b.n	8000c0c <I2C_Init+0xe8>
	}
	else {
		temp_reg = ((RCC_GetPCLK1Value() * 300) / 1000000000U + 1);
 8000bf0:	f7ff fec2 	bl	8000978 <RCC_GetPCLK1Value>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000bfa:	fb03 f302 	mul.w	r3, r3, r2
 8000bfe:	0a5b      	lsrs	r3, r3, #9
 8000c00:	4a09      	ldr	r2, [pc, #36]	; (8000c28 <I2C_Init+0x104>)
 8000c02:	fba2 2303 	umull	r2, r3, r2, r3
 8000c06:	09db      	lsrs	r3, r3, #7
 8000c08:	3301      	adds	r3, #1
 8000c0a:	60fb      	str	r3, [r7, #12]
	}

	pI2CHandle->pI2Cx->TRISE = (temp_reg & 0x3F);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	68fa      	ldr	r2, [r7, #12]
 8000c12:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000c16:	621a      	str	r2, [r3, #32]
}
 8000c18:	bf00      	nop
 8000c1a:	3710      	adds	r7, #16
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	431bde83 	.word	0x431bde83
 8000c24:	000186a0 	.word	0x000186a0
 8000c28:	00044b83 	.word	0x00044b83

08000c2c <I2C_PeripheralControl>:
 * desc: enables or disables the I2C peripheral (which enables all I2C devices?)
 * input1: a pointer to an I2C peripheral addr
 * input2: an enable or disable flag
 * output: none
 */
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t enable_flag) {
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	460b      	mov	r3, r1
 8000c36:	70fb      	strb	r3, [r7, #3]
	if(enable_flag == ENABLE) {
 8000c38:	78fb      	ldrb	r3, [r7, #3]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d106      	bne.n	8000c4c <I2C_PeripheralControl+0x20>
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f043 0201 	orr.w	r2, r3, #1
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	601a      	str	r2, [r3, #0]
	}else {
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
	}

}
 8000c4a:	e005      	b.n	8000c58 <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f023 0201 	bic.w	r2, r3, #1
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	601a      	str	r2, [r3, #0]
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <I2C_SlaveSendData>:
	if (pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE) {
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_ENABLE);
	}
}

void I2C_SlaveSendData(I2C_RegDef_t *pI2C, uint8_t data) {
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	70fb      	strb	r3, [r7, #3]
	pI2C->DR = data;
 8000c70:	78fa      	ldrb	r2, [r7, #3]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	611a      	str	r2, [r3, #16]
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <I2C_SlaveReceiveData>:

uint8_t I2C_SlaveReceiveData(I2C_RegDef_t *pI2C) {
 8000c82:	b480      	push	{r7}
 8000c84:	b083      	sub	sp, #12
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
	return (uint8_t) pI2C->DR;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	691b      	ldr	r3, [r3, #16]
 8000c8e:	b2db      	uxtb	r3, r3
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <I2C_IRQInterruptConfig>:
 * desc: enables or disables a specific interrupt for a peripheral function
 * input1: a number describing which interrupt to enable
 * input2: an flag for disabling or enabling an NVIC reg
 * output: none
 */
void I2C_IRQInterruptConfig(uint8_t IRQNumber, uint8_t enable_flag) {
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	460a      	mov	r2, r1
 8000ca6:	71fb      	strb	r3, [r7, #7]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	71bb      	strb	r3, [r7, #6]
	if (enable_flag == ENABLE) {
 8000cac:	79bb      	ldrb	r3, [r7, #6]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d133      	bne.n	8000d1a <I2C_IRQInterruptConfig+0x7e>
		if (IRQNumber <= 31) {
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	2b1f      	cmp	r3, #31
 8000cb6:	d80a      	bhi.n	8000cce <I2C_IRQInterruptConfig+0x32>
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000cb8:	4b35      	ldr	r3, [pc, #212]	; (8000d90 <I2C_IRQInterruptConfig+0xf4>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	79fa      	ldrb	r2, [r7, #7]
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4a32      	ldr	r2, [pc, #200]	; (8000d90 <I2C_IRQInterruptConfig+0xf4>)
 8000cc8:	430b      	orrs	r3, r1
 8000cca:	6013      	str	r3, [r2, #0]
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
		} else if (IRQNumber >= 64 && IRQNumber < 96) {
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 8000ccc:	e059      	b.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 31 && IRQNumber < 64) {
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	2b1f      	cmp	r3, #31
 8000cd2:	d90f      	bls.n	8000cf4 <I2C_IRQInterruptConfig+0x58>
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	2b3f      	cmp	r3, #63	; 0x3f
 8000cd8:	d80c      	bhi.n	8000cf4 <I2C_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000cda:	4b2e      	ldr	r3, [pc, #184]	; (8000d94 <I2C_IRQInterruptConfig+0xf8>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	79fa      	ldrb	r2, [r7, #7]
 8000ce0:	f002 021f 	and.w	r2, r2, #31
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cea:	4611      	mov	r1, r2
 8000cec:	4a29      	ldr	r2, [pc, #164]	; (8000d94 <I2C_IRQInterruptConfig+0xf8>)
 8000cee:	430b      	orrs	r3, r1
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	e046      	b.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
		} else if (IRQNumber >= 64 && IRQNumber < 96) {
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	2b3f      	cmp	r3, #63	; 0x3f
 8000cf8:	d943      	bls.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2b5f      	cmp	r3, #95	; 0x5f
 8000cfe:	d840      	bhi.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000d00:	4b25      	ldr	r3, [pc, #148]	; (8000d98 <I2C_IRQInterruptConfig+0xfc>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	79fa      	ldrb	r2, [r7, #7]
 8000d06:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d10:	4611      	mov	r1, r2
 8000d12:	4a21      	ldr	r2, [pc, #132]	; (8000d98 <I2C_IRQInterruptConfig+0xfc>)
 8000d14:	430b      	orrs	r3, r1
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	e033      	b.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
		if (IRQNumber <= 31) {
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	2b1f      	cmp	r3, #31
 8000d1e:	d80a      	bhi.n	8000d36 <I2C_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000d20:	4b1e      	ldr	r3, [pc, #120]	; (8000d9c <I2C_IRQInterruptConfig+0x100>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	79fa      	ldrb	r2, [r7, #7]
 8000d26:	2101      	movs	r1, #1
 8000d28:	fa01 f202 	lsl.w	r2, r1, r2
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	4a1b      	ldr	r2, [pc, #108]	; (8000d9c <I2C_IRQInterruptConfig+0x100>)
 8000d30:	430b      	orrs	r3, r1
 8000d32:	6013      	str	r3, [r2, #0]
}
 8000d34:	e025      	b.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 31 && IRQNumber < 64) {
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b1f      	cmp	r3, #31
 8000d3a:	d90f      	bls.n	8000d5c <I2C_IRQInterruptConfig+0xc0>
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2b3f      	cmp	r3, #63	; 0x3f
 8000d40:	d80c      	bhi.n	8000d5c <I2C_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000d42:	4b17      	ldr	r3, [pc, #92]	; (8000da0 <I2C_IRQInterruptConfig+0x104>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	79fa      	ldrb	r2, [r7, #7]
 8000d48:	f002 021f 	and.w	r2, r2, #31
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d52:	4611      	mov	r1, r2
 8000d54:	4a12      	ldr	r2, [pc, #72]	; (8000da0 <I2C_IRQInterruptConfig+0x104>)
 8000d56:	430b      	orrs	r3, r1
 8000d58:	6013      	str	r3, [r2, #0]
 8000d5a:	e012      	b.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
		} else if (IRQNumber >= 64 && IRQNumber < 96) {
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b3f      	cmp	r3, #63	; 0x3f
 8000d60:	d90f      	bls.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	2b5f      	cmp	r3, #95	; 0x5f
 8000d66:	d80c      	bhi.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 8000d68:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <I2C_IRQInterruptConfig+0x108>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	79fa      	ldrb	r2, [r7, #7]
 8000d6e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000d72:	2101      	movs	r1, #1
 8000d74:	fa01 f202 	lsl.w	r2, r1, r2
 8000d78:	4611      	mov	r1, r2
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <I2C_IRQInterruptConfig+0x108>)
 8000d7c:	430b      	orrs	r3, r1
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	e7ff      	b.n	8000d82 <I2C_IRQInterruptConfig+0xe6>
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000e100 	.word	0xe000e100
 8000d94:	e000e104 	.word	0xe000e104
 8000d98:	e000e108 	.word	0xe000e108
 8000d9c:	e000e180 	.word	0xe000e180
 8000da0:	e000e184 	.word	0xe000e184
 8000da4:	e000e188 	.word	0xe000e188

08000da8 <I2C_EV_IRQHandling>:
 * I2C EV IRQ Handling
 * desc: Interrupt handling for both master and slave modes of a device. Handles all I2C interrupt events
 * input1: a pointer to an I2C handle struct
 * output: none
 */
void I2C_EV_IRQHandling(I2C_Handle_t *pI2CHandle) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	uint32_t ITEVTEN_val = pI2CHandle->pI2Cx->CR2 & (1 << I2C_CR2_ITEVTEN);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000dba:	613b      	str	r3, [r7, #16]
	uint32_t ITBUFEN_val = pI2CHandle->pI2Cx->CR2 & (1 << I2C_CR2_ITBUFEN);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc6:	60fb      	str	r3, [r7, #12]
	uint32_t temp = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]

	// check SB
	temp = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_SB);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
	// handle the interrupt generated by SB event
	// relevant only in master mode
	if (ITEVTEN_val && temp) {
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d01b      	beq.n	8000e16 <I2C_EV_IRQHandling+0x6e>
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d018      	beq.n	8000e16 <I2C_EV_IRQHandling+0x6e>
		if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_TX) {
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	7f1b      	ldrb	r3, [r3, #28]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d108      	bne.n	8000dfe <I2C_EV_IRQHandling+0x56>
			I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx, pI2CHandle->DeviceAddr);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	7f5b      	ldrb	r3, [r3, #29]
 8000df4:	4619      	mov	r1, r3
 8000df6:	4610      	mov	r0, r2
 8000df8:	f000 fa6c 	bl	80012d4 <I2C_ExecuteAddressPhaseWrite>
 8000dfc:	e00b      	b.n	8000e16 <I2C_EV_IRQHandling+0x6e>
		}
		else if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_RX) {
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	7f1b      	ldrb	r3, [r3, #28]
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d107      	bne.n	8000e16 <I2C_EV_IRQHandling+0x6e>
			I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx, pI2CHandle->DeviceAddr);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	7f5b      	ldrb	r3, [r3, #29]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4610      	mov	r0, r2
 8000e12:	f000 fa75 	bl	8001300 <I2C_ExecuteAddressPhaseRead>
		}
	}

	// check ADDR
	temp = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_ADDR);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	695b      	ldr	r3, [r3, #20]
 8000e1c:	f003 0302 	and.w	r3, r3, #2
 8000e20:	60bb      	str	r3, [r7, #8]
	// handle the interrupt generated by the ADDR event
	// master mode : address is sent
	// slave mode: address matched with own address
	if (ITEVTEN_val && temp) {
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d005      	beq.n	8000e34 <I2C_EV_IRQHandling+0x8c>
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d002      	beq.n	8000e34 <I2C_EV_IRQHandling+0x8c>
		// this function will handle the case of receiving the last byte
		I2C_ClearADDRFlag(pI2CHandle);
 8000e2e:	6878      	ldr	r0, [r7, #4]
 8000e30:	f000 fa7c 	bl	800132c <I2C_ClearADDRFlag>
	}

	// check BTF
	temp = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_BTF);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	60bb      	str	r3, [r7, #8]
	// handle the interrupt generated by the BTF event. Note that this event will only be triggered
	// from a transmission
	if (ITEVTEN_val && temp) {
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d021      	beq.n	8000e8a <I2C_EV_IRQHandling+0xe2>
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d01e      	beq.n	8000e8a <I2C_EV_IRQHandling+0xe2>
		if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_TX) {
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	7f1b      	ldrb	r3, [r3, #28]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d11a      	bne.n	8000e8a <I2C_EV_IRQHandling+0xe2>
			if (pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_TXE)) {
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d013      	beq.n	8000e8a <I2C_EV_IRQHandling+0xe2>
				if (pI2CHandle->TxLen == 0) {
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d10f      	bne.n	8000e8a <I2C_EV_IRQHandling+0xe2>
					// Closing out an interrupt based data transmission requires 3 different steps.
					// 1. Generate the stop condition
					if (pI2CHandle->Sr == I2C_REPEATED_START_DISABLE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	7fdb      	ldrb	r3, [r3, #31]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d104      	bne.n	8000e7c <I2C_EV_IRQHandling+0xd4>
						I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f962 	bl	8001140 <I2C_GenerateStopCondition>
					// 2. Reset the handle struct
					I2C_CloseSendData(pI2CHandle);
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f000 f96f 	bl	8001160 <I2C_CloseSendData>
					// 3. Notify the application that the transmission is complete
					I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_TX_CMPLT);
 8000e82:	2100      	movs	r1, #0
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff fa4d 	bl	8000324 <I2C_ApplicationEventCallback>
			} else if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_RX) {}
		}
	}

	// check STOPF
	temp = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_STOPF);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	695b      	ldr	r3, [r3, #20]
 8000e90:	f003 0310 	and.w	r3, r3, #16
 8000e94:	60bb      	str	r3, [r7, #8]
	// handle the interrupt generated by the STOPF event. This will only be generated by the slave
	if (ITEVTEN_val && temp) {
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d00c      	beq.n	8000eb6 <I2C_EV_IRQHandling+0x10e>
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d009      	beq.n	8000eb6 <I2C_EV_IRQHandling+0x10e>
		// to clear stop we need to read from SR1 and write to CR1. SR1 was already read above so we will write to SR1 here
		pI2CHandle->pI2Cx->CR1 |= 0x0000;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	6812      	ldr	r2, [r2, #0]
 8000eac:	601a      	str	r2, [r3, #0]
		// notify application about STOP
		I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_STOP);
 8000eae:	2102      	movs	r1, #2
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fa37 	bl	8000324 <I2C_ApplicationEventCallback>
	}

	// check TxE
	temp = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_TXE);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	695b      	ldr	r3, [r3, #20]
 8000ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ec0:	60bb      	str	r3, [r7, #8]
	// handle the TxE interrupt event
	// interrupt latency delay compensation?
	for (int i=0; i<150; i++) {}
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	e002      	b.n	8000ece <I2C_EV_IRQHandling+0x126>
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	2b95      	cmp	r3, #149	; 0x95
 8000ed2:	ddf9      	ble.n	8000ec8 <I2C_EV_IRQHandling+0x120>
	if (ITEVTEN_val && ITBUFEN_val && temp) {
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d01f      	beq.n	8000f1a <I2C_EV_IRQHandling+0x172>
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d01c      	beq.n	8000f1a <I2C_EV_IRQHandling+0x172>
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d019      	beq.n	8000f1a <I2C_EV_IRQHandling+0x172>
		// check for device mode
		if (pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL)) {
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d007      	beq.n	8000f04 <I2C_EV_IRQHandling+0x15c>
			if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_TX) {
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	7f1b      	ldrb	r3, [r3, #28]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d10e      	bne.n	8000f1a <I2C_EV_IRQHandling+0x172>
				I2C_MasterHandleTXEInterrupt(pI2CHandle);
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f000 f980 	bl	8001202 <I2C_MasterHandleTXEInterrupt>
 8000f02:	e00a      	b.n	8000f1a <I2C_EV_IRQHandling+0x172>
			}
		}
		else {
			// slave
			// validate that the slave is transmitter mode as determined by the address command byte
			if (pI2CHandle->pI2Cx->SR2 & (1 <<I2C_SR2_TRA))
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d003      	beq.n	8000f1a <I2C_EV_IRQHandling+0x172>
				I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_REQ);
 8000f12:	2108      	movs	r1, #8
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff fa05 	bl	8000324 <I2C_ApplicationEventCallback>
		}
	}

	// check RxNE
	temp = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_RXNE);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	695b      	ldr	r3, [r3, #20]
 8000f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f24:	60bb      	str	r3, [r7, #8]
	// handle the RxNE interrupt event
	if (ITEVTEN_val && ITBUFEN_val && temp) {
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d01f      	beq.n	8000f6c <I2C_EV_IRQHandling+0x1c4>
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d01c      	beq.n	8000f6c <I2C_EV_IRQHandling+0x1c4>
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d019      	beq.n	8000f6c <I2C_EV_IRQHandling+0x1c4>
		// check for device mode
		if (pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL)) {
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d007      	beq.n	8000f56 <I2C_EV_IRQHandling+0x1ae>
			// device is master
			// RXNE flag is set
			if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_RX) {
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7f1b      	ldrb	r3, [r3, #28]
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d10e      	bne.n	8000f6c <I2C_EV_IRQHandling+0x1c4>
				I2C_MasterHandleRNXEInterrupt(pI2CHandle);
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f000 f975 	bl	800123e <I2C_MasterHandleRNXEInterrupt>
			// ensure the slave is in receiver mode
			if (!(pI2CHandle->pI2Cx->SR2 & (1 <<I2C_SR2_TRA)))
				I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_RCV);
		}
	}
}
 8000f54:	e00a      	b.n	8000f6c <I2C_EV_IRQHandling+0x1c4>
			if (!(pI2CHandle->pI2Cx->SR2 & (1 <<I2C_SR2_TRA)))
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	f003 0304 	and.w	r3, r3, #4
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d103      	bne.n	8000f6c <I2C_EV_IRQHandling+0x1c4>
				I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_RCV);
 8000f64:	2109      	movs	r1, #9
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff f9dc 	bl	8000324 <I2C_ApplicationEventCallback>
}
 8000f6c:	bf00      	nop
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <I2C_ER_IRQHandling>:
 * I2C ER IRQ Handling
 * desc: Interrupt handling for both master and slave modes of a device. Handles all I2C error events
 * input1: a pointer to an I2C handle struct
 * output: none
 */
void I2C_ER_IRQHandling(I2C_Handle_t *pI2CHandle) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	// for error handling clear the status bit and inform the application
	uint8_t ITERREN_val = pI2CHandle->pI2Cx->CR2 & (1 << I2C_CR2_ITERREN);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2300      	movs	r3, #0
 8000f84:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	73bb      	strb	r3, [r7, #14]

	// check BERR
	temp |= pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_BERR);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	695b      	ldr	r3, [r3, #20]
 8000f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	7bbb      	ldrb	r3, [r7, #14]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	73bb      	strb	r3, [r7, #14]
	// handle the interrupt generated by SB event
	if (ITERREN_val && temp) {
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00e      	beq.n	8000fc0 <I2C_ER_IRQHandling+0x4c>
 8000fa2:	7bbb      	ldrb	r3, [r7, #14]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00b      	beq.n	8000fc0 <I2C_ER_IRQHandling+0x4c>
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_BERR);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	695a      	ldr	r2, [r3, #20]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fb6:	615a      	str	r2, [r3, #20]
		I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_BERR);
 8000fb8:	2103      	movs	r1, #3
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff f9b2 	bl	8000324 <I2C_ApplicationEventCallback>
	}
	// check ARLO
	temp |= pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_ARLO);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	7bbb      	ldrb	r3, [r7, #14]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	73bb      	strb	r3, [r7, #14]
	// handle the interrupt generated by SB event
	if (ITERREN_val && temp) {
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00e      	beq.n	8000ff6 <I2C_ER_IRQHandling+0x82>
 8000fd8:	7bbb      	ldrb	r3, [r7, #14]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d00b      	beq.n	8000ff6 <I2C_ER_IRQHandling+0x82>
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_ARLO);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	695a      	ldr	r2, [r3, #20]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000fec:	615a      	str	r2, [r3, #20]
		I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_ARLO);
 8000fee:	2104      	movs	r1, #4
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff f997 	bl	8000324 <I2C_ApplicationEventCallback>
	}
	// check AF, ack failure
	temp |= pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_AF);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	695b      	ldr	r3, [r3, #20]
 8000ffc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001000:	b2da      	uxtb	r2, r3
 8001002:	7bbb      	ldrb	r3, [r7, #14]
 8001004:	4313      	orrs	r3, r2
 8001006:	73bb      	strb	r3, [r7, #14]
	// handle the interrupt generated by SB event
	if (ITERREN_val && temp) {
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d00e      	beq.n	800102c <I2C_ER_IRQHandling+0xb8>
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00b      	beq.n	800102c <I2C_ER_IRQHandling+0xb8>
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_AF);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	695a      	ldr	r2, [r3, #20]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001022:	615a      	str	r2, [r3, #20]
		I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_AF);
 8001024:	2105      	movs	r1, #5
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff f97c 	bl	8000324 <I2C_ApplicationEventCallback>
	}
	// check OVR, overrun/underrun
	temp |= pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_OVR);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001036:	b2da      	uxtb	r2, r3
 8001038:	7bbb      	ldrb	r3, [r7, #14]
 800103a:	4313      	orrs	r3, r2
 800103c:	73bb      	strb	r3, [r7, #14]
	// handle the interrupt generated by SB event
	if (ITERREN_val && temp) {
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00e      	beq.n	8001062 <I2C_ER_IRQHandling+0xee>
 8001044:	7bbb      	ldrb	r3, [r7, #14]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d00b      	beq.n	8001062 <I2C_ER_IRQHandling+0xee>
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_OVR);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	695a      	ldr	r2, [r3, #20]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001058:	615a      	str	r2, [r3, #20]
		I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_OVR);
 800105a:	2106      	movs	r1, #6
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff f961 	bl	8000324 <I2C_ApplicationEventCallback>
	}
	// check TIMEOUT
	temp |= pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_TIMEOUT);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106c:	b2da      	uxtb	r2, r3
 800106e:	7bbb      	ldrb	r3, [r7, #14]
 8001070:	4313      	orrs	r3, r2
 8001072:	73bb      	strb	r3, [r7, #14]
	// handle the interrupt generated by SB event
	if (ITERREN_val && temp) {
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d00e      	beq.n	8001098 <I2C_ER_IRQHandling+0x124>
 800107a:	7bbb      	ldrb	r3, [r7, #14]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00b      	beq.n	8001098 <I2C_ER_IRQHandling+0x124>
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_TIMEOUT);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	695a      	ldr	r2, [r3, #20]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800108e:	615a      	str	r2, [r3, #20]
		I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_TIMEOUT);
 8001090:	2107      	movs	r1, #7
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff f946 	bl	8000324 <I2C_ApplicationEventCallback>
	}
}
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <I2C_SlaveConfigureCallBackEvents>:

void I2C_SlaveConfigureCallBackEvents(I2C_RegDef_t *pI2Cx, uint8_t enable_flag) {
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
	if (enable_flag == ENABLE) {
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d112      	bne.n	80010d8 <I2C_SlaveConfigureCallBackEvents+0x38>
		pI2Cx->CR2 |= (1 << I2C_CR2_ITEVTEN);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 |= (1 << I2C_CR2_ITBUFEN);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 |= (1 << I2C_CR2_ITERREN);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	605a      	str	r2, [r3, #4]
	} else {
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITERREN);
	}
}
 80010d6:	e011      	b.n	80010fc <I2C_SlaveConfigureCallBackEvents+0x5c>
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~(1 << I2C_CR2_ITERREN);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	605a      	str	r2, [r3, #4]
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <I2C_ManageAcking>:
 * desc: handles the enabling/disabling of I2C ACKing
 * input1: I2C register pointer mapped to an I2C peripheral
 * input2: a flag for enabling/disabling
 * output: none
 */
void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t enable_flag) {
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	70fb      	strb	r3, [r7, #3]
	if(enable_flag == I2C_ACK_ENABLE) {
 8001114:	78fb      	ldrb	r3, [r7, #3]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d106      	bne.n	8001128 <I2C_ManageAcking+0x20>
		pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	601a      	str	r2, [r3, #0]
	}else {
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
	}
}
 8001126:	e005      	b.n	8001134 <I2C_ManageAcking+0x2c>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	601a      	str	r2, [r3, #0]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <I2C_GenerateStopCondition>:
 * I2C Generate Stop Condition
 * desc: helper function that generates a stop condition
 * input1: pointer to the I2C peripheral addr
 * output: none
 */
void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx) {
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	601a      	str	r2, [r3, #0]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <I2C_CloseSendData>:
 * I2C Close Send Data
 * desc: resets the IRQ enables and clears the I2C handle data for the next data transmission
 * input1: pointer to an I2C handle struct
 * output: none
 */
void I2C_CloseSendData(I2C_Handle_t *pI2CHandle) {
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001176:	605a      	str	r2, [r3, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001186:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_STATE_READY;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pTxBuffer = NULL;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	60da      	str	r2, [r3, #12]
	pI2CHandle->TxLen = 0;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	615a      	str	r2, [r3, #20]
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <I2C_CloseReceiveData>:
 * I2C Close Receive Data
 * desc: resets the IRQ enables and clears the I2C handle data for the next data reception
 * input1: pointer to an I2C handle struct
 * output: none
 */
void I2C_CloseReceiveData(I2C_Handle_t *pI2CHandle) {
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITBUFEN);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011bc:	605a      	str	r2, [r3, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << I2C_CR2_ITEVTEN);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80011cc:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_STATE_READY;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	771a      	strb	r2, [r3, #28]
	pI2CHandle->pRxBuffer = NULL;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
	pI2CHandle->RxLen = 0;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
	pI2CHandle->RxSize = 0;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	779a      	strb	r2, [r3, #30]
	if (pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	7a5b      	ldrb	r3, [r3, #9]
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d105      	bne.n	80011fa <I2C_CloseReceiveData+0x54>
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_ENABLE);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2101      	movs	r1, #1
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff87 	bl	8001108 <I2C_ManageAcking>
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <I2C_MasterHandleTXEInterrupt>:
 * I2C Master Handle TXE Interrupt
 * desc: interrupt function that handles I2C data transmission
 * input1: pointer to an I2C handle struct
 * output: none
 */
static void I2C_MasterHandleTXEInterrupt(I2C_Handle_t *pI2CHandle) {
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
	if (pI2CHandle->TxLen > 0) {
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00f      	beq.n	8001232 <I2C_MasterHandleTXEInterrupt+0x30>
		pI2CHandle->pI2Cx->DR = *(pI2CHandle->pTxBuffer);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	781a      	ldrb	r2, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	611a      	str	r2, [r3, #16]
		pI2CHandle->pTxBuffer++;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	68db      	ldr	r3, [r3, #12]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	60da      	str	r2, [r3, #12]
		pI2CHandle->TxLen--;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	1e5a      	subs	r2, r3, #1
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	615a      	str	r2, [r3, #20]
	}
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <I2C_MasterHandleRNXEInterrupt>:
 * I2C Master Handle RNXE Interrupt
 * desc: interrupt function that handles I2C data reception
 * input1: pointer to an I2C handle struct
 * output: none
 */
static void I2C_MasterHandleRNXEInterrupt(I2C_Handle_t *pI2CHandle) {
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
	// two cases: data reception and the last byte data reception
	if (pI2CHandle->RxSize == 1) {
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	7f9b      	ldrb	r3, [r3, #30]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d10b      	bne.n	8001266 <I2C_MasterHandleRNXEInterrupt+0x28>
			// the clear address function will handle the addr clearing before this function is called
			// so ack disable is not required here
	//		I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
			*(pI2CHandle->pRxBuffer) = pI2CHandle->pI2Cx->DR;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	691a      	ldr	r2, [r3, #16]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	691b      	ldr	r3, [r3, #16]
 8001258:	b2d2      	uxtb	r2, r2
 800125a:	701a      	strb	r2, [r3, #0]
			pI2CHandle->RxLen--;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	1e5a      	subs	r2, r3, #1
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	619a      	str	r2, [r3, #24]
	}
	if (pI2CHandle->RxSize > 1) {
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	7f9b      	ldrb	r3, [r3, #30]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d91a      	bls.n	80012a4 <I2C_MasterHandleRNXEInterrupt+0x66>
		if (pI2CHandle->RxLen == 2) I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d105      	bne.n	8001282 <I2C_MasterHandleRNXEInterrupt+0x44>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff43 	bl	8001108 <I2C_ManageAcking>
		*(pI2CHandle->pRxBuffer) = pI2CHandle->pI2Cx->DR;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	691b      	ldr	r3, [r3, #16]
 800128c:	b2d2      	uxtb	r2, r2
 800128e:	701a      	strb	r2, [r3, #0]
		pI2CHandle->pRxBuffer++;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	691b      	ldr	r3, [r3, #16]
 8001294:	1c5a      	adds	r2, r3, #1
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	611a      	str	r2, [r3, #16]
		pI2CHandle->RxLen--;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	1e5a      	subs	r2, r3, #1
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	619a      	str	r2, [r3, #24]
	}
	// if we are at the end of the transmission, close the transmission
	if (pI2CHandle->RxLen == 0) {
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d10f      	bne.n	80012cc <I2C_MasterHandleRNXEInterrupt+0x8e>
		// generate stop
		if (pI2CHandle->Sr == I2C_REPEATED_START_DISABLE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7fdb      	ldrb	r3, [r3, #31]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d104      	bne.n	80012be <I2C_MasterHandleRNXEInterrupt+0x80>
			I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff41 	bl	8001140 <I2C_GenerateStopCondition>
		// close I2C rx
		I2C_CloseReceiveData(pI2CHandle);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ff71 	bl	80011a6 <I2C_CloseReceiveData>
		// notify application
		I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_RX_CMPLT);
 80012c4:	2101      	movs	r1, #1
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff f82c 	bl	8000324 <I2C_ApplicationEventCallback>
	}
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <I2C_ExecuteAddressPhaseWrite>:
 * desc: helper function that transmits the slave addr followed by a write command
 * input1: pointer to the I2C peripheral addr
 * input2: the slave device addr
 * output: none
 */
static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t slave_addr) {
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	70fb      	strb	r3, [r7, #3]
	// message is 8 bits which includes a slave addr and an instruction (r/w)
	slave_addr = slave_addr << 1;
 80012e0:	78fb      	ldrb	r3, [r7, #3]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	70fb      	strb	r3, [r7, #3]
	slave_addr &= ~(1);
 80012e6:	78fb      	ldrb	r3, [r7, #3]
 80012e8:	f023 0301 	bic.w	r3, r3, #1
 80012ec:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = slave_addr;
 80012ee:	78fa      	ldrb	r2, [r7, #3]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	611a      	str	r2, [r3, #16]
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <I2C_ExecuteAddressPhaseRead>:
 * desc: helper function that transmits the slave addr followed by a read command
 * input1: pointer to the I2C peripheral addr
 * input2: the slave device addr
 * output: none
 */
static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx, uint8_t slave_addr) {
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	70fb      	strb	r3, [r7, #3]
	// message is 8 bits which includes a slave addr and an instruction (r/w)
	slave_addr = slave_addr << 1;
 800130c:	78fb      	ldrb	r3, [r7, #3]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	70fb      	strb	r3, [r7, #3]
	slave_addr |= 1;
 8001312:	78fb      	ldrb	r3, [r7, #3]
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = slave_addr;
 800131a:	78fa      	ldrb	r2, [r7, #3]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	611a      	str	r2, [r3, #16]
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <I2C_ClearADDRFlag>:
 * I2C Clear Address Flag
 * desc: helper function that clears the ADDR bit in the in the SR1 reg
 * input1: pointer to an I2C handle struct
 * output: none
 */
static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	uint32_t clear_read = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
	// check if device is master or slave mode
	// master mode conditional
	if (pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL)) {
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d01f      	beq.n	8001386 <I2C_ClearADDRFlag+0x5a>
		if (pI2CHandle->TxRxState == I2C_STATE_BUSY_IN_RX) {
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	7f1b      	ldrb	r3, [r3, #28]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d112      	bne.n	8001374 <I2C_ClearADDRFlag+0x48>
			if (pI2CHandle->RxSize == 1) {
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	7f9b      	ldrb	r3, [r3, #30]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d11f      	bne.n	8001396 <I2C_ClearADDRFlag+0x6a>
				// disable acking
				I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fed3 	bl	8001108 <I2C_ManageAcking>
				// then clear addr
				// SR->ADDR is cleared by reading SR1 and SR2
				clear_read = pI2CHandle->pI2Cx->SR1;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	60fb      	str	r3, [r7, #12]
				clear_read = pI2CHandle->pI2Cx->SR2;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	60fb      	str	r3, [r7, #12]
	} else { // slave mode conditional
		clear_read = pI2CHandle->pI2Cx->SR1;
		clear_read = pI2CHandle->pI2Cx->SR2;
		(void)clear_read;
	}
}
 8001372:	e010      	b.n	8001396 <I2C_ClearADDRFlag+0x6a>
			clear_read = pI2CHandle->pI2Cx->SR1;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	60fb      	str	r3, [r7, #12]
			clear_read = pI2CHandle->pI2Cx->SR2;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	60fb      	str	r3, [r7, #12]
}
 8001384:	e007      	b.n	8001396 <I2C_ClearADDRFlag+0x6a>
		clear_read = pI2CHandle->pI2Cx->SR1;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	695b      	ldr	r3, [r3, #20]
 800138c:	60fb      	str	r3, [r7, #12]
		clear_read = pI2CHandle->pI2Cx->SR2;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	60fb      	str	r3, [r7, #12]
}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013a0:	480d      	ldr	r0, [pc, #52]	; (80013d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a4:	480d      	ldr	r0, [pc, #52]	; (80013dc <LoopForever+0x6>)
  ldr r1, =_edata
 80013a6:	490e      	ldr	r1, [pc, #56]	; (80013e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a8:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <LoopForever+0xe>)
  movs r3, #0
 80013aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013ac:	e002      	b.n	80013b4 <LoopCopyDataInit>

080013ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013b2:	3304      	adds	r3, #4

080013b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b8:	d3f9      	bcc.n	80013ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ba:	4a0b      	ldr	r2, [pc, #44]	; (80013e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013bc:	4c0b      	ldr	r4, [pc, #44]	; (80013ec <LoopForever+0x16>)
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c0:	e001      	b.n	80013c6 <LoopFillZerobss>

080013c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c4:	3204      	adds	r2, #4

080013c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c8:	d3fb      	bcc.n	80013c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80013ca:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80013ce:	f000 f811 	bl	80013f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013d2:	f7fe ff7b 	bl	80002cc <main>

080013d6 <LoopForever>:

LoopForever:
    b LoopForever
 80013d6:	e7fe      	b.n	80013d6 <LoopForever>
  ldr   r0, =_estack
 80013d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013e0:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 80013e4:	08001494 	.word	0x08001494
  ldr r2, =_sbss
 80013e8:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 80013ec:	20000140 	.word	0x20000140

080013f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013f0:	e7fe      	b.n	80013f0 <ADC_IRQHandler>
	...

080013f4 <__libc_init_array>:
 80013f4:	b570      	push	{r4, r5, r6, lr}
 80013f6:	4e0d      	ldr	r6, [pc, #52]	; (800142c <__libc_init_array+0x38>)
 80013f8:	4c0d      	ldr	r4, [pc, #52]	; (8001430 <__libc_init_array+0x3c>)
 80013fa:	1ba4      	subs	r4, r4, r6
 80013fc:	10a4      	asrs	r4, r4, #2
 80013fe:	2500      	movs	r5, #0
 8001400:	42a5      	cmp	r5, r4
 8001402:	d109      	bne.n	8001418 <__libc_init_array+0x24>
 8001404:	4e0b      	ldr	r6, [pc, #44]	; (8001434 <__libc_init_array+0x40>)
 8001406:	4c0c      	ldr	r4, [pc, #48]	; (8001438 <__libc_init_array+0x44>)
 8001408:	f000 f820 	bl	800144c <_init>
 800140c:	1ba4      	subs	r4, r4, r6
 800140e:	10a4      	asrs	r4, r4, #2
 8001410:	2500      	movs	r5, #0
 8001412:	42a5      	cmp	r5, r4
 8001414:	d105      	bne.n	8001422 <__libc_init_array+0x2e>
 8001416:	bd70      	pop	{r4, r5, r6, pc}
 8001418:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800141c:	4798      	blx	r3
 800141e:	3501      	adds	r5, #1
 8001420:	e7ee      	b.n	8001400 <__libc_init_array+0xc>
 8001422:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001426:	4798      	blx	r3
 8001428:	3501      	adds	r5, #1
 800142a:	e7f2      	b.n	8001412 <__libc_init_array+0x1e>
 800142c:	0800148c 	.word	0x0800148c
 8001430:	0800148c 	.word	0x0800148c
 8001434:	0800148c 	.word	0x0800148c
 8001438:	08001490 	.word	0x08001490

0800143c <memset>:
 800143c:	4402      	add	r2, r0
 800143e:	4603      	mov	r3, r0
 8001440:	4293      	cmp	r3, r2
 8001442:	d100      	bne.n	8001446 <memset+0xa>
 8001444:	4770      	bx	lr
 8001446:	f803 1b01 	strb.w	r1, [r3], #1
 800144a:	e7f9      	b.n	8001440 <memset+0x4>

0800144c <_init>:
 800144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144e:	bf00      	nop
 8001450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001452:	bc08      	pop	{r3}
 8001454:	469e      	mov	lr, r3
 8001456:	4770      	bx	lr

08001458 <_fini>:
 8001458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800145a:	bf00      	nop
 800145c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800145e:	bc08      	pop	{r3}
 8001460:	469e      	mov	lr, r3
 8001462:	4770      	bx	lr
