Hinst Name                                                      Module Name                                                           Inst Count           Total Area               Buffer             Inverter        Combinational                 Flop                Latch           Clock Gate                Macro             Physical
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pe_tile_new_unq1                                                                                                                            5229             9585.047               76.558              218.560             5339.628             3950.302                0.000              190.865                0.000                0.000
 cb_bit0                                                        pe_tile_new_unq1_cb_unq2_0                                                    90              222.088                0.000                2.646               55.566              163.876                0.000                5.821                0.000                0.000
  cb_bit0/clk_gate_config_cb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0                              1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 cb_bit1                                                        pe_tile_new_unq1_cb_unq2_1                                                    90              222.088                0.000                2.646               55.566              163.876                0.000                5.821                0.000                0.000
  cb_bit1/clk_gate_config_cb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2                              1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 cb_bit2                                                        pe_tile_new_unq1_cb_unq2_2                                                    90              221.911                0.000                2.646               55.566              163.699                0.000                5.645                0.000                0.000
  cb_bit2/clk_gate_config_cb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_cg_en                                                       pe_tile_new_unq1_cb_unq2_3                                                    90              221.911                0.000                2.646               55.566              163.699                0.000                5.645                0.000                0.000
  cb_cg_en/clk_gate_config_cb_reg                               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_data0                                                       pe_tile_new_unq1_cb_unq1_0                                                   188              357.563                2.822                3.352              187.690              163.699                0.000                5.645                0.000                0.000
  cb_data0/clk_gate_config_cb_reg                               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 cb_data1                                                       pe_tile_new_unq1_cb_unq1_1                                                   186              360.209                1.411                2.822              192.276              163.699                0.000                5.645                0.000                0.000
  cb_data1/clk_gate_config_cb_reg                               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1                              1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
 sb_1b                                                          pe_tile_new_unq1_sb_unq2_0                                                   350              882.000                0.000               35.456              252.781              593.762                0.000               17.287                0.000                0.000
  sb_1b/clk_gate_config_sb_reg                                  pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_0                                1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
  sb_1b/clk_gate_config_sb_reg_0                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_2                                1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
  sb_1b/clk_gate_config_ungate_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_1                                1                5.821                0.000                0.000                0.000                5.821                0.000                5.821                0.000                0.000
 sb_wide                                                        pe_tile_new_unq1_sb_unq1_0                                                  2252             4149.104               33.692               44.276             2182.244             1888.891                0.000              115.718                0.000                0.000
  sb_wide/clk_gate_config_sb_reg                                pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_0                                1                8.467                0.000                0.000                0.000                8.467                0.000                8.467                0.000                0.000
  sb_wide/clk_gate_config_sb_reg_0                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_2                                1                8.467                0.000                0.000                0.000                8.467                0.000                8.467                0.000                0.000
  sb_wide/clk_gate_config_ungate_reg                            pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_3                                1                8.467                0.000                0.000                0.000                8.467                0.000                8.467                0.000                0.000
  sb_wide/clk_gate_out_0_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_4                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_5                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_6                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_7                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_0_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_8                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_9                                1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_1_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_10                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_11                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_12                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_1_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_13                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_14                               1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_2_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_15                               1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_2_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_16                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_17                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_2_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_18                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_0_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_19                               1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  sb_wide/clk_gate_out_3_1_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_20                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_2_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_21                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_3_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_22                               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  sb_wide/clk_gate_out_3_4_id1_reg                              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_1                                1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
 test_pe                                                        pe_tile_new_unq1_test_pe_unq1_0                                             1597             2601.900               29.988              116.777             1976.033              479.102                0.000               23.638                0.000                0.000
  test_pe/clk_gate_op_code_reg                                  pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0                           1                5.645                0.000                0.000                0.000                5.645                0.000                5.645                0.000                0.000
  test_pe/test_debug_bit                                        pe_tile_new_unq1_test_debug_reg_DataWidth1_0                                   2                7.938                0.000                0.000                1.940                5.998                0.000                0.000                0.000                0.000
  test_pe/test_debug_data                                       pe_tile_new_unq1_test_debug_reg_DataWidth16_0                                 53              119.776                0.000                8.467               27.695               83.614                0.000                4.586                0.000                0.000
   test_pe/test_debug_data/clk_gate_debug_val_reg               pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0             1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_lut                                              pe_tile_new_unq1_test_lut_DataWidth1_0                                        23               58.565                0.000                1.058               13.759               43.747                0.000                4.234                0.000                0.000
   test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg                 pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0                    1                4.234                0.000                0.000                0.000                4.234                0.000                4.234                0.000                0.000
  test_pe/test_opt_reg_a                                        pe_tile_new_unq1_test_opt_reg_DataWidth16_0                                   59              148.176                0.706                1.588               62.269               83.614                0.000                4.586                0.000                0.000
   test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg              pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0               1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_opt_reg_d                                        pe_tile_new_unq1_test_opt_reg_DataWidth1_0                                    11               14.641                0.000                1.588                8.114                4.939                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_e                                        pe_tile_new_unq1_test_opt_reg_DataWidth1_1                                    10               13.406                0.000                1.588                6.880                4.939                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_f                                        pe_tile_new_unq1_test_opt_reg_DataWidth1_2                                    10               13.406                0.000                1.588                6.880                4.939                0.000                0.000                0.000                0.000
  test_pe/test_opt_reg_file                                     pe_tile_new_unq1_test_opt_reg_file_DataWidth16_0                              57              151.175                1.411                1.058               65.092               83.614                0.000                4.586                0.000                0.000
   test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_        pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0          1                4.586                0.000                0.000                0.000                4.586                0.000                4.586                0.000                0.000
  test_pe/test_pe_comp                                          pe_tile_new_unq1_test_pe_comp_unq1_0                                        1116             1669.097               10.231               75.323             1583.543                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/GEN_ADD_0__full_add                     pe_tile_new_unq1_test_full_add_DataWidth16_0                                  16               67.738                0.000                0.000               67.738                0.000                0.000                0.000                0.000                0.000
    test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J4_122_5729 pe_tile_new_unq1_test_full_add_DataWidth16_DP_OP_5J4_122_5729_J4_0_0          16               67.738                0.000                0.000               67.738                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/cmpr                                    pe_tile_new_unq1_test_cmpr_0                                                   9                8.644                0.000                1.588                7.056                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/test_mult_add                           pe_tile_new_unq1_test_mult_add_DataWidth16_0                                 656             1112.026                5.998               33.692             1072.336                0.000                0.000                0.000                0.000                0.000
    test_pe/test_pe_comp/test_mult_add/mult_x_1                 pe_tile_new_unq1_test_mult_add_DataWidth16_DW_mult_tc_J3_0_0                 654             1109.909                5.998               33.692             1070.219                0.000                0.000                0.000                0.000                0.000
   test_pe/test_pe_comp/test_shifter                            pe_tile_new_unq1_test_shifter_unq1_DataWidth16_0                             138              161.230                0.000                3.352              157.878                0.000                0.000                0.000                0.000                0.000
