--
--	Conversion of ARC-EMBED.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jan 12 00:18:43 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \QuadDec1:Net_81\ : bit;
SIGNAL \QuadDec1:Net_75\ : bit;
SIGNAL \QuadDec1:Net_69\ : bit;
SIGNAL \QuadDec1:Net_66\ : bit;
SIGNAL \QuadDec1:Net_82\ : bit;
SIGNAL \QuadDec1:Net_72\ : bit;
SIGNAL Net_114 : bit;
SIGNAL Net_113 : bit;
SIGNAL Net_115 : bit;
SIGNAL Net_116 : bit;
SIGNAL Net_117 : bit;
SIGNAL Net_112 : bit;
SIGNAL Net_4 : bit;
SIGNAL Net_3 : bit;
SIGNAL Net_336 : bit;
SIGNAL \QuadDec_2:Net_81\ : bit;
SIGNAL \QuadDec_2:Net_75\ : bit;
SIGNAL \QuadDec_2:Net_69\ : bit;
SIGNAL \QuadDec_2:Net_66\ : bit;
SIGNAL \QuadDec_2:Net_82\ : bit;
SIGNAL \QuadDec_2:Net_72\ : bit;
SIGNAL Net_123 : bit;
SIGNAL Net_122 : bit;
SIGNAL Net_124 : bit;
SIGNAL Net_125 : bit;
SIGNAL Net_126 : bit;
SIGNAL Net_121 : bit;
SIGNAL Net_65 : bit;
SIGNAL Net_52 : bit;
SIGNAL \QuadDec3:Net_81\ : bit;
SIGNAL \QuadDec3:Net_75\ : bit;
SIGNAL \QuadDec3:Net_69\ : bit;
SIGNAL \QuadDec3:Net_66\ : bit;
SIGNAL \QuadDec3:Net_82\ : bit;
SIGNAL \QuadDec3:Net_72\ : bit;
SIGNAL Net_132 : bit;
SIGNAL Net_131 : bit;
SIGNAL Net_133 : bit;
SIGNAL Net_134 : bit;
SIGNAL Net_135 : bit;
SIGNAL Net_130 : bit;
SIGNAL Net_28 : bit;
SIGNAL Net_27 : bit;
SIGNAL \QuadDec_4:Net_81\ : bit;
SIGNAL \QuadDec_4:Net_75\ : bit;
SIGNAL \QuadDec_4:Net_69\ : bit;
SIGNAL \QuadDec_4:Net_66\ : bit;
SIGNAL \QuadDec_4:Net_82\ : bit;
SIGNAL \QuadDec_4:Net_72\ : bit;
SIGNAL Net_141 : bit;
SIGNAL Net_140 : bit;
SIGNAL Net_142 : bit;
SIGNAL Net_143 : bit;
SIGNAL Net_144 : bit;
SIGNAL Net_139 : bit;
SIGNAL Net_62 : bit;
SIGNAL Net_40 : bit;
SIGNAL tmpOE__ENC1A_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpIO_0__ENC1A_net_0 : bit;
TERMINAL tmpSIOVREF__ENC1A_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__ENC1A_net_0 : bit;
SIGNAL tmpOE__ENC1B_net_0 : bit;
SIGNAL tmpIO_0__ENC1B_net_0 : bit;
TERMINAL tmpSIOVREF__ENC1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC1B_net_0 : bit;
SIGNAL tmpOE__ENC2A_net_0 : bit;
SIGNAL tmpIO_0__ENC2A_net_0 : bit;
TERMINAL tmpSIOVREF__ENC2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC2A_net_0 : bit;
SIGNAL tmpOE__ENC2B_net_0 : bit;
SIGNAL tmpIO_0__ENC2B_net_0 : bit;
TERMINAL tmpSIOVREF__ENC2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC2B_net_0 : bit;
SIGNAL tmpOE__ENC3A_net_0 : bit;
SIGNAL tmpIO_0__ENC3A_net_0 : bit;
TERMINAL tmpSIOVREF__ENC3A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC3A_net_0 : bit;
SIGNAL tmpOE__ENC3B_net_0 : bit;
SIGNAL tmpIO_0__ENC3B_net_0 : bit;
TERMINAL tmpSIOVREF__ENC3B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC3B_net_0 : bit;
SIGNAL tmpOE__ENC4A_net_0 : bit;
SIGNAL tmpIO_0__ENC4A_net_0 : bit;
TERMINAL tmpSIOVREF__ENC4A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC4A_net_0 : bit;
SIGNAL tmpOE__ENC4B_net_0 : bit;
SIGNAL tmpIO_0__ENC4B_net_0 : bit;
TERMINAL tmpSIOVREF__ENC4B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENC4B_net_0 : bit;
SIGNAL \M1PWM:Net_81\ : bit;
SIGNAL \M1PWM:Net_75\ : bit;
SIGNAL \M1PWM:Net_69\ : bit;
SIGNAL \M1PWM:Net_66\ : bit;
SIGNAL \M1PWM:Net_82\ : bit;
SIGNAL \M1PWM:Net_72\ : bit;
SIGNAL Net_462 : bit;
SIGNAL Net_461 : bit;
SIGNAL Net_463 : bit;
SIGNAL Net_464 : bit;
SIGNAL Net_465 : bit;
SIGNAL Net_445 : bit;
SIGNAL \M2PWM:Net_81\ : bit;
SIGNAL \M2PWM:Net_75\ : bit;
SIGNAL \M2PWM:Net_69\ : bit;
SIGNAL \M2PWM:Net_66\ : bit;
SIGNAL \M2PWM:Net_82\ : bit;
SIGNAL \M2PWM:Net_72\ : bit;
SIGNAL Net_472 : bit;
SIGNAL Net_471 : bit;
SIGNAL Net_473 : bit;
SIGNAL Net_1547 : bit;
SIGNAL Net_408 : bit;
SIGNAL Net_1546 : bit;
SIGNAL \M3PWM:Net_81\ : bit;
SIGNAL \M3PWM:Net_75\ : bit;
SIGNAL \M3PWM:Net_69\ : bit;
SIGNAL \M3PWM:Net_66\ : bit;
SIGNAL \M3PWM:Net_82\ : bit;
SIGNAL \M3PWM:Net_72\ : bit;
SIGNAL Net_482 : bit;
SIGNAL Net_481 : bit;
SIGNAL Net_483 : bit;
SIGNAL Net_1601 : bit;
SIGNAL Net_419 : bit;
SIGNAL Net_1600 : bit;
SIGNAL \M4PWM:Net_81\ : bit;
SIGNAL \M4PWM:Net_75\ : bit;
SIGNAL \M4PWM:Net_69\ : bit;
SIGNAL \M4PWM:Net_66\ : bit;
SIGNAL \M4PWM:Net_82\ : bit;
SIGNAL \M4PWM:Net_72\ : bit;
SIGNAL Net_492 : bit;
SIGNAL Net_491 : bit;
SIGNAL Net_493 : bit;
SIGNAL Net_1603 : bit;
SIGNAL Net_430 : bit;
SIGNAL Net_1602 : bit;
SIGNAL tmpOE__PWM1_net_0 : bit;
SIGNAL tmpFB_0__PWM1_net_0 : bit;
SIGNAL tmpIO_0__PWM1_net_0 : bit;
TERMINAL tmpSIOVREF__PWM1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM1_net_0 : bit;
SIGNAL tmpOE__PWM2_net_0 : bit;
SIGNAL tmpFB_0__PWM2_net_0 : bit;
SIGNAL tmpIO_0__PWM2_net_0 : bit;
TERMINAL tmpSIOVREF__PWM2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM2_net_0 : bit;
SIGNAL tmpOE__PWM3_net_0 : bit;
SIGNAL tmpFB_0__PWM3_net_0 : bit;
SIGNAL tmpIO_0__PWM3_net_0 : bit;
TERMINAL tmpSIOVREF__PWM3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM3_net_0 : bit;
SIGNAL tmpOE__PWM4_net_0 : bit;
SIGNAL tmpFB_0__PWM4_net_0 : bit;
SIGNAL tmpIO_0__PWM4_net_0 : bit;
TERMINAL tmpSIOVREF__PWM4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PWM4_net_0 : bit;
SIGNAL \SRV1:PWMUDB:km_run\ : bit;
SIGNAL \SRV1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \SRV1:Net_68\ : bit;
SIGNAL \SRV1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SRV1:PWMUDB:control_7\ : bit;
SIGNAL \SRV1:PWMUDB:control_6\ : bit;
SIGNAL \SRV1:PWMUDB:control_5\ : bit;
SIGNAL \SRV1:PWMUDB:control_4\ : bit;
SIGNAL \SRV1:PWMUDB:control_3\ : bit;
SIGNAL \SRV1:PWMUDB:control_2\ : bit;
SIGNAL \SRV1:PWMUDB:control_1\ : bit;
SIGNAL \SRV1:PWMUDB:control_0\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \SRV1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \SRV1:PWMUDB:prevCapture\ : bit;
SIGNAL \SRV1:Net_180\ : bit;
SIGNAL \SRV1:PWMUDB:capt_rising\ : bit;
SIGNAL \SRV1:PWMUDB:capt_falling\ : bit;
SIGNAL \SRV1:PWMUDB:hwCapture\ : bit;
SIGNAL \SRV1:PWMUDB:hwEnable\ : bit;
SIGNAL \SRV1:Net_181\ : bit;
SIGNAL \SRV1:PWMUDB:trig_last\ : bit;
SIGNAL \SRV1:Net_178\ : bit;
SIGNAL \SRV1:PWMUDB:trig_rise\ : bit;
SIGNAL \SRV1:PWMUDB:trig_fall\ : bit;
SIGNAL \SRV1:PWMUDB:trig_out\ : bit;
SIGNAL \SRV1:PWMUDB:runmode_enable\ : bit;
SIGNAL \SRV1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \SRV1:Net_186\ : bit;
SIGNAL \SRV1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \SRV1:PWMUDB:final_enable\ : bit;
SIGNAL \SRV1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \SRV1:PWMUDB:tc_i\ : bit;
SIGNAL \SRV1:Net_179\ : bit;
SIGNAL \SRV1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \SRV1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \SRV1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \SRV1:PWMUDB:km_tc\ : bit;
SIGNAL \SRV1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \SRV1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \SRV1:PWMUDB:sc_kill\ : bit;
SIGNAL \SRV1:PWMUDB:min_kill\ : bit;
SIGNAL \SRV1:PWMUDB:final_kill\ : bit;
SIGNAL \SRV1:PWMUDB:db_tc\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_1\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_0\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \SRV1:PWMUDB:dith_sel\ : bit;
SIGNAL \SRV1:PWMUDB:status_6\ : bit;
SIGNAL \SRV1:PWMUDB:status_5\ : bit;
SIGNAL \SRV1:PWMUDB:status_4\ : bit;
SIGNAL \SRV1:PWMUDB:status_3\ : bit;
SIGNAL \SRV1:PWMUDB:status_2\ : bit;
SIGNAL \SRV1:PWMUDB:status_1\ : bit;
SIGNAL \SRV1:PWMUDB:status_0\ : bit;
SIGNAL Net_4178 : bit;
SIGNAL \SRV1:PWMUDB:prevCompare1\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_status\ : bit;
SIGNAL \SRV1:PWMUDB:prevCompare2\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2_status\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \SRV1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \SRV1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \SRV1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \SRV1:PWMUDB:fifo_full\ : bit;
SIGNAL \SRV1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \SRV1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \SRV1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \SRV1:PWMUDB:final_capture\ : bit;
SIGNAL \SRV1:PWMUDB:nc2\ : bit;
SIGNAL \SRV1:PWMUDB:nc3\ : bit;
SIGNAL \SRV1:PWMUDB:nc1\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:nc4\ : bit;
SIGNAL \SRV1:PWMUDB:nc5\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:nc6\ : bit;
SIGNAL \SRV1:PWMUDB:nc7\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_less\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2_less\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV1:PWMUDB:compare1\ : bit;
SIGNAL \SRV1:PWMUDB:compare2\ : bit;
SIGNAL \SRV1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \SRV1:PWMUDB:pwm_i\ : bit;
SIGNAL \SRV1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \SRV1:PWMUDB:pwm1_i\ : bit;
SIGNAL \SRV1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \SRV1:PWMUDB:pwm2_i\ : bit;
SIGNAL \SRV1:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_4177 : bit;
SIGNAL Net_4183 : bit;
SIGNAL Net_3736 : bit;
SIGNAL Net_3789 : bit;
SIGNAL \SRV1:PWMUDB:pwm_temp\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \SRV1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \SRV1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \SRV1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_739 : bit;
SIGNAL \SRV1:Net_139\ : bit;
SIGNAL \SRV1:Net_125\ : bit;
SIGNAL \SRV1:Net_138\ : bit;
SIGNAL \SRV1:Net_183\ : bit;
SIGNAL Net_4011 : bit;
SIGNAL \USBFS:dma_req_1\ : bit;
SIGNAL \USBFS:Net_152\ : bit;
SIGNAL \USBFS:dma_req_0\ : bit;
SIGNAL \USBFS:Net_161\ : bit;
SIGNAL \USBFS:Net_203\ : bit;
SIGNAL \USBFS:Net_287\ : bit;
SIGNAL \USBFS:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBFS:Net_254\ : bit;
SIGNAL \USBFS:tmpFB_0__Dp_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL \USBFS:Net_100\ : bit;
SIGNAL \USBFS:Net_237\ : bit;
SIGNAL \USBFS:Net_259\ : bit;
SIGNAL \USBFS:Net_258\ : bit;
SIGNAL \USBFS:Net_235\ : bit;
SIGNAL Net_1959 : bit;
SIGNAL \USBFS:dma_nrq_7\ : bit;
SIGNAL \USBFS:dma_nrq_6\ : bit;
SIGNAL \USBFS:dma_nrq_5\ : bit;
SIGNAL \USBFS:dma_nrq_4\ : bit;
SIGNAL \USBFS:dma_nrq_3\ : bit;
SIGNAL \USBFS:dma_nrq_2\ : bit;
SIGNAL \USBFS:dma_nrq_1\ : bit;
SIGNAL \USBFS:dma_nrq_0\ : bit;
SIGNAL \USBFS:dma_req_7\ : bit;
SIGNAL \USBFS:dma_req_6\ : bit;
SIGNAL \USBFS:dma_req_5\ : bit;
SIGNAL \USBFS:dma_req_4\ : bit;
SIGNAL \USBFS:dma_req_3\ : bit;
SIGNAL \USBFS:dma_req_2\ : bit;
SIGNAL \USBFS:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpFB_0__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBFS:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBFS:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBFS:Net_155\ : bit;
SIGNAL \USBFS:Net_162\ : bit;
SIGNAL \USBFS:Net_165\ : bit;
SIGNAL \USBFS:Net_167\ : bit;
SIGNAL \USBFS:Net_170\ : bit;
SIGNAL \USBFS:Net_173\ : bit;
SIGNAL \USBFS:Net_189\ : bit;
SIGNAL \USBFS:Net_186\ : bit;
SIGNAL \SRV2:PWMUDB:km_run\ : bit;
SIGNAL \SRV2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \SRV2:Net_68\ : bit;
SIGNAL \SRV2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SRV2:PWMUDB:control_7\ : bit;
SIGNAL \SRV2:PWMUDB:control_6\ : bit;
SIGNAL \SRV2:PWMUDB:control_5\ : bit;
SIGNAL \SRV2:PWMUDB:control_4\ : bit;
SIGNAL \SRV2:PWMUDB:control_3\ : bit;
SIGNAL \SRV2:PWMUDB:control_2\ : bit;
SIGNAL \SRV2:PWMUDB:control_1\ : bit;
SIGNAL \SRV2:PWMUDB:control_0\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \SRV2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \SRV2:PWMUDB:prevCapture\ : bit;
SIGNAL \SRV2:Net_180\ : bit;
SIGNAL \SRV2:PWMUDB:capt_rising\ : bit;
SIGNAL \SRV2:PWMUDB:capt_falling\ : bit;
SIGNAL \SRV2:PWMUDB:hwCapture\ : bit;
SIGNAL \SRV2:PWMUDB:hwEnable\ : bit;
SIGNAL \SRV2:Net_181\ : bit;
SIGNAL \SRV2:PWMUDB:trig_last\ : bit;
SIGNAL \SRV2:Net_178\ : bit;
SIGNAL \SRV2:PWMUDB:trig_rise\ : bit;
SIGNAL \SRV2:PWMUDB:trig_fall\ : bit;
SIGNAL \SRV2:PWMUDB:trig_out\ : bit;
SIGNAL \SRV2:PWMUDB:runmode_enable\ : bit;
SIGNAL \SRV2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \SRV2:Net_186\ : bit;
SIGNAL \SRV2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \SRV2:PWMUDB:final_enable\ : bit;
SIGNAL \SRV2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \SRV2:PWMUDB:tc_i\ : bit;
SIGNAL \SRV2:Net_179\ : bit;
SIGNAL \SRV2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \SRV2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \SRV2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \SRV2:PWMUDB:km_tc\ : bit;
SIGNAL \SRV2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \SRV2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \SRV2:PWMUDB:sc_kill\ : bit;
SIGNAL \SRV2:PWMUDB:min_kill\ : bit;
SIGNAL \SRV2:PWMUDB:final_kill\ : bit;
SIGNAL \SRV2:PWMUDB:db_tc\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_1\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_0\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \SRV2:PWMUDB:dith_sel\ : bit;
SIGNAL \SRV2:PWMUDB:status_6\ : bit;
SIGNAL \SRV2:PWMUDB:status_5\ : bit;
SIGNAL \SRV2:PWMUDB:status_4\ : bit;
SIGNAL \SRV2:PWMUDB:status_3\ : bit;
SIGNAL \SRV2:PWMUDB:status_2\ : bit;
SIGNAL \SRV2:PWMUDB:status_1\ : bit;
SIGNAL \SRV2:PWMUDB:status_0\ : bit;
SIGNAL Net_4188 : bit;
SIGNAL \SRV2:PWMUDB:prevCompare1\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_status\ : bit;
SIGNAL \SRV2:PWMUDB:prevCompare2\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2_status\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \SRV2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \SRV2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \SRV2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \SRV2:PWMUDB:fifo_full\ : bit;
SIGNAL \SRV2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \SRV2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \SRV2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \SRV2:PWMUDB:final_capture\ : bit;
SIGNAL \SRV2:PWMUDB:nc2\ : bit;
SIGNAL \SRV2:PWMUDB:nc3\ : bit;
SIGNAL \SRV2:PWMUDB:nc1\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:nc4\ : bit;
SIGNAL \SRV2:PWMUDB:nc5\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:nc6\ : bit;
SIGNAL \SRV2:PWMUDB:nc7\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_less\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2_less\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV2:PWMUDB:compare1\ : bit;
SIGNAL \SRV2:PWMUDB:compare2\ : bit;
SIGNAL \SRV2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \SRV2:PWMUDB:pwm_i\ : bit;
SIGNAL \SRV2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \SRV2:PWMUDB:pwm1_i\ : bit;
SIGNAL \SRV2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \SRV2:PWMUDB:pwm2_i\ : bit;
SIGNAL \SRV2:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_4187 : bit;
SIGNAL Net_4193 : bit;
SIGNAL Net_3842 : bit;
SIGNAL Net_3843 : bit;
SIGNAL \SRV2:PWMUDB:pwm_temp\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \SRV2:PWMUDB:MODIN2_1\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \SRV2:PWMUDB:MODIN2_0\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \SRV2:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SRV2:Net_139\ : bit;
SIGNAL \SRV2:Net_125\ : bit;
SIGNAL \SRV2:Net_138\ : bit;
SIGNAL \SRV2:Net_183\ : bit;
SIGNAL Net_4024 : bit;
SIGNAL \SRV3:PWMUDB:km_run\ : bit;
SIGNAL \SRV3:PWMUDB:min_kill_reg\ : bit;
SIGNAL \SRV3:Net_68\ : bit;
SIGNAL \SRV3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SRV3:PWMUDB:control_7\ : bit;
SIGNAL \SRV3:PWMUDB:control_6\ : bit;
SIGNAL \SRV3:PWMUDB:control_5\ : bit;
SIGNAL \SRV3:PWMUDB:control_4\ : bit;
SIGNAL \SRV3:PWMUDB:control_3\ : bit;
SIGNAL \SRV3:PWMUDB:control_2\ : bit;
SIGNAL \SRV3:PWMUDB:control_1\ : bit;
SIGNAL \SRV3:PWMUDB:control_0\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \SRV3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \SRV3:PWMUDB:prevCapture\ : bit;
SIGNAL \SRV3:Net_180\ : bit;
SIGNAL \SRV3:PWMUDB:capt_rising\ : bit;
SIGNAL \SRV3:PWMUDB:capt_falling\ : bit;
SIGNAL \SRV3:PWMUDB:hwCapture\ : bit;
SIGNAL \SRV3:PWMUDB:hwEnable\ : bit;
SIGNAL \SRV3:Net_181\ : bit;
SIGNAL \SRV3:PWMUDB:trig_last\ : bit;
SIGNAL \SRV3:Net_178\ : bit;
SIGNAL \SRV3:PWMUDB:trig_rise\ : bit;
SIGNAL \SRV3:PWMUDB:trig_fall\ : bit;
SIGNAL \SRV3:PWMUDB:trig_out\ : bit;
SIGNAL \SRV3:PWMUDB:runmode_enable\ : bit;
SIGNAL \SRV3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \SRV3:Net_186\ : bit;
SIGNAL \SRV3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \SRV3:PWMUDB:final_enable\ : bit;
SIGNAL \SRV3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \SRV3:PWMUDB:tc_i\ : bit;
SIGNAL \SRV3:Net_179\ : bit;
SIGNAL \SRV3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \SRV3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \SRV3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \SRV3:PWMUDB:km_tc\ : bit;
SIGNAL \SRV3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \SRV3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \SRV3:PWMUDB:sc_kill\ : bit;
SIGNAL \SRV3:PWMUDB:min_kill\ : bit;
SIGNAL \SRV3:PWMUDB:final_kill\ : bit;
SIGNAL \SRV3:PWMUDB:db_tc\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_1\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_0\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \SRV3:PWMUDB:dith_sel\ : bit;
SIGNAL \SRV3:PWMUDB:status_6\ : bit;
SIGNAL \SRV3:PWMUDB:status_5\ : bit;
SIGNAL \SRV3:PWMUDB:status_4\ : bit;
SIGNAL \SRV3:PWMUDB:status_3\ : bit;
SIGNAL \SRV3:PWMUDB:status_2\ : bit;
SIGNAL \SRV3:PWMUDB:status_1\ : bit;
SIGNAL \SRV3:PWMUDB:status_0\ : bit;
SIGNAL Net_4198 : bit;
SIGNAL \SRV3:PWMUDB:prevCompare1\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_status\ : bit;
SIGNAL \SRV3:PWMUDB:prevCompare2\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2_status\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \SRV3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \SRV3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \SRV3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \SRV3:PWMUDB:fifo_full\ : bit;
SIGNAL \SRV3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \SRV3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \SRV3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \SRV3:PWMUDB:final_capture\ : bit;
SIGNAL \SRV3:PWMUDB:nc2\ : bit;
SIGNAL \SRV3:PWMUDB:nc3\ : bit;
SIGNAL \SRV3:PWMUDB:nc1\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:nc4\ : bit;
SIGNAL \SRV3:PWMUDB:nc5\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:nc6\ : bit;
SIGNAL \SRV3:PWMUDB:nc7\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_less\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2_less\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV3:PWMUDB:compare1\ : bit;
SIGNAL \SRV3:PWMUDB:compare2\ : bit;
SIGNAL \SRV3:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \SRV3:PWMUDB:pwm_i\ : bit;
SIGNAL \SRV3:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \SRV3:PWMUDB:pwm1_i\ : bit;
SIGNAL \SRV3:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \SRV3:PWMUDB:pwm2_i\ : bit;
SIGNAL \SRV3:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_4197 : bit;
SIGNAL Net_4203 : bit;
SIGNAL Net_3896 : bit;
SIGNAL Net_3897 : bit;
SIGNAL \SRV3:PWMUDB:pwm_temp\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \SRV3:PWMUDB:MODIN3_1\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \SRV3:PWMUDB:MODIN3_0\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \SRV3:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SRV3:Net_139\ : bit;
SIGNAL \SRV3:Net_125\ : bit;
SIGNAL \SRV3:Net_138\ : bit;
SIGNAL \SRV3:Net_183\ : bit;
SIGNAL Net_4037 : bit;
SIGNAL \SRV4:PWMUDB:km_run\ : bit;
SIGNAL \SRV4:PWMUDB:min_kill_reg\ : bit;
SIGNAL \SRV4:Net_68\ : bit;
SIGNAL \SRV4:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SRV4:PWMUDB:control_7\ : bit;
SIGNAL \SRV4:PWMUDB:control_6\ : bit;
SIGNAL \SRV4:PWMUDB:control_5\ : bit;
SIGNAL \SRV4:PWMUDB:control_4\ : bit;
SIGNAL \SRV4:PWMUDB:control_3\ : bit;
SIGNAL \SRV4:PWMUDB:control_2\ : bit;
SIGNAL \SRV4:PWMUDB:control_1\ : bit;
SIGNAL \SRV4:PWMUDB:control_0\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_enable\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \SRV4:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \SRV4:PWMUDB:prevCapture\ : bit;
SIGNAL \SRV4:Net_180\ : bit;
SIGNAL \SRV4:PWMUDB:capt_rising\ : bit;
SIGNAL \SRV4:PWMUDB:capt_falling\ : bit;
SIGNAL \SRV4:PWMUDB:hwCapture\ : bit;
SIGNAL \SRV4:PWMUDB:hwEnable\ : bit;
SIGNAL \SRV4:Net_181\ : bit;
SIGNAL \SRV4:PWMUDB:trig_last\ : bit;
SIGNAL \SRV4:Net_178\ : bit;
SIGNAL \SRV4:PWMUDB:trig_rise\ : bit;
SIGNAL \SRV4:PWMUDB:trig_fall\ : bit;
SIGNAL \SRV4:PWMUDB:trig_out\ : bit;
SIGNAL \SRV4:PWMUDB:runmode_enable\ : bit;
SIGNAL \SRV4:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \SRV4:Net_186\ : bit;
SIGNAL \SRV4:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \SRV4:PWMUDB:final_enable\ : bit;
SIGNAL \SRV4:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \SRV4:PWMUDB:tc_i\ : bit;
SIGNAL \SRV4:Net_179\ : bit;
SIGNAL \SRV4:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \SRV4:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \SRV4:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \SRV4:PWMUDB:km_tc\ : bit;
SIGNAL \SRV4:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \SRV4:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \SRV4:PWMUDB:sc_kill\ : bit;
SIGNAL \SRV4:PWMUDB:min_kill\ : bit;
SIGNAL \SRV4:PWMUDB:final_kill\ : bit;
SIGNAL \SRV4:PWMUDB:db_tc\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_1\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_0\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \SRV4:PWMUDB:dith_sel\ : bit;
SIGNAL \SRV4:PWMUDB:status_6\ : bit;
SIGNAL \SRV4:PWMUDB:status_5\ : bit;
SIGNAL \SRV4:PWMUDB:status_4\ : bit;
SIGNAL \SRV4:PWMUDB:status_3\ : bit;
SIGNAL \SRV4:PWMUDB:status_2\ : bit;
SIGNAL \SRV4:PWMUDB:status_1\ : bit;
SIGNAL \SRV4:PWMUDB:status_0\ : bit;
SIGNAL Net_4208 : bit;
SIGNAL \SRV4:PWMUDB:prevCompare1\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_status\ : bit;
SIGNAL \SRV4:PWMUDB:prevCompare2\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2_status\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \SRV4:PWMUDB:final_kill_reg\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \SRV4:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \SRV4:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \SRV4:PWMUDB:fifo_full\ : bit;
SIGNAL \SRV4:PWMUDB:cs_addr_2\ : bit;
SIGNAL \SRV4:PWMUDB:cs_addr_1\ : bit;
SIGNAL \SRV4:PWMUDB:cs_addr_0\ : bit;
SIGNAL \SRV4:PWMUDB:final_capture\ : bit;
SIGNAL \SRV4:PWMUDB:nc2\ : bit;
SIGNAL \SRV4:PWMUDB:nc3\ : bit;
SIGNAL \SRV4:PWMUDB:nc1\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:nc4\ : bit;
SIGNAL \SRV4:PWMUDB:nc5\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:nc6\ : bit;
SIGNAL \SRV4:PWMUDB:nc7\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_eq\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_less\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:cmp2_eq\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2_less\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:fifo_nempty\ : bit;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRV4:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRV4:PWMUDB:compare1\ : bit;
SIGNAL \SRV4:PWMUDB:compare2\ : bit;
SIGNAL \SRV4:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \SRV4:PWMUDB:pwm_i\ : bit;
SIGNAL \SRV4:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \SRV4:PWMUDB:pwm1_i\ : bit;
SIGNAL \SRV4:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \SRV4:PWMUDB:pwm2_i\ : bit;
SIGNAL \SRV4:PWMUDB:tc_i_reg\ : bit;
SIGNAL Net_4207 : bit;
SIGNAL Net_4213 : bit;
SIGNAL Net_3950 : bit;
SIGNAL Net_4003 : bit;
SIGNAL \SRV4:PWMUDB:pwm_temp\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \SRV4:PWMUDB:MODIN4_1\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \SRV4:PWMUDB:MODIN4_0\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \SRV4:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SRV4:Net_139\ : bit;
SIGNAL \SRV4:Net_125\ : bit;
SIGNAL \SRV4:Net_138\ : bit;
SIGNAL \SRV4:Net_183\ : bit;
SIGNAL Net_4050 : bit;
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:select_s_wire\ : bit;
SIGNAL \UART:rx_wire\ : bit;
SIGNAL \UART:Net_1268\ : bit;
SIGNAL \UART:Net_1257\ : bit;
SIGNAL \UART:uncfg_rx_irq\ : bit;
SIGNAL \UART:Net_1170\ : bit;
SIGNAL \UART:sclk_s_wire\ : bit;
SIGNAL \UART:mosi_s_wire\ : bit;
SIGNAL \UART:miso_m_wire\ : bit;
SIGNAL \UART:tmpOE__tx_net_0\ : bit;
SIGNAL \UART:tx_wire\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \UART:Net_1099\ : bit;
SIGNAL \UART:Net_1258\ : bit;
SIGNAL \UART:tmpOE__rx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \UART:cts_wire\ : bit;
SIGNAL Net_2139 : bit;
SIGNAL \UART:rts_wire\ : bit;
SIGNAL \UART:mosi_m_wire\ : bit;
SIGNAL \UART:select_m_wire_3\ : bit;
SIGNAL \UART:select_m_wire_2\ : bit;
SIGNAL \UART:select_m_wire_1\ : bit;
SIGNAL \UART:select_m_wire_0\ : bit;
SIGNAL \UART:sclk_m_wire\ : bit;
SIGNAL \UART:miso_s_wire\ : bit;
SIGNAL \UART:scl_wire\ : bit;
SIGNAL \UART:sda_wire\ : bit;
SIGNAL Net_2142 : bit;
SIGNAL Net_2141 : bit;
SIGNAL \UART:Net_1028\ : bit;
SIGNAL Net_2147 : bit;
SIGNAL Net_2148 : bit;
SIGNAL Net_2149 : bit;
SIGNAL Net_2150 : bit;
SIGNAL Net_2151 : bit;
SIGNAL Net_2152 : bit;
SIGNAL Net_2153 : bit;
SIGNAL Net_2137 : bit;
SIGNAL Net_2138 : bit;
SIGNAL \SPI:Net_847\ : bit;
SIGNAL \SPI:tmpOE__ss_s_net_0\ : bit;
SIGNAL \SPI:Net_1297\ : bit;
SIGNAL \SPI:tmpIO_0__ss_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__ss_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__ss_s_net_0\ : bit;
SIGNAL \SPI:select_s_wire\ : bit;
SIGNAL \SPI:rx_wire\ : bit;
SIGNAL \SPI:Net_1257\ : bit;
SIGNAL \SPI:uncfg_rx_irq\ : bit;
SIGNAL \SPI:Net_1170\ : bit;
SIGNAL \SPI:sclk_s_wire\ : bit;
SIGNAL \SPI:Net_1320\ : bit;
SIGNAL \SPI:mosi_s_wire\ : bit;
SIGNAL \SPI:Net_252\ : bit;
SIGNAL \SPI:miso_m_wire\ : bit;
SIGNAL \SPI:tmpOE__miso_s_net_0\ : bit;
SIGNAL \SPI:miso_s_wire\ : bit;
SIGNAL \SPI:tmpFB_0__miso_s_net_0\ : bit;
SIGNAL \SPI:tmpIO_0__miso_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__miso_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__miso_s_net_0\ : bit;
SIGNAL \SPI:Net_1099\ : bit;
SIGNAL \SPI:Net_1258\ : bit;
SIGNAL \SPI:tmpOE__sclk_s_net_0\ : bit;
SIGNAL \SPI:tmpIO_0__sclk_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__sclk_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__sclk_s_net_0\ : bit;
SIGNAL \SPI:tmpOE__mosi_s_net_0\ : bit;
SIGNAL \SPI:tmpIO_0__mosi_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__mosi_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__mosi_s_net_0\ : bit;
SIGNAL \SPI:cts_wire\ : bit;
SIGNAL Net_2068 : bit;
SIGNAL \SPI:tx_wire\ : bit;
SIGNAL \SPI:rts_wire\ : bit;
SIGNAL \SPI:mosi_m_wire\ : bit;
SIGNAL \SPI:select_m_wire_3\ : bit;
SIGNAL \SPI:select_m_wire_2\ : bit;
SIGNAL \SPI:select_m_wire_1\ : bit;
SIGNAL \SPI:select_m_wire_0\ : bit;
SIGNAL \SPI:sclk_m_wire\ : bit;
SIGNAL \SPI:scl_wire\ : bit;
SIGNAL \SPI:sda_wire\ : bit;
SIGNAL Net_2071 : bit;
SIGNAL Net_2070 : bit;
SIGNAL \SPI:Net_1028\ : bit;
SIGNAL Net_2076 : bit;
SIGNAL Net_2077 : bit;
SIGNAL Net_2078 : bit;
SIGNAL Net_2079 : bit;
SIGNAL Net_2080 : bit;
SIGNAL Net_2081 : bit;
SIGNAL Net_2082 : bit;
SIGNAL Net_2066 : bit;
SIGNAL Net_2067 : bit;
SIGNAL \EZI2C_1:Net_847\ : bit;
SIGNAL \EZI2C_1:select_s_wire\ : bit;
SIGNAL \EZI2C_1:rx_wire\ : bit;
SIGNAL \EZI2C_1:Net_1257\ : bit;
SIGNAL \EZI2C_1:uncfg_rx_irq\ : bit;
SIGNAL \EZI2C_1:Net_1170\ : bit;
SIGNAL \EZI2C_1:sclk_s_wire\ : bit;
SIGNAL \EZI2C_1:mosi_s_wire\ : bit;
SIGNAL \EZI2C_1:miso_m_wire\ : bit;
SIGNAL \EZI2C_1:tmpOE__sda_net_0\ : bit;
SIGNAL \EZI2C_1:tmpFB_0__sda_net_0\ : bit;
SIGNAL \EZI2C_1:sda_wire\ : bit;
TERMINAL \EZI2C_1:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL \EZI2C_1:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \EZI2C_1:tmpOE__scl_net_0\ : bit;
SIGNAL \EZI2C_1:tmpFB_0__scl_net_0\ : bit;
SIGNAL \EZI2C_1:scl_wire\ : bit;
TERMINAL \EZI2C_1:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \EZI2C_1:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \EZI2C_1:Net_1099\ : bit;
SIGNAL \EZI2C_1:Net_1258\ : bit;
SIGNAL Net_2177 : bit;
SIGNAL \EZI2C_1:cts_wire\ : bit;
SIGNAL \EZI2C_1:tx_wire\ : bit;
SIGNAL \EZI2C_1:rts_wire\ : bit;
SIGNAL \EZI2C_1:mosi_m_wire\ : bit;
SIGNAL \EZI2C_1:select_m_wire_3\ : bit;
SIGNAL \EZI2C_1:select_m_wire_2\ : bit;
SIGNAL \EZI2C_1:select_m_wire_1\ : bit;
SIGNAL \EZI2C_1:select_m_wire_0\ : bit;
SIGNAL \EZI2C_1:sclk_m_wire\ : bit;
SIGNAL \EZI2C_1:miso_s_wire\ : bit;
SIGNAL Net_2180 : bit;
SIGNAL Net_2179 : bit;
SIGNAL \EZI2C_1:Net_1028\ : bit;
SIGNAL Net_2185 : bit;
SIGNAL Net_2186 : bit;
SIGNAL Net_2187 : bit;
SIGNAL Net_2188 : bit;
SIGNAL Net_2189 : bit;
SIGNAL Net_2190 : bit;
SIGNAL Net_2191 : bit;
SIGNAL Net_2175 : bit;
SIGNAL Net_2176 : bit;
SIGNAL tmpOE__SRV1EN_net_0 : bit;
SIGNAL tmpIO_0__SRV1EN_net_0 : bit;
TERMINAL tmpSIOVREF__SRV1EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV1EN_net_0 : bit;
SIGNAL tmpOE__SRV2EN_net_0 : bit;
SIGNAL tmpIO_0__SRV2EN_net_0 : bit;
TERMINAL tmpSIOVREF__SRV2EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV2EN_net_0 : bit;
SIGNAL tmpOE__SRV3EN_net_0 : bit;
SIGNAL tmpIO_0__SRV3EN_net_0 : bit;
TERMINAL tmpSIOVREF__SRV3EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV3EN_net_0 : bit;
SIGNAL tmpOE__SRV4EN_net_0 : bit;
SIGNAL tmpIO_0__SRV4EN_net_0 : bit;
TERMINAL tmpSIOVREF__SRV4EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV4EN_net_0 : bit;
SIGNAL tmpOE__SRV1A_net_0 : bit;
SIGNAL tmpFB_0__SRV1A_net_0 : bit;
SIGNAL tmpIO_0__SRV1A_net_0 : bit;
TERMINAL tmpSIOVREF__SRV1A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV1A_net_0 : bit;
SIGNAL tmpOE__SRV1B_net_0 : bit;
SIGNAL tmpFB_0__SRV1B_net_0 : bit;
SIGNAL tmpIO_0__SRV1B_net_0 : bit;
TERMINAL tmpSIOVREF__SRV1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV1B_net_0 : bit;
SIGNAL tmpOE__SRV2A_net_0 : bit;
SIGNAL tmpFB_0__SRV2A_net_0 : bit;
SIGNAL tmpIO_0__SRV2A_net_0 : bit;
TERMINAL tmpSIOVREF__SRV2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV2A_net_0 : bit;
SIGNAL tmpOE__SRV2B_net_0 : bit;
SIGNAL tmpFB_0__SRV2B_net_0 : bit;
SIGNAL tmpIO_0__SRV2B_net_0 : bit;
TERMINAL tmpSIOVREF__SRV2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV2B_net_0 : bit;
SIGNAL tmpOE__SRV3A_net_0 : bit;
SIGNAL tmpFB_0__SRV3A_net_0 : bit;
SIGNAL tmpIO_0__SRV3A_net_0 : bit;
TERMINAL tmpSIOVREF__SRV3A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV3A_net_0 : bit;
SIGNAL tmpOE__SRV3B_net_0 : bit;
SIGNAL tmpFB_0__SRV3B_net_0 : bit;
SIGNAL tmpIO_0__SRV3B_net_0 : bit;
TERMINAL tmpSIOVREF__SRV3B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV3B_net_0 : bit;
SIGNAL tmpOE__SRV4A_net_0 : bit;
SIGNAL tmpFB_0__SRV4A_net_0 : bit;
SIGNAL tmpIO_0__SRV4A_net_0 : bit;
TERMINAL tmpSIOVREF__SRV4A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV4A_net_0 : bit;
SIGNAL tmpOE__SRV4B_net_0 : bit;
SIGNAL tmpFB_0__SRV4B_net_0 : bit;
SIGNAL tmpIO_0__SRV4B_net_0 : bit;
TERMINAL tmpSIOVREF__SRV4B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRV4B_net_0 : bit;
SIGNAL \SRV1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \SRV1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \SRV1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \SRV1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \SRV1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \SRV1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \SRV1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \SRV1:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \SRV1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \SRV1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \SRV2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \SRV2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \SRV2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \SRV2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \SRV2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \SRV2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \SRV2:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \SRV2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \SRV2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \SRV3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \SRV3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \SRV3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \SRV3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \SRV3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \SRV3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \SRV3:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \SRV3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \SRV3:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \SRV4:PWMUDB:trig_last\\D\ : bit;
SIGNAL \SRV4:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \SRV4:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \SRV4:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \SRV4:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \SRV4:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \SRV4:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \SRV4:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \SRV4:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__ENC1A_net_0 <=  ('1') ;

\SRV1:PWMUDB:runmode_enable\\D\ <= ((\SRV1:PWMUDB:control_7\ and Net_4011));

\SRV1:PWMUDB:sc_kill_tmp\\D\ <= (not \SRV1:PWMUDB:tc_i\);

\SRV1:PWMUDB:dith_count_1\\D\ <= ((not \SRV1:PWMUDB:dith_count_1\ and \SRV1:PWMUDB:tc_i\ and \SRV1:PWMUDB:dith_count_0\)
	OR (not \SRV1:PWMUDB:dith_count_0\ and \SRV1:PWMUDB:dith_count_1\)
	OR (not \SRV1:PWMUDB:tc_i\ and \SRV1:PWMUDB:dith_count_1\));

\SRV1:PWMUDB:dith_count_0\\D\ <= ((not \SRV1:PWMUDB:dith_count_0\ and \SRV1:PWMUDB:tc_i\)
	OR (not \SRV1:PWMUDB:tc_i\ and \SRV1:PWMUDB:dith_count_0\));

\SRV1:PWMUDB:cmp1_status\ <= ((not \SRV1:PWMUDB:prevCompare1\ and \SRV1:PWMUDB:cmp1_less\)
	OR (not \SRV1:PWMUDB:prevCompare1\ and \SRV1:PWMUDB:cmp1_eq\));

\SRV1:PWMUDB:cmp2_status\ <= ((not \SRV1:PWMUDB:prevCompare2\ and \SRV1:PWMUDB:cmp2_less\)
	OR (not \SRV1:PWMUDB:prevCompare2\ and \SRV1:PWMUDB:cmp2_eq\));

\SRV1:PWMUDB:status_2\ <= ((\SRV1:PWMUDB:runmode_enable\ and \SRV1:PWMUDB:tc_i\));

\SRV1:PWMUDB:pwm1_i\ <= ((\SRV1:PWMUDB:runmode_enable\ and \SRV1:PWMUDB:cmp1_less\)
	OR (\SRV1:PWMUDB:runmode_enable\ and \SRV1:PWMUDB:cmp1_eq\));

\SRV1:PWMUDB:pwm2_i\ <= ((\SRV1:PWMUDB:runmode_enable\ and \SRV1:PWMUDB:cmp2_less\)
	OR (\SRV1:PWMUDB:runmode_enable\ and \SRV1:PWMUDB:cmp2_eq\));

\SRV1:PWMUDB:cmp1\ <= (\SRV1:PWMUDB:cmp1_less\
	OR \SRV1:PWMUDB:cmp1_eq\);

\SRV1:PWMUDB:cmp2\ <= (\SRV1:PWMUDB:cmp2_less\
	OR \SRV1:PWMUDB:cmp2_eq\);

\SRV2:PWMUDB:runmode_enable\\D\ <= ((\SRV2:PWMUDB:control_7\ and Net_4024));

\SRV2:PWMUDB:sc_kill_tmp\\D\ <= (not \SRV2:PWMUDB:tc_i\);

\SRV2:PWMUDB:dith_count_1\\D\ <= ((not \SRV2:PWMUDB:dith_count_1\ and \SRV2:PWMUDB:tc_i\ and \SRV2:PWMUDB:dith_count_0\)
	OR (not \SRV2:PWMUDB:dith_count_0\ and \SRV2:PWMUDB:dith_count_1\)
	OR (not \SRV2:PWMUDB:tc_i\ and \SRV2:PWMUDB:dith_count_1\));

\SRV2:PWMUDB:dith_count_0\\D\ <= ((not \SRV2:PWMUDB:dith_count_0\ and \SRV2:PWMUDB:tc_i\)
	OR (not \SRV2:PWMUDB:tc_i\ and \SRV2:PWMUDB:dith_count_0\));

\SRV2:PWMUDB:cmp1_status\ <= ((not \SRV2:PWMUDB:prevCompare1\ and \SRV2:PWMUDB:cmp1_less\)
	OR (not \SRV2:PWMUDB:prevCompare1\ and \SRV2:PWMUDB:cmp1_eq\));

\SRV2:PWMUDB:cmp2_status\ <= ((not \SRV2:PWMUDB:prevCompare2\ and \SRV2:PWMUDB:cmp2_less\)
	OR (not \SRV2:PWMUDB:prevCompare2\ and \SRV2:PWMUDB:cmp2_eq\));

\SRV2:PWMUDB:status_2\ <= ((\SRV2:PWMUDB:runmode_enable\ and \SRV2:PWMUDB:tc_i\));

\SRV2:PWMUDB:pwm1_i\ <= ((\SRV2:PWMUDB:runmode_enable\ and \SRV2:PWMUDB:cmp1_less\)
	OR (\SRV2:PWMUDB:runmode_enable\ and \SRV2:PWMUDB:cmp1_eq\));

\SRV2:PWMUDB:pwm2_i\ <= ((\SRV2:PWMUDB:runmode_enable\ and \SRV2:PWMUDB:cmp2_less\)
	OR (\SRV2:PWMUDB:runmode_enable\ and \SRV2:PWMUDB:cmp2_eq\));

\SRV2:PWMUDB:cmp1\ <= (\SRV2:PWMUDB:cmp1_less\
	OR \SRV2:PWMUDB:cmp1_eq\);

\SRV2:PWMUDB:cmp2\ <= (\SRV2:PWMUDB:cmp2_less\
	OR \SRV2:PWMUDB:cmp2_eq\);

\SRV3:PWMUDB:runmode_enable\\D\ <= ((\SRV3:PWMUDB:control_7\ and Net_4037));

\SRV3:PWMUDB:sc_kill_tmp\\D\ <= (not \SRV3:PWMUDB:tc_i\);

\SRV3:PWMUDB:dith_count_1\\D\ <= ((not \SRV3:PWMUDB:dith_count_1\ and \SRV3:PWMUDB:tc_i\ and \SRV3:PWMUDB:dith_count_0\)
	OR (not \SRV3:PWMUDB:dith_count_0\ and \SRV3:PWMUDB:dith_count_1\)
	OR (not \SRV3:PWMUDB:tc_i\ and \SRV3:PWMUDB:dith_count_1\));

\SRV3:PWMUDB:dith_count_0\\D\ <= ((not \SRV3:PWMUDB:dith_count_0\ and \SRV3:PWMUDB:tc_i\)
	OR (not \SRV3:PWMUDB:tc_i\ and \SRV3:PWMUDB:dith_count_0\));

\SRV3:PWMUDB:cmp1_status\ <= ((not \SRV3:PWMUDB:prevCompare1\ and \SRV3:PWMUDB:cmp1_less\)
	OR (not \SRV3:PWMUDB:prevCompare1\ and \SRV3:PWMUDB:cmp1_eq\));

\SRV3:PWMUDB:cmp2_status\ <= ((not \SRV3:PWMUDB:prevCompare2\ and \SRV3:PWMUDB:cmp2_less\)
	OR (not \SRV3:PWMUDB:prevCompare2\ and \SRV3:PWMUDB:cmp2_eq\));

\SRV3:PWMUDB:status_2\ <= ((\SRV3:PWMUDB:runmode_enable\ and \SRV3:PWMUDB:tc_i\));

\SRV3:PWMUDB:pwm1_i\ <= ((\SRV3:PWMUDB:runmode_enable\ and \SRV3:PWMUDB:cmp1_less\)
	OR (\SRV3:PWMUDB:runmode_enable\ and \SRV3:PWMUDB:cmp1_eq\));

\SRV3:PWMUDB:pwm2_i\ <= ((\SRV3:PWMUDB:runmode_enable\ and \SRV3:PWMUDB:cmp2_less\)
	OR (\SRV3:PWMUDB:runmode_enable\ and \SRV3:PWMUDB:cmp2_eq\));

\SRV3:PWMUDB:cmp1\ <= (\SRV3:PWMUDB:cmp1_less\
	OR \SRV3:PWMUDB:cmp1_eq\);

\SRV3:PWMUDB:cmp2\ <= (\SRV3:PWMUDB:cmp2_less\
	OR \SRV3:PWMUDB:cmp2_eq\);

\SRV4:PWMUDB:runmode_enable\\D\ <= ((\SRV4:PWMUDB:control_7\ and Net_4050));

\SRV4:PWMUDB:sc_kill_tmp\\D\ <= (not \SRV4:PWMUDB:tc_i\);

\SRV4:PWMUDB:dith_count_1\\D\ <= ((not \SRV4:PWMUDB:dith_count_1\ and \SRV4:PWMUDB:tc_i\ and \SRV4:PWMUDB:dith_count_0\)
	OR (not \SRV4:PWMUDB:dith_count_0\ and \SRV4:PWMUDB:dith_count_1\)
	OR (not \SRV4:PWMUDB:tc_i\ and \SRV4:PWMUDB:dith_count_1\));

\SRV4:PWMUDB:dith_count_0\\D\ <= ((not \SRV4:PWMUDB:dith_count_0\ and \SRV4:PWMUDB:tc_i\)
	OR (not \SRV4:PWMUDB:tc_i\ and \SRV4:PWMUDB:dith_count_0\));

\SRV4:PWMUDB:cmp1_status\ <= ((not \SRV4:PWMUDB:prevCompare1\ and \SRV4:PWMUDB:cmp1_less\)
	OR (not \SRV4:PWMUDB:prevCompare1\ and \SRV4:PWMUDB:cmp1_eq\));

\SRV4:PWMUDB:cmp2_status\ <= ((not \SRV4:PWMUDB:prevCompare2\ and \SRV4:PWMUDB:cmp2_less\)
	OR (not \SRV4:PWMUDB:prevCompare2\ and \SRV4:PWMUDB:cmp2_eq\));

\SRV4:PWMUDB:status_2\ <= ((\SRV4:PWMUDB:runmode_enable\ and \SRV4:PWMUDB:tc_i\));

\SRV4:PWMUDB:pwm1_i\ <= ((\SRV4:PWMUDB:runmode_enable\ and \SRV4:PWMUDB:cmp1_less\)
	OR (\SRV4:PWMUDB:runmode_enable\ and \SRV4:PWMUDB:cmp1_eq\));

\SRV4:PWMUDB:pwm2_i\ <= ((\SRV4:PWMUDB:runmode_enable\ and \SRV4:PWMUDB:cmp2_less\)
	OR (\SRV4:PWMUDB:runmode_enable\ and \SRV4:PWMUDB:cmp2_eq\));

\SRV4:PWMUDB:cmp1\ <= (\SRV4:PWMUDB:cmp1_less\
	OR \SRV4:PWMUDB:cmp1_eq\);

\SRV4:PWMUDB:cmp2\ <= (\SRV4:PWMUDB:cmp2_less\
	OR \SRV4:PWMUDB:cmp2_eq\);

\QuadDec1:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>Net_4,
		reload=>zero,
		stop=>zero,
		start=>Net_3,
		underflow=>Net_114,
		overflow=>Net_113,
		compare_match=>Net_115,
		line_out=>Net_116,
		line_out_compl=>Net_117,
		interrupt=>Net_112);
\QuadDec_2:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>Net_65,
		reload=>zero,
		stop=>zero,
		start=>Net_52,
		underflow=>Net_123,
		overflow=>Net_122,
		compare_match=>Net_124,
		line_out=>Net_125,
		line_out_compl=>Net_126,
		interrupt=>Net_121);
\QuadDec3:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>Net_28,
		reload=>zero,
		stop=>zero,
		start=>Net_27,
		underflow=>Net_132,
		overflow=>Net_131,
		compare_match=>Net_133,
		line_out=>Net_134,
		line_out_compl=>Net_135,
		interrupt=>Net_130);
\QuadDec_4:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>Net_62,
		reload=>zero,
		stop=>zero,
		start=>Net_40,
		underflow=>Net_141,
		overflow=>Net_140,
		compare_match=>Net_142,
		line_out=>Net_143,
		line_out_compl=>Net_144,
		interrupt=>Net_139);
ENC1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_4,
		analog=>(open),
		io=>(tmpIO_0__ENC1A_net_0),
		siovref=>(tmpSIOVREF__ENC1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC1A_net_0);
ENC1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"601bd15c-8611-4793-afe1-3f831ccaa42b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_3,
		analog=>(open),
		io=>(tmpIO_0__ENC1B_net_0),
		siovref=>(tmpSIOVREF__ENC1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC1B_net_0);
ENC2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fe909c1-254d-4c39-9f5a-391f9d52c4bc",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_65,
		analog=>(open),
		io=>(tmpIO_0__ENC2A_net_0),
		siovref=>(tmpSIOVREF__ENC2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC2A_net_0);
ENC2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2ebd157-0c94-4ae1-bf3a-56afd091f2fe",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_52,
		analog=>(open),
		io=>(tmpIO_0__ENC2B_net_0),
		siovref=>(tmpSIOVREF__ENC2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC2B_net_0);
ENC3A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3119bb9-24a8-43db-b2ac-879fad9b3e43",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_28,
		analog=>(open),
		io=>(tmpIO_0__ENC3A_net_0),
		siovref=>(tmpSIOVREF__ENC3A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC3A_net_0);
ENC3B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"efd23ed1-fa34-4a0a-aa09-904bd495be12",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_27,
		analog=>(open),
		io=>(tmpIO_0__ENC3B_net_0),
		siovref=>(tmpSIOVREF__ENC3B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC3B_net_0);
ENC4A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd12ff0b-0968-4935-aec5-ac27e8621813",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_62,
		analog=>(open),
		io=>(tmpIO_0__ENC4A_net_0),
		siovref=>(tmpSIOVREF__ENC4A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC4A_net_0);
ENC4B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12ac5f4b-4900-43d4-8bb9-e0ef18a61db6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_40,
		analog=>(open),
		io=>(tmpIO_0__ENC4B_net_0),
		siovref=>(tmpSIOVREF__ENC4B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENC4B_net_0);
TCPWM_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c9df4f95-d848-4fb4-ad87-0ce5e558ab10",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_336,
		dig_domain_out=>open);
\M1PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>tmpOE__ENC1A_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_462,
		overflow=>Net_461,
		compare_match=>Net_463,
		line_out=>Net_464,
		line_out_compl=>Net_465,
		interrupt=>Net_445);
\M2PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>tmpOE__ENC1A_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_472,
		overflow=>Net_471,
		compare_match=>Net_473,
		line_out=>Net_1547,
		line_out_compl=>Net_408,
		interrupt=>Net_1546);
\M3PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>tmpOE__ENC1A_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_482,
		overflow=>Net_481,
		compare_match=>Net_483,
		line_out=>Net_1601,
		line_out_compl=>Net_419,
		interrupt=>Net_1600);
\M4PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_336,
		capture=>zero,
		count=>tmpOE__ENC1A_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_492,
		overflow=>Net_491,
		compare_match=>Net_493,
		line_out=>Net_1603,
		line_out_compl=>Net_430,
		interrupt=>Net_1602);
PWM1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_464,
		fb=>(tmpFB_0__PWM1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM1_net_0),
		siovref=>(tmpSIOVREF__PWM1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM1_net_0);
PWM2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"589d7c2a-3cc5-4cab-a7cf-b0126fd62801",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_1547,
		fb=>(tmpFB_0__PWM2_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM2_net_0),
		siovref=>(tmpSIOVREF__PWM2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM2_net_0);
PWM3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b33bdc4-80ee-43d1-b2ae-f8efd5c4ac2f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_1601,
		fb=>(tmpFB_0__PWM3_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM3_net_0),
		siovref=>(tmpSIOVREF__PWM3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM3_net_0);
PWM4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c8de90d-cd95-4ede-ba19-46ac329b290a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_1603,
		fb=>(tmpFB_0__PWM4_net_0),
		analog=>(open),
		io=>(tmpIO_0__PWM4_net_0),
		siovref=>(tmpSIOVREF__PWM4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PWM4_net_0);
\SRV1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_739,
		enable=>tmpOE__ENC1A_net_0,
		clock_out=>\SRV1:PWMUDB:ClockOutFromEnBlock\);
\SRV1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\SRV1:PWMUDB:control_7\, \SRV1:PWMUDB:control_6\, \SRV1:PWMUDB:control_5\, \SRV1:PWMUDB:control_4\,
			\SRV1:PWMUDB:control_3\, \SRV1:PWMUDB:control_2\, \SRV1:PWMUDB:control_1\, \SRV1:PWMUDB:control_0\));
\SRV1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \SRV1:PWMUDB:status_5\, zero, \SRV1:PWMUDB:status_3\,
			\SRV1:PWMUDB:status_2\, \SRV1:PWMUDB:status_1\, \SRV1:PWMUDB:status_0\),
		interrupt=>Net_4178);
\SRV1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV1:PWMUDB:tc_i\, \SRV1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV1:PWMUDB:nc2\,
		cl0=>\SRV1:PWMUDB:nc3\,
		z0=>\SRV1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\SRV1:PWMUDB:nc4\,
		cl1=>\SRV1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV1:PWMUDB:nc6\,
		f1_blk_stat=>\SRV1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SRV1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SRV1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\SRV1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\SRV1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SRV1:PWMUDB:sP16:pwmdp:cap_1\, \SRV1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\SRV1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV1:PWMUDB:tc_i\, \SRV1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV1:PWMUDB:cmp1_eq\,
		cl0=>\SRV1:PWMUDB:cmp1_less\,
		z0=>\SRV1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\SRV1:PWMUDB:cmp2_eq\,
		cl1=>\SRV1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\SRV1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SRV1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\SRV1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\SRV1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SRV1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\SRV1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\SRV1:PWMUDB:sP16:pwmdp:cap_1\, \SRV1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\SRV1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\USBFS:ep2_dma\:cy_m0s8_dma_v1_0
	GENERIC MAP(priority=>"11")
	PORT MAP(tr_in=>\USBFS:dma_req_1\,
		tr_out=>\USBFS:Net_152\);
\USBFS:ep1_dma\:cy_m0s8_dma_v1_0
	GENERIC MAP(priority=>"11")
	PORT MAP(tr_in=>\USBFS:dma_req_0\,
		tr_out=>\USBFS:Net_161\);
\USBFS:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"641048dc-d4dc-4972-b7e8-aead58798ae0/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>\USBFS:Net_254\,
		fb=>(\USBFS:tmpFB_0__Dp_net_0\),
		analog=>(open),
		io=>(\USBFS:tmpIO_0__Dp_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\USBFS:Net_100\);
\USBFS:high_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_237\);
\USBFS:med_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_259\);
\USBFS:lo_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_258\);
\USBFS:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBFS:Net_100\);
\USBFS:cy_m0s8_usb\:cy_m0s8_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBFS:Net_254\,
		dm=>\USBFS:Net_235\,
		vbus_valid=>zero,
		interrupt_lo=>\USBFS:Net_258\,
		interrupt_med=>\USBFS:Net_259\,
		interrupt_hi=>\USBFS:Net_237\,
		dsi_usb_sof=>Net_1959,
		dma_burstend=>(zero, zero, zero, zero,
			zero, zero, \USBFS:Net_152\, \USBFS:Net_161\),
		dma_req=>(\USBFS:dma_req_7\, \USBFS:dma_req_6\, \USBFS:dma_req_5\, \USBFS:dma_req_4\,
			\USBFS:dma_req_3\, \USBFS:dma_req_2\, \USBFS:dma_req_1\, \USBFS:dma_req_0\));
\USBFS:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"641048dc-d4dc-4972-b7e8-aead58798ae0/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>\USBFS:Net_235\,
		fb=>(\USBFS:tmpFB_0__Dm_net_0\),
		analog=>(open),
		io=>(\USBFS:tmpIO_0__Dm_net_0\),
		siovref=>(\USBFS:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\USBFS:tmpINTERRUPT_0__Dm_net_0\);
\SRV2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_739,
		enable=>tmpOE__ENC1A_net_0,
		clock_out=>\SRV2:PWMUDB:ClockOutFromEnBlock\);
\SRV2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\SRV2:PWMUDB:control_7\, \SRV2:PWMUDB:control_6\, \SRV2:PWMUDB:control_5\, \SRV2:PWMUDB:control_4\,
			\SRV2:PWMUDB:control_3\, \SRV2:PWMUDB:control_2\, \SRV2:PWMUDB:control_1\, \SRV2:PWMUDB:control_0\));
\SRV2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \SRV2:PWMUDB:status_5\, zero, \SRV2:PWMUDB:status_3\,
			\SRV2:PWMUDB:status_2\, \SRV2:PWMUDB:status_1\, \SRV2:PWMUDB:status_0\),
		interrupt=>Net_4188);
\SRV2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV2:PWMUDB:tc_i\, \SRV2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV2:PWMUDB:nc2\,
		cl0=>\SRV2:PWMUDB:nc3\,
		z0=>\SRV2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\SRV2:PWMUDB:nc4\,
		cl1=>\SRV2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV2:PWMUDB:nc6\,
		f1_blk_stat=>\SRV2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SRV2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SRV2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\SRV2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\SRV2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SRV2:PWMUDB:sP16:pwmdp:cap_1\, \SRV2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\SRV2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV2:PWMUDB:tc_i\, \SRV2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV2:PWMUDB:cmp1_eq\,
		cl0=>\SRV2:PWMUDB:cmp1_less\,
		z0=>\SRV2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\SRV2:PWMUDB:cmp2_eq\,
		cl1=>\SRV2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\SRV2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SRV2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\SRV2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\SRV2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SRV2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\SRV2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\SRV2:PWMUDB:sP16:pwmdp:cap_1\, \SRV2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\SRV2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\SRV3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_739,
		enable=>tmpOE__ENC1A_net_0,
		clock_out=>\SRV3:PWMUDB:ClockOutFromEnBlock\);
\SRV3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		control=>(\SRV3:PWMUDB:control_7\, \SRV3:PWMUDB:control_6\, \SRV3:PWMUDB:control_5\, \SRV3:PWMUDB:control_4\,
			\SRV3:PWMUDB:control_3\, \SRV3:PWMUDB:control_2\, \SRV3:PWMUDB:control_1\, \SRV3:PWMUDB:control_0\));
\SRV3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \SRV3:PWMUDB:status_5\, zero, \SRV3:PWMUDB:status_3\,
			\SRV3:PWMUDB:status_2\, \SRV3:PWMUDB:status_1\, \SRV3:PWMUDB:status_0\),
		interrupt=>Net_4198);
\SRV3:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV3:PWMUDB:tc_i\, \SRV3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV3:PWMUDB:nc2\,
		cl0=>\SRV3:PWMUDB:nc3\,
		z0=>\SRV3:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\SRV3:PWMUDB:nc4\,
		cl1=>\SRV3:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV3:PWMUDB:nc6\,
		f1_blk_stat=>\SRV3:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SRV3:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SRV3:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\SRV3:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\SRV3:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SRV3:PWMUDB:sP16:pwmdp:cap_1\, \SRV3:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\SRV3:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV3:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV3:PWMUDB:tc_i\, \SRV3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV3:PWMUDB:cmp1_eq\,
		cl0=>\SRV3:PWMUDB:cmp1_less\,
		z0=>\SRV3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\SRV3:PWMUDB:cmp2_eq\,
		cl1=>\SRV3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\SRV3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SRV3:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\SRV3:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\SRV3:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SRV3:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\SRV3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\SRV3:PWMUDB:sP16:pwmdp:cap_1\, \SRV3:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\SRV3:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\SRV4:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_739,
		enable=>tmpOE__ENC1A_net_0,
		clock_out=>\SRV4:PWMUDB:ClockOutFromEnBlock\);
\SRV4:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		control=>(\SRV4:PWMUDB:control_7\, \SRV4:PWMUDB:control_6\, \SRV4:PWMUDB:control_5\, \SRV4:PWMUDB:control_4\,
			\SRV4:PWMUDB:control_3\, \SRV4:PWMUDB:control_2\, \SRV4:PWMUDB:control_1\, \SRV4:PWMUDB:control_0\));
\SRV4:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \SRV4:PWMUDB:status_5\, zero, \SRV4:PWMUDB:status_3\,
			\SRV4:PWMUDB:status_2\, \SRV4:PWMUDB:status_1\, \SRV4:PWMUDB:status_0\),
		interrupt=>Net_4208);
\SRV4:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV4:PWMUDB:tc_i\, \SRV4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV4:PWMUDB:nc2\,
		cl0=>\SRV4:PWMUDB:nc3\,
		z0=>\SRV4:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\SRV4:PWMUDB:nc4\,
		cl1=>\SRV4:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV4:PWMUDB:nc6\,
		f1_blk_stat=>\SRV4:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SRV4:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SRV4:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\SRV4:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\SRV4:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SRV4:PWMUDB:sP16:pwmdp:cap_1\, \SRV4:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\SRV4:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV4:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\SRV4:PWMUDB:tc_i\, \SRV4:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\SRV4:PWMUDB:cmp1_eq\,
		cl0=>\SRV4:PWMUDB:cmp1_less\,
		z0=>\SRV4:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\SRV4:PWMUDB:cmp2_eq\,
		cl1=>\SRV4:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\SRV4:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\SRV4:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SRV4:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\SRV4:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\SRV4:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SRV4:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_eq_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_lt_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_zero_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\SRV4:PWMUDB:sP16:pwmdp:cmp_ff_1\, \SRV4:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\SRV4:PWMUDB:sP16:pwmdp:cap_1\, \SRV4:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\SRV4:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\SRV4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
SRV_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a682fc1e-9142-4178-b9a8-7aae5d39dd41",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_739,
		dig_domain_out=>open);
\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>\UART:tx_wire\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__tx_net_0\);
\UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>\UART:rx_wire\,
		analog=>(open),
		io=>(\UART:tmpIO_0__rx_net_0\),
		siovref=>(\UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\UART:tmpINTERRUPT_0__rx_net_0\);
\UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\UART:Net_847\,
		interrupt=>Net_2139,
		rx=>\UART:rx_wire\,
		tx=>\UART:tx_wire\,
		cts=>zero,
		rts=>\UART:rts_wire\,
		mosi_m=>\UART:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\UART:select_m_wire_3\, \UART:select_m_wire_2\, \UART:select_m_wire_1\, \UART:select_m_wire_0\),
		sclk_m=>\UART:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\UART:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\UART:scl_wire\,
		sda=>\UART:sda_wire\,
		tx_req=>Net_2142,
		rx_req=>Net_2141);
\SPI:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8c8734ef-3644-4eed-bc55-360072b94fff/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI:Net_847\,
		dig_domain_out=>open);
\SPI:ss_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/3446580a-3b9d-491c-8730-f7ea34ca86e3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>\SPI:Net_1297\,
		analog=>(open),
		io=>(\SPI:tmpIO_0__ss_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__ss_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__ss_s_net_0\);
\SPI:miso_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>\SPI:miso_s_wire\,
		fb=>(\SPI:tmpFB_0__miso_s_net_0\),
		analog=>(open),
		io=>(\SPI:tmpIO_0__miso_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__miso_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__miso_s_net_0\);
\SPI:sclk_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>\SPI:sclk_s_wire\,
		analog=>(open),
		io=>(\SPI:tmpIO_0__sclk_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__sclk_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__sclk_s_net_0\);
\SPI:mosi_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/5e2b647c-52cb-4f09-80bd-87ed9563ab24",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>\SPI:mosi_s_wire\,
		analog=>(open),
		io=>(\SPI:tmpIO_0__mosi_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__mosi_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__mosi_s_net_0\);
\SPI:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPI:Net_847\,
		interrupt=>Net_2068,
		rx=>zero,
		tx=>\SPI:tx_wire\,
		cts=>zero,
		rts=>\SPI:rts_wire\,
		mosi_m=>\SPI:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\SPI:select_m_wire_3\, \SPI:select_m_wire_2\, \SPI:select_m_wire_1\, \SPI:select_m_wire_0\),
		sclk_m=>\SPI:sclk_m_wire\,
		mosi_s=>\SPI:mosi_s_wire\,
		miso_s=>\SPI:miso_s_wire\,
		select_s=>\SPI:Net_1297\,
		sclk_s=>\SPI:sclk_s_wire\,
		scl=>\SPI:scl_wire\,
		sda=>\SPI:sda_wire\,
		tx_req=>Net_2071,
		rx_req=>Net_2070);
\EZI2C_1:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7c22e3c5-da93-4267-9ea2-622856a53add/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"645161290.322581",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\EZI2C_1:Net_847\,
		dig_domain_out=>open);
\EZI2C_1:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c22e3c5-da93-4267-9ea2-622856a53add/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>(\EZI2C_1:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>\EZI2C_1:sda_wire\,
		siovref=>(\EZI2C_1:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\EZI2C_1:tmpINTERRUPT_0__sda_net_0\);
\EZI2C_1:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c22e3c5-da93-4267-9ea2-622856a53add/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>(\EZI2C_1:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>\EZI2C_1:scl_wire\,
		siovref=>(\EZI2C_1:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>\EZI2C_1:tmpINTERRUPT_0__scl_net_0\);
\EZI2C_1:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2177);
\EZI2C_1:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\EZI2C_1:Net_847\,
		interrupt=>Net_2177,
		rx=>zero,
		tx=>\EZI2C_1:tx_wire\,
		cts=>zero,
		rts=>\EZI2C_1:rts_wire\,
		mosi_m=>\EZI2C_1:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\EZI2C_1:select_m_wire_3\, \EZI2C_1:select_m_wire_2\, \EZI2C_1:select_m_wire_1\, \EZI2C_1:select_m_wire_0\),
		sclk_m=>\EZI2C_1:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\EZI2C_1:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>\EZI2C_1:scl_wire\,
		sda=>\EZI2C_1:sda_wire\,
		tx_req=>Net_2180,
		rx_req=>Net_2179);
SRV1EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6461031-6714-4253-ae4a-2bd1b975ef85",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_4011,
		analog=>(open),
		io=>(tmpIO_0__SRV1EN_net_0),
		siovref=>(tmpSIOVREF__SRV1EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV1EN_net_0);
SRV2EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c245186-3eee-4e36-924a-a54b65d16bc9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_4024,
		analog=>(open),
		io=>(tmpIO_0__SRV2EN_net_0),
		siovref=>(tmpSIOVREF__SRV2EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV2EN_net_0);
SRV3EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6cb6f6d4-614e-4f16-9852-2436d54c6b86",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_4037,
		analog=>(open),
		io=>(tmpIO_0__SRV3EN_net_0),
		siovref=>(tmpSIOVREF__SRV3EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV3EN_net_0);
SRV4EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d79ffd5-806b-4222-ad77-cabba2c6f2b8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>(zero),
		fb=>Net_4050,
		analog=>(open),
		io=>(tmpIO_0__SRV4EN_net_0),
		siovref=>(tmpSIOVREF__SRV4EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV4EN_net_0);
SRV1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf556243-a4a0-44b8-8924-e2e9080ffce9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3736,
		fb=>(tmpFB_0__SRV1A_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV1A_net_0),
		siovref=>(tmpSIOVREF__SRV1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV1A_net_0);
SRV1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ead2cea7-c640-43be-ba19-5bf2d1e12dff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3789,
		fb=>(tmpFB_0__SRV1B_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV1B_net_0),
		siovref=>(tmpSIOVREF__SRV1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV1B_net_0);
SRV2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9c56cc8-8cb9-42ad-9427-a1e1d178ce31",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3842,
		fb=>(tmpFB_0__SRV2A_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV2A_net_0),
		siovref=>(tmpSIOVREF__SRV2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV2A_net_0);
SRV2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c012a40-aca9-45c5-b3f5-6c654fe60a14",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3843,
		fb=>(tmpFB_0__SRV2B_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV2B_net_0),
		siovref=>(tmpSIOVREF__SRV2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV2B_net_0);
SRV3A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b7f43e1-0e58-4306-bb0f-3b952f001395",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3896,
		fb=>(tmpFB_0__SRV3A_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV3A_net_0),
		siovref=>(tmpSIOVREF__SRV3A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV3A_net_0);
SRV3B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57fa869b-24bd-4d1d-8900-b8831f91449f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3897,
		fb=>(tmpFB_0__SRV3B_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV3B_net_0),
		siovref=>(tmpSIOVREF__SRV3B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV3B_net_0);
SRV4A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02cf2ab5-11f6-41cd-aec8-b9777fd2f0bd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_3950,
		fb=>(tmpFB_0__SRV4A_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV4A_net_0),
		siovref=>(tmpSIOVREF__SRV4A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV4A_net_0);
SRV4B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"70a29c56-5fc0-4fa2-a966-e099fb84ae6a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__ENC1A_net_0),
		y=>Net_4003,
		fb=>(tmpFB_0__SRV4B_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRV4B_net_0),
		siovref=>(tmpSIOVREF__SRV4B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__ENC1A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__ENC1A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRV4B_net_0);
\SRV1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:min_kill_reg\);
\SRV1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:prevCapture\);
\SRV1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:trig_last\);
\SRV1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\SRV1:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:runmode_enable\);
\SRV1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\SRV1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:sc_kill_tmp\);
\SRV1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:ltch_kill_reg\);
\SRV1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\SRV1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:dith_count_1\);
\SRV1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\SRV1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:dith_count_0\);
\SRV1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\SRV1:PWMUDB:cmp1\,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:prevCompare1\);
\SRV1:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\SRV1:PWMUDB:cmp2\,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:prevCompare2\);
\SRV1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:status_0\);
\SRV1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV1:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:status_1\);
\SRV1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:status_5\);
\SRV1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:pwm_i_reg\);
\SRV1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\SRV1:PWMUDB:pwm1_i\,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3736);
\SRV1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\SRV1:PWMUDB:pwm2_i\,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3789);
\SRV1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\SRV1:PWMUDB:status_2\,
		clk=>\SRV1:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV1:PWMUDB:tc_i_reg\);
\SRV2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:min_kill_reg\);
\SRV2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:prevCapture\);
\SRV2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:trig_last\);
\SRV2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\SRV2:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:runmode_enable\);
\SRV2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\SRV2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:sc_kill_tmp\);
\SRV2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:ltch_kill_reg\);
\SRV2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\SRV2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:dith_count_1\);
\SRV2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\SRV2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:dith_count_0\);
\SRV2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\SRV2:PWMUDB:cmp1\,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:prevCompare1\);
\SRV2:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\SRV2:PWMUDB:cmp2\,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:prevCompare2\);
\SRV2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:status_0\);
\SRV2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV2:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:status_1\);
\SRV2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:status_5\);
\SRV2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:pwm_i_reg\);
\SRV2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\SRV2:PWMUDB:pwm1_i\,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3842);
\SRV2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\SRV2:PWMUDB:pwm2_i\,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3843);
\SRV2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\SRV2:PWMUDB:status_2\,
		clk=>\SRV2:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV2:PWMUDB:tc_i_reg\);
\SRV3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:min_kill_reg\);
\SRV3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:prevCapture\);
\SRV3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:trig_last\);
\SRV3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\SRV3:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:runmode_enable\);
\SRV3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\SRV3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:sc_kill_tmp\);
\SRV3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:ltch_kill_reg\);
\SRV3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\SRV3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:dith_count_1\);
\SRV3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\SRV3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:dith_count_0\);
\SRV3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\SRV3:PWMUDB:cmp1\,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:prevCompare1\);
\SRV3:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\SRV3:PWMUDB:cmp2\,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:prevCompare2\);
\SRV3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:status_0\);
\SRV3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV3:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:status_1\);
\SRV3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:status_5\);
\SRV3:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:pwm_i_reg\);
\SRV3:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\SRV3:PWMUDB:pwm1_i\,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3896);
\SRV3:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\SRV3:PWMUDB:pwm2_i\,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3897);
\SRV3:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\SRV3:PWMUDB:status_2\,
		clk=>\SRV3:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV3:PWMUDB:tc_i_reg\);
\SRV4:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:min_kill_reg\);
\SRV4:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:prevCapture\);
\SRV4:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:trig_last\);
\SRV4:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\SRV4:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:runmode_enable\);
\SRV4:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\SRV4:PWMUDB:sc_kill_tmp\\D\,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:sc_kill_tmp\);
\SRV4:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__ENC1A_net_0,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:ltch_kill_reg\);
\SRV4:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\SRV4:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:dith_count_1\);
\SRV4:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\SRV4:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:dith_count_0\);
\SRV4:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\SRV4:PWMUDB:cmp1\,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:prevCompare1\);
\SRV4:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\SRV4:PWMUDB:cmp2\,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:prevCompare2\);
\SRV4:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV4:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:status_0\);
\SRV4:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\SRV4:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:status_1\);
\SRV4:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:status_5\);
\SRV4:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:pwm_i_reg\);
\SRV4:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\SRV4:PWMUDB:pwm1_i\,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_3950);
\SRV4:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\SRV4:PWMUDB:pwm2_i\,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_4003);
\SRV4:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\SRV4:PWMUDB:status_2\,
		clk=>\SRV4:PWMUDB:ClockOutFromEnBlock\,
		q=>\SRV4:PWMUDB:tc_i_reg\);

END R_T_L;
