/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [38:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  reg [24:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [17:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [20:0] celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = celloutsig_0_24z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_0_30z = celloutsig_0_20z ? in_data[28] : celloutsig_0_2z;
  assign celloutsig_0_32z = celloutsig_0_9z ? in_data[70] : celloutsig_0_31z[13];
  assign celloutsig_0_34z = celloutsig_0_15z ? celloutsig_0_32z : celloutsig_0_23z;
  assign celloutsig_0_38z = celloutsig_0_11z[19] ? celloutsig_0_13z : celloutsig_0_18z;
  assign celloutsig_0_40z = celloutsig_0_19z[0] ? celloutsig_0_24z : celloutsig_0_31z[0];
  assign celloutsig_0_44z = celloutsig_0_11z[7] ? celloutsig_0_39z[1] : celloutsig_0_13z;
  assign celloutsig_0_4z = celloutsig_0_0z[2] ? celloutsig_0_0z[0] : celloutsig_0_3z[11];
  assign celloutsig_0_50z = celloutsig_0_28z ? celloutsig_0_26z : celloutsig_0_37z[1];
  assign celloutsig_0_56z = celloutsig_0_40z ? celloutsig_0_53z : celloutsig_0_7z;
  assign celloutsig_0_57z = celloutsig_0_28z ? celloutsig_0_0z[0] : celloutsig_0_17z[6];
  assign celloutsig_0_6z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_0_9z = in_data[71] ? celloutsig_0_6z : celloutsig_0_5z;
  assign celloutsig_0_93z = celloutsig_0_47z[0] ? celloutsig_0_44z : celloutsig_0_46z;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_1_7z = in_data[106] ? celloutsig_1_1z : celloutsig_1_3z;
  assign celloutsig_1_10z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_11z;
  assign celloutsig_0_14z = in_data[27] ? celloutsig_0_6z : celloutsig_0_10z;
  assign celloutsig_0_16z = celloutsig_0_12z ? celloutsig_0_13z : celloutsig_0_10z;
  assign celloutsig_0_18z = celloutsig_0_17z[5] ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_0_23z = celloutsig_0_22z[5] ? celloutsig_0_5z : celloutsig_0_19z[2];
  assign celloutsig_0_2z = celloutsig_0_0z[2] ? celloutsig_0_0z[0] : in_data[18];
  assign celloutsig_0_27z = celloutsig_0_2z ? celloutsig_0_17z[2] : celloutsig_0_13z;
  assign celloutsig_0_0z = in_data[46] ? in_data[82:80] : in_data[66:64];
  assign celloutsig_0_31z = celloutsig_0_24z ? { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_22z, 1'h1, celloutsig_0_20z, celloutsig_0_0z } : { in_data[54:45], celloutsig_0_16z, celloutsig_0_19z, 1'h0, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_6z };
  assign celloutsig_0_37z = in_data[71] ? { celloutsig_0_12z, celloutsig_0_19z } : { celloutsig_0_17z[1], celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_16z };
  assign celloutsig_0_39z = celloutsig_0_15z ? { celloutsig_0_37z[3], celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_10z } : { celloutsig_0_22z[2:0], celloutsig_0_9z };
  assign celloutsig_0_42z = celloutsig_0_16z ? in_data[71:68] : { celloutsig_0_17z[3:1], celloutsig_0_30z };
  assign celloutsig_0_45z = celloutsig_0_4z ? celloutsig_0_0z : { celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_34z };
  assign celloutsig_0_47z = celloutsig_0_14z ? { in_data[68], celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_42z, 1'h1, celloutsig_0_42z, celloutsig_0_16z, celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_27z } : { celloutsig_0_31z[16:1], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_52z = celloutsig_0_22z[10] ? { celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_49z } : celloutsig_0_45z;
  assign celloutsig_0_72z = celloutsig_0_24z ? { celloutsig_0_22z[9:8], celloutsig_0_29z, celloutsig_0_44z, celloutsig_0_50z } : { celloutsig_0_39z[2:0], celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_92z = celloutsig_0_56z ? { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_31z } : { celloutsig_0_3z[8:2], celloutsig_0_57z, celloutsig_0_52z, celloutsig_0_46z, celloutsig_0_50z, celloutsig_0_7z, celloutsig_0_72z, celloutsig_0_60z, celloutsig_0_23z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { in_data[116:110], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } : { in_data[161:156], 1'h0, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_3z ? { celloutsig_1_4z[8], 1'h1, celloutsig_1_4z, 1'h1 } : { celloutsig_1_4z[9:1], celloutsig_1_2z, 2'h0, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_7z ? { celloutsig_1_6z[6:0], celloutsig_1_6z } : { in_data[117:99], celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_12z ? { in_data[180], celloutsig_1_7z, celloutsig_1_2z } : celloutsig_1_4z[7:5];
  assign celloutsig_0_17z = celloutsig_0_10z ? { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_4z } : { celloutsig_0_11z[17:11], celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_14z ? { celloutsig_0_10z, 1'h1, celloutsig_0_12z } : { celloutsig_0_7z, 1'h0, celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_13z ? { celloutsig_0_17z[7:3], celloutsig_0_14z, celloutsig_0_14z, 1'h1, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_10z } : { celloutsig_0_11z[11:2], celloutsig_0_16z };
  assign celloutsig_0_29z = celloutsig_0_19z[0] & celloutsig_0_13z;
  assign celloutsig_0_36z = celloutsig_0_6z & celloutsig_0_5z;
  assign celloutsig_0_46z = celloutsig_0_6z & celloutsig_0_38z;
  assign celloutsig_0_49z = celloutsig_0_14z & celloutsig_0_31z[10];
  assign celloutsig_0_53z = celloutsig_0_15z & celloutsig_0_18z;
  assign celloutsig_0_5z = celloutsig_0_3z[12] & in_data[38];
  assign celloutsig_0_60z = celloutsig_0_0z[0] & celloutsig_0_36z;
  assign celloutsig_0_7z = in_data[69] & celloutsig_0_3z[1];
  assign celloutsig_1_0z = in_data[167] & in_data[130];
  assign celloutsig_1_1z = in_data[140] & in_data[190];
  assign celloutsig_1_2z = in_data[151] & in_data[116];
  assign celloutsig_0_10z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_1_11z = celloutsig_1_1z & celloutsig_1_6z[3];
  assign celloutsig_1_12z = celloutsig_1_8z[13] & celloutsig_1_11z;
  assign celloutsig_1_19z = celloutsig_1_16z[1] & celloutsig_1_10z;
  assign celloutsig_0_12z = celloutsig_0_6z & celloutsig_0_4z;
  assign celloutsig_0_13z = celloutsig_0_2z & celloutsig_0_10z;
  assign celloutsig_0_15z = in_data[42] & celloutsig_0_5z;
  assign celloutsig_0_20z = celloutsig_0_7z & celloutsig_0_5z;
  assign celloutsig_0_24z = celloutsig_0_15z & celloutsig_0_0z[1];
  assign celloutsig_0_25z = celloutsig_0_7z & celloutsig_0_23z;
  assign celloutsig_0_26z = celloutsig_0_5z & celloutsig_0_10z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 25'h0000000;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[58:35], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_11z = 39'h0000000000;
    else if (clkin_data[32]) celloutsig_0_11z = in_data[84:46];
  assign { out_data[128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
