ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 3


  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 75 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 80 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE235:
  92              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  93              		.align	1
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 4


  94              		.global	HAL_ADC_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_ADC_MspInit:
 100              	.LVL1:
 101              	.LFB236:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 89 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 0, uses_anonymous_args = 0
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 106              		.loc 1 90 3 view .LVU16
 107              		.loc 1 90 10 is_stmt 0 view .LVU17
 108 0000 0268     		ldr	r2, [r0]
 109              		.loc 1 90 5 view .LVU18
 110 0002 0E4B     		ldr	r3, .L12
 111 0004 9A42     		cmp	r2, r3
 112 0006 00D0     		beq	.L11
 113 0008 7047     		bx	lr
 114              	.L11:
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 115              		.loc 1 89 1 view .LVU19
 116 000a 00B5     		push	{lr}
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 14, -4
 120 000c 83B0     		sub	sp, sp, #12
 121              	.LCFI4:
 122              		.cfi_def_cfa_offset 16
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 123              		.loc 1 96 5 is_stmt 1 view .LVU20
 124              	.LBB4:
 125              		.loc 1 96 5 view .LVU21
 126 000e 0022     		movs	r2, #0
 127 0010 0192     		str	r2, [sp, #4]
 128              		.loc 1 96 5 view .LVU22
 129 0012 03F58C33 		add	r3, r3, #71680
 130 0016 596C     		ldr	r1, [r3, #68]
 131 0018 41F48071 		orr	r1, r1, #256
 132 001c 5964     		str	r1, [r3, #68]
 133              		.loc 1 96 5 view .LVU23
 134 001e 5B6C     		ldr	r3, [r3, #68]
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 5


 135 0020 03F48073 		and	r3, r3, #256
 136 0024 0193     		str	r3, [sp, #4]
 137              		.loc 1 96 5 view .LVU24
 138 0026 019B     		ldr	r3, [sp, #4]
 139              	.LBE4:
 140              		.loc 1 96 5 view .LVU25
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
  98:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 141              		.loc 1 98 5 view .LVU26
 142 0028 0521     		movs	r1, #5
 143 002a 1220     		movs	r0, #18
 144              	.LVL2:
 145              		.loc 1 98 5 is_stmt 0 view .LVU27
 146 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 147              	.LVL3:
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 148              		.loc 1 99 5 is_stmt 1 view .LVU28
 149 0030 1220     		movs	r0, #18
 150 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 151              	.LVL4:
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 103:Core/Src/stm32f4xx_hal_msp.c ****   }
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c **** }
 152              		.loc 1 105 1 is_stmt 0 view .LVU29
 153 0036 03B0     		add	sp, sp, #12
 154              	.LCFI5:
 155              		.cfi_def_cfa_offset 4
 156              		@ sp needed
 157 0038 5DF804FB 		ldr	pc, [sp], #4
 158              	.L13:
 159              		.align	2
 160              	.L12:
 161 003c 00200140 		.word	1073815552
 162              		.cfi_endproc
 163              	.LFE236:
 165              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_ADC_MspDeInit
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HAL_ADC_MspDeInit:
 173              	.LVL5:
 174              	.LFB237:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** /**
 108:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 109:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 110:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 111:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 112:Core/Src/stm32f4xx_hal_msp.c **** */
 113:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 114:Core/Src/stm32f4xx_hal_msp.c **** {
 175              		.loc 1 114 1 is_stmt 1 view -0
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 6


 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		.loc 1 114 1 is_stmt 0 view .LVU31
 180 0000 08B5     		push	{r3, lr}
 181              	.LCFI6:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 3, -8
 184              		.cfi_offset 14, -4
 115:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 185              		.loc 1 115 3 is_stmt 1 view .LVU32
 186              		.loc 1 115 10 is_stmt 0 view .LVU33
 187 0002 0268     		ldr	r2, [r0]
 188              		.loc 1 115 5 view .LVU34
 189 0004 064B     		ldr	r3, .L18
 190 0006 9A42     		cmp	r2, r3
 191 0008 00D0     		beq	.L17
 192              	.LVL6:
 193              	.L14:
 116:Core/Src/stm32f4xx_hal_msp.c ****   {
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 121:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c ****   }
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c **** }
 194              		.loc 1 130 1 view .LVU35
 195 000a 08BD     		pop	{r3, pc}
 196              	.LVL7:
 197              	.L17:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 198              		.loc 1 121 5 is_stmt 1 view .LVU36
 199 000c 054A     		ldr	r2, .L18+4
 200 000e 536C     		ldr	r3, [r2, #68]
 201 0010 23F48073 		bic	r3, r3, #256
 202 0014 5364     		str	r3, [r2, #68]
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 203              		.loc 1 124 5 view .LVU37
 204 0016 1220     		movs	r0, #18
 205              	.LVL8:
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 206              		.loc 1 124 5 is_stmt 0 view .LVU38
 207 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 208              	.LVL9:
 209              		.loc 1 130 1 view .LVU39
 210 001c F5E7     		b	.L14
 211              	.L19:
 212 001e 00BF     		.align	2
 213              	.L18:
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 7


 214 0020 00200140 		.word	1073815552
 215 0024 00380240 		.word	1073887232
 216              		.cfi_endproc
 217              	.LFE237:
 219              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_LTDC_MspInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	HAL_LTDC_MspInit:
 227              	.LVL10:
 228              	.LFB238:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** /**
 133:Core/Src/stm32f4xx_hal_msp.c **** * @brief LTDC MSP Initialization
 134:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 135:Core/Src/stm32f4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 136:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32f4xx_hal_msp.c **** */
 138:Core/Src/stm32f4xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 139:Core/Src/stm32f4xx_hal_msp.c **** {
 229              		.loc 1 139 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 96
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		.loc 1 139 1 is_stmt 0 view .LVU41
 234 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 235              	.LCFI7:
 236              		.cfi_def_cfa_offset 20
 237              		.cfi_offset 4, -20
 238              		.cfi_offset 5, -16
 239              		.cfi_offset 6, -12
 240              		.cfi_offset 7, -8
 241              		.cfi_offset 14, -4
 242 0002 99B0     		sub	sp, sp, #100
 243              	.LCFI8:
 244              		.cfi_def_cfa_offset 120
 245 0004 0446     		mov	r4, r0
 140:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 246              		.loc 1 140 3 is_stmt 1 view .LVU42
 247              		.loc 1 140 20 is_stmt 0 view .LVU43
 248 0006 0021     		movs	r1, #0
 249 0008 1391     		str	r1, [sp, #76]
 250 000a 1491     		str	r1, [sp, #80]
 251 000c 1591     		str	r1, [sp, #84]
 252 000e 1691     		str	r1, [sp, #88]
 253 0010 1791     		str	r1, [sp, #92]
 141:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 254              		.loc 1 141 3 is_stmt 1 view .LVU44
 255              		.loc 1 141 28 is_stmt 0 view .LVU45
 256 0012 3022     		movs	r2, #48
 257 0014 07A8     		add	r0, sp, #28
 258              	.LVL11:
 259              		.loc 1 141 28 view .LVU46
 260 0016 FFF7FEFF 		bl	memset
 261              	.LVL12:
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 8


 142:Core/Src/stm32f4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 262              		.loc 1 142 3 is_stmt 1 view .LVU47
 263              		.loc 1 142 11 is_stmt 0 view .LVU48
 264 001a 2268     		ldr	r2, [r4]
 265              		.loc 1 142 5 view .LVU49
 266 001c 564B     		ldr	r3, .L26
 267 001e 9A42     		cmp	r2, r3
 268 0020 01D0     		beq	.L24
 269              	.LVL13:
 270              	.L20:
 143:Core/Src/stm32f4xx_hal_msp.c ****   {
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 149:Core/Src/stm32f4xx_hal_msp.c ****   */
 150:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 151:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 152:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 153:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 154:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 155:Core/Src/stm32f4xx_hal_msp.c ****     {
 156:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 157:Core/Src/stm32f4xx_hal_msp.c ****     }
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 168:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 169:Core/Src/stm32f4xx_hal_msp.c ****     PF10     ------> LTDC_DE
 170:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> LTDC_B5
 171:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> LTDC_VSYNC
 172:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> LTDC_G2
 173:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> LTDC_R3
 174:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> LTDC_R6
 175:Core/Src/stm32f4xx_hal_msp.c ****     PE11     ------> LTDC_G3
 176:Core/Src/stm32f4xx_hal_msp.c ****     PE12     ------> LTDC_B4
 177:Core/Src/stm32f4xx_hal_msp.c ****     PE14     ------> LTDC_CLK
 178:Core/Src/stm32f4xx_hal_msp.c ****     PE15     ------> LTDC_R7
 179:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> LTDC_G4
 180:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> LTDC_G5
 181:Core/Src/stm32f4xx_hal_msp.c ****     PD10     ------> LTDC_B3
 182:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> LTDC_HSYNC
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> LTDC_G6
 184:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> LTDC_R4
 185:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> LTDC_R5
 186:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> LTDC_R2
 187:Core/Src/stm32f4xx_hal_msp.c ****     PD3     ------> LTDC_G7
 188:Core/Src/stm32f4xx_hal_msp.c ****     PD6     ------> LTDC_B2
 189:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> LTDC_B6
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 9


 190:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> LTDC_B7
 191:Core/Src/stm32f4xx_hal_msp.c ****     */
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 200:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 204:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 218:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 219:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_6;
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 245:Core/Src/stm32f4xx_hal_msp.c ****   }
 246:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 10


 247:Core/Src/stm32f4xx_hal_msp.c **** }
 271              		.loc 1 247 1 view .LVU50
 272 0022 19B0     		add	sp, sp, #100
 273              	.LCFI9:
 274              		.cfi_remember_state
 275              		.cfi_def_cfa_offset 20
 276              		@ sp needed
 277 0024 F0BD     		pop	{r4, r5, r6, r7, pc}
 278              	.LVL14:
 279              	.L24:
 280              	.LCFI10:
 281              		.cfi_restore_state
 150:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 282              		.loc 1 150 5 is_stmt 1 view .LVU51
 150:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 283              		.loc 1 150 46 is_stmt 0 view .LVU52
 284 0026 0823     		movs	r3, #8
 285 0028 0793     		str	r3, [sp, #28]
 151:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 286              		.loc 1 151 5 is_stmt 1 view .LVU53
 151:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 287              		.loc 1 151 40 is_stmt 0 view .LVU54
 288 002a 6423     		movs	r3, #100
 289 002c 0B93     		str	r3, [sp, #44]
 152:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 290              		.loc 1 152 5 is_stmt 1 view .LVU55
 152:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 291              		.loc 1 152 40 is_stmt 0 view .LVU56
 292 002e 0223     		movs	r3, #2
 293 0030 0D93     		str	r3, [sp, #52]
 153:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 294              		.loc 1 153 5 is_stmt 1 view .LVU57
 154:Core/Src/stm32f4xx_hal_msp.c ****     {
 295              		.loc 1 154 5 view .LVU58
 154:Core/Src/stm32f4xx_hal_msp.c ****     {
 296              		.loc 1 154 9 is_stmt 0 view .LVU59
 297 0032 07A8     		add	r0, sp, #28
 298 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 299              	.LVL15:
 154:Core/Src/stm32f4xx_hal_msp.c ****     {
 300              		.loc 1 154 8 view .LVU60
 301 0038 0028     		cmp	r0, #0
 302 003a 40F09980 		bne	.L25
 303              	.L22:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 304              		.loc 1 160 5 is_stmt 1 view .LVU61
 305              	.LBB5:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 306              		.loc 1 160 5 view .LVU62
 307 003e 0024     		movs	r4, #0
 308              	.LVL16:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 309              		.loc 1 160 5 is_stmt 0 view .LVU63
 310 0040 0094     		str	r4, [sp]
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 311              		.loc 1 160 5 is_stmt 1 view .LVU64
 312 0042 4E4B     		ldr	r3, .L26+4
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 11


 313 0044 5A6C     		ldr	r2, [r3, #68]
 314 0046 42F08062 		orr	r2, r2, #67108864
 315 004a 5A64     		str	r2, [r3, #68]
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 316              		.loc 1 160 5 view .LVU65
 317 004c 5A6C     		ldr	r2, [r3, #68]
 318 004e 02F08062 		and	r2, r2, #67108864
 319 0052 0092     		str	r2, [sp]
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 160 5 view .LVU66
 321 0054 009A     		ldr	r2, [sp]
 322              	.LBE5:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 323              		.loc 1 160 5 view .LVU67
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 324              		.loc 1 162 5 view .LVU68
 325              	.LBB6:
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 326              		.loc 1 162 5 view .LVU69
 327 0056 0194     		str	r4, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 328              		.loc 1 162 5 view .LVU70
 329 0058 1A6B     		ldr	r2, [r3, #48]
 330 005a 42F02002 		orr	r2, r2, #32
 331 005e 1A63     		str	r2, [r3, #48]
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 332              		.loc 1 162 5 view .LVU71
 333 0060 1A6B     		ldr	r2, [r3, #48]
 334 0062 02F02002 		and	r2, r2, #32
 335 0066 0192     		str	r2, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 336              		.loc 1 162 5 view .LVU72
 337 0068 019A     		ldr	r2, [sp, #4]
 338              	.LBE6:
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 339              		.loc 1 162 5 view .LVU73
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 340              		.loc 1 163 5 view .LVU74
 341              	.LBB7:
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 342              		.loc 1 163 5 view .LVU75
 343 006a 0294     		str	r4, [sp, #8]
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 344              		.loc 1 163 5 view .LVU76
 345 006c 1A6B     		ldr	r2, [r3, #48]
 346 006e 42F00102 		orr	r2, r2, #1
 347 0072 1A63     		str	r2, [r3, #48]
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 348              		.loc 1 163 5 view .LVU77
 349 0074 1A6B     		ldr	r2, [r3, #48]
 350 0076 02F00102 		and	r2, r2, #1
 351 007a 0292     		str	r2, [sp, #8]
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 352              		.loc 1 163 5 view .LVU78
 353 007c 029A     		ldr	r2, [sp, #8]
 354              	.LBE7:
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 12


 355              		.loc 1 163 5 view .LVU79
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 356              		.loc 1 164 5 view .LVU80
 357              	.LBB8:
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 358              		.loc 1 164 5 view .LVU81
 359 007e 0394     		str	r4, [sp, #12]
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 360              		.loc 1 164 5 view .LVU82
 361 0080 1A6B     		ldr	r2, [r3, #48]
 362 0082 42F00202 		orr	r2, r2, #2
 363 0086 1A63     		str	r2, [r3, #48]
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 364              		.loc 1 164 5 view .LVU83
 365 0088 1A6B     		ldr	r2, [r3, #48]
 366 008a 02F00202 		and	r2, r2, #2
 367 008e 0392     		str	r2, [sp, #12]
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 368              		.loc 1 164 5 view .LVU84
 369 0090 039A     		ldr	r2, [sp, #12]
 370              	.LBE8:
 164:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 371              		.loc 1 164 5 view .LVU85
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 372              		.loc 1 165 5 view .LVU86
 373              	.LBB9:
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 374              		.loc 1 165 5 view .LVU87
 375 0092 0494     		str	r4, [sp, #16]
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 376              		.loc 1 165 5 view .LVU88
 377 0094 1A6B     		ldr	r2, [r3, #48]
 378 0096 42F01002 		orr	r2, r2, #16
 379 009a 1A63     		str	r2, [r3, #48]
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 380              		.loc 1 165 5 view .LVU89
 381 009c 1A6B     		ldr	r2, [r3, #48]
 382 009e 02F01002 		and	r2, r2, #16
 383 00a2 0492     		str	r2, [sp, #16]
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 384              		.loc 1 165 5 view .LVU90
 385 00a4 049A     		ldr	r2, [sp, #16]
 386              	.LBE9:
 165:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 387              		.loc 1 165 5 view .LVU91
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 388              		.loc 1 166 5 view .LVU92
 389              	.LBB10:
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 390              		.loc 1 166 5 view .LVU93
 391 00a6 0594     		str	r4, [sp, #20]
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 392              		.loc 1 166 5 view .LVU94
 393 00a8 1A6B     		ldr	r2, [r3, #48]
 394 00aa 42F00802 		orr	r2, r2, #8
 395 00ae 1A63     		str	r2, [r3, #48]
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 13


 396              		.loc 1 166 5 view .LVU95
 397 00b0 1A6B     		ldr	r2, [r3, #48]
 398 00b2 02F00802 		and	r2, r2, #8
 399 00b6 0592     		str	r2, [sp, #20]
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 400              		.loc 1 166 5 view .LVU96
 401 00b8 059A     		ldr	r2, [sp, #20]
 402              	.LBE10:
 166:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 403              		.loc 1 166 5 view .LVU97
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 404              		.loc 1 167 5 view .LVU98
 405              	.LBB11:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 406              		.loc 1 167 5 view .LVU99
 407 00ba 0694     		str	r4, [sp, #24]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 408              		.loc 1 167 5 view .LVU100
 409 00bc 1A6B     		ldr	r2, [r3, #48]
 410 00be 42F00402 		orr	r2, r2, #4
 411 00c2 1A63     		str	r2, [r3, #48]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 412              		.loc 1 167 5 view .LVU101
 413 00c4 1B6B     		ldr	r3, [r3, #48]
 414 00c6 03F00403 		and	r3, r3, #4
 415 00ca 0693     		str	r3, [sp, #24]
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 416              		.loc 1 167 5 view .LVU102
 417 00cc 069B     		ldr	r3, [sp, #24]
 418              	.LBE11:
 167:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 419              		.loc 1 167 5 view .LVU103
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 420              		.loc 1 192 5 view .LVU104
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421              		.loc 1 192 25 is_stmt 0 view .LVU105
 422 00ce 4FF48063 		mov	r3, #1024
 423 00d2 1393     		str	r3, [sp, #76]
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424              		.loc 1 193 5 is_stmt 1 view .LVU106
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 425              		.loc 1 193 26 is_stmt 0 view .LVU107
 426 00d4 0225     		movs	r5, #2
 427 00d6 1495     		str	r5, [sp, #80]
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 428              		.loc 1 194 5 is_stmt 1 view .LVU108
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 429              		.loc 1 194 26 is_stmt 0 view .LVU109
 430 00d8 1594     		str	r4, [sp, #84]
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 431              		.loc 1 195 5 is_stmt 1 view .LVU110
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 432              		.loc 1 195 27 is_stmt 0 view .LVU111
 433 00da 1694     		str	r4, [sp, #88]
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 434              		.loc 1 196 5 is_stmt 1 view .LVU112
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 14


 435              		.loc 1 196 31 is_stmt 0 view .LVU113
 436 00dc 0E26     		movs	r6, #14
 437 00de 1796     		str	r6, [sp, #92]
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 438              		.loc 1 197 5 is_stmt 1 view .LVU114
 439 00e0 13A9     		add	r1, sp, #76
 440 00e2 2748     		ldr	r0, .L26+8
 441 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 442              	.LVL17:
 199:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 443              		.loc 1 199 5 view .LVU115
 199:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 444              		.loc 1 199 25 is_stmt 0 view .LVU116
 445 00e8 41F65803 		movw	r3, #6232
 446 00ec 1393     		str	r3, [sp, #76]
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 447              		.loc 1 201 5 is_stmt 1 view .LVU117
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 448              		.loc 1 201 26 is_stmt 0 view .LVU118
 449 00ee 1495     		str	r5, [sp, #80]
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 450              		.loc 1 202 5 is_stmt 1 view .LVU119
 202:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 451              		.loc 1 202 26 is_stmt 0 view .LVU120
 452 00f0 1594     		str	r4, [sp, #84]
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 453              		.loc 1 203 5 is_stmt 1 view .LVU121
 203:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 454              		.loc 1 203 27 is_stmt 0 view .LVU122
 455 00f2 1694     		str	r4, [sp, #88]
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 456              		.loc 1 204 5 is_stmt 1 view .LVU123
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 457              		.loc 1 204 31 is_stmt 0 view .LVU124
 458 00f4 1796     		str	r6, [sp, #92]
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 459              		.loc 1 205 5 is_stmt 1 view .LVU125
 460 00f6 13A9     		add	r1, sp, #76
 461 00f8 2248     		ldr	r0, .L26+12
 462 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 463              	.LVL18:
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 207 5 view .LVU126
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 465              		.loc 1 207 25 is_stmt 0 view .LVU127
 466 00fe 0323     		movs	r3, #3
 467 0100 1393     		str	r3, [sp, #76]
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 468              		.loc 1 208 5 is_stmt 1 view .LVU128
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 469              		.loc 1 208 26 is_stmt 0 view .LVU129
 470 0102 1495     		str	r5, [sp, #80]
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 471              		.loc 1 209 5 is_stmt 1 view .LVU130
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 472              		.loc 1 209 26 is_stmt 0 view .LVU131
 473 0104 1594     		str	r4, [sp, #84]
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 15


 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 474              		.loc 1 210 5 is_stmt 1 view .LVU132
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 475              		.loc 1 210 27 is_stmt 0 view .LVU133
 476 0106 1694     		str	r4, [sp, #88]
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 477              		.loc 1 211 5 is_stmt 1 view .LVU134
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 478              		.loc 1 211 31 is_stmt 0 view .LVU135
 479 0108 0923     		movs	r3, #9
 480 010a 1793     		str	r3, [sp, #92]
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 481              		.loc 1 212 5 is_stmt 1 view .LVU136
 482 010c 1E4F     		ldr	r7, .L26+16
 483 010e 13A9     		add	r1, sp, #76
 484 0110 3846     		mov	r0, r7
 485 0112 FFF7FEFF 		bl	HAL_GPIO_Init
 486              	.LVL19:
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 487              		.loc 1 214 5 view .LVU137
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 488              		.loc 1 214 25 is_stmt 0 view .LVU138
 489 0116 4FF45843 		mov	r3, #55296
 490 011a 1393     		str	r3, [sp, #76]
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 491              		.loc 1 215 5 is_stmt 1 view .LVU139
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 492              		.loc 1 215 26 is_stmt 0 view .LVU140
 493 011c 1495     		str	r5, [sp, #80]
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 494              		.loc 1 216 5 is_stmt 1 view .LVU141
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 495              		.loc 1 216 26 is_stmt 0 view .LVU142
 496 011e 1594     		str	r4, [sp, #84]
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 497              		.loc 1 217 5 is_stmt 1 view .LVU143
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 498              		.loc 1 217 27 is_stmt 0 view .LVU144
 499 0120 1694     		str	r4, [sp, #88]
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 500              		.loc 1 218 5 is_stmt 1 view .LVU145
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 501              		.loc 1 218 31 is_stmt 0 view .LVU146
 502 0122 1796     		str	r6, [sp, #92]
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 503              		.loc 1 219 5 is_stmt 1 view .LVU147
 504 0124 13A9     		add	r1, sp, #76
 505 0126 1948     		ldr	r0, .L26+20
 506 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 507              	.LVL20:
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 508              		.loc 1 221 5 view .LVU148
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 509              		.loc 1 221 25 is_stmt 0 view .LVU149
 510 012c 4FF47063 		mov	r3, #3840
 511 0130 1393     		str	r3, [sp, #76]
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 16


 512              		.loc 1 222 5 is_stmt 1 view .LVU150
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513              		.loc 1 222 26 is_stmt 0 view .LVU151
 514 0132 1495     		str	r5, [sp, #80]
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 515              		.loc 1 223 5 is_stmt 1 view .LVU152
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 516              		.loc 1 223 26 is_stmt 0 view .LVU153
 517 0134 1594     		str	r4, [sp, #84]
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 518              		.loc 1 224 5 is_stmt 1 view .LVU154
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 519              		.loc 1 224 27 is_stmt 0 view .LVU155
 520 0136 1694     		str	r4, [sp, #88]
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 521              		.loc 1 225 5 is_stmt 1 view .LVU156
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 522              		.loc 1 225 31 is_stmt 0 view .LVU157
 523 0138 1796     		str	r6, [sp, #92]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 524              		.loc 1 226 5 is_stmt 1 view .LVU158
 525 013a 13A9     		add	r1, sp, #76
 526 013c 3846     		mov	r0, r7
 527 013e FFF7FEFF 		bl	HAL_GPIO_Init
 528              	.LVL21:
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 529              		.loc 1 228 5 view .LVU159
 228:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 530              		.loc 1 228 25 is_stmt 0 view .LVU160
 531 0142 4FF48963 		mov	r3, #1096
 532 0146 1393     		str	r3, [sp, #76]
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 533              		.loc 1 229 5 is_stmt 1 view .LVU161
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 534              		.loc 1 229 26 is_stmt 0 view .LVU162
 535 0148 1495     		str	r5, [sp, #80]
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 536              		.loc 1 230 5 is_stmt 1 view .LVU163
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 537              		.loc 1 230 26 is_stmt 0 view .LVU164
 538 014a 1594     		str	r4, [sp, #84]
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 539              		.loc 1 231 5 is_stmt 1 view .LVU165
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 540              		.loc 1 231 27 is_stmt 0 view .LVU166
 541 014c 1694     		str	r4, [sp, #88]
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 542              		.loc 1 232 5 is_stmt 1 view .LVU167
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 543              		.loc 1 232 31 is_stmt 0 view .LVU168
 544 014e 1796     		str	r6, [sp, #92]
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 545              		.loc 1 233 5 is_stmt 1 view .LVU169
 546 0150 13A9     		add	r1, sp, #76
 547 0152 0F48     		ldr	r0, .L26+24
 548 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 549              	.LVL22:
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 17


 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 550              		.loc 1 235 5 view .LVU170
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 551              		.loc 1 235 25 is_stmt 0 view .LVU171
 552 0158 4FF49863 		mov	r3, #1216
 553 015c 1393     		str	r3, [sp, #76]
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 554              		.loc 1 236 5 is_stmt 1 view .LVU172
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 555              		.loc 1 236 26 is_stmt 0 view .LVU173
 556 015e 1495     		str	r5, [sp, #80]
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 557              		.loc 1 237 5 is_stmt 1 view .LVU174
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 558              		.loc 1 237 26 is_stmt 0 view .LVU175
 559 0160 1594     		str	r4, [sp, #84]
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 560              		.loc 1 238 5 is_stmt 1 view .LVU176
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 561              		.loc 1 238 27 is_stmt 0 view .LVU177
 562 0162 1694     		str	r4, [sp, #88]
 239:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 563              		.loc 1 239 5 is_stmt 1 view .LVU178
 239:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 564              		.loc 1 239 31 is_stmt 0 view .LVU179
 565 0164 1796     		str	r6, [sp, #92]
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 566              		.loc 1 240 5 is_stmt 1 view .LVU180
 567 0166 13A9     		add	r1, sp, #76
 568 0168 0A48     		ldr	r0, .L26+28
 569 016a FFF7FEFF 		bl	HAL_GPIO_Init
 570              	.LVL23:
 571              		.loc 1 247 1 is_stmt 0 view .LVU181
 572 016e 58E7     		b	.L20
 573              	.LVL24:
 574              	.L25:
 156:Core/Src/stm32f4xx_hal_msp.c ****     }
 575              		.loc 1 156 7 is_stmt 1 view .LVU182
 576 0170 FFF7FEFF 		bl	Error_Handler
 577              	.LVL25:
 578 0174 63E7     		b	.L22
 579              	.L27:
 580 0176 00BF     		.align	2
 581              	.L26:
 582 0178 00680140 		.word	1073833984
 583 017c 00380240 		.word	1073887232
 584 0180 00140240 		.word	1073878016
 585 0184 00000240 		.word	1073872896
 586 0188 00040240 		.word	1073873920
 587 018c 00100240 		.word	1073876992
 588 0190 000C0240 		.word	1073875968
 589 0194 00080240 		.word	1073874944
 590              		.cfi_endproc
 591              	.LFE238:
 593              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 594              		.align	1
 595              		.global	HAL_LTDC_MspDeInit
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 18


 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	HAL_LTDC_MspDeInit:
 601              	.LVL26:
 602              	.LFB239:
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c **** /**
 250:Core/Src/stm32f4xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 251:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 252:Core/Src/stm32f4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 253:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32f4xx_hal_msp.c **** */
 255:Core/Src/stm32f4xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 256:Core/Src/stm32f4xx_hal_msp.c **** {
 603              		.loc 1 256 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607              		.loc 1 256 1 is_stmt 0 view .LVU184
 608 0000 08B5     		push	{r3, lr}
 609              	.LCFI11:
 610              		.cfi_def_cfa_offset 8
 611              		.cfi_offset 3, -8
 612              		.cfi_offset 14, -4
 257:Core/Src/stm32f4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 613              		.loc 1 257 3 is_stmt 1 view .LVU185
 614              		.loc 1 257 11 is_stmt 0 view .LVU186
 615 0002 0268     		ldr	r2, [r0]
 616              		.loc 1 257 5 view .LVU187
 617 0004 134B     		ldr	r3, .L32
 618 0006 9A42     		cmp	r2, r3
 619 0008 00D0     		beq	.L31
 620              	.LVL27:
 621              	.L28:
 258:Core/Src/stm32f4xx_hal_msp.c ****   {
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 262:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 266:Core/Src/stm32f4xx_hal_msp.c ****     PF10     ------> LTDC_DE
 267:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> LTDC_B5
 268:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> LTDC_VSYNC
 269:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> LTDC_G2
 270:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> LTDC_R3
 271:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> LTDC_R6
 272:Core/Src/stm32f4xx_hal_msp.c ****     PE11     ------> LTDC_G3
 273:Core/Src/stm32f4xx_hal_msp.c ****     PE12     ------> LTDC_B4
 274:Core/Src/stm32f4xx_hal_msp.c ****     PE14     ------> LTDC_CLK
 275:Core/Src/stm32f4xx_hal_msp.c ****     PE15     ------> LTDC_R7
 276:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> LTDC_G4
 277:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> LTDC_G5
 278:Core/Src/stm32f4xx_hal_msp.c ****     PD10     ------> LTDC_B3
 279:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> LTDC_HSYNC
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 19


 280:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> LTDC_G6
 281:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> LTDC_R4
 282:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> LTDC_R5
 283:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> LTDC_R2
 284:Core/Src/stm32f4xx_hal_msp.c ****     PD3     ------> LTDC_G7
 285:Core/Src/stm32f4xx_hal_msp.c ****     PD6     ------> LTDC_B2
 286:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> LTDC_B6
 287:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> LTDC_B7
 288:Core/Src/stm32f4xx_hal_msp.c ****     */
 289:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_10);
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 292:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 295:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_8|GPIO_PIN_9);
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15);
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_6);
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10);
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 306:Core/Src/stm32f4xx_hal_msp.c ****   }
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c **** }
 622              		.loc 1 308 1 view .LVU188
 623 000a 08BD     		pop	{r3, pc}
 624              	.LVL28:
 625              	.L31:
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 626              		.loc 1 263 5 is_stmt 1 view .LVU189
 627 000c 124A     		ldr	r2, .L32+4
 628 000e 536C     		ldr	r3, [r2, #68]
 629 0010 23F08063 		bic	r3, r3, #67108864
 630 0014 5364     		str	r3, [r2, #68]
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 631              		.loc 1 289 5 view .LVU190
 632 0016 4FF48061 		mov	r1, #1024
 633 001a 1048     		ldr	r0, .L32+8
 634              	.LVL29:
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 635              		.loc 1 289 5 is_stmt 0 view .LVU191
 636 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 637              	.LVL30:
 291:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 638              		.loc 1 291 5 is_stmt 1 view .LVU192
 639 0020 41F65801 		movw	r1, #6232
 640 0024 0E48     		ldr	r0, .L32+12
 641 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 642              	.LVL31:
 294:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_8|GPIO_PIN_9);
 643              		.loc 1 294 5 view .LVU193
 644 002a 40F60371 		movw	r1, #3843
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 20


 645 002e 0D48     		ldr	r0, .L32+16
 646 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 647              	.LVL32:
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 648              		.loc 1 297 5 view .LVU194
 649 0034 4FF45841 		mov	r1, #55296
 650 0038 0B48     		ldr	r0, .L32+20
 651 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 652              	.LVL33:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 653              		.loc 1 299 5 view .LVU195
 654 003e 4FF48961 		mov	r1, #1096
 655 0042 0A48     		ldr	r0, .L32+24
 656 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 657              	.LVL34:
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 658              		.loc 1 301 5 view .LVU196
 659 0048 4FF49861 		mov	r1, #1216
 660 004c 0848     		ldr	r0, .L32+28
 661 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 662              	.LVL35:
 663              		.loc 1 308 1 is_stmt 0 view .LVU197
 664 0052 DAE7     		b	.L28
 665              	.L33:
 666              		.align	2
 667              	.L32:
 668 0054 00680140 		.word	1073833984
 669 0058 00380240 		.word	1073887232
 670 005c 00140240 		.word	1073878016
 671 0060 00000240 		.word	1073872896
 672 0064 00040240 		.word	1073873920
 673 0068 00100240 		.word	1073876992
 674 006c 000C0240 		.word	1073875968
 675 0070 00080240 		.word	1073874944
 676              		.cfi_endproc
 677              	.LFE239:
 679              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 680              		.align	1
 681              		.global	HAL_RNG_MspInit
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	HAL_RNG_MspInit:
 687              	.LVL36:
 688              	.LFB240:
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c **** /**
 311:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP Initialization
 312:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 313:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 314:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 315:Core/Src/stm32f4xx_hal_msp.c **** */
 316:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 317:Core/Src/stm32f4xx_hal_msp.c **** {
 689              		.loc 1 317 1 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 21


 692              		@ frame_needed = 0, uses_anonymous_args = 0
 318:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 693              		.loc 1 318 3 view .LVU199
 694              		.loc 1 318 10 is_stmt 0 view .LVU200
 695 0000 0268     		ldr	r2, [r0]
 696              		.loc 1 318 5 view .LVU201
 697 0002 0E4B     		ldr	r3, .L41
 698 0004 9A42     		cmp	r2, r3
 699 0006 00D0     		beq	.L40
 700 0008 7047     		bx	lr
 701              	.L40:
 317:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 702              		.loc 1 317 1 view .LVU202
 703 000a 00B5     		push	{lr}
 704              	.LCFI12:
 705              		.cfi_def_cfa_offset 4
 706              		.cfi_offset 14, -4
 707 000c 83B0     		sub	sp, sp, #12
 708              	.LCFI13:
 709              		.cfi_def_cfa_offset 16
 319:Core/Src/stm32f4xx_hal_msp.c ****   {
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 323:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 324:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 710              		.loc 1 324 5 is_stmt 1 view .LVU203
 711              	.LBB12:
 712              		.loc 1 324 5 view .LVU204
 713 000e 0022     		movs	r2, #0
 714 0010 0192     		str	r2, [sp, #4]
 715              		.loc 1 324 5 view .LVU205
 716 0012 0B4B     		ldr	r3, .L41+4
 717 0014 596B     		ldr	r1, [r3, #52]
 718 0016 41F04001 		orr	r1, r1, #64
 719 001a 5963     		str	r1, [r3, #52]
 720              		.loc 1 324 5 view .LVU206
 721 001c 5B6B     		ldr	r3, [r3, #52]
 722 001e 03F04003 		and	r3, r3, #64
 723 0022 0193     		str	r3, [sp, #4]
 724              		.loc 1 324 5 view .LVU207
 725 0024 019B     		ldr	r3, [sp, #4]
 726              	.LBE12:
 727              		.loc 1 324 5 view .LVU208
 325:Core/Src/stm32f4xx_hal_msp.c ****     /* RNG interrupt Init */
 326:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(HASH_RNG_IRQn, 5, 0);
 728              		.loc 1 326 5 view .LVU209
 729 0026 0521     		movs	r1, #5
 730 0028 5020     		movs	r0, #80
 731              	.LVL37:
 732              		.loc 1 326 5 is_stmt 0 view .LVU210
 733 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 734              	.LVL38:
 327:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 735              		.loc 1 327 5 is_stmt 1 view .LVU211
 736 002e 5020     		movs	r0, #80
 737 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 22


 738              	.LVL39:
 328:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 331:Core/Src/stm32f4xx_hal_msp.c ****   }
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c **** }
 739              		.loc 1 333 1 is_stmt 0 view .LVU212
 740 0034 03B0     		add	sp, sp, #12
 741              	.LCFI14:
 742              		.cfi_def_cfa_offset 4
 743              		@ sp needed
 744 0036 5DF804FB 		ldr	pc, [sp], #4
 745              	.L42:
 746 003a 00BF     		.align	2
 747              	.L41:
 748 003c 00080650 		.word	1342572544
 749 0040 00380240 		.word	1073887232
 750              		.cfi_endproc
 751              	.LFE240:
 753              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 754              		.align	1
 755              		.global	HAL_RNG_MspDeInit
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 760              	HAL_RNG_MspDeInit:
 761              	.LVL40:
 762              	.LFB241:
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 335:Core/Src/stm32f4xx_hal_msp.c **** /**
 336:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 337:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 338:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 339:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 340:Core/Src/stm32f4xx_hal_msp.c **** */
 341:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 342:Core/Src/stm32f4xx_hal_msp.c **** {
 763              		.loc 1 342 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		.loc 1 342 1 is_stmt 0 view .LVU214
 768 0000 08B5     		push	{r3, lr}
 769              	.LCFI15:
 770              		.cfi_def_cfa_offset 8
 771              		.cfi_offset 3, -8
 772              		.cfi_offset 14, -4
 343:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 773              		.loc 1 343 3 is_stmt 1 view .LVU215
 774              		.loc 1 343 10 is_stmt 0 view .LVU216
 775 0002 0268     		ldr	r2, [r0]
 776              		.loc 1 343 5 view .LVU217
 777 0004 064B     		ldr	r3, .L47
 778 0006 9A42     		cmp	r2, r3
 779 0008 00D0     		beq	.L46
 780              	.LVL41:
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 23


 781              	.L43:
 344:Core/Src/stm32f4xx_hal_msp.c ****   {
 345:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 348:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c ****     /* RNG interrupt DeInit */
 352:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(HASH_RNG_IRQn);
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 356:Core/Src/stm32f4xx_hal_msp.c ****   }
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c **** }
 782              		.loc 1 358 1 view .LVU218
 783 000a 08BD     		pop	{r3, pc}
 784              	.LVL42:
 785              	.L46:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 786              		.loc 1 349 5 is_stmt 1 view .LVU219
 787 000c 054A     		ldr	r2, .L47+4
 788 000e 536B     		ldr	r3, [r2, #52]
 789 0010 23F04003 		bic	r3, r3, #64
 790 0014 5363     		str	r3, [r2, #52]
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 791              		.loc 1 352 5 view .LVU220
 792 0016 5020     		movs	r0, #80
 793              	.LVL43:
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 794              		.loc 1 352 5 is_stmt 0 view .LVU221
 795 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 796              	.LVL44:
 797              		.loc 1 358 1 view .LVU222
 798 001c F5E7     		b	.L43
 799              	.L48:
 800 001e 00BF     		.align	2
 801              	.L47:
 802 0020 00080650 		.word	1342572544
 803 0024 00380240 		.word	1073887232
 804              		.cfi_endproc
 805              	.LFE241:
 807              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 808              		.align	1
 809              		.global	HAL_RTC_MspInit
 810              		.syntax unified
 811              		.thumb
 812              		.thumb_func
 814              	HAL_RTC_MspInit:
 815              	.LVL45:
 816              	.LFB242:
 359:Core/Src/stm32f4xx_hal_msp.c **** 
 360:Core/Src/stm32f4xx_hal_msp.c **** /**
 361:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 362:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 363:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 24


 364:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 365:Core/Src/stm32f4xx_hal_msp.c **** */
 366:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 367:Core/Src/stm32f4xx_hal_msp.c **** {
 817              		.loc 1 367 1 is_stmt 1 view -0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 48
 820              		@ frame_needed = 0, uses_anonymous_args = 0
 821              		.loc 1 367 1 is_stmt 0 view .LVU224
 822 0000 10B5     		push	{r4, lr}
 823              	.LCFI16:
 824              		.cfi_def_cfa_offset 8
 825              		.cfi_offset 4, -8
 826              		.cfi_offset 14, -4
 827 0002 8CB0     		sub	sp, sp, #48
 828              	.LCFI17:
 829              		.cfi_def_cfa_offset 56
 830 0004 0446     		mov	r4, r0
 368:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 831              		.loc 1 368 3 is_stmt 1 view .LVU225
 832              		.loc 1 368 28 is_stmt 0 view .LVU226
 833 0006 3022     		movs	r2, #48
 834 0008 0021     		movs	r1, #0
 835 000a 6846     		mov	r0, sp
 836              	.LVL46:
 837              		.loc 1 368 28 view .LVU227
 838 000c FFF7FEFF 		bl	memset
 839              	.LVL47:
 369:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 840              		.loc 1 369 3 is_stmt 1 view .LVU228
 841              		.loc 1 369 10 is_stmt 0 view .LVU229
 842 0010 2268     		ldr	r2, [r4]
 843              		.loc 1 369 5 view .LVU230
 844 0012 0B4B     		ldr	r3, .L55
 845 0014 9A42     		cmp	r2, r3
 846 0016 01D0     		beq	.L53
 847              	.L49:
 370:Core/Src/stm32f4xx_hal_msp.c ****   {
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 375:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 376:Core/Src/stm32f4xx_hal_msp.c ****   */
 377:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 378:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 379:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 380:Core/Src/stm32f4xx_hal_msp.c ****     {
 381:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 382:Core/Src/stm32f4xx_hal_msp.c ****     }
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 384:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 385:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 386:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 387:Core/Src/stm32f4xx_hal_msp.c **** 
 388:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 389:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 25


 390:Core/Src/stm32f4xx_hal_msp.c **** 
 391:Core/Src/stm32f4xx_hal_msp.c **** }
 848              		.loc 1 391 1 view .LVU231
 849 0018 0CB0     		add	sp, sp, #48
 850              	.LCFI18:
 851              		.cfi_remember_state
 852              		.cfi_def_cfa_offset 8
 853              		@ sp needed
 854 001a 10BD     		pop	{r4, pc}
 855              	.LVL48:
 856              	.L53:
 857              	.LCFI19:
 858              		.cfi_restore_state
 377:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 859              		.loc 1 377 5 is_stmt 1 view .LVU232
 377:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 860              		.loc 1 377 46 is_stmt 0 view .LVU233
 861 001c 2023     		movs	r3, #32
 862 001e 0093     		str	r3, [sp]
 378:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 863              		.loc 1 378 5 is_stmt 1 view .LVU234
 378:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 864              		.loc 1 378 43 is_stmt 0 view .LVU235
 865 0020 4FF40073 		mov	r3, #512
 866 0024 0A93     		str	r3, [sp, #40]
 379:Core/Src/stm32f4xx_hal_msp.c ****     {
 867              		.loc 1 379 5 is_stmt 1 view .LVU236
 379:Core/Src/stm32f4xx_hal_msp.c ****     {
 868              		.loc 1 379 9 is_stmt 0 view .LVU237
 869 0026 6846     		mov	r0, sp
 870 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 871              	.LVL49:
 379:Core/Src/stm32f4xx_hal_msp.c ****     {
 872              		.loc 1 379 8 view .LVU238
 873 002c 20B9     		cbnz	r0, .L54
 874              	.L51:
 385:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 875              		.loc 1 385 5 is_stmt 1 view .LVU239
 876 002e 054B     		ldr	r3, .L55+4
 877 0030 0122     		movs	r2, #1
 878 0032 C3F83C2E 		str	r2, [r3, #3644]
 879              		.loc 1 391 1 is_stmt 0 view .LVU240
 880 0036 EFE7     		b	.L49
 881              	.L54:
 381:Core/Src/stm32f4xx_hal_msp.c ****     }
 882              		.loc 1 381 7 is_stmt 1 view .LVU241
 883 0038 FFF7FEFF 		bl	Error_Handler
 884              	.LVL50:
 885 003c F7E7     		b	.L51
 886              	.L56:
 887 003e 00BF     		.align	2
 888              	.L55:
 889 0040 00280040 		.word	1073752064
 890 0044 00004742 		.word	1111949312
 891              		.cfi_endproc
 892              	.LFE242:
 894              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 26


 895              		.align	1
 896              		.global	HAL_RTC_MspDeInit
 897              		.syntax unified
 898              		.thumb
 899              		.thumb_func
 901              	HAL_RTC_MspDeInit:
 902              	.LVL51:
 903              	.LFB243:
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c **** /**
 394:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 395:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 396:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 397:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 398:Core/Src/stm32f4xx_hal_msp.c **** */
 399:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 400:Core/Src/stm32f4xx_hal_msp.c **** {
 904              		.loc 1 400 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908              		@ link register save eliminated.
 401:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 909              		.loc 1 401 3 view .LVU243
 910              		.loc 1 401 10 is_stmt 0 view .LVU244
 911 0000 0268     		ldr	r2, [r0]
 912              		.loc 1 401 5 view .LVU245
 913 0002 044B     		ldr	r3, .L60
 914 0004 9A42     		cmp	r2, r3
 915 0006 00D0     		beq	.L59
 916              	.L57:
 402:Core/Src/stm32f4xx_hal_msp.c ****   {
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 406:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 407:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 408:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 409:Core/Src/stm32f4xx_hal_msp.c **** 
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 411:Core/Src/stm32f4xx_hal_msp.c ****   }
 412:Core/Src/stm32f4xx_hal_msp.c **** 
 413:Core/Src/stm32f4xx_hal_msp.c **** }
 917              		.loc 1 413 1 view .LVU246
 918 0008 7047     		bx	lr
 919              	.L59:
 407:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 920              		.loc 1 407 5 is_stmt 1 view .LVU247
 921 000a 034B     		ldr	r3, .L60+4
 922 000c 0022     		movs	r2, #0
 923 000e C3F83C2E 		str	r2, [r3, #3644]
 924              		.loc 1 413 1 is_stmt 0 view .LVU248
 925 0012 F9E7     		b	.L57
 926              	.L61:
 927              		.align	2
 928              	.L60:
 929 0014 00280040 		.word	1073752064
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 27


 930 0018 00004742 		.word	1111949312
 931              		.cfi_endproc
 932              	.LFE243:
 934              		.section	.text.HAL_WWDG_MspInit,"ax",%progbits
 935              		.align	1
 936              		.global	HAL_WWDG_MspInit
 937              		.syntax unified
 938              		.thumb
 939              		.thumb_func
 941              	HAL_WWDG_MspInit:
 942              	.LVL52:
 943              	.LFB244:
 414:Core/Src/stm32f4xx_hal_msp.c **** 
 415:Core/Src/stm32f4xx_hal_msp.c **** /**
 416:Core/Src/stm32f4xx_hal_msp.c **** * @brief WWDG MSP Initialization
 417:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 418:Core/Src/stm32f4xx_hal_msp.c **** * @param hwwdg: WWDG handle pointer
 419:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 420:Core/Src/stm32f4xx_hal_msp.c **** */
 421:Core/Src/stm32f4xx_hal_msp.c **** void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
 422:Core/Src/stm32f4xx_hal_msp.c **** {
 944              		.loc 1 422 1 is_stmt 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 8
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948              		@ link register save eliminated.
 423:Core/Src/stm32f4xx_hal_msp.c ****   if(hwwdg->Instance==WWDG)
 949              		.loc 1 423 3 view .LVU250
 950              		.loc 1 423 11 is_stmt 0 view .LVU251
 951 0000 0268     		ldr	r2, [r0]
 952              		.loc 1 423 5 view .LVU252
 953 0002 094B     		ldr	r3, .L69
 954 0004 9A42     		cmp	r2, r3
 955 0006 00D0     		beq	.L68
 956 0008 7047     		bx	lr
 957              	.L68:
 422:Core/Src/stm32f4xx_hal_msp.c ****   if(hwwdg->Instance==WWDG)
 958              		.loc 1 422 1 view .LVU253
 959 000a 82B0     		sub	sp, sp, #8
 960              	.LCFI20:
 961              		.cfi_def_cfa_offset 8
 424:Core/Src/stm32f4xx_hal_msp.c ****   {
 425:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN WWDG_MspInit 0 */
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 427:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END WWDG_MspInit 0 */
 428:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 429:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_WWDG_CLK_ENABLE();
 962              		.loc 1 429 5 is_stmt 1 view .LVU254
 963              	.LBB13:
 964              		.loc 1 429 5 view .LVU255
 965 000c 0023     		movs	r3, #0
 966 000e 0193     		str	r3, [sp, #4]
 967              		.loc 1 429 5 view .LVU256
 968 0010 064B     		ldr	r3, .L69+4
 969 0012 1A6C     		ldr	r2, [r3, #64]
 970 0014 42F40062 		orr	r2, r2, #2048
 971 0018 1A64     		str	r2, [r3, #64]
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 28


 972              		.loc 1 429 5 view .LVU257
 973 001a 1B6C     		ldr	r3, [r3, #64]
 974 001c 03F40063 		and	r3, r3, #2048
 975 0020 0193     		str	r3, [sp, #4]
 976              		.loc 1 429 5 view .LVU258
 977 0022 019B     		ldr	r3, [sp, #4]
 978              	.LBE13:
 979              		.loc 1 429 5 view .LVU259
 430:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN WWDG_MspInit 1 */
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 432:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END WWDG_MspInit 1 */
 433:Core/Src/stm32f4xx_hal_msp.c ****   }
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 435:Core/Src/stm32f4xx_hal_msp.c **** }
 980              		.loc 1 435 1 is_stmt 0 view .LVU260
 981 0024 02B0     		add	sp, sp, #8
 982              	.LCFI21:
 983              		.cfi_def_cfa_offset 0
 984              		@ sp needed
 985 0026 7047     		bx	lr
 986              	.L70:
 987              		.align	2
 988              	.L69:
 989 0028 002C0040 		.word	1073753088
 990 002c 00380240 		.word	1073887232
 991              		.cfi_endproc
 992              	.LFE244:
 994              		.text
 995              	.Letext0:
 996              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 997              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 998              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 999              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1000              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1001              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1002              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1003              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1004              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1005              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_ltdc.h"
 1006              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rng.h"
 1007              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1008              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_wwdg.h"
 1009              		.file 15 "Core/Inc/main.h"
 1010              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1011              		.file 17 "<built-in>"
ARM GAS  C:\Users\papai\AppData\Local\Temp\ccoub2z0.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:88     .text.HAL_MspInit:00000040 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:93     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:99     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:161    .text.HAL_ADC_MspInit:0000003c $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:166    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:172    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:214    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:220    .text.HAL_LTDC_MspInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:226    .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:582    .text.HAL_LTDC_MspInit:00000178 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:594    .text.HAL_LTDC_MspDeInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:600    .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:668    .text.HAL_LTDC_MspDeInit:00000054 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:680    .text.HAL_RNG_MspInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:686    .text.HAL_RNG_MspInit:00000000 HAL_RNG_MspInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:748    .text.HAL_RNG_MspInit:0000003c $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:754    .text.HAL_RNG_MspDeInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:760    .text.HAL_RNG_MspDeInit:00000000 HAL_RNG_MspDeInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:802    .text.HAL_RNG_MspDeInit:00000020 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:808    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:814    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:889    .text.HAL_RTC_MspInit:00000040 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:895    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:901    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:929    .text.HAL_RTC_MspDeInit:00000014 $d
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:935    .text.HAL_WWDG_MspInit:00000000 $t
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:941    .text.HAL_WWDG_MspInit:00000000 HAL_WWDG_MspInit
C:\Users\papai\AppData\Local\Temp\ccoub2z0.s:989    .text.HAL_WWDG_MspInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
