Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 18:00:03 2022
| Host         : DESKTOP-VBL1J4F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Animation_timing_summary_routed.rpt -pb Animation_timing_summary_routed.pb -rpx Animation_timing_summary_routed.rpx -warn_on_violation
| Design       : Animation
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  154         
TIMING-20  Warning           Non-clocked latch            20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (829)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (829)
--------------------------
 There are 117 register/latch pins with no clock driven by root clock pin: VGA/VS_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: VGA/clk_25MHz_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/hcounter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA/vcounter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkint_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: wColor_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: wColor_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: wColor_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 clkint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkint_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clkint_reg/Q
                         net (fo=2, routed)           1.009     6.551    clkint_reg_n_0
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  clkint_i_1/O
                         net (fo=1, routed)           0.000     6.675    clkint_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkint_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clkint_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 clkint_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkint_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clkint_reg/Q
                         net (fo=2, routed)           0.356     1.943    clkint_reg_n_0
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  clkint_i_1/O
                         net (fo=1, routed)           0.000     1.988    clkint_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkint_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clkint_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clkint_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clkint_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clkint_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clkint_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clkint_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           295 Endpoints
Min Delay           295 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.598ns  (logic 2.585ns (15.574%)  route 14.013ns (84.426%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.823    14.928    VGA/rgb_out[11]_i_5_n_0
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.124    15.052 r  VGA/rgb_out[2]_i_1/O
                         net (fo=2, routed)           1.545    16.598    VGA/rgb_in[2]
    SLICE_X4Y45          FDRE                                         r  VGA/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.591ns  (logic 2.585ns (15.581%)  route 14.006ns (84.419%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.823    14.928    VGA/rgb_out[11]_i_5_n_0
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.124    15.052 r  VGA/rgb_out[2]_i_1/O
                         net (fo=2, routed)           1.538    16.591    VGA/rgb_in[2]
    SLICE_X4Y45          FDRE                                         r  VGA/rgb_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.029ns  (logic 2.585ns (16.127%)  route 13.444ns (83.873%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.449    14.554    VGA/rgb_out[11]_i_5_n_0
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.124    14.678 r  VGA/rgb_out[10]_i_1/O
                         net (fo=2, routed)           1.351    16.029    VGA/rgb_in[10]
    SLICE_X4Y48          FDRE                                         r  VGA/rgb_out_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.897ns  (logic 2.613ns (16.437%)  route 13.284ns (83.563%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.823    14.928    VGA/rgb_out[11]_i_5_n_0
    SLICE_X4Y56          LUT2 (Prop_lut2_I1_O)        0.152    15.080 r  VGA/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.816    15.897    VGA/rgb_in[3]
    SLICE_X4Y55          FDRE                                         r  VGA/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.814ns  (logic 2.585ns (16.346%)  route 13.229ns (83.654%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.449    14.554    VGA/rgb_out[11]_i_5_n_0
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.124    14.678 r  VGA/rgb_out[10]_i_1/O
                         net (fo=2, routed)           1.136    15.814    VGA/rgb_in[10]
    SLICE_X4Y48          FDRE                                         r  VGA/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.698ns  (logic 2.585ns (16.467%)  route 13.113ns (83.533%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.834    14.939    VGA/rgb_out[11]_i_5_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  VGA/rgb_out[11]_i_2/O
                         net (fo=2, routed)           0.635    15.698    VGA/rgb_in[11]
    SLICE_X4Y54          FDRE                                         r  VGA/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.554ns  (logic 2.585ns (16.619%)  route 12.969ns (83.381%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.834    14.939    VGA/rgb_out[11]_i_5_n_0
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  VGA/rgb_out[11]_i_2/O
                         net (fo=2, routed)           0.491    15.554    VGA/rgb_in[11]
    SLICE_X4Y54          FDRE                                         r  VGA/rgb_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.238ns  (logic 2.585ns (16.964%)  route 12.653ns (83.035%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           1.008    15.114    VGA/rgb_out[11]_i_5_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.124    15.238 r  VGA/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.238    VGA/rgb_in[6]
    SLICE_X4Y59          FDRE                                         r  VGA/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.206ns  (logic 2.577ns (16.947%)  route 12.629ns (83.053%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.449    14.554    VGA/rgb_out[11]_i_5_n_0
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.116    14.670 r  VGA/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.536    15.206    VGA/rgb_in[9]
    SLICE_X4Y57          FDRE                                         r  VGA/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/rgb_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.061ns  (logic 2.585ns (17.164%)  route 12.476ns (82.836%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  VGA/vcounter_reg[3]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vcounter_reg[3]/Q
                         net (fo=144, routed)         7.257     7.775    VGA/VCOUNT[3]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  VGA/rgb_out[11]_i_1334/O
                         net (fo=1, routed)           0.000     7.899    VGA/rgb_out[11]_i_1334_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.154 f  VGA/rgb_out_reg[11]_i_1207/O[3]
                         net (fo=2, routed)           0.880     9.034    VGA_n_77
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.307     9.341 r  rgb_out[11]_i_565/O
                         net (fo=1, routed)           0.613     9.953    rgb_out[11]_i_565_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.473 r  rgb_out_reg[11]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.473    rgb_out_reg[11]_i_173_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.630 r  rgb_out_reg[11]_i_45/CO[1]
                         net (fo=1, routed)           1.097    11.727    VGA/rgb_out[11]_i_6_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.059 r  VGA/rgb_out[11]_i_13/O
                         net (fo=1, routed)           0.938    12.997    VGA/rgb_out[11]_i_13_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  VGA/rgb_out[11]_i_6/O
                         net (fo=2, routed)           0.861    13.982    VGA/p_3_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  VGA/rgb_out[11]_i_5/O
                         net (fo=8, routed)           0.831    14.937    VGA/rgb_out[11]_i_5_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124    15.061 r  VGA/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.061    VGA/rgb_in[7]
    SLICE_X5Y59          FDRE                                         r  VGA/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.457%)  route 0.156ns (45.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE                         0.000     0.000 r  VGA/hcounter_reg[5]/C
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcounter_reg[5]/Q
                         net (fo=65, routed)          0.156     0.297    VGA/HCOUNT[5]
    SLICE_X9Y57          LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  VGA/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.342    VGA/plusOp[10]
    SLICE_X9Y57          FDRE                                         r  VGA/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LetPOS2_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LetPOS2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.191ns (53.722%)  route 0.165ns (46.278%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE                         0.000     0.000 r  LetPOS2_reg[0][3]/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  LetPOS2_reg[0][3]/Q
                         net (fo=62, routed)          0.165     0.311    LetPOS2_reg[0][3]
    SLICE_X14Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.356 r  LetPOS2[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    LetPOS2[0][5]_i_1_n_0
    SLICE_X14Y37         FDRE                                         r  LetPOS2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aux_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  aux_reg[0]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  aux_reg[0]/Q
                         net (fo=4, routed)           0.168     0.314    aux_reg_n_0_[0]
    SLICE_X7Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  aux[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    aux[0]_i_1_n_0
    SLICE_X7Y63          FDRE                                         r  aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE                         0.000     0.000 r  VGA/hcounter_reg[0]/C
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcounter_reg[0]/Q
                         net (fo=70, routed)          0.177     0.318    VGA/hcounter_reg[0]_0[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.363 r  VGA/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    VGA/plusOp[2]
    SLICE_X8Y55          FDRE                                         r  VGA/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.189ns (51.704%)  route 0.177ns (48.296%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE                         0.000     0.000 r  VGA/hcounter_reg[0]/C
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcounter_reg[0]/Q
                         net (fo=70, routed)          0.177     0.318    VGA/hcounter_reg[0]_0[0]
    SLICE_X8Y55          LUT4 (Prop_lut4_I1_O)        0.048     0.366 r  VGA/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    VGA/hcounter[3]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  VGA/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE                         0.000     0.000 r  VGA/hcounter_reg[6]/C
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcounter_reg[6]/Q
                         net (fo=60, routed)          0.180     0.321    VGA/HCOUNT[6]
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  VGA/hcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.366    VGA/plusOp[6]
    SLICE_X5Y56          FDRE                                         r  VGA/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LetPOS2_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LetPOS2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.188ns (51.035%)  route 0.180ns (48.965%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE                         0.000     0.000 r  LetPOS2_reg[1][1]/C
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  LetPOS2_reg[1][1]/Q
                         net (fo=45, routed)          0.180     0.326    LetPOS2_reg[1][1]
    SLICE_X11Y62         LUT3 (Prop_lut3_I0_O)        0.042     0.368 r  LetPOS2[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    LetPOS2_reg[1]0[2]
    SLICE_X11Y62         FDRE                                         r  LetPOS2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LetPOS2_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LetPOS2_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.188ns (51.026%)  route 0.180ns (48.974%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  LetPOS2_reg[3][1]/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  LetPOS2_reg[3][1]/Q
                         net (fo=84, routed)          0.180     0.326    LetPOS2_reg[3][1]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.042     0.368 r  LetPOS2[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    LetPOS2[3][2]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  LetPOS2_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LetPOS2_reg[5][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LetPOS2_reg[5][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.191ns (51.603%)  route 0.179ns (48.397%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  LetPOS2_reg[5][5]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  LetPOS2_reg[5][5]/Q
                         net (fo=40, routed)          0.179     0.325    LetPOS2_reg[5][5]
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  LetPOS2[5][5]_i_1/O
                         net (fo=1, routed)           0.000     0.370    LetPOS2[5][5]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  LetPOS2_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/clk_25MHz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/clk_25MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  VGA/clk_25MHz_reg/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA/clk_25MHz_reg/Q
                         net (fo=2, routed)           0.185     0.326    VGA/clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  VGA/clk_25MHz_i_1/O
                         net (fo=1, routed)           0.000     0.371    VGA/clk_25MHz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  VGA/clk_25MHz_reg/D
  -------------------------------------------------------------------    -------------------





