INFO: [VRFC 10-163] Analyzing VHDL file "C:/Uni/Ujrakonfiguralhato digitalis aramkorok/7.felev/UKDA_Projekt/project/project.srcs/sim_1/new/top_modul_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module_sim'
