// Seed: 3677127708
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  xnor (id_2, id_11, id_12, id_8, id_10, id_16, id_6, id_7, id_9, id_4);
  wire id_16;
  module_0(
      id_6, id_11, id_15
  );
  assign id_2 = id_4;
  wire id_17;
  assign id_5[1 : 1] = 1;
  wire id_18;
endmodule
