head	1.9;
access;
symbols
	OMAP4-0_60:1.9
	OMAP4-0_59-1_52_2_3:1.8.2.1
	OMAP4-0_59:1.8
	OMAP4-0_58:1.8
	OMAP4-0_57:1.8
	OMAP4-0_56:1.8
	OMAP4-0_55:1.8
	OMAP4-0_54-1_52_2_2:1.8.2.1
	OMAP4-0_54:1.8
	OMAP4-0_53:1.8
	OMAP4-0_52-1_52_2_1:1.8.2.1
	SMP:1.8.0.2
	SMP_bp:1.8
	OMAP4-0_52:1.8
	OMAP4-0_51:1.8
	OMAP4-0_50:1.8
	OMAP4-0_49:1.8
	OMAP4-0_48:1.8
	OMAP4-0_47:1.8
	OMAP4-0_46:1.7
	OMAP4-0_45:1.7
	OMAP4-0_44:1.7
	OMAP4-0_43:1.6
	OMAP4-0_42:1.6
	OMAP4-0_41:1.6
	OMAP4-0_40:1.6
	OMAP4-0_39:1.6
	OMAP4-0_38:1.6
	OMAP4-0_37:1.6
	OMAP4-0_36:1.6
	OMAP4-0_35:1.6
	OMAP4-0_34:1.6
	OMAP4-0_33:1.6
	OMAP4-0_32:1.6
	OMAP4-0_31:1.6
	OMAP4-0_30:1.6
	OMAP4-0_29:1.6
	OMAP4-0_28:1.6
	OMAP4-0_27:1.6
	OMAP4-0_26:1.6
	OMAP4-0_25:1.6
	OMAP4-0_24:1.6
	OMAP4-0_23:1.6
	OMAP4-0_22:1.6
	OMAP4-0_21:1.6
	OMAP4-0_20:1.6
	OMAP4-0_19:1.6
	OMAP4-0_18:1.6
	OMAP4-0_17:1.6
	OMAP4-0_16:1.6
	OMAP4-0_15:1.6
	OMAP4-0_14:1.6
	OMAP4-0_13:1.5
	OMAP4-0_12:1.5
	OMAP4-0_11:1.5
	OMAP4-0_10:1.5
	OMAP4-0_09:1.4
	OMAP4-0_08:1.4
	OMAP4-0_07:1.4
	OMAP4-0_06:1.3
	OMAP4-0_05:1.2
	OMAP4-0_04:1.1.1.1
	OMAP4-0_03:1.1.1.1
	OMAP4-0_02:1.1.1.1
	OMAP4-0_01:1.1.1.1
	initial:1.1.1.1
	TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.9
date	2018.07.07.14.46.29;	author jlee;	state Exp;
branches;
next	1.8;
commitid	IdpQqfjTDGJUldJA;

1.8
date	2015.09.01.21.22.42;	author rool;	state Exp;
branches
	1.8.2.1;
next	1.7;
commitid	wG3IDGBgTDRpYAzy;

1.7
date	2015.04.08.07.33.50;	author rsprowson;	state Exp;
branches;
next	1.6;
commitid	ziZUYwsqx4235Lgy;

1.6
date	2013.04.07.08.13.09;	author rsprowson;	state Exp;
branches;
next	1.5;
commitid	pJ3reWwimQfmNOKw;

1.5
date	2012.07.03.23.09.00;	author bavison;	state Exp;
branches;
next	1.4;
commitid	0Wfi25ZdrHiIGabw;

1.4
date	2012.03.25.11.42.54;	author rsprowson;	state Exp;
branches;
next	1.3;
commitid	4FjnaYBzkPTA6gYv;

1.3
date	2012.03.25.10.28.44;	author rsprowson;	state Exp;
branches;
next	1.2;
commitid	wcxutstPODhaHfYv;

1.2
date	2012.02.11.17.48.06;	author rsprowson;	state Exp;
branches;
next	1.1;
commitid	W3PfhFs2h9uBvLSv;

1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches
	1.1.1.1;
next	;
commitid	M3eV6gzJuoHHMezv;

1.8.2.1
date	2017.07.29.11.55.47;	author jlee;	state Exp;
branches;
next	;
commitid	tNqXOj5HJ9lUq71A;

1.1.1.1
date	2011.09.12.19.01.15;	author bavison;	state Exp;
branches;
next	;
commitid	M3eV6gzJuoHHMezv;


desc
@@


1.9
log
@Merge SMP branch to trunk
Detail:
  Makefile, s/DBell - Add doorbell HAL device implementation, using GIC SGIs
  hdr/StaticWS, hdr/omap4430 - Tidy things up a bit by removing the DebugInterrupts code.
  hdr/omap4_reg - Offset all the shared interrupt numbers so that RISC OS IRQs 0-31 are core 0 private, 32-63 core 1 private, 64-159 shared
  s/Boot - Implement SMP ARMops
  s/Interrupts - Tidy up interrupt handling and implement new HAL IRQ calls
Admin:
  Untested
  Requires Kernel-6_09


Version 0.60. Tagged as 'OMAP4-0_60'
@
text
@; Copyright 2011 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

        [       :LNOT: :DEF: __HAL_OMAP4430_HDR__
        GBLL    __HAL_OMAP4430_HDR__

        ; Debugging in the serial port (UART 3)
                GBLL    Debug
Debug           SETL    {FALSE}

        ; Boot timings using the 32KHz timer
                GBLL    DebugTiming
DebugTiming     SETL    Debug :LAND: {FALSE}

        ; Should the I cache be off when the MMU is
                GBLL    CacheOff
CacheOff        SETL    {FALSE}

        ; QEMU support - disables some code that does stuff QEMU doesn't support
                GBLL    QEMU
QEMU            SETL    {FALSE}


; Physical memory map. All unmentioned ranges are reserved.
; 00000000-3FFFFFFF GPMC
; 40028000-40033FFF Internal boot ROM
; 40100000-401FFFFF Audio back-end (ABE)
; 40300000-4030DFFF L3 OCM_RAM (56K)
; 44000000-44FFFFFF L3 configuration registers
; 48000000-48FFFFFF L4-Core [L4_PER domain]
; 49000000-49FFFFFF L4_ABE domain
; 4A000000-4AFFFFFF L4_CFG domain
;(4A300000-4A33FFFF L4-Wakeup)
; 4C000000-4CFFFFFF EMIF1 (configuration) registers
; 4D000000-4DFFFFFF EMIF2 (configuration) registers
; 4E000000-4FFFFFFF DMM (configuration) registers
; 50000000-51FFFFFF GPMC (configuration) registers
; 52000000-53FFFFFF ISS registers
; 54000000-54FFFFFF L3_EMU domain
; 55000000-55FFFFFF Dual Cortex-M3 subsystem target
; 56000000-57FFFFFF SGX540 domain
; 58000000-58FFFFFF Display subsystem domain
; 5A000000-5AFFFFFF IVA-HD configuration
; 5B000000-5BFFFFFF IVA-HD SL2 domain
; 5C000000-5FFFFFFF Chip-to-chip (C2C) domain
; 60000000-7FFFFFFF Tiler address mapping
; 80000000-BFFFFFFF CS0-SDRAM
; C0000000-FFFFFFFF CS1-SDRAM

IntSRAM_Base            *       &40300000
IntSRAM_Size            *       &0000E000

L3_ABE                  *       &40100000
L3_Control              *       &44000000
L4_Per                  *       &48000000
L4_ABE                  *       &49000000
L4_Core                 *       &4A000000 ; L4_CFG
L4_Wakeup               *       &4A300000
EMIF1_Base              *       &4C000000
EMIF2_Base              *       &4D000000
DMM_Base                *       &4E000000
GPMC_Regs               *       &50000000

L3_Emu                  *       &54000000

SGX540                  *       &56000000
DSS_Base                *       &58000000 ; Display subsystem domain
IVA_HD_Config           *       &5A000000
IVA_HD_SL2              *       &5B000000
C2C_Base                *       &5C000000 ; Chip-to-chip (C2C) domain

CS0_SDRAM               *       &80000000 ; CS0 SDRAM is at a configurable offset from here
CS1_SDRAM               *       &C0000000 ; CS1 SDRAM is at a configurable offset from here

; Cortex-A9 MPU subsystem
MPU_SCU                 *       &48240000 ; Snoop Control Unit
MPU_GIC_PI              *       &48240100 ; GIC Processor Interface
MPU_GIC_ID              *       &48241000 ; GIC Interrupt Distributor
MPU_PL310               *       &48242000
CORTEXA9_SOCKET_PRCM    *       &48243000
CORTEXA9_PRM            *       &48243200
CORTEXA9_CPU0           *       &48243400
CORTEXA9_CPU1           *       &48243800
CORTEXA9_WUGEN          *       &48281000

AUX_CORE_BOOT_0         *       CORTEXA9_WUGEN + &800
AUX_CORE_BOOT_1         *       CORTEXA9_WUGEN + &804

MPU_INTC                *       MPU_SCU
MPU_INTC_CPU            *       (MPU_GIC_PI - MPU_SCU)
MPU_INTC_DIST           *       (MPU_GIC_ID - MPU_SCU)
MPU_INTC_SIZE           *       (MPU_PL310 - MPU_SCU)


; L4-Core locations
L4_CoreConfig           *       (L4_Core + &000000) ; L4 core config
L4_SYSCTRL_GENERAL_CORE *       (L4_Core + &002000) ; general core system control
L4_DIE_ID0              *       (L4_Core + &002200) ; 128 bit unique ID [31:0]
L4_CONTROL_IDCODE       *       (L4_Core + &002204) ; OMAP revision code
L4_DIE_ID1              *       (L4_Core + &002208) ; 128 bit unique ID [63:32]
L4_DIE_ID2              *       (L4_Core + &00220C) ; 128 bit unique ID [95:64]
L4_DIE_ID3              *       (L4_Core + &002210) ; 128 bit unique ID [127:96]
L4_ClockMan             *       (L4_Core + &004000) ; Clock manager (module 1)
L4_ClockMan2            *       (L4_Core + &008000) ; Clock manager (module 2)
L4_sDMA                 *       (L4_Core + &056000) ; sDMA config
L4_HSI                  *       (L4_Core + &058000) ; HSI (top, DMA, port1, port2)
L4_SAR_ROM              *       (L4_Core + &05E000) ; SAR_ROM (save and restore)
L4_USBTLL               *       (L4_Core + &062000) ; HSUSBTLL (transceiverless link)
L4_USB_Host             *       (L4_Core + &064000) ; USB host config (HSUSBHOST)
L4_DSP                  *       (L4_Core + &066000) ; DSP subsystem
L4_FSUSB                *       (L4_Core + &0A9000) ; FSUSB config (Full Speed)
L4_USB_OTG              *       (L4_Core + &0AB000) ; USB OTG config (HSUSBOTG)
L4_USBPHY               *       (L4_Core + &0AD000) ; USBPHY config
L4_SR_MPU               *       (L4_Core + &0D9000) ; SmartReflex MPU
L4_SR_IVA               *       (L4_Core + &0DB000) ; SmartReflex IVA
L4_SR_CORE              *       (L4_Core + &0DD000) ; SmartReflex Core
L4_MAILBOX              *       (L4_Core + &0F4000) ; IPC mailbox
L4_SPINLOCK             *       (L4_Core + &0F6000) ; IPC spinlock
L4_SYSCTRL_PADCONF_CORE *       (L4_Core + &100000) ; pad configuration core system control
L4_Core_Size            *                  &240000  ; Size we request to be mapped in

; L4-Wakeup locations
L4_WakeConfig           *       (L4_Wakeup + &00000) ; L4-wakeup config
L4_32KTIMER             *       (L4_Wakeup + &04000) ; 32K timer
L4_PowerMan             *       (L4_Wakeup + &06000) ; Power and reset manager
L4_SCRM                 *       (L4_Wakeup + &0A000) ; SCRM (System Clock and Reset Management)
L4_SYSCTRL_GENERAL_WKUP *       (L4_Wakeup + &0C000) ; general wakeup system control
L4_GPIO1                *       (L4_Wakeup + &10000) ; GPIO 1
L4_WDTIMER2             *       (L4_Wakeup + &14000) ; WDTIMER 2
L4_GPTIMER1             *       (L4_Wakeup + &18000) ; GPTIMER 1
L4_Keyboard             *       (L4_Wakeup + &1A000) ; Keyboard module
L4_SYSCTRL_PADCONF_WKUP *       (L4_Wakeup + &1E000) ; pad configuration wakeup system control
L4_Wakeup_Size          *                    &41000  ; Size we request to be mapped in

; L4-Peripheral locations
L4_PerConfig    *       (L4_Per + &000000) ; L4-Per config
L4_UART3        *       (L4_Per + &020000) ; UART 3
L4_GPTIMER2     *       (L4_Per + &032000) ; GPTIMER 2
L4_GPTIMER3     *       (L4_Per + &034000) ; GPTIMER 3
L4_GPTIMER4     *       (L4_Per + &036000) ; GPTIMER 4
L4_GPTIMER9     *       (L4_Per + &03E000) ; GPTIMER 9
L4_Display      *       (L4_Per + &040000) ; Display subsystem config
L4_GPIO2        *       (L4_Per + &055000) ; GPIO 2
L4_GPIO3        *       (L4_Per + &057000) ; GPIO 3
L4_GPIO4        *       (L4_Per + &059000) ; GPIO 4
L4_GPIO5        *       (L4_Per + &05B000) ; GPIO 5
L4_GPIO6        *       (L4_Per + &05D000) ; GPIO 6
L4_I2C3         *       (L4_Per + &060000) ; I2C #3
L4_UART1        *       (L4_Per + &06A000) ; UART 1
L4_UART2        *       (L4_Per + &06C000) ; UART 2
L4_UART4        *       (L4_Per + &06E000) ; UART 4
L4_I2C1         *       (L4_Per + &070000) ; I2C #1
L4_I2C2         *       (L4_Per + &072000) ; I2C #2
L4_SLIMBUS2     *       (L4_Per + &076000) ; SLIMBUS2
L4_ELM          *       (L4_Per + &078000) ; ELM (error locator module)
L4_GPTIMER10    *       (L4_Per + &086000) ; GPTIMER 10
L4_GPTIMER11    *       (L4_Per + &088000) ; GPTIMER 11
L4_McBSP4       *       (L4_Per + &096000) ; McBSP4 thing (digital baseband voice data)
L4_McSPI1       *       (L4_Per + &098000) ; McSPI1
L4_McSPI2       *       (L4_Per + &09A000) ; McSPI2
L4_HSMMC1       *       (L4_Per + &09C000) ; HSMMC1
L4_MMC_SD3      *       (L4_Per + &0AD000) ; MMC/SD3
L4_HDQ_1Wire    *       (L4_Per + &0B2000) ; HDQ (1-Wire)
L4_HSMMC2       *       (L4_Per + &0B4000) ; HSMMC2
L4_McSPI3       *       (L4_Per + &0B8000) ; McSPI3
L4_McSPI4       *       (L4_Per + &0BA000) ; McSPI4
L4_MMC_SD4      *       (L4_Per + &0D1000) ; MMC/SD4
L4_MMC_SD5      *       (L4_Per + &0D5000) ; MMC/SD5
L4_I2C4         *       (L4_Per + &350000) ; I2C #4

L4_Per_Size             *         &400000  ; Size we request to be mapped in

; L3-Audio-Back-End locations
L3_McBSP1       *       (L3_ABE + &022000) ; McBSP1
L3_McBSP2       *       (L3_ABE + &024000) ; McBSP2
L3_McBSP3       *       (L3_ABE + &026000) ; McBSP3
L3_McASP_CFG    *       (L3_ABE + &028000) ; McASP CFG port (Multi channel Audio Serial Port)
L3_McASP_DATA   *       (L3_ABE + &02A000) ; McASP data port (Multi channel Audio Serial Port)
L3_SLIMBUS1     *       (L3_ABE + &02C000) ; SLIMBUS1
L3_DMIC         *       (L3_ABE + &02E000) ; DMIC (digital microphone)
L3_WDTIMER3     *       (L3_ABE + &030000) ; WDTIMER3
L3_McPDM        *       (L3_ABE + &032000) ; McPDM (Multi channel Pulse Density Modulation)
L3_GPTIMER5     *       (L3_ABE + &038000) ; GPTIMER5
L3_GPTIMER6     *       (L3_ABE + &03A000) ; GPTIMER6
L3_GPTIMER7     *       (L3_ABE + &03C000) ; GPTIMER7
L3_GPTIMER8     *       (L3_ABE + &03E000) ; GPTIMER8
L3_DMEM         *       (L3_ABE + &080000) ; Data Memory (64 kiB)
L3_CMEM         *       (L3_ABE + &0A0000) ; Coefficient Memory (4 kiB)
L3_SMEM         *       (L3_ABE + &0C0000) ; SMEM (32 kiB)
L3_AESS         *       (L3_ABE + &0F1000) ; AESS configuration

L3_ABE_Size     *                 &100000  ; Size we request to be mapped in

; L4-Audio-Back-End locations
L4_McBSP1       *       (L4_ABE + &022000) ; McBSP1
L4_McBSP2       *       (L4_ABE + &024000) ; McBSP2
L4_McBSP3       *       (L4_ABE + &026000) ; McBSP3
L4_McASP_CFG    *       (L4_ABE + &028000) ; McASP CFG port (Multi channel Audio Serial Port)
L4_McASP_DATA   *       (L4_ABE + &02A000) ; McASP data port (Multi channel Audio Serial Port)
L4_SLIMBUS1     *       (L4_ABE + &02C000) ; SLIMBUS1
L4_DMIC         *       (L4_ABE + &02E000) ; DMIC (digital microphone)
L4_WDTIMER3     *       (L4_ABE + &030000) ; WDTIMER3
L4_McPDM        *       (L4_ABE + &032000) ; McPDM (Multi channel Pulse Density Modulation)
L4_GPTIMER5     *       (L4_ABE + &038000) ; GPTIMER5
L4_GPTIMER6     *       (L4_ABE + &03A000) ; GPTIMER6
L4_GPTIMER7     *       (L4_ABE + &03C000) ; GPTIMER7
L4_GPTIMER8     *       (L4_ABE + &03E000) ; GPTIMER8
L4_DMEM         *       (L4_ABE + &080000) ; Data Memory (64 kiB)
L4_CMEM         *       (L4_ABE + &0A0000) ; Coefficient Memory (4 kiB)
L4_SMEM         *       (L4_ABE + &0C0000) ; SMEM (32 kiB)
L4_AESS         *       (L4_ABE + &0F1000) ; AESS configuration

L4_ABE_Size     *                 &100000  ; Size we request to be mapped in


; CONTROL_IDCODE fields:
; bits 31-28 give the silicon revision
; bits 27-12 give the hawkeye number (OMAP family)
; bits 11-0 are 0x02f
HAWKEYE_OMAP4430_ES10   *       &B852 ; OMAP4430 ES1.0 and ES2.0
HAWKEYE_OMAP4430_ES21   *       &B95C ; OMAP4430 ES2.1 and ES2.2 and ES2.3

                                  ; OMAP4430
REVISION_OMAP4430_ES10  *       0 ; x
REVISION_OMAP4430_ES20  *       1 ; x
REVISION_OMAP4430_ES21  *       3 ; x
REVISION_OMAP4430_ES22  *       4 ; x
REVISION_OMAP4430_ES23  *       6 ; x

HAWKEYE_OMAP4460_ES10   *       &B94E ; OMAP4460 ES1.0 and ES1.1

                                  ; OMAP4460
REVISION_OMAP4460_ES10  *       0 ; x
REVISION_OMAP4460_ES11  *       2 ; x

    [ Debug :LAND: :LNOT: :DEF: DebugExported
        IMPORT  DebugHALPrint
        IMPORT  DebugHALPrintReg
        IMPORT  DebugHALPrintByte
        IMPORT  DebugCallstack
        IMPORT  DebugMemDump
    ]

        MACRO
        DebugChar $temp1,$temp2,$char
    [ Debug :LAND: {FALSE}
        LDR     $temp1,[sb, #BoardConfig_DebugUART]
        MOV     $temp2,#$char
        STRB    $temp2,[$temp1]
    ]
        MEND

        MACRO
        DebugTX $str
    [ Debug
        BL      DebugHALPrint
        =       "$str", 13, 10, 0
        ALIGN
    ]
        MEND

        MACRO
        DebugReg $reg, $str
    [ Debug
        Push   "$reg"
     [ "$str" <> ""
        BL     DebugHALPrint
        =      "$str",0
        ALIGN
     ]
        BL     DebugHALPrintReg
    ]
        MEND

        MACRO
        DebugRegByte $reg, $str
    [ Debug
        Push   "$reg"
     [ "$str" <> ""
        BL     DebugHALPrint
        =      "$str",0
        ALIGN
     ]
        BL     DebugHALPrintByte
    ]
        MEND

        MACRO
        DebugTime $temp,$str
    [ DebugTiming
        LDR     $temp,L4_32KTIMER_Log
        LDR     $temp,[$temp,#16] ; REG_32KSYNCNT_CR
        DebugReg $temp, "$str"
    ]
        MEND

        MACRO
        DebugTimeNoMMU $temp,$str
    [ DebugTiming
        LDR     $temp,=L4_32KTIMER
        LDR     $temp,[$temp,#16]
        DebugReg $temp, "$str"
    ]
        MEND


        ] ; __HAL_OMAP4430_HDR__

        END
@


1.8
log
@Minor OMAP4 tidying
omap4430.hdr/Debug,s:
  Define a dummy symbol so when debug is enabled there aren't conflicting IMPORT and EXPORTs.
PRCM.s:
  Fill in missing frequency.
Boot.s:
  Update comment to match HAL function names.
NVMemory.s:
  Add offset to account for FATLoadedCMOS not being at offset 0.
Top.s:
  Remove unused Post header. Replace DCI with instruction now objasm supports it.
Submission from Willi Theiss.

Version 0.47. Tagged as 'OMAP4-0_47'
@
text
@a34 11
        ; Interrupt debugging - warn over serial port when IRQSource/FIQSource is called twice
        ; in a row without IRQClear/FIQClear being called inbetween
                GBLL    DebugInterrupts
DebugInterrupts SETL    Debug :LAND: {TRUE}

        ; Extra interrupt debugging - when a missed IRQClear is detected, enables code that
        ; prints a trace of IRQClear and IRQSource calls.
        ; Note: Doesn't track FIQs at the moment!
                GBLL    ExtraDebugInterrupts
ExtraDebugInterrupts    SETL DebugInterrupts :LAND: {FALSE}

d98 3
@


1.8.2.1
log
@Initial SMP support
Detail:
  s/DBell, Makefile - Implement doorbell device
  s/Boot - Implement new SMP-related HAL entry points
  s/Interrupts - Remove DebugInterrupts code to make things easier to follow. Add a couple of macros for mapping IRQ numbers to register bits, to help deal with IRQ number translation. Implement new IRQ-related HAL entry points.
  hdr/omap4_reg - Offset the peripheral interrupt numbers so that 0-31 are core 0 private, 32-63 core 1 private, 64+ = peripheral
  hdr/StaticWS - Remove DebugInterrupts code. Reserve space for doorbell device.
  hdr/omap4430 - Remove DebugInterrupts code. Add definitions for aux core boot registers.
Admin:
  Tested on PandaBoard Rev A6


Version 0.52, 1.52.2.1. Tagged as 'OMAP4-0_52-1_52_2_1'
@
text
@d35 11
a108 3
AUX_CORE_BOOT_0         *       CORTEXA9_WUGEN + &800
AUX_CORE_BOOT_1         *       CORTEXA9_WUGEN + &804

@


1.7
log
@Turn off debug
Anyone using the serial port for other peripheral uses might get confused if some HAL debug comes out on it.
Move the IMPORTs into a header so we don't end up with lots of unresolved symbols with Debug {FALSE}.
Built, but not tested.

Version 0.44. Tagged as 'OMAP4-0_44'
@
text
@d256 1
a256 1
    [ Debug
@


1.6
log
@Changes for OMAP4 HAL
hdr/GPIO: aligned columns
hdr/USB: added more USB related register definitions (OTG and USBPHY)
hdr/Video: global variable for preventing multiple inclusion renamed to its original
hdr/irqs44xx: interrupt numbers and naming according to latest OMAP44xx TRMs
hdr/omap4430: address correction for L4_USBPHY
s/Audio:
    changed recovering from error conditions
    disabled kludge for supporting non native samplerates (44.1 + 48k)
s/PRCM:
    removed unused function PRCM_GetFreqSel and related table
s/SDIO
    aligned columns
s/USB
    name change for OTG interrupt source

Part of a number of changes from Willi Theiss.
Build, but not tested.

Version 0.14. Tagged as 'OMAP4-0_14'
@
text
@d21 1
a21 1
Debug           SETL    {TRUE}
d256 7
a266 1
;    [ Debug
@


1.5
log
@  Added SD support for Pandaboard
Detail:
  SDHCI HAL device created. Also, Entry HAL_UARTDefault added (supports
  OS_SerialOp) and HALDoesVideo switch, previously disabled, is now removed.
Admin:
  Requires SDIODriver 0.04.
  Changes received from Willi Theiss.

Version 0.10. Tagged as 'OMAP4-0_10'
@
text
@d128 1
a128 1
L4_USBTLL               *       (L4_Core + &062000) ; HSUSBTLL thing
d133 1
a133 1
L4_USBPHY               *       (L4_Core + &0AD080) ; USBPHY config
@


1.4
log
@Bulk expand of tabs.
Helps to make tracking changes between OMAP3 and OMAP4 less eye watering, but otherwise functionally the same as 0.06.

Version 0.07. Tagged as 'OMAP4-0_07'
@
text
@a45 5
        ; Does the HAL do video or does RISC OS do it? (via VDU HAL device)
                GBLL    HALDoesVideo
HALDoesVideo    SETL    {FALSE}
;HALDoesVideo   SETL    {TRUE}

@


1.3
log
@Updates to OMAP4 port.
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.Audio
    changes for better sound support
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.omap4430
    added DebugTiming macros
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.StaticWS
    added variable NVMemoryFound
    removed variables for NVRAM over SD card support
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Audio
    changes for better sound support
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.board
    adjusted max pixel-clock rate
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Boot
    added debug timing
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.KdbScan
    added debug timing
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.NVMemory
    EEPROM support over JTAG port (EMU0/EMU1)
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.RAM
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Top
    use DMA for copying ROM at top of RAM
    added debug timing
    support for compressed images (as in OMAP3)
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Video
    added debug timing OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.c.CLib
    reverted to version without SD card NVRAM support

Changes from Willi Theiss.
Assembles without errors, but not tested here.

Version 0.06. Tagged as 'OMAP4-0_06'
@
text
@d16 2
a17 2
	[	:LNOT: :DEF: __HAL_OMAP4430_HDR__
	GBLL	__HAL_OMAP4430_HDR__
d19 31
a49 31
	; Debugging in the serial port (UART 3)
		GBLL	Debug
Debug		SETL	{TRUE}

	; Boot timings using the 32KHz timer
		GBLL	DebugTiming
DebugTiming	SETL	Debug :LAND: {FALSE}

	; Should the I cache be off when the MMU is
		GBLL	CacheOff
CacheOff	SETL	{FALSE}

	; QEMU support - disables some code that does stuff QEMU doesn't support
		GBLL	QEMU
QEMU		SETL	{FALSE}

	; Interrupt debugging - warn over serial port when IRQSource/FIQSource is called twice
	; in a row without IRQClear/FIQClear being called inbetween
		GBLL	DebugInterrupts
DebugInterrupts	SETL	Debug :LAND: {TRUE}

	; Extra interrupt debugging - when a missed IRQClear is detected, enables code that
	; prints a trace of IRQClear and IRQSource calls.
	; Note: Doesn't track FIQs at the moment!
		GBLL	ExtraDebugInterrupts
ExtraDebugInterrupts	SETL DebugInterrupts :LAND: {FALSE}

	; Does the HAL do video or does RISC OS do it? (via VDU HAL device)
		GBLL	HALDoesVideo
HALDoesVideo	SETL	{FALSE}
;HALDoesVideo	SETL	{TRUE}
d78 2
a79 2
IntSRAM_Base		*	&40300000
IntSRAM_Size		*	&0000E000
d81 18
a98 18
L3_ABE			*	&40100000
L3_Control		*	&44000000
L4_Per			*	&48000000
L4_ABE			*	&49000000
L4_Core			*	&4A000000 ; L4_CFG
L4_Wakeup		*	&4A300000
EMIF1_Base		*	&4C000000
EMIF2_Base		*	&4D000000
DMM_Base		*	&4E000000
GPMC_Regs		*	&50000000

L3_Emu			*	&54000000

SGX540			*	&56000000
DSS_Base		*	&58000000 ; Display subsystem domain
IVA_HD_Config		*	&5A000000
IVA_HD_SL2		*	&5B000000
C2C_Base		*	&5C000000 ; Chip-to-chip (C2C) domain
d100 2
a101 2
CS0_SDRAM		*	&80000000 ; CS0 SDRAM is at a configurable offset from here
CS1_SDRAM		*	&C0000000 ; CS1 SDRAM is at a configurable offset from here
d104 14
a117 14
MPU_SCU			*	&48240000 ; Snoop Control Unit
MPU_GIC_PI		*	&48240100 ; GIC Processor Interface
MPU_GIC_ID		*	&48241000 ; GIC Interrupt Distributor
MPU_PL310		*	&48242000
CORTEXA9_SOCKET_PRCM	*	&48243000
CORTEXA9_PRM		*	&48243200
CORTEXA9_CPU0		*	&48243400
CORTEXA9_CPU1		*	&48243800
CORTEXA9_WUGEN		*	&48281000

MPU_INTC		*	MPU_SCU
MPU_INTC_CPU		*	(MPU_GIC_PI - MPU_SCU)
MPU_INTC_DIST		*	(MPU_GIC_ID - MPU_SCU)
MPU_INTC_SIZE		*	(MPU_PL310 - MPU_SCU)
d121 25
a145 25
L4_CoreConfig		*	(L4_Core + &000000) ; L4 core config
L4_SYSCTRL_GENERAL_CORE	*	(L4_Core + &002000) ; general core system control
L4_DIE_ID0		*	(L4_Core + &002200) ; 128 bit unique ID [31:0]
L4_CONTROL_IDCODE	*	(L4_Core + &002204) ; OMAP revision code
L4_DIE_ID1		*	(L4_Core + &002208) ; 128 bit unique ID [63:32]
L4_DIE_ID2		*	(L4_Core + &00220C) ; 128 bit unique ID [95:64]
L4_DIE_ID3		*	(L4_Core + &002210) ; 128 bit unique ID [127:96]
L4_ClockMan		*	(L4_Core + &004000) ; Clock manager (module 1)
L4_ClockMan2		*	(L4_Core + &008000) ; Clock manager (module 2)
L4_sDMA			*	(L4_Core + &056000) ; sDMA config
L4_HSI			*	(L4_Core + &058000) ; HSI (top, DMA, port1, port2)
L4_SAR_ROM		*	(L4_Core + &05E000) ; SAR_ROM (save and restore)
L4_USBTLL		*	(L4_Core + &062000) ; HSUSBTLL thing
L4_USB_Host		*	(L4_Core + &064000) ; USB host config (HSUSBHOST)
L4_DSP			*	(L4_Core + &066000) ; DSP subsystem
L4_FSUSB		*	(L4_Core + &0A9000) ; FSUSB config (Full Speed)
L4_USB_OTG		*	(L4_Core + &0AB000) ; USB OTG config (HSUSBOTG)
L4_USBPHY		*	(L4_Core + &0AD080) ; USBPHY config
L4_SR_MPU		*	(L4_Core + &0D9000) ; SmartReflex MPU
L4_SR_IVA		*	(L4_Core + &0DB000) ; SmartReflex IVA
L4_SR_CORE		*	(L4_Core + &0DD000) ; SmartReflex Core
L4_MAILBOX		*	(L4_Core + &0F4000) ; IPC mailbox
L4_SPINLOCK		*	(L4_Core + &0F6000) ; IPC spinlock
L4_SYSCTRL_PADCONF_CORE	*	(L4_Core + &100000) ; pad configuration core system control
L4_Core_Size		*		   &240000  ; Size we request to be mapped in
d148 11
a158 11
L4_WakeConfig		*	(L4_Wakeup + &00000) ; L4-wakeup config
L4_32KTIMER		*	(L4_Wakeup + &04000) ; 32K timer
L4_PowerMan		*	(L4_Wakeup + &06000) ; Power and reset manager
L4_SCRM			*	(L4_Wakeup + &0A000) ; SCRM (System Clock and Reset Management)
L4_SYSCTRL_GENERAL_WKUP	*	(L4_Wakeup + &0C000) ; general wakeup system control
L4_GPIO1		*	(L4_Wakeup + &10000) ; GPIO 1
L4_WDTIMER2		*	(L4_Wakeup + &14000) ; WDTIMER 2
L4_GPTIMER1		*	(L4_Wakeup + &18000) ; GPTIMER 1
L4_Keyboard		*	(L4_Wakeup + &1A000) ; Keyboard module
L4_SYSCTRL_PADCONF_WKUP	*	(L4_Wakeup + &1E000) ; pad configuration wakeup system control
L4_Wakeup_Size		*		     &41000  ; Size we request to be mapped in
d161 34
a194 34
L4_PerConfig	*	(L4_Per + &000000) ; L4-Per config
L4_UART3	*	(L4_Per + &020000) ; UART 3
L4_GPTIMER2	*	(L4_Per + &032000) ; GPTIMER 2
L4_GPTIMER3	*	(L4_Per + &034000) ; GPTIMER 3
L4_GPTIMER4	*	(L4_Per + &036000) ; GPTIMER 4
L4_GPTIMER9	*	(L4_Per + &03E000) ; GPTIMER 9
L4_Display	*	(L4_Per + &040000) ; Display subsystem config
L4_GPIO2	*	(L4_Per + &055000) ; GPIO 2
L4_GPIO3	*	(L4_Per + &057000) ; GPIO 3
L4_GPIO4	*	(L4_Per + &059000) ; GPIO 4
L4_GPIO5	*	(L4_Per + &05B000) ; GPIO 5
L4_GPIO6	*	(L4_Per + &05D000) ; GPIO 6
L4_I2C3		*	(L4_Per + &060000) ; I2C #3
L4_UART1	*	(L4_Per + &06A000) ; UART 1
L4_UART2	*	(L4_Per + &06C000) ; UART 2
L4_UART4	*	(L4_Per + &06E000) ; UART 4
L4_I2C1		*	(L4_Per + &070000) ; I2C #1
L4_I2C2		*	(L4_Per + &072000) ; I2C #2
L4_SLIMBUS2	*	(L4_Per + &076000) ; SLIMBUS2
L4_ELM		*	(L4_Per + &078000) ; ELM (error locator module)
L4_GPTIMER10	*	(L4_Per + &086000) ; GPTIMER 10
L4_GPTIMER11	*	(L4_Per + &088000) ; GPTIMER 11
L4_McBSP4	*	(L4_Per + &096000) ; McBSP4 thing (digital baseband voice data)
L4_McSPI1	*	(L4_Per + &098000) ; McSPI1
L4_McSPI2	*	(L4_Per + &09A000) ; McSPI2
L4_HSMMC1	*	(L4_Per + &09C000) ; HSMMC1
L4_MMC_SD3	*	(L4_Per + &0AD000) ; MMC/SD3
L4_HDQ_1Wire	*	(L4_Per + &0B2000) ; HDQ (1-Wire)
L4_HSMMC2	*	(L4_Per + &0B4000) ; HSMMC2
L4_McSPI3	*	(L4_Per + &0B8000) ; McSPI3
L4_McSPI4	*	(L4_Per + &0BA000) ; McSPI4
L4_MMC_SD4	*	(L4_Per + &0D1000) ; MMC/SD4
L4_MMC_SD5	*	(L4_Per + &0D5000) ; MMC/SD5
L4_I2C4		*	(L4_Per + &350000) ; I2C #4
d196 1
a196 1
L4_Per_Size		*	  &400000  ; Size we request to be mapped in
d199 17
a215 17
L3_McBSP1	*	(L3_ABE + &022000) ; McBSP1
L3_McBSP2	*	(L3_ABE + &024000) ; McBSP2
L3_McBSP3	*	(L3_ABE + &026000) ; McBSP3
L3_McASP_CFG	*	(L3_ABE + &028000) ; McASP CFG port (Multi channel Audio Serial Port)
L3_McASP_DATA	*	(L3_ABE + &02A000) ; McASP data port (Multi channel Audio Serial Port)
L3_SLIMBUS1	*	(L3_ABE + &02C000) ; SLIMBUS1
L3_DMIC		*	(L3_ABE + &02E000) ; DMIC (digital microphone)
L3_WDTIMER3	*	(L3_ABE + &030000) ; WDTIMER3
L3_McPDM	*	(L3_ABE + &032000) ; McPDM (Multi channel Pulse Density Modulation)
L3_GPTIMER5	*	(L3_ABE + &038000) ; GPTIMER5
L3_GPTIMER6	*	(L3_ABE + &03A000) ; GPTIMER6
L3_GPTIMER7	*	(L3_ABE + &03C000) ; GPTIMER7
L3_GPTIMER8	*	(L3_ABE + &03E000) ; GPTIMER8
L3_DMEM		*	(L3_ABE + &080000) ; Data Memory (64 kiB)
L3_CMEM		*	(L3_ABE + &0A0000) ; Coefficient Memory (4 kiB)
L3_SMEM		*	(L3_ABE + &0C0000) ; SMEM (32 kiB)
L3_AESS		*	(L3_ABE + &0F1000) ; AESS configuration
d217 1
a217 1
L3_ABE_Size	*		  &100000  ; Size we request to be mapped in
d220 17
a236 17
L4_McBSP1	*	(L4_ABE + &022000) ; McBSP1
L4_McBSP2	*	(L4_ABE + &024000) ; McBSP2
L4_McBSP3	*	(L4_ABE + &026000) ; McBSP3
L4_McASP_CFG	*	(L4_ABE + &028000) ; McASP CFG port (Multi channel Audio Serial Port)
L4_McASP_DATA	*	(L4_ABE + &02A000) ; McASP data port (Multi channel Audio Serial Port)
L4_SLIMBUS1	*	(L4_ABE + &02C000) ; SLIMBUS1
L4_DMIC		*	(L4_ABE + &02E000) ; DMIC (digital microphone)
L4_WDTIMER3	*	(L4_ABE + &030000) ; WDTIMER3
L4_McPDM	*	(L4_ABE + &032000) ; McPDM (Multi channel Pulse Density Modulation)
L4_GPTIMER5	*	(L4_ABE + &038000) ; GPTIMER5
L4_GPTIMER6	*	(L4_ABE + &03A000) ; GPTIMER6
L4_GPTIMER7	*	(L4_ABE + &03C000) ; GPTIMER7
L4_GPTIMER8	*	(L4_ABE + &03E000) ; GPTIMER8
L4_DMEM		*	(L4_ABE + &080000) ; Data Memory (64 kiB)
L4_CMEM		*	(L4_ABE + &0A0000) ; Coefficient Memory (4 kiB)
L4_SMEM		*	(L4_ABE + &0C0000) ; SMEM (32 kiB)
L4_AESS		*	(L4_ABE + &0F1000) ; AESS configuration
d238 1
a238 1
L4_ABE_Size	*		  &100000  ; Size we request to be mapped in
d245 2
a246 2
HAWKEYE_OMAP4430_ES10	*	&B852 ; OMAP4430 ES1.0 and ES2.0
HAWKEYE_OMAP4430_ES21	*	&B95C ; OMAP4430 ES2.1 and ES2.2 and ES2.3
d248 6
a253 6
				  ; OMAP4430
REVISION_OMAP4430_ES10	*	0 ; x
REVISION_OMAP4430_ES20	*	1 ; x
REVISION_OMAP4430_ES21	*	3 ; x
REVISION_OMAP4430_ES22	*	4 ; x
REVISION_OMAP4430_ES23	*	6 ; x
d255 1
a255 1
HAWKEYE_OMAP4460_ES10	*	&B94E ; OMAP4460 ES1.0 and ES1.1
d257 3
a259 3
				  ; OMAP4460
REVISION_OMAP4460_ES10	*	0 ; x
REVISION_OMAP4460_ES11	*	2 ; x
d262 2
a263 2
	MACRO
	DebugChar $temp1,$temp2,$char
d266 3
a268 3
	LDR	$temp1,[sb, #BoardConfig_DebugUART]
	MOV	$temp2,#$char
	STRB	$temp2,[$temp1]
d270 1
a270 1
	MEND
d272 2
a273 2
	MACRO
	DebugTX $str
d275 3
a277 3
	BL	DebugHALPrint
	=	"$str", 13, 10, 0
	ALIGN
d279 1
a279 1
	MEND
d281 2
a282 2
	MACRO
	DebugReg $reg, $str
d284 1
a284 1
	Push   "$reg"
d286 3
a288 3
	BL     DebugHALPrint
	=      "$str",0
	ALIGN
d290 1
a290 1
	BL     DebugHALPrintReg
d292 1
a292 1
	MEND
d294 2
a295 2
	MACRO
	DebugRegByte $reg, $str
d297 1
a297 1
	Push   "$reg"
d299 3
a301 3
	BL     DebugHALPrint
	=      "$str",0
	ALIGN
d303 1
a303 1
	BL     DebugHALPrintByte
d305 1
a305 1
	MEND
d307 2
a308 2
	MACRO
	DebugTime $temp,$str
d310 3
a312 3
	LDR	$temp,L4_32KTIMER_Log
	LDR	$temp,[$temp,#16] ; REG_32KSYNCNT_CR
	DebugReg $temp, "$str"
d314 1
a314 1
	MEND
d316 2
a317 2
	MACRO
	DebugTimeNoMMU $temp,$str
d319 3
a321 3
	LDR	$temp,=L4_32KTIMER
	LDR	$temp,[$temp,#16]
	DebugReg $temp, "$str"
d323 1
a323 1
	MEND
d326 1
a326 1
	] ; __HAL_OMAP4430_HDR__
d328 1
a328 1
	END
@


1.2
log
@Update to OMAP4 HAL.
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.Audio
    added further definitions for TWL6040 audio chip
    changes for working sound support
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.SDMA
    added further register descriptions according OMAP4 TRM
    changes for working sound support
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.UART
    added further register descriptions according OMAP4 TRM
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.omap4430
    added definitions for OMAP4460 (Panda ES)
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.board
    adjusted max pixel-clock rate
    order of UART entries changed
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Boot
    don't reset debug UART
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Top
    modifications according to OMAP3 version
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.debug
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.UART
    changes according to hdr.UART changes; HAL_UARTModemControl
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.RAM
    use definitions from hdr.SDMA
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.SDMA
    use definitions from hdr.SDMA
    changes for working sound support
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Video
    added code to VideoDevice_Activate (enable DSS power)
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.omap4430
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.hdr.SDMA
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.Audio
OMAP4Dev.castle.RiscOS.Sources.HAL.OMAP4.s.SDMA
    changes for working sound support

Submissions from Willi Theiss. Compiles, but not tested here.

Version 0.05. Tagged as 'OMAP4-0_05'
@
text
@d23 4
d307 17
@


1.1
log
@Initial revision
@
text
@d219 2
a220 2
L4_McASP_CFG	*	(L4_ABE + &028000) ; McASP CFG port (Multi channel Audioi Serial Port)
L4_McASP_DATA	*	(L4_ABE + &02A000) ; McASP data port (Multi channel Audioi Serial Port)
d241 2
a242 16
HAWKEYE_OMAP35x_ES10	*	&B6D6 ; spruf98g. Also OMAP34x ES1.0?
HAWKEYE_OMAP35x		*	&B7AE ; spruf98g. Also OMAP34x >ES1.0?
HAWKEYE_AMDM37x		*	&B891 ; sprugn4
HAWKEYE_AM35x		*	&B868 ; sprugr0

				  ; OMAP34x? OMAP35x? AMDM37x? AM35x?
REVISION_ES10		*	0 ; x        x        x        x
REVISION_ES20		*	1 ; x        x
REVISION_ES21		*	2 ; x        x
REVISION_ES30		*	3 ; x        x
REVISION_ES31		*	4 ; x        x
REVISION_ES311		*	5 ; x
REVISION_ES312		*	7 ; x        x

HAWKEYE_OMAP44x_ES10	*	&B852 ; OMAP4430 ES1.0 and ES2.0
HAWKEYE_OMAP44x_ES21	*	&B95C ; OMAP4430 ES2.1 and ES2.2
d245 11
a255 4
REVISION_OMAP4_ES10	*	0 ; x
REVISION_OMAP4_ES20	*	1 ; x
REVISION_OMAP4_ES21	*	3 ; x
REVISION_OMAP4_ES22	*	4 ; x
@


1.1.1.1
log
@  Initial import of OMAP4 HAL
Detail:
  Target platform is the Pandaboard, based on the TI OMAP4 SoC.
  Port is not yet complete, in particular, audio is not yet working.
Admin:
  Submission from Willi Thei√ü
@
text
@@
