#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 28 14:36:20 2023
# Process ID: 12632
# Current directory: G:/Notes/Computer Organization/Proj/fin/cpu_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4324 G:\Notes\Computer Organization\Proj\fin\cpu_4\project_1.xpr
# Log file: G:/Notes/Computer Organization/Proj/fin/cpu_4/vivado.log
# Journal file: G:/Notes/Computer Organization/Proj/fin/cpu_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/p' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'G:/Notes/Computer Organization/Proj/fin/prgmip32.coe', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/prgmip32.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'G:/Notes/Computer Organization/Proj/fin/dmem32.coe', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/dmem32.coe'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'G:/Notes/Computer Organization/Proj/SEU_CSE_507_user_uart_bmpg_1.3', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/SEU_CSE_507_user_uart_bmpg_1.3'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'G:/Notes/Computer Organization/Proj/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3', nor could it be found using path 'C:/Users/Administrator/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'G:/../../Downloads/SEU_CSE_507_user_uart_bmpg_1.3', nor could it be found using path 'C:/Users/Administrator/Downloads/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/Notes/Computer Organization/Proj/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/Notes/Computer Organization/Proj/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/Notes/Computer Organization/Proj/fin/cpu_4/Downloads/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'uart_bmpg_0' is locked:
* IP definition 'uart_bmpg (1.3)' for IP 'uart_bmpg_0' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 951.465 ; gain = 203.836
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{G:/Notes/Computer Organization/Proj/fin/dmem32.coe}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/Notes/Computer Organization/Proj/fin/prgmip32.coe}}] -no_script -reset -force -quiet
remove_files  {{G:/Notes/Computer Organization/Proj/fin/dmem32.coe} {G:/Notes/Computer Organization/Proj/fin/prgmip32.coe}}
export_ip_user_files -of_objects  [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0_2/uart_bmpg_0.xci}}] -no_script -reset -force -quiet
remove_files  {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0_2/uart_bmpg_0.xci}}
set_property  ip_repo_paths  {{g:/Notes/Computer Organization/Proj/SEU_CSE_507_user_uart_bmpg_1.3} {g:/Notes/Computer Organization/Proj/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3} {g:/Notes/Computer Organization/Proj/fin/cpu_4/Downloads/SEU_CSE_507_user_uart_bmpg_1.3} {G:/Notes/Computer Organization/Proj/scene/uart_m}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/Notes/Computer Organization/Proj/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/Notes/Computer Organization/Proj/Documents/WeChat Files/wxid_bd4cwvy8r23l22/FileStorage/File/2023-05/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'g:/Notes/Computer Organization/Proj/fin/cpu_4/Downloads/SEU_CSE_507_user_uart_bmpg_1.3'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Notes/Computer Organization/Proj/scene/uart_m'.
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir {g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip}
generate_target {instantiation_template} [get_files {{g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
generate_target all [get_files  {{g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_0'...
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP uart_bmpg_0, cache-ID = 3a45988767aefd45; cache size = 14.522 MB.
export_ip_user_files -of_objects [get_files {{g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci'
export_simulation -of_objects [get_files {{g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci}}] -directory {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files} -ipstatic_source_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/modelsim} {questa=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/questa} {riviera=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/riviera} {activehdl=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {G:/FPGA_CPU/asms/offScene1/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/FPGA_CPU/asms/offScene1/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../FPGA_CPU/asms/offScene1/prgmip32.coe'
generate_target all [get_files  {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
export_ip_user_files -of_objects [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 8 prgrom_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci' is already up-to-date
[Sun May 28 14:42:10 2023] Launched prgrom_synth_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci}}] -directory {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files} -ipstatic_source_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/modelsim} {questa=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/questa} {riviera=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/riviera} {activehdl=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {G:/FPGA_CPU/asms/offScene1/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/FPGA_CPU/asms/offScene1/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../FPGA_CPU/asms/offScene1/dmem32.coe'
generate_target all [get_files  {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/RAM/RAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
export_ip_user_files -of_objects [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
[Sun May 28 14:44:37 2023] Launched RAM_synth_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files} -ipstatic_source_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/modelsim} {questa=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/questa} {riviera=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/riviera} {activehdl=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' is already up-to-date
[Sun May 28 14:46:48 2023] Launched synth_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/runme.log
[Sun May 28 14:46:49 2023] Launched impl_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {G:/FPGA_CPU/asms/offScene2/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'g:/FPGA_CPU/asms/offScene2/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../../FPGA_CPU/asms/offScene2/prgmip32.coe'
generate_target all [get_files  {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 8 prgrom_synth_1
[Sun May 28 23:02:09 2023] Launched prgrom_synth_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files {{G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/prgrom.xci}}] -directory {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files} -ipstatic_source_dir {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/modelsim} {questa=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/questa} {riviera=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/riviera} {activehdl=G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'g:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' is already up-to-date
[Sun May 28 23:04:03 2023] Launched synth_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/synth_1/runme.log
[Sun May 28 23:04:03 2023] Launched impl_1...
Run output will be captured here: G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
