Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: tetris_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tetris_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tetris_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : tetris_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\segdisplay.v" into library work
Parsing module <segdisplay>.
Analyzing Verilog file "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\debouncer.v" into library work
Parsing module <dff>.
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\TETRIS_top.v" into library work
Parsing module <tetris_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <tetris_top>.

Elaborating module <debouncer>.

Elaborating module <dff>.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\clockdiv.v" Line 42: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\vga640x480.v" Line 75: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\vga640x480.v" Line 84: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\vga640x480.v" Line 96: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\vga640x480.v" Line 97: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <segdisplay>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tetris_top>.
    Related source file is "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\TETRIS_top.v".
    Found 1-bit register for signal <clk_20hz>.
    Found 29-bit register for signal <counter_20hz>.
    Found 29-bit adder for signal <counter_20hz[28]_GND_1_o_add_1_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <tetris_top> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\debouncer.v".
    Summary:
	no macro.
Unit <debouncer> synthesized.

Synthesizing Unit <dff>.
    Related source file is "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\debouncer.v".
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\clockdiv.v".
    Found 27-bit register for signal <q>.
    Found 27-bit adder for signal <q[26]_GND_4_o_add_1_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\vga640x480.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 150-bit register for signal <gameboard>.
    Found 32-bit register for signal <y_disp>.
    Found 14-bit register for signal <score>.
    Found 29-bit register for signal <counter_1hz>.
    Found 3-bit register for signal <random>.
    Found 1-bit register for signal <clk_1hz>.
    Found 1-bit register for signal <isSquare>.
    Found 32-bit register for signal <x_disp>.
    Found 32-bit subtractor for signal <n4889> created at line 277.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_1836_OUT> created at line 329.
    Found 32-bit subtractor for signal <n3651> created at line 329.
    Found 11-bit subtractor for signal <n3652> created at line 330.
    Found 10-bit adder for signal <hc[9]_GND_5_o_add_2_OUT> created at line 75.
    Found 10-bit adder for signal <vc[9]_GND_5_o_add_4_OUT> created at line 84.
    Found 29-bit adder for signal <counter_1hz[28]_GND_5_o_add_15_OUT> created at line 125.
    Found 3-bit adder for signal <random[2]_GND_5_o_add_17_OUT> created at line 127.
    Found 32-bit adder for signal <n2634> created at line 169.
    Found 32-bit adder for signal <y_disp[31]_GND_5_o_add_44_OUT> created at line 172.
    Found 32-bit adder for signal <n2637> created at line 172.
    Found 32-bit adder for signal <n4821> created at line 185.
    Found 32-bit adder for signal <y_disp[31]_x_disp[31]_add_366_OUT> created at line 185.
    Found 32-bit adder for signal <y_disp[31]_x_disp[31]_add_523_OUT> created at line 186.
    Found 32-bit adder for signal <y_disp[31]_x_disp[31]_add_679_OUT> created at line 192.
    Found 32-bit adder for signal <y_disp[31]_GND_5_o_add_833_OUT> created at line 193.
    Found 32-bit adder for signal <y_disp[31]_x_disp[31]_add_835_OUT> created at line 193.
    Found 32-bit adder for signal <y_disp[31]_GND_5_o_add_989_OUT> created at line 194.
    Found 32-bit adder for signal <n4811> created at line 194.
    Found 32-bit adder for signal <y_disp[31]_GND_5_o_add_1145_OUT> created at line 195.
    Found 32-bit adder for signal <y_disp[31]_x_disp[31]_add_1147_OUT> created at line 195.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1315_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1343_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1371_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1399_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1427_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1455_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1483_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1511_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1539_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1567_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1595_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1623_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1651_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1679_OUT> created at line 224.
    Found 14-bit adder for signal <score[13]_GND_5_o_add_1707_OUT> created at line 224.
    Found 32-bit adder for signal <n4877> created at line 267.
    Found 32-bit adder for signal <n3627> created at line 267.
    Found 32-bit adder for signal <n3628> created at line 267.
    Found 32-bit adder for signal <n3631> created at line 274.
    Found 32-bit adder for signal <n3632> created at line 274.
    Found 32-bit adder for signal <n3633> created at line 276.
    Found 32-bit adder for signal <n3634> created at line 276.
    Found 32-bit adder for signal <n3635> created at line 276.
    Found 32-bit adder for signal <n3636> created at line 276.
    Found 32-bit adder for signal <GND_5_o_y_disp[26]_add_1823_OUT> created at line 317.
    Found 32-bit adder for signal <n4904> created at line 317.
    Found 32-bit adder for signal <GND_5_o_y_disp[26]_add_1826_OUT> created at line 317.
    Found 32-bit adder for signal <GND_5_o_x_disp[26]_add_1828_OUT> created at line 317.
    Found 32-bit adder for signal <n4911> created at line 317.
    Found 32-bit adder for signal <GND_5_o_x_disp[26]_add_1831_OUT> created at line 317.
    Found 32-bit adder for signal <n3654> created at line 333.
    Found 32x5-bit multiplier for signal <n2636> created at line 172.
    Found 32x5-bit multiplier for signal <n2943> created at line 192.
    Found 32x5-bit multiplier for signal <n3097> created at line 193.
    Found 32x5-bit multiplier for signal <n3251> created at line 194.
    Found 32x5-bit multiplier for signal <n3405> created at line 195.
    Found 28x5-bit multiplier for signal <n3653> created at line 333.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_34_o> created at line 169.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_40_o> created at line 169.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_49_o> created at line 172.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1728_o> created at line 267.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1734_o> created at line 267.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1761_o> created at line 274.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1767_o> created at line 274.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1773_o> created at line 274.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1779_o> created at line 274.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1788_o> created at line 276.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1799_o> created at line 276.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1805_o> created at line 276.
    Found 1-bit 150-to-1 multiplexer for signal <y_disp[31]_X_5_o_Mux_1811_o> created at line 276.
    Found 1-bit 150-to-1 multiplexer for signal <GND_5_o_GND_5_o_equal_1842_o> created at line 333.
    Found 10-bit comparator greater for signal <hc[9]_PWR_5_o_LessThan_2_o> created at line 74
    Found 10-bit comparator greater for signal <vc[9]_PWR_5_o_LessThan_4_o> created at line 83
    Found 10-bit comparator greater for signal <hc[9]_GND_5_o_LessThan_11_o> created at line 96
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_13_o> created at line 97
    Found 32-bit comparator lessequal for signal <n0025> created at line 169
    Found 32-bit comparator lessequal for signal <n0036> created at line 172
    Found 32-bit comparator lessequal for signal <n0047> created at line 185
    Found 32-bit comparator lessequal for signal <n0049> created at line 185
    Found 32-bit comparator lessequal for signal <n0354> created at line 186
    Found 32-bit comparator lessequal for signal <n0356> created at line 186
    Found 32-bit comparator lessequal for signal <n0663> created at line 192
    Found 32-bit comparator lessequal for signal <n0665> created at line 192
    Found 32-bit comparator lessequal for signal <n0972> created at line 193
    Found 32-bit comparator lessequal for signal <n0974> created at line 193
    Found 32-bit comparator lessequal for signal <n1281> created at line 194
    Found 32-bit comparator lessequal for signal <n1283> created at line 194
    Found 32-bit comparator lessequal for signal <n1590> created at line 195
    Found 32-bit comparator lessequal for signal <n1592> created at line 195
    Found 32-bit comparator lessequal for signal <n2511> created at line 267
    Found 32-bit comparator lessequal for signal <n2526> created at line 274
    Found 32-bit comparator lessequal for signal <n2544> created at line 276
    Found 10-bit comparator lessequal for signal <n2569> created at line 299
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_1821_o> created at line 299
    Found 32-bit comparator lessequal for signal <n2576> created at line 317
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_1828_o> created at line 317
    Found 32-bit comparator lessequal for signal <n2583> created at line 317
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_1833_o> created at line 317
    Found 10-bit comparator lessequal for signal <n2590> created at line 325
    Found 10-bit comparator greater for signal <hc[9]_PWR_5_o_LessThan_1835_o> created at line 325
    Summary:
	inferred   6 Multiplier(s).
	inferred  52 Adder/Subtractor(s).
	inferred 282 D-type flip-flop(s).
	inferred  29 Comparator(s).
	inferred 1557 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <segdisplay>.
    Related source file is "C:\Users\Student\Desktop\temporary_folder_cs152a\lab4\lab4\lab4\segdisplay.v".
        zero = 7'b1000000
        one = 7'b1111001
        two = 7'b0100100
        three = 7'b0110000
        four = 7'b0011001
        five = 7'b0010010
        six = 7'b0000010
        seven = 7'b1111000
        eight = 7'b0000000
        nine = 7'b0010000
        left = 2'b00
        midleft = 2'b01
        midright = 2'b10
        right = 2'b11
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <seg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | segclk (rising_edge)                           |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit Read Only RAM for signal <_n0276>
    Found 16x7-bit Read Only RAM for signal <GND_6_o_PWR_6_o_mux_63_OUT>
    Found 16x7-bit Read Only RAM for signal <GND_6_o_PWR_6_o_mux_99_OUT>
    Found 16x7-bit Read Only RAM for signal <GND_6_o_PWR_6_o_mux_126_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <state[1]_GND_6_o_wide_mux_127_OUT> created at line 79.
    Summary:
	inferred   4 RAM(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <segdisplay> synthesized.

Synthesizing Unit <div_14u_10u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_7_o_b[9]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_7_o_b[9]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_7_o_b[9]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_7_o_b[9]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <GND_7_o_b[9]_add_9_OUT> created at line 0.
    Found 19-bit adder for signal <GND_7_o_b[9]_add_11_OUT> created at line 0.
    Found 18-bit adder for signal <GND_7_o_b[9]_add_13_OUT> created at line 0.
    Found 17-bit adder for signal <GND_7_o_b[9]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <GND_7_o_b[9]_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <GND_7_o_b[9]_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_27_OUT[13:0]> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_10u> synthesized.

Synthesizing Unit <div_14u_7u>.
    Related source file is "".
    Found 21-bit adder for signal <GND_8_o_b[6]_add_1_OUT> created at line 0.
    Found 20-bit adder for signal <GND_8_o_b[6]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <GND_8_o_b[6]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <GND_8_o_b[6]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[6]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <GND_8_o_b[6]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <GND_8_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_27_OUT[13:0]> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_7u> synthesized.

Synthesizing Unit <mod_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <n0565> created at line 0.
    Found 18-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <n0569> created at line 0.
    Found 17-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <n0573> created at line 0.
    Found 16-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <n0577> created at line 0.
    Found 15-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <n0581> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0585> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0589> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0593> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0597> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0601> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0605> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0609> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <n0613> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <n0617> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <n0621> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_9_o_add_29_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_4u> synthesized.

Synthesizing Unit <div_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_10_o_add_27_OUT[13:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Multipliers                                          : 6
 28x5-bit multiplier                                   : 1
 32x5-bit multiplier                                   : 5
# Adders/Subtractors                                   : 186
 10-bit adder                                          : 2
 11-bit subtractor                                     : 2
 14-bit adder                                          : 102
 15-bit adder                                          : 9
 16-bit adder                                          : 9
 17-bit adder                                          : 9
 18-bit adder                                          : 9
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 27-bit adder                                          : 1
 29-bit adder                                          : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 29
 32-bit subtractor                                     : 2
# Registers                                            : 21
 1-bit register                                        : 9
 10-bit register                                       : 2
 14-bit register                                       : 1
 150-bit register                                      : 1
 27-bit register                                       : 1
 29-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 119
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 57
 15-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 19
# Multiplexers                                         : 2621
 1-bit 150-to-1 multiplexer                            : 14
 1-bit 2-to-1 multiplexer                              : 2535
 10-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 39
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <segdisplay>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0276> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0168<10:13>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_6_o_PWR_6_o_mux_126_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0171>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_6_o_PWR_6_o_mux_63_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0222>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_6_o_PWR_6_o_mux_99_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0249>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <segdisplay> synthesized (advanced).

Synthesizing (advanced) Unit <tetris_top>.
The following registers are absorbed into counter <counter_20hz>: 1 register on signal <counter_20hz>.
Unit <tetris_top> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <counter_1hz>: 1 register on signal <counter_1hz>.
The following registers are absorbed into counter <random>: 1 register on signal <random>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# Multipliers                                          : 6
 28x5-bit multiplier                                   : 1
 32x5-bit multiplier                                   : 5
# Adders/Subtractors                                   : 135
 11-bit subtractor                                     : 2
 13-bit subtractor                                     : 1
 14-bit adder                                          : 57
 14-bit adder carry in                                 : 42
 32-bit adder                                          : 18
 32-bit subtractor                                     : 1
 4-bit adder carry in                                  : 3
 8-bit adder                                           : 11
# Counters                                             : 6
 10-bit up counter                                     : 2
 27-bit up counter                                     : 1
 29-bit up counter                                     : 2
 3-bit up counter                                      : 1
# Registers                                            : 248
 Flip-Flops                                            : 248
# Comparators                                          : 119
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 57
 15-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 19
# Multiplexers                                         : 2619
 1-bit 150-to-1 multiplexer                            : 14
 1-bit 2-to-1 multiplexer                              : 2535
 14-bit 2-to-1 multiplexer                             : 39
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U3/U2/FSM_0> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:2677 - Node <Mmult_n26361> of sequential type is unconnected in block <vga640x480>.
WARNING:Xst:2677 - Node <Mmult_n36531> of sequential type is unconnected in block <vga640x480>.
WARNING:Xst:2677 - Node <U1/q_17> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_18> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_19> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_20> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_21> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_22> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_23> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_24> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_25> of sequential type is unconnected in block <tetris_top>.
WARNING:Xst:2677 - Node <U1/q_26> of sequential type is unconnected in block <tetris_top>.

Optimizing unit <tetris_top> ...

Optimizing unit <vga640x480> ...

Optimizing unit <segdisplay> ...

Optimizing unit <mod_14u_4u> ...
WARNING:Xst:1293 - FF/Latch <U3/y_disp_4> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_5> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_6> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_7> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_8> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_9> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_10> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_11> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_12> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_13> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_14> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_15> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_16> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_17> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_18> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_19> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_20> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_21> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_22> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_23> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_24> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_25> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_26> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_27> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_28> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_29> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_30> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U3/y_disp_31> has a constant value of 0 in block <tetris_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tetris_top, actual ratio is 52.

Final Macro Processing ...

Processing Unit <tetris_top> :
	Found 2-bit shift register for signal <r_dp/d2/out>.
	Found 2-bit shift register for signal <l_dp/d2/out>.
Unit <tetris_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 318
 Flip-Flops                                            : 318
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tetris_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6513
#      GND                         : 1
#      INV                         : 72
#      LUT1                        : 205
#      LUT2                        : 328
#      LUT3                        : 410
#      LUT4                        : 206
#      LUT5                        : 656
#      LUT6                        : 2189
#      MUXCY                       : 986
#      MUXF7                       : 396
#      MUXF8                       : 126
#      VCC                         : 1
#      XORCY                       : 937
# FlipFlops/Latches                : 320
#      FD                          : 2
#      FDC                         : 34
#      FDCE                        : 174
#      FDE                         : 37
#      FDP                         : 12
#      FDR                         : 61
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22
# DSPs                             : 10
#      DSP48A1                     : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             320  out of  18224     1%  
 Number of Slice LUTs:                 4068  out of   9112    44%  
    Number used as Logic:              4066  out of   9112    44%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4089
   Number with an unused Flip Flop:    3769  out of   4089    92%  
   Number with an unused LUT:            21  out of   4089     0%  
   Number of fully used LUT-FF pairs:   299  out of   4089     7%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                     10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | BUFGP                     | 47    |
clk_20hz                           | BUFG                      | 38    |
U1/q_1                             | BUFG                      | 53    |
U3/clk_1hz                         | BUFG                      | 169   |
U1/q_16                            | NONE(U3/U2/state_FSM_FFd4)| 15    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 54.301ns (Maximum Frequency: 18.416MHz)
   Minimum input arrival time before clock: 4.749ns
   Maximum output required time after clock: 15.622ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.451ns (frequency: 224.676MHz)
  Total number of paths / destination ports: 1459 / 77
-------------------------------------------------------------------------
Delay:               4.451ns (Levels of Logic = 2)
  Source:            counter_20hz_9 (FF)
  Destination:       counter_20hz_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_20hz_9 to counter_20hz_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  counter_20hz_9 (counter_20hz_9)
     LUT6:I0->O            1   0.203   0.924  counter_20hz[28]_GND_1_o_equal_3_o<28>1 (counter_20hz[28]_GND_1_o_equal_3_o<28>)
     LUT5:I0->O           30   0.203   1.263  counter_20hz[28]_GND_1_o_equal_3_o<28>6 (counter_20hz[28]_GND_1_o_equal_3_o)
     FDR:R                     0.430          counter_20hz_0
    ----------------------------------------
    Total                      4.451ns (1.283ns logic, 3.168ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20hz'
  Clock period: 13.206ns (frequency: 75.723MHz)
  Total number of paths / destination ports: 318628 / 68
-------------------------------------------------------------------------
Delay:               13.206ns (Levels of Logic = 13)
  Source:            U3/x_disp_0 (FF)
  Destination:       U3/x_disp_31 (FF)
  Source Clock:      clk_20hz rising
  Destination Clock: clk_20hz rising

  Data Path: U3/x_disp_0 to U3/x_disp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   0.908  U3/x_disp_0 (U3/x_disp_0)
     INV:I->O              1   0.206   0.000  U3/Madd_n4821_lut<0>_INV_0 (U3/Madd_n4821_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n4821_cy<0> (U3/Madd_n4821_cy<0>)
     XORCY:CI->O           6   0.180   0.849  U3/Madd_n4821_xor<1> (U3/n4821<1>)
     LUT2:I0->O            1   0.203   0.000  U3/Madd_y_disp[31]_x_disp[31]_add_523_OUT_lut<1> (U3/Madd_y_disp[31]_x_disp[31]_add_523_OUT_lut<1>)
     XORCY:LI->O          68   0.136   2.031  U3/Madd_y_disp[31]_x_disp[31]_add_523_OUT_xor<1> (U3/y_disp[31]_x_disp[31]_add_523_OUT<1>)
     LUT6:I0->O            1   0.203   0.000  U3/Mmux_y_disp[31]_X_5_o_Mux_1767_o_123 (U3/Mmux_y_disp[31]_X_5_o_Mux_1767_o_123)
     MUXF7:I0->O           1   0.131   0.808  U3/Mmux_y_disp[31]_X_5_o_Mux_1767_o_10_f7_0 (U3/Mmux_y_disp[31]_X_5_o_Mux_1767_o_10_f71)
     LUT6:I3->O            1   0.205   0.580  U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1104 (U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1104)
     LUT5:I4->O            1   0.205   0.944  U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1107_SW0 (N3023)
     LUT6:I0->O            1   0.203   0.580  U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1107 (U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1107)
     LUT6:I5->O           33   0.205   1.410  U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1109 (U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT1109)
     LUT4:I2->O            1   0.203   0.580  U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT11010 (U3/Mmux_x_disp[31]_x_disp[31]_mux_1817_OUT110)
     LUT5:I4->O           32   0.205   1.291  U3/_n34219_inv6 (U3/_n34219_inv)
     FDE:CE                    0.322          U3/x_disp_0
    ----------------------------------------
    Total                     13.206ns (3.226ns logic, 9.980ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_1'
  Clock period: 4.888ns (frequency: 204.583MHz)
  Total number of paths / destination ports: 2605 / 96
-------------------------------------------------------------------------
Delay:               4.888ns (Levels of Logic = 13)
  Source:            U3/hc_4 (FF)
  Destination:       U3/hc_9 (FF)
  Source Clock:      U1/q_1 rising
  Destination Clock: U1/q_1 rising

  Data Path: U3/hc_4 to U3/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  U3/hc_4 (U3/hc_4)
     LUT5:I0->O            2   0.203   0.961  U3/hc[9]_PWR_5_o_LessThan_2_o_inv_inv1_SW0 (N8)
     LUT6:I1->O           11   0.203   0.987  U3/hc[9]_PWR_5_o_LessThan_2_o_inv_inv1 (U3/hc[9]_PWR_5_o_LessThan_2_o_inv_inv)
     LUT2:I0->O            1   0.203   0.000  U3/Mcount_hc_lut<0> (U3/Mcount_hc_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcount_hc_cy<0> (U3/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<1> (U3/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<2> (U3/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<3> (U3/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<4> (U3/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<5> (U3/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<6> (U3/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcount_hc_cy<7> (U3/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  U3/Mcount_hc_cy<8> (U3/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.180   0.000  U3/Mcount_hc_xor<9> (U3/Mcount_hc9)
     FDC:D                     0.102          U3/hc_9
    ----------------------------------------
    Total                      4.888ns (1.662ns logic, 3.226ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/clk_1hz'
  Clock period: 54.301ns (frequency: 18.416MHz)
  Total number of paths / destination ports: 283595116523627410000000000 / 333
-------------------------------------------------------------------------
Delay:               54.301ns (Levels of Logic = 59)
  Source:            U3/y_disp_1 (FF)
  Destination:       U3/score_13 (FF)
  Source Clock:      U3/clk_1hz rising
  Destination Clock: U3/clk_1hz rising

  Data Path: U3/y_disp_1 to U3/score_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.882  U3/y_disp_1 (U3/y_disp_1)
     INV:I->O              1   0.206   0.000  U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_lut<1>_INV_0 (U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_cy<1> (U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_cy<2> (U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_cy<2>)
     MUXCY:CI->O           0   0.019   0.000  U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_cy<3> (U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_cy<3>)
     XORCY:CI->O           3   0.180   0.650  U3/Madd_y_disp[31]_GND_5_o_add_989_OUT_xor<4> (U3/y_disp[31]_GND_5_o_add_989_OUT<4>)
     DSP48A1:A4->P47      18   4.560   1.049  U3/Mmult_n3251 (U3/Mmult_n3251_P47_to_Mmult_n32511)
     DSP48A1:C30->P0       1   2.687   0.580  U3/Mmult_n32511 (U3/n3251<17>)
     LUT2:I1->O            1   0.205   0.000  U3/Madd_n4811_lut<17> (U3/Madd_n4811_lut<17>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n4811_cy<17> (U3/Madd_n4811_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<18> (U3/Madd_n4811_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<19> (U3/Madd_n4811_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<20> (U3/Madd_n4811_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<21> (U3/Madd_n4811_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<22> (U3/Madd_n4811_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<23> (U3/Madd_n4811_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<24> (U3/Madd_n4811_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<25> (U3/Madd_n4811_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<26> (U3/Madd_n4811_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<27> (U3/Madd_n4811_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<28> (U3/Madd_n4811_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_n4811_cy<29> (U3/Madd_n4811_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  U3/Madd_n4811_cy<30> (U3/Madd_n4811_cy<30>)
     XORCY:CI->O          33   0.180   1.305  U3/Madd_n4811_xor<31> (U3/n4811<31>)
     INV:I->O              1   0.206   0.000  U3/Mcompar_GND_5_o_y_disp[31]_LessThan_993_o_lut<6>_INV_0 (U3/Mcompar_GND_5_o_y_disp[31]_LessThan_993_o_lut<6>)
     MUXCY:S->O           32   0.172   1.292  U3/Mcompar_GND_5_o_y_disp[31]_LessThan_993_o_cy<6> (U3/GND_5_o_y_disp[31]_LessThan_993_o)
     LUT6:I5->O            1   0.205   0.580  U3/Mmux_GND_5_o_INV_1084_o1323 (U3/Mmux_GND_5_o_INV_1084_o1323)
     LUT6:I5->O            2   0.205   0.961  U3/Mmux_GND_5_o_INV_1084_o1324 (U3/GND_5_o_INV_1084_o)
     LUT5:I0->O           18   0.203   1.050  U3/Mmux_GND_5_o_GND_5_o_equal_1314_o1_SW0_SW0 (N260)
     LUT6:I5->O           14   0.205   0.958  U3/Mmux_GND_5_o_GND_5_o_equal_1314_o1_2 (U3/Mmux_GND_5_o_GND_5_o_equal_1314_o11)
     LUT6:I5->O           29   0.205   1.354  U3/_n37337<13>1 (U3/_n37337<13>)
     LUT6:I4->O            9   0.203   0.934  U3/Mmux_n484831 (U3/n4848<11>)
     LUT6:I4->O            8   0.203   1.031  U3/_n37347<13>1_SW0_1 (U3/_n37347<13>1_SW0)
     LUT6:I3->O            3   0.205   1.015  U3/Mmux_n485091 (U3/n4850<4>)
     LUT6:I0->O           46   0.203   1.719  U3/_n37357<13>2 (U3/_n37357<13>1)
     LUT6:I3->O           11   0.205   1.227  U3/Mmux_n485221 (U3/n4852<10>)
     LUT6:I1->O            4   0.203   0.684  U3/_n37367<13>1_1 (U3/_n37367<13>11)
     LUT5:I4->O            1   0.205   0.000  U3/Mmux_n4854121_G (N2870)
     MUXF7:I1->O           2   0.140   0.845  U3/Mmux_n4854121 (U3/n4854<7>)
     LUT6:I3->O           19   0.205   1.072  U3/_n37377<13>2_1 (U3/_n37377<13>2)
     LUT6:I5->O            5   0.205   1.079  U3/Mmux_n485621 (U3/n4856<10>)
     LUT6:I0->O            6   0.203   0.849  U3/_n37387<13>1_1 (U3/_n37387<13>11)
     LUT6:I4->O            2   0.203   0.845  U3/_n37397<13>2_SW0 (N1342)
     LUT6:I3->O           52   0.205   1.665  U3/_n37397<13>2 (U3/_n37397<13>1)
     LUT6:I4->O           33   0.203   1.553  U3/Mmux_n486041 (U3/n4860<12>)
     LUT5:I1->O            1   0.203   0.000  U3/Mmux_n4862131_G (N2876)
     MUXF7:I1->O           9   0.140   1.174  U3/Mmux_n4862131 (U3/n4862<8>)
     LUT6:I1->O            6   0.203   0.745  U3/_n37417<13>1_SW3 (N2093)
     LUT6:I5->O            3   0.205   0.879  U3/Mmux_n486491 (U3/n4864<4>)
     LUT4:I1->O           13   0.205   0.933  U3/Mmux_n4864111_SW0 (N2388)
     LUT6:I5->O           50   0.205   1.548  U3/_n37427<13>2 (U3/_n37427<13>1)
     LUT6:I5->O            6   0.205   0.745  U3/Mmux_n486851_SW0 (N603)
     LUT5:I4->O            1   0.205   0.808  U3/Mmux_n486851_SW2 (N1631)
     LUT6:I3->O            6   0.205   0.973  U3/_n37447<13>1_SW0 (N813)
     LUT6:I3->O            5   0.205   0.715  U3/_n37447<13>1_2 (U3/_n37447<13>12)
     LUT6:I5->O            2   0.205   0.961  U3/Mmux_n4870111 (U3/n4870<6>)
     LUT6:I1->O           37   0.203   1.363  U3/_n37457<13>2 (U3/_n37457<13>1)
     LUT6:I5->O            1   0.205   0.827  U3/_n37467<13>2_SW1 (N415)
     LUT6:I2->O           14   0.203   1.062  U3/_n37467<13>2 (U3/_n37467<13>1)
     LUT6:I4->O            1   0.203   0.000  U3/Mmux_score[13]_score[13]_mux_1710_OUT51 (U3/score[13]_score[13]_mux_1710_OUT<13>)
     FDCE:D                    0.102          U3/score_13
    ----------------------------------------
    Total                     54.301ns (16.388ns logic, 37.913ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_16'
  Clock period: 5.366ns (frequency: 186.350MHz)
  Total number of paths / destination ports: 44 / 15
-------------------------------------------------------------------------
Delay:               5.366ns (Levels of Logic = 5)
  Source:            U3/U2/state_FSM_FFd4 (FF)
  Destination:       U3/U2/seg_6 (FF)
  Source Clock:      U1/q_16 rising
  Destination Clock: U1/q_16 rising

  Data Path: U3/U2/state_FSM_FFd4 to U3/U2/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.447   1.028  U3/U2/state_FSM_FFd4 (U3/U2/state_FSM_FFd4)
     LUT6:I1->O            6   0.203   0.992  U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<1>11 (U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<1>1)
     LUT6:I2->O            1   0.203   0.580  U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<6>12 (U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<6>14)
     LUT6:I5->O            2   0.205   0.617  U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<6>14 (U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<6>1)
     LUT6:I5->O            1   0.205   0.580  U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<6>5_SW0 (N3131)
     LUT6:I5->O            1   0.205   0.000  U3/U2/Mmux_state[1]_GND_6_o_wide_mux_127_OUT<6>5 (U3/U2/state[1]_GND_6_o_wide_mux_127_OUT<6>)
     FDP:D                     0.102          U3/U2/seg_6
    ----------------------------------------
    Total                      5.366ns (1.570ns logic, 3.796ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.710ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U1/q_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to U1/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           221   1.222   2.058  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U1/q_0
    ----------------------------------------
    Total                      3.710ns (1.652ns logic, 2.058ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.710ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U3/vc_9 (FF)
  Destination Clock: U1/q_1 rising

  Data Path: clr to U3/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           221   1.222   2.058  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          U3/hc_0
    ----------------------------------------
    Total                      3.710ns (1.652ns logic, 2.058ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3/clk_1hz'
  Total number of paths / destination ports: 169 / 169
-------------------------------------------------------------------------
Offset:              4.749ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U3/isSquare (FF)
  Destination Clock: U3/clk_1hz rising

  Data Path: clr to U3/isSquare
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           221   1.222   2.423  clr_IBUF (clr_IBUF)
     LUT6:I0->O            1   0.203   0.579  U3/_n34207_inv1 (U3/_n34207_inv)
     FDE:CE                    0.322          U3/isSquare
    ----------------------------------------
    Total                      4.749ns (1.747ns logic, 3.002ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_16'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.710ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       U3/U2/state_FSM_FFd4 (FF)
  Destination Clock: U1/q_16 rising

  Data Path: clr to U3/U2/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           221   1.222   2.058  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          U3/U2/an_0
    ----------------------------------------
    Total                      3.710ns (1.652ns logic, 2.058ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20hz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            btnR (PAD)
  Destination:       r_dp/d2/Mshreg_out (FF)
  Destination Clock: clk_20hz rising

  Data Path: btnR to r_dp/d2/Mshreg_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btnR_IBUF (btnR_IBUF)
     SRLC16E:D                -0.060          r_dp/d2/Mshreg_out
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_16'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            U3/U2/seg_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      U1/q_16 rising

  Data Path: U3/U2/seg_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  U3/U2/seg_6 (U3/U2/seg_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_1'
  Total number of paths / destination ports: 62938 / 10
-------------------------------------------------------------------------
Offset:              15.622ns (Levels of Logic = 13)
  Source:            U3/vc_0 (FF)
  Destination:       green<1> (PAD)
  Source Clock:      U1/q_1 rising

  Data Path: U3/vc_0 to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  U3/vc_0 (U3/vc_0)
     LUT5:I0->O            6   0.203   0.745  U3/GND_5_o_vc[9]_AND_3291_o111 (U3/GND_5_o_vc[9]_AND_3291_o11)
     LUT6:I5->O           12   0.205   0.908  U3/Msub_n3652_xor<10>11 (U3/n3652<10>)
     DSP48A1:B5->M0        1   3.364   0.808  U3/Mmult_n3653 (U3/n3653<0>)
     LUT3:I0->O            1   0.205   0.000  U3/Madd_n3654_Madd_lut<0> (U3/Madd_n3654_Madd_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n3654_Madd_cy<0> (U3/Madd_n3654_Madd_cy<0>)
     XORCY:CI->O          37   0.180   1.727  U3/Madd_n3654_Madd_xor<1> (U3/n3654<1>)
     LUT6:I0->O            1   0.203   0.000  U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_133 (U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_133)
     MUXF7:I1->O           1   0.140   0.000  U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_12_f7_1 (U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_12_f72)
     MUXF8:I1->O           1   0.152   0.827  U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_11_f8_0 (U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_11_f81)
     LUT6:I2->O            1   0.203   0.000  U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_6 (U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_6)
     MUXF7:I1->O           1   0.140   0.580  U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_5_f7 (U3/Mmux_GND_5_o_GND_5_o_equal_1842_o_5_f7)
     LUT6:I5->O            1   0.205   0.579  U3/Mmux_green22 (green_1_OBUF)
     OBUF:I->O                 2.571          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                     15.622ns (8.390ns logic, 7.232ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_20hz'
  Total number of paths / destination ports: 7768 / 8
-------------------------------------------------------------------------
Offset:              10.887ns (Levels of Logic = 27)
  Source:            U3/x_disp_0 (FF)
  Destination:       green<1> (PAD)
  Source Clock:      clk_20hz rising

  Data Path: U3/x_disp_0 to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.013  U3/x_disp_0 (U3/x_disp_0)
     LUT2:I0->O            1   0.203   0.580  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT)
     LUT3:I2->O            1   0.205   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_lut<0>2 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_lut<0>2)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_5 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>6)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_6 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>7)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_7 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_8 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>9)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_9 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>10)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_10 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>11)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_11 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>12)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_12 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>13)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_13 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>14)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_14 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>15)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_15 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>16)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_16 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>17)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_17 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>18)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_18 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>19)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_19 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>20)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_20 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>21)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>_21 (U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_cy<0>22)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_GND_5_o_x_disp[26]_add_1831_OUT_xor<0>_22 (U3/GND_5_o_x_disp[26]_add_1831_OUT<23>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1833_o_lut<6> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1833_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1833_o_cy<6> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1833_o_cy<6>)
     MUXCY:CI->O           1   0.213   0.684  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1833_o_cy<7> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1833_o_cy<7>)
     LUT4:I2->O            2   0.203   0.845  U3/GND_5_o_GND_5_o_AND_3294_o1 (U3/GND_5_o_GND_5_o_AND_3294_o)
     LUT4:I1->O            2   0.205   0.981  U3/Mmux_green211 (red_1_OBUF)
     LUT6:I0->O            1   0.203   0.579  U3/Mmux_green22 (green_1_OBUF)
     OBUF:I->O                 2.571          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                     10.887ns (5.281ns logic, 5.606ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/clk_1hz'
  Total number of paths / destination ports: 1830 / 8
-------------------------------------------------------------------------
Offset:              12.610ns (Levels of Logic = 15)
  Source:            U3/isSquare (FF)
  Destination:       green<1> (PAD)
  Source Clock:      U3/clk_1hz rising

  Data Path: U3/isSquare to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            219   0.447   2.058  U3/isSquare (U3/isSquare)
     INV:I->O              2   0.206   0.721  U3/GND_5_o_GND_5_o_equal_678_o1_INV_0 (U3/GND_5_o_GND_5_o_equal_678_o)
     LUT2:I0->O            1   0.203   0.684  U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT1 (U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT1)
     LUT2:I0->O            1   0.203   0.000  U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT_lut<0>8 (U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT_lut<0>8)
     MUXCY:S->O            0   0.172   0.000  U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT_cy<0>_7 (U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT_cy<0>8)
     XORCY:CI->O           2   0.180   0.721  U3/Madd_GND_5_o_y_disp[26]_add_1826_OUT_xor<0>_8 (U3/GND_5_o_y_disp[26]_add_1826_OUT<9>)
     LUT2:I0->O            0   0.203   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_lutdi41 (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_lutdi4)
     MUXCY:DI->O           1   0.145   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<4> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<5> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<6> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<7> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<7>)
     MUXCY:CI->O           1   0.213   0.808  U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<8> (U3/Mcompar_GND_5_o_GND_5_o_LessThan_1828_o_cy<8>)
     LUT4:I1->O            2   0.205   0.845  U3/GND_5_o_GND_5_o_AND_3294_o1 (U3/GND_5_o_GND_5_o_AND_3294_o)
     LUT4:I1->O            2   0.205   0.981  U3/Mmux_green211 (red_1_OBUF)
     LUT6:I0->O            1   0.203   0.579  U3/Mmux_green22 (green_1_OBUF)
     OBUF:I->O                 2.571          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                     12.610ns (5.213ns logic, 7.397ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/q_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |    4.888|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/q_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_16        |    5.366|         |         |         |
U3/clk_1hz     |   32.231|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/clk_1hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_1         |    1.984|         |         |         |
U3/clk_1hz     |   54.301|         |         |         |
clk_20hz       |   46.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.451|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_20hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U3/clk_1hz     |   18.429|         |         |         |
clk_20hz       |   13.206|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 51.74 secs
 
--> 

Total memory usage is 4583984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    5 (   0 filtered)

