{
    "hands_on_practices": [
        {
            "introduction": "The journey into parasitic effects begins with the most fundamental component: resistance. While the textbook formula $R = \\rho L / A$ is a cornerstone, real-world interconnects are rarely simple straight lines. This practice  challenges you to refine this basic model for a meandered wire, incorporating the non-ideal effects of current crowding at corners through an engineering approximation, providing a more accurate picture of resistive losses in dense layouts.",
            "id": "4287691",
            "problem": "A meandered on-chip interconnect in a complementary metal–oxide–semiconductor process is used as a resistor and is laid out as a long serpentine line on a single metal layer. The interconnect has uniform rectangular cross-section with width $w$ and thickness $t$, and its centerline total length is $L$ when measured along the midline of the polygonal path. The material has bulk resistivity $\\rho$ that is constant along the path under isothermal, direct current (DC) conditions. The meander contains a large number of identical right-angle bends whose inner corners are filleted with a radius that is a fixed fraction of $w$, so that each bend induces similar current crowding. In Electronic Design Automation (EDA), it is common to model the added resistance due to current crowding at bends by replacing the path-length element $ds$ with an effective weighted element $\\kappa(s)\\,ds$, where $\\kappa(s)\\geq 1$ captures the local increase in dissipation for a given through current. For a pattern with many identical bends, engineers often aggregate this effect by defining a dimensionless scalar multiplier $\\beta$ such that the path-average of $\\kappa(s)$ equals $\\beta$, i.e., $\\frac{1}{L}\\int_{0}^{L}\\kappa(s)\\,ds=\\beta$.\n\nStarting from first principles of resistive conduction and without invoking any prefabricated layout-extraction formulas, derive the closed-form expression for the effective DC resistance $R_{\\mathrm{eff}}$ of the meander in terms of $\\rho$, $w$, $t$, $L$, and $\\beta$. Your derivation should use only fundamental relations such as the definition of resistance as a path integral over a nonuniform conductor and the relation between current density, electric field, and resistivity. Clearly state the assumptions under which replacing the detailed $\\kappa(s)$ profile by its path-average $\\beta$ is a controlled approximation in this geometry, and explain physically why a single length multiplier faithfully captures bend-induced resistance for long, periodically meandered lines.\n\nProvide the final closed-form expression for $R_{\\mathrm{eff}}$ as your answer. No numerical evaluation is required. The final answer must be a single analytic expression. Do not include units in the final expression.",
            "solution": "**Derivation of Effective Resistance**\n\nThe DC resistance of a conducting path is defined by the ratio of the voltage drop $V$ across the path to the steady current $I$ flowing through it, $R = V/I$. This macroscopic relation can be derived from the microscopic (or point) form of Ohm's law, which states that the electric field $\\mathbf{E}$ required to drive a current density $\\mathbf{J}$ is given by $\\mathbf{E} = \\rho \\mathbf{J}$, where $\\rho$ is the material's bulk resistivity.\n\nThe total power dissipated as heat in a volume $\\mathcal{V}$ of the conductor is $P = \\int_{\\mathcal{V}} \\mathbf{E} \\cdot \\mathbf{J} \\, d\\mathcal{V} = I^2 R_{\\mathrm{eff}}$. For a uniform wire, this simplifies to $P = (\\rho J)(J) (AL) = I^2 (\\rho L/A)$, yielding the familiar $R = \\rho L/A$.\n\nIn the meandered interconnect, the current is no longer uniform, especially at the bends. The problem proposes a model where the local increase in dissipation is captured by a weighting factor $\\kappa(s) \\geq 1$. An infinitesimal segment of the wire of length $ds$ contributes an infinitesimal resistance $dR$. In a simple uniform wire, $dR = (\\rho/A) ds$. The model modifies this to account for non-uniform effects:\n$$\ndR_{\\mathrm{eff}} = \\frac{\\rho}{A} \\kappa(s) \\, ds\n$$\nwhere $A = wt$ is the constant cross-sectional area. This formulation asserts that the local dissipation is equivalent to that of a straight segment with a locally higher effective resistivity $\\rho_{\\mathrm{eff}}(s) = \\kappa(s) \\rho$.\n\nTo find the total effective resistance $R_{\\mathrm{eff}}$ of the meander, we integrate this differential resistance along the entire centerline path of length $L$:\n$$\nR_{\\mathrm{eff}} = \\int_{\\text{path}} dR_{\\mathrm{eff}} = \\int_0^L \\frac{\\rho}{wt} \\kappa(s) \\, ds\n$$\nSince $\\rho$, $w$, and $t$ are constant, we can pull them out of the integral:\n$$\nR_{\\mathrm{eff}} = \\frac{\\rho}{wt} \\int_0^L \\kappa(s) \\, ds\n$$\nThe problem defines the path-average scalar multiplier $\\beta$ as:\n$$\n\\beta = \\frac{1}{L} \\int_0^L \\kappa(s) \\, ds\n$$\nFrom this definition, we can express the integral as $\\int_0^L \\kappa(s) \\, ds = \\beta L$. Substituting this back into the expression for $R_{\\mathrm{eff}}$ gives:\n$$\nR_{\\mathrm{eff}} = \\frac{\\rho}{wt} (\\beta L) = \\beta \\frac{\\rho L}{wt}\n$$\nThis is the closed-form expression for the effective resistance.\n\n**Assumptions and Physical Justification**\n\nThe key assumption is that the total resistance can be found by integrating a locally-defined resistance, and that this local effect can be aggregated into a single path-average multiplier $\\beta$. This approximation is valid under the following conditions:\n*   **Long, Periodic Structure:** The meander consists of many identical bends separated by straight sections. Over a long path, the specific details of current crowding at any single bend become less important than their average effect. The periodic nature of the geometry means the \"extra\" resistance from each bend is the same, and the total added resistance is simply the number of bends multiplied by the resistance per bend. Averaging this effect over the total length $L$ yields a constant multiplier $\\beta$.\n*   **DC Conditions:** The analysis is for direct current. For AC signals, skin effect and proximity effect would further alter the current distribution and require a more complex, frequency-dependent model.\n\nPhysically, the multiplier $\\beta > 1$ captures the phenomenon of **current crowding**. At an inner corner of a bend, the path length is shorter, while at an outer corner, it is longer. To maintain equipotential lines perpendicular to the current flow, the current must \"crowd\" towards the inner corner, resulting in a significantly higher local current density $J$. Since local power dissipation is proportional to $J^2$ (or $\\mathbf{E} \\cdot \\mathbf{J}$), the increased dissipation in the crowded region outweighs the decreased dissipation in the sparse outer region, leading to a net increase in total resistance compared to an equivalent-length straight wire. The factor $\\beta$ quantifies this net increase.",
            "answer": "$$\n\\boxed{\\beta \\frac{\\rho L}{wt}}\n$$"
        },
        {
            "introduction": "Just as important as resistance is parasitic capacitance, which governs signal coupling and power consumption. The simple parallel-plate model often falls short in modern integrated circuits, where wires have high aspect ratios and fringing fields can dominate. This exercise  guides you through constructing a more robust two-part capacitance model and, crucially, helps you develop the analytical skill to determine when such a detailed model is truly necessary.",
            "id": "4287763",
            "problem": "In the context of on-chip interconnect layout for Integrated Circuits and Electronic Design Automation (EDA), consider two infinitely long, identical rectangular metal wires embedded in a homogeneous, isotropic dielectric with permittivity $\\epsilon$. The wires are aligned parallel to each other along the $z$-axis, have vertical height $h$ (metal thickness), and their facing sidewalls are separated by a horizontal gap $s$. Assume the width of each wire in the $x$-direction is sufficiently large that edge effects on the outer, non-facing sidewalls are negligible, and ignore any proximity to a ground plane or other conductors. The electrostatics are quasi-static, and the field can be treated as two-dimensional in the cross-section $(x,y)$ for purposes of coupling.\n\nStarting from fundamental definitions and laws of electrostatics (the capacitance definition $C = Q/V$, Gauss’s law in terms of the electric flux density $\\nabla \\cdot \\boldsymbol{D} = \\rho_{f}$ with $\\boldsymbol{D} = \\epsilon \\boldsymbol{E}$ in a linear dielectric, and Laplace’s equation $\\nabla^{2}\\phi = 0$ in charge-free regions), derive an analytic expression for the coupling capacitance per unit length between the two wires using a model that combines:\n- a parallel-plate contribution from the facing sidewalls, and\n- a fringing contribution from the top edges of the facing sidewalls obtained via a two-dimensional electrostatic edge-field approximation grounded in conformal mapping methods.\n\nExpress the final capacitance per unit length in $\\mathrm{F/m}$.\n\nThen, quantitatively assess the accuracy limits of retaining only the parallel-plate term by determining the gap-to-height ratio $r^{\\star} = s/h$ at which the parallel-plate contribution alone captures exactly $95\\%$ of the total coupling capacitance predicted by your combined model. Provide $r^{\\star}$ as a pure, unitless number rounded to four significant figures.\n\nYour final answer must be a single row matrix containing:\n- the analytic expression for the total coupling capacitance per unit length, and\n- the numerical value of $r^{\\star}$ rounded to four significant figures.",
            "solution": "The goal is to compute the coupling capacitance per unit length, denoted $C'$, between two long adjacent wires separated by a gap $s$ with facing sidewall height $h$ in a homogeneous dielectric of permittivity $\\epsilon$. We will use electrostatic principles: the definition $C = Q/V$, Gauss’s law $\\nabla \\cdot \\boldsymbol{D} = \\rho_{f}$, with $\\boldsymbol{D} = \\epsilon \\boldsymbol{E}$ in a linear dielectric, and $\\nabla^{2}\\phi = 0$ in charge-free regions. We assume the problem is quasi-static such that Maxwell displacement currents are negligible and the fields are determined by Laplace’s equation and boundary conditions on conductors.\n\nWe decompose $C'$ into a parallel-plate sidewall term $C'_{\\mathrm{pp}}$ and a fringing term $C'_{\\mathrm{fr}}$ arising from the top edges of the facing sidewalls. The sidewall contribution is obtained from a uniform field approximation between the facing sidewalls; the fringing term is obtained from two-dimensional edge-field analysis via conformal mapping that captures the logarithmic growth characteristic of fringing fields.\n\nParallel-plate sidewall term. Consider the two facing sidewalls, each of height $h$, separated by a gap $s$. If one wire is at potential $V$ relative to the other at $0$, the electric field between the sidewalls is approximately uniform with magnitude $E \\approx V/s$ in the region directly between the sidewalls. The average normal component of $\\boldsymbol{D}$ is then $D_{n} \\approx \\epsilon E = \\epsilon V / s$. The charge per unit length accumulated on the facing sidewall is $q' = D_{n} \\times h = \\epsilon V h / s$. From the capacitance definition $C'_{\\mathrm{pp}} = q'/V$, we obtain\n$$\nC'_{\\mathrm{pp}} = \\epsilon \\frac{h}{s}.\n$$\n\nFringing edge-field term. The top edges of the facing sidewalls have a two-dimensional fringing field that increases the coupling beyond the uniform parallel-plate approximation. This field can be approximated by solving $\\nabla^{2}\\phi = 0$ for a two-dimensional slot formed by two semi-infinite conducting plates separated by a gap $s$ and extending a finite height $h$ in the $y$-direction. A standard approach employs conformal mapping to transform the slot geometry to a parallel-plate geometry where the field lines are straight and the scale factor is known. In particular, the mapping that takes the slot in the $z$-plane to a strip in the $w$-plane yields an effective capacitance contribution per unit length that is logarithmic in the aspect ratio, with a universal coefficient that emerges from the angular field crowding at the edge. The canonical result for the incremental coupling due to two symmetric top edges separated by a gap $s$ and extending height $h$ in a homogeneous dielectric is\n$$\nC'_{\\mathrm{fr}} = \\frac{2 \\epsilon}{\\pi} \\ln\\!\\left(1 + \\frac{h}{s}\\right).\n$$\nThis form is consistent with two-dimensional electrostatics: the logarithm reflects the long-range decay of edge fields in planar geometry, and the factor $2/\\pi$ originates from the wedge angle and the conformal map’s scale factor around the edge. The derivation maintains boundary conditions of constant potential on the conductors and zero free charge in the dielectric, and it integrates the edge-normal flux density over the edge height after transformation back to physical coordinates. The approximation assumes $w \\gg s, h$ so that outer-edge and finite-width effects are negligible, and that no nearby ground plane distorts the edge fields.\n\nTotal coupling capacitance per unit length. Summing the two contributions,\n$$\nC' = C'_{\\mathrm{pp}} + C'_{\\mathrm{fr}} = \\epsilon \\left( \\frac{h}{s} \\right) + \\frac{2 \\epsilon}{\\pi} \\ln\\!\\left(1 + \\frac{h}{s}\\right) = \\epsilon \\left[ \\frac{h}{s} + \\frac{2}{\\pi} \\ln\\!\\left(1 + \\frac{h}{s}\\right) \\right].\n$$\nThis expression is expressed in $\\mathrm{F/m}$ when $\\epsilon$ is in $\\mathrm{F/m}$, and it is valid under the stated geometric and electrostatic assumptions.\n\nAccuracy limit for the parallel-plate-only approximation. We are asked to determine the ratio $r^{\\star} = s/h$ at which retaining only the parallel-plate term $C'_{\\mathrm{pp}}$ captures exactly $95\\%$ of the total coupling predicted by the combined model. We set up the ratio\n$$\n\\frac{C'_{\\mathrm{pp}}}{C'} = 0.95.\n$$\nSubstituting the expressions,\n$$\n\\frac{\\epsilon \\left( \\frac{h}{s} \\right)}{\\epsilon \\left[ \\frac{h}{s} + \\frac{2}{\\pi} \\ln\\!\\left(1 + \\frac{h}{s}\\right) \\right]} = 0.95.\n$$\nLet $x = \\frac{h}{s}$, so $r = \\frac{s}{h} = \\frac{1}{x}$. The equation becomes\n$$\n\\frac{x}{x + \\frac{2}{\\pi} \\ln\\!\\left(1 + x\\right)} = 0.95,\n$$\nwhich we rearrange to\n$$\nx = 0.95 \\left[ x + \\frac{2}{\\pi} \\ln\\!\\left(1 + x\\right) \\right] \\quad \\Rightarrow \\quad 0.05 x = 0.95 \\cdot \\frac{2}{\\pi} \\ln\\!\\left(1 + x\\right).\n$$\nThus,\n$$\nx = 19 \\cdot \\frac{2}{\\pi} \\ln\\!\\left(1 + x\\right) = \\left( \\frac{38}{\\pi} \\right) \\ln\\!\\left(1 + x\\right).\n$$\nThis is a transcendental equation. We solve it numerically for $x > 0$. Define the function\n$$\ng(x) = x - \\left( \\frac{38}{\\pi} \\right) \\ln\\!\\left(1 + x\\right).\n$$\nWe find the root $g(x^{\\star}) = 0$ using, for example, Newton’s method or bisection. Noting $\\frac{38}{\\pi} \\approx 12.095775675$, we seek $x$ such that\n$$\nx = 12.095775675 \\, \\ln\\!\\left(1 + x\\right).\n$$\nBy monotonicity of both sides and numerical evaluation, the solution is\n$$\nx^{\\star} \\approx 46.7662,\n$$\nwhich gives\n$$\nr^{\\star} = \\frac{s}{h} = \\frac{1}{x^{\\star}} \\approx 0.021382964.\n$$\nRounding $r^{\\star}$ to four significant figures yields\n$$\nr^{\\star} \\approx 0.02138.\n$$\n\nInterpretation of the accuracy limit. At $s/h \\approx 0.02138$, the parallel-plate sidewall term alone captures $95\\%$ of the total coupling predicted by the combined model. For $s/h$ larger than this threshold, fringing becomes relatively less significant and the parallel-plate-only approximation is more accurate; for $s/h$ smaller than this threshold, fringing contributes materially and must be included for accuracy. The threshold is independent of $\\epsilon$ because it arises from a ratio of capacitances within the same dielectric.\n\nTherefore, the requested outputs are the analytic expression for $C'$ and the numerical threshold $r^{\\star}$ rounded to four significant figures.",
            "answer": "$$\\boxed{\\begin{pmatrix}\n\\epsilon \\left[ \\frac{h}{s} + \\frac{2}{\\pi} \\ln\\!\\left(1 + \\frac{h}{s}\\right) \\right] & 0.02138\n\\end{pmatrix}}$$"
        },
        {
            "introduction": "After modeling parasitic resistance and capacitance, the critical next step is to understand their combined impact on circuit performance, particularly timing delay. This practice  delves into a core trade-off in Electronic Design Automation (EDA): the choice between computationally simple lumped models and more accurate distributed models. By deriving the delay for both cases and quantifying the difference, you will gain insight into the sources of modeling error and the criteria for selecting the right level of abstraction for timing analysis.",
            "id": "4287767",
            "problem": "Consider a Complementary Metal-Oxide-Semiconductor (CMOS) driver modeled by a Thevenin resistance $R_{s}$ feeding a uniform on-chip interconnect of length $L$, where the interconnect has resistance per unit length $r'$ and capacitance per unit length $c'$ to a common ground. A lumped load capacitance $C_{L}$ resides at the far end of the line. Assume a fast input step and a linear time-invariant, purely resistive-capacitive regime with negligible inductance, consistent with on-chip wiring at advanced technology nodes. This network is typical in Electronic Design Automation (EDA) parasitic back-annotation.\n\nStarting from first principles for monotone resistive-capacitive networks—namely, the definition of the delay of a node in terms of the first moment of its impulse response and the decomposition of that first moment as the sum over each capacitor of the resistance from the source to that capacitor multiplied by its capacitance—derive the propagation delay to the far end node under two different parasitic annotation representations:\n- Case (a): Lumped representation, where the entire interconnect capacitance $c' L$ is lumped at the far end together with $C_{L}$, and the interconnect resistance $r' L$ is represented as a single series resistance.\n- Case (b): Distributed representation, where the interconnect is treated as a continuous ladder of infinitesimal series resistances and shunt capacitances, together with the load $C_{L}$ at the far end.\n\nThen, compute the closed-form analytic expression for the difference in timing\n$$\\Delta t \\equiv t_{\\mathrm{distributed}} - t_{\\mathrm{lumped}},$$\nfully simplified in terms of $R_{s}$, $r'$, $c'$, $L$, and $C_{L}$. Furthermore, define a dimensionless criterion to select the appropriate representation per net by introducing the relative error metric\n$$\\varepsilon(L) \\equiv \\frac{|t_{\\mathrm{distributed}} - t_{\\mathrm{lumped}}|}{t_{\\mathrm{distributed}}},$$\nand provide its closed-form analytic expression in terms of the same parameters. Express the timing difference $\\Delta t$ in seconds and the criterion $\\varepsilon(L)$ as a dimensionless quantity. Do not evaluate numerically; provide exact expressions only. The final answer must be the pair $\\left[\\Delta t,\\ \\varepsilon(L)\\right]$ as a single row matrix.",
            "solution": "The problem requires a calculation of propagation delay based on the first moment of the impulse response, a method commonly known as the Elmore delay. For a general RC tree, the delay at a specific node $i$ is given by the formula:\n$$t_{D_i} = \\sum_{k} R_{ik} C_k$$\nwhere the sum is over all capacitors $C_k$ in the network, and $R_{ik}$ is the resistance of the path from the voltage source to capacitor $C_k$ that is also shared with the path from the source to the node of interest, $i$. In this problem, the node of interest is the far end of the interconnect, which we will denote as the output node.\n\nLet us define the total interconnect resistance as $R_{int} = r'L$ and the total interconnect capacitance as $C_{int} = c'L$.\n\n**Case (a): Lumped Representation**\n\nIn the lumped model, the entire interconnect resistance $r'L$ is modeled as a single resistor, and the entire interconnect capacitance $c'L$ is modeled as a single capacitor at the far end, in parallel with the load capacitor $C_L$. The circuit thus simplifies to a single-stage RC network.\n\nThe total resistance from the source to the output node is the sum of the driver's Thevenin resistance and the interconnect resistance:\n$$R_{\\mathrm{total}} = R_s + r'L$$\n\nThe total capacitance at the output node is the sum of the lumped interconnect capacitance and the load capacitance:\n$$C_{\\mathrm{total}} = c'L + C_L$$\n\nIn this simplified model, there is only one effective capacitor, $C_{\\mathrm{total}}$. The resistance of the path from the source to this capacitor is $R_{\\mathrm{total}}$. Applying the Elmore delay formula, the delay to the far end is:\n$$t_{\\mathrm{lumped}} = R_{\\mathrm{total}} \\cdot C_{\\mathrm{total}} = (R_s + r'L)(c'L + C_L)$$\nExpanding this expression, we get:\n$$t_{\\mathrm{lumped}} = R_s C_L + R_s c'L + r'L C_L + r'c'L^2$$\n\n**Case (b): Distributed Representation**\n\nIn the distributed model, the interconnect is treated as a continuous ladder of infinitesimal resistors and capacitors. The source resistance is $R_s$, connected to the start of the interconnect at position $x=0$. The interconnect spans from $x=0$ to $x=L$. The load capacitor $C_L$ is at the far end, $x=L$.\n\nWe apply the Elmore delay formula by summing (i.e., integrating) the contributions from the distributed interconnect capacitance and adding the contribution from the discrete load capacitor $C_L$. The node of interest is the far end at $x=L$.\n\n1.  **Contribution from the load capacitor $C_L$**:\n    The capacitor $C_L$ is located at $x=L$. The total resistance of the path from the source to $C_L$ is the sum of the source resistance and the full interconnect resistance.\n    $$R_{\\text{path to } C_L} = R_s + r'L$$\n    The delay contribution from $C_L$ is therefore:\n    $$t_{d, C_L} = (R_s + r'L)C_L$$\n\n2.  **Contribution from the distributed interconnect capacitance**:\n    Consider an infinitesimal segment of the interconnect of length $dx$ at a position $x$ along the line, where $x \\in [0, L]$. The capacitance of this segment is $dc = c'dx$.\n    The resistance of the path from the source to this infinitesimal capacitor is the sum of the source resistance and the resistance of the interconnect up to position $x$.\n    $$R(x) = R_s + r'x$$\n    This resistance $R(x)$ is common to the path to the output node at $x=L$. The infinitesimal delay contribution from this segment is $dt_d = R(x) \\cdot dc = (R_s + r'x)c'dx$.\n    To find the total contribution from the entire interconnect, we integrate this expression from $x=0$ to $x=L$:\n    $$t_{d, \\text{interconnect}} = \\int_0^L (R_s + r'x)c'dx = c' \\left[ R_s x + \\frac{1}{2}r'x^2 \\right]_0^L$$\n    $$t_{d, \\text{interconnect}} = c'(R_sL + \\frac{1}{2}r'L^2) = R_s c'L + \\frac{1}{2}r'c'L^2$$\n\nThe total delay for the distributed case is the sum of these two contributions:\n$$t_{\\mathrm{distributed}} = t_{d, C_L} + t_{d, \\text{interconnect}} = (R_s + r'L)C_L + \\left( R_s c'L + \\frac{1}{2}r'c'L^2 \\right)$$\n$$t_{\\mathrm{distributed}} = R_s C_L + r'L C_L + R_s c'L + \\frac{1}{2}r'c'L^2$$\n\n**Timing Difference $\\Delta t$**\n\nNow we compute the difference between the two delay calculations, $\\Delta t = t_{\\mathrm{distributed}} - t_{\\mathrm{lumped}}$.\n$$t_{\\mathrm{distributed}} = R_s C_L + r'L C_L + R_s c'L + \\frac{1}{2}r'c'L^2$$\n$$t_{\\mathrm{lumped}} \\ \\ \\ \\ = R_s C_L + r'L C_L + R_s c'L + r'c'L^2$$\nSubtracting the second equation from the first, we observe that three terms cancel:\n$$\\Delta t = \\left( R_s C_L + r'L C_L + R_s c'L + \\frac{1}{2}r'c'L^2 \\right) - \\left( R_s C_L + R_s c'L + r'L C_L + r'c'L^2 \\right)$$\n$$\\Delta t = \\frac{1}{2}r'c'L^2 - r'c'L^2 = -\\frac{1}{2}r'c'L^2$$\nThe negative sign indicates that the lumped model overestimates the delay compared to the more accurate distributed model. This is because the lumped model assumes the entire interconnect capacitance $c'L$ is charged through the entire interconnect resistance $r'L$, whereas in the distributed model, portions of the capacitance closer to the source are charged through less resistance.\n\n**Relative Error Metric $\\varepsilon(L)$**\n\nThe relative error metric is defined as $\\varepsilon(L) \\equiv \\frac{|t_{\\mathrm{distributed}} - t_{\\mathrm{lumped}}|}{t_{\\mathrm{distributed}}}$.\nFirst, we take the absolute value of the timing difference:\n$$|\\Delta t| = \\left|-\\frac{1}{2}r'c'L^2\\right| = \\frac{1}{2}r'c'L^2$$\n(since $r'$, $c'$, and $L$ are non-negative physical quantities).\n\nNow, we form the ratio with $t_{\\mathrm{distributed}}$:\n$$\\varepsilon(L) = \\frac{|\\Delta t|}{t_{\\mathrm{distributed}}} = \\frac{\\frac{1}{2}r'c'L^2}{R_s C_L + r'L C_L + R_s c'L + \\frac{1}{2}r'c'L^2}$$\nThis expression is the final closed-form representation for the relative error as a function of the given circuit parameters.\n\nThe final answer is the pair $[\\Delta t, \\varepsilon(L)]$.",
            "answer": "$$\n\\boxed{\n\\begin{pmatrix}\n-\\frac{1}{2}r'c'L^2 & \\frac{\\frac{1}{2}r'c'L^2}{R_s C_L + r'L C_L + R_s c'L + \\frac{1}{2}r'c'L^2}\n\\end{pmatrix}\n}\n$$"
        }
    ]
}