{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A777464977",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (324p)",
            "creator": [
                "Lipsett, Roger",
                "Ussery, Cary",
                "Schaefer, Carl F."
            ],
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "online resource"
            ],
            "identifier": [
                "(isbn13)9781461316312",
                "(ppn)777464977",
                "(doi)10.1007/978-1-4613-1631-2",
                "(firstid)GBV:777464977"
            ],
            "publisher": "Springer US",
            "subject": [
                "Electrical engineering.",
                "Computer engineering",
                "(classificationName=loc)TK7888.4",
                "Computers.",
                "Engineering",
                "Electronic circuits.",
                "(classificationName=ddc)621.3815",
                "Computer hardware",
                "(classificationName=linseach:mapping)inf",
                "Systems engineering",
                "(classificationName=linseach:mapping)elt"
            ],
            "title": "VHDL: Hardware Description and Design",
            "abstract": [
                "VHDL is a comprehensive language that allows a user to deal with design complexity. Design, and the data representing a design, are complex by the very nature of a modern digital system constructed from VLSI chips. VHDL is the first language to allow one to capture all the nuances of that complexity, and to effectively manage the data and the design process. As this book shows, VHDL is not by its nature a complex language. In 1980, the U. S. Government launched a very aggressive effort to advance the state-of-the-art in silicon technology. The objective was to significantly enhance operating performance and circuit density for Very Large Scale Integration (VLSI) silicon chips. The U. S. Government realized that in order for contractors to be able to work together to develop VLSI products, to document the resulting designs, to be able to reuse the designs in future products, and to efficiently upgrade existing designs, they needed a common communication medium for the design data. They wanted the design descriptions to be computer readable and executable. They also recognized that with the high densities envisioned for the U. S. Government's Very High Speed Integrated Circuit (VHSIC) chips and the large systems required in future procurements, a means of streamlining the design process and managing the large volumes of design data was required. Thus was born the concept of a standard hardware design and description language to solve all of these problems.",
                "1 \u2014 Introduction -- Why VHDL -- Terminology and Conventions -- 2 \u2014 A Model of Hardware -- A Model of Behavior -- A Model of Time -- A Model of Structure -- 3 \u2014 Basics -- Structure and Behavior -- Data Types and Objects -- Hooking Constructs Together -- Major VHDL Constructs -- Libraries -- 4 \u2014 Data Types -- Literals -- Scalar Types -- Composite Types -- Subtypes -- Attributes -- Predefined Operators -- 5 \u2014 Behavioral Description -- Process Statements -- Behavioral Modeling \u2014 Sequential View -- Behavioral Modeling \u2014 Concurrent View -- 6 \u2014 Structural Description -- Basic Features of Structural Description -- Regular Structures -- Configuration Specifications -- Default Values and Unconnected Ports -- 7 \u2014 Large Scale Design -- Managing Shared Designs -- Visibility and the Analysis Context -- Partitioning a Design -- Sharing Data Within a Design -- Specifying a Design Configuration -- Mixing Structure and Behavior -- 8 \u2014 A Complete Example -- The Traffic Light Controller -- Creating the Specification -- Partitioning the Design -- Starting the Implementation -- Setting Up the PLA -- 9 \u2014 Advanced Features -- Overloading -- Access Types -- File Types and I/O -- User-Defined Attributes -- Signal-Related Attributes -- Aliases -- Association by Subelement -- Guarded Assignment Statements -- Disconnection Specifications -- Null Transactions -- 10 \u2014 VHDL in Use -- A Device Controller -- Setup and Hold Timing -- A Neural Net -- A Systolic Array Multiplier -- Summary -- Appendix A \u2014 Predefined Environment261 -- Reserved Words -- Attributes -- Type and Subtype Attributes -- Array Attributes -- Signal-Valued Attributes -- Signal-Related Attributes -- Packages -- The Package STANDARD -- The Package TEXTIO -- >Appendix B \u2014 VHDL Syntax -- >Appendix C \u2014 Suggested Reading -- >Index."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-BAE"
            ],
            "issued": "1989",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "isLike": "doi:10.1007/978-1-4613-1631-2",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "license": "http://purl.org/dc/terms/license",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "contributor": "http://purl.org/dc/terms/contributor",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "description": "http://purl.org/dc/elements/1.1/description",
        "title": "http://purl.org/dc/elements/1.1/title",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "abstract": "http://purl.org/dc/terms/abstract",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}