

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Oct 18 18:32:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.199 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      995|      995| 4.975 us | 4.975 us |  996|  996| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |slice_tensor1d_switch_ap_fixed_ap_fixed_config41_U0  |slice_tensor1d_switch_ap_fixed_ap_fixed_config41_s  |      995|      995| 4.975 us | 4.975 us |  995|  995|   none  |
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      51|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      51|     132|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+----------------------------------------------------+---------+-------+----+-----+-----+
    |                       Instance                      |                       Module                       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------------------------------------+----------------------------------------------------+---------+-------+----+-----+-----+
    |slice_tensor1d_switch_ap_fixed_ap_fixed_config41_U0  |slice_tensor1d_switch_ap_fixed_ap_fixed_config41_s  |        0|      0|  51|  132|    0|
    +-----------------------------------------------------+----------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                |                                                    |        0|      0|  51|  132|    0|
    +-----------------------------------------------------+----------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|tracks_0_V_V_TDATA         |  in |   32|    axis    |    tracks_0_V_V    |    pointer   |
|tracks_0_V_V_TVALID        |  in |    1|    axis    |    tracks_0_V_V    |    pointer   |
|tracks_0_V_V_TREADY        | out |    1|    axis    |    tracks_0_V_V    |    pointer   |
|layer102_out_0_V_V_TDATA   | out |   32|    axis    | layer102_out_0_V_V |    pointer   |
|layer102_out_0_V_V_TVALID  | out |    1|    axis    | layer102_out_0_V_V |    pointer   |
|layer102_out_0_V_V_TREADY  |  in |    1|    axis    | layer102_out_0_V_V |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_hs |      myproject     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      myproject     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      myproject     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      myproject     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      myproject     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      myproject     | return value |
+---------------------------+-----+-----+------------+--------------------+--------------+

