12:12:22 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
12:13:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
12:13:13 INFO  : Registering command handlers for Vitis TCF services
12:13:15 INFO  : XSCT server has started successfully.
12:13:15 INFO  : plnx-install-location is set to ''
12:13:15 INFO  : Successfully done setting XSCT server connection channel  
12:13:16 INFO  : Platform repository initialization has completed.
12:13:17 INFO  : Successfully done setting workspace for the tool. 
12:13:17 INFO  : Successfully done query RDI_DATADIR 
12:14:35 INFO  : Result from executing command 'getProjects': DRCPlatform
12:14:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:47:37 INFO  : Result from executing command 'getProjects': DRCPlatform
12:47:37 INFO  : Result from executing command 'getPlatforms': DRCPlatform|C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:47:42 INFO  : Platform 'DRCPlatform' is added to custom repositories.
12:49:39 INFO  : Result from executing command 'getProjects': DRCPlatform
12:49:39 INFO  : Result from executing command 'getPlatforms': DRCPlatform|C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:50:33 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:53:07 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
12:53:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
12:53:11 INFO  : XSCT server has started successfully.
12:53:11 INFO  : plnx-install-location is set to ''
12:53:11 INFO  : Successfully done setting XSCT server connection channel  
12:53:11 INFO  : Successfully done setting workspace for the tool. 
12:53:12 INFO  : Platform repository initialization has completed.
12:53:14 INFO  : Successfully done query RDI_DATADIR 
12:53:14 INFO  : Registering command handlers for Vitis TCF services
12:53:18 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:53:47 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:53:55 INFO  : Checking for BSP changes to sync application flags for project 'DRC_FSBL'...
12:56:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa is already opened

12:56:19 INFO  : Generated template bif file for DRCApplication_system
12:57:26 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/BootImageFiles/BOOT.bin
12:57:26 INFO  : Creating new bif file C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\BootImageFiles\output.bif
12:57:29 INFO  : Bootgen command execution is done.
13:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:31 ERROR : (XSDB Server)invalid command name "-rt"

13:08:35 ERROR : (XSDB Server)invalid command name "-rst"

13:08:45 ERROR : (XSDB Server)invalid command name "processor"

13:08:56 ERROR : (XSDB Server)invalid command name "targes"

13:09:06 ERROR : (XSDB Server)invalid command name "-rst"

13:09:09 ERROR : (XSDB Server)invalid command name "resety"

15:44:25 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:49:09 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:55:28 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:55:44 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:56:09 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:57:17 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:58:09 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
15:59:27 INFO  : 'jtag frequency' command is executed.
15:59:27 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:59:27 INFO  : Context for 'APU' is selected.
15:59:27 INFO  : System reset is completed.
15:59:30 INFO  : 'after 3000' command is executed.
15:59:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
15:59:35 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
15:59:35 INFO  : Context for 'APU' is selected.
15:59:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
15:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:37 INFO  : Context for 'APU' is selected.
15:59:37 INFO  : Boot mode is read from the target.
15:59:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:41 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:41 INFO  : 'set bp_59_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:59:41 INFO  : 'con -block -timeout 60' command is executed.
15:59:41 INFO  : 'bpremove $bp_59_41_fsbl_bp' command is executed.
15:59:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:45 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_59_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:45 INFO  : 'con' command is executed.
15:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:59:45 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:00:15 INFO  : Disconnected from the channel tcfchan#1.
16:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:00:15 INFO  : 'jtag frequency' command is executed.
16:00:15 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:15 INFO  : Context for 'APU' is selected.
16:00:16 INFO  : System reset is completed.
16:00:19 INFO  : 'after 3000' command is executed.
16:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:00:24 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:00:24 INFO  : Context for 'APU' is selected.
16:00:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:43 INFO  : Context for 'APU' is selected.
16:00:44 INFO  : Boot mode is read from the target.
16:00:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:47 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:47 INFO  : 'set bp_0_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:00:47 INFO  : 'con -block -timeout 60' command is executed.
16:00:47 INFO  : 'bpremove $bp_0_47_fsbl_bp' command is executed.
16:00:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:51 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_0_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:51 INFO  : 'con' command is executed.
16:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:00:51 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:01:58 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
16:02:08 INFO  : Disconnected from the channel tcfchan#2.
16:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:02:09 INFO  : 'jtag frequency' command is executed.
16:02:09 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:09 INFO  : Context for 'APU' is selected.
16:02:10 INFO  : System reset is completed.
16:02:13 INFO  : 'after 3000' command is executed.
16:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:02:17 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:02:18 INFO  : Context for 'APU' is selected.
16:02:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:35 INFO  : Context for 'APU' is selected.
16:02:35 INFO  : Boot mode is read from the target.
16:02:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:39 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:39 INFO  : 'set bp_2_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:40 INFO  : 'con -block -timeout 60' command is executed.
16:02:40 INFO  : 'bpremove $bp_2_39_fsbl_bp' command is executed.
16:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_2_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:44 INFO  : 'con' command is executed.
16:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:44 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:18:10 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
16:18:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
16:18:15 INFO  : XSCT server has started successfully.
16:18:15 INFO  : plnx-install-location is set to ''
16:18:15 INFO  : Successfully done setting XSCT server connection channel  
16:18:15 INFO  : Successfully done setting workspace for the tool. 
16:18:16 INFO  : Registering command handlers for Vitis TCF services
16:18:17 INFO  : Successfully done query RDI_DATADIR 
16:18:19 INFO  : Platform repository initialization has completed.
16:18:42 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
16:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:19:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:20:52 INFO  : 'jtag frequency' command is executed.
16:20:52 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:20:52 INFO  : Context for 'APU' is selected.
16:20:53 INFO  : System reset is completed.
16:20:56 INFO  : 'after 3000' command is executed.
16:20:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:21:01 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:21:01 INFO  : Context for 'APU' is selected.
16:21:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:21:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:03 INFO  : Context for 'APU' is selected.
16:21:03 INFO  : Boot mode is read from the target.
16:21:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:06 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:06 INFO  : 'set bp_21_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:21:06 INFO  : 'con -block -timeout 60' command is executed.
16:21:07 INFO  : 'bpremove $bp_21_6_fsbl_bp' command is executed.
16:21:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:10 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_21_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:10 INFO  : 'con' command is executed.
16:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:21:10 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:25:22 INFO  : Result from executing command 'getProjects': DRCPlatform
16:25:22 INFO  : Result from executing command 'getPlatforms': DRCPlatform|C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:25:25 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
16:26:16 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
16:45:35 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
16:53:35 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
16:53:43 INFO  : Disconnected from the channel tcfchan#1.
16:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:53:44 INFO  : 'jtag frequency' command is executed.
16:53:44 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:53:44 INFO  : Context for 'APU' is selected.
16:53:44 INFO  : System reset is completed.
16:53:48 INFO  : 'after 3000' command is executed.
16:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:53:52 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:53:52 INFO  : Context for 'APU' is selected.
16:54:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:10 INFO  : Context for 'APU' is selected.
16:54:10 INFO  : Boot mode is read from the target.
16:54:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:13 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:13 INFO  : 'set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:54:13 INFO  : 'con -block -timeout 60' command is executed.
16:54:14 INFO  : 'bpremove $bp_54_13_fsbl_bp' command is executed.
16:54:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:17 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_54_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:17 INFO  : 'con' command is executed.
16:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:54:17 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:25:06 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:21 INFO  : Disconnected from the channel tcfchan#3.
17:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:25:21 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
17:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:25:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:26:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:27:18 INFO  : 'jtag frequency' command is executed.
17:27:18 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:18 INFO  : Context for 'APU' is selected.
17:27:19 INFO  : System reset is completed.
17:27:22 INFO  : 'after 3000' command is executed.
17:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:27:27 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:27:27 INFO  : Context for 'APU' is selected.
17:27:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:27 INFO  : Context for 'APU' is selected.
17:27:27 INFO  : Boot mode is read from the target.
17:27:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:30 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:30 INFO  : 'set bp_27_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:27:31 INFO  : 'con -block -timeout 60' command is executed.
17:27:31 INFO  : 'bpremove $bp_27_30_fsbl_bp' command is executed.
17:27:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:34 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_27_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:34 INFO  : 'con' command is executed.
17:27:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:34 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:28:12 INFO  : Disconnected from the channel tcfchan#4.
17:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:28:12 INFO  : 'jtag frequency' command is executed.
17:28:12 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:13 INFO  : System reset is completed.
17:28:16 INFO  : 'after 3000' command is executed.
17:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:28:21 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:28:21 INFO  : Context for 'APU' is selected.
17:28:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:21 INFO  : Context for 'APU' is selected.
17:28:21 INFO  : Boot mode is read from the target.
17:28:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:28:24 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:28:24 INFO  : 'set bp_28_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:28:25 INFO  : 'con -block -timeout 60' command is executed.
17:28:26 INFO  : 'bpremove $bp_28_24_fsbl_bp' command is executed.
17:28:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:28:29 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_28_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:29 INFO  : 'con' command is executed.
17:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:28:29 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:29:32 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:29:47 INFO  : Disconnected from the channel tcfchan#5.
17:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:29:48 INFO  : 'jtag frequency' command is executed.
17:29:48 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:29:48 INFO  : Context for 'APU' is selected.
17:29:49 INFO  : System reset is completed.
17:29:52 INFO  : 'after 3000' command is executed.
17:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:29:57 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:29:57 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:57 INFO  : Context for 'APU' is selected.
17:29:57 INFO  : Boot mode is read from the target.
17:29:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:00 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:00 INFO  : 'set bp_30_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:01 INFO  : 'con -block -timeout 60' command is executed.
17:30:02 INFO  : 'bpremove $bp_30_0_fsbl_bp' command is executed.
17:30:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:05 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_30_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:05 INFO  : 'con' command is executed.
17:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:30:05 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:30:39 INFO  : Disconnected from the channel tcfchan#6.
17:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:30:40 INFO  : 'jtag frequency' command is executed.
17:30:40 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:40 INFO  : Context for 'APU' is selected.
17:30:40 INFO  : System reset is completed.
17:30:43 INFO  : 'after 3000' command is executed.
17:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:30:48 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:30:48 INFO  : Context for 'APU' is selected.
17:30:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:48 INFO  : Context for 'APU' is selected.
17:30:48 INFO  : Boot mode is read from the target.
17:30:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:51 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:52 INFO  : 'set bp_30_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:52 INFO  : 'con -block -timeout 60' command is executed.
17:30:52 INFO  : 'bpremove $bp_30_51_fsbl_bp' command is executed.
17:30:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:55 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_30_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:56 INFO  : 'con' command is executed.
17:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:30:56 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:32:01 INFO  : Disconnected from the channel tcfchan#7.
17:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:32:02 INFO  : 'jtag frequency' command is executed.
17:32:02 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:32:02 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : System reset is completed.
17:32:06 INFO  : 'after 3000' command is executed.
17:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:32:10 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:32:10 INFO  : Context for 'APU' is selected.
17:32:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:32:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:10 INFO  : Context for 'APU' is selected.
17:32:11 INFO  : Boot mode is read from the target.
17:32:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:32:14 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:32:14 INFO  : 'set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:32:14 INFO  : 'con -block -timeout 60' command is executed.
17:32:14 INFO  : 'bpremove $bp_32_14_fsbl_bp' command is executed.
17:32:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:32:18 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_32_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:18 INFO  : 'con' command is executed.
17:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:32:18 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:33:04 INFO  : Disconnected from the channel tcfchan#8.
17:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:33:05 INFO  : 'jtag frequency' command is executed.
17:33:05 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:33:05 INFO  : Context for 'APU' is selected.
17:33:06 INFO  : System reset is completed.
17:33:09 INFO  : 'after 3000' command is executed.
17:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:33:13 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:33:13 INFO  : Context for 'APU' is selected.
17:33:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:33:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:14 INFO  : Context for 'APU' is selected.
17:33:14 INFO  : Boot mode is read from the target.
17:33:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:17 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:17 INFO  : 'set bp_33_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:33:17 INFO  : 'con -block -timeout 60' command is executed.
17:33:17 INFO  : 'bpremove $bp_33_17_fsbl_bp' command is executed.
17:33:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:33:21 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_33_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:33:21 INFO  : 'con' command is executed.
17:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:33:21 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
12:20:01 INFO  : Result from executing command 'getProjects': DRCPlatform
12:20:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:42:46 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:42:46 INFO  : Updating application flags with new BSP settings...
12:42:47 INFO  : Successfully updated application flags for project DRCApplication.
12:43:39 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:44:14 INFO  : Result from executing command 'removePlatformRepo': 
12:45:22 INFO  : Result from executing command 'getProjects': DRCPlatform
12:45:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:45:24 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:45:39 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:41 INFO  : Disconnected from the channel tcfchan#9.
12:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:46:41 INFO  : 'jtag frequency' command is executed.
12:46:41 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:46:41 INFO  : Context for 'APU' is selected.
12:46:42 INFO  : System reset is completed.
12:46:45 INFO  : 'after 3000' command is executed.
12:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:46:50 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:46:50 INFO  : Context for 'APU' is selected.
12:46:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:46:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:50 INFO  : Context for 'APU' is selected.
12:46:50 INFO  : Boot mode is read from the target.
12:46:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:46:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:46:53 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:46:53 INFO  : 'set bp_46_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:46:54 INFO  : 'con -block -timeout 60' command is executed.
12:46:54 INFO  : 'bpremove $bp_46_53_fsbl_bp' command is executed.
12:46:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:46:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:46:59 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
12:46:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_46_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:46:59 INFO  : 'con' command is executed.
12:46:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:46:59 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
12:47:45 INFO  : Disconnected from the channel tcfchan#13.
12:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:47:46 INFO  : 'jtag frequency' command is executed.
12:47:46 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:47:46 INFO  : Context for 'APU' is selected.
12:47:46 INFO  : System reset is completed.
12:47:49 INFO  : 'after 3000' command is executed.
12:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:47:54 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:47:54 INFO  : Context for 'APU' is selected.
12:47:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:47:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:54 INFO  : Context for 'APU' is selected.
12:47:54 INFO  : Boot mode is read from the target.
12:47:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:47:54 ERROR : No such stream: VS172
12:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

12:47:54 ERROR : No such stream: VS172
12:48:47 INFO  : No changes in MSS file content so sources will not be generated.
12:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:49:05 INFO  : 'jtag frequency' command is executed.
12:49:05 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:49:05 INFO  : Context for 'APU' is selected.
12:49:05 INFO  : System reset is completed.
12:49:08 INFO  : 'after 3000' command is executed.
12:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:49:13 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:49:13 INFO  : Context for 'APU' is selected.
12:49:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:13 INFO  : Context for 'APU' is selected.
12:49:13 INFO  : Boot mode is read from the target.
12:49:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:13 ERROR : No such stream: VS172
12:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

12:49:13 ERROR : No such stream: VS172
12:50:28 ERROR : (XSDB Server)No such stream: VS172

12:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:50:50 INFO  : 'jtag frequency' command is executed.
12:50:50 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:50:50 INFO  : Context for 'APU' is selected.
12:50:50 INFO  : System reset is completed.
12:50:53 INFO  : 'after 3000' command is executed.
12:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:50:58 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:50:58 INFO  : Context for 'APU' is selected.
12:50:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:58 INFO  : Context for 'APU' is selected.
12:50:58 INFO  : Boot mode is read from the target.
12:50:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:50:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:51:01 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:51:01 INFO  : 'set bp_51_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:51:01 INFO  : 'con -block -timeout 60' command is executed.
12:51:02 INFO  : 'bpremove $bp_51_1_fsbl_bp' command is executed.
12:51:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:51:06 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
12:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_51_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:08 INFO  : 'con' command is executed.
12:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:51:08 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
12:52:34 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:52:56 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:53:02 INFO  : Disconnected from the channel tcfchan#14.
12:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:53:02 INFO  : 'jtag frequency' command is executed.
12:53:02 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:53:02 INFO  : Context for 'APU' is selected.
12:53:03 INFO  : System reset is completed.
12:53:06 INFO  : 'after 3000' command is executed.
12:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:53:11 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:53:11 INFO  : Context for 'APU' is selected.
12:53:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:11 INFO  : Context for 'APU' is selected.
12:53:11 INFO  : Boot mode is read from the target.
12:53:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:11 ERROR : No such stream: VS208
12:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

12:53:11 ERROR : No such stream: VS208
12:53:19 ERROR : (XSDB Server)No such stream: VS208

12:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:32 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:53:32 INFO  : 'jtag frequency' command is executed.
12:53:32 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:53:32 INFO  : Context for 'APU' is selected.
12:53:33 INFO  : System reset is completed.
12:53:36 INFO  : 'after 3000' command is executed.
12:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:53:40 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:53:40 INFO  : Context for 'APU' is selected.
12:53:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:40 INFO  : Context for 'APU' is selected.
12:53:40 INFO  : Boot mode is read from the target.
12:53:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:53:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:53:45 INFO  : 'set bp_53_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:53:45 INFO  : 'con -block -timeout 60' command is executed.
12:53:45 INFO  : 'bpremove $bp_53_44_fsbl_bp' command is executed.
12:53:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:53:50 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
12:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_53_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:50 INFO  : 'con' command is executed.
12:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:53:50 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
12:54:19 INFO  : Disconnected from the channel tcfchan#15.
12:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:54:20 INFO  : 'jtag frequency' command is executed.
12:54:20 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:54:20 INFO  : Context for 'APU' is selected.
12:54:21 INFO  : System reset is completed.
12:54:24 INFO  : 'after 3000' command is executed.
12:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:54:29 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:54:29 INFO  : Context for 'APU' is selected.
12:54:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:29 INFO  : Context for 'APU' is selected.
12:54:29 INFO  : Boot mode is read from the target.
12:54:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:54:32 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:54:32 INFO  : 'set bp_54_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:54:33 INFO  : 'con -block -timeout 60' command is executed.
12:54:33 INFO  : 'bpremove $bp_54_32_fsbl_bp' command is executed.
12:54:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:54:37 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
12:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_54_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:54:39 INFO  : 'con' command is executed.
12:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:54:39 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
12:55:25 INFO  : Disconnected from the channel tcfchan#16.
12:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:55:26 INFO  : 'jtag frequency' command is executed.
12:55:26 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:55:26 INFO  : Context for 'APU' is selected.
12:55:27 INFO  : System reset is completed.
12:55:30 INFO  : 'after 3000' command is executed.
12:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:55:34 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:55:34 INFO  : Context for 'APU' is selected.
12:55:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:35 INFO  : Context for 'APU' is selected.
12:55:35 INFO  : Boot mode is read from the target.
12:55:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:38 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:39 INFO  : 'set bp_55_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:55:40 INFO  : 'con -block -timeout 60' command is executed.
12:55:40 INFO  : 'bpremove $bp_55_38_fsbl_bp' command is executed.
12:55:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:55:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
12:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_55_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:45 INFO  : 'con' command is executed.
12:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:55:45 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
12:57:09 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
12:57:13 INFO  : Disconnected from the channel tcfchan#17.
12:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
12:57:14 INFO  : 'jtag frequency' command is executed.
12:57:14 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:57:14 INFO  : Context for 'APU' is selected.
12:57:15 INFO  : System reset is completed.
12:57:18 INFO  : 'after 3000' command is executed.
12:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
12:57:22 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
12:57:22 INFO  : Context for 'APU' is selected.
12:57:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
12:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:23 INFO  : Context for 'APU' is selected.
12:57:23 INFO  : Boot mode is read from the target.
12:57:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:26 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:26 INFO  : 'set bp_57_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:57:26 INFO  : 'con -block -timeout 60' command is executed.
12:57:26 INFO  : 'bpremove $bp_57_26_fsbl_bp' command is executed.
12:57:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:31 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_57_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:32 INFO  : 'con' command is executed.
12:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:57:32 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
13:00:59 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
13:01:05 INFO  : Disconnected from the channel tcfchan#18.
13:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
13:01:05 INFO  : 'jtag frequency' command is executed.
13:01:05 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:01:06 INFO  : Context for 'APU' is selected.
13:01:06 INFO  : System reset is completed.
13:01:09 INFO  : 'after 3000' command is executed.
13:01:09 ERROR : (XSDB Server)Jtag Uart not enabled for the target

13:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
13:01:14 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
13:01:14 INFO  : Context for 'APU' is selected.
13:01:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
13:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:14 INFO  : Context for 'APU' is selected.
13:01:14 INFO  : Boot mode is read from the target.
13:01:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:14 ERROR : No such stream: VS280
13:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

13:01:14 ERROR : No such stream: VS280
13:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
13:01:26 INFO  : 'jtag frequency' command is executed.
13:01:26 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:01:26 INFO  : Context for 'APU' is selected.
13:01:27 INFO  : System reset is completed.
13:01:30 INFO  : 'after 3000' command is executed.
13:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
13:01:35 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
13:01:35 INFO  : Context for 'APU' is selected.
13:01:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
13:01:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:35 INFO  : Context for 'APU' is selected.
13:01:35 INFO  : Boot mode is read from the target.
13:01:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:38 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:01:38 INFO  : 'set bp_1_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:01:38 INFO  : 'con -block -timeout 60' command is executed.
13:01:40 INFO  : 'bpremove $bp_1_38_fsbl_bp' command is executed.
13:01:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
13:01:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_1_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:45 INFO  : 'con' command is executed.
13:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:01:45 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
14:06:37 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
14:06:42 ERROR : (XSDB Server)Channel closed

14:06:48 WARN  : channel "tcfchan#19" closed
14:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:06:58 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:07:26 INFO  : 'jtag frequency' command is executed.
14:07:26 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:07:26 INFO  : Context for 'APU' is selected.
14:07:27 INFO  : System reset is completed.
14:07:30 INFO  : 'after 3000' command is executed.
14:07:30 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#20" closed
14:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:07:30 ERROR : channel "tcfchan#20" closed
14:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:08:09 INFO  : 'jtag frequency' command is executed.
14:08:09 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:08:09 INFO  : Context for 'APU' is selected.
14:08:10 INFO  : System reset is completed.
14:08:13 INFO  : 'after 3000' command is executed.
14:08:13 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#21" closed
14:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:08:13 ERROR : channel "tcfchan#21" closed
14:08:19 ERROR : (XSDB Server)channel "tcfchan#21" closed

14:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:39 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:08:39 INFO  : 'jtag frequency' command is executed.
14:08:39 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:08:39 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : System reset is completed.
14:08:42 INFO  : 'after 3000' command is executed.
14:08:42 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#22" closed
14:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:08:42 ERROR : channel "tcfchan#22" closed
14:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:12:37 INFO  : 'jtag frequency' command is executed.
14:12:37 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:37 INFO  : Context for 'APU' is selected.
14:12:37 INFO  : System reset is completed.
14:12:41 INFO  : 'after 3000' command is executed.
14:12:41 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#23" closed
14:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:12:41 ERROR : channel "tcfchan#23" closed
14:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:14:55 INFO  : 'jtag frequency' command is executed.
14:14:55 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:14:55 INFO  : Context for 'APU' is selected.
14:14:56 INFO  : System reset is completed.
14:14:59 INFO  : 'after 3000' command is executed.
14:14:59 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#24" closed
14:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:14:59 ERROR : channel "tcfchan#24" closed
14:15:45 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
14:15:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
14:15:49 INFO  : XSCT server has started successfully.
14:15:49 INFO  : plnx-install-location is set to ''
14:15:49 INFO  : Successfully done setting XSCT server connection channel  
14:15:49 INFO  : Successfully done setting workspace for the tool. 
14:15:51 INFO  : Registering command handlers for Vitis TCF services
14:15:52 INFO  : Successfully done query RDI_DATADIR 
14:15:54 INFO  : Platform repository initialization has completed.
14:15:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:16:41 INFO  : 'jtag frequency' command is executed.
14:16:41 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:16:41 INFO  : Context for 'APU' is selected.
14:16:42 INFO  : System reset is completed.
14:16:45 INFO  : 'after 3000' command is executed.
14:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
14:16:50 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
14:16:50 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
14:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:52 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : Boot mode is read from the target.
14:16:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:59 ERROR : Memory write error at 0xFFFC4000. Cannot read sctlr_el3. Cannot read dspsr_el0. Cannot flush JTAG server queue. FT_Read returned 0, expected 15
14:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
----------------End of Script----------------

14:16:59 ERROR : Memory write error at 0xFFFC4000. Cannot read sctlr_el3. Cannot read dspsr_el0. Cannot flush JTAG server queue. FT_Read returned 0, expected 15
14:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:17:11 INFO  : 'jtag frequency' command is executed.
14:17:11 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:17:11 INFO  : Context for 'APU' is selected.
14:17:11 INFO  : System reset is completed.
14:17:15 INFO  : 'after 3000' command is executed.
14:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
14:17:19 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
14:17:19 INFO  : Context for 'APU' is selected.
14:17:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
14:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:19 INFO  : Context for 'APU' is selected.
14:17:19 INFO  : Boot mode is read from the target.
14:17:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:17:27 ERROR : Memory write error at 0xFFFC4000. Cannot flush JTAG server queue. FT_Read returned 0, expected 25
14:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
----------------End of Script----------------

14:17:27 ERROR : Memory write error at 0xFFFC4000. Cannot flush JTAG server queue. FT_Read returned 0, expected 25
14:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:01 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
14:45:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
14:45:06 INFO  : XSCT server has started successfully.
14:45:06 INFO  : plnx-install-location is set to ''
14:45:06 INFO  : Successfully done setting XSCT server connection channel  
14:45:06 INFO  : Successfully done setting workspace for the tool. 
14:45:09 INFO  : Platform repository initialization has completed.
14:45:14 INFO  : Registering command handlers for Vitis TCF services
14:45:16 INFO  : Successfully done query RDI_DATADIR 
14:47:35 ERROR : (XSDB Server)invalid command name "current_target"

14:47:41 ERROR : (XSDB Server)invalid command name "get_property"

14:48:17 ERROR : (XSDB Server)invalid command name "cable"

14:48:21 ERROR : (XSDB Server)invalid command name "frequency"

14:48:26 ERROR : (XSDB Server)invalid command name "cable"

14:48:31 ERROR : (XSDB Server)invalid command name "cable_frequency"

14:49:10 ERROR : (XSDB Server)invalid command name "get_property"

14:49:14 ERROR : (XSDB Server)invalid command name "set_property"

14:49:48 ERROR : (XSDB Server)Invalid target. Use "jtag targets" command to select a target

14:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:53:16 INFO  : 'jtag frequency' command is executed.
14:53:16 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:53:16 INFO  : Context for 'APU' is selected.
14:53:17 INFO  : System reset is completed.
14:53:20 INFO  : 'after 3000' command is executed.
14:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
14:53:24 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
14:53:24 INFO  : Context for 'APU' is selected.
14:53:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
14:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:27 INFO  : Context for 'APU' is selected.
14:53:27 INFO  : Boot mode is read from the target.
14:53:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:30 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:30 INFO  : 'set bp_53_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:53:31 INFO  : 'con -block -timeout 60' command is executed.
14:53:31 INFO  : 'bpremove $bp_53_30_fsbl_bp' command is executed.
14:53:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:35 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_53_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:37 INFO  : 'con' command is executed.
14:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:53:37 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
15:05:47 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
15:05:54 INFO  : Disconnected from the channel tcfchan#1.
15:05:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
15:05:54 INFO  : 'jtag frequency' command is executed.
15:05:54 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:05:54 INFO  : Context for 'APU' is selected.
15:05:55 INFO  : System reset is completed.
15:05:58 INFO  : 'after 3000' command is executed.
15:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
15:06:02 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
15:06:02 INFO  : Context for 'APU' is selected.
15:06:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
15:06:20 ERROR : (XSDB Server)Target doesn't support Jtag Uart

15:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:20 INFO  : Context for 'APU' is selected.
15:06:20 INFO  : Boot mode is read from the target.
15:06:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:23 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:23 INFO  : 'set bp_6_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:24 INFO  : 'con -block -timeout 60' command is executed.
15:06:24 INFO  : 'bpremove $bp_6_23_fsbl_bp' command is executed.
15:06:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:29 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_6_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:30 INFO  : 'con' command is executed.
15:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:30 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:01:26 INFO  : Disconnected from the channel tcfchan#2.
16:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:01:27 INFO  : 'jtag frequency' command is executed.
16:01:27 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:27 INFO  : Context for 'APU' is selected.
16:01:28 INFO  : System reset is completed.
16:01:31 INFO  : 'after 3000' command is executed.
16:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:01:35 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:01:35 INFO  : Context for 'APU' is selected.
16:01:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:01:53 ERROR : (XSDB Server)Target doesn't support Jtag Uart

16:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:53 INFO  : Context for 'APU' is selected.
16:01:53 INFO  : Boot mode is read from the target.
16:01:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:54 ERROR : No such stream: VS40
16:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

16:01:54 ERROR : No such stream: VS40
16:02:07 ERROR : (XSDB Server)No such stream: VS40

16:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:02:20 INFO  : 'jtag frequency' command is executed.
16:02:20 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:20 INFO  : Context for 'APU' is selected.
16:02:20 INFO  : System reset is completed.
16:02:23 INFO  : 'after 3000' command is executed.
16:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:02:28 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:02:28 INFO  : Context for 'APU' is selected.
16:02:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:28 INFO  : Context for 'APU' is selected.
16:02:28 INFO  : Boot mode is read from the target.
16:02:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:28 ERROR : No such stream: VS40
16:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

16:02:28 ERROR : No such stream: VS40
16:02:33 ERROR : (XSDB Server)No such stream: VS40

16:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:02:51 INFO  : 'jtag frequency' command is executed.
16:02:51 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:51 INFO  : Context for 'APU' is selected.
16:02:52 INFO  : System reset is completed.
16:02:55 INFO  : 'after 3000' command is executed.
16:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:02:59 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:03:00 INFO  : Context for 'APU' is selected.
16:03:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:00 INFO  : Context for 'APU' is selected.
16:03:00 INFO  : Boot mode is read from the target.
16:03:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:03 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:03 INFO  : 'set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:03 INFO  : 'con -block -timeout 60' command is executed.
16:03:03 INFO  : 'bpremove $bp_3_3_fsbl_bp' command is executed.
16:03:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:08 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:09 INFO  : 'con' command is executed.
16:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:09 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:58:10 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:15:59 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:16:07 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:16:18 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:17:10 INFO  : Disconnected from the channel tcfchan#3.
17:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:17:11 INFO  : 'jtag frequency' command is executed.
17:17:11 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : System reset is completed.
17:17:15 INFO  : 'after 3000' command is executed.
17:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:17:19 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:17:19 INFO  : Context for 'APU' is selected.
17:17:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:17:37 ERROR : (XSDB Server)Target doesn't support Jtag Uart

17:17:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:37 INFO  : Context for 'APU' is selected.
17:17:37 INFO  : Boot mode is read from the target.
17:17:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:17:41 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:17:41 INFO  : 'set bp_17_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:17:41 INFO  : 'con -block -timeout 60' command is executed.
17:17:41 INFO  : 'bpremove $bp_17_41_fsbl_bp' command is executed.
17:17:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:17:46 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_17_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:17:48 INFO  : 'con' command is executed.
17:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:17:48 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:20:02 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:20:07 INFO  : Disconnected from the channel tcfchan#4.
17:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:20:07 INFO  : 'jtag frequency' command is executed.
17:20:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:20:07 INFO  : Context for 'APU' is selected.
17:20:08 INFO  : System reset is completed.
17:20:11 INFO  : 'after 3000' command is executed.
17:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:20:16 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:20:16 INFO  : Context for 'APU' is selected.
17:20:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:20:33 ERROR : (XSDB Server)Target doesn't support Jtag Uart

17:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:33 INFO  : Context for 'APU' is selected.
17:20:33 INFO  : Boot mode is read from the target.
17:20:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:36 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:36 INFO  : 'set bp_20_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:20:37 INFO  : 'con -block -timeout 60' command is executed.
17:20:37 INFO  : 'bpremove $bp_20_36_fsbl_bp' command is executed.
17:20:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:42 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_20_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:42 INFO  : 'con' command is executed.
17:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:20:42 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:54:52 ERROR : (XSDB Server)Channel closed

18:01:36 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:01:51 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:01:59 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:13:22 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:14:18 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:16:23 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:17:55 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:18:03 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:26:18 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:27:40 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:28:46 ERROR : (XSDB Server)Channel closed

18:28:56 WARN  : channel "tcfchan#5" closed
18:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:28:57 INFO  : 'jtag frequency' command is executed.
18:28:57 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:28:57 INFO  : Context for 'APU' is selected.
18:28:57 INFO  : System reset is completed.
18:29:01 INFO  : 'after 3000' command is executed.
18:29:01 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#7" closed
18:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:29:01 ERROR : channel "tcfchan#7" closed
18:29:05 ERROR : (XSDB Server)channel "tcfchan#7" closed

18:29:08 ERROR : (XSDB Server)channel "tcfchan#7" closed

18:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:29:41 INFO  : 'jtag frequency' command is executed.
18:29:41 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:29:41 INFO  : Context for 'APU' is selected.
18:29:41 INFO  : System reset is completed.
18:29:44 INFO  : 'after 3000' command is executed.
18:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:29:49 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:29:49 INFO  : Context for 'APU' is selected.
18:29:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:51 INFO  : Context for 'APU' is selected.
18:29:51 INFO  : Boot mode is read from the target.
18:29:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:54 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:55 INFO  : 'set bp_29_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:29:56 INFO  : 'con -block -timeout 60' command is executed.
18:29:56 INFO  : 'bpremove $bp_29_54_fsbl_bp' command is executed.
18:29:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:30:01 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_29_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:30:01 INFO  : 'con' command is executed.
18:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:30:01 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
20:57:24 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
20:57:45 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:20:22 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:20:45 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:24:03 INFO  : Disconnected from the channel tcfchan#8.
21:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
21:24:04 INFO  : 'jtag frequency' command is executed.
21:24:04 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:24:04 INFO  : Context for 'APU' is selected.
21:24:05 INFO  : System reset is completed.
21:24:08 INFO  : 'after 3000' command is executed.
21:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
21:24:12 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:24:12 INFO  : Context for 'APU' is selected.
21:24:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:24:31 ERROR : (XSDB Server)Target doesn't support Jtag Uart

21:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:31 INFO  : Context for 'APU' is selected.
21:24:31 INFO  : Boot mode is read from the target.
21:24:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:34 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:34 INFO  : 'set bp_24_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:24:34 INFO  : 'con -block -timeout 60' command is executed.
21:24:35 INFO  : 'bpremove $bp_24_34_fsbl_bp' command is executed.
21:24:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:24:39 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_24_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:24:40 INFO  : 'con' command is executed.
21:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:24:40 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:42:39 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:42:55 INFO  : Disconnected from the channel tcfchan#9.
21:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
21:42:56 INFO  : 'jtag frequency' command is executed.
21:42:56 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:42:56 INFO  : Context for 'APU' is selected.
21:42:57 INFO  : System reset is completed.
21:43:00 INFO  : 'after 3000' command is executed.
21:43:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
21:43:04 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:43:04 INFO  : Context for 'APU' is selected.
21:43:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:43:23 ERROR : (XSDB Server)Target doesn't support Jtag Uart

21:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:23 INFO  : Context for 'APU' is selected.
21:43:23 INFO  : Boot mode is read from the target.
21:43:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:43:26 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:43:26 INFO  : 'set bp_43_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:43:27 INFO  : 'con -block -timeout 60' command is executed.
21:43:27 INFO  : 'bpremove $bp_43_26_fsbl_bp' command is executed.
21:43:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:43:32 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:43:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_43_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:32 INFO  : 'con' command is executed.
21:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:43:32 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:44:54 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:44:59 INFO  : Disconnected from the channel tcfchan#10.
21:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
21:45:00 INFO  : 'jtag frequency' command is executed.
21:45:00 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:45:00 INFO  : Context for 'APU' is selected.
21:45:00 INFO  : System reset is completed.
21:45:03 INFO  : 'after 3000' command is executed.
21:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
21:45:08 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:45:08 INFO  : Context for 'APU' is selected.
21:45:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:45:27 ERROR : (XSDB Server)Jtag Uart not enabled for the target

21:45:27 ERROR : (XSDB Server)Target doesn't support Jtag Uart

21:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:27 INFO  : Context for 'APU' is selected.
21:45:27 INFO  : Boot mode is read from the target.
21:45:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:45:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:45:30 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:45:31 INFO  : 'set bp_45_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:45:32 INFO  : 'con -block -timeout 60' command is executed.
21:45:32 INFO  : 'bpremove $bp_45_30_fsbl_bp' command is executed.
21:45:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:45:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:45:37 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_45_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:45:37 INFO  : 'con' command is executed.
21:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:45:37 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:46:24 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:46:33 INFO  : Disconnected from the channel tcfchan#11.
21:46:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
21:46:33 INFO  : 'jtag frequency' command is executed.
21:46:34 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:46:34 INFO  : Context for 'APU' is selected.
21:46:34 INFO  : System reset is completed.
21:46:37 INFO  : 'after 3000' command is executed.
21:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
21:46:42 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:46:42 INFO  : Context for 'APU' is selected.
21:47:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:47:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:01 INFO  : Context for 'APU' is selected.
21:47:01 INFO  : Boot mode is read from the target.
21:47:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:04 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:04 INFO  : 'set bp_47_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:47:05 INFO  : 'con -block -timeout 60' command is executed.
21:47:05 INFO  : 'bpremove $bp_47_4_fsbl_bp' command is executed.
21:47:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:10 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_47_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:11 INFO  : 'con' command is executed.
21:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:47:11 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:50:35 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:50:43 INFO  : Disconnected from the channel tcfchan#12.
21:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
21:50:44 INFO  : 'jtag frequency' command is executed.
21:50:44 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:50:44 INFO  : Context for 'APU' is selected.
21:50:45 INFO  : System reset is completed.
21:50:48 INFO  : 'after 3000' command is executed.
21:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
21:50:52 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:50:52 INFO  : Context for 'APU' is selected.
21:51:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:51:11 ERROR : (XSDB Server)Target doesn't support Jtag Uart

21:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:11 INFO  : Context for 'APU' is selected.
21:51:11 INFO  : Boot mode is read from the target.
21:51:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:14 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:15 INFO  : 'set bp_51_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:51:16 INFO  : 'con -block -timeout 60' command is executed.
21:51:16 INFO  : 'bpremove $bp_51_14_fsbl_bp' command is executed.
21:51:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:21 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_51_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:21 INFO  : 'con' command is executed.
21:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:51:21 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
22:29:39 INFO  : Disconnected from the channel tcfchan#13.
22:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
22:29:40 INFO  : 'jtag frequency' command is executed.
22:29:40 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:29:40 INFO  : Context for 'APU' is selected.
22:29:41 INFO  : System reset is completed.
22:29:44 INFO  : 'after 3000' command is executed.
22:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
22:29:49 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
22:29:49 INFO  : Context for 'APU' is selected.
22:30:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
22:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:07 INFO  : Context for 'APU' is selected.
22:30:07 INFO  : Boot mode is read from the target.
22:30:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:30:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:30:10 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:30:11 INFO  : 'set bp_30_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:30:11 INFO  : 'con -block -timeout 60' command is executed.
22:30:11 INFO  : 'bpremove $bp_30_10_fsbl_bp' command is executed.
22:30:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:30:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:30:16 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
22:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_30_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:30:16 INFO  : 'con' command is executed.
22:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:30:16 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
23:03:16 INFO  : Disconnected from the channel tcfchan#14.
23:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
23:03:16 INFO  : 'jtag frequency' command is executed.
23:03:16 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:03:17 INFO  : Context for 'APU' is selected.
23:03:17 INFO  : System reset is completed.
23:03:20 INFO  : 'after 3000' command is executed.
23:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
23:03:25 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
23:03:25 INFO  : Context for 'APU' is selected.
23:03:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
23:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:44 INFO  : Context for 'APU' is selected.
23:03:44 INFO  : Boot mode is read from the target.
23:03:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:03:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:03:47 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:03:47 INFO  : 'set bp_3_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:03:48 INFO  : 'con -block -timeout 60' command is executed.
23:03:48 INFO  : 'bpremove $bp_3_47_fsbl_bp' command is executed.
23:03:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:03:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:03:53 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
23:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_3_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:03:53 INFO  : 'con' command is executed.
23:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:03:53 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
23:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:52 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
23:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:26 INFO  : Disconnected from the channel tcfchan#15.
23:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
23:44:27 INFO  : 'jtag frequency' command is executed.
23:44:27 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:44:27 INFO  : Context for 'APU' is selected.
23:44:28 INFO  : System reset is completed.
23:44:31 INFO  : 'after 3000' command is executed.
23:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
23:44:35 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
23:44:35 INFO  : Context for 'APU' is selected.
23:44:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
23:44:55 ERROR : (XSDB Server)Target doesn't support Jtag Uart
23:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:55 ERROR : (XSDB Server)

23:44:55 INFO  : Context for 'APU' is selected.
23:44:55 INFO  : Boot mode is read from the target.
23:44:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:44:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:44:58 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:44:58 INFO  : 'set bp_44_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:44:59 INFO  : 'con -block -timeout 60' command is executed.
23:44:59 INFO  : 'bpremove $bp_44_58_fsbl_bp' command is executed.
23:44:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:44:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:45:04 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
23:45:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_44_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:45:04 INFO  : 'con' command is executed.
23:45:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:45:04 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
00:01:23 ERROR : (XSDB Server)Invalid context

00:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:51 INFO  : Disconnected from the channel tcfchan#16.
00:02:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:52 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
00:02:52 INFO  : 'jtag frequency' command is executed.
00:02:52 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:02:52 INFO  : Context for 'APU' is selected.
00:02:58 INFO  : System reset is completed.
00:03:01 INFO  : 'after 3000' command is executed.
00:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
00:03:05 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
00:03:06 INFO  : Context for 'APU' is selected.
00:03:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
00:03:25 ERROR : (XSDB Server)Target doesn't support Jtag Uart

00:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:25 INFO  : Context for 'APU' is selected.
00:03:25 INFO  : Boot mode is read from the target.
00:03:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:03:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:03:28 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:03:28 INFO  : 'set bp_3_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:03:29 INFO  : 'con -block -timeout 60' command is executed.
00:03:29 INFO  : 'bpremove $bp_3_28_fsbl_bp' command is executed.
00:03:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:03:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:03:34 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
00:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_3_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:03:35 INFO  : 'con' command is executed.
00:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:03:35 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
00:35:52 INFO  : Disconnected from the channel tcfchan#17.
00:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
00:35:53 INFO  : 'jtag frequency' command is executed.
00:35:53 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:35:53 INFO  : Context for 'APU' is selected.
00:35:54 INFO  : System reset is completed.
00:35:57 INFO  : 'after 3000' command is executed.
00:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
00:36:01 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
00:36:01 INFO  : Context for 'APU' is selected.
00:36:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
00:36:21 ERROR : (XSDB Server)Target doesn't support Jtag Uart
00:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:21 ERROR : (XSDB Server)

00:36:21 INFO  : Context for 'APU' is selected.
00:36:21 INFO  : Boot mode is read from the target.
00:36:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:36:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:36:24 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:36:24 INFO  : 'set bp_36_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:36:25 INFO  : 'con -block -timeout 60' command is executed.
00:36:25 INFO  : 'bpremove $bp_36_24_fsbl_bp' command is executed.
00:36:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:36:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:36:30 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
00:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_36_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:36:30 INFO  : 'con' command is executed.
00:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:36:30 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
01:14:02 INFO  : Disconnected from the channel tcfchan#18.
11:25:33 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
11:25:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
11:25:37 INFO  : XSCT server has started successfully.
11:25:37 INFO  : plnx-install-location is set to ''
11:25:37 INFO  : Successfully done setting XSCT server connection channel  
11:25:37 INFO  : Successfully done setting workspace for the tool. 
11:25:39 INFO  : Registering command handlers for Vitis TCF services
11:25:40 INFO  : Successfully done query RDI_DATADIR 
11:25:42 INFO  : Platform repository initialization has completed.
13:00:40 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
13:00:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
13:00:44 INFO  : XSCT server has started successfully.
13:00:44 INFO  : plnx-install-location is set to ''
13:00:44 INFO  : Successfully done setting XSCT server connection channel  
13:00:44 INFO  : Successfully done setting workspace for the tool. 
13:00:46 INFO  : Registering command handlers for Vitis TCF services
13:00:47 INFO  : Successfully done query RDI_DATADIR 
13:00:48 INFO  : Platform repository initialization has completed.
13:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
13:02:07 INFO  : 'jtag frequency' command is executed.
13:02:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:02:07 INFO  : Context for 'APU' is selected.
13:02:08 INFO  : System reset is completed.
13:02:11 INFO  : 'after 3000' command is executed.
13:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
13:02:15 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
13:02:15 INFO  : Context for 'APU' is selected.
13:02:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
13:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:17 INFO  : Context for 'APU' is selected.
13:02:18 INFO  : Boot mode is read from the target.
13:02:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:02:21 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:02:21 INFO  : 'set bp_2_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:02:21 INFO  : 'con -block -timeout 60' command is executed.
13:02:21 INFO  : 'bpremove $bp_2_21_fsbl_bp' command is executed.
13:02:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:02:26 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
13:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_2_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:02:27 INFO  : 'con' command is executed.
13:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:02:27 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
13:28:54 ERROR : (XSDB Server)Channel closed

13:48:56 WARN  : channel "tcfchan#1" closed
14:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:42:18 INFO  : 'jtag frequency' command is executed.
14:42:18 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:18 INFO  : Context for 'APU' is selected.
14:42:19 INFO  : System reset is completed.
14:42:22 INFO  : 'after 3000' command is executed.
14:42:22 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:42:22 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:42:42 INFO  : 'jtag frequency' command is executed.
14:42:42 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:42 INFO  : Context for 'APU' is selected.
14:42:43 INFO  : System reset is completed.
14:42:46 INFO  : 'after 3000' command is executed.
14:42:46 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:42:46 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:42:54 ERROR : (XSDB Server)invalid command name "connct"

14:42:59 ERROR : (XSDB Server)invalid command name "targetd"

14:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:43:12 INFO  : 'jtag frequency' command is executed.
14:43:12 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:12 INFO  : Context for 'APU' is selected.
14:43:13 INFO  : System reset is completed.
14:43:16 INFO  : 'after 3000' command is executed.
14:43:16 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:43:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:43:16 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:28 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:44:28 INFO  : 'jtag frequency' command is executed.
14:44:28 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:44:28 INFO  : Context for 'APU' is selected.
14:44:29 INFO  : System reset is completed.
14:44:32 INFO  : 'after 3000' command is executed.
14:44:32 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:44:32 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:45:30 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
14:45:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
14:45:34 INFO  : XSCT server has started successfully.
14:45:34 INFO  : Successfully done setting XSCT server connection channel  
14:45:34 INFO  : plnx-install-location is set to ''
14:45:34 INFO  : Successfully done setting workspace for the tool. 
14:45:35 INFO  : Registering command handlers for Vitis TCF services
14:45:36 INFO  : Successfully done query RDI_DATADIR 
14:45:38 INFO  : Platform repository initialization has completed.
14:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:46:25 INFO  : 'jtag frequency' command is executed.
14:46:25 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:46:25 INFO  : Context for 'APU' is selected.
14:46:25 INFO  : System reset is completed.
14:46:29 INFO  : 'after 3000' command is executed.
14:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
14:46:38 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
14:46:38 INFO  : Context for 'APU' is selected.
14:46:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
14:46:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:40 INFO  : Context for 'APU' is selected.
14:46:40 INFO  : Boot mode is read from the target.
14:46:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:44 INFO  : 'set bp_46_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:46:44 INFO  : 'con -block -timeout 60' command is executed.
14:46:44 INFO  : 'bpremove $bp_46_44_fsbl_bp' command is executed.
14:46:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:49 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_46_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:51 INFO  : 'con' command is executed.
14:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:46:51 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
15:06:37 ERROR : (XSDB Server)Channel closed

15:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:53 WARN  : channel "tcfchan#1" closed
15:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
15:43:54 INFO  : 'jtag frequency' command is executed.
15:43:54 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:43:54 INFO  : Context for 'APU' is selected.
15:43:55 INFO  : System reset is completed.
15:43:58 INFO  : 'after 3000' command is executed.
15:43:58 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:43:58 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
15:44:30 INFO  : 'jtag frequency' command is executed.
15:44:30 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:44:30 INFO  : Context for 'APU' is selected.
15:44:30 INFO  : System reset is completed.
15:44:33 INFO  : 'after 3000' command is executed.
15:44:33 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:44:33 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
15:44:55 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
15:44:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
15:44:59 INFO  : XSCT server has started successfully.
15:44:59 INFO  : Successfully done setting XSCT server connection channel  
15:44:59 INFO  : plnx-install-location is set to ''
15:44:59 INFO  : Successfully done setting workspace for the tool. 
15:45:01 INFO  : Successfully done query RDI_DATADIR 
15:45:01 INFO  : Registering command handlers for Vitis TCF services
15:45:04 INFO  : Platform repository initialization has completed.
15:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:40 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
15:45:40 INFO  : 'jtag frequency' command is executed.
15:45:40 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:45:40 INFO  : Context for 'APU' is selected.
15:45:41 INFO  : System reset is completed.
15:45:44 INFO  : 'after 3000' command is executed.
15:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
15:45:49 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
15:45:49 INFO  : Context for 'APU' is selected.
15:45:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
15:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:51 INFO  : Context for 'APU' is selected.
15:45:51 INFO  : Boot mode is read from the target.
15:45:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:54 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:54 INFO  : 'set bp_45_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:45:55 INFO  : 'con -block -timeout 60' command is executed.
15:45:55 INFO  : 'bpremove $bp_45_54_fsbl_bp' command is executed.
15:45:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:46:00 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
15:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_45_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:00 INFO  : 'con' command is executed.
15:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:46:00 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:02:29 INFO  : Disconnected from the channel tcfchan#1.
16:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:02:29 INFO  : 'jtag frequency' command is executed.
16:02:29 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:29 INFO  : Context for 'APU' is selected.
16:02:30 INFO  : System reset is completed.
16:02:33 INFO  : 'after 3000' command is executed.
16:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:02:38 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:02:38 INFO  : Context for 'APU' is selected.
16:02:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:57 INFO  : Context for 'APU' is selected.
16:02:57 INFO  : Boot mode is read from the target.
16:02:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:58 ERROR : No such stream: VS28
16:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

16:02:58 ERROR : No such stream: VS28
16:03:17 ERROR : (XSDB Server)No such stream: VS28

16:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:03:33 INFO  : 'jtag frequency' command is executed.
16:03:33 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:33 INFO  : Context for 'APU' is selected.
16:03:33 INFO  : System reset is completed.
16:03:37 INFO  : 'after 3000' command is executed.
16:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:03:41 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:03:41 INFO  : Context for 'APU' is selected.
16:03:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:41 INFO  : Context for 'APU' is selected.
16:03:41 INFO  : Boot mode is read from the target.
16:03:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:44 INFO  : 'set bp_3_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:45 INFO  : 'con -block -timeout 60' command is executed.
16:03:46 INFO  : 'bpremove $bp_3_44_fsbl_bp' command is executed.
16:03:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:51 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_3_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:51 INFO  : 'con' command is executed.
16:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:51 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:37:50 ERROR : (XSDB Server)Channel closed

16:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:06 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
16:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:19 WARN  : channel "tcfchan#2" closed
16:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:42:20 INFO  : 'jtag frequency' command is executed.
16:42:20 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:20 INFO  : Context for 'APU' is selected.
16:42:21 INFO  : System reset is completed.
16:42:24 INFO  : 'after 3000' command is executed.
16:42:24 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
16:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

16:42:24 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
16:42:43 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
16:42:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
16:42:47 INFO  : XSCT server has started successfully.
16:42:47 INFO  : plnx-install-location is set to ''
16:42:47 INFO  : Successfully done setting XSCT server connection channel  
16:42:47 INFO  : Successfully done setting workspace for the tool. 
16:42:50 INFO  : Platform repository initialization has completed.
16:43:27 INFO  : Successfully done query RDI_DATADIR 
16:43:27 INFO  : Registering command handlers for Vitis TCF services
16:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:44:11 INFO  : 'jtag frequency' command is executed.
16:44:11 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:44:11 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : System reset is completed.
16:44:14 INFO  : 'after 3000' command is executed.
16:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:44:19 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:44:19 INFO  : Context for 'APU' is selected.
16:44:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:21 INFO  : Context for 'APU' is selected.
16:44:21 INFO  : Boot mode is read from the target.
16:44:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:24 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:25 INFO  : 'set bp_44_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:44:25 INFO  : 'con -block -timeout 60' command is executed.
16:44:25 INFO  : 'bpremove $bp_44_24_fsbl_bp' command is executed.
16:44:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:30 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_44_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:32 INFO  : 'con' command is executed.
16:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:44:32 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
16:53:15 ERROR : (XSDB Server)ambiguous option '-': -ctx -start -stop -socket -help

16:53:24 INFO  : Disconnected from the channel tcfchan#1.
16:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
16:53:25 INFO  : 'jtag frequency' command is executed.
16:53:25 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:53:25 INFO  : Context for 'APU' is selected.
16:53:26 INFO  : System reset is completed.
16:53:29 INFO  : 'after 3000' command is executed.
16:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
16:53:34 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
16:53:34 INFO  : Context for 'APU' is selected.
16:53:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
16:53:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:52 INFO  : Context for 'APU' is selected.
16:53:52 INFO  : Boot mode is read from the target.
16:53:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:56 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:56 INFO  : 'set bp_53_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:53:56 INFO  : 'con -block -timeout 60' command is executed.
16:53:56 INFO  : 'bpremove $bp_53_56_fsbl_bp' command is executed.
16:53:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:01 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_53_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:03 INFO  : 'con' command is executed.
16:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:54:03 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:14:12 ERROR : (XSDB Server)Channel closed

17:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:32 WARN  : channel "tcfchan#2" closed
17:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:33 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:14:33 INFO  : 'jtag frequency' command is executed.
17:14:33 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:14:33 INFO  : Context for 'APU' is selected.
17:14:34 INFO  : System reset is completed.
17:14:37 INFO  : 'after 3000' command is executed.
17:14:37 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
17:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:14:37 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
17:14:58 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
17:14:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
17:15:02 INFO  : XSCT server has started successfully.
17:15:02 INFO  : plnx-install-location is set to ''
17:15:02 INFO  : Successfully done setting XSCT server connection channel  
17:15:02 INFO  : Successfully done setting workspace for the tool. 
17:15:04 INFO  : Successfully done query RDI_DATADIR 
17:15:04 INFO  : Registering command handlers for Vitis TCF services
17:15:06 INFO  : Platform repository initialization has completed.
17:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:16:07 INFO  : 'jtag frequency' command is executed.
17:16:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:16:07 INFO  : Context for 'APU' is selected.
17:16:07 INFO  : System reset is completed.
17:16:10 INFO  : 'after 3000' command is executed.
17:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:16:15 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:16:15 INFO  : Context for 'APU' is selected.
17:16:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:16:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:17 INFO  : Context for 'APU' is selected.
17:16:17 INFO  : Boot mode is read from the target.
17:16:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:20 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:20 INFO  : 'set bp_16_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:16:21 INFO  : 'con -block -timeout 60' command is executed.
17:16:21 INFO  : 'bpremove $bp_16_20_fsbl_bp' command is executed.
17:16:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:26 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_16_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:27 INFO  : 'con' command is executed.
17:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:16:27 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:17:58 INFO  : Disconnected from the channel tcfchan#1.
17:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
17:17:59 INFO  : 'jtag frequency' command is executed.
17:17:59 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:17:59 INFO  : Context for 'APU' is selected.
17:17:59 INFO  : System reset is completed.
17:18:02 INFO  : 'after 3000' command is executed.
17:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
17:18:07 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:18:07 INFO  : Context for 'APU' is selected.
17:18:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:24 INFO  : Context for 'APU' is selected.
17:18:24 INFO  : Boot mode is read from the target.
17:18:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:28 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:28 INFO  : 'set bp_18_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:18:28 INFO  : 'con -block -timeout 60' command is executed.
17:18:28 INFO  : 'bpremove $bp_18_28_fsbl_bp' command is executed.
17:18:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:33 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_18_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:33 INFO  : 'con' command is executed.
17:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:18:33 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
17:27:42 WARN  : channel "tcfchan#2" closed
13:42:18 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
13:42:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
13:42:22 INFO  : XSCT server has started successfully.
13:42:22 INFO  : plnx-install-location is set to ''
13:42:22 INFO  : Successfully done setting XSCT server connection channel  
13:42:22 INFO  : Successfully done setting workspace for the tool. 
13:42:25 INFO  : Registering command handlers for Vitis TCF services
13:42:26 INFO  : Successfully done query RDI_DATADIR 
13:42:28 INFO  : Platform repository initialization has completed.
13:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
13:43:27 INFO  : 'jtag frequency' command is executed.
13:43:27 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:43:27 INFO  : Context for 'APU' is selected.
13:43:28 INFO  : System reset is completed.
13:43:31 INFO  : 'after 3000' command is executed.
13:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
13:43:36 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
13:43:36 INFO  : Context for 'APU' is selected.
13:43:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
13:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:38 INFO  : Context for 'APU' is selected.
13:43:38 INFO  : Boot mode is read from the target.
13:43:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:43:41 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:43:41 INFO  : 'set bp_43_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:43:42 INFO  : 'con -block -timeout 60' command is executed.
13:43:42 INFO  : 'bpremove $bp_43_41_fsbl_bp' command is executed.
13:43:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:43:47 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
13:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_43_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:47 INFO  : 'con' command is executed.
13:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:43:47 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
13:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:35 INFO  : Disconnected from the channel tcfchan#1.
13:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
13:49:36 INFO  : 'jtag frequency' command is executed.
13:49:36 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:49:36 INFO  : Context for 'APU' is selected.
13:49:37 INFO  : System reset is completed.
13:49:40 INFO  : 'after 3000' command is executed.
13:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
13:49:45 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
13:49:45 INFO  : Context for 'APU' is selected.
13:50:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
13:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:03 INFO  : Context for 'APU' is selected.
13:50:03 INFO  : Boot mode is read from the target.
13:50:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:06 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:06 INFO  : 'set bp_50_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:50:06 INFO  : 'con -block -timeout 60' command is executed.
13:50:06 INFO  : 'bpremove $bp_50_6_fsbl_bp' command is executed.
13:50:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:11 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_50_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:12 INFO  : 'con' command is executed.
13:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:50:12 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
13:59:02 ERROR : (XSDB Server)Channel closed

13:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:30 WARN  : channel "tcfchan#2" closed
13:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
13:59:30 INFO  : 'jtag frequency' command is executed.
13:59:30 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:30 INFO  : Context for 'APU' is selected.
13:59:31 INFO  : System reset is completed.
13:59:34 INFO  : 'after 3000' command is executed.
13:59:34 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:59:34 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
14:00:50 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
14:00:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
14:00:55 INFO  : XSCT server has started successfully.
14:00:55 INFO  : plnx-install-location is set to ''
14:00:55 INFO  : Successfully done setting XSCT server connection channel  
14:00:55 INFO  : Successfully done setting workspace for the tool. 
14:00:56 INFO  : Successfully done query RDI_DATADIR 
14:00:57 INFO  : Registering command handlers for Vitis TCF services
14:00:59 INFO  : Platform repository initialization has completed.
14:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
14:01:43 INFO  : 'jtag frequency' command is executed.
14:01:43 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:01:43 INFO  : Context for 'APU' is selected.
14:01:44 INFO  : System reset is completed.
14:01:47 INFO  : 'after 3000' command is executed.
14:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
14:01:51 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
14:01:51 INFO  : Context for 'APU' is selected.
14:01:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
14:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:54 INFO  : Context for 'APU' is selected.
14:01:54 INFO  : Boot mode is read from the target.
14:01:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:57 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:57 INFO  : 'set bp_1_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:01:57 INFO  : 'con -block -timeout 60' command is executed.
14:01:57 INFO  : 'bpremove $bp_1_57_fsbl_bp' command is executed.
14:01:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:02:02 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
14:02:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_1_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:03 INFO  : 'con' command is executed.
14:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:02:03 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
14:26:28 ERROR : (XSDB Server)Channel closed

14:28:49 WARN  : channel "tcfchan#1" closed
17:57:27 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
17:57:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
17:57:31 INFO  : XSCT server has started successfully.
17:57:31 INFO  : Successfully done setting XSCT server connection channel  
17:57:31 INFO  : plnx-install-location is set to ''
17:57:31 INFO  : Successfully done setting workspace for the tool. 
17:57:33 INFO  : Registering command handlers for Vitis TCF services
17:57:35 INFO  : Successfully done query RDI_DATADIR 
17:57:36 INFO  : Platform repository initialization has completed.
18:00:41 INFO  : Result from executing command 'getProjects': DRCPlatform
18:00:41 INFO  : Result from executing command 'getPlatforms': DRCPlatform|C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:00:43 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:30 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:02:30 INFO  : 'jtag frequency' command is executed.
18:02:30 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:30 INFO  : Context for 'APU' is selected.
18:02:30 INFO  : System reset is completed.
18:02:33 INFO  : 'after 3000' command is executed.
18:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:02:38 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:02:38 INFO  : Context for 'APU' is selected.
18:02:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:02:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:41 INFO  : Context for 'APU' is selected.
18:02:41 INFO  : Boot mode is read from the target.
18:02:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:44 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:44 INFO  : 'set bp_2_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:44 INFO  : 'con -block -timeout 60' command is executed.
18:02:44 INFO  : 'bpremove $bp_2_44_fsbl_bp' command is executed.
18:02:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:49 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_2_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:50 INFO  : 'con' command is executed.
18:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:50 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:58 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:07:33 INFO  : Disconnected from the channel tcfchan#2.
18:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:07:34 INFO  : 'jtag frequency' command is executed.
18:07:34 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:07:34 INFO  : Context for 'APU' is selected.
18:07:35 INFO  : System reset is completed.
18:07:38 INFO  : 'after 3000' command is executed.
18:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:07:42 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:07:43 INFO  : Context for 'APU' is selected.
18:07:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:43 INFO  : Context for 'APU' is selected.
18:07:43 INFO  : Boot mode is read from the target.
18:07:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:46 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:46 INFO  : 'set bp_7_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:07:47 INFO  : 'con -block -timeout 60' command is executed.
18:07:47 INFO  : 'bpremove $bp_7_46_fsbl_bp' command is executed.
18:07:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:52 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_7_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:52 INFO  : 'con' command is executed.
18:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:07:52 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:17:34 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:18:15 INFO  : Disconnected from the channel tcfchan#3.
18:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:18:16 INFO  : 'jtag frequency' command is executed.
18:18:16 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:16 INFO  : Context for 'APU' is selected.
18:18:17 INFO  : System reset is completed.
18:18:20 INFO  : 'after 3000' command is executed.
18:18:20 ERROR : (XSDB Server)Jtag Uart not enabled for the target

18:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:18:24 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:18:25 INFO  : Context for 'APU' is selected.
18:18:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:25 INFO  : Context for 'APU' is selected.
18:18:25 INFO  : Boot mode is read from the target.
18:18:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:25 ERROR : No such stream: VS64
18:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

18:18:25 ERROR : No such stream: VS64
18:18:29 ERROR : (XSDB Server)No such stream: VS64

18:18:42 ERROR : (XSDB Server)Jtag Uart not enabled for the target

18:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:18:47 INFO  : 'jtag frequency' command is executed.
18:18:47 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:47 INFO  : Context for 'APU' is selected.
18:18:47 INFO  : System reset is completed.
18:18:50 INFO  : 'after 3000' command is executed.
18:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:18:55 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:18:55 INFO  : Context for 'APU' is selected.
18:18:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:55 INFO  : Context for 'APU' is selected.
18:18:55 INFO  : Boot mode is read from the target.
18:18:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:58 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:59 INFO  : 'set bp_18_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:59 INFO  : 'con -block -timeout 60' command is executed.
18:18:59 INFO  : 'bpremove $bp_18_58_fsbl_bp' command is executed.
18:18:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:19:04 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_18_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:19:04 INFO  : 'con' command is executed.
18:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:19:04 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:58:56 WARN  : channel "tcfchan#4" closed
20:17:19 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
20:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
20:17:50 INFO  : 'jtag frequency' command is executed.
20:17:50 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:17:50 INFO  : Context for 'APU' is selected.
20:17:51 INFO  : System reset is completed.
20:17:54 INFO  : 'after 3000' command is executed.
20:17:54 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#5" closed
20:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:17:54 ERROR : channel "tcfchan#5" closed
20:18:24 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
20:18:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
20:18:28 INFO  : XSCT server has started successfully.
20:18:28 INFO  : Successfully done setting XSCT server connection channel  
20:18:28 INFO  : plnx-install-location is set to ''
20:18:28 INFO  : Successfully done setting workspace for the tool. 
20:18:30 INFO  : Registering command handlers for Vitis TCF services
20:18:31 INFO  : Successfully done query RDI_DATADIR 
20:18:32 INFO  : Platform repository initialization has completed.
20:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
20:19:05 INFO  : 'jtag frequency' command is executed.
20:19:05 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:19:05 INFO  : Context for 'APU' is selected.
20:19:06 INFO  : System reset is completed.
20:19:09 INFO  : 'after 3000' command is executed.
20:19:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
20:19:13 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
20:19:13 INFO  : Context for 'APU' is selected.
20:19:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
20:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:16 INFO  : Context for 'APU' is selected.
20:19:16 INFO  : Boot mode is read from the target.
20:19:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:19:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:19:19 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:19:19 INFO  : 'set bp_19_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:19:20 INFO  : 'con -block -timeout 60' command is executed.
20:19:20 INFO  : 'bpremove $bp_19_19_fsbl_bp' command is executed.
20:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:19:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:19:25 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
20:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_19_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:19:25 INFO  : 'con' command is executed.
20:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:19:25 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:10:04 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:34 INFO  : Disconnected from the channel tcfchan#1.
21:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:10:35 INFO  : 'jtag frequency' command is executed.
21:10:35 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:10:35 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : System reset is completed.
21:10:39 INFO  : 'after 3000' command is executed.
21:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:10:43 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:10:43 INFO  : Context for 'APU' is selected.
21:11:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:11:03 ERROR : (XSDB Server)Target doesn't support Jtag Uart
21:11:03 ERROR : (XSDB Server)

21:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:03 INFO  : Context for 'APU' is selected.
21:11:03 INFO  : Boot mode is read from the target.
21:11:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:03 ERROR : No such stream: VS40
21:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

21:11:03 ERROR : No such stream: VS40
21:11:10 ERROR : (XSDB Server)No such stream: VS40

21:11:16 ERROR : (XSDB Server)Jtag Uart not enabled for the target

21:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:11:20 INFO  : 'jtag frequency' command is executed.
21:11:20 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:11:20 INFO  : Context for 'APU' is selected.
21:11:21 INFO  : System reset is completed.
21:11:24 INFO  : 'after 3000' command is executed.
21:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:11:28 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:11:28 INFO  : Context for 'APU' is selected.
21:11:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:28 INFO  : Context for 'APU' is selected.
21:11:28 INFO  : Boot mode is read from the target.
21:11:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:32 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:32 INFO  : 'set bp_11_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:11:32 INFO  : 'con -block -timeout 60' command is executed.
21:11:32 INFO  : 'bpremove $bp_11_32_fsbl_bp' command is executed.
21:11:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:11:37 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_11_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:11:37 INFO  : 'con' command is executed.
21:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:11:37 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:06 INFO  : Disconnected from the channel tcfchan#2.
21:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:18:07 INFO  : 'jtag frequency' command is executed.
21:18:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:18:07 INFO  : Context for 'APU' is selected.
21:18:08 INFO  : System reset is completed.
21:18:11 INFO  : 'after 3000' command is executed.
21:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:18:16 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:18:16 INFO  : Context for 'APU' is selected.
21:18:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:18:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:34 INFO  : Context for 'APU' is selected.
21:18:34 INFO  : Boot mode is read from the target.
21:18:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:18:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:18:37 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:18:37 INFO  : 'set bp_18_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:18:38 INFO  : 'con -block -timeout 60' command is executed.
21:18:38 INFO  : 'bpremove $bp_18_37_fsbl_bp' command is executed.
21:18:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:18:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:18:43 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_18_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:18:44 INFO  : 'con' command is executed.
21:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:18:44 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:40 INFO  : Disconnected from the channel tcfchan#3.
21:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:27:41 INFO  : 'jtag frequency' command is executed.
21:27:41 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:27:41 INFO  : Context for 'APU' is selected.
21:27:41 INFO  : System reset is completed.
21:27:44 INFO  : 'after 3000' command is executed.
21:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:27:49 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:27:49 INFO  : Context for 'APU' is selected.
21:28:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:28:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:08 INFO  : Context for 'APU' is selected.
21:28:08 INFO  : Boot mode is read from the target.
21:28:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:28:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:28:11 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:28:11 INFO  : 'set bp_28_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:28:12 INFO  : 'con -block -timeout 60' command is executed.
21:28:12 INFO  : 'bpremove $bp_28_11_fsbl_bp' command is executed.
21:28:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:28:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:28:17 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_28_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:28:17 INFO  : 'con' command is executed.
21:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:28:17 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:37:10 INFO  : Disconnected from the channel tcfchan#4.
21:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:37:11 INFO  : 'jtag frequency' command is executed.
21:37:11 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:37:11 INFO  : Context for 'APU' is selected.
21:37:12 INFO  : System reset is completed.
21:37:15 INFO  : 'after 3000' command is executed.
21:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:37:19 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:37:20 INFO  : Context for 'APU' is selected.
21:37:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:37:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:38 INFO  : Context for 'APU' is selected.
21:37:38 INFO  : Boot mode is read from the target.
21:37:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:42 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:42 INFO  : 'set bp_37_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:37:42 INFO  : 'con -block -timeout 60' command is executed.
21:37:42 INFO  : 'bpremove $bp_37_42_fsbl_bp' command is executed.
21:37:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:37:47 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_37_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:37:48 INFO  : 'con' command is executed.
21:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:37:48 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:46:08 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
21:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:41 INFO  : Disconnected from the channel tcfchan#5.
21:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:46:42 INFO  : 'jtag frequency' command is executed.
21:46:42 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:46:42 INFO  : Context for 'APU' is selected.
21:46:43 INFO  : System reset is completed.
21:46:46 INFO  : 'after 3000' command is executed.
21:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:46:50 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:46:50 INFO  : Context for 'APU' is selected.
21:47:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:10 INFO  : Context for 'APU' is selected.
21:47:10 INFO  : Boot mode is read from the target.
21:47:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:11 ERROR : No such stream: VS160
21:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

21:47:11 ERROR : No such stream: VS160
21:47:15 ERROR : (XSDB Server)No such stream: VS160

21:47:22 ERROR : (XSDB Server)Jtag Uart not enabled for the target

21:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
21:47:26 INFO  : 'jtag frequency' command is executed.
21:47:26 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:47:26 INFO  : Context for 'APU' is selected.
21:47:27 INFO  : System reset is completed.
21:47:30 INFO  : 'after 3000' command is executed.
21:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
21:47:34 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
21:47:35 INFO  : Context for 'APU' is selected.
21:47:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
21:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:35 INFO  : Context for 'APU' is selected.
21:47:35 INFO  : Boot mode is read from the target.
21:47:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:38 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:38 INFO  : 'set bp_47_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:47:38 INFO  : 'con -block -timeout 60' command is executed.
21:47:39 INFO  : 'bpremove $bp_47_38_fsbl_bp' command is executed.
21:47:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:47:43 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
21:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_47_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:47:44 INFO  : 'con' command is executed.
21:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:47:44 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
22:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:06 INFO  : Disconnected from the channel tcfchan#6.
22:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
22:01:07 INFO  : 'jtag frequency' command is executed.
22:01:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:01:07 INFO  : Context for 'APU' is selected.
22:01:08 INFO  : System reset is completed.
22:01:11 INFO  : 'after 3000' command is executed.
22:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
22:01:15 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
22:01:15 INFO  : Context for 'APU' is selected.
22:01:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
22:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:36 INFO  : Context for 'APU' is selected.
22:01:36 INFO  : Boot mode is read from the target.
22:01:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:39 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:39 INFO  : 'set bp_1_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:01:40 INFO  : 'con -block -timeout 60' command is executed.
22:01:41 INFO  : 'bpremove $bp_1_39_fsbl_bp' command is executed.
22:01:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:46 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_1_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:46 INFO  : 'con' command is executed.
22:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:01:46 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
22:09:39 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
22:09:50 INFO  : Disconnected from the channel tcfchan#7.
22:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
22:09:51 INFO  : 'jtag frequency' command is executed.
22:09:51 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:09:51 INFO  : Context for 'APU' is selected.
22:09:51 INFO  : System reset is completed.
22:09:54 INFO  : 'after 3000' command is executed.
22:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
22:09:59 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
22:09:59 INFO  : Context for 'APU' is selected.
22:10:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
22:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:18 INFO  : Context for 'APU' is selected.
22:10:18 INFO  : Boot mode is read from the target.
22:10:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:10:21 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:10:21 INFO  : 'set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:10:22 INFO  : 'con -block -timeout 60' command is executed.
22:10:22 INFO  : 'bpremove $bp_10_21_fsbl_bp' command is executed.
22:10:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:10:27 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
22:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:27 INFO  : 'con' command is executed.
22:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:10:27 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
22:19:25 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
22:19:30 INFO  : Disconnected from the channel tcfchan#8.
22:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
22:19:31 INFO  : 'jtag frequency' command is executed.
22:19:31 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:19:31 INFO  : Context for 'APU' is selected.
22:19:32 INFO  : System reset is completed.
22:19:35 INFO  : 'after 3000' command is executed.
22:19:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
22:19:39 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
22:19:39 INFO  : Context for 'APU' is selected.
22:19:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
22:19:57 ERROR : (XSDB Server)Jtag Uart not enabled for the target
22:19:57 ERROR : (XSDB Server)

22:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:58 INFO  : Context for 'APU' is selected.
22:19:58 INFO  : Boot mode is read from the target.
22:19:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:19:58 ERROR : No such stream: VS220
22:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

22:19:58 ERROR : No such stream: VS220
22:20:06 ERROR : (XSDB Server)Jtag Uart not enabled for the target

22:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
22:20:10 INFO  : 'jtag frequency' command is executed.
22:20:10 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:20:10 INFO  : Context for 'APU' is selected.
22:20:11 INFO  : System reset is completed.
22:20:14 INFO  : 'after 3000' command is executed.
22:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
22:20:19 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
22:20:19 INFO  : Context for 'APU' is selected.
22:20:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
22:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:19 INFO  : Context for 'APU' is selected.
22:20:19 INFO  : Boot mode is read from the target.
22:20:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:20:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:20:22 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:20:22 INFO  : 'set bp_20_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:20:22 INFO  : 'con -block -timeout 60' command is executed.
22:20:22 INFO  : 'bpremove $bp_20_22_fsbl_bp' command is executed.
22:20:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:20:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:20:27 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
22:20:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_20_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:20:28 INFO  : 'con' command is executed.
22:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:20:28 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
22:36:21 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/BootImageFiles/BOOT.bin -w on
22:36:21 INFO  : Overwriting existing bif file C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\BootImageFiles\output.bif
22:36:24 INFO  : Bootgen command execution is done.
22:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:28 ERROR : (XSDB Server)Invalid context

22:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:28 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
22:56:30 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/BootImageFiles/BOOT.bin -w on
22:56:33 INFO  : Bootgen command execution is done.
23:16:52 ERROR : (XSDB Server)channel "tcfchan#10" closed
    while executing
"::tcf::send_command $chan Streams write [list ::streamsock::stream_write_done $name]"
    (procedure "::streamsock::sock_reader" line 20)
    invoked from within
"::streamsock::sock_reader streamsock#12"

23:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:25 ERROR : (XSDB Server)Invalid context

23:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:05 ERROR : (XSDB Server)Invalid context

23:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:17 ERROR : (XSDB Server)Invalid context

01:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:10 ERROR : (XSDB Server)channel "tcfchan#11" closed

12:51:06 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
12:51:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
12:51:11 INFO  : XSCT server has started successfully.
12:51:12 INFO  : Successfully done setting XSCT server connection channel  
12:51:12 INFO  : plnx-install-location is set to ''
12:51:12 INFO  : Successfully done setting workspace for the tool. 
12:51:14 INFO  : Registering command handlers for Vitis TCF services
12:51:16 INFO  : Successfully done query RDI_DATADIR 
12:51:17 INFO  : Platform repository initialization has completed.
13:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:32 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
13:22:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
13:22:36 INFO  : XSCT server has started successfully.
13:22:36 INFO  : plnx-install-location is set to ''
13:22:36 INFO  : Successfully done setting XSCT server connection channel  
13:22:36 INFO  : Successfully done setting workspace for the tool. 
13:30:00 INFO  : Registering command handlers for Vitis TCF services
13:30:03 INFO  : Platform repository initialization has completed.
13:30:14 INFO  : Successfully done query RDI_DATADIR 
13:30:31 ERROR : (XSDB Server)invalid command name "targtes"

15:20:26 ERROR : (XSDB Server)error writing "sock1856": connection reset by peer
    while executing
"puts -nonewline $sock $buf"
    (procedure "::streamsock::sock_writer" line 17)
    invoked from within
"::streamsock::sock_writer streamsock#0"

15:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:57 ERROR : (XSDB Server)channel "tcfchan#1" closed
    while executing
"::tcf::send_command $chan Streams write [list ::streamsock::stream_write_done $name]"
    (procedure "::streamsock::sock_reader" line 20)
    invoked from within
"::streamsock::sock_reader streamsock#2"
15:40:57 ERROR : (XSDB Server)

16:03:01 ERROR : (XSDB Server)Invalid context

16:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:44 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
16:04:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
16:04:49 INFO  : XSCT server has started successfully.
16:04:49 INFO  : Successfully done setting XSCT server connection channel  
16:04:49 INFO  : plnx-install-location is set to ''
16:04:49 INFO  : Successfully done setting workspace for the tool. 
16:04:50 INFO  : Successfully done query RDI_DATADIR 
16:04:51 INFO  : Registering command handlers for Vitis TCF services
16:04:53 INFO  : Platform repository initialization has completed.
16:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:54 ERROR : (XSDB Server)Invalid target. Use "targets" command to select a target

17:28:31 ERROR : (XSDB Server)channel "tcfchan#1" closed
    while executing
"::tcf::send_command $chan Streams write [list ::streamsock::stream_write_done $name]"
    (procedure "::streamsock::sock_reader" line 20)
    invoked from within
"::streamsock::sock_reader streamsock#2"

17:28:43 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

17:47:22 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/BootImageFiles/BOOT.bin -w on
17:47:25 INFO  : Bootgen command execution is done.
17:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:35 INFO  : Result from executing command 'getProjects': DRCPlatform
17:53:35 INFO  : Result from executing command 'getPlatforms': DRCPlatform|C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/DRCPlatform.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx2023/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:53:37 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
17:53:59 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/BootImageFiles/BOOT.bin -w on
17:54:01 INFO  : Bootgen command execution is done.
17:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
17:54:29 INFO  : 'jtag frequency' command is executed.
17:54:29 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:54:29 INFO  : Context for 'APU' is selected.
17:54:30 INFO  : System reset is completed.
17:54:33 INFO  : 'after 3000' command is executed.
17:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
17:54:38 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:54:38 INFO  : Context for 'APU' is selected.
17:54:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:40 INFO  : Context for 'APU' is selected.
17:54:40 INFO  : Boot mode is read from the target.
17:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

17:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
17:55:05 INFO  : 'jtag frequency' command is executed.
17:55:05 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:55:05 INFO  : Context for 'APU' is selected.
17:55:06 INFO  : System reset is completed.
17:55:09 INFO  : 'after 3000' command is executed.
17:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
17:55:13 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:55:13 INFO  : Context for 'APU' is selected.
17:55:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:14 INFO  : Context for 'APU' is selected.
17:55:14 INFO  : Boot mode is read from the target.
17:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

17:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
17:55:25 INFO  : 'jtag frequency' command is executed.
17:55:25 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:55:25 INFO  : Context for 'APU' is selected.
17:55:26 INFO  : System reset is completed.
17:55:29 INFO  : 'after 3000' command is executed.
17:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
17:55:34 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
17:55:34 INFO  : Context for 'APU' is selected.
17:55:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
17:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:34 INFO  : Context for 'APU' is selected.
17:55:34 INFO  : Boot mode is read from the target.
17:55:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:37 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:37 INFO  : 'set bp_55_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:55:38 INFO  : 'con -block -timeout 60' command is executed.
17:55:38 INFO  : 'bpremove $bp_55_37_fsbl_bp' command is executed.
17:55:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:43 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_55_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:43 INFO  : 'con' command is executed.
17:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:55:43 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:01:04 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:01:25 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:01:33 INFO  : Disconnected from the channel tcfchan#2.
18:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:01:34 INFO  : 'jtag frequency' command is executed.
18:01:34 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:01:34 INFO  : Context for 'APU' is selected.
18:01:35 INFO  : System reset is completed.
18:01:38 INFO  : 'after 3000' command is executed.
18:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:01:42 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:01:42 INFO  : Context for 'APU' is selected.
18:02:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:00 INFO  : Context for 'APU' is selected.
18:02:00 INFO  : Boot mode is read from the target.
18:02:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:01 ERROR : No such stream: VS100
18:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

18:02:01 ERROR : No such stream: VS100
18:02:15 ERROR : (XSDB Server)No such stream: VS100

18:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:02:27 INFO  : 'jtag frequency' command is executed.
18:02:27 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:27 INFO  : Context for 'APU' is selected.
18:02:28 INFO  : System reset is completed.
18:02:31 INFO  : 'after 3000' command is executed.
18:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:02:36 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:02:36 INFO  : Context for 'APU' is selected.
18:02:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:36 INFO  : Context for 'APU' is selected.
18:02:36 INFO  : Boot mode is read from the target.
18:02:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:39 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:39 INFO  : 'set bp_2_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:40 INFO  : 'con -block -timeout 60' command is executed.
18:02:40 INFO  : 'bpremove $bp_2_39_fsbl_bp' command is executed.
18:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:45 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_2_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:45 INFO  : 'con' command is executed.
18:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:45 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:04:40 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:04:47 INFO  : Disconnected from the channel tcfchan#4.
18:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:04:48 INFO  : 'jtag frequency' command is executed.
18:04:48 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:48 INFO  : Context for 'APU' is selected.
18:04:49 INFO  : System reset is completed.
18:04:52 INFO  : 'after 3000' command is executed.
18:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:04:56 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:04:56 INFO  : Context for 'APU' is selected.
18:04:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:56 INFO  : Context for 'APU' is selected.
18:04:57 INFO  : Boot mode is read from the target.
18:04:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:00 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:00 INFO  : 'set bp_5_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:00 INFO  : 'con -block -timeout 60' command is executed.
18:05:00 INFO  : 'bpremove $bp_5_0_fsbl_bp' command is executed.
18:05:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:05 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_5_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:06 INFO  : 'con' command is executed.
18:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:06 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:11:21 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:11:42 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:11:48 INFO  : Disconnected from the channel tcfchan#5.
18:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:11:48 INFO  : 'jtag frequency' command is executed.
18:11:48 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:11:48 INFO  : Context for 'APU' is selected.
18:11:49 INFO  : System reset is completed.
18:11:52 INFO  : 'after 3000' command is executed.
18:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:11:57 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:11:57 INFO  : Context for 'APU' is selected.
18:11:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:57 INFO  : Context for 'APU' is selected.
18:11:57 INFO  : Boot mode is read from the target.
18:11:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:57 ERROR : No such stream: VS136
18:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

18:11:57 ERROR : No such stream: VS136
18:12:21 ERROR : (XSDB Server)No such stream: VS136

18:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:12:29 INFO  : 'jtag frequency' command is executed.
18:12:29 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:12:29 INFO  : Context for 'APU' is selected.
18:12:30 INFO  : System reset is completed.
18:12:33 INFO  : 'after 3000' command is executed.
18:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:12:37 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:12:37 INFO  : Context for 'APU' is selected.
18:12:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:37 INFO  : Context for 'APU' is selected.
18:12:37 INFO  : Boot mode is read from the target.
18:12:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:12:41 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:12:41 INFO  : 'set bp_12_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:12:41 INFO  : 'con -block -timeout 60' command is executed.
18:12:41 INFO  : 'bpremove $bp_12_41_fsbl_bp' command is executed.
18:12:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:12:46 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_12_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:12:47 INFO  : 'con' command is executed.
18:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:12:47 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:13:49 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:13:54 INFO  : Disconnected from the channel tcfchan#6.
18:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:13:55 INFO  : 'jtag frequency' command is executed.
18:13:55 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:13:55 INFO  : Context for 'APU' is selected.
18:13:55 INFO  : System reset is completed.
18:13:59 INFO  : 'after 3000' command is executed.
18:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:14:03 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:14:03 INFO  : Context for 'APU' is selected.
18:14:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:14:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:03 INFO  : Context for 'APU' is selected.
18:14:03 INFO  : Boot mode is read from the target.
18:14:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:04 ERROR : No such stream: VS160
18:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

18:14:04 ERROR : No such stream: VS160
18:14:08 ERROR : (XSDB Server)No such stream: VS160

18:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:14:15 INFO  : 'jtag frequency' command is executed.
18:14:15 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:14:15 INFO  : Context for 'APU' is selected.
18:14:15 INFO  : System reset is completed.
18:14:18 INFO  : 'after 3000' command is executed.
18:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:14:23 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:14:23 INFO  : Context for 'APU' is selected.
18:14:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:23 INFO  : Context for 'APU' is selected.
18:14:23 INFO  : Boot mode is read from the target.
18:14:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:26 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:26 INFO  : 'set bp_14_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:14:26 INFO  : 'con -block -timeout 60' command is executed.
18:14:27 INFO  : 'bpremove $bp_14_26_fsbl_bp' command is executed.
18:14:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:14:31 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_14_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:14:32 INFO  : 'con' command is executed.
18:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:14:32 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:16:27 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:17:06 INFO  : Disconnected from the channel tcfchan#7.
18:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
18:17:07 INFO  : 'jtag frequency' command is executed.
18:17:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:17:07 INFO  : Context for 'APU' is selected.
18:17:08 INFO  : System reset is completed.
18:17:11 INFO  : 'after 3000' command is executed.
18:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
18:17:16 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Boot mode is read from the target.
18:17:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:19 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:19 INFO  : 'set bp_17_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:17:20 INFO  : 'con -block -timeout 60' command is executed.
18:17:20 INFO  : 'bpremove $bp_17_19_fsbl_bp' command is executed.
18:17:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:17:25 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_17_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:17:25 INFO  : 'con' command is executed.
18:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:17:25 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:26 INFO  : Disconnected from the channel tcfchan#8.
18:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:30:27 INFO  : 'jtag frequency' command is executed.
18:30:27 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:30:28 INFO  : Context for 'APU' is selected.
18:30:28 INFO  : System reset is completed.
18:30:32 INFO  : 'after 3000' command is executed.
18:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:30:36 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:30:37 INFO  : Context for 'APU' is selected.
18:30:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:37 INFO  : Context for 'APU' is selected.
18:30:37 INFO  : Boot mode is read from the target.
18:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

18:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:30:49 INFO  : 'jtag frequency' command is executed.
18:30:49 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:30:49 INFO  : Context for 'APU' is selected.
18:30:50 INFO  : System reset is completed.
18:30:53 INFO  : 'after 3000' command is executed.
18:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:30:58 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:30:58 INFO  : Context for 'APU' is selected.
18:30:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:30:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:58 INFO  : Context for 'APU' is selected.
18:30:58 INFO  : Boot mode is read from the target.
18:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

18:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:31:21 INFO  : 'jtag frequency' command is executed.
18:31:21 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:31:21 INFO  : Context for 'APU' is selected.
18:31:22 INFO  : System reset is completed.
18:31:25 INFO  : 'after 3000' command is executed.
18:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:31:30 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:31:30 INFO  : Context for 'APU' is selected.
18:31:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:30 INFO  : Context for 'APU' is selected.
18:31:30 INFO  : Boot mode is read from the target.
18:31:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:33 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:33 INFO  : 'set bp_31_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:31:34 INFO  : 'con -block -timeout 60' command is executed.
18:31:34 INFO  : 'bpremove $bp_31_33_fsbl_bp' command is executed.
18:31:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:31:39 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_31_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:31:39 INFO  : 'con' command is executed.
18:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:31:39 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:46:35 INFO  : Checking for BSP changes to sync application flags for project 'DRCApplication'...
18:46:45 INFO  : Disconnected from the channel tcfchan#9.
18:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:46:45 INFO  : 'jtag frequency' command is executed.
18:46:45 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:46:46 INFO  : Context for 'APU' is selected.
18:46:46 INFO  : System reset is completed.
18:46:49 INFO  : 'after 3000' command is executed.
18:46:49 ERROR : (XSDB Server)Jtag Uart not enabled for the target

18:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:46:54 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:46:54 INFO  : Context for 'APU' is selected.
18:46:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:54 INFO  : Context for 'APU' is selected.
18:46:54 INFO  : Boot mode is read from the target.
18:46:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:54 ERROR : No such stream: VS256
18:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

18:46:54 ERROR : No such stream: VS256
18:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:47:11 INFO  : 'jtag frequency' command is executed.
18:47:11 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:11 INFO  : Context for 'APU' is selected.
18:47:11 INFO  : System reset is completed.
18:47:15 INFO  : 'after 3000' command is executed.
18:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:47:19 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:47:19 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:19 INFO  : Context for 'APU' is selected.
18:47:19 INFO  : Boot mode is read from the target.
18:47:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:22 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:23 INFO  : 'set bp_47_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:47:23 INFO  : 'con -block -timeout 60' command is executed.
18:47:23 INFO  : 'bpremove $bp_47_22_fsbl_bp' command is executed.
18:47:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:28 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_47_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:30 INFO  : 'con' command is executed.
18:47:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:47:30 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:50:20 INFO  : Disconnected from the channel tcfchan#10.
18:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:50:21 INFO  : 'jtag frequency' command is executed.
18:50:21 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:50:21 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : System reset is completed.
18:50:25 INFO  : 'after 3000' command is executed.
18:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:50:29 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:50:29 INFO  : Context for 'APU' is selected.
18:50:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:29 INFO  : Context for 'APU' is selected.
18:50:29 INFO  : Boot mode is read from the target.
18:50:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:30 ERROR : No such stream: VS304
18:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
----------------End of Script----------------

18:50:30 ERROR : No such stream: VS304
18:50:34 ERROR : (XSDB Server)No such stream: VS304

18:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
18:50:46 INFO  : 'jtag frequency' command is executed.
18:50:46 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:50:46 INFO  : Context for 'APU' is selected.
18:50:47 INFO  : System reset is completed.
18:50:50 INFO  : 'after 3000' command is executed.
18:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
18:50:54 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
18:50:54 INFO  : Context for 'APU' is selected.
18:50:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
18:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:54 INFO  : Context for 'APU' is selected.
18:50:55 INFO  : Boot mode is read from the target.
18:50:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:50:58 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:50:58 INFO  : 'set bp_50_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:50:58 INFO  : 'con -block -timeout 60' command is executed.
18:50:58 INFO  : 'bpremove $bp_50_58_fsbl_bp' command is executed.
18:50:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:50:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:03 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_50_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:04 INFO  : 'con' command is executed.
18:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:51:04 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
18:53:07 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynqmp -o C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/BootImageFiles/BOOT.bin -w on
18:53:11 INFO  : Bootgen command execution is done.
18:58:54 ERROR : (XSDB Server)channel "tcfchan#11" closed

18:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:34 ERROR : (XSDB Server)Invalid context

20:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:23 ERROR : (XSDB Server)Invalid context

20:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:53 WARN  : channel "tcfchan#11" closed
20:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
20:37:54 INFO  : 'jtag frequency' command is executed.
20:37:54 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:37:54 INFO  : Context for 'APU' is selected.
20:37:54 INFO  : System reset is completed.
20:37:57 INFO  : 'after 3000' command is executed.
20:37:57 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: channel "tcfchan#15" closed
20:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:37:57 ERROR : channel "tcfchan#15" closed
20:38:25 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
20:38:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
20:38:29 INFO  : XSCT server has started successfully.
20:38:29 INFO  : Successfully done setting XSCT server connection channel  
20:38:29 INFO  : plnx-install-location is set to ''
20:38:29 INFO  : Successfully done setting workspace for the tool. 
20:38:31 INFO  : Successfully done query RDI_DATADIR 
20:38:31 INFO  : Registering command handlers for Vitis TCF services
20:38:33 INFO  : Platform repository initialization has completed.
20:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
20:40:21 INFO  : 'jtag frequency' command is executed.
20:40:21 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:40:21 INFO  : Context for 'APU' is selected.
20:40:22 INFO  : System reset is completed.
20:40:25 INFO  : 'after 3000' command is executed.
20:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
20:40:29 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
20:40:29 INFO  : Context for 'APU' is selected.
20:40:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
20:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:32 INFO  : Context for 'APU' is selected.
20:40:32 INFO  : Boot mode is read from the target.
20:40:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:35 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:35 INFO  : 'set bp_40_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:40:36 INFO  : 'con -block -timeout 60' command is executed.
20:40:36 INFO  : 'bpremove $bp_40_35_fsbl_bp' command is executed.
20:40:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:40:41 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
20:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_40_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:40:42 INFO  : 'con' command is executed.
20:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:40:42 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
20:44:55 INFO  : Disconnected from the channel tcfchan#1.
20:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:56 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBD44C' is selected.
20:44:56 INFO  : 'jtag frequency' command is executed.
20:44:56 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:44:56 INFO  : Context for 'APU' is selected.
20:44:57 INFO  : System reset is completed.
20:45:00 INFO  : 'after 3000' command is executed.
20:45:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}' command is executed.
20:45:04 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
20:45:04 INFO  : Context for 'APU' is selected.
20:45:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
20:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:23 INFO  : Context for 'APU' is selected.
20:45:23 INFO  : Boot mode is read from the target.
20:45:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:26 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:26 INFO  : 'set bp_45_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:45:27 INFO  : 'con -block -timeout 60' command is executed.
20:45:27 INFO  : 'bpremove $bp_45_26_fsbl_bp' command is executed.
20:45:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:33 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBD44C" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBD44C-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_45_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:33 INFO  : 'con' command is executed.
20:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:45:33 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
21:02:15 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

21:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:42 ERROR : (XSDB Server)Invalid context

22:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:24 ERROR : (XSDB Server)Invalid context

22:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:43 ERROR : (XSDB Server)Invalid context

22:54:45 ERROR : (XSDB Server)invalid command name "connecto"

23:08:21 WARN  : channel "tcfchan#2" closed
23:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
23:08:22 INFO  : 'jtag frequency' command is executed.
23:08:22 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:08:22 INFO  : Context for 'APU' is selected.
23:08:23 INFO  : System reset is completed.
23:08:26 INFO  : 'after 3000' command is executed.
23:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
23:08:31 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
23:08:31 INFO  : Context for 'APU' is selected.
23:08:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
23:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:50 INFO  : Context for 'APU' is selected.
23:08:50 INFO  : Boot mode is read from the target.
23:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

23:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
23:08:58 INFO  : 'jtag frequency' command is executed.
23:08:58 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:08:58 INFO  : Context for 'APU' is selected.
23:08:58 INFO  : System reset is completed.
23:09:01 INFO  : 'after 3000' command is executed.
23:09:01 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
23:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

23:09:01 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
23:09:32 DEBUG : Logs will be stored at 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/IDE.log'.
23:09:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\temp_xsdb_launch_script.tcl
23:09:36 INFO  : XSCT server has started successfully.
23:09:37 INFO  : plnx-install-location is set to ''
23:09:37 INFO  : Successfully done setting XSCT server connection channel  
23:09:37 INFO  : Successfully done setting workspace for the tool. 
23:09:38 INFO  : Registering command handlers for Vitis TCF services
23:09:40 INFO  : Successfully done query RDI_DATADIR 
23:09:41 INFO  : Platform repository initialization has completed.
23:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299BBCD32' is selected.
23:10:07 INFO  : 'jtag frequency' command is executed.
23:10:07 INFO  : Sourcing of 'C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:10:07 INFO  : Context for 'APU' is selected.
23:10:08 INFO  : System reset is completed.
23:10:11 INFO  : 'after 3000' command is executed.
23:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}' command is executed.
23:10:15 INFO  : Device configured successfully with "C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit"
23:10:16 INFO  : Context for 'APU' is selected.
23:10:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa'.
23:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:18 INFO  : Context for 'APU' is selected.
23:10:18 INFO  : Boot mode is read from the target.
23:10:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:21 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:21 INFO  : 'set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:10:22 INFO  : 'con -block -timeout 60' command is executed.
23:10:22 INFO  : 'bpremove $bp_10_21_fsbl_bp' command is executed.
23:10:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:10:27 INFO  : The application 'C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf' is downloaded to processor 'psu_cortexa53_0'.
23:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx2023/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299BBCD32" && level==0 && jtag_device_ctx=="jsn-JTAG-HS3-210299BBCD32-14710093-0"}
fpga -file C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/hw/DRCVivado2023.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCPlatform/export/DRCPlatform/sw/DRCPlatform/boot/fsbl.elf
set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/yousefkhalil/Vitis_Projects/2023.1/DRCDeliverableSoftware/DRCApplication/Debug/DRCApplication.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:10:27 INFO  : 'con' command is executed.
23:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:10:27 INFO  : Launch script is exported to file 'C:\Users\yousefkhalil\Vitis_Projects\2023.1\DRCDeliverableSoftware\DRCApplication_system\_ide\scripts\systemdebugger_drcapplication_system_standalone.tcl'
23:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
