==39266== Cachegrind, a cache and branch-prediction profiler
==39266== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39266== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39266== Command: ./sift .
==39266== 
--39266-- warning: L3 cache found, using its data for the LL simulation.
--39266-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39266-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39266== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39266== (see section Limitations in user manual)
==39266== NOTE: further instances of this message will not be shown
==39266== 
==39266== I   refs:      3,167,698,658
==39266== I1  misses:           46,955
==39266== LLi misses:            2,580
==39266== I1  miss rate:          0.00%
==39266== LLi miss rate:          0.00%
==39266== 
==39266== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39266== D1  misses:      138,023,198  (118,438,241 rd   +  19,584,957 wr)
==39266== LLd misses:        3,517,117  (  1,749,148 rd   +   1,767,969 wr)
==39266== D1  miss rate:          14.2% (       17.5%     +         6.6%  )
==39266== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39266== 
==39266== LL refs:         138,070,153  (118,485,196 rd   +  19,584,957 wr)
==39266== LL misses:         3,519,697  (  1,751,728 rd   +   1,767,969 wr)
==39266== LL miss rate:            0.1% (        0.0%     +         0.6%  )
