m255
K3
13
cModel Technology
Z0 dC:\Users\neira\OneDrive\Escritorio\8 semestre\Computer_System_Design\Labs\Lab 1\fpAdder\testbench\sevenBitRegister_tb\simulation\modelsim
Eenardff_2
Z1 w1674839035
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\neira\OneDrive\Escritorio\8 semestre\Computer_System_Design\Labs\Lab 1\fpAdder\testbench\sevenBitRegister_tb\simulation\modelsim
Z5 8C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd
Z6 FC:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd
l0
L31
VefK2f?3R7`bZO40Rc84Mm0
Z7 OV;C;10.1d;51
31
Z8 !s108 1675889466.440000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd|
Z10 !s107 C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 LM:aJ[Ade62O^TDCQB2jH0
!i10b 1
Artl
R2
R3
DEx4 work 9 enardff_2 0 22 efK2f?3R7`bZO40Rc84Mm0
l43
L40
VAd]:U5^6W=P5UO^;ST?Bz2
R7
31
R8
R9
R10
R11
R12
!s100 n`NKG5gX7V@?eV@4dAU663
!i10b 1
Esevenbitregister
Z13 w1674839037
R2
R3
R4
Z14 8C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd
Z15 FC:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd
l0
L4
V9Yi2a^GF`PJe??>a=;MW[2
!s100 g_g3[gndV:W3iC1;Q0R;e0
R7
31
!i10b 1
Z16 !s108 1675889466.676000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd|
Z18 !s107 C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd|
R11
R12
Artl
R2
R3
DEx4 work 16 sevenbitregister 0 22 9Yi2a^GF`PJe??>a=;MW[2
l24
L13
VWGJYi]OH@@Y@jAG9TVVgI0
!s100 `hFAeIF3GHicKS7zfF;SG3
R7
31
!i10b 1
R16
R17
R18
R11
R12
