// Seed: 1315895986
module module_0 (
    input uwire void id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    input tri1 id_15
);
  assign id_8 = id_7;
  wire id_17;
  assign id_8 = id_10;
  id_18(
      1, 1 == ~(id_13)
  );
  assign id_18 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    inout tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    output wand id_10,
    output tri0 id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    output supply1 id_16,
    output tri id_17,
    input uwire id_18,
    input supply0 id_19,
    input supply1 id_20,
    input wor id_21,
    input tri1 id_22,
    input supply1 id_23
);
  wire id_25;
  nor (
      id_12,
      id_15,
      id_9,
      id_6,
      id_18,
      id_25,
      id_4,
      id_2,
      id_13,
      id_20,
      id_23,
      id_0,
      id_5,
      id_8,
      id_7,
      id_22
  );
  module_0(
      id_20,
      id_9,
      id_18,
      id_19,
      id_22,
      id_18,
      id_2,
      id_0,
      id_16,
      id_23,
      id_6,
      id_5,
      id_4,
      id_7,
      id_22,
      id_21
  );
endmodule
