# Instruction Cycle Simulation

Purpose:
- Build intuition for cycle-level cost and pipeline-free instruction timing behavior on AVR-class cores.

Deliverables:
- Instruction timing table.
- Scenario-based cycle estimates.
- Comparison with measured traces on hardware labs.

