

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Sat Jun 10 16:44:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        forward
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  73.326 ns|  73.326 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |       20|       20|        12|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_ln32 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v4 = alloca i32 1"   --->   Operation 16 'alloca' 'v4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln26"   --->   Operation 17 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i61 %sext_ln26_read"   --->   Operation 18 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v30, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v28, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_7, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %v4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_ln32"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v4_1 = load i4 %v4"   --->   Operation 25 'load' 'v4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "%icmp_ln26 = icmp_eq  i4 %v4_1, i4 10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 26 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln26 = add i4 %v4_1, i4 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 27 'add' 'add_ln26' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body4.i.split, void %_Z13forward_node0PA10_fPfS0_.exit.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 28 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v4_cast6 = zext i4 %v4_1"   --->   Operation 29 'zext' 'v4_cast6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v30_addr = getelementptr i32 %v30, i64 0, i64 %v4_cast6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:27]   --->   Operation 30 'getelementptr' 'v30_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_25 = trunc i4 %v4_1"   --->   Operation 31 'trunc' 'empty_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.19ns)   --->   "%v5 = load i4 %v30_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:27]   --->   Operation 32 'load' 'v5' <Predicate = (!icmp_ln26)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v28_addr = getelementptr i32 %v28, i64 0, i64 %v4_cast6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:28]   --->   Operation 33 'getelementptr' 'v28_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.19ns)   --->   "%v6 = load i4 %v28_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:28]   --->   Operation 34 'load' 'v6' <Predicate = (!icmp_ln26)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %empty_25, void %for.body4.i.split._crit_edge, void" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:32]   --->   Operation 35 'br' 'br_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln26 = store i4 %add_ln26, i4 %v4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 36 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 37 [1/2] (1.19ns)   --->   "%v5 = load i4 %v30_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:27]   --->   Operation 37 'load' 'v5' <Predicate = (!icmp_ln26)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 38 [1/2] (1.19ns)   --->   "%v6 = load i4 %v28_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:28]   --->   Operation 38 'load' 'v6' <Predicate = (!icmp_ln26)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [7/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 39 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [6/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 40 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 41 [5/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 41 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 42 [4/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 42 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 43 [3/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 43 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 44 [2/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 44 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 45 [1/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:29]   --->   Operation 45 'fadd' 'v7' <Predicate = (!icmp_ln26)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 46 [2/2] (1.64ns)   --->   "%tmp_1 = fcmp_ogt  i32 %v7, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 46 'fcmp' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln26_cast" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 48 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %v7" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 51 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 53 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp, i8 255" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 54 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (0.75ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 55 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln26)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 56 'or' 'or_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/2] (1.64ns)   --->   "%tmp_1 = fcmp_ogt  i32 %v7, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 57 'fcmp' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%v8 = and i1 %or_ln30, i1 %tmp_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:30]   --->   Operation 58 'and' 'v8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %v8, i32 %bitcast_ln30, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:32]   --->   Operation 59 'select' 'select_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln32_load = load i32 %phi_ln32" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:32]   --->   Operation 60 'load' 'phi_ln32_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 61 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln32, i32 %phi_ln32_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:32]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (2.43ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr, i64 %or_ln, i8 255" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:32]   --->   Operation 63 'write' 'write_ln32' <Predicate = (empty_25)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4.i.split._crit_edge" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:32]   --->   Operation 64 'br' 'br_ln32' <Predicate = (empty_25)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.22ns)   --->   "%select_ln26 = select i1 %empty_25, i32 0, i32 %select_ln32" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 65 'select' 'select_ln26' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln26 = store i32 %select_ln26, i32 %phi_ln32" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 66 'store' 'store_ln26' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:26]   --->   Operation 67 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln32          (alloca           ) [ 0111111111111]
v4                (alloca           ) [ 0100000000000]
sext_ln26_read    (read             ) [ 0000000000000]
sext_ln26_cast    (sext             ) [ 0111111111110]
specmemcore_ln0   (specmemcore      ) [ 0000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
v4_1              (load             ) [ 0000000000000]
icmp_ln26         (icmp             ) [ 0111111111110]
add_ln26          (add              ) [ 0000000000000]
br_ln26           (br               ) [ 0000000000000]
v4_cast6          (zext             ) [ 0000000000000]
v30_addr          (getelementptr    ) [ 0110000000000]
empty_25          (trunc            ) [ 0111111111111]
v28_addr          (getelementptr    ) [ 0110000000000]
br_ln32           (br               ) [ 0000000000000]
store_ln26        (store            ) [ 0000000000000]
v5                (load             ) [ 0101111111000]
v6                (load             ) [ 0101111111000]
v7                (fadd             ) [ 0100000000110]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
gmem_addr         (getelementptr    ) [ 0100000000001]
specpipeline_ln0  (specpipeline     ) [ 0000000000000]
empty             (speclooptripcount) [ 0000000000000]
bitcast_ln30      (bitcast          ) [ 0000000000000]
tmp               (partselect       ) [ 0000000000000]
trunc_ln30        (trunc            ) [ 0000000000000]
icmp_ln30         (icmp             ) [ 0000000000000]
icmp_ln30_1       (icmp             ) [ 0000000000000]
or_ln30           (or               ) [ 0000000000000]
tmp_1             (fcmp             ) [ 0000000000000]
v8                (and              ) [ 0000000000000]
select_ln32       (select           ) [ 0100000000001]
phi_ln32_load     (load             ) [ 0000000000000]
specloopname_ln26 (specloopname     ) [ 0000000000000]
or_ln             (bitconcatenate   ) [ 0000000000000]
write_ln32        (write            ) [ 0000000000000]
br_ln32           (br               ) [ 0000000000000]
select_ln26       (select           ) [ 0000000000000]
store_ln26        (store            ) [ 0000000000000]
br_ln26           (br               ) [ 0000000000000]
ret_ln0           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v28">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="phi_ln32_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln32/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln26_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="61" slack="0"/>
<pin id="86" dir="0" index="1" bw="61" slack="0"/>
<pin id="87" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln26_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln32_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="1"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/12 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v30_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v30_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v5/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="v28_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v28_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v7/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sext_ln26_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="61" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="v4_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v4_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln26_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln26_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v4_cast6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v4_cast6/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_25_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln26_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="gmem_addr_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="61" slack="10"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln30_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln30_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln30_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/11 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln30_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="23" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_ln30_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="v8_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="v8/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln32_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="phi_ln32_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="11"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln32_load/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln26_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="11"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln26_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="11"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/12 "/>
</bind>
</comp>

<comp id="253" class="1005" name="phi_ln32_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln32 "/>
</bind>
</comp>

<comp id="260" class="1005" name="v4_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="sext_ln26_cast_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="10"/>
<pin id="269" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln26_cast "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln26_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="276" class="1005" name="v30_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v30_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="empty_25_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="11"/>
<pin id="283" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="286" class="1005" name="v28_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v28_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="v5_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="v6_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v6 "/>
</bind>
</comp>

<comp id="301" class="1005" name="v7_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v7 "/>
</bind>
</comp>

<comp id="307" class="1005" name="gmem_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="select_ln32_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="84" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="171"><net_src comp="147" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="156" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="182" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="185" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="199" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="128" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="182" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="76" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="263"><net_src comp="80" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="270"><net_src comp="133" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="275"><net_src comp="150" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="98" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="284"><net_src comp="168" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="289"><net_src comp="111" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="294"><net_src comp="105" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="299"><net_src comp="118" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="304"><net_src comp="124" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="310"><net_src comp="177" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="315"><net_src comp="223" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="242" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 }
 - Input state : 
	Port: forward_Pipeline_VITIS_LOOP_26_2 : sext_ln26 | {1 }
	Port: forward_Pipeline_VITIS_LOOP_26_2 : v30 | {1 2 }
	Port: forward_Pipeline_VITIS_LOOP_26_2 : v28 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		v4_1 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		v4_cast6 : 2
		v30_addr : 3
		empty_25 : 2
		v5 : 4
		v28_addr : 3
		v6 : 4
		br_ln32 : 3
		store_ln26 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp : 1
		trunc_ln30 : 1
		icmp_ln30 : 2
		icmp_ln30_1 : 2
		or_ln30 : 3
		v8 : 3
		select_ln32 : 3
	State 12
		or_ln : 1
		write_ln32 : 2
		store_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_124        |    2    |   318   |   198   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln32_fu_223    |    0    |    0    |    32   |
|          |     select_ln26_fu_242    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln26_fu_150     |    0    |    0    |    9    |
|   icmp   |      icmp_ln30_fu_199     |    0    |    0    |    11   |
|          |     icmp_ln30_1_fu_205    |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln26_fu_156      |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln30_fu_211      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |         v8_fu_217         |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln26_read_read_fu_84 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln32_write_fu_90  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_128        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |   sext_ln26_cast_fu_133   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      v4_cast6_fu_162      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |      empty_25_fu_168      |    0    |    0    |    0    |
|          |     trunc_ln30_fu_195     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         tmp_fu_185        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        or_ln_fu_234       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   318   |   314   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_25_reg_281   |    1   |
|   gmem_addr_reg_307  |   64   |
|   icmp_ln26_reg_272  |    1   |
|   phi_ln32_reg_253   |   32   |
|  select_ln32_reg_312 |   32   |
|sext_ln26_cast_reg_267|   64   |
|   v28_addr_reg_286   |    4   |
|   v30_addr_reg_276   |    4   |
|      v4_reg_260      |    4   |
|      v5_reg_291      |   32   |
|      v6_reg_296      |   32   |
|      v7_reg_301      |   32   |
+----------------------+--------+
|         Total        |   302  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   318  |   314  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   302  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   620  |   332  |
+-----------+--------+--------+--------+--------+
