{
  "calibration digital logic": {
    "component_box": [
      447.0,
      296.0,
      603.0,
      375.0
    ],
    "connections": {
      "input": [
        {
          "name": "DCDC",
          "count": 1
        },
        {
          "name": "PADC1",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "MUX",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "1x": {
    "component_box": [
      90.0,
      293.0,
      152.0,
      366.0
    ],
    "connections": {
      "input": [
        {
          "name": "Vin(t)",
          "count": 1
        }
      ],
      "output": [],
      "inout": [
        {
          "name": "PADC0",
          "count": 1
        },
        {
          "name": "PADC1",
          "count": 1
        }
      ]
    }
  },
  "DCDC": {
    "component_box": [
      272.0,
      303.0,
      399.0,
      366.0
    ],
    "connections": {
      "input": [
        {
          "name": "1x",
          "count": 1
        },
        {
          "name": "clock generation circuit",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "PADC1",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "PADC0": {
    "component_box": [
      273.0,
      199.0,
      398.0,
      261.0
    ],
    "connections": {
      "input": [
        {
          "name": "DCDC",
          "count": 1
        },
        {
          "name": "1x",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "MUX",
          "count": 1
        },
        {
          "name": "calibration digital logic",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "MUX": {
    "component_box": [
      649.0,
      257.0,
      695.0,
      409.0
    ],
    "connections": {
      "input": [
        {
          "name": "PADC0",
          "count": 1
        },
        {
          "name": "calibration digital logic",
          "count": 1
        },
        {
          "name": "PADC1",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Vout(k)",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "clock generation circuit": {
    "component_box": [
      190.0,
      8.0,
      401.0,
      74.0
    ],
    "connections": {
      "input": [
        {
          "name": "clock_in",
          "count": 1
        },
        {
          "name": "PADC1",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "DCDC",
          "count": 1
        },
        {
          "name": "MUX",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "PADC1": {
    "component_box": [
      274.0,
      402.0,
      399.0,
      461.0
    ],
    "connections": {
      "input": [
        {
          "name": "DCDC",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "calibration digital logic",
          "count": 1
        }
      ],
      "inout": []
    }
  }
}