.cpu cortex-m0plus
.thumb

.section .boot2, "ax"
    ;; TODO: Look into what these register accually do
    ldr r0, =XIP_SSI_SSIENR
    ldr r1, =0x00000000
    str r1, [r0]

    ldr r0, =XIP_SSI_CTRLR0
    ldr r1, =0x001F0300
    str r1, [r0]

    ldr r0, =XIP_SSI_BAUDR
    ldr r1, =0x00000008
    str r1, [r0]

    ldr r0, =XIP_SSI_SPI_CTRLR0
    ldr r1, =0x03000218
    str r1, [r0]

    ldr r0, =XIP_SSI_CTRLR1
    ldr r1, =0x00000000
    str r1, [r0]

    ldr r0, =XIP_SSI_SSIENR
    ldr r1, =0x00000001
    str r1, [r0]

    ldr r4, =0x10000100         ; Source address (FLASH)
    ldr r5, =0x20000100         ; Destination (SRAM)
    ldr r6, =0x1000             ; Size of code

_copyToRam:
    ldmia   r4!, {r0-r3}
    stmia   r5!, {r0-r3}
    sub     r6, #16
    bne     _copyToRam

    ldr r0, =0x20000101
    bx  r0

.set XIP_SSI_BASE,       0x18000000
.set XIP_SSI_CTRLR0,     XIP_SSI_BASE + 0x00
.set XIP_SSI_CTRLR1,     XIP_SSI_BASE + 0x04
.set XIP_SSI_SSIENR,     XIP_SSI_BASE + 0x08
.set XIP_SSI_BAUDR,      XIP_SSI_BASE + 0x14
.set XIP_SSI_SPI_CTRLR0, XIP_SSI_BASE + 0xF4

.end
