// Seed: 1358329014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7, id_8;
  wire id_9;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri id_6,
    input wire id_7,
    output tri1 id_8,
    output wire id_9,
    input tri0 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input uwire id_13,
    output wire id_14,
    output wor id_15,
    output supply1 id_16,
    output wor id_17,
    input wand id_18,
    output tri id_19,
    input tri0 id_20,
    output uwire id_21,
    output tri0 id_22,
    input wire id_23,
    output uwire id_24,
    output tri0 id_25,
    input tri1 id_26,
    input tri0 id_27,
    output uwire id_28,
    input wire id_29,
    output uwire id_30,
    output uwire id_31,
    output wor id_32,
    output tri0 id_33,
    input wor id_34
);
  wire id_36;
  xor primCall (
      id_19,
      id_27,
      id_29,
      id_10,
      id_20,
      id_2,
      id_26,
      id_1,
      id_6,
      id_18,
      id_0,
      id_23,
      id_34,
      id_13,
      id_36,
      id_4,
      id_5,
      id_7
  );
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36,
      id_36,
      id_36,
      id_36
  );
  wire id_37;
endmodule
