{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585158992520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585158992524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 13:56:32 2020 " "Processing started: Wed Mar 25 13:56:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585158992524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585158992524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servo_controller -c servo_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off servo_controller -c servo_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585158992524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585158992987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585158992987 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Lab_4_Servo_Controller Lab_4_Servo_Top.vhd(52) " "VHDL syntax error at Lab_4_Servo_Top.vhd(52): name used in construct must match previously specified name \"Lab_4_Servo_Controller\"" {  } { { "Lab_4_Servo_Top.vhd" "" { Text "H:/Documents/School/6th_Year/ESD/Labs/4/servo_lab/Lab_4_Servo_Top.vhd" 52 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585158999741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_servo_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab_4_servo_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585158999741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_servo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_4_servo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_4_Servo_Controller-beh " "Found design unit 1: Lab_4_Servo_Controller-beh" {  } { { "Lab_4_Servo_Controller.vhd" "" { Text "H:/Documents/School/6th_Year/ESD/Labs/4/servo_lab/Lab_4_Servo_Controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585158999743 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_4_Servo_Controller " "Found entity 1: Lab_4_Servo_Controller" {  } { { "Lab_4_Servo_Controller.vhd" "" { Text "H:/Documents/School/6th_Year/ESD/Labs/4/servo_lab/Lab_4_Servo_Controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585158999743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585158999743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_4_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_4_RAM-beh " "Found design unit 1: Lab_4_RAM-beh" {  } { { "Lab_4_RAM.vhd" "" { Text "H:/Documents/School/6th_Year/ESD/Labs/4/servo_lab/Lab_4_RAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585158999745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_4_RAM " "Found entity 1: Lab_4_RAM" {  } { { "Lab_4_RAM.vhd" "" { Text "H:/Documents/School/6th_Year/ESD/Labs/4/servo_lab/Lab_4_RAM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585158999745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585158999745 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585158999860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 25 13:56:39 2020 " "Processing ended: Wed Mar 25 13:56:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585158999860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585158999860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585158999860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585158999860 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585159000432 ""}
