$date
	Sun Feb 09 23:26:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_immediate_generator $end
$var wire 32 ! immediate [31:0] $end
$var reg 32 " instruction [31:0] $end
$scope module uut $end
$var wire 32 # instruction [31:0] $end
$var reg 32 $ immediate [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b10011 #
b10011 "
b0 !
$end
#10000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 $
b11111111111100000000000000010011 "
b11111111111100000000000000010011 #
#20000
b100 !
b100 $
b10000000010000000000011 "
b10000000010000000000011 #
#30000
b11 !
b11 $
b100010010000110100011 "
b100010010000110100011 #
#40000
b100000000000 !
b100000000000 $
b10001000000000011100011 "
b10001000000000011100011 #
#50000
b1000000000000 !
b1000000000000 $
b1000001101111 "
b1000001101111 #
#60000
b101 !
b101 $
b10100000000000001100111 "
b10100000000000001100111 #
#70000
b0 !
b0 $
b110111 "
b110111 #
#80000
b10111 "
b10111 #
#140000
