#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5571c513b4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5571c520a870 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x5571c5238550_0 .net "active", 0 0, L_0x5571c52530a0;  1 drivers
v0x5571c5238610_0 .var "clk", 0 0;
v0x5571c52386b0_0 .var "clk_enable", 0 0;
v0x5571c52387a0_0 .net "data_address", 31 0, L_0x5571c5250c70;  1 drivers
v0x5571c5238840_0 .net "data_read", 0 0, L_0x5571c524e7f0;  1 drivers
v0x5571c5238930_0 .var "data_readdata", 31 0;
v0x5571c5238a00_0 .net "data_write", 0 0, L_0x5571c524e610;  1 drivers
v0x5571c5238ad0_0 .net "data_writedata", 31 0, L_0x5571c5250960;  1 drivers
v0x5571c5238ba0_0 .net "instr_address", 31 0, L_0x5571c5251fd0;  1 drivers
v0x5571c5238d00_0 .var "instr_readdata", 31 0;
v0x5571c5238da0_0 .net "register_v0", 31 0, L_0x5571c52508f0;  1 drivers
v0x5571c5238e90_0 .var "reset", 0 0;
S_0x5571c51f7cf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x5571c520a870;
 .timescale 0 0;
v0x5571c5206ec0_0 .var "ex_imm", 31 0;
v0x5571c520b5f0_0 .var "expected", 31 0;
v0x5571c52108b0_0 .var "i", 4 0;
v0x5571c5210be0_0 .var "imm", 15 0;
v0x5571c5211cf0_0 .var "imm_instr", 31 0;
v0x5571c5213bb0_0 .var "opcode", 5 0;
v0x5571c522a820_0 .var "rs", 4 0;
v0x5571c522a900_0 .var "rt", 4 0;
v0x5571c522a9e0_0 .var "test", 31 0;
v0x5571c522aac0_0 .var "test_imm", 15 0;
E_0x5571c513a750 .event posedge, v0x5571c522c9f0_0;
S_0x5571c51f8120 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x5571c520a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5571c5206da0 .functor OR 1, L_0x5571c5249ff0, L_0x5571c524a270, C4<0>, C4<0>;
L_0x5571c51cd080 .functor BUFZ 1, L_0x5571c5249a50, C4<0>, C4<0>, C4<0>;
L_0x5571c5210ac0 .functor BUFZ 1, L_0x5571c5249bf0, C4<0>, C4<0>, C4<0>;
L_0x5571c5211b50 .functor BUFZ 1, L_0x5571c5249bf0, C4<0>, C4<0>, C4<0>;
L_0x5571c524a7b0 .functor AND 1, L_0x5571c5249a50, L_0x5571c524aab0, C4<1>, C4<1>;
L_0x5571c5213a90 .functor OR 1, L_0x5571c524a7b0, L_0x5571c524a690, C4<0>, C4<0>;
L_0x5571c51b5210 .functor OR 1, L_0x5571c5213a90, L_0x5571c524a8c0, C4<0>, C4<0>;
L_0x5571c524ad50 .functor OR 1, L_0x5571c51b5210, L_0x5571c524c3b0, C4<0>, C4<0>;
L_0x5571c524ae60 .functor OR 1, L_0x5571c524ad50, L_0x5571c524bb10, C4<0>, C4<0>;
L_0x5571c524af20 .functor BUFZ 1, L_0x5571c5249d10, C4<0>, C4<0>, C4<0>;
L_0x5571c524ba00 .functor AND 1, L_0x5571c524b470, L_0x5571c524b7d0, C4<1>, C4<1>;
L_0x5571c524bb10 .functor OR 1, L_0x5571c524b170, L_0x5571c524ba00, C4<0>, C4<0>;
L_0x5571c524c3b0 .functor AND 1, L_0x5571c524bee0, L_0x5571c524c190, C4<1>, C4<1>;
L_0x5571c524cb60 .functor OR 1, L_0x5571c524c600, L_0x5571c524c920, C4<0>, C4<0>;
L_0x5571c524bc70 .functor OR 1, L_0x5571c524d0d0, L_0x5571c524d3d0, C4<0>, C4<0>;
L_0x5571c524d2b0 .functor AND 1, L_0x5571c524cde0, L_0x5571c524bc70, C4<1>, C4<1>;
L_0x5571c524dbd0 .functor OR 1, L_0x5571c524d860, L_0x5571c524dae0, C4<0>, C4<0>;
L_0x5571c524ded0 .functor OR 1, L_0x5571c524dbd0, L_0x5571c524dce0, C4<0>, C4<0>;
L_0x5571c524e080 .functor AND 1, L_0x5571c5249a50, L_0x5571c524ded0, C4<1>, C4<1>;
L_0x5571c524e230 .functor AND 1, L_0x5571c5249a50, L_0x5571c524e140, C4<1>, C4<1>;
L_0x5571c524e550 .functor AND 1, L_0x5571c5249a50, L_0x5571c524dfe0, C4<1>, C4<1>;
L_0x5571c524e7f0 .functor BUFZ 1, L_0x5571c5210ac0, C4<0>, C4<0>, C4<0>;
L_0x5571c524f480 .functor AND 1, L_0x5571c52530a0, L_0x5571c524ae60, C4<1>, C4<1>;
L_0x5571c524f590 .functor OR 1, L_0x5571c524bb10, L_0x5571c524c3b0, C4<0>, C4<0>;
L_0x5571c5250960 .functor BUFZ 32, L_0x5571c52507e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571c5250a20 .functor BUFZ 32, L_0x5571c524f770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571c5250b70 .functor BUFZ 32, L_0x5571c52507e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571c5250c70 .functor BUFZ 32, v0x5571c522ba80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571c5251c70 .functor AND 1, v0x5571c52386b0_0, L_0x5571c524e080, C4<1>, C4<1>;
L_0x5571c5251ce0 .functor AND 1, L_0x5571c5251c70, v0x5571c52356e0_0, C4<1>, C4<1>;
L_0x5571c5251fd0 .functor BUFZ 32, v0x5571c522cab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571c52530a0 .functor BUFZ 1, v0x5571c52356e0_0, C4<0>, C4<0>, C4<0>;
L_0x5571c5253220 .functor AND 1, v0x5571c52386b0_0, v0x5571c52356e0_0, C4<1>, C4<1>;
v0x5571c522f7d0_0 .net *"_ivl_100", 31 0, L_0x5571c524bce0;  1 drivers
L_0x7fcb746e9498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c522f8d0_0 .net *"_ivl_103", 25 0, L_0x7fcb746e9498;  1 drivers
L_0x7fcb746e94e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c522f9b0_0 .net/2u *"_ivl_104", 31 0, L_0x7fcb746e94e0;  1 drivers
v0x5571c522fa70_0 .net *"_ivl_106", 0 0, L_0x5571c524bee0;  1 drivers
v0x5571c522fb30_0 .net *"_ivl_109", 5 0, L_0x5571c524c0f0;  1 drivers
L_0x7fcb746e9528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5571c522fc10_0 .net/2u *"_ivl_110", 5 0, L_0x7fcb746e9528;  1 drivers
v0x5571c522fcf0_0 .net *"_ivl_112", 0 0, L_0x5571c524c190;  1 drivers
v0x5571c522fdb0_0 .net *"_ivl_116", 31 0, L_0x5571c524c510;  1 drivers
L_0x7fcb746e9570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c522fe90_0 .net *"_ivl_119", 25 0, L_0x7fcb746e9570;  1 drivers
L_0x7fcb746e90a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5571c522ff70_0 .net/2u *"_ivl_12", 5 0, L_0x7fcb746e90a8;  1 drivers
L_0x7fcb746e95b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5571c5230050_0 .net/2u *"_ivl_120", 31 0, L_0x7fcb746e95b8;  1 drivers
v0x5571c5230130_0 .net *"_ivl_122", 0 0, L_0x5571c524c600;  1 drivers
v0x5571c52301f0_0 .net *"_ivl_124", 31 0, L_0x5571c524c830;  1 drivers
L_0x7fcb746e9600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c52302d0_0 .net *"_ivl_127", 25 0, L_0x7fcb746e9600;  1 drivers
L_0x7fcb746e9648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5571c52303b0_0 .net/2u *"_ivl_128", 31 0, L_0x7fcb746e9648;  1 drivers
v0x5571c5230490_0 .net *"_ivl_130", 0 0, L_0x5571c524c920;  1 drivers
v0x5571c5230550_0 .net *"_ivl_134", 31 0, L_0x5571c524ccf0;  1 drivers
L_0x7fcb746e9690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c5230740_0 .net *"_ivl_137", 25 0, L_0x7fcb746e9690;  1 drivers
L_0x7fcb746e96d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c5230820_0 .net/2u *"_ivl_138", 31 0, L_0x7fcb746e96d8;  1 drivers
v0x5571c5230900_0 .net *"_ivl_140", 0 0, L_0x5571c524cde0;  1 drivers
v0x5571c52309c0_0 .net *"_ivl_143", 5 0, L_0x5571c524d030;  1 drivers
L_0x7fcb746e9720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5571c5230aa0_0 .net/2u *"_ivl_144", 5 0, L_0x7fcb746e9720;  1 drivers
v0x5571c5230b80_0 .net *"_ivl_146", 0 0, L_0x5571c524d0d0;  1 drivers
v0x5571c5230c40_0 .net *"_ivl_149", 5 0, L_0x5571c524d330;  1 drivers
L_0x7fcb746e9768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5571c5230d20_0 .net/2u *"_ivl_150", 5 0, L_0x7fcb746e9768;  1 drivers
v0x5571c5230e00_0 .net *"_ivl_152", 0 0, L_0x5571c524d3d0;  1 drivers
v0x5571c5230ec0_0 .net *"_ivl_155", 0 0, L_0x5571c524bc70;  1 drivers
v0x5571c5230f80_0 .net *"_ivl_159", 1 0, L_0x5571c524d770;  1 drivers
L_0x7fcb746e90f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5571c5231060_0 .net/2u *"_ivl_16", 5 0, L_0x7fcb746e90f0;  1 drivers
L_0x7fcb746e97b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5571c5231140_0 .net/2u *"_ivl_160", 1 0, L_0x7fcb746e97b0;  1 drivers
v0x5571c5231220_0 .net *"_ivl_162", 0 0, L_0x5571c524d860;  1 drivers
L_0x7fcb746e97f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5571c52312e0_0 .net/2u *"_ivl_164", 5 0, L_0x7fcb746e97f8;  1 drivers
v0x5571c52313c0_0 .net *"_ivl_166", 0 0, L_0x5571c524dae0;  1 drivers
v0x5571c5231690_0 .net *"_ivl_169", 0 0, L_0x5571c524dbd0;  1 drivers
L_0x7fcb746e9840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5571c5231750_0 .net/2u *"_ivl_170", 5 0, L_0x7fcb746e9840;  1 drivers
v0x5571c5231830_0 .net *"_ivl_172", 0 0, L_0x5571c524dce0;  1 drivers
v0x5571c52318f0_0 .net *"_ivl_175", 0 0, L_0x5571c524ded0;  1 drivers
L_0x7fcb746e9888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5571c52319b0_0 .net/2u *"_ivl_178", 5 0, L_0x7fcb746e9888;  1 drivers
v0x5571c5231a90_0 .net *"_ivl_180", 0 0, L_0x5571c524e140;  1 drivers
L_0x7fcb746e98d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5571c5231b50_0 .net/2u *"_ivl_184", 5 0, L_0x7fcb746e98d0;  1 drivers
v0x5571c5231c30_0 .net *"_ivl_186", 0 0, L_0x5571c524dfe0;  1 drivers
L_0x7fcb746e9918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5571c5231cf0_0 .net/2u *"_ivl_190", 0 0, L_0x7fcb746e9918;  1 drivers
v0x5571c5231dd0_0 .net *"_ivl_20", 31 0, L_0x5571c5249eb0;  1 drivers
L_0x7fcb746e9960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5571c5231eb0_0 .net/2u *"_ivl_200", 4 0, L_0x7fcb746e9960;  1 drivers
v0x5571c5231f90_0 .net *"_ivl_203", 4 0, L_0x5571c524ed10;  1 drivers
v0x5571c5232070_0 .net *"_ivl_205", 4 0, L_0x5571c524ef30;  1 drivers
v0x5571c5232150_0 .net *"_ivl_206", 4 0, L_0x5571c524efd0;  1 drivers
v0x5571c5232230_0 .net *"_ivl_213", 0 0, L_0x5571c524f590;  1 drivers
L_0x7fcb746e99a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5571c52322f0_0 .net/2u *"_ivl_214", 31 0, L_0x7fcb746e99a8;  1 drivers
v0x5571c52323d0_0 .net *"_ivl_216", 31 0, L_0x5571c524f6d0;  1 drivers
v0x5571c52324b0_0 .net *"_ivl_218", 31 0, L_0x5571c524f980;  1 drivers
v0x5571c5232590_0 .net *"_ivl_220", 31 0, L_0x5571c524fb10;  1 drivers
v0x5571c5232670_0 .net *"_ivl_222", 31 0, L_0x5571c524fe50;  1 drivers
L_0x7fcb746e9138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c5232750_0 .net *"_ivl_23", 25 0, L_0x7fcb746e9138;  1 drivers
v0x5571c5232830_0 .net *"_ivl_235", 0 0, L_0x5571c5251c70;  1 drivers
L_0x7fcb746e9ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5571c52328f0_0 .net/2u *"_ivl_238", 31 0, L_0x7fcb746e9ac8;  1 drivers
L_0x7fcb746e9180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5571c52329d0_0 .net/2u *"_ivl_24", 31 0, L_0x7fcb746e9180;  1 drivers
v0x5571c5232ab0_0 .net *"_ivl_243", 15 0, L_0x5571c5252130;  1 drivers
v0x5571c5232b90_0 .net *"_ivl_244", 17 0, L_0x5571c52523a0;  1 drivers
L_0x7fcb746e9b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571c5232c70_0 .net *"_ivl_247", 1 0, L_0x7fcb746e9b10;  1 drivers
v0x5571c5232d50_0 .net *"_ivl_250", 15 0, L_0x5571c52524e0;  1 drivers
L_0x7fcb746e9b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571c5232e30_0 .net *"_ivl_252", 1 0, L_0x7fcb746e9b58;  1 drivers
v0x5571c5232f10_0 .net *"_ivl_255", 0 0, L_0x5571c52528f0;  1 drivers
L_0x7fcb746e9ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5571c5232ff0_0 .net/2u *"_ivl_256", 13 0, L_0x7fcb746e9ba0;  1 drivers
L_0x7fcb746e9be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c52330d0_0 .net/2u *"_ivl_258", 13 0, L_0x7fcb746e9be8;  1 drivers
v0x5571c52335c0_0 .net *"_ivl_26", 0 0, L_0x5571c5249ff0;  1 drivers
v0x5571c5233680_0 .net *"_ivl_260", 13 0, L_0x5571c5252bd0;  1 drivers
v0x5571c5233760_0 .net *"_ivl_28", 31 0, L_0x5571c524a180;  1 drivers
L_0x7fcb746e91c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c5233840_0 .net *"_ivl_31", 25 0, L_0x7fcb746e91c8;  1 drivers
L_0x7fcb746e9210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5571c5233920_0 .net/2u *"_ivl_32", 31 0, L_0x7fcb746e9210;  1 drivers
v0x5571c5233a00_0 .net *"_ivl_34", 0 0, L_0x5571c524a270;  1 drivers
v0x5571c5233ac0_0 .net *"_ivl_4", 31 0, L_0x5571c52398f0;  1 drivers
v0x5571c5233ba0_0 .net *"_ivl_45", 2 0, L_0x5571c524a560;  1 drivers
L_0x7fcb746e9258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5571c5233c80_0 .net/2u *"_ivl_46", 2 0, L_0x7fcb746e9258;  1 drivers
v0x5571c5233d60_0 .net *"_ivl_51", 2 0, L_0x5571c524a820;  1 drivers
L_0x7fcb746e92a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5571c5233e40_0 .net/2u *"_ivl_52", 2 0, L_0x7fcb746e92a0;  1 drivers
v0x5571c5233f20_0 .net *"_ivl_57", 0 0, L_0x5571c524aab0;  1 drivers
v0x5571c5233fe0_0 .net *"_ivl_59", 0 0, L_0x5571c524a7b0;  1 drivers
v0x5571c52340a0_0 .net *"_ivl_61", 0 0, L_0x5571c5213a90;  1 drivers
v0x5571c5234160_0 .net *"_ivl_63", 0 0, L_0x5571c51b5210;  1 drivers
v0x5571c5234220_0 .net *"_ivl_65", 0 0, L_0x5571c524ad50;  1 drivers
L_0x7fcb746e9018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c52342e0_0 .net *"_ivl_7", 25 0, L_0x7fcb746e9018;  1 drivers
v0x5571c52343c0_0 .net *"_ivl_70", 31 0, L_0x5571c524b040;  1 drivers
L_0x7fcb746e92e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c52344a0_0 .net *"_ivl_73", 25 0, L_0x7fcb746e92e8;  1 drivers
L_0x7fcb746e9330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5571c5234580_0 .net/2u *"_ivl_74", 31 0, L_0x7fcb746e9330;  1 drivers
v0x5571c5234660_0 .net *"_ivl_76", 0 0, L_0x5571c524b170;  1 drivers
v0x5571c5234720_0 .net *"_ivl_78", 31 0, L_0x5571c524b2e0;  1 drivers
L_0x7fcb746e9060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c5234800_0 .net/2u *"_ivl_8", 31 0, L_0x7fcb746e9060;  1 drivers
L_0x7fcb746e9378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c52348e0_0 .net *"_ivl_81", 25 0, L_0x7fcb746e9378;  1 drivers
L_0x7fcb746e93c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5571c52349c0_0 .net/2u *"_ivl_82", 31 0, L_0x7fcb746e93c0;  1 drivers
v0x5571c5234aa0_0 .net *"_ivl_84", 0 0, L_0x5571c524b470;  1 drivers
v0x5571c5234b60_0 .net *"_ivl_87", 0 0, L_0x5571c524b5e0;  1 drivers
v0x5571c5234c40_0 .net *"_ivl_88", 31 0, L_0x5571c524b380;  1 drivers
L_0x7fcb746e9408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c5234d20_0 .net *"_ivl_91", 30 0, L_0x7fcb746e9408;  1 drivers
L_0x7fcb746e9450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5571c5234e00_0 .net/2u *"_ivl_92", 31 0, L_0x7fcb746e9450;  1 drivers
v0x5571c5234ee0_0 .net *"_ivl_94", 0 0, L_0x5571c524b7d0;  1 drivers
v0x5571c5234fa0_0 .net *"_ivl_97", 0 0, L_0x5571c524ba00;  1 drivers
v0x5571c5235060_0 .net "active", 0 0, L_0x5571c52530a0;  alias, 1 drivers
v0x5571c5235120_0 .net "alu_op1", 31 0, L_0x5571c5250a20;  1 drivers
v0x5571c52351e0_0 .net "alu_op2", 31 0, L_0x5571c5250b70;  1 drivers
v0x5571c52352a0_0 .net "alui_instr", 0 0, L_0x5571c524a690;  1 drivers
v0x5571c5235360_0 .net "b_flag", 0 0, v0x5571c522b5b0_0;  1 drivers
v0x5571c5235400_0 .net "b_imm", 17 0, L_0x5571c52527b0;  1 drivers
v0x5571c52354c0_0 .net "b_offset", 31 0, L_0x5571c5252d60;  1 drivers
v0x5571c52355a0_0 .net "clk", 0 0, v0x5571c5238610_0;  1 drivers
v0x5571c5235640_0 .net "clk_enable", 0 0, v0x5571c52386b0_0;  1 drivers
v0x5571c52356e0_0 .var "cpu_active", 0 0;
v0x5571c5235780_0 .net "curr_addr", 31 0, v0x5571c522cab0_0;  1 drivers
v0x5571c5235870_0 .net "curr_addr_p4", 31 0, L_0x5571c5251f30;  1 drivers
v0x5571c5235930_0 .net "data_address", 31 0, L_0x5571c5250c70;  alias, 1 drivers
v0x5571c5235a10_0 .net "data_read", 0 0, L_0x5571c524e7f0;  alias, 1 drivers
v0x5571c5235ad0_0 .net "data_readdata", 31 0, v0x5571c5238930_0;  1 drivers
v0x5571c5235bb0_0 .net "data_write", 0 0, L_0x5571c524e610;  alias, 1 drivers
v0x5571c5235c70_0 .net "data_writedata", 31 0, L_0x5571c5250960;  alias, 1 drivers
v0x5571c5235d50_0 .net "funct_code", 5 0, L_0x5571c52397c0;  1 drivers
v0x5571c5235e30_0 .net "hi_out", 31 0, v0x5571c522d170_0;  1 drivers
v0x5571c5235f20_0 .net "hl_reg_enable", 0 0, L_0x5571c5251ce0;  1 drivers
v0x5571c5235fc0_0 .net "instr_address", 31 0, L_0x5571c5251fd0;  alias, 1 drivers
v0x5571c5236080_0 .net "instr_opcode", 5 0, L_0x5571c5239720;  1 drivers
v0x5571c5236160_0 .net "instr_readdata", 31 0, v0x5571c5238d00_0;  1 drivers
v0x5571c5236220_0 .net "j_imm", 0 0, L_0x5571c524cb60;  1 drivers
v0x5571c52362c0_0 .net "j_reg", 0 0, L_0x5571c524d2b0;  1 drivers
v0x5571c5236380_0 .net "l_type", 0 0, L_0x5571c524a8c0;  1 drivers
v0x5571c5236440_0 .net "link_const", 0 0, L_0x5571c524bb10;  1 drivers
v0x5571c5236500_0 .net "link_reg", 0 0, L_0x5571c524c3b0;  1 drivers
v0x5571c52365c0_0 .net "lo_out", 31 0, v0x5571c522d9c0_0;  1 drivers
v0x5571c52366b0_0 .net "lw", 0 0, L_0x5571c5249bf0;  1 drivers
v0x5571c5236750_0 .net "mem_read", 0 0, L_0x5571c5210ac0;  1 drivers
v0x5571c5236810_0 .net "mem_to_reg", 0 0, L_0x5571c5211b50;  1 drivers
v0x5571c52370e0_0 .net "mem_write", 0 0, L_0x5571c524af20;  1 drivers
v0x5571c52371a0_0 .net "memaddroffset", 31 0, v0x5571c522ba80_0;  1 drivers
v0x5571c5237290_0 .net "mfhi", 0 0, L_0x5571c524e230;  1 drivers
v0x5571c5237330_0 .net "mflo", 0 0, L_0x5571c524e550;  1 drivers
v0x5571c52373f0_0 .net "movefrom", 0 0, L_0x5571c5206da0;  1 drivers
v0x5571c52374b0_0 .net "muldiv", 0 0, L_0x5571c524e080;  1 drivers
v0x5571c5237570_0 .var "next_instr_addr", 31 0;
v0x5571c5237660_0 .net "pc_enable", 0 0, L_0x5571c5253220;  1 drivers
v0x5571c5237730_0 .net "r_format", 0 0, L_0x5571c5249a50;  1 drivers
v0x5571c52377d0_0 .net "reg_a_read_data", 31 0, L_0x5571c524f770;  1 drivers
v0x5571c52378a0_0 .net "reg_a_read_index", 4 0, L_0x5571c524e9c0;  1 drivers
v0x5571c5237970_0 .net "reg_b_read_data", 31 0, L_0x5571c52507e0;  1 drivers
v0x5571c5237a40_0 .net "reg_b_read_index", 4 0, L_0x5571c524ec20;  1 drivers
v0x5571c5237b10_0 .net "reg_dst", 0 0, L_0x5571c51cd080;  1 drivers
v0x5571c5237bb0_0 .net "reg_write", 0 0, L_0x5571c524ae60;  1 drivers
v0x5571c5237c70_0 .net "reg_write_data", 31 0, L_0x5571c524ffe0;  1 drivers
v0x5571c5237d60_0 .net "reg_write_enable", 0 0, L_0x5571c524f480;  1 drivers
v0x5571c5237e30_0 .net "reg_write_index", 4 0, L_0x5571c524f2f0;  1 drivers
v0x5571c5237f00_0 .net "register_v0", 31 0, L_0x5571c52508f0;  alias, 1 drivers
v0x5571c5237fd0_0 .net "reset", 0 0, v0x5571c5238e90_0;  1 drivers
v0x5571c5238100_0 .net "result", 31 0, v0x5571c522bee0_0;  1 drivers
v0x5571c52381d0_0 .net "result_hi", 31 0, v0x5571c522b7e0_0;  1 drivers
v0x5571c5238270_0 .net "result_lo", 31 0, v0x5571c522b9a0_0;  1 drivers
v0x5571c5238310_0 .net "sw", 0 0, L_0x5571c5249d10;  1 drivers
E_0x5571c513a2d0/0 .event anyedge, v0x5571c522b5b0_0, v0x5571c5235870_0, v0x5571c52354c0_0, v0x5571c5236220_0;
E_0x5571c513a2d0/1 .event anyedge, v0x5571c522b8c0_0, v0x5571c52362c0_0, v0x5571c522e7b0_0;
E_0x5571c513a2d0 .event/or E_0x5571c513a2d0/0, E_0x5571c513a2d0/1;
L_0x5571c5239720 .part v0x5571c5238d00_0, 26, 6;
L_0x5571c52397c0 .part v0x5571c5238d00_0, 0, 6;
L_0x5571c52398f0 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9018;
L_0x5571c5249a50 .cmp/eq 32, L_0x5571c52398f0, L_0x7fcb746e9060;
L_0x5571c5249bf0 .cmp/eq 6, L_0x5571c5239720, L_0x7fcb746e90a8;
L_0x5571c5249d10 .cmp/eq 6, L_0x5571c5239720, L_0x7fcb746e90f0;
L_0x5571c5249eb0 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9138;
L_0x5571c5249ff0 .cmp/eq 32, L_0x5571c5249eb0, L_0x7fcb746e9180;
L_0x5571c524a180 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e91c8;
L_0x5571c524a270 .cmp/eq 32, L_0x5571c524a180, L_0x7fcb746e9210;
L_0x5571c524a560 .part L_0x5571c5239720, 3, 3;
L_0x5571c524a690 .cmp/eq 3, L_0x5571c524a560, L_0x7fcb746e9258;
L_0x5571c524a820 .part L_0x5571c5239720, 3, 3;
L_0x5571c524a8c0 .cmp/eq 3, L_0x5571c524a820, L_0x7fcb746e92a0;
L_0x5571c524aab0 .reduce/nor L_0x5571c524e080;
L_0x5571c524b040 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e92e8;
L_0x5571c524b170 .cmp/eq 32, L_0x5571c524b040, L_0x7fcb746e9330;
L_0x5571c524b2e0 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9378;
L_0x5571c524b470 .cmp/eq 32, L_0x5571c524b2e0, L_0x7fcb746e93c0;
L_0x5571c524b5e0 .part v0x5571c5238d00_0, 20, 1;
L_0x5571c524b380 .concat [ 1 31 0 0], L_0x5571c524b5e0, L_0x7fcb746e9408;
L_0x5571c524b7d0 .cmp/eq 32, L_0x5571c524b380, L_0x7fcb746e9450;
L_0x5571c524bce0 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9498;
L_0x5571c524bee0 .cmp/eq 32, L_0x5571c524bce0, L_0x7fcb746e94e0;
L_0x5571c524c0f0 .part v0x5571c5238d00_0, 0, 6;
L_0x5571c524c190 .cmp/eq 6, L_0x5571c524c0f0, L_0x7fcb746e9528;
L_0x5571c524c510 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9570;
L_0x5571c524c600 .cmp/eq 32, L_0x5571c524c510, L_0x7fcb746e95b8;
L_0x5571c524c830 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9600;
L_0x5571c524c920 .cmp/eq 32, L_0x5571c524c830, L_0x7fcb746e9648;
L_0x5571c524ccf0 .concat [ 6 26 0 0], L_0x5571c5239720, L_0x7fcb746e9690;
L_0x5571c524cde0 .cmp/eq 32, L_0x5571c524ccf0, L_0x7fcb746e96d8;
L_0x5571c524d030 .part v0x5571c5238d00_0, 0, 6;
L_0x5571c524d0d0 .cmp/eq 6, L_0x5571c524d030, L_0x7fcb746e9720;
L_0x5571c524d330 .part v0x5571c5238d00_0, 0, 6;
L_0x5571c524d3d0 .cmp/eq 6, L_0x5571c524d330, L_0x7fcb746e9768;
L_0x5571c524d770 .part L_0x5571c52397c0, 3, 2;
L_0x5571c524d860 .cmp/eq 2, L_0x5571c524d770, L_0x7fcb746e97b0;
L_0x5571c524dae0 .cmp/eq 6, L_0x5571c52397c0, L_0x7fcb746e97f8;
L_0x5571c524dce0 .cmp/eq 6, L_0x5571c52397c0, L_0x7fcb746e9840;
L_0x5571c524e140 .cmp/eq 6, L_0x5571c52397c0, L_0x7fcb746e9888;
L_0x5571c524dfe0 .cmp/eq 6, L_0x5571c52397c0, L_0x7fcb746e98d0;
L_0x5571c524e610 .functor MUXZ 1, L_0x7fcb746e9918, L_0x5571c524af20, L_0x5571c52530a0, C4<>;
L_0x5571c524e9c0 .part v0x5571c5238d00_0, 21, 5;
L_0x5571c524ec20 .part v0x5571c5238d00_0, 16, 5;
L_0x5571c524ed10 .part v0x5571c5238d00_0, 11, 5;
L_0x5571c524ef30 .part v0x5571c5238d00_0, 16, 5;
L_0x5571c524efd0 .functor MUXZ 5, L_0x5571c524ef30, L_0x5571c524ed10, L_0x5571c51cd080, C4<>;
L_0x5571c524f2f0 .functor MUXZ 5, L_0x5571c524efd0, L_0x7fcb746e9960, L_0x5571c524bb10, C4<>;
L_0x5571c524f6d0 .arith/sum 32, L_0x5571c5251f30, L_0x7fcb746e99a8;
L_0x5571c524f980 .functor MUXZ 32, v0x5571c522bee0_0, v0x5571c5238930_0, L_0x5571c5211b50, C4<>;
L_0x5571c524fb10 .functor MUXZ 32, L_0x5571c524f980, v0x5571c522d9c0_0, L_0x5571c524e550, C4<>;
L_0x5571c524fe50 .functor MUXZ 32, L_0x5571c524fb10, v0x5571c522d170_0, L_0x5571c524e230, C4<>;
L_0x5571c524ffe0 .functor MUXZ 32, L_0x5571c524fe50, L_0x5571c524f6d0, L_0x5571c524f590, C4<>;
L_0x5571c5251f30 .arith/sum 32, v0x5571c522cab0_0, L_0x7fcb746e9ac8;
L_0x5571c5252130 .part v0x5571c5238d00_0, 0, 16;
L_0x5571c52523a0 .concat [ 16 2 0 0], L_0x5571c5252130, L_0x7fcb746e9b10;
L_0x5571c52524e0 .part L_0x5571c52523a0, 0, 16;
L_0x5571c52527b0 .concat [ 2 16 0 0], L_0x7fcb746e9b58, L_0x5571c52524e0;
L_0x5571c52528f0 .part L_0x5571c52527b0, 17, 1;
L_0x5571c5252bd0 .functor MUXZ 14, L_0x7fcb746e9be8, L_0x7fcb746e9ba0, L_0x5571c52528f0, C4<>;
L_0x5571c5252d60 .concat [ 18 14 0 0], L_0x5571c52527b0, L_0x5571c5252bd0;
S_0x5571c520a4a0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x5571c51f8120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5571c522af40_0 .net *"_ivl_10", 15 0, L_0x5571c5251630;  1 drivers
L_0x7fcb746e9a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571c522b040_0 .net/2u *"_ivl_14", 15 0, L_0x7fcb746e9a80;  1 drivers
v0x5571c522b120_0 .net *"_ivl_17", 15 0, L_0x5571c52518a0;  1 drivers
v0x5571c522b1e0_0 .net *"_ivl_5", 0 0, L_0x5571c5250f10;  1 drivers
v0x5571c522b2c0_0 .net *"_ivl_6", 15 0, L_0x5571c5250fb0;  1 drivers
v0x5571c522b3f0_0 .net *"_ivl_9", 15 0, L_0x5571c5251380;  1 drivers
v0x5571c522b4d0_0 .net "addr_rt", 4 0, L_0x5571c5251bd0;  1 drivers
v0x5571c522b5b0_0 .var "b_flag", 0 0;
v0x5571c522b670_0 .net "funct", 5 0, L_0x5571c5250e70;  1 drivers
v0x5571c522b7e0_0 .var "hi", 31 0;
v0x5571c522b8c0_0 .net "instructionword", 31 0, v0x5571c5238d00_0;  alias, 1 drivers
v0x5571c522b9a0_0 .var "lo", 31 0;
v0x5571c522ba80_0 .var "memaddroffset", 31 0;
v0x5571c522bb60_0 .var "multresult", 63 0;
v0x5571c522bc40_0 .net "op1", 31 0, L_0x5571c5250a20;  alias, 1 drivers
v0x5571c522bd20_0 .net "op2", 31 0, L_0x5571c5250b70;  alias, 1 drivers
v0x5571c522be00_0 .net "opcode", 5 0, L_0x5571c5250dd0;  1 drivers
v0x5571c522bee0_0 .var "result", 31 0;
v0x5571c522bfc0_0 .net "shamt", 4 0, L_0x5571c5251ad0;  1 drivers
v0x5571c522c0a0_0 .net/s "sign_op1", 31 0, L_0x5571c5250a20;  alias, 1 drivers
v0x5571c522c160_0 .net/s "sign_op2", 31 0, L_0x5571c5250b70;  alias, 1 drivers
v0x5571c522c200_0 .net "simmediatedata", 31 0, L_0x5571c5251710;  1 drivers
v0x5571c522c2c0_0 .net "simmediatedatas", 31 0, L_0x5571c5251710;  alias, 1 drivers
v0x5571c522c380_0 .net "uimmediatedata", 31 0, L_0x5571c5251990;  1 drivers
v0x5571c522c440_0 .net "unsign_op1", 31 0, L_0x5571c5250a20;  alias, 1 drivers
v0x5571c522c500_0 .net "unsign_op2", 31 0, L_0x5571c5250b70;  alias, 1 drivers
v0x5571c522c610_0 .var "unsigned_result", 31 0;
E_0x5571c515d6f0/0 .event anyedge, v0x5571c522be00_0, v0x5571c522b670_0, v0x5571c522bd20_0, v0x5571c522bfc0_0;
E_0x5571c515d6f0/1 .event anyedge, v0x5571c522bc40_0, v0x5571c522bb60_0, v0x5571c522b4d0_0, v0x5571c522c200_0;
E_0x5571c515d6f0/2 .event anyedge, v0x5571c522c380_0, v0x5571c522c610_0;
E_0x5571c515d6f0 .event/or E_0x5571c515d6f0/0, E_0x5571c515d6f0/1, E_0x5571c515d6f0/2;
L_0x5571c5250dd0 .part v0x5571c5238d00_0, 26, 6;
L_0x5571c5250e70 .part v0x5571c5238d00_0, 0, 6;
L_0x5571c5250f10 .part v0x5571c5238d00_0, 15, 1;
LS_0x5571c5250fb0_0_0 .concat [ 1 1 1 1], L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10;
LS_0x5571c5250fb0_0_4 .concat [ 1 1 1 1], L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10;
LS_0x5571c5250fb0_0_8 .concat [ 1 1 1 1], L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10;
LS_0x5571c5250fb0_0_12 .concat [ 1 1 1 1], L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10, L_0x5571c5250f10;
L_0x5571c5250fb0 .concat [ 4 4 4 4], LS_0x5571c5250fb0_0_0, LS_0x5571c5250fb0_0_4, LS_0x5571c5250fb0_0_8, LS_0x5571c5250fb0_0_12;
L_0x5571c5251380 .part v0x5571c5238d00_0, 0, 16;
L_0x5571c5251630 .concat [ 16 0 0 0], L_0x5571c5251380;
L_0x5571c5251710 .concat [ 16 16 0 0], L_0x5571c5251630, L_0x5571c5250fb0;
L_0x5571c52518a0 .part v0x5571c5238d00_0, 0, 16;
L_0x5571c5251990 .concat [ 16 16 0 0], L_0x5571c52518a0, L_0x7fcb746e9a80;
L_0x5571c5251ad0 .part v0x5571c5238d00_0, 6, 5;
L_0x5571c5251bd0 .part v0x5571c5238d00_0, 16, 5;
S_0x5571c522c840 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x5571c51f8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5571c522c9f0_0 .net "clk", 0 0, v0x5571c5238610_0;  alias, 1 drivers
v0x5571c522cab0_0 .var "curr_addr", 31 0;
v0x5571c522cb90_0 .net "enable", 0 0, L_0x5571c5253220;  alias, 1 drivers
v0x5571c522cc30_0 .net "next_addr", 31 0, v0x5571c5237570_0;  1 drivers
v0x5571c522cd10_0 .net "reset", 0 0, v0x5571c5238e90_0;  alias, 1 drivers
S_0x5571c522cec0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x5571c51f8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5571c522d0a0_0 .net "clk", 0 0, v0x5571c5238610_0;  alias, 1 drivers
v0x5571c522d170_0 .var "data", 31 0;
v0x5571c522d230_0 .net "data_in", 31 0, v0x5571c522b7e0_0;  alias, 1 drivers
v0x5571c522d330_0 .net "data_out", 31 0, v0x5571c522d170_0;  alias, 1 drivers
v0x5571c522d3f0_0 .net "enable", 0 0, L_0x5571c5251ce0;  alias, 1 drivers
v0x5571c522d500_0 .net "reset", 0 0, v0x5571c5238e90_0;  alias, 1 drivers
S_0x5571c522d650 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x5571c51f8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5571c522d8b0_0 .net "clk", 0 0, v0x5571c5238610_0;  alias, 1 drivers
v0x5571c522d9c0_0 .var "data", 31 0;
v0x5571c522daa0_0 .net "data_in", 31 0, v0x5571c522b9a0_0;  alias, 1 drivers
v0x5571c522db70_0 .net "data_out", 31 0, v0x5571c522d9c0_0;  alias, 1 drivers
v0x5571c522dc30_0 .net "enable", 0 0, L_0x5571c5251ce0;  alias, 1 drivers
v0x5571c522dd20_0 .net "reset", 0 0, v0x5571c5238e90_0;  alias, 1 drivers
S_0x5571c522de90 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x5571c51f8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5571c524f770 .functor BUFZ 32, L_0x5571c5250380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571c52507e0 .functor BUFZ 32, L_0x5571c5250600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5571c522ec10_2 .array/port v0x5571c522ec10, 2;
L_0x5571c52508f0 .functor BUFZ 32, v0x5571c522ec10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5571c522e0c0_0 .net *"_ivl_0", 31 0, L_0x5571c5250380;  1 drivers
v0x5571c522e1c0_0 .net *"_ivl_10", 6 0, L_0x5571c52506a0;  1 drivers
L_0x7fcb746e9a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571c522e2a0_0 .net *"_ivl_13", 1 0, L_0x7fcb746e9a38;  1 drivers
v0x5571c522e360_0 .net *"_ivl_2", 6 0, L_0x5571c5250420;  1 drivers
L_0x7fcb746e99f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571c522e440_0 .net *"_ivl_5", 1 0, L_0x7fcb746e99f0;  1 drivers
v0x5571c522e570_0 .net *"_ivl_8", 31 0, L_0x5571c5250600;  1 drivers
v0x5571c522e650_0 .net "r_clk", 0 0, v0x5571c5238610_0;  alias, 1 drivers
v0x5571c522e6f0_0 .net "r_clk_enable", 0 0, v0x5571c52386b0_0;  alias, 1 drivers
v0x5571c522e7b0_0 .net "read_data1", 31 0, L_0x5571c524f770;  alias, 1 drivers
v0x5571c522e890_0 .net "read_data2", 31 0, L_0x5571c52507e0;  alias, 1 drivers
v0x5571c522e970_0 .net "read_reg1", 4 0, L_0x5571c524e9c0;  alias, 1 drivers
v0x5571c522ea50_0 .net "read_reg2", 4 0, L_0x5571c524ec20;  alias, 1 drivers
v0x5571c522eb30_0 .net "register_v0", 31 0, L_0x5571c52508f0;  alias, 1 drivers
v0x5571c522ec10 .array "registers", 0 31, 31 0;
v0x5571c522f1e0_0 .net "reset", 0 0, v0x5571c5238e90_0;  alias, 1 drivers
v0x5571c522f280_0 .net "write_control", 0 0, L_0x5571c524f480;  alias, 1 drivers
v0x5571c522f340_0 .net "write_data", 31 0, L_0x5571c524ffe0;  alias, 1 drivers
v0x5571c522f530_0 .net "write_reg", 4 0, L_0x5571c524f2f0;  alias, 1 drivers
L_0x5571c5250380 .array/port v0x5571c522ec10, L_0x5571c5250420;
L_0x5571c5250420 .concat [ 5 2 0 0], L_0x5571c524e9c0, L_0x7fcb746e99f0;
L_0x5571c5250600 .array/port v0x5571c522ec10, L_0x5571c52506a0;
L_0x5571c52506a0 .concat [ 5 2 0 0], L_0x5571c524ec20, L_0x7fcb746e9a38;
S_0x5571c51e5030 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fcb74735168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571c5238f30_0 .net "clk", 0 0, o0x7fcb74735168;  0 drivers
o0x7fcb74735198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571c5238fd0_0 .net "data_address", 31 0, o0x7fcb74735198;  0 drivers
o0x7fcb747351c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571c52390b0_0 .net "data_read", 0 0, o0x7fcb747351c8;  0 drivers
v0x5571c5239150_0 .var "data_readdata", 31 0;
o0x7fcb74735228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571c5239230_0 .net "data_write", 0 0, o0x7fcb74735228;  0 drivers
o0x7fcb74735258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571c5239340_0 .net "data_writedata", 31 0, o0x7fcb74735258;  0 drivers
S_0x5571c51f7920 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fcb747353a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571c52394e0_0 .net "instr_address", 31 0, o0x7fcb747353a8;  0 drivers
v0x5571c52395e0_0 .var "instr_readdata", 31 0;
    .scope S_0x5571c522de90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571c522ec10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5571c522de90;
T_1 ;
    %wait E_0x5571c513a750;
    %load/vec4 v0x5571c522f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5571c522e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5571c522f280_0;
    %load/vec4 v0x5571c522f530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5571c522f340_0;
    %load/vec4 v0x5571c522f530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571c522ec10, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5571c520a4a0;
T_2 ;
    %wait E_0x5571c515d6f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %load/vec4 v0x5571c522be00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5571c522b670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5571c522c160_0;
    %ix/getv 4, v0x5571c522bfc0_0;
    %shiftl 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5571c522c160_0;
    %ix/getv 4, v0x5571c522bfc0_0;
    %shiftr 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5571c522c160_0;
    %ix/getv 4, v0x5571c522bfc0_0;
    %shiftr/s 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5571c522c160_0;
    %load/vec4 v0x5571c522c440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5571c522c160_0;
    %load/vec4 v0x5571c522c440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5571c522c160_0;
    %load/vec4 v0x5571c522c440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x5571c522c0a0_0;
    %pad/s 64;
    %load/vec4 v0x5571c522c160_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5571c522bb60_0, 0, 64;
    %load/vec4 v0x5571c522bb60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5571c522b7e0_0, 0, 32;
    %load/vec4 v0x5571c522bb60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5571c522b9a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5571c522c440_0;
    %pad/u 64;
    %load/vec4 v0x5571c522c500_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5571c522bb60_0, 0, 64;
    %load/vec4 v0x5571c522bb60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5571c522b7e0_0, 0, 32;
    %load/vec4 v0x5571c522bb60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5571c522b9a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c160_0;
    %mod/s;
    %store/vec4 v0x5571c522b7e0_0, 0, 32;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c160_0;
    %div/s;
    %store/vec4 v0x5571c522b9a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %mod;
    %store/vec4 v0x5571c522b7e0_0, 0, 32;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %div;
    %store/vec4 v0x5571c522b9a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5571c522bc40_0;
    %store/vec4 v0x5571c522b7e0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5571c522bc40_0;
    %store/vec4 v0x5571c522b9a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c160_0;
    %add;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %add;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %sub;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %and;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %or;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %xor;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %or;
    %inv;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5571c522b4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x5571c522c0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x5571c522c0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x5571c522c0a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x5571c522c0a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c160_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522bd20_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5571c522c0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5571c522c0a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c522b5b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c2c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c380_0;
    %and;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c380_0;
    %or;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5571c522c440_0;
    %load/vec4 v0x5571c522c380_0;
    %xor;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5571c522c380_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5571c522c610_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5571c522c0a0_0;
    %load/vec4 v0x5571c522c200_0;
    %add;
    %store/vec4 v0x5571c522ba80_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5571c522c610_0;
    %store/vec4 v0x5571c522bee0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5571c522d650;
T_3 ;
    %wait E_0x5571c513a750;
    %load/vec4 v0x5571c522dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571c522d9c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5571c522dc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5571c522daa0_0;
    %assign/vec4 v0x5571c522d9c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5571c522cec0;
T_4 ;
    %wait E_0x5571c513a750;
    %load/vec4 v0x5571c522d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571c522d170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5571c522d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5571c522d230_0;
    %assign/vec4 v0x5571c522d170_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5571c522c840;
T_5 ;
    %wait E_0x5571c513a750;
    %load/vec4 v0x5571c522cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5571c522cab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5571c522cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5571c522cc30_0;
    %assign/vec4 v0x5571c522cab0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5571c51f8120;
T_6 ;
    %wait E_0x5571c513a750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x5571c5237fd0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5571c5236160_0, v0x5571c5235060_0, v0x5571c5237bb0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5571c52378a0_0, v0x5571c5237a40_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5571c52377d0_0, v0x5571c5237970_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5571c5237c70_0, v0x5571c5238100_0, v0x5571c5237e30_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5571c52374b0_0, v0x5571c5238270_0, v0x5571c52381d0_0, v0x5571c52365c0_0, v0x5571c5235e30_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x5571c5235780_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5571c51f8120;
T_7 ;
    %wait E_0x5571c513a2d0;
    %load/vec4 v0x5571c5235360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5571c5235870_0;
    %load/vec4 v0x5571c52354c0_0;
    %add;
    %store/vec4 v0x5571c5237570_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5571c5236220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5571c5235870_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5571c5236160_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5571c5237570_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5571c52362c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5571c52377d0_0;
    %store/vec4 v0x5571c5237570_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5571c5235870_0;
    %store/vec4 v0x5571c5237570_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5571c51f8120;
T_8 ;
    %wait E_0x5571c513a750;
    %load/vec4 v0x5571c5237fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c52356e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5571c5235780_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5571c52356e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5571c520a870;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c5238610_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5571c5238610_0;
    %inv;
    %store/vec4 v0x5571c5238610_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5571c520a870;
T_10 ;
    %fork t_1, S_0x5571c51f7cf0;
    %jmp t_0;
    .scope S_0x5571c51f7cf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c5238e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571c52386b0_0, 0, 1;
    %wait E_0x5571c513a750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571c5238e90_0, 0, 1;
    %wait E_0x5571c513a750;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5571c52108b0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5571c5238930_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5571c5213bb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571c522a820_0, 0, 5;
    %load/vec4 v0x5571c52108b0_0;
    %store/vec4 v0x5571c522a900_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5571c5210be0_0, 0, 16;
    %load/vec4 v0x5571c5213bb0_0;
    %load/vec4 v0x5571c522a820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571c522a900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571c5210be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571c5211cf0_0, 0, 32;
    %load/vec4 v0x5571c5211cf0_0;
    %store/vec4 v0x5571c5238d00_0, 0, 32;
    %load/vec4 v0x5571c5238930_0;
    %load/vec4 v0x5571c52108b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5571c5238930_0, 0, 32;
    %wait E_0x5571c513a750;
    %delay 2, 0;
    %load/vec4 v0x5571c5238a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5571c5238840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5571c52108b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5571c52108b0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5571c52108b0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5571c5213bb0_0, 0, 6;
    %load/vec4 v0x5571c52108b0_0;
    %store/vec4 v0x5571c522a820_0, 0, 5;
    %load/vec4 v0x5571c52108b0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5571c522a900_0, 0, 5;
    %load/vec4 v0x5571c52108b0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5571c5210be0_0, 0, 16;
    %load/vec4 v0x5571c5213bb0_0;
    %load/vec4 v0x5571c522a820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571c522a900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571c5210be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571c5211cf0_0, 0, 32;
    %load/vec4 v0x5571c5211cf0_0;
    %store/vec4 v0x5571c5238d00_0, 0, 32;
    %wait E_0x5571c513a750;
    %delay 2, 0;
    %load/vec4 v0x5571c52108b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5571c52108b0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5571c52108b0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5571c522a9e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5571c5213bb0_0, 0, 6;
    %load/vec4 v0x5571c52108b0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5571c522a820_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5571c522a900_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5571c5210be0_0, 0, 16;
    %load/vec4 v0x5571c5213bb0_0;
    %load/vec4 v0x5571c522a820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571c522a900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571c5210be0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571c5211cf0_0, 0, 32;
    %load/vec4 v0x5571c5211cf0_0;
    %store/vec4 v0x5571c5238d00_0, 0, 32;
    %wait E_0x5571c513a750;
    %delay 2, 0;
    %load/vec4 v0x5571c52108b0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5571c522aac0_0, 0, 16;
    %load/vec4 v0x5571c522aac0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x5571c522aac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571c5206ec0_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x5571c5206ec0_0 {0 0 0};
    %load/vec4 v0x5571c522a9e0_0;
    %load/vec4 v0x5571c52108b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5571c522a9e0_0, 0, 32;
    %load/vec4 v0x5571c522a9e0_0;
    %load/vec4 v0x5571c5206ec0_0;
    %add;
    %store/vec4 v0x5571c520b5f0_0, 0, 32;
    %load/vec4 v0x5571c5238da0_0;
    %load/vec4 v0x5571c520b5f0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5571c520b5f0_0, v0x5571c5238da0_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x5571c52108b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5571c52108b0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5571c520a870;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
