$date
	Fri Sep 18 22:58:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module coincidence_test $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module d1 $end
$var wire 1 ! SPAD_valid $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 9 & w [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111 &
0%
0$
0#
0"
0!
$end
#5000
1"
#10000
1!
b1111110 &
1#
#15000
b100101111 &
0"
1$
#21000
b101001101 &
1%
#22000
b100011111 &
0$
#24000
0!
b111111 &
0#
#25000
1!
b10110111 &
1"
