Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Mar 30 19:34:59 2015
| Host         : COM1598 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file topv4_timing_summary_routed.rpt -pb topv4_timing_summary_routed.pb
| Design       : topv4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -43.977     -614.284                     14                 8331        0.027        0.000                      0                 8331        3.750        0.000                       0                  3696  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                    ------------       ----------      --------------
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}     30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          
sys_clk_pin                                              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         23.367        0.000                      0                  913        0.089        0.000                      0                  913       13.750        0.000                       0                   458  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.915        0.000                      0                    1        0.287        0.000                      0                    1       29.500        0.000                       0                     1  
sys_clk_pin                                                  -43.977     -614.284                     14                 7162        0.027        0.000                      0                 7162        3.750        0.000                       0                  3237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         58.206        0.000                      0                   18       29.883        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.344        0.000                      0                   98        0.353        0.000                      0                   98  
**async_default**                                      sys_clk_pin                                            sys_clk_pin                                                  5.520        0.000                      0                  139        0.345        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 1.318ns (21.882%)  route 4.705ns (78.118%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 33.459 - 30.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.695     3.883    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X75Y133                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDCE (Prop_fdce_C_Q)         0.419     4.302 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.157     5.460    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X74Y131        LUT6 (Prop_lut6_I0_O)        0.299     5.759 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.555     6.314    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X77Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.438 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.965     7.402    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X79Y128        LUT2 (Prop_lut2_I0_O)        0.150     7.552 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.049     8.602    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.326     8.928 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          0.979     9.906    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X78Y129        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.792    31.792    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.883 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.576    33.459    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y129                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.383    33.842    
                         clock uncertainty           -0.035    33.807    
    SLICE_X78Y129        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.274    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         33.274    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                 23.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.588     1.443    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X81Y128                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDCE (Prop_fdce_C_Q)         0.141     1.584 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.128     1.712    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X78Y128        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.855     1.845    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y128                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.368     1.477    
    SLICE_X78Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.623    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y0  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X78Y130  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X78Y128  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.464ns (47.072%)  route 0.522ns (52.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 62.526 - 60.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.993     2.993    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X72Y130                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.340     3.333 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.522     3.855    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.124     3.979 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     3.979    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X72Y130        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.526    62.526    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X72Y130                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.467    62.993    
                         clock uncertainty           -0.035    62.958    
    SLICE_X72Y130        FDCE (Setup_fdce_C_D)       -0.064    62.894    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.894    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 58.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.942%)  route 0.185ns (54.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.197     1.197    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X72Y130                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.112     1.309 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.185     1.494    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.045     1.539 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.539    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X72Y130        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.404     1.404    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X72Y130                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.207     1.197    
    SLICE_X72Y130        FDCE (Hold_fdce_C_D)         0.055     1.252    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X72Y130  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X72Y130  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X72Y130  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack      -43.977ns,  Total Violation     -614.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -43.977ns  (required time - arrival time)
  Source:                 command_dec/sample_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/clk_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        53.608ns  (logic 35.656ns (66.512%)  route 17.952ns (33.488%))
  Logic Levels:           163  (CARRY4=156 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        1.617     4.975    command_dec/clk100
    SLICE_X45Y109                                                     r  command_dec/sample_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.456     5.431 f  command_dec/sample_rate_reg[3]/Q
                         net (fo=19, routed)          0.439     5.871    sample_rate[3]
    SLICE_X44Y108        LUT1 (Prop_lut1_I0_O)        0.124     5.995 r  state[0]_i_732/O
                         net (fo=1, routed)           0.000     5.995    n_0_state[0]_i_732
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.396 r  state_reg[0]_i_635/CO[3]
                         net (fo=1, routed)           0.000     6.396    n_0_state_reg[0]_i_635
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  state_reg[0]_i_541/CO[3]
                         net (fo=1, routed)           0.000     6.510    n_0_state_reg[0]_i_541
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  state_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000     6.624    n_0_state_reg[0]_i_423
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  state_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000     6.738    n_0_state_reg[0]_i_331
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  state_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.852    n_0_state_reg[0]_i_326
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  state_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     6.966    n_0_state_reg[0]_i_321
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  state_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000     7.080    n_0_state_reg[0]_i_316
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 f  state_reg[0]_i_233/CO[3]
                         net (fo=35, routed)          0.982     8.175    n_0_state_reg[0]_i_233
    SLICE_X47Y107        LUT1 (Prop_lut1_I0_O)        0.429     8.604 r  state[0]_i_727/O
                         net (fo=1, routed)           0.000     8.604    n_0_state[0]_i_727
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.154 r  state_reg[0]_i_630/CO[3]
                         net (fo=1, routed)           0.000     9.154    n_0_state_reg[0]_i_630
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  state_reg[0]_i_536/CO[3]
                         net (fo=1, routed)           0.000     9.268    n_0_state_reg[0]_i_536
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.382 r  state_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000     9.382    n_0_state_reg[0]_i_418
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.496 r  state_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000     9.496    n_0_state_reg[0]_i_311
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  state_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.610    n_0_state_reg[0]_i_228
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  state_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000     9.724    n_0_state_reg[0]_i_223
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  state_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000     9.838    n_0_state_reg[0]_i_218
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  state_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000     9.952    n_0_state_reg[0]_i_217
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.223 r  state_reg[0]_i_139/CO[0]
                         net (fo=35, routed)          0.777    11.001    n_3_state_reg[0]_i_139
    SLICE_X48Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923    11.924 r  state_reg[0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    11.924    n_0_state_reg[0]_i_625
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  state_reg[0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    12.038    n_0_state_reg[0]_i_531
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  state_reg[0]_i_413/CO[3]
                         net (fo=1, routed)           0.000    12.152    n_0_state_reg[0]_i_413
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  state_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    12.266    n_0_state_reg[0]_i_306
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  state_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    12.380    n_0_state_reg[0]_i_212
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  state_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    12.494    n_0_state_reg[0]_i_134
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  state_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    12.608    n_0_state_reg[0]_i_129
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.722 r  state_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.722    n_0_state_reg[0]_i_128
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.993 r  state_reg[0]_i_76/CO[0]
                         net (fo=35, routed)          0.890    13.882    n_3_state_reg[0]_i_76
    SLICE_X49Y108        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    14.711 r  state_reg[0]_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.711    n_0_state_reg[0]_i_620
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.825 r  state_reg[0]_i_526/CO[3]
                         net (fo=1, routed)           0.000    14.825    n_0_state_reg[0]_i_526
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  state_reg[0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.939    n_0_state_reg[0]_i_408
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  state_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    15.053    n_0_state_reg[0]_i_301
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  state_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.167    n_0_state_reg[0]_i_207
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  state_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    15.281    n_0_state_reg[0]_i_123
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.395 r  state_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.395    n_0_state_reg[0]_i_71
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.509 r  state_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    15.509    n_0_state_reg[0]_i_70
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.780 r  state_reg[0]_i_38/CO[0]
                         net (fo=35, routed)          0.942    16.723    n_3_state_reg[0]_i_38
    SLICE_X50Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.567 r  state_reg[0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    17.567    n_0_state_reg[0]_i_619
    SLICE_X50Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  state_reg[0]_i_525/CO[3]
                         net (fo=1, routed)           0.000    17.684    n_0_state_reg[0]_i_525
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  state_reg[0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    17.801    n_0_state_reg[0]_i_407
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  state_reg[0]_i_300/CO[3]
                         net (fo=1, routed)           0.000    17.918    n_0_state_reg[0]_i_300
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.035 r  state_reg[0]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.035    n_0_state_reg[0]_i_206
    SLICE_X50Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.152 r  state_reg[0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    18.152    n_0_state_reg[0]_i_122
    SLICE_X50Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.269 r  state_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    18.269    n_0_state_reg[0]_i_69
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.386 r  state_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.386    n_0_state_reg[0]_i_37
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.640 r  state_reg[0]_i_24/CO[0]
                         net (fo=37, routed)          0.841    19.480    counts_per_sample[12]
    SLICE_X51Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    20.303 r  state_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    20.303    n_0_state_reg[0]_i_693
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.417 r  state_reg[0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.417    n_0_state_reg[0]_i_599
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.531 r  state_reg[0]_i_505/CO[3]
                         net (fo=1, routed)           0.000    20.531    n_0_state_reg[0]_i_505
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.645 r  state_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    20.645    n_0_state_reg[0]_i_387
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.759 r  state_reg[0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    20.759    n_0_state_reg[0]_i_280
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.873 r  state_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    20.873    n_0_state_reg[0]_i_186
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.987 r  state_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    20.987    n_0_state_reg[0]_i_102
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  state_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.101    n_0_state_reg[0]_i_61
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.372 r  state_reg[0]_i_29/CO[0]
                         net (fo=37, routed)          0.968    22.340    counts_per_sample[11]
    SLICE_X52Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.169 r  state_reg[0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    23.169    n_0_state_reg[0]_i_698
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.283 r  state_reg[0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    23.283    n_0_state_reg[0]_i_604
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.397 r  state_reg[0]_i_510/CO[3]
                         net (fo=1, routed)           0.000    23.397    n_0_state_reg[0]_i_510
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.511 r  state_reg[0]_i_392/CO[3]
                         net (fo=1, routed)           0.000    23.511    n_0_state_reg[0]_i_392
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.625 r  state_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    23.625    n_0_state_reg[0]_i_285
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.739 r  state_reg[0]_i_191/CO[3]
                         net (fo=1, routed)           0.000    23.739    n_0_state_reg[0]_i_191
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.853 r  state_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.853    n_0_state_reg[0]_i_107
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.967 r  state_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    23.967    n_0_state_reg[0]_i_63
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.238 r  state_reg[0]_i_30/CO[0]
                         net (fo=37, routed)          1.012    25.251    counts_per_sample[10]
    SLICE_X53Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.080 r  state_reg[0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    26.080    n_0_state_reg[0]_i_703
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.194 r  state_reg[0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.194    n_0_state_reg[0]_i_609
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.308 r  state_reg[0]_i_515/CO[3]
                         net (fo=1, routed)           0.000    26.308    n_0_state_reg[0]_i_515
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.422 r  state_reg[0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.422    n_0_state_reg[0]_i_397
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.536 r  state_reg[0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    26.536    n_0_state_reg[0]_i_290
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.650 r  state_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000    26.650    n_0_state_reg[0]_i_196
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.764 r  state_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    26.764    n_0_state_reg[0]_i_112
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.878 r  state_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    26.878    n_0_state_reg[0]_i_65
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.149 r  state_reg[0]_i_31/CO[0]
                         net (fo=37, routed)          0.802    27.951    counts_per_sample[9]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    28.857 r  state_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    28.857    n_0_state_reg[0]_i_688
    SLICE_X54Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.974 r  state_reg[0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    28.974    n_0_state_reg[0]_i_614
    SLICE_X54Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.091 r  state_reg[0]_i_520/CO[3]
                         net (fo=1, routed)           0.000    29.091    n_0_state_reg[0]_i_520
    SLICE_X54Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.208 r  state_reg[0]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.208    n_0_state_reg[0]_i_402
    SLICE_X54Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.325 r  state_reg[0]_i_295/CO[3]
                         net (fo=1, routed)           0.000    29.325    n_0_state_reg[0]_i_295
    SLICE_X54Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.442 r  state_reg[0]_i_201/CO[3]
                         net (fo=1, routed)           0.000    29.442    n_0_state_reg[0]_i_201
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.559 r  state_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    29.559    n_0_state_reg[0]_i_117
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.676 r  state_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.676    n_0_state_reg[0]_i_67
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.930 r  state_reg[0]_i_32/CO[0]
                         net (fo=37, routed)          0.997    30.927    counts_per_sample[8]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    31.750 r  state_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    31.750    n_0_state_reg[0]_i_683
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.864 r  state_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    31.864    n_0_state_reg[0]_i_594
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.978 r  state_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.978    n_0_state_reg[0]_i_554
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.092 r  state_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    32.092    n_0_state_reg[0]_i_460
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.206 r  state_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.000    32.206    n_0_state_reg[0]_i_342
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.320 r  state_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.320    n_0_state_reg[0]_i_235
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.434 r  state_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000    32.434    n_0_state_reg[0]_i_141
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.548 r  state_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    32.548    n_0_state_reg[0]_i_78
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.819 r  state_reg[0]_i_40/CO[0]
                         net (fo=37, routed)          0.909    33.728    counts_per_sample[7]
    SLICE_X56Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    34.572 r  state_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    34.572    n_0_state_reg[0]_i_678
    SLICE_X56Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.689 r  state_reg[0]_i_589/CO[3]
                         net (fo=1, routed)           0.000    34.689    n_0_state_reg[0]_i_589
    SLICE_X56Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.806 r  state_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    34.806    n_0_state_reg[0]_i_500
    SLICE_X56Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.923 r  state_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    34.923    n_0_state_reg[0]_i_465
    SLICE_X56Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.040 r  state_reg[0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    35.040    n_0_state_reg[0]_i_347
    SLICE_X56Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.157 r  state_reg[0]_i_240/CO[3]
                         net (fo=1, routed)           0.000    35.157    n_0_state_reg[0]_i_240
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.274 r  state_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    35.274    n_0_state_reg[0]_i_146
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.391 r  state_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    35.391    n_0_state_reg[0]_i_80
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.645 r  state_reg[0]_i_41/CO[0]
                         net (fo=37, routed)          0.966    36.610    counts_per_sample[6]
    SLICE_X57Y114        LUT2 (Prop_lut2_I0_O)        0.367    36.977 r  state[0]_i_681/O
                         net (fo=1, routed)           0.000    36.977    n_0_state[0]_i_681
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.527 r  state_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    37.527    n_0_state_reg[0]_i_584
    SLICE_X57Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.641 r  state_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000    37.641    n_0_state_reg[0]_i_495
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.755 r  state_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    37.755    n_0_state_reg[0]_i_382
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.869 r  state_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.000    37.869    n_0_state_reg[0]_i_352
    SLICE_X57Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.983 r  state_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    37.983    n_0_state_reg[0]_i_245
    SLICE_X57Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.097 r  state_reg[0]_i_151/CO[3]
                         net (fo=1, routed)           0.000    38.097    n_0_state_reg[0]_i_151
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.211 r  state_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    38.211    n_0_state_reg[0]_i_82
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.482 r  state_reg[0]_i_42/CO[0]
                         net (fo=37, routed)          1.088    39.570    counts_per_sample[5]
    SLICE_X58Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    40.476 r  state_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    40.476    n_0_state_reg[0]_i_668
    SLICE_X58Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  state_reg[0]_i_579/CO[3]
                         net (fo=1, routed)           0.000    40.593    n_0_state_reg[0]_i_579
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  state_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    40.710    n_0_state_reg[0]_i_490
    SLICE_X58Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  state_reg[0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    40.827    n_0_state_reg[0]_i_377
    SLICE_X58Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  state_reg[0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    40.944    n_0_state_reg[0]_i_275
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  state_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000    41.061    n_0_state_reg[0]_i_250
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.178 r  state_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    41.178    n_0_state_reg[0]_i_156
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  state_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    41.295    n_0_state_reg[0]_i_84
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.549 r  state_reg[0]_i_43/CO[0]
                         net (fo=37, routed)          0.942    42.491    counts_per_sample[4]
    SLICE_X59Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.917    43.408 r  state_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    43.408    n_0_state_reg[0]_i_663
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.522 r  state_reg[0]_i_574/CO[3]
                         net (fo=1, routed)           0.000    43.522    n_0_state_reg[0]_i_574
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.636 r  state_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    43.636    n_0_state_reg[0]_i_485
    SLICE_X59Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.750 r  state_reg[0]_i_372/CO[3]
                         net (fo=1, routed)           0.000    43.750    n_0_state_reg[0]_i_372
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.864 r  state_reg[0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    43.864    n_0_state_reg[0]_i_270
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.978 r  state_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    43.978    n_0_state_reg[0]_i_181
    SLICE_X59Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.092 r  state_reg[0]_i_161/CO[3]
                         net (fo=1, routed)           0.000    44.092    n_0_state_reg[0]_i_161
    SLICE_X59Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.206 r  state_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    44.206    n_0_state_reg[0]_i_86
    SLICE_X59Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.477 r  state_reg[0]_i_48/CO[0]
                         net (fo=37, routed)          1.125    45.602    counts_per_sample[3]
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    46.508 r  state_reg[0]_i_658/CO[3]
                         net (fo=1, routed)           0.000    46.508    n_0_state_reg[0]_i_658
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.625 r  state_reg[0]_i_569/CO[3]
                         net (fo=1, routed)           0.000    46.625    n_0_state_reg[0]_i_569
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.742 r  state_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    46.742    n_0_state_reg[0]_i_480
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.859 r  state_reg[0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    46.859    n_0_state_reg[0]_i_367
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.976 r  state_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.976    n_0_state_reg[0]_i_265
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.093 r  state_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    47.093    n_0_state_reg[0]_i_176
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.210 r  state_reg[0]_i_97/CO[3]
                         net (fo=1, routed)           0.000    47.210    n_0_state_reg[0]_i_97
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.327 r  state_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    47.327    n_0_state_reg[0]_i_88
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.581 r  state_reg[0]_i_49/CO[0]
                         net (fo=37, routed)          1.054    48.635    counts_per_sample[2]
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.917    49.552 r  state_reg[0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    49.552    n_0_state_reg[0]_i_652
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.666 r  state_reg[0]_i_564/CO[3]
                         net (fo=1, routed)           0.000    49.666    n_0_state_reg[0]_i_564
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.780 r  state_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    49.780    n_0_state_reg[0]_i_475
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.894 r  state_reg[0]_i_362/CO[3]
                         net (fo=1, routed)           0.000    49.894    n_0_state_reg[0]_i_362
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.008 r  state_reg[0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    50.008    n_0_state_reg[0]_i_260
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.122 r  state_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    50.122    n_0_state_reg[0]_i_171
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.236 r  state_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    50.236    n_0_state_reg[0]_i_92
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.350 r  state_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.350    n_0_state_reg[0]_i_56
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.621 r  state_reg[0]_i_50/CO[0]
                         net (fo=37, routed)          1.174    51.795    counts_per_sample[1]
    SLICE_X63Y114        LUT2 (Prop_lut2_I0_O)        0.373    52.168 r  state[0]_i_656/O
                         net (fo=1, routed)           0.000    52.168    n_0_state[0]_i_656
    SLICE_X63Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.718 r  state_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    52.718    n_0_state_reg[0]_i_563
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.832 r  state_reg[0]_i_474/CO[3]
                         net (fo=1, routed)           0.000    52.832    n_0_state_reg[0]_i_474
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.946 r  state_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    52.946    n_0_state_reg[0]_i_361
    SLICE_X63Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.060 r  state_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    53.060    n_0_state_reg[0]_i_259
    SLICE_X63Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.174 r  state_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    53.174    n_0_state_reg[0]_i_170
    SLICE_X63Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.288 r  state_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.288    n_0_state_reg[0]_i_91
    SLICE_X63Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  state_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    53.402    n_0_state_reg[0]_i_55
    SLICE_X63Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  state_reg[0]_i_28/CO[3]
                         net (fo=2, routed)           0.464    53.980    counts_per_sample[0]
    SLICE_X64Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.961    54.941 r  state_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.941    n_0_state_reg[0]_i_27
    SLICE_X64Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.055 r  state_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.055    n_0_state_reg[0]_i_26
    SLICE_X64Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.169 r  state_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.169    n_0_state_reg[0]_i_23
    SLICE_X64Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.503 f  state_reg[0]_i_18/O[1]
                         net (fo=7, routed)           0.603    56.106    fsm/clk_counter2[12]
    SLICE_X65Y121        LUT3 (Prop_lut3_I0_O)        0.303    56.409 r  fsm/state[0]_i_17/O
                         net (fo=1, routed)           0.000    56.409    fsm/n_0_state[0]_i_17
    SLICE_X65Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.941 r  fsm/state_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    56.941    fsm/n_0_state_reg[0]_i_7
    SLICE_X65Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    57.169 f  fsm/state_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.455    57.624    fsm/clk_counter1
    SLICE_X67Y123        LUT6 (Prop_lut6_I0_O)        0.313    57.937 r  fsm/clk_counter[12]_i_3/O
                         net (fo=1, routed)           0.149    58.086    fsm/n_0_clk_counter[12]_i_3
    SLICE_X67Y123        LUT5 (Prop_lut5_I0_O)        0.124    58.210 r  fsm/clk_counter[12]_i_1/O
                         net (fo=13, routed)          0.373    58.584    fsm/n_0_clk_counter[12]_i_1
    SLICE_X69Y123        FDCE                                         r  fsm/clk_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        1.481    14.666    fsm/clk100
    SLICE_X69Y123                                                     r  fsm/clk_counter_reg[10]/C
                         clock pessimism              0.181    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X69Y123        FDCE (Setup_fdce_C_CE)      -0.205    14.607    fsm/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -58.584    
  -------------------------------------------------------------------
                         slack                                -43.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.406%)  route 0.214ns (56.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        0.557     1.390    fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X62Y116                                                     r  fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164     1.554 r  fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]/Q
                         net (fo=1, routed)           0.214     1.768    mem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y23         RAMB36E1                                     r  mem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        0.866     1.935    mem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y23                                                      r  mem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.445    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.741    mem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y44   fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X74Y125  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X74Y125  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       58.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.464ns (25.917%)  route 1.326ns (74.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 33.454 - 30.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.993     2.993    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X72Y130                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.340     3.333 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.522     3.855    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.124     3.979 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.805     4.784    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X73Y130        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.792    61.792    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.883 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.571    63.454    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X73Y130                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.454    
                         clock uncertainty           -0.035    63.419    
    SLICE_X73Y130        FDRE (Setup_fdre_C_R)       -0.429    62.990    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.990    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 58.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.883ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.753%)  route 0.389ns (71.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.197    61.197    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X72Y130                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDCE (Prop_fdce_C_Q)         0.112    61.309 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.185    61.494    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y130        LUT1 (Prop_lut1_I0_O)        0.045    61.539 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.204    61.743    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X73Y131        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.960    30.960    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.989 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.854    31.843    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X73Y131                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    31.843    
                         clock uncertainty            0.035    31.878    
    SLICE_X73Y131        FDRE (Hold_fdre_C_R)        -0.018    31.860    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -31.860    
                         arrival time                          61.743    
  -------------------------------------------------------------------
                         slack                                 29.883    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.992ns (16.454%)  route 5.037ns (83.546%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 33.469 - 30.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.092     2.092    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.188 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.695     3.883    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X75Y133                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDCE (Prop_fdce_C_Q)         0.419     4.302 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           1.157     5.460    dbg_hub/inst/U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X74Y131        LUT6 (Prop_lut6_I0_O)        0.299     5.759 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           1.433     7.192    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X75Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.316 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.601     7.917    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X77Y135        LUT2 (Prop_lut2_I0_O)        0.150     8.067 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.846     9.912    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y130        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.792    31.792    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.883 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.586    33.469    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X82Y130                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.383    33.852    
                         clock uncertainty           -0.035    33.817    
    SLICE_X82Y130        FDPE (Recov_fdpe_C_PRE)     -0.561    33.256    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.256    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 23.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.855 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.590     1.445    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X83Y126                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.129     1.715    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X83Y125        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.960     0.960    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.989 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.858     1.847    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X83Y125                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.390     1.457    
    SLICE_X83Y125        FDPE (Remov_fdpe_C_PRE)     -0.095     1.362    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.670ns (17.435%)  route 3.173ns (82.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        1.702     5.060    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y138                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDRE (Prop_fdre_C_Q)         0.518     5.578 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         1.607     7.185    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X77Y135        LUT2 (Prop_lut2_I1_O)        0.152     7.337 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.566     8.903    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X82Y128        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        1.582    14.767    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y128                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.252    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X82Y128        FDPE (Recov_fdpe_C_PRE)     -0.561    14.423    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        0.584     1.417    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDPE (Prop_fdpe_C_Q)         0.164     1.581 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.710    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X80Y122        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=3236, routed)        0.855     1.924    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X80Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.491     1.432    
    SLICE_X80Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.365    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.345    





