Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1
design__instance_unmapped__count,0
synthesis__check_error__count,207
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1497
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.008508886210620403
power__switching__total,0.004561895038932562
power__leakage__total,2.946488564248284e-07
power__total,0.013071075081825256
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.125626
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.305973
timing__hold__ws__corner:nom_tt_025C_1v80,0.160911
timing__setup__ws__corner:nom_tt_025C_1v80,10.655089
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.160911
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.240107
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1497
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.348745
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.53812
timing__hold__ws__corner:nom_ss_100C_1v60,0.589919
timing__setup__ws__corner:nom_ss_100C_1v60,5.398284
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.589919
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.590506
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1497
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.037189
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.213541
timing__hold__ws__corner:nom_ff_n40C_1v95,0.01295
timing__setup__ws__corner:nom_ff_n40C_1v95,11.228423
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.01295
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.480738
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1497
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.104981
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.282821
timing__hold__ws__corner:min_tt_025C_1v80,0.158937
timing__setup__ws__corner:min_tt_025C_1v80,10.79194
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.158937
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.502136
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1497
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.309042
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.496177
timing__hold__ws__corner:min_ss_100C_1v60,0.586513
timing__setup__ws__corner:min_ss_100C_1v60,5.661157
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.586513
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.081184
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1497
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.023914
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.198
timing__hold__ws__corner:min_ff_n40C_1v95,0.011521
timing__setup__ws__corner:min_ff_n40C_1v95,11.205741
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.011521
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.650223
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1497
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.149184
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.336175
timing__hold__ws__corner:max_tt_025C_1v80,0.162761
timing__setup__ws__corner:max_tt_025C_1v80,10.593278
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.162761
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.982908
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1497
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.386872
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.582649
timing__hold__ws__corner:max_ss_100C_1v60,0.592917
timing__setup__ws__corner:max_ss_100C_1v60,5.28307
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.592917
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.111506
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1497
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.055486
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.234826
timing__hold__ws__corner:max_ff_n40C_1v95,0.014342
timing__setup__ws__corner:max_ff_n40C_1v95,11.256049
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.014342
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.315899
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1497
design__max_cap_violation__count,0
clock__skew__worst_hold,-2.023914
clock__skew__worst_setup,0.198
timing__hold__ws,0.011521
timing__setup__ws,5.28307
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.011521
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.111506
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__area,581705
design__instance__count__stdcell,0
design__instance__area__stdcell,0
design__instance__count__macros,1
design__instance__area__macros,581705
design__instance__utilization,0.0571758
design__instance__utilization__stdcell,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23719.4
design__violations,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,637
route__net__special,8
route__drc_errors__iter:1,72
route__wirelength__iter:1,23325
route__drc_errors__iter:2,6
route__wirelength__iter:2,23340
route__drc_errors__iter:3,4
route__wirelength__iter:3,23348
route__drc_errors__iter:4,0
route__wirelength__iter:4,23349
route__drc_errors,0
route__wirelength,23349
route__vias,312
route__vias__singlecut,312
route__vias__multicut,0
design__disconnected_pin__count,537
design__critical_disconnected_pin__count,0
route__wirelength__max,737.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,324
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,324
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,324
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,324
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,324
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,324
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,324
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,324
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,324
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,324
timing__unannotated_net_filtered__count,0
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
