// Seed: 3534383547
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2
);
  wire id_4;
  assign id_0 = 1;
  wire id_5, id_6;
  id_7(
      .id_0(1)
  );
  tri id_8, id_9;
  assign id_0 = id_8;
  assign id_0 = id_5 - id_6;
  assign id_8 = 1;
  tri0 id_10 = 1;
  wire id_11, id_12, id_13;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1
    , id_18,
    input wand id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8,
    output tri id_9,
    output wand id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri0 id_15
    , id_19,
    output uwire id_16
);
  module_0(
      id_0, id_13, id_6
  );
  assign id_18 = id_18;
  assign id_10 = 1;
  xnor (id_1, id_7, id_19, id_18, id_15, id_11, id_4, id_5, id_3, id_13, id_2, id_14);
  assign id_0 = id_5;
  wire id_20 = id_20;
endmodule
