Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Wed Nov  6 20:46:52 2024
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: tb__dut__sram_weight_read_data[26]
              (input port clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_weight_read_data[26] (in)               0.0981     0.7561 r
  U5902/Z (BUF_X4)                                      0.2001     0.9561 r
  U6945/ZN (XNOR2_X2)                                   0.2780     1.2341 r
  U6944/ZN (XNOR2_X2)                                   0.3431     1.5772 r
  U1663/ZN (NAND2_X2)                                   0.0801     1.6573 f
  U2758/ZN (NAND2_X2)                                   0.1354     1.7927 r
  U2771/ZN (NAND4_X2)                                   0.0761     1.8688 f
  U6973/ZN (NAND2_X2)                                   0.0911     1.9600 r
  U9748/ZN (NAND2_X2)                                   0.0685     2.0285 f
  U9747/ZN (NAND2_X4)                                   0.1414     2.1699 r
  U1455/ZN (NAND2_X2)                                   0.1109     2.2808 f
  U7621/ZN (NAND3_X2)                                   0.1920     2.4727 r
  U8451/ZN (INV_X4)                                     0.0603     2.5331 f
  U5007/ZN (INV_X8)                                     0.1019     2.6350 r
  U6340/ZN (NAND2_X4)                                   0.0736     2.7086 f
  U4877/ZN (INV_X8)                                     0.1508     2.8594 r
  U6326/ZN (NAND2_X2)                                   0.1022     2.9616 f
  U6325/ZN (NAND3_X2)                                   0.1842     3.1457 r
  U1802/ZN (OAI21_X2)                                   0.0904     3.2362 f
  U4731/ZN (NOR2_X2)                                    0.1597     3.3959 r
  U876/ZN (NAND2_X2)                                    0.0853     3.4812 f
  U1750/ZN (NAND3_X2)                                   0.1924     3.6736 r
  U8094/ZN (NAND2_X2)                                   0.1094     3.7830 f
  U569/ZN (NAND2_X4)                                    0.1456     3.9286 r
  U1755/ZN (INV_X4)                                     0.0360     3.9647 f
  U1897/ZN (NAND2_X2)                                   0.0821     4.0467 r
  U1896/ZN (NAND3_X2)                                   0.0768     4.1236 f
  U4448/ZN (NAND2_X1)                                   0.1236     4.2472 r
  U7147/ZN (NAND2_X2)                                   0.0808     4.3281 f
  U6236/ZN (NAND2_X2)                                   0.1314     4.4595 r
  U6643/ZN (NOR2_X2)                                    0.0556     4.5150 f
  U10083/ZN (NOR2_X2)                                   0.1169     4.6320 r
  U8167/ZN (NAND3_X2)                                   0.1049     4.7369 f
  U9926/ZN (NAND2_X2)                                   0.0979     4.8347 r
  U7800/ZN (NAND3_X2)                                   0.0858     4.9206 f
  U7799/ZN (NAND3_X2)                                   0.1509     5.0715 r
  U10211/ZN (NAND3_X4)                                  0.1885     5.2600 f
  U625/ZN (NAND2_X2)                                    0.2010     5.4610 r
  U6378/ZN (NAND3_X2)                                   0.0789     5.5399 f
  U6377/ZN (NAND3_X2)                                   0.2061     5.7460 r
  U6373/ZN (XNOR2_X2)                                   0.3169     6.0629 r
  U6471/ZN (NAND2_X2)                                   0.1035     6.1664 f
  U2846/ZN (INV_X4)                                     0.0755     6.2419 r
  U7413/ZN (NAND3_X2)                                   0.0676     6.3095 f
  U8055/ZN (NOR2_X2)                                    0.1726     6.4820 r
  U6560/ZN (NOR2_X2)                                    0.0696     6.5517 f
  U996/ZN (NAND3_X2)                                    0.1988     6.7505 r
  U7461/ZN (NAND2_X2)                                   0.1479     6.8984 f
  U7460/ZN (INV_X16)                                    0.1775     7.0759 r
  U1333/ZN (NAND2_X4)                                   0.0676     7.1434 f
  U6700/ZN (NAND4_X2)                                   0.2439     7.3873 r
  U7757/ZN (NAND2_X2)                                   0.0817     7.4690 f
  U6820/ZN (NAND4_X2)                                   0.2908     7.7598 r
  U7836/ZN (NAND2_X2)                                   0.0798     7.8395 f
  U7834/ZN (NAND2_X2)                                   0.1121     7.9517 r
  U7833/ZN (INV_X4)                                     0.0445     7.9962 f
  U7826/ZN (NAND3_X2)                                   0.0947     8.0908 r
  U10305/ZN (NAND4_X2)                                  0.1393     8.2301 f
  U2686/ZN (INV_X4)                                     0.0754     8.3056 r
  U6664/ZN (NAND4_X2)                                   0.0636     8.3692 f
  U10269/ZN (INV_X4)                                    0.0826     8.4518 r
  U939/ZN (NAND4_X4)                                    0.1226     8.5744 f
  U8367/ZN (NAND3_X2)                                   0.1979     8.7723 r
  U8370/ZN (NAND3_X2)                                   0.1170     8.8893 f
  U9956/ZN (INV_X8)                                     0.2043     9.0935 r
  U1429/ZN (NAND3_X2)                                   0.1197     9.2133 f
  U13018/ZN (NAND2_X4)                                  0.2530     9.4663 r
  dut__tb__sram_result_write_data[21] (out)             0.0000     9.4663 r
  data arrival time                                                9.4663

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  clock uncertainty                                    -0.0500     9.9500
  output external delay                                -0.5660     9.3840
  data required time                                               9.3840
  --------------------------------------------------------------------------
  data required time                                               9.3840
  data arrival time                                               -9.4663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0823


1
