// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RoCCShim(
  input         clock,
                reset,
                io_core_dis_rocc_vals_0,
  input  [6:0]  io_core_dis_uops_0_uopc,
  input  [31:0] io_core_dis_uops_0_inst,
                io_core_dis_uops_0_debug_inst,
  input         io_core_dis_uops_0_is_rvc,
  input  [39:0] io_core_dis_uops_0_debug_pc,
  input  [2:0]  io_core_dis_uops_0_iq_type,
  input  [9:0]  io_core_dis_uops_0_fu_code,
  input  [3:0]  io_core_dis_uops_0_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_0_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_0_ctrl_op2_sel,
                io_core_dis_uops_0_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_0_ctrl_op_fcn,
  input         io_core_dis_uops_0_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_0_ctrl_csr_cmd,
  input         io_core_dis_uops_0_ctrl_is_load,
                io_core_dis_uops_0_ctrl_is_sta,
                io_core_dis_uops_0_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_0_iw_state,
  input         io_core_dis_uops_0_iw_p1_poisoned,
                io_core_dis_uops_0_iw_p2_poisoned,
                io_core_dis_uops_0_is_br,
                io_core_dis_uops_0_is_jalr,
                io_core_dis_uops_0_is_jal,
                io_core_dis_uops_0_is_sfb,
  input  [7:0]  io_core_dis_uops_0_br_mask,
  input  [2:0]  io_core_dis_uops_0_br_tag,
  input  [3:0]  io_core_dis_uops_0_ftq_idx,
  input         io_core_dis_uops_0_edge_inst,
  input  [5:0]  io_core_dis_uops_0_pc_lob,
  input         io_core_dis_uops_0_taken,
  input  [19:0] io_core_dis_uops_0_imm_packed,
  input  [11:0] io_core_dis_uops_0_csr_addr,
  input  [4:0]  io_core_dis_uops_0_rob_idx,
  input  [2:0]  io_core_dis_uops_0_ldq_idx,
                io_core_dis_uops_0_stq_idx,
  input  [1:0]  io_core_dis_uops_0_rxq_idx,
  input  [5:0]  io_core_dis_uops_0_pdst,
                io_core_dis_uops_0_prs1,
                io_core_dis_uops_0_prs2,
                io_core_dis_uops_0_prs3,
  input         io_core_dis_uops_0_prs1_busy,
                io_core_dis_uops_0_prs2_busy,
                io_core_dis_uops_0_prs3_busy,
  input  [5:0]  io_core_dis_uops_0_stale_pdst,
  input         io_core_dis_uops_0_exception,
  input  [63:0] io_core_dis_uops_0_exc_cause,
  input         io_core_dis_uops_0_bypassable,
  input  [4:0]  io_core_dis_uops_0_mem_cmd,
  input  [1:0]  io_core_dis_uops_0_mem_size,
  input         io_core_dis_uops_0_mem_signed,
                io_core_dis_uops_0_is_fence,
                io_core_dis_uops_0_is_fencei,
                io_core_dis_uops_0_is_amo,
                io_core_dis_uops_0_uses_ldq,
                io_core_dis_uops_0_uses_stq,
                io_core_dis_uops_0_is_sys_pc2epc,
                io_core_dis_uops_0_is_unique,
                io_core_dis_uops_0_flush_on_commit,
                io_core_dis_uops_0_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_0_ldst,
                io_core_dis_uops_0_lrs1,
                io_core_dis_uops_0_lrs2,
                io_core_dis_uops_0_lrs3,
  input         io_core_dis_uops_0_ldst_val,
  input  [1:0]  io_core_dis_uops_0_dst_rtype,
                io_core_dis_uops_0_lrs1_rtype,
                io_core_dis_uops_0_lrs2_rtype,
  input         io_core_dis_uops_0_frs3_en,
                io_core_dis_uops_0_fp_val,
                io_core_dis_uops_0_fp_single,
                io_core_dis_uops_0_xcpt_pf_if,
                io_core_dis_uops_0_xcpt_ae_if,
                io_core_dis_uops_0_xcpt_ma_if,
                io_core_dis_uops_0_bp_debug_if,
                io_core_dis_uops_0_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_0_debug_fsrc,
                io_core_dis_uops_0_debug_tsrc,
  input  [4:0]  io_core_rob_pnr_idx,
                io_core_rob_head_idx,
  input         io_core_rocc_cmd_ready,
                io_core_rocc_resp_valid,
  input  [4:0]  io_core_rocc_resp_bits_rd,
  input  [63:0] io_core_rocc_resp_bits_data,
  input         io_req_valid,
  input  [7:0]  io_req_bits_uop_br_mask,
  input  [4:0]  io_req_bits_uop_rob_idx,
  input  [1:0]  io_req_bits_uop_rxq_idx,
  input  [5:0]  io_req_bits_uop_pdst,
  input  [63:0] io_req_bits_rs1_data,
                io_req_bits_rs2_data,
  input         io_resp_ready,
  input  [7:0]  io_brupdate_b1_resolve_mask,
                io_brupdate_b1_mispredict_mask,
  input  [1:0]  io_brupdate_b2_uop_rxq_idx,
  input         io_brupdate_b2_mispredict,
                io_status_debug,
                io_status_cease,
                io_status_wfi,
  input  [1:0]  io_status_dprv,
                io_status_prv,
  input         io_status_tsr,
                io_status_tw,
                io_status_tvm,
                io_status_mxr,
                io_status_sum,
                io_status_mprv,
  input  [1:0]  io_status_fs,
                io_status_mpp,
  input         io_status_spp,
                io_status_mpie,
                io_status_spie,
                io_status_mie,
                io_status_sie,
                io_exception,
  output        io_core_rxq_full,
                io_core_rxq_empty,
  output [1:0]  io_core_rxq_idx_0,
  output        io_core_rocc_cmd_valid,
  output [6:0]  io_core_rocc_cmd_bits_inst_funct,
  output [4:0]  io_core_rocc_cmd_bits_inst_rs2,
                io_core_rocc_cmd_bits_inst_rs1,
  output        io_core_rocc_cmd_bits_inst_xd,
                io_core_rocc_cmd_bits_inst_xs1,
                io_core_rocc_cmd_bits_inst_xs2,
  output [4:0]  io_core_rocc_cmd_bits_inst_rd,
  output [6:0]  io_core_rocc_cmd_bits_inst_opcode,
  output [63:0] io_core_rocc_cmd_bits_rs1,
                io_core_rocc_cmd_bits_rs2,
  output        io_core_rocc_cmd_bits_status_debug,
                io_core_rocc_cmd_bits_status_cease,
                io_core_rocc_cmd_bits_status_wfi,
  output [1:0]  io_core_rocc_cmd_bits_status_dprv,
                io_core_rocc_cmd_bits_status_prv,
  output        io_core_rocc_cmd_bits_status_tsr,
                io_core_rocc_cmd_bits_status_tw,
                io_core_rocc_cmd_bits_status_tvm,
                io_core_rocc_cmd_bits_status_mxr,
                io_core_rocc_cmd_bits_status_sum,
                io_core_rocc_cmd_bits_status_mprv,
  output [1:0]  io_core_rocc_cmd_bits_status_fs,
                io_core_rocc_cmd_bits_status_mpp,
  output        io_core_rocc_cmd_bits_status_spp,
                io_core_rocc_cmd_bits_status_mpie,
                io_core_rocc_cmd_bits_status_spie,
                io_core_rocc_cmd_bits_status_mie,
                io_core_rocc_cmd_bits_status_sie,
                io_core_rocc_resp_ready,
                io_resp_valid,
  output [4:0]  io_resp_bits_uop_rob_idx,
  output [5:0]  io_resp_bits_uop_pdst,
  output        io_resp_bits_uop_is_amo,
                io_resp_bits_uop_uses_stq,
  output [1:0]  io_resp_bits_uop_dst_rtype,
  output [63:0] io_resp_bits_data
);

  wire             _rcq_io_enq_ready;	// @[rocc.scala:78:29]
  wire             _rcq_io_deq_valid;	// @[rocc.scala:78:29]
  wire [5:0]       _rcq_io_deq_bits_ldst;	// @[rocc.scala:78:29]
  wire [1:0]       _rcq_io_deq_bits_dst_rtype;	// @[rocc.scala:78:29]
  reg              rxq_val_0;	// @[rocc.scala:69:26]
  reg              rxq_val_1;	// @[rocc.scala:69:26]
  reg              rxq_val_2;	// @[rocc.scala:69:26]
  reg              rxq_val_3;	// @[rocc.scala:69:26]
  reg              rxq_op_val_0;	// @[rocc.scala:70:26]
  reg              rxq_op_val_1;	// @[rocc.scala:70:26]
  reg              rxq_op_val_2;	// @[rocc.scala:70:26]
  reg              rxq_op_val_3;	// @[rocc.scala:70:26]
  reg              rxq_committed_0;	// @[rocc.scala:71:26]
  reg              rxq_committed_1;	// @[rocc.scala:71:26]
  reg              rxq_committed_2;	// @[rocc.scala:71:26]
  reg              rxq_committed_3;	// @[rocc.scala:71:26]
  reg  [6:0]       rxq_uop_0_uopc;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_0_inst;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_0_debug_inst;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_rvc;	// @[rocc.scala:72:26]
  reg  [39:0]      rxq_uop_0_debug_pc;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_iq_type;	// @[rocc.scala:72:26]
  reg  [9:0]       rxq_uop_0_fu_code;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_0_ctrl_br_type;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_ctrl_op1_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_ctrl_op2_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_ctrl_imm_sel;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_0_ctrl_op_fcn;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ctrl_fcn_dw;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_ctrl_csr_cmd;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ctrl_is_load;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ctrl_is_sta;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ctrl_is_std;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_iw_state;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_iw_p1_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_iw_p2_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_br;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_jalr;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_jal;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_sfb;	// @[rocc.scala:72:26]
  reg  [7:0]       rxq_uop_0_br_mask;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_br_tag;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_0_ftq_idx;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_edge_inst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_pc_lob;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_taken;	// @[rocc.scala:72:26]
  reg  [19:0]      rxq_uop_0_imm_packed;	// @[rocc.scala:72:26]
  reg  [11:0]      rxq_uop_0_csr_addr;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_0_rob_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_ldq_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_0_stq_idx;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_rxq_idx;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_pdst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_prs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_prs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_prs3;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_0_ppred;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_prs1_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_prs2_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_prs3_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ppred_busy;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_stale_pdst;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_exception;	// @[rocc.scala:72:26]
  reg  [63:0]      rxq_uop_0_exc_cause;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_bypassable;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_0_mem_cmd;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_mem_size;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_mem_signed;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_fence;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_fencei;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_amo;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_uses_ldq;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_uses_stq;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_sys_pc2epc;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_is_unique;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_flush_on_commit;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ldst_is_rs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_ldst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_lrs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_lrs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_0_lrs3;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_ldst_val;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_dst_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_lrs1_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_lrs2_rtype;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_frs3_en;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_fp_val;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_fp_single;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_xcpt_pf_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_xcpt_ae_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_xcpt_ma_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_bp_debug_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_0_bp_xcpt_if;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_debug_fsrc;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_0_debug_tsrc;	// @[rocc.scala:72:26]
  reg  [6:0]       rxq_uop_1_uopc;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_1_inst;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_1_debug_inst;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_rvc;	// @[rocc.scala:72:26]
  reg  [39:0]      rxq_uop_1_debug_pc;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_iq_type;	// @[rocc.scala:72:26]
  reg  [9:0]       rxq_uop_1_fu_code;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_1_ctrl_br_type;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_ctrl_op1_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_ctrl_op2_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_ctrl_imm_sel;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_1_ctrl_op_fcn;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ctrl_fcn_dw;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_ctrl_csr_cmd;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ctrl_is_load;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ctrl_is_sta;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ctrl_is_std;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_iw_state;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_iw_p1_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_iw_p2_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_br;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_jalr;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_jal;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_sfb;	// @[rocc.scala:72:26]
  reg  [7:0]       rxq_uop_1_br_mask;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_br_tag;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_1_ftq_idx;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_edge_inst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_pc_lob;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_taken;	// @[rocc.scala:72:26]
  reg  [19:0]      rxq_uop_1_imm_packed;	// @[rocc.scala:72:26]
  reg  [11:0]      rxq_uop_1_csr_addr;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_1_rob_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_ldq_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_1_stq_idx;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_rxq_idx;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_pdst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_prs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_prs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_prs3;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_1_ppred;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_prs1_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_prs2_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_prs3_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ppred_busy;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_stale_pdst;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_exception;	// @[rocc.scala:72:26]
  reg  [63:0]      rxq_uop_1_exc_cause;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_bypassable;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_1_mem_cmd;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_mem_size;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_mem_signed;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_fence;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_fencei;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_amo;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_uses_ldq;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_uses_stq;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_sys_pc2epc;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_is_unique;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_flush_on_commit;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ldst_is_rs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_ldst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_lrs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_lrs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_1_lrs3;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_ldst_val;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_dst_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_lrs1_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_lrs2_rtype;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_frs3_en;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_fp_val;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_fp_single;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_xcpt_pf_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_xcpt_ae_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_xcpt_ma_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_bp_debug_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_1_bp_xcpt_if;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_debug_fsrc;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_1_debug_tsrc;	// @[rocc.scala:72:26]
  reg  [6:0]       rxq_uop_2_uopc;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_2_inst;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_2_debug_inst;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_rvc;	// @[rocc.scala:72:26]
  reg  [39:0]      rxq_uop_2_debug_pc;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_iq_type;	// @[rocc.scala:72:26]
  reg  [9:0]       rxq_uop_2_fu_code;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_2_ctrl_br_type;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_ctrl_op1_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_ctrl_op2_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_ctrl_imm_sel;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_2_ctrl_op_fcn;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ctrl_fcn_dw;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_ctrl_csr_cmd;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ctrl_is_load;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ctrl_is_sta;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ctrl_is_std;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_iw_state;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_iw_p1_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_iw_p2_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_br;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_jalr;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_jal;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_sfb;	// @[rocc.scala:72:26]
  reg  [7:0]       rxq_uop_2_br_mask;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_br_tag;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_2_ftq_idx;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_edge_inst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_pc_lob;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_taken;	// @[rocc.scala:72:26]
  reg  [19:0]      rxq_uop_2_imm_packed;	// @[rocc.scala:72:26]
  reg  [11:0]      rxq_uop_2_csr_addr;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_2_rob_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_ldq_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_2_stq_idx;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_rxq_idx;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_pdst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_prs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_prs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_prs3;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_2_ppred;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_prs1_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_prs2_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_prs3_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ppred_busy;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_stale_pdst;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_exception;	// @[rocc.scala:72:26]
  reg  [63:0]      rxq_uop_2_exc_cause;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_bypassable;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_2_mem_cmd;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_mem_size;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_mem_signed;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_fence;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_fencei;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_amo;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_uses_ldq;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_uses_stq;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_sys_pc2epc;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_is_unique;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_flush_on_commit;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ldst_is_rs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_ldst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_lrs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_lrs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_2_lrs3;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_ldst_val;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_dst_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_lrs1_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_lrs2_rtype;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_frs3_en;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_fp_val;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_fp_single;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_xcpt_pf_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_xcpt_ae_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_xcpt_ma_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_bp_debug_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_2_bp_xcpt_if;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_debug_fsrc;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_2_debug_tsrc;	// @[rocc.scala:72:26]
  reg  [6:0]       rxq_uop_3_uopc;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_3_inst;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_uop_3_debug_inst;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_rvc;	// @[rocc.scala:72:26]
  reg  [39:0]      rxq_uop_3_debug_pc;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_iq_type;	// @[rocc.scala:72:26]
  reg  [9:0]       rxq_uop_3_fu_code;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_3_ctrl_br_type;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_ctrl_op1_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_ctrl_op2_sel;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_ctrl_imm_sel;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_3_ctrl_op_fcn;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ctrl_fcn_dw;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_ctrl_csr_cmd;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ctrl_is_load;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ctrl_is_sta;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ctrl_is_std;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_iw_state;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_iw_p1_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_iw_p2_poisoned;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_br;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_jalr;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_jal;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_sfb;	// @[rocc.scala:72:26]
  reg  [7:0]       rxq_uop_3_br_mask;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_br_tag;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_3_ftq_idx;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_edge_inst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_pc_lob;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_taken;	// @[rocc.scala:72:26]
  reg  [19:0]      rxq_uop_3_imm_packed;	// @[rocc.scala:72:26]
  reg  [11:0]      rxq_uop_3_csr_addr;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_3_rob_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_ldq_idx;	// @[rocc.scala:72:26]
  reg  [2:0]       rxq_uop_3_stq_idx;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_rxq_idx;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_pdst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_prs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_prs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_prs3;	// @[rocc.scala:72:26]
  reg  [3:0]       rxq_uop_3_ppred;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_prs1_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_prs2_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_prs3_busy;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ppred_busy;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_stale_pdst;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_exception;	// @[rocc.scala:72:26]
  reg  [63:0]      rxq_uop_3_exc_cause;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_bypassable;	// @[rocc.scala:72:26]
  reg  [4:0]       rxq_uop_3_mem_cmd;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_mem_size;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_mem_signed;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_fence;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_fencei;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_amo;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_uses_ldq;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_uses_stq;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_sys_pc2epc;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_is_unique;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_flush_on_commit;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ldst_is_rs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_ldst;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_lrs1;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_lrs2;	// @[rocc.scala:72:26]
  reg  [5:0]       rxq_uop_3_lrs3;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_ldst_val;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_dst_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_lrs1_rtype;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_lrs2_rtype;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_frs3_en;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_fp_val;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_fp_single;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_xcpt_pf_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_xcpt_ae_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_xcpt_ma_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_bp_debug_if;	// @[rocc.scala:72:26]
  reg              rxq_uop_3_bp_xcpt_if;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_debug_fsrc;	// @[rocc.scala:72:26]
  reg  [1:0]       rxq_uop_3_debug_tsrc;	// @[rocc.scala:72:26]
  reg  [31:0]      rxq_inst_0;	// @[rocc.scala:73:26]
  reg  [31:0]      rxq_inst_1;	// @[rocc.scala:73:26]
  reg  [31:0]      rxq_inst_2;	// @[rocc.scala:73:26]
  reg  [31:0]      rxq_inst_3;	// @[rocc.scala:73:26]
  reg  [63:0]      rxq_rs1_0;	// @[rocc.scala:74:26]
  reg  [63:0]      rxq_rs1_1;	// @[rocc.scala:74:26]
  reg  [63:0]      rxq_rs1_2;	// @[rocc.scala:74:26]
  reg  [63:0]      rxq_rs1_3;	// @[rocc.scala:74:26]
  reg  [63:0]      rxq_rs2_0;	// @[rocc.scala:75:26]
  reg  [63:0]      rxq_rs2_1;	// @[rocc.scala:75:26]
  reg  [63:0]      rxq_rs2_2;	// @[rocc.scala:75:26]
  reg  [63:0]      rxq_rs2_3;	// @[rocc.scala:75:26]
  reg  [1:0]       rxq_head;	// @[rocc.scala:81:29]
  reg  [1:0]       rxq_com_head;	// @[rocc.scala:83:29]
  reg  [1:0]       rxq_tail;	// @[rocc.scala:84:29]
  wire [1:0]       _rxq_tail_T_2 = rxq_tail + 2'h1;	// @[rocc.scala:84:29, :105:29, util.scala:203:14]
  reg              REG;	// @[rocc.scala:115:34]
  wire             _T_11 = io_req_valid & (io_brupdate_b1_mispredict_mask & io_req_bits_uop_br_mask) == 8'h0 & ~io_exception & ~REG;	// @[rocc.scala:115:{9,23,26,34}, util.scala:118:{51,59}]
  wire [3:0][4:0]  _GEN = {{rxq_uop_3_rob_idx}, {rxq_uop_2_rob_idx}, {rxq_uop_1_rob_idx}, {rxq_uop_0_rob_idx}};	// @[rocc.scala:72:26, :117:36]
  wire             _GEN_0 = _T_11 & ~reset;	// @[rocc.scala:115:23, :119:11]
  wire [3:0]       _GEN_1 = {{rxq_val_3}, {rxq_val_2}, {rxq_val_1}, {rxq_val_0}};	// @[rocc.scala:69:26, :119:11]
  wire             _GEN_2 = _GEN_1[io_req_bits_uop_rxq_idx];	// @[rocc.scala:119:11]
  wire [3:0][6:0]  _GEN_3 = {{rxq_uop_3_uopc}, {rxq_uop_2_uopc}, {rxq_uop_1_uopc}, {rxq_uop_0_uopc}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][31:0] _GEN_4 = {{rxq_uop_3_inst}, {rxq_uop_2_inst}, {rxq_uop_1_inst}, {rxq_uop_0_inst}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][31:0] _GEN_5 = {{rxq_uop_3_debug_inst}, {rxq_uop_2_debug_inst}, {rxq_uop_1_debug_inst}, {rxq_uop_0_debug_inst}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_6 = {{rxq_uop_3_is_rvc}, {rxq_uop_2_is_rvc}, {rxq_uop_1_is_rvc}, {rxq_uop_0_is_rvc}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][39:0] _GEN_7 = {{rxq_uop_3_debug_pc}, {rxq_uop_2_debug_pc}, {rxq_uop_1_debug_pc}, {rxq_uop_0_debug_pc}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_8 = {{rxq_uop_3_iq_type}, {rxq_uop_2_iq_type}, {rxq_uop_1_iq_type}, {rxq_uop_0_iq_type}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][9:0]  _GEN_9 = {{rxq_uop_3_fu_code}, {rxq_uop_2_fu_code}, {rxq_uop_1_fu_code}, {rxq_uop_0_fu_code}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][3:0]  _GEN_10 = {{rxq_uop_3_ctrl_br_type}, {rxq_uop_2_ctrl_br_type}, {rxq_uop_1_ctrl_br_type}, {rxq_uop_0_ctrl_br_type}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_11 = {{rxq_uop_3_ctrl_op1_sel}, {rxq_uop_2_ctrl_op1_sel}, {rxq_uop_1_ctrl_op1_sel}, {rxq_uop_0_ctrl_op1_sel}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_12 = {{rxq_uop_3_ctrl_op2_sel}, {rxq_uop_2_ctrl_op2_sel}, {rxq_uop_1_ctrl_op2_sel}, {rxq_uop_0_ctrl_op2_sel}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_13 = {{rxq_uop_3_ctrl_imm_sel}, {rxq_uop_2_ctrl_imm_sel}, {rxq_uop_1_ctrl_imm_sel}, {rxq_uop_0_ctrl_imm_sel}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][3:0]  _GEN_14 = {{rxq_uop_3_ctrl_op_fcn}, {rxq_uop_2_ctrl_op_fcn}, {rxq_uop_1_ctrl_op_fcn}, {rxq_uop_0_ctrl_op_fcn}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_15 = {{rxq_uop_3_ctrl_fcn_dw}, {rxq_uop_2_ctrl_fcn_dw}, {rxq_uop_1_ctrl_fcn_dw}, {rxq_uop_0_ctrl_fcn_dw}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_16 = {{rxq_uop_3_ctrl_csr_cmd}, {rxq_uop_2_ctrl_csr_cmd}, {rxq_uop_1_ctrl_csr_cmd}, {rxq_uop_0_ctrl_csr_cmd}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_17 = {{rxq_uop_3_ctrl_is_load}, {rxq_uop_2_ctrl_is_load}, {rxq_uop_1_ctrl_is_load}, {rxq_uop_0_ctrl_is_load}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_18 = {{rxq_uop_3_ctrl_is_sta}, {rxq_uop_2_ctrl_is_sta}, {rxq_uop_1_ctrl_is_sta}, {rxq_uop_0_ctrl_is_sta}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_19 = {{rxq_uop_3_ctrl_is_std}, {rxq_uop_2_ctrl_is_std}, {rxq_uop_1_ctrl_is_std}, {rxq_uop_0_ctrl_is_std}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_20 = {{rxq_uop_3_iw_state}, {rxq_uop_2_iw_state}, {rxq_uop_1_iw_state}, {rxq_uop_0_iw_state}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_21 = {{rxq_uop_3_iw_p1_poisoned}, {rxq_uop_2_iw_p1_poisoned}, {rxq_uop_1_iw_p1_poisoned}, {rxq_uop_0_iw_p1_poisoned}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_22 = {{rxq_uop_3_iw_p2_poisoned}, {rxq_uop_2_iw_p2_poisoned}, {rxq_uop_1_iw_p2_poisoned}, {rxq_uop_0_iw_p2_poisoned}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_23 = {{rxq_uop_3_is_br}, {rxq_uop_2_is_br}, {rxq_uop_1_is_br}, {rxq_uop_0_is_br}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_24 = {{rxq_uop_3_is_jalr}, {rxq_uop_2_is_jalr}, {rxq_uop_1_is_jalr}, {rxq_uop_0_is_jalr}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_25 = {{rxq_uop_3_is_jal}, {rxq_uop_2_is_jal}, {rxq_uop_1_is_jal}, {rxq_uop_0_is_jal}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_26 = {{rxq_uop_3_is_sfb}, {rxq_uop_2_is_sfb}, {rxq_uop_1_is_sfb}, {rxq_uop_0_is_sfb}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][7:0]  _GEN_27 = {{rxq_uop_3_br_mask}, {rxq_uop_2_br_mask}, {rxq_uop_1_br_mask}, {rxq_uop_0_br_mask}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_28 = {{rxq_uop_3_br_tag}, {rxq_uop_2_br_tag}, {rxq_uop_1_br_tag}, {rxq_uop_0_br_tag}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][3:0]  _GEN_29 = {{rxq_uop_3_ftq_idx}, {rxq_uop_2_ftq_idx}, {rxq_uop_1_ftq_idx}, {rxq_uop_0_ftq_idx}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_30 = {{rxq_uop_3_edge_inst}, {rxq_uop_2_edge_inst}, {rxq_uop_1_edge_inst}, {rxq_uop_0_edge_inst}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_31 = {{rxq_uop_3_pc_lob}, {rxq_uop_2_pc_lob}, {rxq_uop_1_pc_lob}, {rxq_uop_0_pc_lob}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_32 = {{rxq_uop_3_taken}, {rxq_uop_2_taken}, {rxq_uop_1_taken}, {rxq_uop_0_taken}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][19:0] _GEN_33 = {{rxq_uop_3_imm_packed}, {rxq_uop_2_imm_packed}, {rxq_uop_1_imm_packed}, {rxq_uop_0_imm_packed}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][11:0] _GEN_34 = {{rxq_uop_3_csr_addr}, {rxq_uop_2_csr_addr}, {rxq_uop_1_csr_addr}, {rxq_uop_0_csr_addr}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_35 = {{rxq_uop_3_ldq_idx}, {rxq_uop_2_ldq_idx}, {rxq_uop_1_ldq_idx}, {rxq_uop_0_ldq_idx}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][2:0]  _GEN_36 = {{rxq_uop_3_stq_idx}, {rxq_uop_2_stq_idx}, {rxq_uop_1_stq_idx}, {rxq_uop_0_stq_idx}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_37 = {{rxq_uop_3_rxq_idx}, {rxq_uop_2_rxq_idx}, {rxq_uop_1_rxq_idx}, {rxq_uop_0_rxq_idx}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_38 = {{rxq_uop_3_pdst}, {rxq_uop_2_pdst}, {rxq_uop_1_pdst}, {rxq_uop_0_pdst}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_39 = {{rxq_uop_3_prs1}, {rxq_uop_2_prs1}, {rxq_uop_1_prs1}, {rxq_uop_0_prs1}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_40 = {{rxq_uop_3_prs2}, {rxq_uop_2_prs2}, {rxq_uop_1_prs2}, {rxq_uop_0_prs2}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_41 = {{rxq_uop_3_prs3}, {rxq_uop_2_prs3}, {rxq_uop_1_prs3}, {rxq_uop_0_prs3}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][3:0]  _GEN_42 = {{rxq_uop_3_ppred}, {rxq_uop_2_ppred}, {rxq_uop_1_ppred}, {rxq_uop_0_ppred}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_43 = {{rxq_uop_3_prs1_busy}, {rxq_uop_2_prs1_busy}, {rxq_uop_1_prs1_busy}, {rxq_uop_0_prs1_busy}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_44 = {{rxq_uop_3_prs2_busy}, {rxq_uop_2_prs2_busy}, {rxq_uop_1_prs2_busy}, {rxq_uop_0_prs2_busy}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_45 = {{rxq_uop_3_prs3_busy}, {rxq_uop_2_prs3_busy}, {rxq_uop_1_prs3_busy}, {rxq_uop_0_prs3_busy}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_46 = {{rxq_uop_3_ppred_busy}, {rxq_uop_2_ppred_busy}, {rxq_uop_1_ppred_busy}, {rxq_uop_0_ppred_busy}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_47 = {{rxq_uop_3_stale_pdst}, {rxq_uop_2_stale_pdst}, {rxq_uop_1_stale_pdst}, {rxq_uop_0_stale_pdst}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_48 = {{rxq_uop_3_exception}, {rxq_uop_2_exception}, {rxq_uop_1_exception}, {rxq_uop_0_exception}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][63:0] _GEN_49 = {{rxq_uop_3_exc_cause}, {rxq_uop_2_exc_cause}, {rxq_uop_1_exc_cause}, {rxq_uop_0_exc_cause}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_50 = {{rxq_uop_3_bypassable}, {rxq_uop_2_bypassable}, {rxq_uop_1_bypassable}, {rxq_uop_0_bypassable}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][4:0]  _GEN_51 = {{rxq_uop_3_mem_cmd}, {rxq_uop_2_mem_cmd}, {rxq_uop_1_mem_cmd}, {rxq_uop_0_mem_cmd}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_52 = {{rxq_uop_3_mem_size}, {rxq_uop_2_mem_size}, {rxq_uop_1_mem_size}, {rxq_uop_0_mem_size}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_53 = {{rxq_uop_3_mem_signed}, {rxq_uop_2_mem_signed}, {rxq_uop_1_mem_signed}, {rxq_uop_0_mem_signed}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_54 = {{rxq_uop_3_is_fence}, {rxq_uop_2_is_fence}, {rxq_uop_1_is_fence}, {rxq_uop_0_is_fence}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_55 = {{rxq_uop_3_is_fencei}, {rxq_uop_2_is_fencei}, {rxq_uop_1_is_fencei}, {rxq_uop_0_is_fencei}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_56 = {{rxq_uop_3_is_amo}, {rxq_uop_2_is_amo}, {rxq_uop_1_is_amo}, {rxq_uop_0_is_amo}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_57 = {{rxq_uop_3_uses_ldq}, {rxq_uop_2_uses_ldq}, {rxq_uop_1_uses_ldq}, {rxq_uop_0_uses_ldq}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_58 = {{rxq_uop_3_uses_stq}, {rxq_uop_2_uses_stq}, {rxq_uop_1_uses_stq}, {rxq_uop_0_uses_stq}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_59 = {{rxq_uop_3_is_sys_pc2epc}, {rxq_uop_2_is_sys_pc2epc}, {rxq_uop_1_is_sys_pc2epc}, {rxq_uop_0_is_sys_pc2epc}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_60 = {{rxq_uop_3_is_unique}, {rxq_uop_2_is_unique}, {rxq_uop_1_is_unique}, {rxq_uop_0_is_unique}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_61 = {{rxq_uop_3_flush_on_commit}, {rxq_uop_2_flush_on_commit}, {rxq_uop_1_flush_on_commit}, {rxq_uop_0_flush_on_commit}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_62 = {{rxq_uop_3_ldst_is_rs1}, {rxq_uop_2_ldst_is_rs1}, {rxq_uop_1_ldst_is_rs1}, {rxq_uop_0_ldst_is_rs1}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_63 = {{rxq_uop_3_ldst}, {rxq_uop_2_ldst}, {rxq_uop_1_ldst}, {rxq_uop_0_ldst}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_64 = {{rxq_uop_3_lrs1}, {rxq_uop_2_lrs1}, {rxq_uop_1_lrs1}, {rxq_uop_0_lrs1}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_65 = {{rxq_uop_3_lrs2}, {rxq_uop_2_lrs2}, {rxq_uop_1_lrs2}, {rxq_uop_0_lrs2}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][5:0]  _GEN_66 = {{rxq_uop_3_lrs3}, {rxq_uop_2_lrs3}, {rxq_uop_1_lrs3}, {rxq_uop_0_lrs3}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_67 = {{rxq_uop_3_ldst_val}, {rxq_uop_2_ldst_val}, {rxq_uop_1_ldst_val}, {rxq_uop_0_ldst_val}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_68 = {{rxq_uop_3_dst_rtype}, {rxq_uop_2_dst_rtype}, {rxq_uop_1_dst_rtype}, {rxq_uop_0_dst_rtype}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_69 = {{rxq_uop_3_lrs1_rtype}, {rxq_uop_2_lrs1_rtype}, {rxq_uop_1_lrs1_rtype}, {rxq_uop_0_lrs1_rtype}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_70 = {{rxq_uop_3_lrs2_rtype}, {rxq_uop_2_lrs2_rtype}, {rxq_uop_1_lrs2_rtype}, {rxq_uop_0_lrs2_rtype}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_71 = {{rxq_uop_3_frs3_en}, {rxq_uop_2_frs3_en}, {rxq_uop_1_frs3_en}, {rxq_uop_0_frs3_en}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_72 = {{rxq_uop_3_fp_val}, {rxq_uop_2_fp_val}, {rxq_uop_1_fp_val}, {rxq_uop_0_fp_val}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_73 = {{rxq_uop_3_fp_single}, {rxq_uop_2_fp_single}, {rxq_uop_1_fp_single}, {rxq_uop_0_fp_single}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_74 = {{rxq_uop_3_xcpt_pf_if}, {rxq_uop_2_xcpt_pf_if}, {rxq_uop_1_xcpt_pf_if}, {rxq_uop_0_xcpt_pf_if}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_75 = {{rxq_uop_3_xcpt_ae_if}, {rxq_uop_2_xcpt_ae_if}, {rxq_uop_1_xcpt_ae_if}, {rxq_uop_0_xcpt_ae_if}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_76 = {{rxq_uop_3_xcpt_ma_if}, {rxq_uop_2_xcpt_ma_if}, {rxq_uop_1_xcpt_ma_if}, {rxq_uop_0_xcpt_ma_if}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_77 = {{rxq_uop_3_bp_debug_if}, {rxq_uop_2_bp_debug_if}, {rxq_uop_1_bp_debug_if}, {rxq_uop_0_bp_debug_if}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_78 = {{rxq_uop_3_bp_xcpt_if}, {rxq_uop_2_bp_xcpt_if}, {rxq_uop_1_bp_xcpt_if}, {rxq_uop_0_bp_xcpt_if}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_79 = {{rxq_uop_3_debug_fsrc}, {rxq_uop_2_debug_fsrc}, {rxq_uop_1_debug_fsrc}, {rxq_uop_0_debug_fsrc}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0][1:0]  _GEN_80 = {{rxq_uop_3_debug_tsrc}, {rxq_uop_2_debug_tsrc}, {rxq_uop_1_debug_tsrc}, {rxq_uop_0_debug_tsrc}};	// @[rocc.scala:72:26, :138:26]
  wire [3:0]       _GEN_81 = {{rxq_op_val_3}, {rxq_op_val_2}, {rxq_op_val_1}, {rxq_op_val_0}};	// @[rocc.scala:70:26, :139:33]
  wire [3:0]       _GEN_82 = {{rxq_committed_3}, {rxq_committed_2}, {rxq_committed_1}, {rxq_committed_0}};	// @[rocc.scala:71:26, :140:33]
  wire             _T_28 = _GEN_81[rxq_head] & _GEN_1[rxq_head] & _GEN_82[rxq_head] & io_core_rocc_cmd_ready & _rcq_io_enq_ready;	// @[rocc.scala:78:29, :81:29, :119:11, :139:33, :140:33, :142:32]
  wire [3:0][31:0] _GEN_83 = {{rxq_inst_3}, {rxq_inst_2}, {rxq_inst_1}, {rxq_inst_0}};	// @[rocc.scala:73:26, :145:66]
  wire [31:0]      _io_core_rocc_cmd_bits_inst_WIRE_1 = _GEN_83[rxq_head];	// @[rocc.scala:81:29, :145:66]
  wire [3:0][63:0] _GEN_84 = {{rxq_rs1_3}, {rxq_rs1_2}, {rxq_rs1_1}, {rxq_rs1_0}};	// @[rocc.scala:74:26, :146:36]
  wire [3:0][63:0] _GEN_85 = {{rxq_rs2_3}, {rxq_rs2_2}, {rxq_rs2_1}, {rxq_rs2_0}};	// @[rocc.scala:75:26, :147:36]
  wire             _T_44 = _rcq_io_deq_bits_dst_rtype == 2'h2;	// @[rocc.scala:78:29, :203:76]
  wire             handle_resp = (io_core_rocc_resp_valid | _T_44) & io_resp_ready & _rcq_io_deq_valid;	// @[rocc.scala:78:29, :203:{47,76}, :205:19]
  wire [4:0]       _GEN_86 = _GEN[rxq_com_head];	// @[rocc.scala:83:29, :117:36, util.scala:363:52]
  wire             _T_24 = _GEN_1[rxq_com_head] & (_GEN_86 < io_core_rob_pnr_idx ^ _GEN_86 < io_core_rob_head_idx ^ io_core_rob_pnr_idx < io_core_rob_head_idx);	// @[rocc.scala:83:29, :119:11, :129:34, util.scala:363:{52,64,72,78}]
  wire             enq_this = io_core_dis_rocc_vals_0 & io_core_dis_uops_0_uopc == 7'h6C;	// @[rocc.scala:94:{57,85}]
  wire             _GEN_87 = enq_this & rxq_tail == 2'h0;	// @[rocc.scala:69:26, :84:29, :94:57, :104:18, :105:29]
  wire             _GEN_88 = _GEN_87 | rxq_val_0;	// @[rocc.scala:69:26, :104:18, :105:29]
  wire             _GEN_89 = enq_this & rxq_tail == 2'h1;	// @[rocc.scala:69:26, :84:29, :94:57, :104:18, :105:29]
  wire             _GEN_90 = _GEN_89 | rxq_val_1;	// @[rocc.scala:69:26, :104:18, :105:29]
  wire             _GEN_91 = enq_this & rxq_tail == 2'h2;	// @[rocc.scala:69:26, :84:29, :94:57, :104:18, :105:29]
  wire             _GEN_92 = _GEN_91 | rxq_val_2;	// @[rocc.scala:69:26, :104:18, :105:29]
  wire             _GEN_93 = enq_this & (&rxq_tail);	// @[rocc.scala:69:26, :84:29, :94:57, :104:18, :105:29]
  wire             _GEN_94 = _GEN_93 | rxq_val_3;	// @[rocc.scala:69:26, :104:18, :105:29]
  wire             _GEN_95 = _T_11 & io_req_bits_uop_rxq_idx == 2'h0;	// @[rocc.scala:104:18, :115:{23,50}, :122:33]
  wire             _GEN_96 = _T_11 & io_req_bits_uop_rxq_idx == 2'h1;	// @[rocc.scala:104:18, :105:29, :115:{23,50}, :122:33]
  wire             _GEN_97 = _T_11 & io_req_bits_uop_rxq_idx == 2'h2;	// @[rocc.scala:104:18, :115:{23,50}, :122:33]
  wire             _GEN_98 = _T_11 & (&io_req_bits_uop_rxq_idx);	// @[rocc.scala:104:18, :115:{23,50}, :122:33]
  wire             _GEN_99 = _T_28 & rxq_head == 2'h0;	// @[rocc.scala:81:29, :104:18, :142:32, :143:27, :151:36]
  wire             _GEN_100 = _T_28 & rxq_head == 2'h1;	// @[rocc.scala:81:29, :104:18, :105:29, :142:32, :143:27, :151:36]
  wire             _GEN_101 = _T_28 & rxq_head == 2'h2;	// @[rocc.scala:81:29, :104:18, :142:32, :143:27, :151:36]
  wire             _GEN_102 = _T_28 & (&rxq_head);	// @[rocc.scala:81:29, :104:18, :142:32, :143:27, :151:36]
  wire [7:0]       _T_29 = io_brupdate_b1_mispredict_mask & rxq_uop_0_br_mask;	// @[rocc.scala:72:26, util.scala:118:51]
  wire [7:0]       _T_31 = io_brupdate_b1_mispredict_mask & rxq_uop_1_br_mask;	// @[rocc.scala:72:26, util.scala:118:51]
  wire [7:0]       _T_33 = io_brupdate_b1_mispredict_mask & rxq_uop_2_br_mask;	// @[rocc.scala:72:26, util.scala:118:51]
  wire [7:0]       _T_35 = io_brupdate_b1_mispredict_mask & rxq_uop_3_br_mask;	// @[rocc.scala:72:26, util.scala:118:51]
  wire             _GEN_103 = _GEN_95 | ~_GEN_87 & rxq_op_val_0;	// @[rocc.scala:69:26, :70:26, :104:18, :105:29, :106:29, :115:50, :122:33]
  wire             _GEN_104 = _GEN_96 | ~_GEN_89 & rxq_op_val_1;	// @[rocc.scala:69:26, :70:26, :104:18, :105:29, :106:29, :115:50, :122:33]
  wire             _GEN_105 = _GEN_97 | ~_GEN_91 & rxq_op_val_2;	// @[rocc.scala:69:26, :70:26, :104:18, :105:29, :106:29, :115:50, :122:33]
  wire             _GEN_106 = _GEN_98 | ~_GEN_93 & rxq_op_val_3;	// @[rocc.scala:69:26, :70:26, :104:18, :105:29, :106:29, :115:50, :122:33]
  wire             _GEN_107 = rxq_val_0 & (|_T_29);	// @[rocc.scala:69:26, :115:50, :162:23, :164:56, :166:25, util.scala:118:{51,59}]
  wire             _GEN_108 = rxq_val_1 & (|_T_31);	// @[rocc.scala:69:26, :115:50, :162:23, :164:56, :166:25, util.scala:118:{51,59}]
  wire             _GEN_109 = rxq_val_2 & (|_T_33);	// @[rocc.scala:69:26, :115:50, :162:23, :164:56, :166:25, util.scala:118:{51,59}]
  wire             _GEN_110 = rxq_val_3 & (|_T_35);	// @[rocc.scala:69:26, :115:50, :162:23, :164:56, :166:25, util.scala:118:{51,59}]
  always @(posedge clock) begin
    if (_GEN_0)	// @[rocc.scala:119:11]
      assert__assert_2: assert(_GEN_2);	// @[rocc.scala:119:11]
    rxq_val_0 <= ~(reset | io_exception & ~rxq_committed_0) & (rxq_val_0 ? ~((|_T_29) | _GEN_99) & _GEN_88 : ~_GEN_99 & _GEN_88);	// @[rocc.scala:69:26, :71:26, :104:18, :105:29, :143:27, :151:36, :162:23, :164:56, :165:25, :178:23, :183:24, :187:30, :190:{13,32}, :191:25, util.scala:118:{51,59}]
    rxq_val_1 <= ~(reset | io_exception & ~rxq_committed_1) & (rxq_val_1 ? ~((|_T_31) | _GEN_100) & _GEN_90 : ~_GEN_100 & _GEN_90);	// @[rocc.scala:69:26, :71:26, :104:18, :105:29, :143:27, :151:36, :162:23, :164:56, :165:25, :178:23, :183:24, :187:30, :190:{13,32}, :191:25, util.scala:118:{51,59}]
    rxq_val_2 <= ~(reset | io_exception & ~rxq_committed_2) & (rxq_val_2 ? ~((|_T_33) | _GEN_101) & _GEN_92 : ~_GEN_101 & _GEN_92);	// @[rocc.scala:69:26, :71:26, :104:18, :105:29, :143:27, :151:36, :162:23, :164:56, :165:25, :178:23, :183:24, :187:30, :190:{13,32}, :191:25, util.scala:118:{51,59}]
    rxq_val_3 <= ~(reset | io_exception & ~rxq_committed_3) & (rxq_val_3 ? ~((|_T_35) | _GEN_102) & _GEN_94 : ~_GEN_102 & _GEN_94);	// @[rocc.scala:69:26, :71:26, :104:18, :105:29, :143:27, :151:36, :162:23, :164:56, :165:25, :178:23, :183:24, :187:30, :190:{13,32}, :191:25, util.scala:118:{51,59}]
    if (_GEN_87) begin	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_0_uopc <= io_core_dis_uops_0_uopc;	// @[rocc.scala:72:26]
      rxq_uop_0_inst <= io_core_dis_uops_0_inst;	// @[rocc.scala:72:26]
      rxq_uop_0_debug_inst <= io_core_dis_uops_0_debug_inst;	// @[rocc.scala:72:26]
      rxq_uop_0_is_rvc <= io_core_dis_uops_0_is_rvc;	// @[rocc.scala:72:26]
      rxq_uop_0_debug_pc <= io_core_dis_uops_0_debug_pc;	// @[rocc.scala:72:26]
      rxq_uop_0_iq_type <= io_core_dis_uops_0_iq_type;	// @[rocc.scala:72:26]
      rxq_uop_0_fu_code <= io_core_dis_uops_0_fu_code;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_br_type <= io_core_dis_uops_0_ctrl_br_type;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_op1_sel <= io_core_dis_uops_0_ctrl_op1_sel;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_op2_sel <= io_core_dis_uops_0_ctrl_op2_sel;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_imm_sel <= io_core_dis_uops_0_ctrl_imm_sel;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_op_fcn <= io_core_dis_uops_0_ctrl_op_fcn;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_fcn_dw <= io_core_dis_uops_0_ctrl_fcn_dw;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_csr_cmd <= io_core_dis_uops_0_ctrl_csr_cmd;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_is_load <= io_core_dis_uops_0_ctrl_is_load;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_is_sta <= io_core_dis_uops_0_ctrl_is_sta;	// @[rocc.scala:72:26]
      rxq_uop_0_ctrl_is_std <= io_core_dis_uops_0_ctrl_is_std;	// @[rocc.scala:72:26]
      rxq_uop_0_iw_state <= io_core_dis_uops_0_iw_state;	// @[rocc.scala:72:26]
      rxq_uop_0_iw_p1_poisoned <= io_core_dis_uops_0_iw_p1_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_0_iw_p2_poisoned <= io_core_dis_uops_0_iw_p2_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_0_is_br <= io_core_dis_uops_0_is_br;	// @[rocc.scala:72:26]
      rxq_uop_0_is_jalr <= io_core_dis_uops_0_is_jalr;	// @[rocc.scala:72:26]
      rxq_uop_0_is_jal <= io_core_dis_uops_0_is_jal;	// @[rocc.scala:72:26]
      rxq_uop_0_is_sfb <= io_core_dis_uops_0_is_sfb;	// @[rocc.scala:72:26]
      rxq_uop_0_br_tag <= io_core_dis_uops_0_br_tag;	// @[rocc.scala:72:26]
      rxq_uop_0_ftq_idx <= io_core_dis_uops_0_ftq_idx;	// @[rocc.scala:72:26]
      rxq_uop_0_edge_inst <= io_core_dis_uops_0_edge_inst;	// @[rocc.scala:72:26]
      rxq_uop_0_pc_lob <= io_core_dis_uops_0_pc_lob;	// @[rocc.scala:72:26]
      rxq_uop_0_taken <= io_core_dis_uops_0_taken;	// @[rocc.scala:72:26]
      rxq_uop_0_imm_packed <= io_core_dis_uops_0_imm_packed;	// @[rocc.scala:72:26]
      rxq_uop_0_csr_addr <= io_core_dis_uops_0_csr_addr;	// @[rocc.scala:72:26]
      rxq_uop_0_rob_idx <= io_core_dis_uops_0_rob_idx;	// @[rocc.scala:72:26]
      rxq_uop_0_ldq_idx <= io_core_dis_uops_0_ldq_idx;	// @[rocc.scala:72:26]
      rxq_uop_0_stq_idx <= io_core_dis_uops_0_stq_idx;	// @[rocc.scala:72:26]
      rxq_uop_0_rxq_idx <= io_core_dis_uops_0_rxq_idx;	// @[rocc.scala:72:26]
      rxq_uop_0_prs1 <= io_core_dis_uops_0_prs1;	// @[rocc.scala:72:26]
      rxq_uop_0_prs2 <= io_core_dis_uops_0_prs2;	// @[rocc.scala:72:26]
      rxq_uop_0_prs3 <= io_core_dis_uops_0_prs3;	// @[rocc.scala:72:26]
      rxq_uop_0_ppred <= 4'h0;	// @[rocc.scala:72:26]
      rxq_uop_0_prs1_busy <= io_core_dis_uops_0_prs1_busy;	// @[rocc.scala:72:26]
      rxq_uop_0_prs2_busy <= io_core_dis_uops_0_prs2_busy;	// @[rocc.scala:72:26]
      rxq_uop_0_prs3_busy <= io_core_dis_uops_0_prs3_busy;	// @[rocc.scala:72:26]
      rxq_uop_0_stale_pdst <= io_core_dis_uops_0_stale_pdst;	// @[rocc.scala:72:26]
      rxq_uop_0_exception <= io_core_dis_uops_0_exception;	// @[rocc.scala:72:26]
      rxq_uop_0_exc_cause <= io_core_dis_uops_0_exc_cause;	// @[rocc.scala:72:26]
      rxq_uop_0_bypassable <= io_core_dis_uops_0_bypassable;	// @[rocc.scala:72:26]
      rxq_uop_0_mem_cmd <= io_core_dis_uops_0_mem_cmd;	// @[rocc.scala:72:26]
      rxq_uop_0_mem_size <= io_core_dis_uops_0_mem_size;	// @[rocc.scala:72:26]
      rxq_uop_0_mem_signed <= io_core_dis_uops_0_mem_signed;	// @[rocc.scala:72:26]
      rxq_uop_0_is_fence <= io_core_dis_uops_0_is_fence;	// @[rocc.scala:72:26]
      rxq_uop_0_is_fencei <= io_core_dis_uops_0_is_fencei;	// @[rocc.scala:72:26]
      rxq_uop_0_is_amo <= io_core_dis_uops_0_is_amo;	// @[rocc.scala:72:26]
      rxq_uop_0_uses_ldq <= io_core_dis_uops_0_uses_ldq;	// @[rocc.scala:72:26]
      rxq_uop_0_uses_stq <= io_core_dis_uops_0_uses_stq;	// @[rocc.scala:72:26]
      rxq_uop_0_is_sys_pc2epc <= io_core_dis_uops_0_is_sys_pc2epc;	// @[rocc.scala:72:26]
      rxq_uop_0_is_unique <= io_core_dis_uops_0_is_unique;	// @[rocc.scala:72:26]
      rxq_uop_0_flush_on_commit <= io_core_dis_uops_0_flush_on_commit;	// @[rocc.scala:72:26]
      rxq_uop_0_ldst_is_rs1 <= io_core_dis_uops_0_ldst_is_rs1;	// @[rocc.scala:72:26]
      rxq_uop_0_ldst <= io_core_dis_uops_0_ldst;	// @[rocc.scala:72:26]
      rxq_uop_0_lrs1 <= io_core_dis_uops_0_lrs1;	// @[rocc.scala:72:26]
      rxq_uop_0_lrs2 <= io_core_dis_uops_0_lrs2;	// @[rocc.scala:72:26]
      rxq_uop_0_lrs3 <= io_core_dis_uops_0_lrs3;	// @[rocc.scala:72:26]
      rxq_uop_0_ldst_val <= io_core_dis_uops_0_ldst_val;	// @[rocc.scala:72:26]
      rxq_uop_0_dst_rtype <= io_core_dis_uops_0_dst_rtype;	// @[rocc.scala:72:26]
      rxq_uop_0_lrs1_rtype <= io_core_dis_uops_0_lrs1_rtype;	// @[rocc.scala:72:26]
      rxq_uop_0_lrs2_rtype <= io_core_dis_uops_0_lrs2_rtype;	// @[rocc.scala:72:26]
      rxq_uop_0_frs3_en <= io_core_dis_uops_0_frs3_en;	// @[rocc.scala:72:26]
      rxq_uop_0_fp_val <= io_core_dis_uops_0_fp_val;	// @[rocc.scala:72:26]
      rxq_uop_0_fp_single <= io_core_dis_uops_0_fp_single;	// @[rocc.scala:72:26]
      rxq_uop_0_xcpt_pf_if <= io_core_dis_uops_0_xcpt_pf_if;	// @[rocc.scala:72:26]
      rxq_uop_0_xcpt_ae_if <= io_core_dis_uops_0_xcpt_ae_if;	// @[rocc.scala:72:26]
      rxq_uop_0_xcpt_ma_if <= io_core_dis_uops_0_xcpt_ma_if;	// @[rocc.scala:72:26]
      rxq_uop_0_bp_debug_if <= io_core_dis_uops_0_bp_debug_if;	// @[rocc.scala:72:26]
      rxq_uop_0_bp_xcpt_if <= io_core_dis_uops_0_bp_xcpt_if;	// @[rocc.scala:72:26]
      rxq_uop_0_debug_fsrc <= io_core_dis_uops_0_debug_fsrc;	// @[rocc.scala:72:26]
      rxq_uop_0_debug_tsrc <= io_core_dis_uops_0_debug_tsrc;	// @[rocc.scala:72:26]
      rxq_inst_0 <= io_core_dis_uops_0_inst;	// @[rocc.scala:73:26]
    end
    if (rxq_val_0)	// @[rocc.scala:69:26]
      rxq_uop_0_br_mask <= rxq_uop_0_br_mask & ~io_brupdate_b1_resolve_mask;	// @[rocc.scala:72:26, util.scala:85:{25,27}]
    else if (_GEN_87)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_0_br_mask <= io_core_dis_uops_0_br_mask;	// @[rocc.scala:72:26]
    if (_GEN_95) begin	// @[rocc.scala:104:18, :115:50, :122:33]
      rxq_uop_0_pdst <= io_req_bits_uop_pdst;	// @[rocc.scala:72:26]
      rxq_rs1_0 <= io_req_bits_rs1_data;	// @[rocc.scala:74:26]
      rxq_rs2_0 <= io_req_bits_rs2_data;	// @[rocc.scala:75:26]
    end
    else if (_GEN_87)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_0_pdst <= io_core_dis_uops_0_pdst;	// @[rocc.scala:72:26]
    rxq_uop_0_ppred_busy <= ~_GEN_87 & rxq_uop_0_ppred_busy;	// @[rocc.scala:69:26, :70:26, :72:26, :104:18, :105:29, :106:29, :108:29]
    if (_GEN_89) begin	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_1_uopc <= io_core_dis_uops_0_uopc;	// @[rocc.scala:72:26]
      rxq_uop_1_inst <= io_core_dis_uops_0_inst;	// @[rocc.scala:72:26]
      rxq_uop_1_debug_inst <= io_core_dis_uops_0_debug_inst;	// @[rocc.scala:72:26]
      rxq_uop_1_is_rvc <= io_core_dis_uops_0_is_rvc;	// @[rocc.scala:72:26]
      rxq_uop_1_debug_pc <= io_core_dis_uops_0_debug_pc;	// @[rocc.scala:72:26]
      rxq_uop_1_iq_type <= io_core_dis_uops_0_iq_type;	// @[rocc.scala:72:26]
      rxq_uop_1_fu_code <= io_core_dis_uops_0_fu_code;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_br_type <= io_core_dis_uops_0_ctrl_br_type;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_op1_sel <= io_core_dis_uops_0_ctrl_op1_sel;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_op2_sel <= io_core_dis_uops_0_ctrl_op2_sel;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_imm_sel <= io_core_dis_uops_0_ctrl_imm_sel;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_op_fcn <= io_core_dis_uops_0_ctrl_op_fcn;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_fcn_dw <= io_core_dis_uops_0_ctrl_fcn_dw;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_csr_cmd <= io_core_dis_uops_0_ctrl_csr_cmd;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_is_load <= io_core_dis_uops_0_ctrl_is_load;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_is_sta <= io_core_dis_uops_0_ctrl_is_sta;	// @[rocc.scala:72:26]
      rxq_uop_1_ctrl_is_std <= io_core_dis_uops_0_ctrl_is_std;	// @[rocc.scala:72:26]
      rxq_uop_1_iw_state <= io_core_dis_uops_0_iw_state;	// @[rocc.scala:72:26]
      rxq_uop_1_iw_p1_poisoned <= io_core_dis_uops_0_iw_p1_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_1_iw_p2_poisoned <= io_core_dis_uops_0_iw_p2_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_1_is_br <= io_core_dis_uops_0_is_br;	// @[rocc.scala:72:26]
      rxq_uop_1_is_jalr <= io_core_dis_uops_0_is_jalr;	// @[rocc.scala:72:26]
      rxq_uop_1_is_jal <= io_core_dis_uops_0_is_jal;	// @[rocc.scala:72:26]
      rxq_uop_1_is_sfb <= io_core_dis_uops_0_is_sfb;	// @[rocc.scala:72:26]
      rxq_uop_1_br_tag <= io_core_dis_uops_0_br_tag;	// @[rocc.scala:72:26]
      rxq_uop_1_ftq_idx <= io_core_dis_uops_0_ftq_idx;	// @[rocc.scala:72:26]
      rxq_uop_1_edge_inst <= io_core_dis_uops_0_edge_inst;	// @[rocc.scala:72:26]
      rxq_uop_1_pc_lob <= io_core_dis_uops_0_pc_lob;	// @[rocc.scala:72:26]
      rxq_uop_1_taken <= io_core_dis_uops_0_taken;	// @[rocc.scala:72:26]
      rxq_uop_1_imm_packed <= io_core_dis_uops_0_imm_packed;	// @[rocc.scala:72:26]
      rxq_uop_1_csr_addr <= io_core_dis_uops_0_csr_addr;	// @[rocc.scala:72:26]
      rxq_uop_1_rob_idx <= io_core_dis_uops_0_rob_idx;	// @[rocc.scala:72:26]
      rxq_uop_1_ldq_idx <= io_core_dis_uops_0_ldq_idx;	// @[rocc.scala:72:26]
      rxq_uop_1_stq_idx <= io_core_dis_uops_0_stq_idx;	// @[rocc.scala:72:26]
      rxq_uop_1_rxq_idx <= io_core_dis_uops_0_rxq_idx;	// @[rocc.scala:72:26]
      rxq_uop_1_prs1 <= io_core_dis_uops_0_prs1;	// @[rocc.scala:72:26]
      rxq_uop_1_prs2 <= io_core_dis_uops_0_prs2;	// @[rocc.scala:72:26]
      rxq_uop_1_prs3 <= io_core_dis_uops_0_prs3;	// @[rocc.scala:72:26]
      rxq_uop_1_ppred <= 4'h0;	// @[rocc.scala:72:26]
      rxq_uop_1_prs1_busy <= io_core_dis_uops_0_prs1_busy;	// @[rocc.scala:72:26]
      rxq_uop_1_prs2_busy <= io_core_dis_uops_0_prs2_busy;	// @[rocc.scala:72:26]
      rxq_uop_1_prs3_busy <= io_core_dis_uops_0_prs3_busy;	// @[rocc.scala:72:26]
      rxq_uop_1_stale_pdst <= io_core_dis_uops_0_stale_pdst;	// @[rocc.scala:72:26]
      rxq_uop_1_exception <= io_core_dis_uops_0_exception;	// @[rocc.scala:72:26]
      rxq_uop_1_exc_cause <= io_core_dis_uops_0_exc_cause;	// @[rocc.scala:72:26]
      rxq_uop_1_bypassable <= io_core_dis_uops_0_bypassable;	// @[rocc.scala:72:26]
      rxq_uop_1_mem_cmd <= io_core_dis_uops_0_mem_cmd;	// @[rocc.scala:72:26]
      rxq_uop_1_mem_size <= io_core_dis_uops_0_mem_size;	// @[rocc.scala:72:26]
      rxq_uop_1_mem_signed <= io_core_dis_uops_0_mem_signed;	// @[rocc.scala:72:26]
      rxq_uop_1_is_fence <= io_core_dis_uops_0_is_fence;	// @[rocc.scala:72:26]
      rxq_uop_1_is_fencei <= io_core_dis_uops_0_is_fencei;	// @[rocc.scala:72:26]
      rxq_uop_1_is_amo <= io_core_dis_uops_0_is_amo;	// @[rocc.scala:72:26]
      rxq_uop_1_uses_ldq <= io_core_dis_uops_0_uses_ldq;	// @[rocc.scala:72:26]
      rxq_uop_1_uses_stq <= io_core_dis_uops_0_uses_stq;	// @[rocc.scala:72:26]
      rxq_uop_1_is_sys_pc2epc <= io_core_dis_uops_0_is_sys_pc2epc;	// @[rocc.scala:72:26]
      rxq_uop_1_is_unique <= io_core_dis_uops_0_is_unique;	// @[rocc.scala:72:26]
      rxq_uop_1_flush_on_commit <= io_core_dis_uops_0_flush_on_commit;	// @[rocc.scala:72:26]
      rxq_uop_1_ldst_is_rs1 <= io_core_dis_uops_0_ldst_is_rs1;	// @[rocc.scala:72:26]
      rxq_uop_1_ldst <= io_core_dis_uops_0_ldst;	// @[rocc.scala:72:26]
      rxq_uop_1_lrs1 <= io_core_dis_uops_0_lrs1;	// @[rocc.scala:72:26]
      rxq_uop_1_lrs2 <= io_core_dis_uops_0_lrs2;	// @[rocc.scala:72:26]
      rxq_uop_1_lrs3 <= io_core_dis_uops_0_lrs3;	// @[rocc.scala:72:26]
      rxq_uop_1_ldst_val <= io_core_dis_uops_0_ldst_val;	// @[rocc.scala:72:26]
      rxq_uop_1_dst_rtype <= io_core_dis_uops_0_dst_rtype;	// @[rocc.scala:72:26]
      rxq_uop_1_lrs1_rtype <= io_core_dis_uops_0_lrs1_rtype;	// @[rocc.scala:72:26]
      rxq_uop_1_lrs2_rtype <= io_core_dis_uops_0_lrs2_rtype;	// @[rocc.scala:72:26]
      rxq_uop_1_frs3_en <= io_core_dis_uops_0_frs3_en;	// @[rocc.scala:72:26]
      rxq_uop_1_fp_val <= io_core_dis_uops_0_fp_val;	// @[rocc.scala:72:26]
      rxq_uop_1_fp_single <= io_core_dis_uops_0_fp_single;	// @[rocc.scala:72:26]
      rxq_uop_1_xcpt_pf_if <= io_core_dis_uops_0_xcpt_pf_if;	// @[rocc.scala:72:26]
      rxq_uop_1_xcpt_ae_if <= io_core_dis_uops_0_xcpt_ae_if;	// @[rocc.scala:72:26]
      rxq_uop_1_xcpt_ma_if <= io_core_dis_uops_0_xcpt_ma_if;	// @[rocc.scala:72:26]
      rxq_uop_1_bp_debug_if <= io_core_dis_uops_0_bp_debug_if;	// @[rocc.scala:72:26]
      rxq_uop_1_bp_xcpt_if <= io_core_dis_uops_0_bp_xcpt_if;	// @[rocc.scala:72:26]
      rxq_uop_1_debug_fsrc <= io_core_dis_uops_0_debug_fsrc;	// @[rocc.scala:72:26]
      rxq_uop_1_debug_tsrc <= io_core_dis_uops_0_debug_tsrc;	// @[rocc.scala:72:26]
      rxq_inst_1 <= io_core_dis_uops_0_inst;	// @[rocc.scala:73:26]
    end
    if (rxq_val_1)	// @[rocc.scala:69:26]
      rxq_uop_1_br_mask <= rxq_uop_1_br_mask & ~io_brupdate_b1_resolve_mask;	// @[rocc.scala:72:26, util.scala:85:{25,27}]
    else if (_GEN_89)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_1_br_mask <= io_core_dis_uops_0_br_mask;	// @[rocc.scala:72:26]
    if (_GEN_96) begin	// @[rocc.scala:104:18, :115:50, :122:33]
      rxq_uop_1_pdst <= io_req_bits_uop_pdst;	// @[rocc.scala:72:26]
      rxq_rs1_1 <= io_req_bits_rs1_data;	// @[rocc.scala:74:26]
      rxq_rs2_1 <= io_req_bits_rs2_data;	// @[rocc.scala:75:26]
    end
    else if (_GEN_89)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_1_pdst <= io_core_dis_uops_0_pdst;	// @[rocc.scala:72:26]
    rxq_uop_1_ppred_busy <= ~_GEN_89 & rxq_uop_1_ppred_busy;	// @[rocc.scala:69:26, :70:26, :72:26, :104:18, :105:29, :106:29, :108:29]
    if (_GEN_91) begin	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_2_uopc <= io_core_dis_uops_0_uopc;	// @[rocc.scala:72:26]
      rxq_uop_2_inst <= io_core_dis_uops_0_inst;	// @[rocc.scala:72:26]
      rxq_uop_2_debug_inst <= io_core_dis_uops_0_debug_inst;	// @[rocc.scala:72:26]
      rxq_uop_2_is_rvc <= io_core_dis_uops_0_is_rvc;	// @[rocc.scala:72:26]
      rxq_uop_2_debug_pc <= io_core_dis_uops_0_debug_pc;	// @[rocc.scala:72:26]
      rxq_uop_2_iq_type <= io_core_dis_uops_0_iq_type;	// @[rocc.scala:72:26]
      rxq_uop_2_fu_code <= io_core_dis_uops_0_fu_code;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_br_type <= io_core_dis_uops_0_ctrl_br_type;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_op1_sel <= io_core_dis_uops_0_ctrl_op1_sel;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_op2_sel <= io_core_dis_uops_0_ctrl_op2_sel;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_imm_sel <= io_core_dis_uops_0_ctrl_imm_sel;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_op_fcn <= io_core_dis_uops_0_ctrl_op_fcn;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_fcn_dw <= io_core_dis_uops_0_ctrl_fcn_dw;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_csr_cmd <= io_core_dis_uops_0_ctrl_csr_cmd;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_is_load <= io_core_dis_uops_0_ctrl_is_load;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_is_sta <= io_core_dis_uops_0_ctrl_is_sta;	// @[rocc.scala:72:26]
      rxq_uop_2_ctrl_is_std <= io_core_dis_uops_0_ctrl_is_std;	// @[rocc.scala:72:26]
      rxq_uop_2_iw_state <= io_core_dis_uops_0_iw_state;	// @[rocc.scala:72:26]
      rxq_uop_2_iw_p1_poisoned <= io_core_dis_uops_0_iw_p1_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_2_iw_p2_poisoned <= io_core_dis_uops_0_iw_p2_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_2_is_br <= io_core_dis_uops_0_is_br;	// @[rocc.scala:72:26]
      rxq_uop_2_is_jalr <= io_core_dis_uops_0_is_jalr;	// @[rocc.scala:72:26]
      rxq_uop_2_is_jal <= io_core_dis_uops_0_is_jal;	// @[rocc.scala:72:26]
      rxq_uop_2_is_sfb <= io_core_dis_uops_0_is_sfb;	// @[rocc.scala:72:26]
      rxq_uop_2_br_tag <= io_core_dis_uops_0_br_tag;	// @[rocc.scala:72:26]
      rxq_uop_2_ftq_idx <= io_core_dis_uops_0_ftq_idx;	// @[rocc.scala:72:26]
      rxq_uop_2_edge_inst <= io_core_dis_uops_0_edge_inst;	// @[rocc.scala:72:26]
      rxq_uop_2_pc_lob <= io_core_dis_uops_0_pc_lob;	// @[rocc.scala:72:26]
      rxq_uop_2_taken <= io_core_dis_uops_0_taken;	// @[rocc.scala:72:26]
      rxq_uop_2_imm_packed <= io_core_dis_uops_0_imm_packed;	// @[rocc.scala:72:26]
      rxq_uop_2_csr_addr <= io_core_dis_uops_0_csr_addr;	// @[rocc.scala:72:26]
      rxq_uop_2_rob_idx <= io_core_dis_uops_0_rob_idx;	// @[rocc.scala:72:26]
      rxq_uop_2_ldq_idx <= io_core_dis_uops_0_ldq_idx;	// @[rocc.scala:72:26]
      rxq_uop_2_stq_idx <= io_core_dis_uops_0_stq_idx;	// @[rocc.scala:72:26]
      rxq_uop_2_rxq_idx <= io_core_dis_uops_0_rxq_idx;	// @[rocc.scala:72:26]
      rxq_uop_2_prs1 <= io_core_dis_uops_0_prs1;	// @[rocc.scala:72:26]
      rxq_uop_2_prs2 <= io_core_dis_uops_0_prs2;	// @[rocc.scala:72:26]
      rxq_uop_2_prs3 <= io_core_dis_uops_0_prs3;	// @[rocc.scala:72:26]
      rxq_uop_2_ppred <= 4'h0;	// @[rocc.scala:72:26]
      rxq_uop_2_prs1_busy <= io_core_dis_uops_0_prs1_busy;	// @[rocc.scala:72:26]
      rxq_uop_2_prs2_busy <= io_core_dis_uops_0_prs2_busy;	// @[rocc.scala:72:26]
      rxq_uop_2_prs3_busy <= io_core_dis_uops_0_prs3_busy;	// @[rocc.scala:72:26]
      rxq_uop_2_stale_pdst <= io_core_dis_uops_0_stale_pdst;	// @[rocc.scala:72:26]
      rxq_uop_2_exception <= io_core_dis_uops_0_exception;	// @[rocc.scala:72:26]
      rxq_uop_2_exc_cause <= io_core_dis_uops_0_exc_cause;	// @[rocc.scala:72:26]
      rxq_uop_2_bypassable <= io_core_dis_uops_0_bypassable;	// @[rocc.scala:72:26]
      rxq_uop_2_mem_cmd <= io_core_dis_uops_0_mem_cmd;	// @[rocc.scala:72:26]
      rxq_uop_2_mem_size <= io_core_dis_uops_0_mem_size;	// @[rocc.scala:72:26]
      rxq_uop_2_mem_signed <= io_core_dis_uops_0_mem_signed;	// @[rocc.scala:72:26]
      rxq_uop_2_is_fence <= io_core_dis_uops_0_is_fence;	// @[rocc.scala:72:26]
      rxq_uop_2_is_fencei <= io_core_dis_uops_0_is_fencei;	// @[rocc.scala:72:26]
      rxq_uop_2_is_amo <= io_core_dis_uops_0_is_amo;	// @[rocc.scala:72:26]
      rxq_uop_2_uses_ldq <= io_core_dis_uops_0_uses_ldq;	// @[rocc.scala:72:26]
      rxq_uop_2_uses_stq <= io_core_dis_uops_0_uses_stq;	// @[rocc.scala:72:26]
      rxq_uop_2_is_sys_pc2epc <= io_core_dis_uops_0_is_sys_pc2epc;	// @[rocc.scala:72:26]
      rxq_uop_2_is_unique <= io_core_dis_uops_0_is_unique;	// @[rocc.scala:72:26]
      rxq_uop_2_flush_on_commit <= io_core_dis_uops_0_flush_on_commit;	// @[rocc.scala:72:26]
      rxq_uop_2_ldst_is_rs1 <= io_core_dis_uops_0_ldst_is_rs1;	// @[rocc.scala:72:26]
      rxq_uop_2_ldst <= io_core_dis_uops_0_ldst;	// @[rocc.scala:72:26]
      rxq_uop_2_lrs1 <= io_core_dis_uops_0_lrs1;	// @[rocc.scala:72:26]
      rxq_uop_2_lrs2 <= io_core_dis_uops_0_lrs2;	// @[rocc.scala:72:26]
      rxq_uop_2_lrs3 <= io_core_dis_uops_0_lrs3;	// @[rocc.scala:72:26]
      rxq_uop_2_ldst_val <= io_core_dis_uops_0_ldst_val;	// @[rocc.scala:72:26]
      rxq_uop_2_dst_rtype <= io_core_dis_uops_0_dst_rtype;	// @[rocc.scala:72:26]
      rxq_uop_2_lrs1_rtype <= io_core_dis_uops_0_lrs1_rtype;	// @[rocc.scala:72:26]
      rxq_uop_2_lrs2_rtype <= io_core_dis_uops_0_lrs2_rtype;	// @[rocc.scala:72:26]
      rxq_uop_2_frs3_en <= io_core_dis_uops_0_frs3_en;	// @[rocc.scala:72:26]
      rxq_uop_2_fp_val <= io_core_dis_uops_0_fp_val;	// @[rocc.scala:72:26]
      rxq_uop_2_fp_single <= io_core_dis_uops_0_fp_single;	// @[rocc.scala:72:26]
      rxq_uop_2_xcpt_pf_if <= io_core_dis_uops_0_xcpt_pf_if;	// @[rocc.scala:72:26]
      rxq_uop_2_xcpt_ae_if <= io_core_dis_uops_0_xcpt_ae_if;	// @[rocc.scala:72:26]
      rxq_uop_2_xcpt_ma_if <= io_core_dis_uops_0_xcpt_ma_if;	// @[rocc.scala:72:26]
      rxq_uop_2_bp_debug_if <= io_core_dis_uops_0_bp_debug_if;	// @[rocc.scala:72:26]
      rxq_uop_2_bp_xcpt_if <= io_core_dis_uops_0_bp_xcpt_if;	// @[rocc.scala:72:26]
      rxq_uop_2_debug_fsrc <= io_core_dis_uops_0_debug_fsrc;	// @[rocc.scala:72:26]
      rxq_uop_2_debug_tsrc <= io_core_dis_uops_0_debug_tsrc;	// @[rocc.scala:72:26]
      rxq_inst_2 <= io_core_dis_uops_0_inst;	// @[rocc.scala:73:26]
    end
    if (rxq_val_2)	// @[rocc.scala:69:26]
      rxq_uop_2_br_mask <= rxq_uop_2_br_mask & ~io_brupdate_b1_resolve_mask;	// @[rocc.scala:72:26, util.scala:85:{25,27}]
    else if (_GEN_91)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_2_br_mask <= io_core_dis_uops_0_br_mask;	// @[rocc.scala:72:26]
    if (_GEN_97) begin	// @[rocc.scala:104:18, :115:50, :122:33]
      rxq_uop_2_pdst <= io_req_bits_uop_pdst;	// @[rocc.scala:72:26]
      rxq_rs1_2 <= io_req_bits_rs1_data;	// @[rocc.scala:74:26]
      rxq_rs2_2 <= io_req_bits_rs2_data;	// @[rocc.scala:75:26]
    end
    else if (_GEN_91)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_2_pdst <= io_core_dis_uops_0_pdst;	// @[rocc.scala:72:26]
    rxq_uop_2_ppred_busy <= ~_GEN_91 & rxq_uop_2_ppred_busy;	// @[rocc.scala:69:26, :70:26, :72:26, :104:18, :105:29, :106:29, :108:29]
    if (_GEN_93) begin	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_3_uopc <= io_core_dis_uops_0_uopc;	// @[rocc.scala:72:26]
      rxq_uop_3_inst <= io_core_dis_uops_0_inst;	// @[rocc.scala:72:26]
      rxq_uop_3_debug_inst <= io_core_dis_uops_0_debug_inst;	// @[rocc.scala:72:26]
      rxq_uop_3_is_rvc <= io_core_dis_uops_0_is_rvc;	// @[rocc.scala:72:26]
      rxq_uop_3_debug_pc <= io_core_dis_uops_0_debug_pc;	// @[rocc.scala:72:26]
      rxq_uop_3_iq_type <= io_core_dis_uops_0_iq_type;	// @[rocc.scala:72:26]
      rxq_uop_3_fu_code <= io_core_dis_uops_0_fu_code;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_br_type <= io_core_dis_uops_0_ctrl_br_type;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_op1_sel <= io_core_dis_uops_0_ctrl_op1_sel;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_op2_sel <= io_core_dis_uops_0_ctrl_op2_sel;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_imm_sel <= io_core_dis_uops_0_ctrl_imm_sel;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_op_fcn <= io_core_dis_uops_0_ctrl_op_fcn;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_fcn_dw <= io_core_dis_uops_0_ctrl_fcn_dw;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_csr_cmd <= io_core_dis_uops_0_ctrl_csr_cmd;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_is_load <= io_core_dis_uops_0_ctrl_is_load;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_is_sta <= io_core_dis_uops_0_ctrl_is_sta;	// @[rocc.scala:72:26]
      rxq_uop_3_ctrl_is_std <= io_core_dis_uops_0_ctrl_is_std;	// @[rocc.scala:72:26]
      rxq_uop_3_iw_state <= io_core_dis_uops_0_iw_state;	// @[rocc.scala:72:26]
      rxq_uop_3_iw_p1_poisoned <= io_core_dis_uops_0_iw_p1_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_3_iw_p2_poisoned <= io_core_dis_uops_0_iw_p2_poisoned;	// @[rocc.scala:72:26]
      rxq_uop_3_is_br <= io_core_dis_uops_0_is_br;	// @[rocc.scala:72:26]
      rxq_uop_3_is_jalr <= io_core_dis_uops_0_is_jalr;	// @[rocc.scala:72:26]
      rxq_uop_3_is_jal <= io_core_dis_uops_0_is_jal;	// @[rocc.scala:72:26]
      rxq_uop_3_is_sfb <= io_core_dis_uops_0_is_sfb;	// @[rocc.scala:72:26]
      rxq_uop_3_br_tag <= io_core_dis_uops_0_br_tag;	// @[rocc.scala:72:26]
      rxq_uop_3_ftq_idx <= io_core_dis_uops_0_ftq_idx;	// @[rocc.scala:72:26]
      rxq_uop_3_edge_inst <= io_core_dis_uops_0_edge_inst;	// @[rocc.scala:72:26]
      rxq_uop_3_pc_lob <= io_core_dis_uops_0_pc_lob;	// @[rocc.scala:72:26]
      rxq_uop_3_taken <= io_core_dis_uops_0_taken;	// @[rocc.scala:72:26]
      rxq_uop_3_imm_packed <= io_core_dis_uops_0_imm_packed;	// @[rocc.scala:72:26]
      rxq_uop_3_csr_addr <= io_core_dis_uops_0_csr_addr;	// @[rocc.scala:72:26]
      rxq_uop_3_rob_idx <= io_core_dis_uops_0_rob_idx;	// @[rocc.scala:72:26]
      rxq_uop_3_ldq_idx <= io_core_dis_uops_0_ldq_idx;	// @[rocc.scala:72:26]
      rxq_uop_3_stq_idx <= io_core_dis_uops_0_stq_idx;	// @[rocc.scala:72:26]
      rxq_uop_3_rxq_idx <= io_core_dis_uops_0_rxq_idx;	// @[rocc.scala:72:26]
      rxq_uop_3_prs1 <= io_core_dis_uops_0_prs1;	// @[rocc.scala:72:26]
      rxq_uop_3_prs2 <= io_core_dis_uops_0_prs2;	// @[rocc.scala:72:26]
      rxq_uop_3_prs3 <= io_core_dis_uops_0_prs3;	// @[rocc.scala:72:26]
      rxq_uop_3_ppred <= 4'h0;	// @[rocc.scala:72:26]
      rxq_uop_3_prs1_busy <= io_core_dis_uops_0_prs1_busy;	// @[rocc.scala:72:26]
      rxq_uop_3_prs2_busy <= io_core_dis_uops_0_prs2_busy;	// @[rocc.scala:72:26]
      rxq_uop_3_prs3_busy <= io_core_dis_uops_0_prs3_busy;	// @[rocc.scala:72:26]
      rxq_uop_3_stale_pdst <= io_core_dis_uops_0_stale_pdst;	// @[rocc.scala:72:26]
      rxq_uop_3_exception <= io_core_dis_uops_0_exception;	// @[rocc.scala:72:26]
      rxq_uop_3_exc_cause <= io_core_dis_uops_0_exc_cause;	// @[rocc.scala:72:26]
      rxq_uop_3_bypassable <= io_core_dis_uops_0_bypassable;	// @[rocc.scala:72:26]
      rxq_uop_3_mem_cmd <= io_core_dis_uops_0_mem_cmd;	// @[rocc.scala:72:26]
      rxq_uop_3_mem_size <= io_core_dis_uops_0_mem_size;	// @[rocc.scala:72:26]
      rxq_uop_3_mem_signed <= io_core_dis_uops_0_mem_signed;	// @[rocc.scala:72:26]
      rxq_uop_3_is_fence <= io_core_dis_uops_0_is_fence;	// @[rocc.scala:72:26]
      rxq_uop_3_is_fencei <= io_core_dis_uops_0_is_fencei;	// @[rocc.scala:72:26]
      rxq_uop_3_is_amo <= io_core_dis_uops_0_is_amo;	// @[rocc.scala:72:26]
      rxq_uop_3_uses_ldq <= io_core_dis_uops_0_uses_ldq;	// @[rocc.scala:72:26]
      rxq_uop_3_uses_stq <= io_core_dis_uops_0_uses_stq;	// @[rocc.scala:72:26]
      rxq_uop_3_is_sys_pc2epc <= io_core_dis_uops_0_is_sys_pc2epc;	// @[rocc.scala:72:26]
      rxq_uop_3_is_unique <= io_core_dis_uops_0_is_unique;	// @[rocc.scala:72:26]
      rxq_uop_3_flush_on_commit <= io_core_dis_uops_0_flush_on_commit;	// @[rocc.scala:72:26]
      rxq_uop_3_ldst_is_rs1 <= io_core_dis_uops_0_ldst_is_rs1;	// @[rocc.scala:72:26]
      rxq_uop_3_ldst <= io_core_dis_uops_0_ldst;	// @[rocc.scala:72:26]
      rxq_uop_3_lrs1 <= io_core_dis_uops_0_lrs1;	// @[rocc.scala:72:26]
      rxq_uop_3_lrs2 <= io_core_dis_uops_0_lrs2;	// @[rocc.scala:72:26]
      rxq_uop_3_lrs3 <= io_core_dis_uops_0_lrs3;	// @[rocc.scala:72:26]
      rxq_uop_3_ldst_val <= io_core_dis_uops_0_ldst_val;	// @[rocc.scala:72:26]
      rxq_uop_3_dst_rtype <= io_core_dis_uops_0_dst_rtype;	// @[rocc.scala:72:26]
      rxq_uop_3_lrs1_rtype <= io_core_dis_uops_0_lrs1_rtype;	// @[rocc.scala:72:26]
      rxq_uop_3_lrs2_rtype <= io_core_dis_uops_0_lrs2_rtype;	// @[rocc.scala:72:26]
      rxq_uop_3_frs3_en <= io_core_dis_uops_0_frs3_en;	// @[rocc.scala:72:26]
      rxq_uop_3_fp_val <= io_core_dis_uops_0_fp_val;	// @[rocc.scala:72:26]
      rxq_uop_3_fp_single <= io_core_dis_uops_0_fp_single;	// @[rocc.scala:72:26]
      rxq_uop_3_xcpt_pf_if <= io_core_dis_uops_0_xcpt_pf_if;	// @[rocc.scala:72:26]
      rxq_uop_3_xcpt_ae_if <= io_core_dis_uops_0_xcpt_ae_if;	// @[rocc.scala:72:26]
      rxq_uop_3_xcpt_ma_if <= io_core_dis_uops_0_xcpt_ma_if;	// @[rocc.scala:72:26]
      rxq_uop_3_bp_debug_if <= io_core_dis_uops_0_bp_debug_if;	// @[rocc.scala:72:26]
      rxq_uop_3_bp_xcpt_if <= io_core_dis_uops_0_bp_xcpt_if;	// @[rocc.scala:72:26]
      rxq_uop_3_debug_fsrc <= io_core_dis_uops_0_debug_fsrc;	// @[rocc.scala:72:26]
      rxq_uop_3_debug_tsrc <= io_core_dis_uops_0_debug_tsrc;	// @[rocc.scala:72:26]
      rxq_inst_3 <= io_core_dis_uops_0_inst;	// @[rocc.scala:73:26]
    end
    if (rxq_val_3)	// @[rocc.scala:69:26]
      rxq_uop_3_br_mask <= rxq_uop_3_br_mask & ~io_brupdate_b1_resolve_mask;	// @[rocc.scala:72:26, util.scala:85:{25,27}]
    else if (_GEN_93)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_3_br_mask <= io_core_dis_uops_0_br_mask;	// @[rocc.scala:72:26]
    if (_GEN_98) begin	// @[rocc.scala:104:18, :115:50, :122:33]
      rxq_uop_3_pdst <= io_req_bits_uop_pdst;	// @[rocc.scala:72:26]
      rxq_rs1_3 <= io_req_bits_rs1_data;	// @[rocc.scala:74:26]
      rxq_rs2_3 <= io_req_bits_rs2_data;	// @[rocc.scala:75:26]
    end
    else if (_GEN_93)	// @[rocc.scala:69:26, :104:18, :105:29]
      rxq_uop_3_pdst <= io_core_dis_uops_0_pdst;	// @[rocc.scala:72:26]
    rxq_uop_3_ppred_busy <= ~_GEN_93 & rxq_uop_3_ppred_busy;	// @[rocc.scala:69:26, :70:26, :72:26, :104:18, :105:29, :106:29, :108:29]
    REG <= io_exception;	// @[rocc.scala:115:34]
    if (reset) begin
      rxq_op_val_0 <= 1'h0;	// @[rocc.scala:70:26]
      rxq_op_val_1 <= 1'h0;	// @[rocc.scala:70:26]
      rxq_op_val_2 <= 1'h0;	// @[rocc.scala:70:26]
      rxq_op_val_3 <= 1'h0;	// @[rocc.scala:70:26]
      rxq_committed_0 <= 1'h0;	// @[rocc.scala:71:26]
      rxq_committed_1 <= 1'h0;	// @[rocc.scala:71:26]
      rxq_committed_2 <= 1'h0;	// @[rocc.scala:71:26]
      rxq_committed_3 <= 1'h0;	// @[rocc.scala:71:26]
      rxq_head <= 2'h0;	// @[rocc.scala:81:29]
      rxq_com_head <= 2'h0;	// @[rocc.scala:83:29]
      rxq_tail <= 2'h0;	// @[rocc.scala:84:29]
    end
    else begin
      if (io_exception) begin
        rxq_op_val_0 <= ~(~rxq_committed_0 | _GEN_107) & _GEN_103;	// @[rocc.scala:70:26, :71:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25, :190:{13,32}, :192:25]
        rxq_op_val_1 <= ~(~rxq_committed_1 | _GEN_108) & _GEN_104;	// @[rocc.scala:70:26, :71:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25, :190:{13,32}, :192:25]
        rxq_op_val_2 <= ~(~rxq_committed_2 | _GEN_109) & _GEN_105;	// @[rocc.scala:70:26, :71:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25, :190:{13,32}, :192:25]
        rxq_op_val_3 <= ~(~rxq_committed_3 | _GEN_110) & _GEN_106;	// @[rocc.scala:70:26, :71:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25, :190:{13,32}, :192:25]
      end
      else begin
        rxq_op_val_0 <= ~_GEN_107 & _GEN_103;	// @[rocc.scala:70:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25]
        rxq_op_val_1 <= ~_GEN_108 & _GEN_104;	// @[rocc.scala:70:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25]
        rxq_op_val_2 <= ~_GEN_109 & _GEN_105;	// @[rocc.scala:70:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25]
        rxq_op_val_3 <= ~_GEN_110 & _GEN_106;	// @[rocc.scala:70:26, :104:18, :115:50, :122:33, :162:23, :164:56, :166:25]
      end
      rxq_committed_0 <= _T_24 & rxq_com_head == 2'h0 | ~_GEN_87 & rxq_committed_0;	// @[rocc.scala:69:26, :70:26, :71:26, :83:29, :104:18, :105:29, :106:29, :107:29, :129:34, :130:92, :131:35]
      rxq_committed_1 <= _T_24 & rxq_com_head == 2'h1 | ~_GEN_89 & rxq_committed_1;	// @[rocc.scala:69:26, :70:26, :71:26, :83:29, :104:18, :105:29, :106:29, :107:29, :129:34, :130:92, :131:35]
      rxq_committed_2 <= _T_24 & rxq_com_head == 2'h2 | ~_GEN_91 & rxq_committed_2;	// @[rocc.scala:69:26, :70:26, :71:26, :83:29, :104:18, :105:29, :106:29, :107:29, :129:34, :130:92, :131:35]
      rxq_committed_3 <= _T_24 & (&rxq_com_head) | ~_GEN_93 & rxq_committed_3;	// @[rocc.scala:69:26, :70:26, :71:26, :83:29, :104:18, :105:29, :106:29, :107:29, :129:34, :130:92, :131:35]
      if (reset) begin
        rxq_head <= 2'h0;	// @[rocc.scala:81:29]
        rxq_com_head <= 2'h0;	// @[rocc.scala:83:29]
        rxq_tail <= 2'h0;	// @[rocc.scala:84:29]
      end
      else begin
        if (_T_28)	// @[rocc.scala:142:32]
          rxq_head <= rxq_head + 2'h1;	// @[rocc.scala:81:29, :105:29, util.scala:203:14]
        if (_T_24)	// @[rocc.scala:129:34]
          rxq_com_head <= rxq_com_head + 2'h1;	// @[rocc.scala:83:29, :105:29, util.scala:203:14]
        if (io_exception)
          rxq_tail <= rxq_com_head;	// @[rocc.scala:83:29, :84:29]
        else if (io_brupdate_b2_mispredict & ~io_exception)	// @[rocc.scala:115:9, :170:35]
          rxq_tail <= io_brupdate_b2_uop_rxq_idx;	// @[rocc.scala:84:29]
        else if (enq_this)	// @[rocc.scala:94:57]
          rxq_tail <= _rxq_tail_T_2;	// @[rocc.scala:84:29, util.scala:203:14]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[rocc.scala:117:11]
      if (_T_11 & ~reset & io_req_bits_uop_rob_idx != _GEN[io_req_bits_uop_rxq_idx]) begin	// @[rocc.scala:115:23, :117:{11,36}]
        if (`ASSERT_VERBOSE_COND_)	// @[rocc.scala:117:11]
          $error("Assertion failed: Mismatch between RoCCUnit request and RoCC execute head\n    at rocc.scala:117 assert(io.req.bits.uop.rob_idx === rxq_uop(rxq_idx).rob_idx,\n");	// @[rocc.scala:117:11]
        if (`STOP_COND_)	// @[rocc.scala:117:11]
          $fatal;	// @[rocc.scala:117:11]
      end
      if (_GEN_0 & ~_GEN_2) begin	// @[rocc.scala:119:11]
        if (`ASSERT_VERBOSE_COND_)	// @[rocc.scala:119:11]
          $error("Assertion failed: Trying to execute rocc inst without the instruction bits\n    at rocc.scala:119 assert(rxq_val(rxq_idx),\n");	// @[rocc.scala:119:11]
        if (`STOP_COND_)	// @[rocc.scala:119:11]
          $fatal;	// @[rocc.scala:119:11]
      end
      if (handle_resp & ~reset & ~(_T_44 | {1'h0, io_core_rocc_resp_bits_rd} == _rcq_io_deq_bits_ldst)) begin	// @[rocc.scala:78:29, :203:76, :205:19, :211:11, :212:{9,38}]
        if (`ASSERT_VERBOSE_COND_)	// @[rocc.scala:211:11]
          $error("Assertion failed: RoCC response destination register does not match expected\n    at rocc.scala:211 assert((rcq.io.deq.bits.dst_rtype === RT_X)\n");	// @[rocc.scala:211:11]
        if (`STOP_COND_)	// @[rocc.scala:211:11]
          $fatal;	// @[rocc.scala:211:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        rxq_val_0 = _RANDOM_0[0];	// @[rocc.scala:69:26]
        rxq_val_1 = _RANDOM_0[1];	// @[rocc.scala:69:26]
        rxq_val_2 = _RANDOM_0[2];	// @[rocc.scala:69:26]
        rxq_val_3 = _RANDOM_0[3];	// @[rocc.scala:69:26]
        rxq_op_val_0 = _RANDOM_0[4];	// @[rocc.scala:69:26, :70:26]
        rxq_op_val_1 = _RANDOM_0[5];	// @[rocc.scala:69:26, :70:26]
        rxq_op_val_2 = _RANDOM_0[6];	// @[rocc.scala:69:26, :70:26]
        rxq_op_val_3 = _RANDOM_0[7];	// @[rocc.scala:69:26, :70:26]
        rxq_committed_0 = _RANDOM_0[8];	// @[rocc.scala:69:26, :71:26]
        rxq_committed_1 = _RANDOM_0[9];	// @[rocc.scala:69:26, :71:26]
        rxq_committed_2 = _RANDOM_0[10];	// @[rocc.scala:69:26, :71:26]
        rxq_committed_3 = _RANDOM_0[11];	// @[rocc.scala:69:26, :71:26]
        rxq_uop_0_uopc = _RANDOM_0[18:12];	// @[rocc.scala:69:26, :72:26]
        rxq_uop_0_inst = {_RANDOM_0[31:19], _RANDOM_1[18:0]};	// @[rocc.scala:69:26, :72:26]
        rxq_uop_0_debug_inst = {_RANDOM_1[31:19], _RANDOM_2[18:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_is_rvc = _RANDOM_2[19];	// @[rocc.scala:72:26]
        rxq_uop_0_debug_pc = {_RANDOM_2[31:20], _RANDOM_3[27:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_iq_type = _RANDOM_3[30:28];	// @[rocc.scala:72:26]
        rxq_uop_0_fu_code = {_RANDOM_3[31], _RANDOM_4[8:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_br_type = _RANDOM_4[12:9];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_op1_sel = _RANDOM_4[14:13];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_op2_sel = _RANDOM_4[17:15];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_imm_sel = _RANDOM_4[20:18];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_op_fcn = _RANDOM_4[24:21];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_fcn_dw = _RANDOM_4[25];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_csr_cmd = _RANDOM_4[28:26];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_is_load = _RANDOM_4[29];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_is_sta = _RANDOM_4[30];	// @[rocc.scala:72:26]
        rxq_uop_0_ctrl_is_std = _RANDOM_4[31];	// @[rocc.scala:72:26]
        rxq_uop_0_iw_state = _RANDOM_5[1:0];	// @[rocc.scala:72:26]
        rxq_uop_0_iw_p1_poisoned = _RANDOM_5[2];	// @[rocc.scala:72:26]
        rxq_uop_0_iw_p2_poisoned = _RANDOM_5[3];	// @[rocc.scala:72:26]
        rxq_uop_0_is_br = _RANDOM_5[4];	// @[rocc.scala:72:26]
        rxq_uop_0_is_jalr = _RANDOM_5[5];	// @[rocc.scala:72:26]
        rxq_uop_0_is_jal = _RANDOM_5[6];	// @[rocc.scala:72:26]
        rxq_uop_0_is_sfb = _RANDOM_5[7];	// @[rocc.scala:72:26]
        rxq_uop_0_br_mask = _RANDOM_5[15:8];	// @[rocc.scala:72:26]
        rxq_uop_0_br_tag = _RANDOM_5[18:16];	// @[rocc.scala:72:26]
        rxq_uop_0_ftq_idx = _RANDOM_5[22:19];	// @[rocc.scala:72:26]
        rxq_uop_0_edge_inst = _RANDOM_5[23];	// @[rocc.scala:72:26]
        rxq_uop_0_pc_lob = _RANDOM_5[29:24];	// @[rocc.scala:72:26]
        rxq_uop_0_taken = _RANDOM_5[30];	// @[rocc.scala:72:26]
        rxq_uop_0_imm_packed = {_RANDOM_5[31], _RANDOM_6[18:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_csr_addr = _RANDOM_6[30:19];	// @[rocc.scala:72:26]
        rxq_uop_0_rob_idx = {_RANDOM_6[31], _RANDOM_7[3:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_ldq_idx = _RANDOM_7[6:4];	// @[rocc.scala:72:26]
        rxq_uop_0_stq_idx = _RANDOM_7[9:7];	// @[rocc.scala:72:26]
        rxq_uop_0_rxq_idx = _RANDOM_7[11:10];	// @[rocc.scala:72:26]
        rxq_uop_0_pdst = _RANDOM_7[17:12];	// @[rocc.scala:72:26]
        rxq_uop_0_prs1 = _RANDOM_7[23:18];	// @[rocc.scala:72:26]
        rxq_uop_0_prs2 = _RANDOM_7[29:24];	// @[rocc.scala:72:26]
        rxq_uop_0_prs3 = {_RANDOM_7[31:30], _RANDOM_8[3:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_ppred = _RANDOM_8[7:4];	// @[rocc.scala:72:26]
        rxq_uop_0_prs1_busy = _RANDOM_8[8];	// @[rocc.scala:72:26]
        rxq_uop_0_prs2_busy = _RANDOM_8[9];	// @[rocc.scala:72:26]
        rxq_uop_0_prs3_busy = _RANDOM_8[10];	// @[rocc.scala:72:26]
        rxq_uop_0_ppred_busy = _RANDOM_8[11];	// @[rocc.scala:72:26]
        rxq_uop_0_stale_pdst = _RANDOM_8[17:12];	// @[rocc.scala:72:26]
        rxq_uop_0_exception = _RANDOM_8[18];	// @[rocc.scala:72:26]
        rxq_uop_0_exc_cause = {_RANDOM_8[31:19], _RANDOM_9, _RANDOM_10[18:0]};	// @[rocc.scala:72:26]
        rxq_uop_0_bypassable = _RANDOM_10[19];	// @[rocc.scala:72:26]
        rxq_uop_0_mem_cmd = _RANDOM_10[24:20];	// @[rocc.scala:72:26]
        rxq_uop_0_mem_size = _RANDOM_10[26:25];	// @[rocc.scala:72:26]
        rxq_uop_0_mem_signed = _RANDOM_10[27];	// @[rocc.scala:72:26]
        rxq_uop_0_is_fence = _RANDOM_10[28];	// @[rocc.scala:72:26]
        rxq_uop_0_is_fencei = _RANDOM_10[29];	// @[rocc.scala:72:26]
        rxq_uop_0_is_amo = _RANDOM_10[30];	// @[rocc.scala:72:26]
        rxq_uop_0_uses_ldq = _RANDOM_10[31];	// @[rocc.scala:72:26]
        rxq_uop_0_uses_stq = _RANDOM_11[0];	// @[rocc.scala:72:26]
        rxq_uop_0_is_sys_pc2epc = _RANDOM_11[1];	// @[rocc.scala:72:26]
        rxq_uop_0_is_unique = _RANDOM_11[2];	// @[rocc.scala:72:26]
        rxq_uop_0_flush_on_commit = _RANDOM_11[3];	// @[rocc.scala:72:26]
        rxq_uop_0_ldst_is_rs1 = _RANDOM_11[4];	// @[rocc.scala:72:26]
        rxq_uop_0_ldst = _RANDOM_11[10:5];	// @[rocc.scala:72:26]
        rxq_uop_0_lrs1 = _RANDOM_11[16:11];	// @[rocc.scala:72:26]
        rxq_uop_0_lrs2 = _RANDOM_11[22:17];	// @[rocc.scala:72:26]
        rxq_uop_0_lrs3 = _RANDOM_11[28:23];	// @[rocc.scala:72:26]
        rxq_uop_0_ldst_val = _RANDOM_11[29];	// @[rocc.scala:72:26]
        rxq_uop_0_dst_rtype = _RANDOM_11[31:30];	// @[rocc.scala:72:26]
        rxq_uop_0_lrs1_rtype = _RANDOM_12[1:0];	// @[rocc.scala:72:26]
        rxq_uop_0_lrs2_rtype = _RANDOM_12[3:2];	// @[rocc.scala:72:26]
        rxq_uop_0_frs3_en = _RANDOM_12[4];	// @[rocc.scala:72:26]
        rxq_uop_0_fp_val = _RANDOM_12[5];	// @[rocc.scala:72:26]
        rxq_uop_0_fp_single = _RANDOM_12[6];	// @[rocc.scala:72:26]
        rxq_uop_0_xcpt_pf_if = _RANDOM_12[7];	// @[rocc.scala:72:26]
        rxq_uop_0_xcpt_ae_if = _RANDOM_12[8];	// @[rocc.scala:72:26]
        rxq_uop_0_xcpt_ma_if = _RANDOM_12[9];	// @[rocc.scala:72:26]
        rxq_uop_0_bp_debug_if = _RANDOM_12[10];	// @[rocc.scala:72:26]
        rxq_uop_0_bp_xcpt_if = _RANDOM_12[11];	// @[rocc.scala:72:26]
        rxq_uop_0_debug_fsrc = _RANDOM_12[13:12];	// @[rocc.scala:72:26]
        rxq_uop_0_debug_tsrc = _RANDOM_12[15:14];	// @[rocc.scala:72:26]
        rxq_uop_1_uopc = _RANDOM_12[22:16];	// @[rocc.scala:72:26]
        rxq_uop_1_inst = {_RANDOM_12[31:23], _RANDOM_13[22:0]};	// @[rocc.scala:72:26]
        rxq_uop_1_debug_inst = {_RANDOM_13[31:23], _RANDOM_14[22:0]};	// @[rocc.scala:72:26]
        rxq_uop_1_is_rvc = _RANDOM_14[23];	// @[rocc.scala:72:26]
        rxq_uop_1_debug_pc = {_RANDOM_14[31:24], _RANDOM_15};	// @[rocc.scala:72:26]
        rxq_uop_1_iq_type = _RANDOM_16[2:0];	// @[rocc.scala:72:26]
        rxq_uop_1_fu_code = _RANDOM_16[12:3];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_br_type = _RANDOM_16[16:13];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_op1_sel = _RANDOM_16[18:17];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_op2_sel = _RANDOM_16[21:19];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_imm_sel = _RANDOM_16[24:22];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_op_fcn = _RANDOM_16[28:25];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_fcn_dw = _RANDOM_16[29];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_csr_cmd = {_RANDOM_16[31:30], _RANDOM_17[0]};	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_is_load = _RANDOM_17[1];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_is_sta = _RANDOM_17[2];	// @[rocc.scala:72:26]
        rxq_uop_1_ctrl_is_std = _RANDOM_17[3];	// @[rocc.scala:72:26]
        rxq_uop_1_iw_state = _RANDOM_17[5:4];	// @[rocc.scala:72:26]
        rxq_uop_1_iw_p1_poisoned = _RANDOM_17[6];	// @[rocc.scala:72:26]
        rxq_uop_1_iw_p2_poisoned = _RANDOM_17[7];	// @[rocc.scala:72:26]
        rxq_uop_1_is_br = _RANDOM_17[8];	// @[rocc.scala:72:26]
        rxq_uop_1_is_jalr = _RANDOM_17[9];	// @[rocc.scala:72:26]
        rxq_uop_1_is_jal = _RANDOM_17[10];	// @[rocc.scala:72:26]
        rxq_uop_1_is_sfb = _RANDOM_17[11];	// @[rocc.scala:72:26]
        rxq_uop_1_br_mask = _RANDOM_17[19:12];	// @[rocc.scala:72:26]
        rxq_uop_1_br_tag = _RANDOM_17[22:20];	// @[rocc.scala:72:26]
        rxq_uop_1_ftq_idx = _RANDOM_17[26:23];	// @[rocc.scala:72:26]
        rxq_uop_1_edge_inst = _RANDOM_17[27];	// @[rocc.scala:72:26]
        rxq_uop_1_pc_lob = {_RANDOM_17[31:28], _RANDOM_18[1:0]};	// @[rocc.scala:72:26]
        rxq_uop_1_taken = _RANDOM_18[2];	// @[rocc.scala:72:26]
        rxq_uop_1_imm_packed = _RANDOM_18[22:3];	// @[rocc.scala:72:26]
        rxq_uop_1_csr_addr = {_RANDOM_18[31:23], _RANDOM_19[2:0]};	// @[rocc.scala:72:26]
        rxq_uop_1_rob_idx = _RANDOM_19[7:3];	// @[rocc.scala:72:26]
        rxq_uop_1_ldq_idx = _RANDOM_19[10:8];	// @[rocc.scala:72:26]
        rxq_uop_1_stq_idx = _RANDOM_19[13:11];	// @[rocc.scala:72:26]
        rxq_uop_1_rxq_idx = _RANDOM_19[15:14];	// @[rocc.scala:72:26]
        rxq_uop_1_pdst = _RANDOM_19[21:16];	// @[rocc.scala:72:26]
        rxq_uop_1_prs1 = _RANDOM_19[27:22];	// @[rocc.scala:72:26]
        rxq_uop_1_prs2 = {_RANDOM_19[31:28], _RANDOM_20[1:0]};	// @[rocc.scala:72:26]
        rxq_uop_1_prs3 = _RANDOM_20[7:2];	// @[rocc.scala:72:26]
        rxq_uop_1_ppred = _RANDOM_20[11:8];	// @[rocc.scala:72:26]
        rxq_uop_1_prs1_busy = _RANDOM_20[12];	// @[rocc.scala:72:26]
        rxq_uop_1_prs2_busy = _RANDOM_20[13];	// @[rocc.scala:72:26]
        rxq_uop_1_prs3_busy = _RANDOM_20[14];	// @[rocc.scala:72:26]
        rxq_uop_1_ppred_busy = _RANDOM_20[15];	// @[rocc.scala:72:26]
        rxq_uop_1_stale_pdst = _RANDOM_20[21:16];	// @[rocc.scala:72:26]
        rxq_uop_1_exception = _RANDOM_20[22];	// @[rocc.scala:72:26]
        rxq_uop_1_exc_cause = {_RANDOM_20[31:23], _RANDOM_21, _RANDOM_22[22:0]};	// @[rocc.scala:72:26]
        rxq_uop_1_bypassable = _RANDOM_22[23];	// @[rocc.scala:72:26]
        rxq_uop_1_mem_cmd = _RANDOM_22[28:24];	// @[rocc.scala:72:26]
        rxq_uop_1_mem_size = _RANDOM_22[30:29];	// @[rocc.scala:72:26]
        rxq_uop_1_mem_signed = _RANDOM_22[31];	// @[rocc.scala:72:26]
        rxq_uop_1_is_fence = _RANDOM_23[0];	// @[rocc.scala:72:26]
        rxq_uop_1_is_fencei = _RANDOM_23[1];	// @[rocc.scala:72:26]
        rxq_uop_1_is_amo = _RANDOM_23[2];	// @[rocc.scala:72:26]
        rxq_uop_1_uses_ldq = _RANDOM_23[3];	// @[rocc.scala:72:26]
        rxq_uop_1_uses_stq = _RANDOM_23[4];	// @[rocc.scala:72:26]
        rxq_uop_1_is_sys_pc2epc = _RANDOM_23[5];	// @[rocc.scala:72:26]
        rxq_uop_1_is_unique = _RANDOM_23[6];	// @[rocc.scala:72:26]
        rxq_uop_1_flush_on_commit = _RANDOM_23[7];	// @[rocc.scala:72:26]
        rxq_uop_1_ldst_is_rs1 = _RANDOM_23[8];	// @[rocc.scala:72:26]
        rxq_uop_1_ldst = _RANDOM_23[14:9];	// @[rocc.scala:72:26]
        rxq_uop_1_lrs1 = _RANDOM_23[20:15];	// @[rocc.scala:72:26]
        rxq_uop_1_lrs2 = _RANDOM_23[26:21];	// @[rocc.scala:72:26]
        rxq_uop_1_lrs3 = {_RANDOM_23[31:27], _RANDOM_24[0]};	// @[rocc.scala:72:26]
        rxq_uop_1_ldst_val = _RANDOM_24[1];	// @[rocc.scala:72:26]
        rxq_uop_1_dst_rtype = _RANDOM_24[3:2];	// @[rocc.scala:72:26]
        rxq_uop_1_lrs1_rtype = _RANDOM_24[5:4];	// @[rocc.scala:72:26]
        rxq_uop_1_lrs2_rtype = _RANDOM_24[7:6];	// @[rocc.scala:72:26]
        rxq_uop_1_frs3_en = _RANDOM_24[8];	// @[rocc.scala:72:26]
        rxq_uop_1_fp_val = _RANDOM_24[9];	// @[rocc.scala:72:26]
        rxq_uop_1_fp_single = _RANDOM_24[10];	// @[rocc.scala:72:26]
        rxq_uop_1_xcpt_pf_if = _RANDOM_24[11];	// @[rocc.scala:72:26]
        rxq_uop_1_xcpt_ae_if = _RANDOM_24[12];	// @[rocc.scala:72:26]
        rxq_uop_1_xcpt_ma_if = _RANDOM_24[13];	// @[rocc.scala:72:26]
        rxq_uop_1_bp_debug_if = _RANDOM_24[14];	// @[rocc.scala:72:26]
        rxq_uop_1_bp_xcpt_if = _RANDOM_24[15];	// @[rocc.scala:72:26]
        rxq_uop_1_debug_fsrc = _RANDOM_24[17:16];	// @[rocc.scala:72:26]
        rxq_uop_1_debug_tsrc = _RANDOM_24[19:18];	// @[rocc.scala:72:26]
        rxq_uop_2_uopc = _RANDOM_24[26:20];	// @[rocc.scala:72:26]
        rxq_uop_2_inst = {_RANDOM_24[31:27], _RANDOM_25[26:0]};	// @[rocc.scala:72:26]
        rxq_uop_2_debug_inst = {_RANDOM_25[31:27], _RANDOM_26[26:0]};	// @[rocc.scala:72:26]
        rxq_uop_2_is_rvc = _RANDOM_26[27];	// @[rocc.scala:72:26]
        rxq_uop_2_debug_pc = {_RANDOM_26[31:28], _RANDOM_27, _RANDOM_28[3:0]};	// @[rocc.scala:72:26]
        rxq_uop_2_iq_type = _RANDOM_28[6:4];	// @[rocc.scala:72:26]
        rxq_uop_2_fu_code = _RANDOM_28[16:7];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_br_type = _RANDOM_28[20:17];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_op1_sel = _RANDOM_28[22:21];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_op2_sel = _RANDOM_28[25:23];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_imm_sel = _RANDOM_28[28:26];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_op_fcn = {_RANDOM_28[31:29], _RANDOM_29[0]};	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_fcn_dw = _RANDOM_29[1];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_csr_cmd = _RANDOM_29[4:2];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_is_load = _RANDOM_29[5];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_is_sta = _RANDOM_29[6];	// @[rocc.scala:72:26]
        rxq_uop_2_ctrl_is_std = _RANDOM_29[7];	// @[rocc.scala:72:26]
        rxq_uop_2_iw_state = _RANDOM_29[9:8];	// @[rocc.scala:72:26]
        rxq_uop_2_iw_p1_poisoned = _RANDOM_29[10];	// @[rocc.scala:72:26]
        rxq_uop_2_iw_p2_poisoned = _RANDOM_29[11];	// @[rocc.scala:72:26]
        rxq_uop_2_is_br = _RANDOM_29[12];	// @[rocc.scala:72:26]
        rxq_uop_2_is_jalr = _RANDOM_29[13];	// @[rocc.scala:72:26]
        rxq_uop_2_is_jal = _RANDOM_29[14];	// @[rocc.scala:72:26]
        rxq_uop_2_is_sfb = _RANDOM_29[15];	// @[rocc.scala:72:26]
        rxq_uop_2_br_mask = _RANDOM_29[23:16];	// @[rocc.scala:72:26]
        rxq_uop_2_br_tag = _RANDOM_29[26:24];	// @[rocc.scala:72:26]
        rxq_uop_2_ftq_idx = _RANDOM_29[30:27];	// @[rocc.scala:72:26]
        rxq_uop_2_edge_inst = _RANDOM_29[31];	// @[rocc.scala:72:26]
        rxq_uop_2_pc_lob = _RANDOM_30[5:0];	// @[rocc.scala:72:26]
        rxq_uop_2_taken = _RANDOM_30[6];	// @[rocc.scala:72:26]
        rxq_uop_2_imm_packed = _RANDOM_30[26:7];	// @[rocc.scala:72:26]
        rxq_uop_2_csr_addr = {_RANDOM_30[31:27], _RANDOM_31[6:0]};	// @[rocc.scala:72:26]
        rxq_uop_2_rob_idx = _RANDOM_31[11:7];	// @[rocc.scala:72:26]
        rxq_uop_2_ldq_idx = _RANDOM_31[14:12];	// @[rocc.scala:72:26]
        rxq_uop_2_stq_idx = _RANDOM_31[17:15];	// @[rocc.scala:72:26]
        rxq_uop_2_rxq_idx = _RANDOM_31[19:18];	// @[rocc.scala:72:26]
        rxq_uop_2_pdst = _RANDOM_31[25:20];	// @[rocc.scala:72:26]
        rxq_uop_2_prs1 = _RANDOM_31[31:26];	// @[rocc.scala:72:26]
        rxq_uop_2_prs2 = _RANDOM_32[5:0];	// @[rocc.scala:72:26]
        rxq_uop_2_prs3 = _RANDOM_32[11:6];	// @[rocc.scala:72:26]
        rxq_uop_2_ppred = _RANDOM_32[15:12];	// @[rocc.scala:72:26]
        rxq_uop_2_prs1_busy = _RANDOM_32[16];	// @[rocc.scala:72:26]
        rxq_uop_2_prs2_busy = _RANDOM_32[17];	// @[rocc.scala:72:26]
        rxq_uop_2_prs3_busy = _RANDOM_32[18];	// @[rocc.scala:72:26]
        rxq_uop_2_ppred_busy = _RANDOM_32[19];	// @[rocc.scala:72:26]
        rxq_uop_2_stale_pdst = _RANDOM_32[25:20];	// @[rocc.scala:72:26]
        rxq_uop_2_exception = _RANDOM_32[26];	// @[rocc.scala:72:26]
        rxq_uop_2_exc_cause = {_RANDOM_32[31:27], _RANDOM_33, _RANDOM_34[26:0]};	// @[rocc.scala:72:26]
        rxq_uop_2_bypassable = _RANDOM_34[27];	// @[rocc.scala:72:26]
        rxq_uop_2_mem_cmd = {_RANDOM_34[31:28], _RANDOM_35[0]};	// @[rocc.scala:72:26]
        rxq_uop_2_mem_size = _RANDOM_35[2:1];	// @[rocc.scala:72:26]
        rxq_uop_2_mem_signed = _RANDOM_35[3];	// @[rocc.scala:72:26]
        rxq_uop_2_is_fence = _RANDOM_35[4];	// @[rocc.scala:72:26]
        rxq_uop_2_is_fencei = _RANDOM_35[5];	// @[rocc.scala:72:26]
        rxq_uop_2_is_amo = _RANDOM_35[6];	// @[rocc.scala:72:26]
        rxq_uop_2_uses_ldq = _RANDOM_35[7];	// @[rocc.scala:72:26]
        rxq_uop_2_uses_stq = _RANDOM_35[8];	// @[rocc.scala:72:26]
        rxq_uop_2_is_sys_pc2epc = _RANDOM_35[9];	// @[rocc.scala:72:26]
        rxq_uop_2_is_unique = _RANDOM_35[10];	// @[rocc.scala:72:26]
        rxq_uop_2_flush_on_commit = _RANDOM_35[11];	// @[rocc.scala:72:26]
        rxq_uop_2_ldst_is_rs1 = _RANDOM_35[12];	// @[rocc.scala:72:26]
        rxq_uop_2_ldst = _RANDOM_35[18:13];	// @[rocc.scala:72:26]
        rxq_uop_2_lrs1 = _RANDOM_35[24:19];	// @[rocc.scala:72:26]
        rxq_uop_2_lrs2 = _RANDOM_35[30:25];	// @[rocc.scala:72:26]
        rxq_uop_2_lrs3 = {_RANDOM_35[31], _RANDOM_36[4:0]};	// @[rocc.scala:72:26]
        rxq_uop_2_ldst_val = _RANDOM_36[5];	// @[rocc.scala:72:26]
        rxq_uop_2_dst_rtype = _RANDOM_36[7:6];	// @[rocc.scala:72:26]
        rxq_uop_2_lrs1_rtype = _RANDOM_36[9:8];	// @[rocc.scala:72:26]
        rxq_uop_2_lrs2_rtype = _RANDOM_36[11:10];	// @[rocc.scala:72:26]
        rxq_uop_2_frs3_en = _RANDOM_36[12];	// @[rocc.scala:72:26]
        rxq_uop_2_fp_val = _RANDOM_36[13];	// @[rocc.scala:72:26]
        rxq_uop_2_fp_single = _RANDOM_36[14];	// @[rocc.scala:72:26]
        rxq_uop_2_xcpt_pf_if = _RANDOM_36[15];	// @[rocc.scala:72:26]
        rxq_uop_2_xcpt_ae_if = _RANDOM_36[16];	// @[rocc.scala:72:26]
        rxq_uop_2_xcpt_ma_if = _RANDOM_36[17];	// @[rocc.scala:72:26]
        rxq_uop_2_bp_debug_if = _RANDOM_36[18];	// @[rocc.scala:72:26]
        rxq_uop_2_bp_xcpt_if = _RANDOM_36[19];	// @[rocc.scala:72:26]
        rxq_uop_2_debug_fsrc = _RANDOM_36[21:20];	// @[rocc.scala:72:26]
        rxq_uop_2_debug_tsrc = _RANDOM_36[23:22];	// @[rocc.scala:72:26]
        rxq_uop_3_uopc = _RANDOM_36[30:24];	// @[rocc.scala:72:26]
        rxq_uop_3_inst = {_RANDOM_36[31], _RANDOM_37[30:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_debug_inst = {_RANDOM_37[31], _RANDOM_38[30:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_is_rvc = _RANDOM_38[31];	// @[rocc.scala:72:26]
        rxq_uop_3_debug_pc = {_RANDOM_39, _RANDOM_40[7:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_iq_type = _RANDOM_40[10:8];	// @[rocc.scala:72:26]
        rxq_uop_3_fu_code = _RANDOM_40[20:11];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_br_type = _RANDOM_40[24:21];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_op1_sel = _RANDOM_40[26:25];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_op2_sel = _RANDOM_40[29:27];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_imm_sel = {_RANDOM_40[31:30], _RANDOM_41[0]};	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_op_fcn = _RANDOM_41[4:1];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_fcn_dw = _RANDOM_41[5];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_csr_cmd = _RANDOM_41[8:6];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_is_load = _RANDOM_41[9];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_is_sta = _RANDOM_41[10];	// @[rocc.scala:72:26]
        rxq_uop_3_ctrl_is_std = _RANDOM_41[11];	// @[rocc.scala:72:26]
        rxq_uop_3_iw_state = _RANDOM_41[13:12];	// @[rocc.scala:72:26]
        rxq_uop_3_iw_p1_poisoned = _RANDOM_41[14];	// @[rocc.scala:72:26]
        rxq_uop_3_iw_p2_poisoned = _RANDOM_41[15];	// @[rocc.scala:72:26]
        rxq_uop_3_is_br = _RANDOM_41[16];	// @[rocc.scala:72:26]
        rxq_uop_3_is_jalr = _RANDOM_41[17];	// @[rocc.scala:72:26]
        rxq_uop_3_is_jal = _RANDOM_41[18];	// @[rocc.scala:72:26]
        rxq_uop_3_is_sfb = _RANDOM_41[19];	// @[rocc.scala:72:26]
        rxq_uop_3_br_mask = _RANDOM_41[27:20];	// @[rocc.scala:72:26]
        rxq_uop_3_br_tag = _RANDOM_41[30:28];	// @[rocc.scala:72:26]
        rxq_uop_3_ftq_idx = {_RANDOM_41[31], _RANDOM_42[2:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_edge_inst = _RANDOM_42[3];	// @[rocc.scala:72:26]
        rxq_uop_3_pc_lob = _RANDOM_42[9:4];	// @[rocc.scala:72:26]
        rxq_uop_3_taken = _RANDOM_42[10];	// @[rocc.scala:72:26]
        rxq_uop_3_imm_packed = _RANDOM_42[30:11];	// @[rocc.scala:72:26]
        rxq_uop_3_csr_addr = {_RANDOM_42[31], _RANDOM_43[10:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_rob_idx = _RANDOM_43[15:11];	// @[rocc.scala:72:26]
        rxq_uop_3_ldq_idx = _RANDOM_43[18:16];	// @[rocc.scala:72:26]
        rxq_uop_3_stq_idx = _RANDOM_43[21:19];	// @[rocc.scala:72:26]
        rxq_uop_3_rxq_idx = _RANDOM_43[23:22];	// @[rocc.scala:72:26]
        rxq_uop_3_pdst = _RANDOM_43[29:24];	// @[rocc.scala:72:26]
        rxq_uop_3_prs1 = {_RANDOM_43[31:30], _RANDOM_44[3:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_prs2 = _RANDOM_44[9:4];	// @[rocc.scala:72:26]
        rxq_uop_3_prs3 = _RANDOM_44[15:10];	// @[rocc.scala:72:26]
        rxq_uop_3_ppred = _RANDOM_44[19:16];	// @[rocc.scala:72:26]
        rxq_uop_3_prs1_busy = _RANDOM_44[20];	// @[rocc.scala:72:26]
        rxq_uop_3_prs2_busy = _RANDOM_44[21];	// @[rocc.scala:72:26]
        rxq_uop_3_prs3_busy = _RANDOM_44[22];	// @[rocc.scala:72:26]
        rxq_uop_3_ppred_busy = _RANDOM_44[23];	// @[rocc.scala:72:26]
        rxq_uop_3_stale_pdst = _RANDOM_44[29:24];	// @[rocc.scala:72:26]
        rxq_uop_3_exception = _RANDOM_44[30];	// @[rocc.scala:72:26]
        rxq_uop_3_exc_cause = {_RANDOM_44[31], _RANDOM_45, _RANDOM_46[30:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_bypassable = _RANDOM_46[31];	// @[rocc.scala:72:26]
        rxq_uop_3_mem_cmd = _RANDOM_47[4:0];	// @[rocc.scala:72:26]
        rxq_uop_3_mem_size = _RANDOM_47[6:5];	// @[rocc.scala:72:26]
        rxq_uop_3_mem_signed = _RANDOM_47[7];	// @[rocc.scala:72:26]
        rxq_uop_3_is_fence = _RANDOM_47[8];	// @[rocc.scala:72:26]
        rxq_uop_3_is_fencei = _RANDOM_47[9];	// @[rocc.scala:72:26]
        rxq_uop_3_is_amo = _RANDOM_47[10];	// @[rocc.scala:72:26]
        rxq_uop_3_uses_ldq = _RANDOM_47[11];	// @[rocc.scala:72:26]
        rxq_uop_3_uses_stq = _RANDOM_47[12];	// @[rocc.scala:72:26]
        rxq_uop_3_is_sys_pc2epc = _RANDOM_47[13];	// @[rocc.scala:72:26]
        rxq_uop_3_is_unique = _RANDOM_47[14];	// @[rocc.scala:72:26]
        rxq_uop_3_flush_on_commit = _RANDOM_47[15];	// @[rocc.scala:72:26]
        rxq_uop_3_ldst_is_rs1 = _RANDOM_47[16];	// @[rocc.scala:72:26]
        rxq_uop_3_ldst = _RANDOM_47[22:17];	// @[rocc.scala:72:26]
        rxq_uop_3_lrs1 = _RANDOM_47[28:23];	// @[rocc.scala:72:26]
        rxq_uop_3_lrs2 = {_RANDOM_47[31:29], _RANDOM_48[2:0]};	// @[rocc.scala:72:26]
        rxq_uop_3_lrs3 = _RANDOM_48[8:3];	// @[rocc.scala:72:26]
        rxq_uop_3_ldst_val = _RANDOM_48[9];	// @[rocc.scala:72:26]
        rxq_uop_3_dst_rtype = _RANDOM_48[11:10];	// @[rocc.scala:72:26]
        rxq_uop_3_lrs1_rtype = _RANDOM_48[13:12];	// @[rocc.scala:72:26]
        rxq_uop_3_lrs2_rtype = _RANDOM_48[15:14];	// @[rocc.scala:72:26]
        rxq_uop_3_frs3_en = _RANDOM_48[16];	// @[rocc.scala:72:26]
        rxq_uop_3_fp_val = _RANDOM_48[17];	// @[rocc.scala:72:26]
        rxq_uop_3_fp_single = _RANDOM_48[18];	// @[rocc.scala:72:26]
        rxq_uop_3_xcpt_pf_if = _RANDOM_48[19];	// @[rocc.scala:72:26]
        rxq_uop_3_xcpt_ae_if = _RANDOM_48[20];	// @[rocc.scala:72:26]
        rxq_uop_3_xcpt_ma_if = _RANDOM_48[21];	// @[rocc.scala:72:26]
        rxq_uop_3_bp_debug_if = _RANDOM_48[22];	// @[rocc.scala:72:26]
        rxq_uop_3_bp_xcpt_if = _RANDOM_48[23];	// @[rocc.scala:72:26]
        rxq_uop_3_debug_fsrc = _RANDOM_48[25:24];	// @[rocc.scala:72:26]
        rxq_uop_3_debug_tsrc = _RANDOM_48[27:26];	// @[rocc.scala:72:26]
        rxq_inst_0 = {_RANDOM_48[31:28], _RANDOM_49[27:0]};	// @[rocc.scala:72:26, :73:26]
        rxq_inst_1 = {_RANDOM_49[31:28], _RANDOM_50[27:0]};	// @[rocc.scala:73:26]
        rxq_inst_2 = {_RANDOM_50[31:28], _RANDOM_51[27:0]};	// @[rocc.scala:73:26]
        rxq_inst_3 = {_RANDOM_51[31:28], _RANDOM_52[27:0]};	// @[rocc.scala:73:26]
        rxq_rs1_0 = {_RANDOM_52[31:28], _RANDOM_53, _RANDOM_54[27:0]};	// @[rocc.scala:73:26, :74:26]
        rxq_rs1_1 = {_RANDOM_54[31:28], _RANDOM_55, _RANDOM_56[27:0]};	// @[rocc.scala:74:26]
        rxq_rs1_2 = {_RANDOM_56[31:28], _RANDOM_57, _RANDOM_58[27:0]};	// @[rocc.scala:74:26]
        rxq_rs1_3 = {_RANDOM_58[31:28], _RANDOM_59, _RANDOM_60[27:0]};	// @[rocc.scala:74:26]
        rxq_rs2_0 = {_RANDOM_60[31:28], _RANDOM_61, _RANDOM_62[27:0]};	// @[rocc.scala:74:26, :75:26]
        rxq_rs2_1 = {_RANDOM_62[31:28], _RANDOM_63, _RANDOM_64[27:0]};	// @[rocc.scala:75:26]
        rxq_rs2_2 = {_RANDOM_64[31:28], _RANDOM_65, _RANDOM_66[27:0]};	// @[rocc.scala:75:26]
        rxq_rs2_3 = {_RANDOM_66[31:28], _RANDOM_67, _RANDOM_68[27:0]};	// @[rocc.scala:75:26]
        rxq_head = _RANDOM_68[29:28];	// @[rocc.scala:75:26, :81:29]
        rxq_com_head = _RANDOM_68[31:30];	// @[rocc.scala:75:26, :83:29]
        rxq_tail = _RANDOM_69[1:0];	// @[rocc.scala:84:29]
        REG = _RANDOM_69[2];	// @[rocc.scala:84:29, :115:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Queue_306 rcq (	// @[rocc.scala:78:29]
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_valid                (_T_28),	// @[rocc.scala:142:32]
    .io_enq_bits_uopc            (_GEN_3[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_inst            (_GEN_4[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_debug_inst      (_GEN_5[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_rvc          (_GEN_6[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_debug_pc        (_GEN_7[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_iq_type         (_GEN_8[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_fu_code         (_GEN_9[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_br_type    (_GEN_10[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_op1_sel    (_GEN_11[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_op2_sel    (_GEN_12[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_imm_sel    (_GEN_13[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_op_fcn     (_GEN_14[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_fcn_dw     (_GEN_15[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_csr_cmd    (_GEN_16[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_is_load    (_GEN_17[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_is_sta     (_GEN_18[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ctrl_is_std     (_GEN_19[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_iw_state        (_GEN_20[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_iw_p1_poisoned  (_GEN_21[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_iw_p2_poisoned  (_GEN_22[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_br           (_GEN_23[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_jalr         (_GEN_24[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_jal          (_GEN_25[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_sfb          (_GEN_26[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_br_mask         (_GEN_27[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_br_tag          (_GEN_28[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ftq_idx         (_GEN_29[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_edge_inst       (_GEN_30[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_pc_lob          (_GEN_31[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_taken           (_GEN_32[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_imm_packed      (_GEN_33[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_csr_addr        (_GEN_34[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_rob_idx         (_GEN[rxq_head]),	// @[rocc.scala:81:29, :117:36, :138:26]
    .io_enq_bits_ldq_idx         (_GEN_35[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_stq_idx         (_GEN_36[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_rxq_idx         (_GEN_37[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_pdst            (_GEN_38[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_prs1            (_GEN_39[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_prs2            (_GEN_40[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_prs3            (_GEN_41[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ppred           (_GEN_42[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_prs1_busy       (_GEN_43[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_prs2_busy       (_GEN_44[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_prs3_busy       (_GEN_45[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ppred_busy      (_GEN_46[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_stale_pdst      (_GEN_47[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_exception       (_GEN_48[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_exc_cause       (_GEN_49[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_bypassable      (_GEN_50[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_mem_cmd         (_GEN_51[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_mem_size        (_GEN_52[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_mem_signed      (_GEN_53[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_fence        (_GEN_54[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_fencei       (_GEN_55[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_amo          (_GEN_56[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_uses_ldq        (_GEN_57[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_uses_stq        (_GEN_58[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_sys_pc2epc   (_GEN_59[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_is_unique       (_GEN_60[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_flush_on_commit (_GEN_61[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ldst_is_rs1     (_GEN_62[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ldst            (_GEN_63[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_lrs1            (_GEN_64[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_lrs2            (_GEN_65[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_lrs3            (_GEN_66[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_ldst_val        (_GEN_67[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_dst_rtype       (_GEN_68[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_lrs1_rtype      (_GEN_69[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_lrs2_rtype      (_GEN_70[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_frs3_en         (_GEN_71[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_fp_val          (_GEN_72[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_fp_single       (_GEN_73[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_xcpt_pf_if      (_GEN_74[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_xcpt_ae_if      (_GEN_75[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_xcpt_ma_if      (_GEN_76[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_bp_debug_if     (_GEN_77[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_bp_xcpt_if      (_GEN_78[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_debug_fsrc      (_GEN_79[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_enq_bits_debug_tsrc      (_GEN_80[rxq_head]),	// @[rocc.scala:81:29, :138:26]
    .io_deq_ready                (handle_resp),	// @[rocc.scala:205:19]
    .io_enq_ready                (_rcq_io_enq_ready),
    .io_deq_valid                (_rcq_io_deq_valid),
    .io_deq_bits_rob_idx         (io_resp_bits_uop_rob_idx),
    .io_deq_bits_pdst            (io_resp_bits_uop_pdst),
    .io_deq_bits_is_amo          (io_resp_bits_uop_is_amo),
    .io_deq_bits_uses_stq        (io_resp_bits_uop_uses_stq),
    .io_deq_bits_ldst            (_rcq_io_deq_bits_ldst),
    .io_deq_bits_dst_rtype       (_rcq_io_deq_bits_dst_rtype)
  );
  assign io_core_rxq_full = _rxq_tail_T_2 == rxq_head;	// @[rocc.scala:81:29, :156:57, util.scala:203:14]
  assign io_core_rxq_empty = rxq_tail == rxq_head;	// @[rocc.scala:81:29, :84:29, :157:33]
  assign io_core_rxq_idx_0 = rxq_tail;	// @[rocc.scala:84:29]
  assign io_core_rocc_cmd_valid = _T_28;	// @[rocc.scala:142:32]
  assign io_core_rocc_cmd_bits_inst_funct = _io_core_rocc_cmd_bits_inst_WIRE_1[31:25];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_rs2 = _io_core_rocc_cmd_bits_inst_WIRE_1[24:20];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_rs1 = _io_core_rocc_cmd_bits_inst_WIRE_1[19:15];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_xd = _io_core_rocc_cmd_bits_inst_WIRE_1[14];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_xs1 = _io_core_rocc_cmd_bits_inst_WIRE_1[13];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_xs2 = _io_core_rocc_cmd_bits_inst_WIRE_1[12];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_rd = _io_core_rocc_cmd_bits_inst_WIRE_1[11:7];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_inst_opcode = _io_core_rocc_cmd_bits_inst_WIRE_1[6:0];	// @[rocc.scala:145:66]
  assign io_core_rocc_cmd_bits_rs1 = _GEN_84[rxq_head];	// @[rocc.scala:81:29, :146:36]
  assign io_core_rocc_cmd_bits_rs2 = _GEN_85[rxq_head];	// @[rocc.scala:81:29, :147:36]
  assign io_core_rocc_cmd_bits_status_debug = io_status_debug;
  assign io_core_rocc_cmd_bits_status_cease = io_status_cease;
  assign io_core_rocc_cmd_bits_status_wfi = io_status_wfi;
  assign io_core_rocc_cmd_bits_status_dprv = io_status_dprv;
  assign io_core_rocc_cmd_bits_status_prv = io_status_prv;
  assign io_core_rocc_cmd_bits_status_tsr = io_status_tsr;
  assign io_core_rocc_cmd_bits_status_tw = io_status_tw;
  assign io_core_rocc_cmd_bits_status_tvm = io_status_tvm;
  assign io_core_rocc_cmd_bits_status_mxr = io_status_mxr;
  assign io_core_rocc_cmd_bits_status_sum = io_status_sum;
  assign io_core_rocc_cmd_bits_status_mprv = io_status_mprv;
  assign io_core_rocc_cmd_bits_status_fs = io_status_fs;
  assign io_core_rocc_cmd_bits_status_mpp = io_status_mpp;
  assign io_core_rocc_cmd_bits_status_spp = io_status_spp;
  assign io_core_rocc_cmd_bits_status_mpie = io_status_mpie;
  assign io_core_rocc_cmd_bits_status_spie = io_status_spie;
  assign io_core_rocc_cmd_bits_status_mie = io_status_mie;
  assign io_core_rocc_cmd_bits_status_sie = io_status_sie;
  assign io_core_rocc_resp_ready = io_resp_ready & _rcq_io_deq_bits_dst_rtype != 2'h2;	// @[rocc.scala:78:29, :207:{44,73}]
  assign io_resp_valid = handle_resp;	// @[rocc.scala:205:19]
  assign io_resp_bits_uop_dst_rtype = _rcq_io_deq_bits_dst_rtype;	// @[rocc.scala:78:29]
  assign io_resp_bits_data = io_core_rocc_resp_bits_data;
endmodule

