Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 18 16:58:01 2018
| Host         : DESKTOP-UBGEV9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.821        0.000                      0                  278        0.189        0.000                      0                  278        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100MHz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.821        0.000                      0                  278        0.189        0.000                      0                  278       19.363        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 image1/xball_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.994ns  (logic 8.890ns (63.526%)  route 5.104ns (36.474%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.247 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 18.909 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.558    18.909    image1/clk_out1
    SLICE_X12Y31         FDRE                                         r  image1/xball_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.524    19.433 r  image1/xball_reg[0]/Q
                         net (fo=3, routed)           0.818    20.251    vga1/xball_reg[9][0]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.375 r  vga1/i__carry_i_4__18/O
                         net (fo=1, routed)           0.000    20.375    image1/hcount_reg[3][0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.888 r  image1/red5_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.888    image1/red5_inferred__11/i__carry_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.005 r  image1/red5_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.005    image1/red5_inferred__11/i__carry__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.328 r  image1/red5_inferred__11/i__carry__1/O[1]
                         net (fo=1, routed)           0.596    21.923    image1/red5_inferred__11/i__carry__1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    25.956 r  image1/red4/PCOUT[47]
                         net (fo=1, routed)           0.002    25.958    image1/red4_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.476 r  image1/red3__1/P[3]
                         net (fo=2, routed)           1.277    28.754    image1/red3__1_n_102
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124    28.878 r  image1/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    28.878    image1/i__carry_i_7__6_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.428 r  image1/red2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.428    image1/red2_inferred__0/i__carry_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  image1/red2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.542    image1/red2_inferred__0/i__carry__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.433    31.088    image1/red28_in
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.152    31.240 f  image1/green[3]_i_6/O
                         net (fo=2, routed)           0.667    31.907    image1/green[3]_i_6_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.356    32.263 f  image1/green[3]_i_2/O
                         net (fo=1, routed)           0.312    32.575    image1/green[3]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.328    32.903 r  image1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    32.903    image1/green[3]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    38.247    image1/clk_out1
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.564    38.811    
                         clock uncertainty           -0.164    38.647    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.077    38.724    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.724    
                         arrival time                         -32.903    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 image1/xball_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.883ns  (logic 8.662ns (62.392%)  route 5.221ns (37.608%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.247 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 18.909 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.558    18.909    image1/clk_out1
    SLICE_X12Y31         FDRE                                         r  image1/xball_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.524    19.433 r  image1/xball_reg[0]/Q
                         net (fo=3, routed)           0.818    20.251    vga1/xball_reg[9][0]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.375 r  vga1/i__carry_i_4__18/O
                         net (fo=1, routed)           0.000    20.375    image1/hcount_reg[3][0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.888 r  image1/red5_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.888    image1/red5_inferred__11/i__carry_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.005 r  image1/red5_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.005    image1/red5_inferred__11/i__carry__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.328 r  image1/red5_inferred__11/i__carry__1/O[1]
                         net (fo=1, routed)           0.596    21.923    image1/red5_inferred__11/i__carry__1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    25.956 r  image1/red4/PCOUT[47]
                         net (fo=1, routed)           0.002    25.958    image1/red4_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.476 r  image1/red3__1/P[3]
                         net (fo=2, routed)           1.277    28.754    image1/red3__1_n_102
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124    28.878 r  image1/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    28.878    image1/i__carry_i_7__6_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.428 r  image1/red2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.428    image1/red2_inferred__0/i__carry_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  image1/red2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.542    image1/red2_inferred__0/i__carry__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.433    31.088    image1/red28_in
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.152    31.240 f  image1/green[3]_i_6/O
                         net (fo=2, routed)           0.667    31.907    image1/green[3]_i_6_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.332    32.239 f  image1/green[1]_i_2/O
                         net (fo=1, routed)           0.429    32.668    image1/green[1]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.124    32.792 r  image1/green[1]_i_1/O
                         net (fo=1, routed)           0.000    32.792    image1/green[1]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.517    38.247    image1/clk_out1
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.564    38.811    
                         clock uncertainty           -0.164    38.647    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    38.728    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -32.792    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 image1/xball_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.558ns  (logic 8.426ns (62.146%)  route 5.132ns (37.854%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 18.909 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.558    18.909    image1/clk_out1
    SLICE_X12Y31         FDRE                                         r  image1/xball_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.524    19.433 r  image1/xball_reg[0]/Q
                         net (fo=3, routed)           0.818    20.251    vga1/xball_reg[9][0]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.375 r  vga1/i__carry_i_4__18/O
                         net (fo=1, routed)           0.000    20.375    image1/hcount_reg[3][0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.888 r  image1/red5_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.888    image1/red5_inferred__11/i__carry_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.005 r  image1/red5_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.005    image1/red5_inferred__11/i__carry__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.328 r  image1/red5_inferred__11/i__carry__1/O[1]
                         net (fo=1, routed)           0.596    21.923    image1/red5_inferred__11/i__carry__1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    25.956 r  image1/red4/PCOUT[47]
                         net (fo=1, routed)           0.002    25.958    image1/red4_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.476 r  image1/red3__1/P[3]
                         net (fo=2, routed)           1.277    28.754    image1/red3__1_n_102
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124    28.878 r  image1/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    28.878    image1/i__carry_i_7__6_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.428 r  image1/red2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.428    image1/red2_inferred__0/i__carry_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  image1/red2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.542    image1/red2_inferred__0/i__carry__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.433    31.088    image1/red28_in
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124    31.212 f  image1/red[3]_i_3__0/O
                         net (fo=3, routed)           0.447    31.659    image1/red[3]_i_3__0_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124    31.783 r  image1/red[3]_i_2/O
                         net (fo=5, routed)           0.560    32.343    image1/red[3]_i_2_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I1_O)        0.124    32.467 r  image1/red[3]_i_1/O
                         net (fo=1, routed)           0.000    32.467    image1/red[3]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.515    38.245    image1/clk_out1
    SLICE_X1Y37          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.564    38.809    
                         clock uncertainty           -0.164    38.645    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.029    38.674    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -32.467    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 image1/xball_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.377ns  (logic 8.426ns (62.987%)  route 4.951ns (37.013%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 18.909 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.558    18.909    image1/clk_out1
    SLICE_X12Y31         FDRE                                         r  image1/xball_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.524    19.433 r  image1/xball_reg[0]/Q
                         net (fo=3, routed)           0.818    20.251    vga1/xball_reg[9][0]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.375 r  vga1/i__carry_i_4__18/O
                         net (fo=1, routed)           0.000    20.375    image1/hcount_reg[3][0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.888 r  image1/red5_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.888    image1/red5_inferred__11/i__carry_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.005 r  image1/red5_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.005    image1/red5_inferred__11/i__carry__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.328 r  image1/red5_inferred__11/i__carry__1/O[1]
                         net (fo=1, routed)           0.596    21.923    image1/red5_inferred__11/i__carry__1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    25.956 r  image1/red4/PCOUT[47]
                         net (fo=1, routed)           0.002    25.958    image1/red4_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.476 r  image1/red3__1/P[3]
                         net (fo=2, routed)           1.277    28.754    image1/red3__1_n_102
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124    28.878 r  image1/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    28.878    image1/i__carry_i_7__6_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.428 r  image1/red2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.428    image1/red2_inferred__0/i__carry_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  image1/red2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.542    image1/red2_inferred__0/i__carry__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 f  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.433    31.088    image1/red28_in
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124    31.212 r  image1/red[3]_i_3__0/O
                         net (fo=3, routed)           0.447    31.659    image1/red[3]_i_3__0_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124    31.783 f  image1/red[3]_i_2/O
                         net (fo=5, routed)           0.379    32.162    image1/red[3]_i_2_n_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.124    32.286 r  image1/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    32.286    image1/blue[3]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  image1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.515    38.245    image1/clk_out1
    SLICE_X3Y37          FDRE                                         r  image1/blue_reg[3]/C
                         clock pessimism              0.564    38.809    
                         clock uncertainty           -0.164    38.645    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.029    38.674    image1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -32.286    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 image1/xball_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.384ns  (logic 8.426ns (62.954%)  route 4.958ns (37.046%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 18.909 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.558    18.909    image1/clk_out1
    SLICE_X12Y31         FDRE                                         r  image1/xball_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.524    19.433 r  image1/xball_reg[0]/Q
                         net (fo=3, routed)           0.818    20.251    vga1/xball_reg[9][0]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124    20.375 r  vga1/i__carry_i_4__18/O
                         net (fo=1, routed)           0.000    20.375    image1/hcount_reg[3][0]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.888 r  image1/red5_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.888    image1/red5_inferred__11/i__carry_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.005 r  image1/red5_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.005    image1/red5_inferred__11/i__carry__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.328 r  image1/red5_inferred__11/i__carry__1/O[1]
                         net (fo=1, routed)           0.596    21.923    image1/red5_inferred__11/i__carry__1_n_6
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.033    25.956 r  image1/red4/PCOUT[47]
                         net (fo=1, routed)           0.002    25.958    image1/red4_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.476 r  image1/red3__1/P[3]
                         net (fo=2, routed)           1.277    28.754    image1/red3__1_n_102
    SLICE_X11Y41         LUT4 (Prop_lut4_I0_O)        0.124    28.878 r  image1/i__carry_i_7__6/O
                         net (fo=1, routed)           0.000    28.878    image1/i__carry_i_7__6_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.428 r  image1/red2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.428    image1/red2_inferred__0/i__carry_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  image1/red2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.542    image1/red2_inferred__0/i__carry__0_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=3, routed)           1.433    31.088    image1/red28_in
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124    31.212 f  image1/red[3]_i_3__0/O
                         net (fo=3, routed)           0.447    31.659    image1/red[3]_i_3__0_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124    31.783 r  image1/red[3]_i_2/O
                         net (fo=5, routed)           0.386    32.169    image1/red[3]_i_2_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I1_O)        0.124    32.293 r  image1/red[1]_i_1/O
                         net (fo=1, routed)           0.000    32.293    image1/red[1]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  image1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.515    38.245    image1/clk_out1
    SLICE_X2Y37          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.564    38.809    
                         clock uncertainty           -0.164    38.645    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)        0.079    38.724    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.724    
                         arrival time                         -32.293    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             14.744ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red3__1/CEA2
                            (falling edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.580ns (12.862%)  route 3.930ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 18.407 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.568    -0.944    vga1/clk_out1
    SLICE_X9Y42          FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[9]/Q
                         net (fo=57, routed)          2.896     2.409    image1/vcount_reg[9][9]
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.124     2.533 r  image1/yball[9]_i_1/O
                         net (fo=12, routed)          1.033     3.566    image1/yball[9]_i_1_n_0
    DSP48_X0Y16          DSP48E1                                      r  image1/red3__1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.251 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.412    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.195 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.776    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.867 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.540    18.407    image1/bbstub_clk_out1
    DSP48_X0Y16          DSP48E1                                      r  image1/red3__1/CLK  (IS_INVERTED)
                         clock pessimism              0.564    18.971    
                         clock uncertainty           -0.164    18.807    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    18.310    image1/red3__1
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 14.744    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red3__2/CED
                            (falling edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.580ns (13.828%)  route 3.614ns (86.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.403 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.568    -0.944    vga1/clk_out1
    SLICE_X9Y42          FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[9]/Q
                         net (fo=57, routed)          2.896     2.409    image1/vcount_reg[9][9]
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.124     2.533 r  image1/yball[9]_i_1/O
                         net (fo=12, routed)          0.718     3.251    image1/yball[9]_i_1_n_0
    DSP48_X0Y14          DSP48E1                                      r  image1/red3__2/CED
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.251 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.412    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.195 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.776    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.867 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.536    18.403    image1/bbstub_clk_out1
    DSP48_X0Y14          DSP48E1                                      r  image1/red3__2/CLK  (IS_INVERTED)
                         clock pessimism              0.564    18.967    
                         clock uncertainty           -0.164    18.803    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.513    18.290    image1/red3__2
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/yball_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.580ns (13.595%)  route 3.686ns (86.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.316 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.568    -0.944    vga1/clk_out1
    SLICE_X9Y42          FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[9]/Q
                         net (fo=57, routed)          2.896     2.409    image1/vcount_reg[9][9]
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.124     2.533 r  image1/yball[9]_i_1/O
                         net (fo=12, routed)          0.790     3.323    image1/yball[9]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  image1/yball_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.251 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.412    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.195 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.776    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.867 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.449    18.316    image1/clk_out1
    SLICE_X11Y39         FDRE                                         r  image1/yball_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.564    18.880    
                         clock uncertainty           -0.164    18.716    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.202    18.514    image1/yball_reg[4]
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/yball_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.580ns (13.595%)  route 3.686ns (86.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.316 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.568    -0.944    vga1/clk_out1
    SLICE_X9Y42          FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[9]/Q
                         net (fo=57, routed)          2.896     2.409    image1/vcount_reg[9][9]
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.124     2.533 r  image1/yball[9]_i_1/O
                         net (fo=12, routed)          0.790     3.323    image1/yball[9]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  image1/yball_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.251 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.412    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.195 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.776    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.867 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.449    18.316    image1/clk_out1
    SLICE_X11Y39         FDRE                                         r  image1/yball_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.564    18.880    
                         clock uncertainty           -0.164    18.716    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.202    18.514    image1/yball_reg[5]
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/yball_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.580ns (13.595%)  route 3.686ns (86.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.316 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.568    -0.944    vga1/clk_out1
    SLICE_X9Y42          FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[9]/Q
                         net (fo=57, routed)          2.896     2.409    image1/vcount_reg[9][9]
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.124     2.533 r  image1/yball[9]_i_1/O
                         net (fo=12, routed)          0.790     3.323    image1/yball[9]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  image1/yball_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.251 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.412    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.195 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.776    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.867 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         1.449    18.316    image1/clk_out1
    SLICE_X11Y39         FDRE                                         r  image1/yball_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.564    18.880    
                         clock uncertainty           -0.164    18.716    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.202    18.514    image1/yball_reg[6]
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 15.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 image1/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.588    image1/clk_out1
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  image1/green_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.313    vga1/tmpgreen[0]
    SLICE_X1Y39          FDRE                                         r  vga1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.826    vga1/clk_out1
    SLICE_X1Y39          FDRE                                         r  vga1/green_reg[1]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.070    -0.502    vga1/green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 image1/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.589    image1/clk_out1
    SLICE_X3Y37          FDRE                                         r  image1/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  image1/blue_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.327    vga1/tmpblue[0]
    SLICE_X2Y36          FDRE                                         r  vga1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.861    -0.829    vga1/clk_out1
    SLICE_X2Y36          FDRE                                         r  vga1/blue_reg[3]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.059    -0.516    vga1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.565    -0.616    vga1/clk_out1
    SLICE_X8Y40          FDRE                                         r  vga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga1/hcount_reg[8]/Q
                         net (fo=49, routed)          0.149    -0.303    vga1/Q[8]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  vga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga1/plusOp__0[8]
    SLICE_X8Y40          FDRE                                         r  vga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    vga1/clk_out1
    SLICE_X8Y40          FDRE                                         r  vga1/hcount_reg[8]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121    -0.495    vga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 image1/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.781%)  route 0.167ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.589    image1/clk_out1
    SLICE_X1Y37          FDRE                                         r  image1/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  image1/red_reg[3]/Q
                         net (fo=2, routed)           0.167    -0.281    vga1/tmpred[1]
    SLICE_X2Y36          FDRE                                         r  vga1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.861    -0.829    vga1/clk_out1
    SLICE_X2Y36          FDRE                                         r  vga1/red_reg[3]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.052    -0.523    vga1/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 image1/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.924%)  route 0.171ns (51.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.589    image1/clk_out1
    SLICE_X2Y37          FDRE                                         r  image1/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  image1/red_reg[1]/Q
                         net (fo=2, routed)           0.171    -0.254    vga1/tmpred[0]
    SLICE_X1Y39          FDRE                                         r  vga1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.826    vga1/clk_out1
    SLICE_X1Y39          FDRE                                         r  vga1/red_reg[1]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.070    -0.502    vga1/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.314%)  route 0.186ns (46.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.565    -0.616    vga1/clk_out1
    SLICE_X8Y41          FDRE                                         r  vga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga1/hcount_reg[7]/Q
                         net (fo=50, routed)          0.186    -0.267    vga1/Q[7]
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.048    -0.219 r  vga1/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.219    vga1/plusOp__0[9]
    SLICE_X8Y40          FDRE                                         r  vga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.835    -0.855    vga1/clk_out1
    SLICE_X8Y40          FDRE                                         r  vga1/hcount_reg[9]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.133    -0.467    vga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 image1/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.589    image1/clk_out1
    SLICE_X3Y37          FDRE                                         r  image1/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  image1/blue_reg[3]/Q
                         net (fo=2, routed)           0.168    -0.280    image1/tmpblue[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I1_O)        0.045    -0.235 r  image1/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    image1/blue[3]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  image1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.828    image1/clk_out1
    SLICE_X3Y37          FDRE                                         r  image1/blue_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091    -0.498    image1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 image1/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.589    image1/clk_out1
    SLICE_X1Y37          FDRE                                         r  image1/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  image1/red_reg[3]/Q
                         net (fo=2, routed)           0.168    -0.280    image1/tmpred[1]
    SLICE_X1Y37          LUT5 (Prop_lut5_I0_O)        0.045    -0.235 r  image1/red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    image1/red[3]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.828    image1/clk_out1
    SLICE_X1Y37          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.498    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 image1/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.588    image1/clk_out1
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  image1/green_reg[3]/Q
                         net (fo=2, routed)           0.175    -0.249    image1/tmpgreen[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  image1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    image1/green[3]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.864    -0.826    image1/clk_out1
    SLICE_X2Y39          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120    -0.468    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 image1/RamCounter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/addr_ram_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        0.371ns  (logic 0.146ns (39.384%)  route 0.225ns (60.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 19.004 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 19.243 - 19.863 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.089 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.529    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.170 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.656    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.682 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.562    19.243    image1/clk_out1
    SLICE_X9Y36          FDRE                                         r  image1/RamCounter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.146    19.389 r  image1/RamCounter_reg[0]/Q
                         net (fo=14, routed)          0.225    19.614    image1/RamCounter_reg__0[0]
    SLICE_X8Y35          FDRE                                         r  image1/addr_ram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.277 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.757    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.615 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.144    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.173 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=108, routed)         0.831    19.004    image1/clk_out1
    SLICE_X8Y35          FDRE                                         r  image1/addr_ram_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.254    19.258    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.088    19.346    image1/addr_ram_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.346    
                         arrival time                          19.614    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.725      37.149     RAMB18_X0Y14     memory1/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X0Y14     memory1/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk1/clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y36      image1/RamCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y36      image1/RamCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y34      image1/RamCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y34      image1/RamCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y35      image1/addr_ram_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y35      image1/addr_ram_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y37      image1/blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y39      image1/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y39      image1/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y37      image1/red_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y37      image1/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y39      vga1/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y39      vga1/green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y44      vga1/hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y44      vga1/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y44      vga1/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y36      image1/RamCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y36      image1/RamCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y35      image1/addr_ram_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y35      image1/addr_ram_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y35      image1/addr_ram_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y35      image1/addr_ram_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y36      image1/refresh_counter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y33      image1/xb2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y33      image1/xb2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y33      image1/xb2_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk1/clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT



