# vsim -coverage -l unaligned.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit unaligned.ucdb; log -r /*;run -all" 
# Start time: 03:01:56 on Oct 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# coverage save -onexit unaligned.ucdb
#  log -r /*
# run -all
# ==========================================================================
# 			TCR
# ==========================================================================
# --------------------------------------------------------------------------
# t =        131 | [WRITE] addr = 12'h001, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        152 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        192 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        211 | [WRITE] addr = 12'h002, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        232 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        272 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        291 | [WRITE] addr = 12'h003, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        312 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        352 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        371 | [READ]  addr = 12'h000, exp rdata = 32'h00000100
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        392 | [PASS]  pready is OFF
# t =        411 | [PASS]  output rdata = 32'h00000100
# pready state when transfer ended:
# t =        432 | [PASS]  pready is OFF
# ==========================================================================
# 			TDR0
# ==========================================================================
# --------------------------------------------------------------------------
# t =        451 | [WRITE] addr = 12'h005, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        472 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        512 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        531 | [WRITE] addr = 12'h006, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        552 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        592 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        611 | [WRITE] addr = 12'h007, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        632 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        672 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        691 | [READ]  addr = 12'h004, exp rdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        712 | [PASS]  pready is OFF
# t =        731 | [PASS]  output rdata = 32'h00000000
# pready state when transfer ended:
# t =        752 | [PASS]  pready is OFF
# ==========================================================================
# 			TDR1
# ==========================================================================
# --------------------------------------------------------------------------
# t =        771 | [WRITE] addr = 12'h009, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        792 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        832 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        851 | [WRITE] addr = 12'h00a, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        872 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        912 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =        931 | [WRITE] addr = 12'h00b, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =        952 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =        992 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1011 | [READ]  addr = 12'h008, exp rdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1032 | [PASS]  pready is OFF
# t =       1051 | [PASS]  output rdata = 32'h00000000
# pready state when transfer ended:
# t =       1072 | [PASS]  pready is OFF
# ==========================================================================
# 			TCMP0
# ==========================================================================
# --------------------------------------------------------------------------
# t =       1091 | [WRITE] addr = 12'h00d, wdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1112 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1152 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1171 | [WRITE] addr = 12'h00e, wdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1192 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1232 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1251 | [WRITE] addr = 12'h00f, wdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1272 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1312 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1331 | [READ]  addr = 12'h00c, exp rdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1352 | [PASS]  pready is OFF
# t =       1371 | [PASS]  output rdata = 32'hffffffff
# pready state when transfer ended:
# t =       1392 | [PASS]  pready is OFF
# ==========================================================================
# 			TCMP1
# ==========================================================================
# --------------------------------------------------------------------------
# t =       1411 | [WRITE] addr = 12'h011, wdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1432 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1472 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1491 | [WRITE] addr = 12'h012, wdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1512 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1552 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1571 | [WRITE] addr = 12'h013, wdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1592 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1632 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1651 | [READ]  addr = 12'h010, exp rdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1672 | [PASS]  pready is OFF
# t =       1691 | [PASS]  output rdata = 32'hffffffff
# pready state when transfer ended:
# t =       1712 | [PASS]  pready is OFF
# ==========================================================================
# 			TIER
# ==========================================================================
# --------------------------------------------------------------------------
# t =       1731 | [WRITE] addr = 12'h015, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1752 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1792 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1811 | [WRITE] addr = 12'h016, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1832 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1872 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1891 | [WRITE] addr = 12'h017, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1912 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       1952 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       1971 | [READ]  addr = 12'h014, exp rdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       1992 | [PASS]  pready is OFF
# t =       2011 | [PASS]  output rdata = 32'h00000000
# pready state when transfer ended:
# t =       2032 | [PASS]  pready is OFF
# ==========================================================================
# 			TISR
# ==========================================================================
# --------------------------------------------------------------------------
# t =       2051 | [WRITE] addr = 12'h019, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2072 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       2112 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       2131 | [WRITE] addr = 12'h01a, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2152 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       2192 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       2211 | [WRITE] addr = 12'h01b, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2232 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       2272 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       2291 | [READ]  addr = 12'h018, exp rdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2312 | [PASS]  pready is OFF
# t =       2331 | [PASS]  output rdata = 32'h00000000
# pready state when transfer ended:
# t =       2352 | [PASS]  pready is OFF
# ==========================================================================
# 			THCSR
# ==========================================================================
# --------------------------------------------------------------------------
# t =       2371 | [WRITE] addr = 12'h01d, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2392 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       2432 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       2451 | [WRITE] addr = 12'h01e, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2472 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       2512 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       2531 | [WRITE] addr = 12'h01f, wdata = 32'hffffffff
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2552 | [PASS]  pready is OFF
# pready state when transfer ended:
# t =       2592 | [PASS]  pready is OFF
# --------------------------------------------------------------------------
# t =       2611 | [READ]  addr = 12'h01c, exp rdata = 32'h00000000
# --------------------------------------------------------------------------
# pready state when penable is first asserted:
# t =       2632 | [PASS]  pready is OFF
# t =       2651 | [PASS]  output rdata = 32'h00000000
# pready state when transfer ended:
# t =       2672 | [PASS]  pready is OFF
# ==========================================================================
# 	SUMMARY:
# Total test cases run: 72
# Passed              : 72
# Failed              : 0
# Test_result PASSED
# ==========================================================================
# ** Note: $finish    : ../tb/test_bench.v(321)
#    Time: 2772 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 03:01:57 on Oct 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
