Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 24 13:18:13 2018
| Host         : Ege-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sensor_timing_summary_routed.rpt -pb sensor_timing_summary_routed.pb -rpx sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.369        0.000                      0                  122        0.254        0.000                      0                  122        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.369        0.000                      0                  122        0.254        0.000                      0                  122        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.056ns (25.455%)  route 3.093ns (74.545%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.651     9.462    rangesen/count[0]_i_1_n_0
    SLICE_X3Y131         FDRE                                         r  rangesen/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.673    15.014    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  rangesen/count_reg[16]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y131         FDRE (Setup_fdre_C_R)       -0.429    14.831    rangesen/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.056ns (26.333%)  route 2.954ns (73.667%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.512     9.323    rangesen/count[0]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.672    15.013    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[12]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    14.830    rangesen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.056ns (26.333%)  route 2.954ns (73.667%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.512     9.323    rangesen/count[0]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.672    15.013    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[13]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    14.830    rangesen/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.056ns (26.333%)  route 2.954ns (73.667%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.512     9.323    rangesen/count[0]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.672    15.013    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[14]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    14.830    rangesen/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.056ns (26.333%)  route 2.954ns (73.667%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.512     9.323    rangesen/count[0]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.672    15.013    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[15]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y130         FDRE (Setup_fdre_C_R)       -0.429    14.830    rangesen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.056ns (26.447%)  route 2.937ns (73.553%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.495     9.306    rangesen/count[0]_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.671    15.012    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[4]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y128         FDRE (Setup_fdre_C_R)       -0.429    14.829    rangesen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.056ns (26.447%)  route 2.937ns (73.553%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.495     9.306    rangesen/count[0]_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.671    15.012    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[5]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y128         FDRE (Setup_fdre_C_R)       -0.429    14.829    rangesen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.056ns (26.447%)  route 2.937ns (73.553%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.495     9.306    rangesen/count[0]_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.671    15.012    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[6]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y128         FDRE (Setup_fdre_C_R)       -0.429    14.829    rangesen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.056ns (26.447%)  route 2.937ns (73.553%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.495     9.306    rangesen/count[0]_i_1_n_0
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.671    15.012    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  rangesen/count_reg[7]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y128         FDRE (Setup_fdre_C_R)       -0.429    14.829    rangesen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 rangesen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.056ns (26.426%)  route 2.940ns (73.574%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.792     5.313    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  rangesen/count_reg[2]/Q
                         net (fo=5, routed)           0.962     6.731    rangesen/count_reg[2]
    SLICE_X4Y129         LUT3 (Prop_lut3_I0_O)        0.150     6.881 r  rangesen/santimetre[0]_i_7/O
                         net (fo=1, routed)           0.836     7.717    rangesen/santimetre[0]_i_7_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.326     8.043 r  rangesen/santimetre[0]_i_2/O
                         net (fo=17, routed)          0.644     8.687    rangesen/santimetre[0]_i_2_n_0
    SLICE_X0Y129         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  rangesen/count[0]_i_1/O
                         net (fo=17, routed)          0.498     9.309    rangesen/count[0]_i_1_n_0
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.669    15.010    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[0]/C
                         clock pessimism              0.303    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y127         FDRE (Setup_fdre_C_R)       -0.429    14.849    rangesen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rangesen/segment_sayac_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/segment_sayac_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.468    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  rangesen/segment_sayac_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  rangesen/segment_sayac_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    rangesen/segment_sayac_reg_n_0_[10]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  rangesen/segment_sayac_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    rangesen/segment_sayac_reg[8]_i_1_n_5
    SLICE_X64Y28         FDRE                                         r  rangesen/segment_sayac_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.854     1.981    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  rangesen/segment_sayac_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    rangesen/segment_sayac_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rangesen/segment_sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/segment_sayac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.583     1.466    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  rangesen/segment_sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  rangesen/segment_sayac_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    rangesen/segment_sayac_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  rangesen/segment_sayac_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    rangesen/segment_sayac_reg[0]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  rangesen/segment_sayac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.851     1.978    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  rangesen/segment_sayac_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    rangesen/segment_sayac_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rangesen/segment_sayac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/segment_sayac_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.585     1.468    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  rangesen/segment_sayac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  rangesen/segment_sayac_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    rangesen/segment_sayac_reg_n_0_[6]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  rangesen/segment_sayac_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    rangesen/segment_sayac_reg[4]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  rangesen/segment_sayac_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.853     1.980    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  rangesen/segment_sayac_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    rangesen/segment_sayac_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 rangesen/segment_sayac_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/segment_sayac_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.586     1.469    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  rangesen/segment_sayac_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  rangesen/segment_sayac_reg[14]/Q
                         net (fo=1, routed)           0.114     1.748    rangesen/segment_sayac_reg_n_0_[14]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  rangesen/segment_sayac_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    rangesen/segment_sayac_reg[12]_i_1_n_5
    SLICE_X64Y29         FDRE                                         r  rangesen/segment_sayac_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.855     1.982    rangesen/CLK_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  rangesen/segment_sayac_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    rangesen/segment_sayac_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rangesen/santimetre_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/santimetre_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.663     1.547    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  rangesen/santimetre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  rangesen/santimetre_reg[3]/Q
                         net (fo=2, routed)           0.119     1.807    rangesen/santimetre_reg[3]
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  rangesen/santimetre_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.915    rangesen/santimetre_reg[0]_i_3_n_4
    SLICE_X1Y126         FDRE                                         r  rangesen/santimetre_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.935     2.063    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  rangesen/santimetre_reg[3]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.105     1.652    rangesen/santimetre_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rangesen/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.667     1.551    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  rangesen/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.811    rangesen/count_reg[15]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  rangesen/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    rangesen/count_reg[12]_i_1_n_4
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.940     2.068    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  rangesen/count_reg[15]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.105     1.656    rangesen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rangesen/santimetre_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/santimetre_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.665     1.549    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  rangesen/santimetre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  rangesen/santimetre_reg[11]/Q
                         net (fo=2, routed)           0.119     1.809    rangesen/santimetre_reg[11]
    SLICE_X1Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  rangesen/santimetre_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    rangesen/santimetre_reg[8]_i_1_n_4
    SLICE_X1Y128         FDRE                                         r  rangesen/santimetre_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.938     2.066    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  rangesen/santimetre_reg[11]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.105     1.654    rangesen/santimetre_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rangesen/santimetre_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/santimetre_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.666     1.550    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  rangesen/santimetre_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  rangesen/santimetre_reg[15]/Q
                         net (fo=2, routed)           0.119     1.810    rangesen/santimetre_reg[15]
    SLICE_X1Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  rangesen/santimetre_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    rangesen/santimetre_reg[12]_i_1_n_4
    SLICE_X1Y129         FDRE                                         r  rangesen/santimetre_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.939     2.067    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  rangesen/santimetre_reg[15]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.105     1.655    rangesen/santimetre_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rangesen/santimetre_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/santimetre_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.665     1.549    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  rangesen/santimetre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  rangesen/santimetre_reg[7]/Q
                         net (fo=2, routed)           0.119     1.809    rangesen/santimetre_reg[7]
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  rangesen/santimetre_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    rangesen/santimetre_reg[4]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  rangesen/santimetre_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.937     2.065    rangesen/CLK_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  rangesen/santimetre_reg[7]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    rangesen/santimetre_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rangesen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rangesen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.665     1.549    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  rangesen/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.810    rangesen/count_reg[3]
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  rangesen/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.918    rangesen/count_reg[0]_i_3_n_4
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.937     2.065    rangesen/CLK_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  rangesen/count_reg[3]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    rangesen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   ldrsen/LED1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y38   ldrsen2/LED1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   ldrsen3/LED1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   rangesen/SEG_SEC_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   rangesen/SEG_SEC_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130   rangesen/TRIGGER_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y128   rangesen/bekleme_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y127   rangesen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y129   rangesen/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   ldrsen/LED1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38   ldrsen2/LED1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y40   ldrsen3/LED1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   rangesen/SEG_SEC_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   rangesen/SEG_SEC_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128   rangesen/bekleme_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   rangesen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   rangesen/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   rangesen/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y127   rangesen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   rangesen/SEG_SEC_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   rangesen/TRIGGER_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   rangesen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   rangesen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   rangesen/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   rangesen/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   rangesen/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   rangesen/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131   rangesen/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   rangesen/count_reg[8]/C



