<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CZ3001_Project_Part2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="part2_pipelined_5_stage_cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="part2_pipelined_5_stage_cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="part2_pipelined_5_stage_cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="part2_pipelined_5_stage_cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="part2_pipelined_5_stage_cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="part2_pipelined_5_stage_cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="part2_pipelined_5_stage_cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="part2_pipelined_5_stage_cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="part2_pipelined_5_stage_cpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="part2_pipelined_5_stage_cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="part2_pipelined_5_stage_cpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_pt2_5stage_pipelined_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_pt2_5stage_pipelined_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench_pt2_5stage_pipelined_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460320868" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460320868" xil_pn:in_ck="2842987913723149796" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EX_MEM_stage.v"/>
      <outfile xil_pn:name="ID_EXEstage.v"/>
      <outfile xil_pn:name="MEM_WB_stage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="dmemory.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test_bench_pt2_5stage_pipelined.v"/>
    </transform>
    <transform xil_pn:end_ts="1460320868" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8889623040419978978" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460320868" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4690019129488258912" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460320868" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3190876698370881353" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460320868" xil_pn:in_ck="2842987913723149796" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EX_MEM_stage.v"/>
      <outfile xil_pn:name="ID_EXEstage.v"/>
      <outfile xil_pn:name="MEM_WB_stage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="dmemory.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test_bench_pt2_5stage_pipelined.v"/>
    </transform>
    <transform xil_pn:end_ts="1460320872" xil_pn:in_ck="2842987913723149796" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4537776719804842221" xil_pn:start_ts="1460320868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_pt2_5stage_pipelined_beh.prj"/>
      <outfile xil_pn:name="test_bench_pt2_5stage_pipelined_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460320873" xil_pn:in_ck="-8697120361500811324" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-116875536540862694" xil_pn:start_ts="1460320872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_pt2_5stage_pipelined_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="943944678528176283" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3190876698370881353" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6278719415178791267" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353908610680735" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460307878" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="496860618035839105" xil_pn:start_ts="1460307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460310474" xil_pn:in_ck="-377948844114392245" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2565027964416123344" xil_pn:start_ts="1460310466">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.lso"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.ngc"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.ngr"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.prj"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.syr"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu.xst"/>
      <outfile xil_pn:name="part2_pipelined_5_stage_cpu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
