# HDL: SystemVerilog

HDL program using SystemVerilog to create an
Arithmetic Logic Unit.

Testbench.sv then tests the user created ALU.