{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594212322449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594212322454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 20:45:22 2020 " "Processing started: Wed Jul 08 20:45:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594212322454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212322454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lijiantao2018114266_14 -c lijiantao2018114266_14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lijiantao2018114266_14 -c lijiantao2018114266_14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212322454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594212322839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594212322839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lijiantao2018114266_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lijiantao2018114266_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lijiantao2018114266_14-A " "Found design unit 1: lijiantao2018114266_14-A" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594212331061 ""} { "Info" "ISGN_ENTITY_NAME" "1 lijiantao2018114266_14 " "Found entity 1: lijiantao2018114266_14" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594212331061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lijiantao2018114266_14 " "Elaborating entity \"lijiantao2018114266_14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594212331091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZFGE lijiantao2018114266_14.vhd(35) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(35): signal \"SZFGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331125 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZFSHI lijiantao2018114266_14.vhd(35) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(35): signal \"SZFSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331125 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZSGE lijiantao2018114266_14.vhd(41) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(41): signal \"SZSGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331131 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZSSHI lijiantao2018114266_14.vhd(41) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(41): signal \"SZSSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331131 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZFGE lijiantao2018114266_14.vhd(47) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(47): signal \"NZFGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331131 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZFSHI lijiantao2018114266_14.vhd(47) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(47): signal \"NZFSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331131 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZSGE lijiantao2018114266_14.vhd(53) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(53): signal \"NZSGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZSSHI lijiantao2018114266_14.vhd(53) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(53): signal \"NZSSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP0 lijiantao2018114266_14.vhd(29) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(29): inferring latch(es) for signal or variable \"TEMP0\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP1 lijiantao2018114266_14.vhd(29) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(29): inferring latch(es) for signal or variable \"TEMP1\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZSSHI lijiantao2018114266_14.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(63): signal \"SZSSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZSGE lijiantao2018114266_14.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(63): signal \"SZSGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZFSHI lijiantao2018114266_14.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(63): signal \"SZFSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZFGE lijiantao2018114266_14.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(63): signal \"SZFGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZMSHI lijiantao2018114266_14.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(63): signal \"SZMSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZMGE lijiantao2018114266_14.vhd(63) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(63): signal \"SZMGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331132 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZSSHI lijiantao2018114266_14.vhd(65) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(65): signal \"SZSSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZSGE lijiantao2018114266_14.vhd(65) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(65): signal \"SZSGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP1 lijiantao2018114266_14.vhd(65) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(65): signal \"TEMP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP0 lijiantao2018114266_14.vhd(65) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(65): signal \"TEMP0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZMSHI lijiantao2018114266_14.vhd(65) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(65): signal \"SZMSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZMGE lijiantao2018114266_14.vhd(65) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(65): signal \"SZMGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP1 lijiantao2018114266_14.vhd(67) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(67): signal \"TEMP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP0 lijiantao2018114266_14.vhd(67) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(67): signal \"TEMP0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZFSHI lijiantao2018114266_14.vhd(67) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(67): signal \"SZFSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZFGE lijiantao2018114266_14.vhd(67) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(67): signal \"SZFGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZMSHI lijiantao2018114266_14.vhd(67) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(67): signal \"SZMSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SZMGE lijiantao2018114266_14.vhd(67) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(67): signal \"SZMGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZSSHI lijiantao2018114266_14.vhd(69) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(69): signal \"NZSSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZSGE lijiantao2018114266_14.vhd(69) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(69): signal \"NZSGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP1 lijiantao2018114266_14.vhd(69) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(69): signal \"TEMP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP0 lijiantao2018114266_14.vhd(69) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(69): signal \"TEMP0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331133 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP1 lijiantao2018114266_14.vhd(71) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(71): signal \"TEMP1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMP0 lijiantao2018114266_14.vhd(71) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(71): signal \"TEMP0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZFSHI lijiantao2018114266_14.vhd(71) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(71): signal \"NZFSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NZFGE lijiantao2018114266_14.vhd(71) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(71): signal \"NZFGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBFSHI lijiantao2018114266_14.vhd(73) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(73): signal \"MBFSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBFGE lijiantao2018114266_14.vhd(73) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(73): signal \"MBFGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBMSHI lijiantao2018114266_14.vhd(73) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(73): signal \"MBMSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBMGE lijiantao2018114266_14.vhd(73) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(73): signal \"MBMGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBBSHI lijiantao2018114266_14.vhd(73) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(73): signal \"MBBSHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MBBGE lijiantao2018114266_14.vhd(73) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(73): signal \"MBBGE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP5 lijiantao2018114266_14.vhd(60) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(60): inferring latch(es) for signal or variable \"TMP5\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331134 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP4 lijiantao2018114266_14.vhd(60) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(60): inferring latch(es) for signal or variable \"TMP4\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331135 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP3 lijiantao2018114266_14.vhd(60) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(60): inferring latch(es) for signal or variable \"TMP3\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331135 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP2 lijiantao2018114266_14.vhd(60) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(60): inferring latch(es) for signal or variable \"TMP2\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331135 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP1 lijiantao2018114266_14.vhd(60) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(60): inferring latch(es) for signal or variable \"TMP1\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331135 "|lijiantao2018114266_14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TMP0 lijiantao2018114266_14.vhd(60) " "VHDL Process Statement warning at lijiantao2018114266_14.vhd(60): inferring latch(es) for signal or variable \"TMP0\", which holds its previous value in one or more paths through the process" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1594212331135 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[0\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[0\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331136 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[1\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[1\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331136 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[2\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[2\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331136 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[3\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[3\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[4\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[4\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[5\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[5\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP0\[6\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP0\[6\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[0\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[0\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[1\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[1\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[2\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[2\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[3\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[3\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[4\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[4\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[5\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[5\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP1\[6\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP1\[6\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[0\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[0\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[1\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[1\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[2\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[2\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[3\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[3\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331137 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[4\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[4\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[5\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[5\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP2\[6\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP2\[6\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[0\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[0\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[1\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[1\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[2\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[2\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[3\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[3\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[4\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[4\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[5\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[5\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP3\[6\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP3\[6\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[0\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[0\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[1\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[1\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[2\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[2\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[3\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[3\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[4\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[4\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331138 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[5\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[5\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP4\[6\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP4\[6\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[0\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[0\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[1\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[1\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[2\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[2\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[3\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[3\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[4\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[4\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[5\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[5\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TMP5\[6\] lijiantao2018114266_14.vhd(60) " "Inferred latch for \"TMP5\[6\]\" at lijiantao2018114266_14.vhd(60)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[0\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[0\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[1\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[1\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[2\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[2\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[3\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[3\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[4\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[4\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[5\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[5\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331139 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP1\[6\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP1\[6\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[0\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[0\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[1\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[1\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[2\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[2\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[3\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[3\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[4\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[4\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[5\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[5\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP0\[6\] lijiantao2018114266_14.vhd(29) " "Inferred latch for \"TEMP0\[6\]\" at lijiantao2018114266_14.vhd(29)" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212331140 "|lijiantao2018114266_14"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[0\] " "Latch TMP5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[1\] " "Latch TMP5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[2\] " "Latch TMP5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[3\] " "Latch TMP5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[4\] " "Latch TMP5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[5\] " "Latch TMP5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP5\[6\] " "Latch TMP5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[0\] " "Latch TMP4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[1\] " "Latch TMP4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[2\] " "Latch TMP4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331641 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[3\] " "Latch TMP4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[4\] " "Latch TMP4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[5\] " "Latch TMP4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP4\[6\] " "Latch TMP4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[0\] " "Latch TMP3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[1\] " "Latch TMP3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[2\] " "Latch TMP3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[3\] " "Latch TMP3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[4\] " "Latch TMP3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[5\] " "Latch TMP3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP3\[6\] " "Latch TMP3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[0\] " "Latch TMP2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[1\] " "Latch TMP2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[2\] " "Latch TMP2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[3\] " "Latch TMP2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331642 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[4\] " "Latch TMP2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[5\] " "Latch TMP2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP2\[6\] " "Latch TMP2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[2\] " "Ports D and ENA on the latch are fed by the same signal STATE\[2\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[0\] " "Latch TMP1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[1\] " "Latch TMP1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[2\] " "Latch TMP1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[3\] " "Latch TMP1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[4\] " "Latch TMP1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[5\] " "Latch TMP1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP1\[6\] " "Latch TMP1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[0\] " "Latch TMP0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[1\] " "Latch TMP0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[2\] " "Latch TMP0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[3\] " "Latch TMP0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[4\] " "Latch TMP0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[5\] " "Latch TMP0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331643 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TMP0\[6\] " "Latch TMP0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[0\] " "Latch TEMP1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[1\] " "Latch TEMP1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[2\] " "Latch TEMP1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[3\] " "Latch TEMP1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[4\] " "Latch TEMP1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[5\] " "Latch TEMP1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP1\[6\] " "Latch TEMP1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[0\] " "Latch TEMP0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[1\] " "Latch TEMP0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[2\] " "Latch TEMP0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[3\] " "Latch TEMP0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[4\] " "Latch TEMP0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[5\] " "Latch TEMP0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP0\[6\] " "Latch TEMP0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STATE\[0\] " "Ports D and ENA on the latch are fed by the same signal STATE\[0\]" {  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1594212331644 ""}  } { { "lijiantao2018114266_14.vhd" "" { Text "D:/Desktop/ele/dianzishixi/lijiantao2018114266_14/lijiantao2018114266_14.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1594212331644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594212331859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594212332272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594212332272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "116 " "Implemented 116 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594212332317 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594212332317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594212332317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594212332317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594212332336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 20:45:32 2020 " "Processing ended: Wed Jul 08 20:45:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594212332336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594212332336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594212332336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594212332336 ""}
