{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635181459703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635181459703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 04:04:19 2021 " "Processing started: Tue Oct 26 04:04:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635181459703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181459703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lpcdbg_qspi_p83-80_intel-sr6a4 -c lpcdbg_qspi_p83-80_intel-sr6a4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lpcdbg_qspi_p83-80_intel-sr6a4 -c lpcdbg_qspi_p83-80_intel-sr6a4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181459704 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181460018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635181460048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635181460048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/top_level.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635181467424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181467424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpc_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpc_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpc_decode " "Found entity 1: lpc_decode" {  } { { "lpc_decode.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/lpc_decode.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635181467426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181467426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qspi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file qspi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 qspi_slave " "Found entity 1: qspi_slave" {  } { { "qspi_slave.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/qspi_slave.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635181467427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181467427 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.v(66) " "Verilog HDL Instantiation warning at top_level.v(66): instance has no name" {  } { { "top_level.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/top_level.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635181467429 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.v(77) " "Verilog HDL Instantiation warning at top_level.v(77): instance has no name" {  } { { "top_level.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/top_level.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635181467429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635181467457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpc_decode lpc_decode:comb_3 " "Elaborating entity \"lpc_decode\" for hierarchy \"lpc_decode:comb_3\"" {  } { { "top_level.v" "comb_3" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/top_level.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635181467458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iow_hit lpc_decode.v(53) " "Verilog HDL or VHDL warning at lpc_decode.v(53): object \"iow_hit\" assigned a value but never read" {  } { { "lpc_decode.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/lpc_decode.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635181467459 "|top_level|lpc_decode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_reg lpc_decode.v(79) " "Verilog HDL Always Construct warning at lpc_decode.v(79): inferring latch(es) for variable \"address_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lpc_decode.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/lpc_decode.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635181467459 "|top_level|lpc_decode:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qspi_slave qspi_slave:comb_4 " "Elaborating entity \"qspi_slave\" for hierarchy \"qspi_slave:comb_4\"" {  } { { "top_level.v" "comb_4" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/top_level.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635181467460 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635181467742 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lpc_v3p3_s0 " "No output dependent on input pin \"lpc_v3p3_s0\"" {  } { { "top_level.v" "" { Text "D:/6 - Projects/Software/! FPGA - CPLD/lpcdbg_qspi_p83-80_intel-sr6a4_evt/top_level.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635181467748 "|top_level|lpc_v3p3_s0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635181467748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635181467748 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635181467748 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635181467748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635181467748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635181467748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635181467788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 04:04:27 2021 " "Processing ended: Tue Oct 26 04:04:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635181467788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635181467788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635181467788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635181467788 ""}
