{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605834377146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605834377147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 22:06:16 2020 " "Processing started: Thu Nov 19 22:06:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605834377147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605834377147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teste -c teste " "Command: quartus_sta teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605834377147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605834377196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605834377482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605834377482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834377542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834377543 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1605834378188 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1605834378402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834378403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_undd:Controle\|controleOUT ctrl_undd:Controle\|controleOUT " "create_clock -period 1.000 -name ctrl_undd:Controle\|controleOUT ctrl_undd:Controle\|controleOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605834378446 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:divFreq\|div_clk divisor:divFreq\|div_clk " "create_clock -period 1.000 -name divisor:divFreq\|div_clk divisor:divFreq\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605834378446 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name realClk realClk " "create_clock -period 1.000 -name realClk realClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605834378446 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_undd:Controle\|OpULA\[0\] ctrl_undd:Controle\|OpULA\[0\] " "create_clock -period 1.000 -name ctrl_undd:Controle\|OpULA\[0\] ctrl_undd:Controle\|OpULA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605834378446 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605834378446 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605834378517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605834378518 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605834378521 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605834378528 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1605834378666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605834378747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -121.415 " "Worst-case setup slack is -121.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.415          -41533.213 divisor:divFreq\|div_clk  " " -121.415          -41533.213 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.724             -22.644 ctrl_undd:Controle\|OpULA\[0\]  " "   -5.724             -22.644 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.736            -132.416 ctrl_undd:Controle\|controleOUT  " "   -4.736            -132.416 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.792             -55.588 realClk  " "   -2.792             -55.588 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834378748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 divisor:divFreq\|div_clk  " "    0.342               0.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 realClk  " "    0.636               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.682               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 ctrl_undd:Controle\|controleOUT  " "    1.119               0.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834378831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605834378832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605834378833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 realClk  " "   -3.000             -42.284 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422           -6210.682 divisor:divFreq\|div_clk  " "   -2.422           -6210.682 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT  " "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.451               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834378838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834378838 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605834378909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605834378953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605834387055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605834387496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605834387694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -110.109 " "Worst-case setup slack is -110.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -110.109          -38135.337 divisor:divFreq\|div_clk  " " -110.109          -38135.337 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.370             -21.329 ctrl_undd:Controle\|OpULA\[0\]  " "   -5.370             -21.329 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.295            -119.273 ctrl_undd:Controle\|controleOUT  " "   -4.295            -119.273 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.476             -47.694 realClk  " "   -2.476             -47.694 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834387695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 divisor:divFreq\|div_clk  " "    0.306               0.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 realClk  " "    0.590               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.656               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 ctrl_undd:Controle\|controleOUT  " "    1.035               0.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834387765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605834387766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605834387767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 realClk  " "   -3.000             -42.284 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333           -6209.614 divisor:divFreq\|div_clk  " "   -2.333           -6209.614 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT  " "   -1.403             -44.896 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.436               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834387772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834387772 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605834387850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605834388246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605834388331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.485 " "Worst-case setup slack is -49.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.485          -18696.099 divisor:divFreq\|div_clk  " "  -49.485          -18696.099 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128              -7.845 ctrl_undd:Controle\|OpULA\[0\]  " "   -2.128              -7.845 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584             -40.796 ctrl_undd:Controle\|controleOUT  " "   -1.584             -40.796 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -5.883 realClk  " "   -0.642              -5.883 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834388332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 divisor:divFreq\|div_clk  " "    0.138               0.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 realClk  " "    0.239               0.000 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.267               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 ctrl_undd:Controle\|controleOUT  " "    0.389               0.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834388401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605834388403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605834388404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.048 realClk  " "   -3.000             -32.048 realClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -4418.000 divisor:divFreq\|div_clk  " "   -1.000           -4418.000 divisor:divFreq\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 ctrl_undd:Controle\|controleOUT  " "   -1.000             -32.000 ctrl_undd:Controle\|controleOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 ctrl_undd:Controle\|OpULA\[0\]  " "    0.428               0.000 ctrl_undd:Controle\|OpULA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605834388410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605834388410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605834389472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605834389490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605834389566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 22:06:29 2020 " "Processing ended: Thu Nov 19 22:06:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605834389566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605834389566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605834389566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605834389566 ""}
