module module_0 (
    input logic id_1,
    input logic [id_2 : id_3] id_4,
    output logic id_5,
    input id_6,
    input [id_1 : 1] id_7,
    input id_8,
    input id_9
);
  id_10 id_11 (
      .id_5(id_4),
      .id_8(id_1),
      .id_9(id_8),
      .id_3(id_1),
      .id_7(id_4),
      .id_4(id_8)
  );
  assign id_4 = id_9 ? 1'd0 : id_2;
  id_12 id_13 (
      .id_6(id_7),
      .id_5(id_1),
      .id_8(id_1),
      .id_1(id_4),
      .id_1(id_8)
  );
endmodule
