
FREEME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006214  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064a0  080064a0  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080064a0  080064a0  000074a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064a8  080064a8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064a8  080064a8  000074a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064ac  080064ac  000074ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20040000  080064b0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000081c  20040060  08006510  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004087c  08006510  0000887c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132fa  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ba  00000000  00000000  0001b38a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f68  00000000  00000000  0001db48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd0  00000000  00000000  0001eab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c339  00000000  00000000  0001f680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012547  00000000  00000000  0004b9b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011546f  00000000  00000000  0005df00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017336f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004618  00000000  00000000  001733b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  001779cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040060 	.word	0x20040060
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080063bc 	.word	0x080063bc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040064 	.word	0x20040064
 80001fc:	080063bc 	.word	0x080063bc

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <interrupt_lap>:
static void MX_USART3_UART_Init(void);
static void MX_USB_OTG_FS_PCD_Init(void);
static void MX_ADC1_Init(void);
/* USER CODE BEGIN PFP */
void interrupt_lap(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2140      	movs	r1, #64	@ 0x40
 80005e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e8:	f002 fa6e 	bl	8002ac8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005ec:	2001      	movs	r0, #1
 80005ee:	f000 fd91 	bl	8001114 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2140      	movs	r1, #64	@ 0x40
 80005f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fa:	f002 fa65 	bl	8002ac8 <HAL_GPIO_WritePin>
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000608:	f000 fd0f 	bl	800102a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f872 	bl	80006f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f9ee 	bl	80009f0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000614:	f000 f926 	bl	8000864 <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8000618:	f000 f970 	bl	80008fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800061c:	f000 f9ba 	bl	8000994 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000620:	f000 f8bc 	bl	800079c <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_ADC_Start(&hadc1);
 8000624:	482a      	ldr	r0, [pc, #168]	@ (80006d0 <main+0xcc>)
 8000626:	f001 f907 	bl	8001838 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 800062a:	2164      	movs	r1, #100	@ 0x64
 800062c:	4828      	ldr	r0, [pc, #160]	@ (80006d0 <main+0xcc>)
 800062e:	f001 f999 	bl	8001964 <HAL_ADC_PollForConversion>
	raw_voltage = HAL_ADC_GetValue(&hadc1);
 8000632:	4827      	ldr	r0, [pc, #156]	@ (80006d0 <main+0xcc>)
 8000634:	f001 fa25 	bl	8001a82 <HAL_ADC_GetValue>
 8000638:	4603      	mov	r3, r0
 800063a:	4a26      	ldr	r2, [pc, #152]	@ (80006d4 <main+0xd0>)
 800063c:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc1);
 800063e:	4824      	ldr	r0, [pc, #144]	@ (80006d0 <main+0xcc>)
 8000640:	f001 f95d 	bl	80018fe <HAL_ADC_Stop>
//	voltageinmv = (raw_voltage/4096.0)*3300;

	sprintf(msg, "BitVal=%lu | numLaps=%lu\r\n", raw_voltage, lapTrigger);
 8000644:	4b23      	ldr	r3, [pc, #140]	@ (80006d4 <main+0xd0>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4b23      	ldr	r3, [pc, #140]	@ (80006d8 <main+0xd4>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4923      	ldr	r1, [pc, #140]	@ (80006dc <main+0xd8>)
 800064e:	4824      	ldr	r0, [pc, #144]	@ (80006e0 <main+0xdc>)
 8000650:	f005 fa14 	bl	8005a7c <siprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000654:	4822      	ldr	r0, [pc, #136]	@ (80006e0 <main+0xdc>)
 8000656:	f7ff fdd3 	bl	8000200 <strlen>
 800065a:	4603      	mov	r3, r0
 800065c:	b29a      	uxth	r2, r3
 800065e:	f04f 33ff 	mov.w	r3, #4294967295
 8000662:	491f      	ldr	r1, [pc, #124]	@ (80006e0 <main+0xdc>)
 8000664:	481f      	ldr	r0, [pc, #124]	@ (80006e4 <main+0xe0>)
 8000666:	f004 f89f 	bl	80047a8 <HAL_UART_Transmit>
	HAL_Delay(100);
 800066a:	2064      	movs	r0, #100	@ 0x64
 800066c:	f000 fd52 	bl	8001114 <HAL_Delay>


	if (raw_voltage <= threshold && lap_detected == 0)
 8000670:	4b18      	ldr	r3, [pc, #96]	@ (80006d4 <main+0xd0>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	4b1c      	ldr	r3, [pc, #112]	@ (80006e8 <main+0xe4>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	429a      	cmp	r2, r3
 800067a:	d81f      	bhi.n	80006bc <main+0xb8>
 800067c:	4b1b      	ldr	r3, [pc, #108]	@ (80006ec <main+0xe8>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d11b      	bne.n	80006bc <main+0xb8>
	{
		lapTrigger++;
 8000684:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <main+0xd4>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3301      	adds	r3, #1
 800068a:	4a13      	ldr	r2, [pc, #76]	@ (80006d8 <main+0xd4>)
 800068c:	6013      	str	r3, [r2, #0]
	    lap_detected = 1;
 800068e:	4b17      	ldr	r3, [pc, #92]	@ (80006ec <main+0xe8>)
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]


		interrupt_lap();
 8000694:	f7ff ffa2 	bl	80005dc <interrupt_lap>

		//also for debugging hurr durr
		sprintf(msg, "Lap %lu!\r\n", lapTrigger);
 8000698:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <main+0xd4>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	461a      	mov	r2, r3
 800069e:	4914      	ldr	r1, [pc, #80]	@ (80006f0 <main+0xec>)
 80006a0:	480f      	ldr	r0, [pc, #60]	@ (80006e0 <main+0xdc>)
 80006a2:	f005 f9eb 	bl	8005a7c <siprintf>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80006a6:	480e      	ldr	r0, [pc, #56]	@ (80006e0 <main+0xdc>)
 80006a8:	f7ff fdaa 	bl	8000200 <strlen>
 80006ac:	4603      	mov	r3, r0
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	f04f 33ff 	mov.w	r3, #4294967295
 80006b4:	490a      	ldr	r1, [pc, #40]	@ (80006e0 <main+0xdc>)
 80006b6:	480b      	ldr	r0, [pc, #44]	@ (80006e4 <main+0xe0>)
 80006b8:	f004 f876 	bl	80047a8 <HAL_UART_Transmit>


	}
	  if(raw_voltage > threshold) //rlly dumbed down state machine
 80006bc:	4b05      	ldr	r3, [pc, #20]	@ (80006d4 <main+0xd0>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <main+0xe4>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d9ad      	bls.n	8000624 <main+0x20>
	  {
		  lap_detected = 0;
 80006c8:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <main+0xe8>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
	HAL_ADC_Start(&hadc1);
 80006ce:	e7a9      	b.n	8000624 <main+0x20>
 80006d0:	2004007c 	.word	0x2004007c
 80006d4:	200406f0 	.word	0x200406f0
 80006d8:	20040728 	.word	0x20040728
 80006dc:	080063d4 	.word	0x080063d4
 80006e0:	200406f4 	.word	0x200406f4
 80006e4:	200400e4 	.word	0x200400e4
 80006e8:	20040000 	.word	0x20040000
 80006ec:	20040726 	.word	0x20040726
 80006f0:	080063f0 	.word	0x080063f0

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b096      	sub	sp, #88	@ 0x58
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	2244      	movs	r2, #68	@ 0x44
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f005 f9dc 	bl	8005ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	463b      	mov	r3, r7
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	609a      	str	r2, [r3, #8]
 8000712:	60da      	str	r2, [r3, #12]
 8000714:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000716:	2000      	movs	r0, #0
 8000718:	f002 fb42 	bl	8002da0 <HAL_PWREx_ControlVoltageScaling>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000722:	f000 fa1d 	bl	8000b60 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000726:	2322      	movs	r3, #34	@ 0x22
 8000728:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800072e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000730:	2301      	movs	r3, #1
 8000732:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000734:	2340      	movs	r3, #64	@ 0x40
 8000736:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800073c:	2302      	movs	r3, #2
 800073e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000740:	2302      	movs	r3, #2
 8000742:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000744:	231e      	movs	r3, #30
 8000746:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000748:	2302      	movs	r3, #2
 800074a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000750:	2302      	movs	r3, #2
 8000752:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4618      	mov	r0, r3
 800075a:	f002 fbe5 	bl	8002f28 <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000764:	f000 f9fc 	bl	8000b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2303      	movs	r3, #3
 800076e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000774:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000778:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	2105      	movs	r1, #5
 8000782:	4618      	mov	r0, r3
 8000784:	f002 ffea 	bl	800375c <HAL_RCC_ClockConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800078e:	f000 f9e7 	bl	8000b60 <Error_Handler>
  }
}
 8000792:	bf00      	nop
 8000794:	3758      	adds	r7, #88	@ 0x58
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007b2:	4b29      	ldr	r3, [pc, #164]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007b4:	4a29      	ldr	r2, [pc, #164]	@ (800085c <MX_ADC1_Init+0xc0>)
 80007b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80007b8:	4b27      	ldr	r3, [pc, #156]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007ba:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80007be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007c0:	4b25      	ldr	r3, [pc, #148]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007c6:	4b24      	ldr	r3, [pc, #144]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007d2:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007da:	2200      	movs	r2, #0
 80007dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007de:	4b1e      	ldr	r3, [pc, #120]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80007e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f2:	4b19      	ldr	r3, [pc, #100]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007f8:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <MX_ADC1_Init+0xbc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <MX_ADC1_Init+0xbc>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000806:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <MX_ADC1_Init+0xbc>)
 8000808:	2200      	movs	r2, #0
 800080a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800080c:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <MX_ADC1_Init+0xbc>)
 800080e:	2200      	movs	r2, #0
 8000810:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000814:	4810      	ldr	r0, [pc, #64]	@ (8000858 <MX_ADC1_Init+0xbc>)
 8000816:	f000 fec9 	bl	80015ac <HAL_ADC_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000820:	f000 f99e 	bl	8000b60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000824:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <MX_ADC1_Init+0xc4>)
 8000826:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000828:	2306      	movs	r3, #6
 800082a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800082c:	2300      	movs	r3, #0
 800082e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000830:	237f      	movs	r3, #127	@ 0x7f
 8000832:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000834:	2304      	movs	r3, #4
 8000836:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083c:	463b      	mov	r3, r7
 800083e:	4619      	mov	r1, r3
 8000840:	4805      	ldr	r0, [pc, #20]	@ (8000858 <MX_ADC1_Init+0xbc>)
 8000842:	f001 f92b 	bl	8001a9c <HAL_ADC_ConfigChannel>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800084c:	f000 f988 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000850:	bf00      	nop
 8000852:	3718      	adds	r7, #24
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	2004007c 	.word	0x2004007c
 800085c:	50040000 	.word	0x50040000
 8000860:	21800100 	.word	0x21800100

08000864 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 800086a:	4a23      	ldr	r2, [pc, #140]	@ (80008f8 <MX_LPUART1_UART_Init+0x94>)
 800086c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b1d      	ldr	r3, [pc, #116]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 8000896:	2200      	movs	r2, #0
 8000898:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800089a:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008ac:	4811      	ldr	r0, [pc, #68]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 80008ae:	f003 ff2b 	bl	8004708 <HAL_UART_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80008b8:	f000 f952 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 80008c0:	f004 fd60 	bl	8005384 <HAL_UARTEx_SetTxFifoThreshold>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008ca:	f000 f949 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 80008d2:	f004 fd95 	bl	8005400 <HAL_UARTEx_SetRxFifoThreshold>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008dc:	f000 f940 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_LPUART1_UART_Init+0x90>)
 80008e2:	f004 fd16 	bl	8005312 <HAL_UARTEx_DisableFifoMode>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008ec:	f000 f938 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200400e4 	.word	0x200400e4
 80008f8:	40008000 	.word	0x40008000

080008fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000900:	4b22      	ldr	r3, [pc, #136]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000902:	4a23      	ldr	r2, [pc, #140]	@ (8000990 <MX_USART3_UART_Init+0x94>)
 8000904:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000906:	4b21      	ldr	r3, [pc, #132]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000908:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800090c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800090e:	4b1f      	ldr	r3, [pc, #124]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000914:	4b1d      	ldr	r3, [pc, #116]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800091a:	4b1c      	ldr	r3, [pc, #112]	@ (800098c <MX_USART3_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000920:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000922:	220c      	movs	r2, #12
 8000924:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800092c:	4b17      	ldr	r3, [pc, #92]	@ (800098c <MX_USART3_UART_Init+0x90>)
 800092e:	2200      	movs	r2, #0
 8000930:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000932:	4b16      	ldr	r3, [pc, #88]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000934:	2200      	movs	r2, #0
 8000936:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000938:	4b14      	ldr	r3, [pc, #80]	@ (800098c <MX_USART3_UART_Init+0x90>)
 800093a:	2200      	movs	r2, #0
 800093c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093e:	4b13      	ldr	r3, [pc, #76]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000940:	2200      	movs	r2, #0
 8000942:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000944:	4811      	ldr	r0, [pc, #68]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000946:	f003 fedf 	bl	8004708 <HAL_UART_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000950:	f000 f906 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000954:	2100      	movs	r1, #0
 8000956:	480d      	ldr	r0, [pc, #52]	@ (800098c <MX_USART3_UART_Init+0x90>)
 8000958:	f004 fd14 	bl	8005384 <HAL_UARTEx_SetTxFifoThreshold>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000962:	f000 f8fd 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000966:	2100      	movs	r1, #0
 8000968:	4808      	ldr	r0, [pc, #32]	@ (800098c <MX_USART3_UART_Init+0x90>)
 800096a:	f004 fd49 	bl	8005400 <HAL_UARTEx_SetRxFifoThreshold>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000974:	f000 f8f4 	bl	8000b60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000978:	4804      	ldr	r0, [pc, #16]	@ (800098c <MX_USART3_UART_Init+0x90>)
 800097a:	f004 fcca 	bl	8005312 <HAL_UARTEx_DisableFifoMode>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000984:	f000 f8ec 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20040178 	.word	0x20040178
 8000990:	40004800 	.word	0x40004800

08000994 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000998:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800099e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009a0:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a2:	2206      	movs	r2, #6
 80009a4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009a6:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a8:	2202      	movs	r2, #2
 80009aa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009ac:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ae:	2202      	movs	r2, #2
 80009b0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009c4:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d8:	f002 f88e 	bl	8002af8 <HAL_PCD_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009e2:	f000 f8bd 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	2004020c 	.word	0x2004020c

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08c      	sub	sp, #48	@ 0x30
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	4b52      	ldr	r3, [pc, #328]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	4a51      	ldr	r2, [pc, #324]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a12:	4b4f      	ldr	r3, [pc, #316]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	61bb      	str	r3, [r7, #24]
 8000a1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a22:	4a4b      	ldr	r2, [pc, #300]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2a:	4b49      	ldr	r3, [pc, #292]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	4b46      	ldr	r3, [pc, #280]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3a:	4a45      	ldr	r2, [pc, #276]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a42:	4b43      	ldr	r3, [pc, #268]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4e:	4b40      	ldr	r3, [pc, #256]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	4a3f      	ldr	r2, [pc, #252]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a54:	f043 0302 	orr.w	r3, r3, #2
 8000a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a66:	4b3a      	ldr	r3, [pc, #232]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	4a39      	ldr	r2, [pc, #228]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a6c:	f043 0308 	orr.w	r3, r3, #8
 8000a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a72:	4b37      	ldr	r3, [pc, #220]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	f003 0308 	and.w	r3, r3, #8
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a7e:	4b34      	ldr	r3, [pc, #208]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a82:	4a33      	ldr	r2, [pc, #204]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8a:	4b31      	ldr	r3, [pc, #196]	@ (8000b50 <MX_GPIO_Init+0x160>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000a96:	f002 fa37 	bl	8002f08 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2160      	movs	r1, #96	@ 0x60
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f002 f811 	bl	8002ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000aac:	4829      	ldr	r0, [pc, #164]	@ (8000b54 <MX_GPIO_Init+0x164>)
 8000aae:	f002 f80b 	bl	8002ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2140      	movs	r1, #64	@ 0x40
 8000ab6:	4828      	ldr	r0, [pc, #160]	@ (8000b58 <MX_GPIO_Init+0x168>)
 8000ab8:	f002 f806 	bl	8002ac8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000abc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ac6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000acc:	f107 031c 	add.w	r3, r7, #28
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4822      	ldr	r0, [pc, #136]	@ (8000b5c <MX_GPIO_Init+0x16c>)
 8000ad4:	f001 fe66 	bl	80027a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000ad8:	2360      	movs	r3, #96	@ 0x60
 8000ada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae8:	f107 031c 	add.w	r3, r7, #28
 8000aec:	4619      	mov	r1, r3
 8000aee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000af2:	f001 fe57 	bl	80027a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000af6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4811      	ldr	r0, [pc, #68]	@ (8000b54 <MX_GPIO_Init+0x164>)
 8000b10:	f001 fe48 	bl	80027a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b14:	2320      	movs	r3, #32
 8000b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b20:	f107 031c 	add.w	r3, r7, #28
 8000b24:	4619      	mov	r1, r3
 8000b26:	480c      	ldr	r0, [pc, #48]	@ (8000b58 <MX_GPIO_Init+0x168>)
 8000b28:	f001 fe3c 	bl	80027a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b2c:	2340      	movs	r3, #64	@ 0x40
 8000b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4619      	mov	r1, r3
 8000b42:	4805      	ldr	r0, [pc, #20]	@ (8000b58 <MX_GPIO_Init+0x168>)
 8000b44:	f001 fe2e 	bl	80027a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b48:	bf00      	nop
 8000b4a:	3730      	adds	r7, #48	@ 0x30
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40021000 	.word	0x40021000
 8000b54:	48000400 	.word	0x48000400
 8000b58:	48001800 	.word	0x48001800
 8000b5c:	48000800 	.word	0x48000800

08000b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b64:	b672      	cpsid	i
}
 8000b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b68:	bf00      	nop
 8000b6a:	e7fd      	b.n	8000b68 <Error_Handler+0x8>

08000b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b76:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b8e:	4a08      	ldr	r2, [pc, #32]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b94:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b96:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_MspInit+0x44>)
 8000b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b0ae      	sub	sp, #184	@ 0xb8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	2294      	movs	r2, #148	@ 0x94
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f004 ff73 	bl	8005ac0 <memset>
  if(hadc->Instance==ADC1)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a27      	ldr	r2, [pc, #156]	@ (8000c7c <HAL_ADC_MspInit+0xc8>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d147      	bne.n	8000c74 <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000be4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000be8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000bea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000bee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8000bfa:	230c      	movs	r3, #12
 8000bfc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c02:	2302      	movs	r3, #2
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c06:	2302      	movs	r3, #2
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000c0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c10:	f107 0310 	add.w	r3, r7, #16
 8000c14:	4618      	mov	r0, r3
 8000c16:	f003 f85f 	bl	8003cd8 <HAL_RCCEx_PeriphCLKConfig>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000c20:	f7ff ff9e 	bl	8000b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c24:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <HAL_ADC_MspInit+0xcc>)
 8000c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c28:	4a15      	ldr	r2, [pc, #84]	@ (8000c80 <HAL_ADC_MspInit+0xcc>)
 8000c2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c30:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <HAL_ADC_MspInit+0xcc>)
 8000c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3c:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <HAL_ADC_MspInit+0xcc>)
 8000c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c40:	4a0f      	ldr	r2, [pc, #60]	@ (8000c80 <HAL_ADC_MspInit+0xcc>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c48:	4b0d      	ldr	r3, [pc, #52]	@ (8000c80 <HAL_ADC_MspInit+0xcc>)
 8000c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000c54:	2309      	movs	r3, #9
 8000c56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c5a:	230b      	movs	r3, #11
 8000c5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c66:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c70:	f001 fd98 	bl	80027a4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c74:	bf00      	nop
 8000c76:	37b8      	adds	r7, #184	@ 0xb8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	50040000 	.word	0x50040000
 8000c80:	40021000 	.word	0x40021000

08000c84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b0b0      	sub	sp, #192	@ 0xc0
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c9c:	f107 0318 	add.w	r3, r7, #24
 8000ca0:	2294      	movs	r2, #148	@ 0x94
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f004 ff0b 	bl	8005ac0 <memset>
  if(huart->Instance==LPUART1)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a43      	ldr	r2, [pc, #268]	@ (8000dbc <HAL_UART_MspInit+0x138>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d13e      	bne.n	8000d32 <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000cb4:	2320      	movs	r3, #32
 8000cb6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f003 f809 	bl	8003cd8 <HAL_RCCEx_PeriphCLKConfig>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ccc:	f7ff ff48 	bl	8000b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000cd0:	4b3b      	ldr	r3, [pc, #236]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cd4:	4a3a      	ldr	r2, [pc, #232]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000cdc:	4b38      	ldr	r3, [pc, #224]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ce0:	f003 0301 	and.w	r3, r3, #1
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ce8:	4b35      	ldr	r3, [pc, #212]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cec:	4a34      	ldr	r2, [pc, #208]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000cee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf4:	4b32      	ldr	r3, [pc, #200]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000d00:	f002 f902 	bl	8002f08 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000d04:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d1e:	2308      	movs	r3, #8
 8000d20:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d24:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4826      	ldr	r0, [pc, #152]	@ (8000dc4 <HAL_UART_MspInit+0x140>)
 8000d2c:	f001 fd3a 	bl	80027a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d30:	e040      	b.n	8000db4 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART3)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a24      	ldr	r2, [pc, #144]	@ (8000dc8 <HAL_UART_MspInit+0x144>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d13b      	bne.n	8000db4 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d44:	f107 0318 	add.w	r3, r7, #24
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f002 ffc5 	bl	8003cd8 <HAL_RCCEx_PeriphCLKConfig>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8000d54:	f7ff ff04 	bl	8000b60 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d58:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5c:	4a18      	ldr	r2, [pc, #96]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000d5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d64:	4b16      	ldr	r3, [pc, #88]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d70:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d74:	4a12      	ldr	r2, [pc, #72]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000d76:	f043 0308 	orr.w	r3, r3, #8
 8000d7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d7c:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <HAL_UART_MspInit+0x13c>)
 8000d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d80:	f003 0308 	and.w	r3, r3, #8
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000da2:	2307      	movs	r3, #7
 8000da4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000dac:	4619      	mov	r1, r3
 8000dae:	4807      	ldr	r0, [pc, #28]	@ (8000dcc <HAL_UART_MspInit+0x148>)
 8000db0:	f001 fcf8 	bl	80027a4 <HAL_GPIO_Init>
}
 8000db4:	bf00      	nop
 8000db6:	37c0      	adds	r7, #192	@ 0xc0
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40008000 	.word	0x40008000
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	48001800 	.word	0x48001800
 8000dc8:	40004800 	.word	0x40004800
 8000dcc:	48000c00 	.word	0x48000c00

08000dd0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b0b0      	sub	sp, #192	@ 0xc0
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000de8:	f107 0318 	add.w	r3, r7, #24
 8000dec:	2294      	movs	r2, #148	@ 0x94
 8000dee:	2100      	movs	r1, #0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f004 fe65 	bl	8005ac0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000dfe:	d16c      	bne.n	8000eda <HAL_PCD_MspInit+0x10a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000e00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e04:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000e06:	2300      	movs	r3, #0
 8000e08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e0c:	f107 0318 	add.w	r3, r7, #24
 8000e10:	4618      	mov	r0, r3
 8000e12:	f002 ff61 	bl	8003cd8 <HAL_RCCEx_PeriphCLKConfig>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000e1c:	f7ff fea0 	bl	8000b60 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b30      	ldr	r3, [pc, #192]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e24:	4a2f      	ldr	r2, [pc, #188]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	617b      	str	r3, [r7, #20]
 8000e36:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e38:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000e3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e52:	230a      	movs	r3, #10
 8000e54:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e58:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e62:	f001 fc9f 	bl	80027a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e7a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e7e:	4619      	mov	r1, r3
 8000e80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e84:	f001 fc8e 	bl	80027a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e88:	4b16      	ldr	r3, [pc, #88]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8c:	4a15      	ldr	r2, [pc, #84]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000e8e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e94:	4b13      	ldr	r3, [pc, #76]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000e96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ea0:	4b10      	ldr	r3, [pc, #64]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d114      	bne.n	8000ed6 <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eac:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000eb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ebc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8000ec4:	f002 f810 	bl	8002ee8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ecc:	4a05      	ldr	r2, [pc, #20]	@ (8000ee4 <HAL_PCD_MspInit+0x114>)
 8000ece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ed2:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000ed4:	e001      	b.n	8000eda <HAL_PCD_MspInit+0x10a>
      HAL_PWREx_EnableVddUSB();
 8000ed6:	f002 f807 	bl	8002ee8 <HAL_PWREx_EnableVddUSB>
}
 8000eda:	bf00      	nop
 8000edc:	37c0      	adds	r7, #192	@ 0xc0
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	40021000 	.word	0x40021000

08000ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <NMI_Handler+0x4>

08000ef0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <HardFault_Handler+0x4>

08000ef8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <MemManage_Handler+0x4>

08000f00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <BusFault_Handler+0x4>

08000f08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <UsageFault_Handler+0x4>

08000f10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr

08000f1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f3e:	f000 f8c9 	bl	80010d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f50:	4a14      	ldr	r2, [pc, #80]	@ (8000fa4 <_sbrk+0x5c>)
 8000f52:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <_sbrk+0x60>)
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f5c:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <_sbrk+0x64>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d102      	bne.n	8000f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f64:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <_sbrk+0x64>)
 8000f66:	4a12      	ldr	r2, [pc, #72]	@ (8000fb0 <_sbrk+0x68>)
 8000f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <_sbrk+0x64>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d207      	bcs.n	8000f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f78:	f004 fdaa 	bl	8005ad0 <__errno>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	220c      	movs	r2, #12
 8000f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f82:	f04f 33ff 	mov.w	r3, #4294967295
 8000f86:	e009      	b.n	8000f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <_sbrk+0x64>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8e:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <_sbrk+0x64>)
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4413      	add	r3, r2
 8000f96:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <_sbrk+0x64>)
 8000f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200a0000 	.word	0x200a0000
 8000fa8:	00000400 	.word	0x00000400
 8000fac:	2004072c 	.word	0x2004072c
 8000fb0:	20040880 	.word	0x20040880

08000fb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <SystemInit+0x20>)
 8000fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fbe:	4a05      	ldr	r2, [pc, #20]	@ (8000fd4 <SystemInit+0x20>)
 8000fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001010 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fdc:	f7ff ffea 	bl	8000fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fe0:	480c      	ldr	r0, [pc, #48]	@ (8001014 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fe2:	490d      	ldr	r1, [pc, #52]	@ (8001018 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <LoopForever+0xe>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe8:	e002      	b.n	8000ff0 <LoopCopyDataInit>

08000fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fee:	3304      	adds	r3, #4

08000ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff4:	d3f9      	bcc.n	8000fea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8001024 <LoopForever+0x16>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ffc:	e001      	b.n	8001002 <LoopFillZerobss>

08000ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001000:	3204      	adds	r2, #4

08001002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001004:	d3fb      	bcc.n	8000ffe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001006:	f004 fd69 	bl	8005adc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800100a:	f7ff fafb 	bl	8000604 <main>

0800100e <LoopForever>:

LoopForever:
    b LoopForever
 800100e:	e7fe      	b.n	800100e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001010:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001014:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001018:	20040060 	.word	0x20040060
  ldr r2, =_sidata
 800101c:	080064b0 	.word	0x080064b0
  ldr r2, =_sbss
 8001020:	20040060 	.word	0x20040060
  ldr r4, =_ebss
 8001024:	2004087c 	.word	0x2004087c

08001028 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001028:	e7fe      	b.n	8001028 <ADC1_IRQHandler>

0800102a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001034:	2003      	movs	r0, #3
 8001036:	f001 fb81 	bl	800273c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800103a:	2000      	movs	r0, #0
 800103c:	f000 f80e 	bl	800105c <HAL_InitTick>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	71fb      	strb	r3, [r7, #7]
 800104a:	e001      	b.n	8001050 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800104c:	f7ff fd8e 	bl	8000b6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001050:	79fb      	ldrb	r3, [r7, #7]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <HAL_InitTick+0x6c>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d023      	beq.n	80010b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <HAL_InitTick+0x70>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <HAL_InitTick+0x6c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	4619      	mov	r1, r3
 800107a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800107e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001082:	fbb2 f3f3 	udiv	r3, r2, r3
 8001086:	4618      	mov	r0, r3
 8001088:	f001 fb7f 	bl	800278a <HAL_SYSTICK_Config>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10f      	bne.n	80010b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b0f      	cmp	r3, #15
 8001096:	d809      	bhi.n	80010ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001098:	2200      	movs	r2, #0
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	f04f 30ff 	mov.w	r0, #4294967295
 80010a0:	f001 fb57 	bl	8002752 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010a4:	4a0a      	ldr	r2, [pc, #40]	@ (80010d0 <HAL_InitTick+0x74>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6013      	str	r3, [r2, #0]
 80010aa:	e007      	b.n	80010bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	e004      	b.n	80010bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	73fb      	strb	r3, [r7, #15]
 80010b6:	e001      	b.n	80010bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2004000c 	.word	0x2004000c
 80010cc:	20040004 	.word	0x20040004
 80010d0:	20040008 	.word	0x20040008

080010d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <HAL_IncTick+0x20>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <HAL_IncTick+0x24>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <HAL_IncTick+0x24>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	2004000c 	.word	0x2004000c
 80010f8:	20040730 	.word	0x20040730

080010fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b03      	ldr	r3, [pc, #12]	@ (8001110 <HAL_GetTick+0x14>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20040730 	.word	0x20040730

08001114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800111c:	f7ff ffee 	bl	80010fc <HAL_GetTick>
 8001120:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800112c:	d005      	beq.n	800113a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800112e:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <HAL_Delay+0x44>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4413      	add	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800113a:	bf00      	nop
 800113c:	f7ff ffde 	bl	80010fc <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	429a      	cmp	r2, r3
 800114a:	d8f7      	bhi.n	800113c <HAL_Delay+0x28>
  {
  }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	2004000c 	.word	0x2004000c

0800115c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	431a      	orrs	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	609a      	str	r2, [r3, #8]
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	431a      	orrs	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	609a      	str	r2, [r3, #8]
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b087      	sub	sp, #28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
 80011d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	3360      	adds	r3, #96	@ 0x60
 80011d6:	461a      	mov	r2, r3
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	4413      	add	r3, r2
 80011de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <LL_ADC_SetOffset+0x44>)
 80011e6:	4013      	ands	r3, r2
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	430a      	orrs	r2, r1
 80011f2:	4313      	orrs	r3, r2
 80011f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80011fc:	bf00      	nop
 80011fe:	371c      	adds	r7, #28
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	03fff000 	.word	0x03fff000

0800120c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3360      	adds	r3, #96	@ 0x60
 800121a:	461a      	mov	r2, r3
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800122c:	4618      	mov	r0, r3
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001238:	b480      	push	{r7}
 800123a:	b087      	sub	sp, #28
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	3360      	adds	r3, #96	@ 0x60
 8001248:	461a      	mov	r2, r3
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	4413      	add	r3, r2
 8001250:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	431a      	orrs	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001262:	bf00      	nop
 8001264:	371c      	adds	r7, #28
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	695b      	ldr	r3, [r3, #20]
 800127c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	431a      	orrs	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	615a      	str	r2, [r3, #20]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80012a8:	2301      	movs	r3, #1
 80012aa:	e000      	b.n	80012ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80012ba:	b480      	push	{r7}
 80012bc:	b087      	sub	sp, #28
 80012be:	af00      	add	r7, sp, #0
 80012c0:	60f8      	str	r0, [r7, #12]
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	3330      	adds	r3, #48	@ 0x30
 80012ca:	461a      	mov	r2, r3
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	0a1b      	lsrs	r3, r3, #8
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	4413      	add	r3, r2
 80012d8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	f003 031f 	and.w	r3, r3, #31
 80012e4:	211f      	movs	r1, #31
 80012e6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ea:	43db      	mvns	r3, r3
 80012ec:	401a      	ands	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	0e9b      	lsrs	r3, r3, #26
 80012f2:	f003 011f 	and.w	r1, r3, #31
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	f003 031f 	and.w	r3, r3, #31
 80012fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001300:	431a      	orrs	r2, r3
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001306:	bf00      	nop
 8001308:	371c      	adds	r7, #28
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001312:	b480      	push	{r7}
 8001314:	b087      	sub	sp, #28
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	3314      	adds	r3, #20
 8001322:	461a      	mov	r2, r3
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	0e5b      	lsrs	r3, r3, #25
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	f003 0304 	and.w	r3, r3, #4
 800132e:	4413      	add	r3, r2
 8001330:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	0d1b      	lsrs	r3, r3, #20
 800133a:	f003 031f 	and.w	r3, r3, #31
 800133e:	2107      	movs	r1, #7
 8001340:	fa01 f303 	lsl.w	r3, r1, r3
 8001344:	43db      	mvns	r3, r3
 8001346:	401a      	ands	r2, r3
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	0d1b      	lsrs	r3, r3, #20
 800134c:	f003 031f 	and.w	r3, r3, #31
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	431a      	orrs	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800135c:	bf00      	nop
 800135e:	371c      	adds	r7, #28
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001380:	43db      	mvns	r3, r3
 8001382:	401a      	ands	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f003 0318 	and.w	r3, r3, #24
 800138a:	4908      	ldr	r1, [pc, #32]	@ (80013ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800138c:	40d9      	lsrs	r1, r3
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	400b      	ands	r3, r1
 8001392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001396:	431a      	orrs	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800139e:	bf00      	nop
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	0007ffff 	.word	0x0007ffff

080013b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80013c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	6093      	str	r3, [r2, #8]
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80013e8:	d101      	bne.n	80013ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800140c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001410:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001434:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001438:	d101      	bne.n	800143e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800143a:	2301      	movs	r3, #1
 800143c:	e000      	b.n	8001440 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800145c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001460:	f043 0201 	orr.w	r2, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001484:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001488:	f043 0202 	orr.w	r2, r3, #2
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d101      	bne.n	80014b4 <LL_ADC_IsEnabled+0x18>
 80014b0:	2301      	movs	r3, #1
 80014b2:	e000      	b.n	80014b6 <LL_ADC_IsEnabled+0x1a>
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d101      	bne.n	80014da <LL_ADC_IsDisableOngoing+0x18>
 80014d6:	2301      	movs	r3, #1
 80014d8:	e000      	b.n	80014dc <LL_ADC_IsDisableOngoing+0x1a>
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014fc:	f043 0204 	orr.w	r2, r3, #4
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001520:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001524:	f043 0210 	orr.w	r2, r3, #16
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	2b04      	cmp	r3, #4
 800154a:	d101      	bne.n	8001550 <LL_ADC_REG_IsConversionOngoing+0x18>
 800154c:	2301      	movs	r3, #1
 800154e:	e000      	b.n	8001552 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800156e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001572:	f043 0220 	orr.w	r2, r3, #32
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f003 0308 	and.w	r3, r3, #8
 8001596:	2b08      	cmp	r3, #8
 8001598:	d101      	bne.n	800159e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800159a:	2301      	movs	r3, #1
 800159c:	e000      	b.n	80015a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e129      	b.n	800181a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d109      	bne.n	80015e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff faed 	bl	8000bb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff fef1 	bl	80013d4 <LL_ADC_IsDeepPowerDownEnabled>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d004      	beq.n	8001602 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fed7 	bl	80013b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff ff0c 	bl	8001424 <LL_ADC_IsInternalRegulatorEnabled>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d115      	bne.n	800163e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fef0 	bl	80013fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800161c:	4b81      	ldr	r3, [pc, #516]	@ (8001824 <HAL_ADC_Init+0x278>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	099b      	lsrs	r3, r3, #6
 8001622:	4a81      	ldr	r2, [pc, #516]	@ (8001828 <HAL_ADC_Init+0x27c>)
 8001624:	fba2 2303 	umull	r2, r3, r2, r3
 8001628:	099b      	lsrs	r3, r3, #6
 800162a:	3301      	adds	r3, #1
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001630:	e002      	b.n	8001638 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	3b01      	subs	r3, #1
 8001636:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1f9      	bne.n	8001632 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff feee 	bl	8001424 <LL_ADC_IsInternalRegulatorEnabled>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d10d      	bne.n	800166a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001652:	f043 0210 	orr.w	r2, r3, #16
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800165e:	f043 0201 	orr.w	r2, r3, #1
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff ff62 	bl	8001538 <LL_ADC_REG_IsConversionOngoing>
 8001674:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167a:	f003 0310 	and.w	r3, r3, #16
 800167e:	2b00      	cmp	r3, #0
 8001680:	f040 80c2 	bne.w	8001808 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2b00      	cmp	r3, #0
 8001688:	f040 80be 	bne.w	8001808 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001690:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001694:	f043 0202 	orr.w	r2, r3, #2
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fefb 	bl	800149c <LL_ADC_IsEnabled>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d10b      	bne.n	80016c4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80016ac:	485f      	ldr	r0, [pc, #380]	@ (800182c <HAL_ADC_Init+0x280>)
 80016ae:	f7ff fef5 	bl	800149c <LL_ADC_IsEnabled>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d105      	bne.n	80016c4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	4619      	mov	r1, r3
 80016be:	485c      	ldr	r0, [pc, #368]	@ (8001830 <HAL_ADC_Init+0x284>)
 80016c0:	f7ff fd4c 	bl	800115c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7e5b      	ldrb	r3, [r3, #25]
 80016c8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016ce:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80016d4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80016da:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016e2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016e4:	4313      	orrs	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d106      	bne.n	8001700 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f6:	3b01      	subs	r3, #1
 80016f8:	045b      	lsls	r3, r3, #17
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001704:	2b00      	cmp	r3, #0
 8001706:	d009      	beq.n	800171c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001714:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68da      	ldr	r2, [r3, #12]
 8001722:	4b44      	ldr	r3, [pc, #272]	@ (8001834 <HAL_ADC_Init+0x288>)
 8001724:	4013      	ands	r3, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6812      	ldr	r2, [r2, #0]
 800172a:	69b9      	ldr	r1, [r7, #24]
 800172c:	430b      	orrs	r3, r1
 800172e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff26 	bl	8001586 <LL_ADC_INJ_IsConversionOngoing>
 800173a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d140      	bne.n	80017c4 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d13d      	bne.n	80017c4 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	7e1b      	ldrb	r3, [r3, #24]
 8001750:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001752:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800175a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800175c:	4313      	orrs	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800176a:	f023 0306 	bic.w	r3, r3, #6
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6812      	ldr	r2, [r2, #0]
 8001772:	69b9      	ldr	r1, [r7, #24]
 8001774:	430b      	orrs	r3, r1
 8001776:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800177e:	2b01      	cmp	r3, #1
 8001780:	d118      	bne.n	80017b4 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	691b      	ldr	r3, [r3, #16]
 8001788:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800178c:	f023 0304 	bic.w	r3, r3, #4
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001798:	4311      	orrs	r1, r2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800179e:	4311      	orrs	r1, r2
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80017a4:	430a      	orrs	r2, r1
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f042 0201 	orr.w	r2, r2, #1
 80017b0:	611a      	str	r2, [r3, #16]
 80017b2:	e007      	b.n	80017c4 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	691a      	ldr	r2, [r3, #16]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 0201 	bic.w	r2, r2, #1
 80017c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d10c      	bne.n	80017e6 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f023 010f 	bic.w	r1, r3, #15
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	1e5a      	subs	r2, r3, #1
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	430a      	orrs	r2, r1
 80017e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80017e4:	e007      	b.n	80017f6 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f022 020f 	bic.w	r2, r2, #15
 80017f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fa:	f023 0303 	bic.w	r3, r3, #3
 80017fe:	f043 0201 	orr.w	r2, r3, #1
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	659a      	str	r2, [r3, #88]	@ 0x58
 8001806:	e007      	b.n	8001818 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180c:	f043 0210 	orr.w	r2, r3, #16
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001818:	7ffb      	ldrb	r3, [r7, #31]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3720      	adds	r7, #32
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20040004 	.word	0x20040004
 8001828:	053e2d63 	.word	0x053e2d63
 800182c:	50040000 	.word	0x50040000
 8001830:	50040300 	.word	0x50040300
 8001834:	fff0c007 	.word	0xfff0c007

08001838 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fe77 	bl	8001538 <LL_ADC_REG_IsConversionOngoing>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d14f      	bne.n	80018f0 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001856:	2b01      	cmp	r3, #1
 8001858:	d101      	bne.n	800185e <HAL_ADC_Start+0x26>
 800185a:	2302      	movs	r3, #2
 800185c:	e04b      	b.n	80018f6 <HAL_ADC_Start+0xbe>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2201      	movs	r2, #1
 8001862:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 fdd0 	bl	800240c <ADC_Enable>
 800186c:	4603      	mov	r3, r0
 800186e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d137      	bne.n	80018e6 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800187e:	f023 0301 	bic.w	r3, r3, #1
 8001882:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001896:	d106      	bne.n	80018a6 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189c:	f023 0206 	bic.w	r2, r3, #6
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018a4:	e002      	b.n	80018ac <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	221c      	movs	r2, #28
 80018b2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d007      	beq.n	80018da <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fe02 	bl	80014e8 <LL_ADC_REG_StartConversion>
 80018e4:	e006      	b.n	80018f4 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80018ee:	e001      	b.n	80018f4 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018f0:	2302      	movs	r3, #2
 80018f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b084      	sub	sp, #16
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800190c:	2b01      	cmp	r3, #1
 800190e:	d101      	bne.n	8001914 <HAL_ADC_Stop+0x16>
 8001910:	2302      	movs	r3, #2
 8001912:	e023      	b.n	800195c <HAL_ADC_Stop+0x5e>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800191c:	2103      	movs	r1, #3
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 fcb8 	bl	8002294 <ADC_ConversionStop>
 8001924:	4603      	mov	r3, r0
 8001926:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d111      	bne.n	8001952 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 fdf2 	bl	8002518 <ADC_Disable>
 8001934:	4603      	mov	r3, r0
 8001936:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d109      	bne.n	8001952 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001946:	f023 0301 	bic.w	r3, r3, #1
 800194a:	f043 0201 	orr.w	r2, r3, #1
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800195a:	7bfb      	ldrb	r3, [r7, #15]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	2b08      	cmp	r3, #8
 8001974:	d102      	bne.n	800197c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001976:	2308      	movs	r3, #8
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	e010      	b.n	800199e <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	2b00      	cmp	r3, #0
 8001988:	d007      	beq.n	800199a <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198e:	f043 0220 	orr.w	r2, r3, #32
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e06f      	b.n	8001a7a <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800199a:	2304      	movs	r3, #4
 800199c:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800199e:	f7ff fbad 	bl	80010fc <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019a4:	e021      	b.n	80019ea <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ac:	d01d      	beq.n	80019ea <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80019ae:	f7ff fba5 	bl	80010fc <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d302      	bcc.n	80019c4 <HAL_ADC_PollForConversion+0x60>
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d112      	bne.n	80019ea <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10b      	bne.n	80019ea <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d6:	f043 0204 	orr.w	r2, r3, #4
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e047      	b.n	8001a7a <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	4013      	ands	r3, r2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d0d6      	beq.n	80019a6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fc43 	bl	8001294 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d01c      	beq.n	8001a4e <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	7e5b      	ldrb	r3, [r3, #25]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d118      	bne.n	8001a4e <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0308 	and.w	r3, r3, #8
 8001a26:	2b08      	cmp	r3, #8
 8001a28:	d111      	bne.n	8001a4e <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d105      	bne.n	8001a4e <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a46:	f043 0201 	orr.w	r2, r3, #1
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	2b08      	cmp	r3, #8
 8001a5a:	d104      	bne.n	8001a66 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2208      	movs	r2, #8
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	e008      	b.n	8001a78 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d103      	bne.n	8001a78 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	220c      	movs	r2, #12
 8001a76:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b0b6      	sub	sp, #216	@ 0xd8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d101      	bne.n	8001abe <HAL_ADC_ConfigChannel+0x22>
 8001aba:	2302      	movs	r3, #2
 8001abc:	e3d5      	b.n	800226a <HAL_ADC_ConfigChannel+0x7ce>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff fd34 	bl	8001538 <LL_ADC_REG_IsConversionOngoing>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f040 83ba 	bne.w	800224c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	2b05      	cmp	r3, #5
 8001ae6:	d824      	bhi.n	8001b32 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	3b02      	subs	r3, #2
 8001aee:	2b03      	cmp	r3, #3
 8001af0:	d81b      	bhi.n	8001b2a <HAL_ADC_ConfigChannel+0x8e>
 8001af2:	a201      	add	r2, pc, #4	@ (adr r2, 8001af8 <HAL_ADC_ConfigChannel+0x5c>)
 8001af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af8:	08001b09 	.word	0x08001b09
 8001afc:	08001b11 	.word	0x08001b11
 8001b00:	08001b19 	.word	0x08001b19
 8001b04:	08001b21 	.word	0x08001b21
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001b08:	230c      	movs	r3, #12
 8001b0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b0e:	e010      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001b10:	2312      	movs	r3, #18
 8001b12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b16:	e00c      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001b18:	2318      	movs	r3, #24
 8001b1a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b1e:	e008      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001b20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b28:	e003      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001b2a:	2306      	movs	r3, #6
 8001b2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001b30:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6818      	ldr	r0, [r3, #0]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001b40:	f7ff fbbb 	bl	80012ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fcf5 	bl	8001538 <LL_ADC_REG_IsConversionOngoing>
 8001b4e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fd15 	bl	8001586 <LL_ADC_INJ_IsConversionOngoing>
 8001b5c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f040 81bf 	bne.w	8001ee8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f040 81ba 	bne.w	8001ee8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b7c:	d10f      	bne.n	8001b9e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6818      	ldr	r0, [r3, #0]
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f7ff fbc2 	bl	8001312 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fb69 	bl	800126e <LL_ADC_SetSamplingTimeCommonConfig>
 8001b9c:	e00e      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6818      	ldr	r0, [r3, #0]
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	6819      	ldr	r1, [r3, #0]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	461a      	mov	r2, r3
 8001bac:	f7ff fbb1 	bl	8001312 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fb59 	bl	800126e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	08db      	lsrs	r3, r3, #3
 8001bc8:	f003 0303 	and.w	r3, r3, #3
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	d00a      	beq.n	8001bf4 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6818      	ldr	r0, [r3, #0]
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	6919      	ldr	r1, [r3, #16]
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001bee:	f7ff fae9 	bl	80011c4 <LL_ADC_SetOffset>
 8001bf2:	e179      	b.n	8001ee8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fb06 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001c00:	4603      	mov	r3, r0
 8001c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d10a      	bne.n	8001c20 <HAL_ADC_ConfigChannel+0x184>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fafb 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001c16:	4603      	mov	r3, r0
 8001c18:	0e9b      	lsrs	r3, r3, #26
 8001c1a:	f003 021f 	and.w	r2, r3, #31
 8001c1e:	e01e      	b.n	8001c5e <HAL_ADC_ConfigChannel+0x1c2>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2100      	movs	r1, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff faf0 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001c36:	fa93 f3a3 	rbit	r3, r3
 8001c3a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c3e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8001c4e:	2320      	movs	r3, #32
 8001c50:	e004      	b.n	8001c5c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8001c52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c56:	fab3 f383 	clz	r3, r3
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d105      	bne.n	8001c76 <HAL_ADC_ConfigChannel+0x1da>
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	0e9b      	lsrs	r3, r3, #26
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	e018      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x20c>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001c8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001c92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001c9a:	2320      	movs	r3, #32
 8001c9c:	e004      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001c9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ca2:	fab3 f383 	clz	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d106      	bne.n	8001cba <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fabf 	bl	8001238 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff faa3 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d10a      	bne.n	8001ce6 <HAL_ADC_ConfigChannel+0x24a>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fa98 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	0e9b      	lsrs	r3, r3, #26
 8001ce0:	f003 021f 	and.w	r2, r3, #31
 8001ce4:	e01e      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x288>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2101      	movs	r1, #1
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff fa8d 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001d04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001d0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d101      	bne.n	8001d18 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001d14:	2320      	movs	r3, #32
 8001d16:	e004      	b.n	8001d22 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001d18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d1c:	fab3 f383 	clz	r3, r3
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d105      	bne.n	8001d3c <HAL_ADC_ConfigChannel+0x2a0>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0e9b      	lsrs	r3, r3, #26
 8001d36:	f003 031f 	and.w	r3, r3, #31
 8001d3a:	e018      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x2d2>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d48:	fa93 f3a3 	rbit	r3, r3
 8001d4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001d50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001d58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001d60:	2320      	movs	r3, #32
 8001d62:	e004      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001d64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d68:	fab3 f383 	clz	r3, r3
 8001d6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d106      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	2101      	movs	r1, #1
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff fa5c 	bl	8001238 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2102      	movs	r1, #2
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fa40 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10a      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x310>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2102      	movs	r1, #2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fa35 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001da2:	4603      	mov	r3, r0
 8001da4:	0e9b      	lsrs	r3, r3, #26
 8001da6:	f003 021f 	and.w	r2, r3, #31
 8001daa:	e01e      	b.n	8001dea <HAL_ADC_ConfigChannel+0x34e>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2102      	movs	r1, #2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fa2a 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001dc2:	fa93 f3a3 	rbit	r3, r3
 8001dc6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001dca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001dce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001dd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8001dda:	2320      	movs	r3, #32
 8001ddc:	e004      	b.n	8001de8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8001dde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001de2:	fab3 f383 	clz	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d105      	bne.n	8001e02 <HAL_ADC_ConfigChannel+0x366>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	0e9b      	lsrs	r3, r3, #26
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	e014      	b.n	8001e2c <HAL_ADC_ConfigChannel+0x390>
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001e0a:	fa93 f3a3 	rbit	r3, r3
 8001e0e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001e10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e12:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001e16:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001e1e:	2320      	movs	r3, #32
 8001e20:	e004      	b.n	8001e2c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8001e22:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e26:	fab3 f383 	clz	r3, r3
 8001e2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d106      	bne.n	8001e3e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2200      	movs	r2, #0
 8001e36:	2102      	movs	r1, #2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff f9fd 	bl	8001238 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2103      	movs	r1, #3
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff f9e1 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d10a      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x3ce>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2103      	movs	r1, #3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff f9d6 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001e60:	4603      	mov	r3, r0
 8001e62:	0e9b      	lsrs	r3, r3, #26
 8001e64:	f003 021f 	and.w	r2, r3, #31
 8001e68:	e017      	b.n	8001e9a <HAL_ADC_ConfigChannel+0x3fe>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2103      	movs	r1, #3
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff f9cb 	bl	800120c <LL_ADC_GetOffsetChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001e7c:	fa93 f3a3 	rbit	r3, r3
 8001e80:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e84:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001e86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d101      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8001e8c:	2320      	movs	r3, #32
 8001e8e:	e003      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8001e90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e92:	fab3 f383 	clz	r3, r3
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d105      	bne.n	8001eb2 <HAL_ADC_ConfigChannel+0x416>
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	0e9b      	lsrs	r3, r3, #26
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	e011      	b.n	8001ed6 <HAL_ADC_ConfigChannel+0x43a>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001eba:	fa93 f3a3 	rbit	r3, r3
 8001ebe:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001ec0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ec2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001ec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8001eca:	2320      	movs	r3, #32
 8001ecc:	e003      	b.n	8001ed6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8001ece:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ed0:	fab3 f383 	clz	r3, r3
 8001ed4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d106      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2103      	movs	r1, #3
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f9a8 	bl	8001238 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff fad5 	bl	800149c <LL_ADC_IsEnabled>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f040 813f 	bne.w	8002178 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6818      	ldr	r0, [r3, #0]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	6819      	ldr	r1, [r3, #0]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	461a      	mov	r2, r3
 8001f08:	f7ff fa2e 	bl	8001368 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	4a8e      	ldr	r2, [pc, #568]	@ (800214c <HAL_ADC_ConfigChannel+0x6b0>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	f040 8130 	bne.w	8002178 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d10b      	bne.n	8001f40 <HAL_ADC_ConfigChannel+0x4a4>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	0e9b      	lsrs	r3, r3, #26
 8001f2e:	3301      	adds	r3, #1
 8001f30:	f003 031f 	and.w	r3, r3, #31
 8001f34:	2b09      	cmp	r3, #9
 8001f36:	bf94      	ite	ls
 8001f38:	2301      	movls	r3, #1
 8001f3a:	2300      	movhi	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	e019      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x4d8>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f48:	fa93 f3a3 	rbit	r3, r3
 8001f4c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8001f58:	2320      	movs	r3, #32
 8001f5a:	e003      	b.n	8001f64 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8001f5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f5e:	fab3 f383 	clz	r3, r3
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	3301      	adds	r3, #1
 8001f66:	f003 031f 	and.w	r3, r3, #31
 8001f6a:	2b09      	cmp	r3, #9
 8001f6c:	bf94      	ite	ls
 8001f6e:	2301      	movls	r3, #1
 8001f70:	2300      	movhi	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d079      	beq.n	800206c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d107      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x4f8>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	0e9b      	lsrs	r3, r3, #26
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	069b      	lsls	r3, r3, #26
 8001f8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f92:	e015      	b.n	8001fc0 <HAL_ADC_ConfigChannel+0x524>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f9c:	fa93 f3a3 	rbit	r3, r3
 8001fa0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fa4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001fa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8001fac:	2320      	movs	r3, #32
 8001fae:	e003      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8001fb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fb2:	fab3 f383 	clz	r3, r3
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	3301      	adds	r3, #1
 8001fba:	069b      	lsls	r3, r3, #26
 8001fbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d109      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x544>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	0e9b      	lsrs	r3, r3, #26
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	f003 031f 	and.w	r3, r3, #31
 8001fd8:	2101      	movs	r1, #1
 8001fda:	fa01 f303 	lsl.w	r3, r1, r3
 8001fde:	e017      	b.n	8002010 <HAL_ADC_ConfigChannel+0x574>
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fe8:	fa93 f3a3 	rbit	r3, r3
 8001fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ff0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001ff2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8001ff8:	2320      	movs	r3, #32
 8001ffa:	e003      	b.n	8002004 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8001ffc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ffe:	fab3 f383 	clz	r3, r3
 8002002:	b2db      	uxtb	r3, r3
 8002004:	3301      	adds	r3, #1
 8002006:	f003 031f 	and.w	r3, r3, #31
 800200a:	2101      	movs	r1, #1
 800200c:	fa01 f303 	lsl.w	r3, r1, r3
 8002010:	ea42 0103 	orr.w	r1, r2, r3
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10a      	bne.n	8002036 <HAL_ADC_ConfigChannel+0x59a>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	0e9b      	lsrs	r3, r3, #26
 8002026:	3301      	adds	r3, #1
 8002028:	f003 021f 	and.w	r2, r3, #31
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	051b      	lsls	r3, r3, #20
 8002034:	e018      	b.n	8002068 <HAL_ADC_ConfigChannel+0x5cc>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800203e:	fa93 f3a3 	rbit	r3, r3
 8002042:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002046:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800204e:	2320      	movs	r3, #32
 8002050:	e003      	b.n	800205a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002054:	fab3 f383 	clz	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	3301      	adds	r3, #1
 800205c:	f003 021f 	and.w	r2, r3, #31
 8002060:	4613      	mov	r3, r2
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002068:	430b      	orrs	r3, r1
 800206a:	e080      	b.n	800216e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002074:	2b00      	cmp	r3, #0
 8002076:	d107      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x5ec>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	0e9b      	lsrs	r3, r3, #26
 800207e:	3301      	adds	r3, #1
 8002080:	069b      	lsls	r3, r3, #26
 8002082:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002086:	e015      	b.n	80020b4 <HAL_ADC_ConfigChannel+0x618>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002090:	fa93 f3a3 	rbit	r3, r3
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800209a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800209c:	2b00      	cmp	r3, #0
 800209e:	d101      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80020a0:	2320      	movs	r3, #32
 80020a2:	e003      	b.n	80020ac <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80020a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a6:	fab3 f383 	clz	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	3301      	adds	r3, #1
 80020ae:	069b      	lsls	r3, r3, #26
 80020b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d109      	bne.n	80020d4 <HAL_ADC_ConfigChannel+0x638>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	0e9b      	lsrs	r3, r3, #26
 80020c6:	3301      	adds	r3, #1
 80020c8:	f003 031f 	and.w	r3, r3, #31
 80020cc:	2101      	movs	r1, #1
 80020ce:	fa01 f303 	lsl.w	r3, r1, r3
 80020d2:	e017      	b.n	8002104 <HAL_ADC_ConfigChannel+0x668>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	fa93 f3a3 	rbit	r3, r3
 80020e0:	61bb      	str	r3, [r7, #24]
  return result;
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80020e6:	6a3b      	ldr	r3, [r7, #32]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80020ec:	2320      	movs	r3, #32
 80020ee:	e003      	b.n	80020f8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80020f0:	6a3b      	ldr	r3, [r7, #32]
 80020f2:	fab3 f383 	clz	r3, r3
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	3301      	adds	r3, #1
 80020fa:	f003 031f 	and.w	r3, r3, #31
 80020fe:	2101      	movs	r1, #1
 8002100:	fa01 f303 	lsl.w	r3, r1, r3
 8002104:	ea42 0103 	orr.w	r1, r2, r3
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10d      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x694>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	0e9b      	lsrs	r3, r3, #26
 800211a:	3301      	adds	r3, #1
 800211c:	f003 021f 	and.w	r2, r3, #31
 8002120:	4613      	mov	r3, r2
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	4413      	add	r3, r2
 8002126:	3b1e      	subs	r3, #30
 8002128:	051b      	lsls	r3, r3, #20
 800212a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800212e:	e01d      	b.n	800216c <HAL_ADC_ConfigChannel+0x6d0>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	fa93 f3a3 	rbit	r3, r3
 800213c:	60fb      	str	r3, [r7, #12]
  return result;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d103      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002148:	2320      	movs	r3, #32
 800214a:	e005      	b.n	8002158 <HAL_ADC_ConfigChannel+0x6bc>
 800214c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	fab3 f383 	clz	r3, r3
 8002156:	b2db      	uxtb	r3, r3
 8002158:	3301      	adds	r3, #1
 800215a:	f003 021f 	and.w	r2, r3, #31
 800215e:	4613      	mov	r3, r2
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	4413      	add	r3, r2
 8002164:	3b1e      	subs	r3, #30
 8002166:	051b      	lsls	r3, r3, #20
 8002168:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800216c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002172:	4619      	mov	r1, r3
 8002174:	f7ff f8cd 	bl	8001312 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b3d      	ldr	r3, [pc, #244]	@ (8002274 <HAL_ADC_ConfigChannel+0x7d8>)
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d06c      	beq.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002184:	483c      	ldr	r0, [pc, #240]	@ (8002278 <HAL_ADC_ConfigChannel+0x7dc>)
 8002186:	f7ff f80f 	bl	80011a8 <LL_ADC_GetCommonPathInternalCh>
 800218a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a3a      	ldr	r2, [pc, #232]	@ (800227c <HAL_ADC_ConfigChannel+0x7e0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d127      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002198:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800219c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d121      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a35      	ldr	r2, [pc, #212]	@ (8002280 <HAL_ADC_ConfigChannel+0x7e4>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d157      	bne.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021b6:	4619      	mov	r1, r3
 80021b8:	482f      	ldr	r0, [pc, #188]	@ (8002278 <HAL_ADC_ConfigChannel+0x7dc>)
 80021ba:	f7fe ffe2 	bl	8001182 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021be:	4b31      	ldr	r3, [pc, #196]	@ (8002284 <HAL_ADC_ConfigChannel+0x7e8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	099b      	lsrs	r3, r3, #6
 80021c4:	4a30      	ldr	r2, [pc, #192]	@ (8002288 <HAL_ADC_ConfigChannel+0x7ec>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	099b      	lsrs	r3, r3, #6
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	4613      	mov	r3, r2
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	4413      	add	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80021d8:	e002      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	3b01      	subs	r3, #1
 80021de:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f9      	bne.n	80021da <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021e6:	e03a      	b.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a27      	ldr	r2, [pc, #156]	@ (800228c <HAL_ADC_ConfigChannel+0x7f0>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d113      	bne.n	800221a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80021f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10d      	bne.n	800221a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a1f      	ldr	r2, [pc, #124]	@ (8002280 <HAL_ADC_ConfigChannel+0x7e4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d12a      	bne.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002208:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800220c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002210:	4619      	mov	r1, r3
 8002212:	4819      	ldr	r0, [pc, #100]	@ (8002278 <HAL_ADC_ConfigChannel+0x7dc>)
 8002214:	f7fe ffb5 	bl	8001182 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002218:	e021      	b.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a1c      	ldr	r2, [pc, #112]	@ (8002290 <HAL_ADC_ConfigChannel+0x7f4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d11c      	bne.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002224:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002228:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d116      	bne.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a12      	ldr	r2, [pc, #72]	@ (8002280 <HAL_ADC_ConfigChannel+0x7e4>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d111      	bne.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800223a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800223e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002242:	4619      	mov	r1, r3
 8002244:	480c      	ldr	r0, [pc, #48]	@ (8002278 <HAL_ADC_ConfigChannel+0x7dc>)
 8002246:	f7fe ff9c 	bl	8001182 <LL_ADC_SetCommonPathInternalCh>
 800224a:	e008      	b.n	800225e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002250:	f043 0220 	orr.w	r2, r3, #32
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002266:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800226a:	4618      	mov	r0, r3
 800226c:	37d8      	adds	r7, #216	@ 0xd8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	80080000 	.word	0x80080000
 8002278:	50040300 	.word	0x50040300
 800227c:	c7520000 	.word	0xc7520000
 8002280:	50040000 	.word	0x50040000
 8002284:	20040004 	.word	0x20040004
 8002288:	053e2d63 	.word	0x053e2d63
 800228c:	cb840000 	.word	0xcb840000
 8002290:	80000001 	.word	0x80000001

08002294 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800229e:	2300      	movs	r3, #0
 80022a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff f944 	bl	8001538 <LL_ADC_REG_IsConversionOngoing>
 80022b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff f965 	bl	8001586 <LL_ADC_INJ_IsConversionOngoing>
 80022bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d103      	bne.n	80022cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f000 8098 	beq.w	80023fc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d02a      	beq.n	8002330 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	7e5b      	ldrb	r3, [r3, #25]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d126      	bne.n	8002330 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	7e1b      	ldrb	r3, [r3, #24]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d122      	bne.n	8002330 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80022ea:	2301      	movs	r3, #1
 80022ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80022ee:	e014      	b.n	800231a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	4a45      	ldr	r2, [pc, #276]	@ (8002408 <ADC_ConversionStop+0x174>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d90d      	bls.n	8002314 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fc:	f043 0210 	orr.w	r2, r3, #16
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002308:	f043 0201 	orr.w	r2, r3, #1
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e074      	b.n	80023fe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	3301      	adds	r3, #1
 8002318:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002324:	2b40      	cmp	r3, #64	@ 0x40
 8002326:	d1e3      	bne.n	80022f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2240      	movs	r2, #64	@ 0x40
 800232e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	2b02      	cmp	r3, #2
 8002334:	d014      	beq.n	8002360 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff f8fc 	bl	8001538 <LL_ADC_REG_IsConversionOngoing>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00c      	beq.n	8002360 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff f8b9 	bl	80014c2 <LL_ADC_IsDisableOngoing>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d104      	bne.n	8002360 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff f8d8 	bl	8001510 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d014      	beq.n	8002390 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff f90b 	bl	8001586 <LL_ADC_INJ_IsConversionOngoing>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00c      	beq.n	8002390 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff f8a1 	bl	80014c2 <LL_ADC_IsDisableOngoing>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d104      	bne.n	8002390 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff f8e7 	bl	800155e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d005      	beq.n	80023a2 <ADC_ConversionStop+0x10e>
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	2b03      	cmp	r3, #3
 800239a:	d105      	bne.n	80023a8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800239c:	230c      	movs	r3, #12
 800239e:	617b      	str	r3, [r7, #20]
        break;
 80023a0:	e005      	b.n	80023ae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80023a2:	2308      	movs	r3, #8
 80023a4:	617b      	str	r3, [r7, #20]
        break;
 80023a6:	e002      	b.n	80023ae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80023a8:	2304      	movs	r3, #4
 80023aa:	617b      	str	r3, [r7, #20]
        break;
 80023ac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80023ae:	f7fe fea5 	bl	80010fc <HAL_GetTick>
 80023b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023b4:	e01b      	b.n	80023ee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80023b6:	f7fe fea1 	bl	80010fc <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b05      	cmp	r3, #5
 80023c2:	d914      	bls.n	80023ee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	4013      	ands	r3, r2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00d      	beq.n	80023ee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d6:	f043 0210 	orr.w	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e2:	f043 0201 	orr.w	r2, r3, #1
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e007      	b.n	80023fe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	4013      	ands	r3, r2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1dc      	bne.n	80023b6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3720      	adds	r7, #32
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	a33fffff 	.word	0xa33fffff

0800240c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002414:	2300      	movs	r3, #0
 8002416:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff f83d 	bl	800149c <LL_ADC_IsEnabled>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d169      	bne.n	80024fc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	4b36      	ldr	r3, [pc, #216]	@ (8002508 <ADC_Enable+0xfc>)
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d00d      	beq.n	8002452 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243a:	f043 0210 	orr.w	r2, r3, #16
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002446:	f043 0201 	orr.w	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e055      	b.n	80024fe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe fff8 	bl	800144c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800245c:	482b      	ldr	r0, [pc, #172]	@ (800250c <ADC_Enable+0x100>)
 800245e:	f7fe fea3 	bl	80011a8 <LL_ADC_GetCommonPathInternalCh>
 8002462:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002464:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002468:	2b00      	cmp	r3, #0
 800246a:	d013      	beq.n	8002494 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800246c:	4b28      	ldr	r3, [pc, #160]	@ (8002510 <ADC_Enable+0x104>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	099b      	lsrs	r3, r3, #6
 8002472:	4a28      	ldr	r2, [pc, #160]	@ (8002514 <ADC_Enable+0x108>)
 8002474:	fba2 2303 	umull	r2, r3, r2, r3
 8002478:	099b      	lsrs	r3, r3, #6
 800247a:	1c5a      	adds	r2, r3, #1
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002486:	e002      	b.n	800248e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	3b01      	subs	r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1f9      	bne.n	8002488 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002494:	f7fe fe32 	bl	80010fc <HAL_GetTick>
 8002498:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800249a:	e028      	b.n	80024ee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7fe fffb 	bl	800149c <LL_ADC_IsEnabled>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d104      	bne.n	80024b6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7fe ffcb 	bl	800144c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024b6:	f7fe fe21 	bl	80010fc <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d914      	bls.n	80024ee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d00d      	beq.n	80024ee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d6:	f043 0210 	orr.w	r2, r3, #16
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e2:	f043 0201 	orr.w	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e007      	b.n	80024fe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d1cf      	bne.n	800249c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	8000003f 	.word	0x8000003f
 800250c:	50040300 	.word	0x50040300
 8002510:	20040004 	.word	0x20040004
 8002514:	053e2d63 	.word	0x053e2d63

08002518 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7fe ffcc 	bl	80014c2 <LL_ADC_IsDisableOngoing>
 800252a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe ffb3 	bl	800149c <LL_ADC_IsEnabled>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d047      	beq.n	80025cc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d144      	bne.n	80025cc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f003 030d 	and.w	r3, r3, #13
 800254c:	2b01      	cmp	r3, #1
 800254e:	d10c      	bne.n	800256a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe ff8d 	bl	8001474 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2203      	movs	r2, #3
 8002560:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002562:	f7fe fdcb 	bl	80010fc <HAL_GetTick>
 8002566:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002568:	e029      	b.n	80025be <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256e:	f043 0210 	orr.w	r2, r3, #16
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257a:	f043 0201 	orr.w	r2, r3, #1
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e023      	b.n	80025ce <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002586:	f7fe fdb9 	bl	80010fc <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d914      	bls.n	80025be <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00d      	beq.n	80025be <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a6:	f043 0210 	orr.w	r2, r3, #16
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b2:	f043 0201 	orr.w	r2, r3, #1
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e007      	b.n	80025ce <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1dc      	bne.n	8002586 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e8:	4b0c      	ldr	r3, [pc, #48]	@ (800261c <__NVIC_SetPriorityGrouping+0x44>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025f4:	4013      	ands	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002600:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800260a:	4a04      	ldr	r2, [pc, #16]	@ (800261c <__NVIC_SetPriorityGrouping+0x44>)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	60d3      	str	r3, [r2, #12]
}
 8002610:	bf00      	nop
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002624:	4b04      	ldr	r3, [pc, #16]	@ (8002638 <__NVIC_GetPriorityGrouping+0x18>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 0307 	and.w	r3, r3, #7
}
 800262e:	4618      	mov	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	6039      	str	r1, [r7, #0]
 8002646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264c:	2b00      	cmp	r3, #0
 800264e:	db0a      	blt.n	8002666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	b2da      	uxtb	r2, r3
 8002654:	490c      	ldr	r1, [pc, #48]	@ (8002688 <__NVIC_SetPriority+0x4c>)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	0112      	lsls	r2, r2, #4
 800265c:	b2d2      	uxtb	r2, r2
 800265e:	440b      	add	r3, r1
 8002660:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002664:	e00a      	b.n	800267c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	b2da      	uxtb	r2, r3
 800266a:	4908      	ldr	r1, [pc, #32]	@ (800268c <__NVIC_SetPriority+0x50>)
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	3b04      	subs	r3, #4
 8002674:	0112      	lsls	r2, r2, #4
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	440b      	add	r3, r1
 800267a:	761a      	strb	r2, [r3, #24]
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	e000e100 	.word	0xe000e100
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002690:	b480      	push	{r7}
 8002692:	b089      	sub	sp, #36	@ 0x24
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f1c3 0307 	rsb	r3, r3, #7
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	bf28      	it	cs
 80026ae:	2304      	movcs	r3, #4
 80026b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3304      	adds	r3, #4
 80026b6:	2b06      	cmp	r3, #6
 80026b8:	d902      	bls.n	80026c0 <NVIC_EncodePriority+0x30>
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3b03      	subs	r3, #3
 80026be:	e000      	b.n	80026c2 <NVIC_EncodePriority+0x32>
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c4:	f04f 32ff 	mov.w	r2, #4294967295
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43da      	mvns	r2, r3
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	401a      	ands	r2, r3
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026d8:	f04f 31ff 	mov.w	r1, #4294967295
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	fa01 f303 	lsl.w	r3, r1, r3
 80026e2:	43d9      	mvns	r1, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e8:	4313      	orrs	r3, r2
         );
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3724      	adds	r7, #36	@ 0x24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
	...

080026f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3b01      	subs	r3, #1
 8002704:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002708:	d301      	bcc.n	800270e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800270a:	2301      	movs	r3, #1
 800270c:	e00f      	b.n	800272e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800270e:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <SysTick_Config+0x40>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3b01      	subs	r3, #1
 8002714:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002716:	210f      	movs	r1, #15
 8002718:	f04f 30ff 	mov.w	r0, #4294967295
 800271c:	f7ff ff8e 	bl	800263c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002720:	4b05      	ldr	r3, [pc, #20]	@ (8002738 <SysTick_Config+0x40>)
 8002722:	2200      	movs	r2, #0
 8002724:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002726:	4b04      	ldr	r3, [pc, #16]	@ (8002738 <SysTick_Config+0x40>)
 8002728:	2207      	movs	r2, #7
 800272a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	e000e010 	.word	0xe000e010

0800273c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7ff ff47 	bl	80025d8 <__NVIC_SetPriorityGrouping>
}
 800274a:	bf00      	nop
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b086      	sub	sp, #24
 8002756:	af00      	add	r7, sp, #0
 8002758:	4603      	mov	r3, r0
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	607a      	str	r2, [r7, #4]
 800275e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002764:	f7ff ff5c 	bl	8002620 <__NVIC_GetPriorityGrouping>
 8002768:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	68b9      	ldr	r1, [r7, #8]
 800276e:	6978      	ldr	r0, [r7, #20]
 8002770:	f7ff ff8e 	bl	8002690 <NVIC_EncodePriority>
 8002774:	4602      	mov	r2, r0
 8002776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277a:	4611      	mov	r1, r2
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff ff5d 	bl	800263c <__NVIC_SetPriority>
}
 8002782:	bf00      	nop
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ffb0 	bl	80026f8 <SysTick_Config>
 8002798:	4603      	mov	r3, r0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027b2:	e166      	b.n	8002a82 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	2101      	movs	r1, #1
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	4013      	ands	r3, r2
 80027c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f000 8158 	beq.w	8002a7c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d005      	beq.n	80027e4 <HAL_GPIO_Init+0x40>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d130      	bne.n	8002846 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	2203      	movs	r2, #3
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4013      	ands	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68da      	ldr	r2, [r3, #12]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800281a:	2201      	movs	r2, #1
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43db      	mvns	r3, r3
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4013      	ands	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	091b      	lsrs	r3, r3, #4
 8002830:	f003 0201 	and.w	r2, r3, #1
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	4313      	orrs	r3, r2
 800283e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	2b03      	cmp	r3, #3
 8002850:	d017      	beq.n	8002882 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	2203      	movs	r2, #3
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43db      	mvns	r3, r3
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	4013      	ands	r3, r2
 8002868:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d123      	bne.n	80028d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	08da      	lsrs	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3208      	adds	r2, #8
 8002896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800289a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	220f      	movs	r2, #15
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43db      	mvns	r3, r3
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	4013      	ands	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	691a      	ldr	r2, [r3, #16]
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	08da      	lsrs	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3208      	adds	r2, #8
 80028d0:	6939      	ldr	r1, [r7, #16]
 80028d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	2203      	movs	r2, #3
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43db      	mvns	r3, r3
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	4013      	ands	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f003 0203 	and.w	r2, r3, #3
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 80b2 	beq.w	8002a7c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002918:	4b61      	ldr	r3, [pc, #388]	@ (8002aa0 <HAL_GPIO_Init+0x2fc>)
 800291a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800291c:	4a60      	ldr	r2, [pc, #384]	@ (8002aa0 <HAL_GPIO_Init+0x2fc>)
 800291e:	f043 0301 	orr.w	r3, r3, #1
 8002922:	6613      	str	r3, [r2, #96]	@ 0x60
 8002924:	4b5e      	ldr	r3, [pc, #376]	@ (8002aa0 <HAL_GPIO_Init+0x2fc>)
 8002926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002930:	4a5c      	ldr	r2, [pc, #368]	@ (8002aa4 <HAL_GPIO_Init+0x300>)
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	089b      	lsrs	r3, r3, #2
 8002936:	3302      	adds	r3, #2
 8002938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800293c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f003 0303 	and.w	r3, r3, #3
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	220f      	movs	r2, #15
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	4013      	ands	r3, r2
 8002952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800295a:	d02b      	beq.n	80029b4 <HAL_GPIO_Init+0x210>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a52      	ldr	r2, [pc, #328]	@ (8002aa8 <HAL_GPIO_Init+0x304>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d025      	beq.n	80029b0 <HAL_GPIO_Init+0x20c>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a51      	ldr	r2, [pc, #324]	@ (8002aac <HAL_GPIO_Init+0x308>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d01f      	beq.n	80029ac <HAL_GPIO_Init+0x208>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a50      	ldr	r2, [pc, #320]	@ (8002ab0 <HAL_GPIO_Init+0x30c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d019      	beq.n	80029a8 <HAL_GPIO_Init+0x204>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a4f      	ldr	r2, [pc, #316]	@ (8002ab4 <HAL_GPIO_Init+0x310>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d013      	beq.n	80029a4 <HAL_GPIO_Init+0x200>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a4e      	ldr	r2, [pc, #312]	@ (8002ab8 <HAL_GPIO_Init+0x314>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d00d      	beq.n	80029a0 <HAL_GPIO_Init+0x1fc>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a4d      	ldr	r2, [pc, #308]	@ (8002abc <HAL_GPIO_Init+0x318>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d007      	beq.n	800299c <HAL_GPIO_Init+0x1f8>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a4c      	ldr	r2, [pc, #304]	@ (8002ac0 <HAL_GPIO_Init+0x31c>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d101      	bne.n	8002998 <HAL_GPIO_Init+0x1f4>
 8002994:	2307      	movs	r3, #7
 8002996:	e00e      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 8002998:	2308      	movs	r3, #8
 800299a:	e00c      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 800299c:	2306      	movs	r3, #6
 800299e:	e00a      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 80029a0:	2305      	movs	r3, #5
 80029a2:	e008      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 80029a4:	2304      	movs	r3, #4
 80029a6:	e006      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 80029a8:	2303      	movs	r3, #3
 80029aa:	e004      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e002      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 80029b0:	2301      	movs	r3, #1
 80029b2:	e000      	b.n	80029b6 <HAL_GPIO_Init+0x212>
 80029b4:	2300      	movs	r3, #0
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	f002 0203 	and.w	r2, r2, #3
 80029bc:	0092      	lsls	r2, r2, #2
 80029be:	4093      	lsls	r3, r2
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029c6:	4937      	ldr	r1, [pc, #220]	@ (8002aa4 <HAL_GPIO_Init+0x300>)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	089b      	lsrs	r3, r3, #2
 80029cc:	3302      	adds	r3, #2
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029d4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	43db      	mvns	r3, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029f8:	4a32      	ldr	r2, [pc, #200]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029fe:	4b31      	ldr	r3, [pc, #196]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a22:	4a28      	ldr	r2, [pc, #160]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a28:	4b26      	ldr	r3, [pc, #152]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a52:	4b1c      	ldr	r3, [pc, #112]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a76:	4a13      	ldr	r2, [pc, #76]	@ (8002ac4 <HAL_GPIO_Init+0x320>)
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f47f ae91 	bne.w	80027b4 <HAL_GPIO_Init+0x10>
  }
}
 8002a92:	bf00      	nop
 8002a94:	bf00      	nop
 8002a96:	371c      	adds	r7, #28
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40010000 	.word	0x40010000
 8002aa8:	48000400 	.word	0x48000400
 8002aac:	48000800 	.word	0x48000800
 8002ab0:	48000c00 	.word	0x48000c00
 8002ab4:	48001000 	.word	0x48001000
 8002ab8:	48001400 	.word	0x48001400
 8002abc:	48001800 	.word	0x48001800
 8002ac0:	48001c00 	.word	0x48001c00
 8002ac4:	40010400 	.word	0x40010400

08002ac8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	807b      	strh	r3, [r7, #2]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ad8:	787b      	ldrb	r3, [r7, #1]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ade:	887a      	ldrh	r2, [r7, #2]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ae4:	e002      	b.n	8002aec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ae6:	887a      	ldrh	r2, [r7, #2]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af02      	add	r7, sp, #8
 8002afe:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e101      	b.n	8002d0e <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7fe f956 	bl	8000dd0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2203      	movs	r2, #3
 8002b28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f002 fd1b 	bl	8005572 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6818      	ldr	r0, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	7c1a      	ldrb	r2, [r3, #16]
 8002b44:	f88d 2000 	strb.w	r2, [sp]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b4c:	f002 fce4 	bl	8005518 <USB_CoreInit>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2202      	movs	r2, #2
 8002b5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e0d5      	b.n	8002d0e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2100      	movs	r1, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f002 fd13 	bl	8005594 <USB_SetCurrentMode>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2202      	movs	r2, #2
 8002b78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e0c6      	b.n	8002d0e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b80:	2300      	movs	r3, #0
 8002b82:	73fb      	strb	r3, [r7, #15]
 8002b84:	e04a      	b.n	8002c1c <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b86:	7bfa      	ldrb	r2, [r7, #15]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4413      	add	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3315      	adds	r3, #21
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b9a:	7bfa      	ldrb	r2, [r7, #15]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	3314      	adds	r3, #20
 8002baa:	7bfa      	ldrb	r2, [r7, #15]
 8002bac:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002bae:	7bfa      	ldrb	r2, [r7, #15]
 8002bb0:	7bfb      	ldrb	r3, [r7, #15]
 8002bb2:	b298      	uxth	r0, r3
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	4413      	add	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	332e      	adds	r3, #46	@ 0x2e
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002bc6:	7bfa      	ldrb	r2, [r7, #15]
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4413      	add	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	3318      	adds	r3, #24
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002bda:	7bfa      	ldrb	r2, [r7, #15]
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	331c      	adds	r3, #28
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002bee:	7bfa      	ldrb	r2, [r7, #15]
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	4413      	add	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	3320      	adds	r3, #32
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c02:	7bfa      	ldrb	r2, [r7, #15]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	00db      	lsls	r3, r3, #3
 8002c0a:	4413      	add	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	440b      	add	r3, r1
 8002c10:	3324      	adds	r3, #36	@ 0x24
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	73fb      	strb	r3, [r7, #15]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	791b      	ldrb	r3, [r3, #4]
 8002c20:	7bfa      	ldrb	r2, [r7, #15]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d3af      	bcc.n	8002b86 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	73fb      	strb	r3, [r7, #15]
 8002c2a:	e044      	b.n	8002cb6 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c2c:	7bfa      	ldrb	r2, [r7, #15]
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	00db      	lsls	r3, r3, #3
 8002c34:	4413      	add	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002c3e:	2200      	movs	r2, #0
 8002c40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002c42:	7bfa      	ldrb	r2, [r7, #15]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	4413      	add	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002c54:	7bfa      	ldrb	r2, [r7, #15]
 8002c56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c58:	7bfa      	ldrb	r2, [r7, #15]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	4413      	add	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c6e:	7bfa      	ldrb	r2, [r7, #15]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4413      	add	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c84:	7bfa      	ldrb	r2, [r7, #15]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002c9a:	7bfa      	ldrb	r2, [r7, #15]
 8002c9c:	6879      	ldr	r1, [r7, #4]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	00db      	lsls	r3, r3, #3
 8002ca2:	4413      	add	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	73fb      	strb	r3, [r7, #15]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	791b      	ldrb	r3, [r3, #4]
 8002cba:	7bfa      	ldrb	r2, [r7, #15]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d3b5      	bcc.n	8002c2c <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6818      	ldr	r0, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	7c1a      	ldrb	r2, [r3, #16]
 8002cc8:	f88d 2000 	strb.w	r2, [sp]
 8002ccc:	3304      	adds	r3, #4
 8002cce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cd0:	f002 fcac 	bl	800562c <USB_DevInit>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d005      	beq.n	8002ce6 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2202      	movs	r2, #2
 8002cde:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e013      	b.n	8002d0e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7b1b      	ldrb	r3, [r3, #12]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d102      	bne.n	8002d02 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f80a 	bl	8002d16 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f002 fe51 	bl	80059ae <USB_DevDisconnect>

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b085      	sub	sp, #20
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d48:	f043 0303 	orr.w	r3, r3, #3
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d64:	4b0d      	ldr	r3, [pc, #52]	@ (8002d9c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d70:	d102      	bne.n	8002d78 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002d72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d76:	e00b      	b.n	8002d90 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002d78:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002d7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d86:	d102      	bne.n	8002d8e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002d88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d8c:	e000      	b.n	8002d90 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002d8e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	40007000 	.word	0x40007000

08002da0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d141      	bne.n	8002e32 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dae:	4b4b      	ldr	r3, [pc, #300]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dba:	d131      	bne.n	8002e20 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002dbc:	4b47      	ldr	r3, [pc, #284]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dc2:	4a46      	ldr	r2, [pc, #280]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dc8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dcc:	4b43      	ldr	r3, [pc, #268]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dd4:	4a41      	ldr	r2, [pc, #260]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dda:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002ddc:	4b40      	ldr	r3, [pc, #256]	@ (8002ee0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2232      	movs	r2, #50	@ 0x32
 8002de2:	fb02 f303 	mul.w	r3, r2, r3
 8002de6:	4a3f      	ldr	r2, [pc, #252]	@ (8002ee4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002de8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dec:	0c9b      	lsrs	r3, r3, #18
 8002dee:	3301      	adds	r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002df2:	e002      	b.n	8002dfa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	3b01      	subs	r3, #1
 8002df8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dfa:	4b38      	ldr	r3, [pc, #224]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e06:	d102      	bne.n	8002e0e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f2      	bne.n	8002df4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e0e:	4b33      	ldr	r3, [pc, #204]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e1a:	d158      	bne.n	8002ece <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e057      	b.n	8002ed0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e20:	4b2e      	ldr	r3, [pc, #184]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e26:	4a2d      	ldr	r2, [pc, #180]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002e30:	e04d      	b.n	8002ece <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e38:	d141      	bne.n	8002ebe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e3a:	4b28      	ldr	r3, [pc, #160]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e46:	d131      	bne.n	8002eac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e48:	4b24      	ldr	r3, [pc, #144]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e4e:	4a23      	ldr	r2, [pc, #140]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e58:	4b20      	ldr	r3, [pc, #128]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e60:	4a1e      	ldr	r2, [pc, #120]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2232      	movs	r2, #50	@ 0x32
 8002e6e:	fb02 f303 	mul.w	r3, r2, r3
 8002e72:	4a1c      	ldr	r2, [pc, #112]	@ (8002ee4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e74:	fba2 2303 	umull	r2, r3, r2, r3
 8002e78:	0c9b      	lsrs	r3, r3, #18
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e7e:	e002      	b.n	8002e86 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e86:	4b15      	ldr	r3, [pc, #84]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e92:	d102      	bne.n	8002e9a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f2      	bne.n	8002e80 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e9a:	4b10      	ldr	r3, [pc, #64]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ea6:	d112      	bne.n	8002ece <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e011      	b.n	8002ed0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002eac:	4b0b      	ldr	r3, [pc, #44]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ebc:	e007      	b.n	8002ece <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ebe:	4b07      	ldr	r3, [pc, #28]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ec6:	4a05      	ldr	r2, [pc, #20]	@ (8002edc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ecc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	40007000 	.word	0x40007000
 8002ee0:	20040004 	.word	0x20040004
 8002ee4:	431bde83 	.word	0x431bde83

08002ee8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002eec:	4b05      	ldr	r3, [pc, #20]	@ (8002f04 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	4a04      	ldr	r2, [pc, #16]	@ (8002f04 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002ef2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ef6:	6053      	str	r3, [r2, #4]
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	40007000 	.word	0x40007000

08002f08 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002f0c:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	4a04      	ldr	r2, [pc, #16]	@ (8002f24 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002f12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f16:	6053      	str	r3, [r2, #4]
}
 8002f18:	bf00      	nop
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	40007000 	.word	0x40007000

08002f28 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d102      	bne.n	8002f3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	f000 bc08 	b.w	800374c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f3c:	4b96      	ldr	r3, [pc, #600]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 030c 	and.w	r3, r3, #12
 8002f44:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f46:	4b94      	ldr	r3, [pc, #592]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80e4 	beq.w	8003126 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d007      	beq.n	8002f74 <HAL_RCC_OscConfig+0x4c>
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	2b0c      	cmp	r3, #12
 8002f68:	f040 808b 	bne.w	8003082 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	f040 8087 	bne.w	8003082 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f74:	4b88      	ldr	r3, [pc, #544]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_OscConfig+0x64>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e3df      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a1a      	ldr	r2, [r3, #32]
 8002f90:	4b81      	ldr	r3, [pc, #516]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d004      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x7e>
 8002f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fa4:	e005      	b.n	8002fb2 <HAL_RCC_OscConfig+0x8a>
 8002fa6:	4b7c      	ldr	r3, [pc, #496]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fac:	091b      	lsrs	r3, r3, #4
 8002fae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d223      	bcs.n	8002ffe <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 fdcc 	bl	8003b58 <RCC_SetFlashLatencyFromMSIRange>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e3c0      	b.n	800374c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fca:	4b73      	ldr	r3, [pc, #460]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a72      	ldr	r2, [pc, #456]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002fd0:	f043 0308 	orr.w	r3, r3, #8
 8002fd4:	6013      	str	r3, [r2, #0]
 8002fd6:	4b70      	ldr	r3, [pc, #448]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	496d      	ldr	r1, [pc, #436]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fe8:	4b6b      	ldr	r3, [pc, #428]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	021b      	lsls	r3, r3, #8
 8002ff6:	4968      	ldr	r1, [pc, #416]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	604b      	str	r3, [r1, #4]
 8002ffc:	e025      	b.n	800304a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ffe:	4b66      	ldr	r3, [pc, #408]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a65      	ldr	r2, [pc, #404]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003004:	f043 0308 	orr.w	r3, r3, #8
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	4b63      	ldr	r3, [pc, #396]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	4960      	ldr	r1, [pc, #384]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800301c:	4b5e      	ldr	r3, [pc, #376]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	495b      	ldr	r1, [pc, #364]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d109      	bne.n	800304a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	4618      	mov	r0, r3
 800303c:	f000 fd8c 	bl	8003b58 <RCC_SetFlashLatencyFromMSIRange>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e380      	b.n	800374c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800304a:	f000 fcc1 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 800304e:	4602      	mov	r2, r0
 8003050:	4b51      	ldr	r3, [pc, #324]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	f003 030f 	and.w	r3, r3, #15
 800305a:	4950      	ldr	r1, [pc, #320]	@ (800319c <HAL_RCC_OscConfig+0x274>)
 800305c:	5ccb      	ldrb	r3, [r1, r3]
 800305e:	f003 031f 	and.w	r3, r3, #31
 8003062:	fa22 f303 	lsr.w	r3, r2, r3
 8003066:	4a4e      	ldr	r2, [pc, #312]	@ (80031a0 <HAL_RCC_OscConfig+0x278>)
 8003068:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800306a:	4b4e      	ldr	r3, [pc, #312]	@ (80031a4 <HAL_RCC_OscConfig+0x27c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f7fd fff4 	bl	800105c <HAL_InitTick>
 8003074:	4603      	mov	r3, r0
 8003076:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d052      	beq.n	8003124 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	e364      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d032      	beq.n	80030f0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800308a:	4b43      	ldr	r3, [pc, #268]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a42      	ldr	r2, [pc, #264]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003096:	f7fe f831 	bl	80010fc <HAL_GetTick>
 800309a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800309c:	e008      	b.n	80030b0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800309e:	f7fe f82d 	bl	80010fc <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e34d      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030b0:	4b39      	ldr	r3, [pc, #228]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0f0      	beq.n	800309e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030bc:	4b36      	ldr	r3, [pc, #216]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a35      	ldr	r2, [pc, #212]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030c2:	f043 0308 	orr.w	r3, r3, #8
 80030c6:	6013      	str	r3, [r2, #0]
 80030c8:	4b33      	ldr	r3, [pc, #204]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	4930      	ldr	r1, [pc, #192]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030da:	4b2f      	ldr	r3, [pc, #188]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	021b      	lsls	r3, r3, #8
 80030e8:	492b      	ldr	r1, [pc, #172]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	604b      	str	r3, [r1, #4]
 80030ee:	e01a      	b.n	8003126 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030f0:	4b29      	ldr	r3, [pc, #164]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a28      	ldr	r2, [pc, #160]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 80030f6:	f023 0301 	bic.w	r3, r3, #1
 80030fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030fc:	f7fd fffe 	bl	80010fc <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003104:	f7fd fffa 	bl	80010fc <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e31a      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003116:	4b20      	ldr	r3, [pc, #128]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x1dc>
 8003122:	e000      	b.n	8003126 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003124:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d073      	beq.n	800321a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	2b08      	cmp	r3, #8
 8003136:	d005      	beq.n	8003144 <HAL_RCC_OscConfig+0x21c>
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2b0c      	cmp	r3, #12
 800313c:	d10e      	bne.n	800315c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	2b03      	cmp	r3, #3
 8003142:	d10b      	bne.n	800315c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003144:	4b14      	ldr	r3, [pc, #80]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d063      	beq.n	8003218 <HAL_RCC_OscConfig+0x2f0>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d15f      	bne.n	8003218 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e2f7      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003164:	d106      	bne.n	8003174 <HAL_RCC_OscConfig+0x24c>
 8003166:	4b0c      	ldr	r3, [pc, #48]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a0b      	ldr	r2, [pc, #44]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 800316c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003170:	6013      	str	r3, [r2, #0]
 8003172:	e025      	b.n	80031c0 <HAL_RCC_OscConfig+0x298>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800317c:	d114      	bne.n	80031a8 <HAL_RCC_OscConfig+0x280>
 800317e:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a05      	ldr	r2, [pc, #20]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003184:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003188:	6013      	str	r3, [r2, #0]
 800318a:	4b03      	ldr	r3, [pc, #12]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a02      	ldr	r2, [pc, #8]	@ (8003198 <HAL_RCC_OscConfig+0x270>)
 8003190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003194:	6013      	str	r3, [r2, #0]
 8003196:	e013      	b.n	80031c0 <HAL_RCC_OscConfig+0x298>
 8003198:	40021000 	.word	0x40021000
 800319c:	080063fc 	.word	0x080063fc
 80031a0:	20040004 	.word	0x20040004
 80031a4:	20040008 	.word	0x20040008
 80031a8:	4ba0      	ldr	r3, [pc, #640]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a9f      	ldr	r2, [pc, #636]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80031ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	4b9d      	ldr	r3, [pc, #628]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a9c      	ldr	r2, [pc, #624]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80031ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d013      	beq.n	80031f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c8:	f7fd ff98 	bl	80010fc <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ce:	e008      	b.n	80031e2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d0:	f7fd ff94 	bl	80010fc <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b64      	cmp	r3, #100	@ 0x64
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e2b4      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031e2:	4b92      	ldr	r3, [pc, #584]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d0f0      	beq.n	80031d0 <HAL_RCC_OscConfig+0x2a8>
 80031ee:	e014      	b.n	800321a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f0:	f7fd ff84 	bl	80010fc <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031f6:	e008      	b.n	800320a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f8:	f7fd ff80 	bl	80010fc <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b64      	cmp	r3, #100	@ 0x64
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e2a0      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800320a:	4b88      	ldr	r3, [pc, #544]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f0      	bne.n	80031f8 <HAL_RCC_OscConfig+0x2d0>
 8003216:	e000      	b.n	800321a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003218:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d060      	beq.n	80032e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	2b04      	cmp	r3, #4
 800322a:	d005      	beq.n	8003238 <HAL_RCC_OscConfig+0x310>
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	2b0c      	cmp	r3, #12
 8003230:	d119      	bne.n	8003266 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	2b02      	cmp	r3, #2
 8003236:	d116      	bne.n	8003266 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003238:	4b7c      	ldr	r3, [pc, #496]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_OscConfig+0x328>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e27d      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003250:	4b76      	ldr	r3, [pc, #472]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	061b      	lsls	r3, r3, #24
 800325e:	4973      	ldr	r1, [pc, #460]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003260:	4313      	orrs	r3, r2
 8003262:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003264:	e040      	b.n	80032e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d023      	beq.n	80032b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800326e:	4b6f      	ldr	r3, [pc, #444]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a6e      	ldr	r2, [pc, #440]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003278:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327a:	f7fd ff3f 	bl	80010fc <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003282:	f7fd ff3b 	bl	80010fc <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e25b      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003294:	4b65      	ldr	r3, [pc, #404]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032a0:	4b62      	ldr	r3, [pc, #392]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	061b      	lsls	r3, r3, #24
 80032ae:	495f      	ldr	r1, [pc, #380]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	604b      	str	r3, [r1, #4]
 80032b4:	e018      	b.n	80032e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032b6:	4b5d      	ldr	r3, [pc, #372]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a5c      	ldr	r2, [pc, #368]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80032bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c2:	f7fd ff1b 	bl	80010fc <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ca:	f7fd ff17 	bl	80010fc <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e237      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032dc:	4b53      	ldr	r3, [pc, #332]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1f0      	bne.n	80032ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0308 	and.w	r3, r3, #8
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d03c      	beq.n	800336e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d01c      	beq.n	8003336 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032fc:	4b4b      	ldr	r3, [pc, #300]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80032fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003302:	4a4a      	ldr	r2, [pc, #296]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330c:	f7fd fef6 	bl	80010fc <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7fd fef2 	bl	80010fc <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e212      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003326:	4b41      	ldr	r3, [pc, #260]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003328:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0ef      	beq.n	8003314 <HAL_RCC_OscConfig+0x3ec>
 8003334:	e01b      	b.n	800336e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003336:	4b3d      	ldr	r3, [pc, #244]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003338:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800333c:	4a3b      	ldr	r2, [pc, #236]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003346:	f7fd fed9 	bl	80010fc <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334e:	f7fd fed5 	bl	80010fc <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e1f5      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003360:	4b32      	ldr	r3, [pc, #200]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003362:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1ef      	bne.n	800334e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0304 	and.w	r3, r3, #4
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 80a6 	beq.w	80034c8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800337c:	2300      	movs	r3, #0
 800337e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003380:	4b2a      	ldr	r3, [pc, #168]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003384:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10d      	bne.n	80033a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800338c:	4b27      	ldr	r3, [pc, #156]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800338e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003390:	4a26      	ldr	r2, [pc, #152]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003392:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003396:	6593      	str	r3, [r2, #88]	@ 0x58
 8003398:	4b24      	ldr	r3, [pc, #144]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800339a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a0:	60bb      	str	r3, [r7, #8]
 80033a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033a4:	2301      	movs	r3, #1
 80033a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a8:	4b21      	ldr	r3, [pc, #132]	@ (8003430 <HAL_RCC_OscConfig+0x508>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d118      	bne.n	80033e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003430 <HAL_RCC_OscConfig+0x508>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003430 <HAL_RCC_OscConfig+0x508>)
 80033ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c0:	f7fd fe9c 	bl	80010fc <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c8:	f7fd fe98 	bl	80010fc <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e1b8      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033da:	4b15      	ldr	r3, [pc, #84]	@ (8003430 <HAL_RCC_OscConfig+0x508>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d0f0      	beq.n	80033c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d108      	bne.n	8003400 <HAL_RCC_OscConfig+0x4d8>
 80033ee:	4b0f      	ldr	r3, [pc, #60]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80033f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f4:	4a0d      	ldr	r2, [pc, #52]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033fe:	e029      	b.n	8003454 <HAL_RCC_OscConfig+0x52c>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b05      	cmp	r3, #5
 8003406:	d115      	bne.n	8003434 <HAL_RCC_OscConfig+0x50c>
 8003408:	4b08      	ldr	r3, [pc, #32]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800340a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800340e:	4a07      	ldr	r2, [pc, #28]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003410:	f043 0304 	orr.w	r3, r3, #4
 8003414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003418:	4b04      	ldr	r3, [pc, #16]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 800341a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341e:	4a03      	ldr	r2, [pc, #12]	@ (800342c <HAL_RCC_OscConfig+0x504>)
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003428:	e014      	b.n	8003454 <HAL_RCC_OscConfig+0x52c>
 800342a:	bf00      	nop
 800342c:	40021000 	.word	0x40021000
 8003430:	40007000 	.word	0x40007000
 8003434:	4b9d      	ldr	r3, [pc, #628]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343a:	4a9c      	ldr	r2, [pc, #624]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003444:	4b99      	ldr	r3, [pc, #612]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344a:	4a98      	ldr	r2, [pc, #608]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800344c:	f023 0304 	bic.w	r3, r3, #4
 8003450:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d016      	beq.n	800348a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800345c:	f7fd fe4e 	bl	80010fc <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003462:	e00a      	b.n	800347a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003464:	f7fd fe4a 	bl	80010fc <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e168      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800347a:	4b8c      	ldr	r3, [pc, #560]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800347c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0ed      	beq.n	8003464 <HAL_RCC_OscConfig+0x53c>
 8003488:	e015      	b.n	80034b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348a:	f7fd fe37 	bl	80010fc <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003492:	f7fd fe33 	bl	80010fc <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e151      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034a8:	4b80      	ldr	r3, [pc, #512]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80034aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1ed      	bne.n	8003492 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034b6:	7ffb      	ldrb	r3, [r7, #31]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d105      	bne.n	80034c8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034bc:	4b7b      	ldr	r3, [pc, #492]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80034be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c0:	4a7a      	ldr	r2, [pc, #488]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80034c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0320 	and.w	r3, r3, #32
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d03c      	beq.n	800354e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d01c      	beq.n	8003516 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034dc:	4b73      	ldr	r3, [pc, #460]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80034de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034e2:	4a72      	ldr	r2, [pc, #456]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ec:	f7fd fe06 	bl	80010fc <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034f4:	f7fd fe02 	bl	80010fc <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e122      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003506:	4b69      	ldr	r3, [pc, #420]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003508:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0ef      	beq.n	80034f4 <HAL_RCC_OscConfig+0x5cc>
 8003514:	e01b      	b.n	800354e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003516:	4b65      	ldr	r3, [pc, #404]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003518:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800351c:	4a63      	ldr	r2, [pc, #396]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800351e:	f023 0301 	bic.w	r3, r3, #1
 8003522:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003526:	f7fd fde9 	bl	80010fc <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800352c:	e008      	b.n	8003540 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800352e:	f7fd fde5 	bl	80010fc <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e105      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003540:	4b5a      	ldr	r3, [pc, #360]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003542:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1ef      	bne.n	800352e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80f9 	beq.w	800374a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355c:	2b02      	cmp	r3, #2
 800355e:	f040 80cf 	bne.w	8003700 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003562:	4b52      	ldr	r3, [pc, #328]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f003 0203 	and.w	r2, r3, #3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003572:	429a      	cmp	r2, r3
 8003574:	d12c      	bne.n	80035d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003580:	3b01      	subs	r3, #1
 8003582:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003584:	429a      	cmp	r2, r3
 8003586:	d123      	bne.n	80035d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003592:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d11b      	bne.n	80035d0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d113      	bne.n	80035d0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035b2:	085b      	lsrs	r3, r3, #1
 80035b4:	3b01      	subs	r3, #1
 80035b6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d109      	bne.n	80035d0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	085b      	lsrs	r3, r3, #1
 80035c8:	3b01      	subs	r3, #1
 80035ca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d071      	beq.n	80036b4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	2b0c      	cmp	r3, #12
 80035d4:	d068      	beq.n	80036a8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035d6:	4b35      	ldr	r3, [pc, #212]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d105      	bne.n	80035ee <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80035e2:	4b32      	ldr	r3, [pc, #200]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e0ac      	b.n	800374c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80035f2:	4b2e      	ldr	r3, [pc, #184]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a2d      	ldr	r2, [pc, #180]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 80035f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035fc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035fe:	f7fd fd7d 	bl	80010fc <HAL_GetTick>
 8003602:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003606:	f7fd fd79 	bl	80010fc <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e099      	b.n	800374c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003618:	4b24      	ldr	r3, [pc, #144]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1f0      	bne.n	8003606 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003624:	4b21      	ldr	r3, [pc, #132]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	4b21      	ldr	r3, [pc, #132]	@ (80036b0 <HAL_RCC_OscConfig+0x788>)
 800362a:	4013      	ands	r3, r2
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003634:	3a01      	subs	r2, #1
 8003636:	0112      	lsls	r2, r2, #4
 8003638:	4311      	orrs	r1, r2
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800363e:	0212      	lsls	r2, r2, #8
 8003640:	4311      	orrs	r1, r2
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003646:	0852      	lsrs	r2, r2, #1
 8003648:	3a01      	subs	r2, #1
 800364a:	0552      	lsls	r2, r2, #21
 800364c:	4311      	orrs	r1, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003652:	0852      	lsrs	r2, r2, #1
 8003654:	3a01      	subs	r2, #1
 8003656:	0652      	lsls	r2, r2, #25
 8003658:	4311      	orrs	r1, r2
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800365e:	06d2      	lsls	r2, r2, #27
 8003660:	430a      	orrs	r2, r1
 8003662:	4912      	ldr	r1, [pc, #72]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003664:	4313      	orrs	r3, r2
 8003666:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003668:	4b10      	ldr	r3, [pc, #64]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a0f      	ldr	r2, [pc, #60]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800366e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003672:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003674:	4b0d      	ldr	r3, [pc, #52]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	4a0c      	ldr	r2, [pc, #48]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800367a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800367e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003680:	f7fd fd3c 	bl	80010fc <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003688:	f7fd fd38 	bl	80010fc <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e058      	b.n	800374c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800369a:	4b04      	ldr	r3, [pc, #16]	@ (80036ac <HAL_RCC_OscConfig+0x784>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d0f0      	beq.n	8003688 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036a6:	e050      	b.n	800374a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e04f      	b.n	800374c <HAL_RCC_OscConfig+0x824>
 80036ac:	40021000 	.word	0x40021000
 80036b0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036b4:	4b27      	ldr	r3, [pc, #156]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d144      	bne.n	800374a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036c0:	4b24      	ldr	r3, [pc, #144]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a23      	ldr	r2, [pc, #140]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 80036c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036cc:	4b21      	ldr	r3, [pc, #132]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	4a20      	ldr	r2, [pc, #128]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 80036d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036d8:	f7fd fd10 	bl	80010fc <HAL_GetTick>
 80036dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036e0:	f7fd fd0c 	bl	80010fc <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e02c      	b.n	800374c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036f2:	4b18      	ldr	r3, [pc, #96]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f0      	beq.n	80036e0 <HAL_RCC_OscConfig+0x7b8>
 80036fe:	e024      	b.n	800374a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	2b0c      	cmp	r3, #12
 8003704:	d01f      	beq.n	8003746 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003706:	4b13      	ldr	r3, [pc, #76]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a12      	ldr	r2, [pc, #72]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 800370c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003710:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003712:	f7fd fcf3 	bl	80010fc <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800371a:	f7fd fcef 	bl	80010fc <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e00f      	b.n	800374c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800372c:	4b09      	ldr	r3, [pc, #36]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1f0      	bne.n	800371a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003738:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	4905      	ldr	r1, [pc, #20]	@ (8003754 <HAL_RCC_OscConfig+0x82c>)
 800373e:	4b06      	ldr	r3, [pc, #24]	@ (8003758 <HAL_RCC_OscConfig+0x830>)
 8003740:	4013      	ands	r3, r2
 8003742:	60cb      	str	r3, [r1, #12]
 8003744:	e001      	b.n	800374a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e000      	b.n	800374c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3720      	adds	r7, #32
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40021000 	.word	0x40021000
 8003758:	feeefffc 	.word	0xfeeefffc

0800375c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e11d      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003774:	4b90      	ldr	r3, [pc, #576]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 030f 	and.w	r3, r3, #15
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d910      	bls.n	80037a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003782:	4b8d      	ldr	r3, [pc, #564]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f023 020f 	bic.w	r2, r3, #15
 800378a:	498b      	ldr	r1, [pc, #556]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	4313      	orrs	r3, r2
 8003790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003792:	4b89      	ldr	r3, [pc, #548]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	429a      	cmp	r2, r3
 800379e:	d001      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e105      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d010      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	4b81      	ldr	r3, [pc, #516]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037bc:	429a      	cmp	r2, r3
 80037be:	d908      	bls.n	80037d2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037c0:	4b7e      	ldr	r3, [pc, #504]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	497b      	ldr	r1, [pc, #492]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d079      	beq.n	80038d2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	d11e      	bne.n	8003824 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037e6:	4b75      	ldr	r3, [pc, #468]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e0dc      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80037f6:	f000 fa09 	bl	8003c0c <RCC_GetSysClockFreqFromPLLSource>
 80037fa:	4603      	mov	r3, r0
 80037fc:	4a70      	ldr	r2, [pc, #448]	@ (80039c0 <HAL_RCC_ClockConfig+0x264>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d946      	bls.n	8003890 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003802:	4b6e      	ldr	r3, [pc, #440]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d140      	bne.n	8003890 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800380e:	4b6b      	ldr	r3, [pc, #428]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003816:	4a69      	ldr	r2, [pc, #420]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800381c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800381e:	2380      	movs	r3, #128	@ 0x80
 8003820:	617b      	str	r3, [r7, #20]
 8003822:	e035      	b.n	8003890 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d107      	bne.n	800383c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800382c:	4b63      	ldr	r3, [pc, #396]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d115      	bne.n	8003864 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e0b9      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d107      	bne.n	8003854 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003844:	4b5d      	ldr	r3, [pc, #372]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d109      	bne.n	8003864 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0ad      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003854:	4b59      	ldr	r3, [pc, #356]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0a5      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003864:	f000 f8b4 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8003868:	4603      	mov	r3, r0
 800386a:	4a55      	ldr	r2, [pc, #340]	@ (80039c0 <HAL_RCC_ClockConfig+0x264>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d90f      	bls.n	8003890 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003870:	4b52      	ldr	r3, [pc, #328]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d109      	bne.n	8003890 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800387c:	4b4f      	ldr	r3, [pc, #316]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003884:	4a4d      	ldr	r2, [pc, #308]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800388a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800388c:	2380      	movs	r3, #128	@ 0x80
 800388e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003890:	4b4a      	ldr	r3, [pc, #296]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f023 0203 	bic.w	r2, r3, #3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	4947      	ldr	r1, [pc, #284]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a2:	f7fd fc2b 	bl	80010fc <HAL_GetTick>
 80038a6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a8:	e00a      	b.n	80038c0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038aa:	f7fd fc27 	bl	80010fc <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e077      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038c0:	4b3e      	ldr	r3, [pc, #248]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 020c 	and.w	r2, r3, #12
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d1eb      	bne.n	80038aa <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	2b80      	cmp	r3, #128	@ 0x80
 80038d6:	d105      	bne.n	80038e4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80038d8:	4b38      	ldr	r3, [pc, #224]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	4a37      	ldr	r2, [pc, #220]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80038de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038e2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d010      	beq.n	8003912 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	4b31      	ldr	r3, [pc, #196]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d208      	bcs.n	8003912 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003900:	4b2e      	ldr	r3, [pc, #184]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	492b      	ldr	r1, [pc, #172]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800390e:	4313      	orrs	r3, r2
 8003910:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003912:	4b29      	ldr	r3, [pc, #164]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 030f 	and.w	r3, r3, #15
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d210      	bcs.n	8003942 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003920:	4b25      	ldr	r3, [pc, #148]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f023 020f 	bic.w	r2, r3, #15
 8003928:	4923      	ldr	r1, [pc, #140]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	4313      	orrs	r3, r2
 800392e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003930:	4b21      	ldr	r3, [pc, #132]	@ (80039b8 <HAL_RCC_ClockConfig+0x25c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 030f 	and.w	r3, r3, #15
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d001      	beq.n	8003942 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e036      	b.n	80039b0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b00      	cmp	r3, #0
 800394c:	d008      	beq.n	8003960 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800394e:	4b1b      	ldr	r3, [pc, #108]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	4918      	ldr	r1, [pc, #96]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800395c:	4313      	orrs	r3, r2
 800395e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0308 	and.w	r3, r3, #8
 8003968:	2b00      	cmp	r3, #0
 800396a:	d009      	beq.n	8003980 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800396c:	4b13      	ldr	r3, [pc, #76]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	4910      	ldr	r1, [pc, #64]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 800397c:	4313      	orrs	r3, r2
 800397e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003980:	f000 f826 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8003984:	4602      	mov	r2, r0
 8003986:	4b0d      	ldr	r3, [pc, #52]	@ (80039bc <HAL_RCC_ClockConfig+0x260>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	091b      	lsrs	r3, r3, #4
 800398c:	f003 030f 	and.w	r3, r3, #15
 8003990:	490c      	ldr	r1, [pc, #48]	@ (80039c4 <HAL_RCC_ClockConfig+0x268>)
 8003992:	5ccb      	ldrb	r3, [r1, r3]
 8003994:	f003 031f 	and.w	r3, r3, #31
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
 800399c:	4a0a      	ldr	r2, [pc, #40]	@ (80039c8 <HAL_RCC_ClockConfig+0x26c>)
 800399e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039a0:	4b0a      	ldr	r3, [pc, #40]	@ (80039cc <HAL_RCC_ClockConfig+0x270>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fd fb59 	bl	800105c <HAL_InitTick>
 80039aa:	4603      	mov	r3, r0
 80039ac:	73fb      	strb	r3, [r7, #15]

  return status;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3718      	adds	r7, #24
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40022000 	.word	0x40022000
 80039bc:	40021000 	.word	0x40021000
 80039c0:	04c4b400 	.word	0x04c4b400
 80039c4:	080063fc 	.word	0x080063fc
 80039c8:	20040004 	.word	0x20040004
 80039cc:	20040008 	.word	0x20040008

080039d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b089      	sub	sp, #36	@ 0x24
 80039d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61fb      	str	r3, [r7, #28]
 80039da:	2300      	movs	r3, #0
 80039dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039de:	4b3e      	ldr	r3, [pc, #248]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 030c 	and.w	r3, r3, #12
 80039e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039e8:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_GetSysClockFreq+0x34>
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	2b0c      	cmp	r3, #12
 80039fc:	d121      	bne.n	8003a42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d11e      	bne.n	8003a42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a04:	4b34      	ldr	r3, [pc, #208]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0308 	and.w	r3, r3, #8
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d107      	bne.n	8003a20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a10:	4b31      	ldr	r3, [pc, #196]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a16:	0a1b      	lsrs	r3, r3, #8
 8003a18:	f003 030f 	and.w	r3, r3, #15
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	e005      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a20:	4b2d      	ldr	r3, [pc, #180]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8003adc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10d      	bne.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a40:	e00a      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	2b04      	cmp	r3, #4
 8003a46:	d102      	bne.n	8003a4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a48:	4b25      	ldr	r3, [pc, #148]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a4a:	61bb      	str	r3, [r7, #24]
 8003a4c:	e004      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d101      	bne.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a54:	4b23      	ldr	r3, [pc, #140]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	2b0c      	cmp	r3, #12
 8003a5c:	d134      	bne.n	8003ac8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d003      	beq.n	8003a76 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b03      	cmp	r3, #3
 8003a72:	d003      	beq.n	8003a7c <HAL_RCC_GetSysClockFreq+0xac>
 8003a74:	e005      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a76:	4b1a      	ldr	r3, [pc, #104]	@ (8003ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a78:	617b      	str	r3, [r7, #20]
      break;
 8003a7a:	e005      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a7c:	4b19      	ldr	r3, [pc, #100]	@ (8003ae4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a7e:	617b      	str	r3, [r7, #20]
      break;
 8003a80:	e002      	b.n	8003a88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	617b      	str	r3, [r7, #20]
      break;
 8003a86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a88:	4b13      	ldr	r3, [pc, #76]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	3301      	adds	r3, #1
 8003a94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a96:	4b10      	ldr	r3, [pc, #64]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	0a1b      	lsrs	r3, r3, #8
 8003a9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	fb03 f202 	mul.w	r2, r3, r2
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aae:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	0e5b      	lsrs	r3, r3, #25
 8003ab4:	f003 0303 	and.w	r3, r3, #3
 8003ab8:	3301      	adds	r3, #1
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ac8:	69bb      	ldr	r3, [r7, #24]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3724      	adds	r7, #36	@ 0x24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	08006414 	.word	0x08006414
 8003ae0:	00f42400 	.word	0x00f42400
 8003ae4:	007a1200 	.word	0x007a1200

08003ae8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003aec:	4b03      	ldr	r3, [pc, #12]	@ (8003afc <HAL_RCC_GetHCLKFreq+0x14>)
 8003aee:	681b      	ldr	r3, [r3, #0]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	20040004 	.word	0x20040004

08003b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b04:	f7ff fff0 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	4904      	ldr	r1, [pc, #16]	@ (8003b28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b16:	5ccb      	ldrb	r3, [r1, r3]
 8003b18:	f003 031f 	and.w	r3, r3, #31
 8003b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	40021000 	.word	0x40021000
 8003b28:	0800640c 	.word	0x0800640c

08003b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b30:	f7ff ffda 	bl	8003ae8 <HAL_RCC_GetHCLKFreq>
 8003b34:	4602      	mov	r2, r0
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	0adb      	lsrs	r3, r3, #11
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	4904      	ldr	r1, [pc, #16]	@ (8003b54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b42:	5ccb      	ldrb	r3, [r1, r3]
 8003b44:	f003 031f 	and.w	r3, r3, #31
 8003b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40021000 	.word	0x40021000
 8003b54:	0800640c 	.word	0x0800640c

08003b58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b60:	2300      	movs	r3, #0
 8003b62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b64:	4b27      	ldr	r3, [pc, #156]	@ (8003c04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b70:	f7ff f8f6 	bl	8002d60 <HAL_PWREx_GetVoltageRange>
 8003b74:	6178      	str	r0, [r7, #20]
 8003b76:	e014      	b.n	8003ba2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b78:	4b22      	ldr	r3, [pc, #136]	@ (8003c04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7c:	4a21      	ldr	r2, [pc, #132]	@ (8003c04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b84:	4b1f      	ldr	r3, [pc, #124]	@ (8003c04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b90:	f7ff f8e6 	bl	8002d60 <HAL_PWREx_GetVoltageRange>
 8003b94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b96:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9a:	4a1a      	ldr	r2, [pc, #104]	@ (8003c04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ba0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ba8:	d10b      	bne.n	8003bc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b80      	cmp	r3, #128	@ 0x80
 8003bae:	d913      	bls.n	8003bd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003bb4:	d902      	bls.n	8003bbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	613b      	str	r3, [r7, #16]
 8003bba:	e00d      	b.n	8003bd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	e00a      	b.n	8003bd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bc6:	d902      	bls.n	8003bce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003bc8:	2302      	movs	r3, #2
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	e004      	b.n	8003bd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b70      	cmp	r3, #112	@ 0x70
 8003bd2:	d101      	bne.n	8003bd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c08 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f023 020f 	bic.w	r2, r3, #15
 8003be0:	4909      	ldr	r1, [pc, #36]	@ (8003c08 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003be8:	4b07      	ldr	r3, [pc, #28]	@ (8003c08 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d001      	beq.n	8003bfa <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e000      	b.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3718      	adds	r7, #24
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40022000 	.word	0x40022000

08003c0c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c12:	4b2d      	ldr	r3, [pc, #180]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d00b      	beq.n	8003c3a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d825      	bhi.n	8003c74 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d008      	beq.n	8003c40 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d11f      	bne.n	8003c74 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c34:	4b25      	ldr	r3, [pc, #148]	@ (8003ccc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c36:	613b      	str	r3, [r7, #16]
    break;
 8003c38:	e01f      	b.n	8003c7a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003c3a:	4b25      	ldr	r3, [pc, #148]	@ (8003cd0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c3c:	613b      	str	r3, [r7, #16]
    break;
 8003c3e:	e01c      	b.n	8003c7a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c40:	4b21      	ldr	r3, [pc, #132]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d107      	bne.n	8003c5c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c52:	0a1b      	lsrs	r3, r3, #8
 8003c54:	f003 030f 	and.w	r3, r3, #15
 8003c58:	617b      	str	r3, [r7, #20]
 8003c5a:	e005      	b.n	8003c68 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	091b      	lsrs	r3, r3, #4
 8003c62:	f003 030f 	and.w	r3, r3, #15
 8003c66:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003c68:	4a1a      	ldr	r2, [pc, #104]	@ (8003cd4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c70:	613b      	str	r3, [r7, #16]
    break;
 8003c72:	e002      	b.n	8003c7a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003c74:	2300      	movs	r3, #0
 8003c76:	613b      	str	r3, [r7, #16]
    break;
 8003c78:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c7a:	4b13      	ldr	r3, [pc, #76]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	091b      	lsrs	r3, r3, #4
 8003c80:	f003 030f 	and.w	r3, r3, #15
 8003c84:	3301      	adds	r3, #1
 8003c86:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c88:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	0a1b      	lsrs	r3, r3, #8
 8003c8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	fb03 f202 	mul.w	r2, r3, r2
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ca0:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	0e5b      	lsrs	r3, r3, #25
 8003ca6:	f003 0303 	and.w	r3, r3, #3
 8003caa:	3301      	adds	r3, #1
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003cba:	683b      	ldr	r3, [r7, #0]
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	371c      	adds	r7, #28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	00f42400 	.word	0x00f42400
 8003cd0:	007a1200 	.word	0x007a1200
 8003cd4:	08006414 	.word	0x08006414

08003cd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d040      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003cf8:	2b80      	cmp	r3, #128	@ 0x80
 8003cfa:	d02a      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003cfc:	2b80      	cmp	r3, #128	@ 0x80
 8003cfe:	d825      	bhi.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d00:	2b60      	cmp	r3, #96	@ 0x60
 8003d02:	d026      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d04:	2b60      	cmp	r3, #96	@ 0x60
 8003d06:	d821      	bhi.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d08:	2b40      	cmp	r3, #64	@ 0x40
 8003d0a:	d006      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003d0c:	2b40      	cmp	r3, #64	@ 0x40
 8003d0e:	d81d      	bhi.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d009      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d010      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003d18:	e018      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d1a:	4b89      	ldr	r3, [pc, #548]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	4a88      	ldr	r2, [pc, #544]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d24:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d26:	e015      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 fb02 	bl	8004338 <RCCEx_PLLSAI1_Config>
 8003d34:	4603      	mov	r3, r0
 8003d36:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d38:	e00c      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	3320      	adds	r3, #32
 8003d3e:	2100      	movs	r1, #0
 8003d40:	4618      	mov	r0, r3
 8003d42:	f000 fbed 	bl	8004520 <RCCEx_PLLSAI2_Config>
 8003d46:	4603      	mov	r3, r0
 8003d48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d4a:	e003      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	74fb      	strb	r3, [r7, #19]
      break;
 8003d50:	e000      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003d52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d54:	7cfb      	ldrb	r3, [r7, #19]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10b      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d5a:	4b79      	ldr	r3, [pc, #484]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d60:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d68:	4975      	ldr	r1, [pc, #468]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003d70:	e001      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d72:	7cfb      	ldrb	r3, [r7, #19]
 8003d74:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d047      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d8a:	d030      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d90:	d82a      	bhi.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003d92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d96:	d02a      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003d98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d9c:	d824      	bhi.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003d9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003da2:	d008      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003da8:	d81e      	bhi.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00a      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003dae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db2:	d010      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003db4:	e018      	b.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003db6:	4b62      	ldr	r3, [pc, #392]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	4a61      	ldr	r2, [pc, #388]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dc2:	e015      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	2100      	movs	r1, #0
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 fab4 	bl	8004338 <RCCEx_PLLSAI1_Config>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dd4:	e00c      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	3320      	adds	r3, #32
 8003dda:	2100      	movs	r1, #0
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f000 fb9f 	bl	8004520 <RCCEx_PLLSAI2_Config>
 8003de2:	4603      	mov	r3, r0
 8003de4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de6:	e003      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	74fb      	strb	r3, [r7, #19]
      break;
 8003dec:	e000      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003dee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003df0:	7cfb      	ldrb	r3, [r7, #19]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10b      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003df6:	4b52      	ldr	r3, [pc, #328]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003df8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e04:	494e      	ldr	r1, [pc, #312]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003e0c:	e001      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0e:	7cfb      	ldrb	r3, [r7, #19]
 8003e10:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 809f 	beq.w	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e20:	2300      	movs	r3, #0
 8003e22:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e24:	4b46      	ldr	r3, [pc, #280]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e34:	2300      	movs	r3, #0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00d      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e3a:	4b41      	ldr	r3, [pc, #260]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	4a40      	ldr	r2, [pc, #256]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e44:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e46:	4b3e      	ldr	r3, [pc, #248]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e4e:	60bb      	str	r3, [r7, #8]
 8003e50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e52:	2301      	movs	r3, #1
 8003e54:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e56:	4b3b      	ldr	r3, [pc, #236]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a3a      	ldr	r2, [pc, #232]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e62:	f7fd f94b 	bl	80010fc <HAL_GetTick>
 8003e66:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e68:	e009      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e6a:	f7fd f947 	bl	80010fc <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d902      	bls.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	74fb      	strb	r3, [r7, #19]
        break;
 8003e7c:	e005      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e7e:	4b31      	ldr	r3, [pc, #196]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0ef      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003e8a:	7cfb      	ldrb	r3, [r7, #19]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d15b      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e90:	4b2b      	ldr	r3, [pc, #172]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e9a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d01f      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d019      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eae:	4b24      	ldr	r3, [pc, #144]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eb8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eba:	4b21      	ldr	r3, [pc, #132]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec0:	4a1f      	ldr	r2, [pc, #124]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003eca:	4b1d      	ldr	r3, [pc, #116]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ed6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eda:	4a19      	ldr	r2, [pc, #100]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d016      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eec:	f7fd f906 	bl	80010fc <HAL_GetTick>
 8003ef0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ef2:	e00b      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef4:	f7fd f902 	bl	80010fc <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d902      	bls.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	74fb      	strb	r3, [r7, #19]
            break;
 8003f0a:	e006      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d0ec      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003f1a:	7cfb      	ldrb	r3, [r7, #19]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10c      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f20:	4b07      	ldr	r3, [pc, #28]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f30:	4903      	ldr	r1, [pc, #12]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f38:	e008      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f3a:	7cfb      	ldrb	r3, [r7, #19]
 8003f3c:	74bb      	strb	r3, [r7, #18]
 8003f3e:	e005      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003f40:	40021000 	.word	0x40021000
 8003f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f48:	7cfb      	ldrb	r3, [r7, #19]
 8003f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f4c:	7c7b      	ldrb	r3, [r7, #17]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d105      	bne.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f52:	4ba0      	ldr	r3, [pc, #640]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f56:	4a9f      	ldr	r2, [pc, #636]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f5c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00a      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f6a:	4b9a      	ldr	r3, [pc, #616]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f70:	f023 0203 	bic.w	r2, r3, #3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f78:	4996      	ldr	r1, [pc, #600]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f8c:	4b91      	ldr	r3, [pc, #580]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f92:	f023 020c 	bic.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9a:	498e      	ldr	r1, [pc, #568]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00a      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fae:	4b89      	ldr	r3, [pc, #548]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbc:	4985      	ldr	r1, [pc, #532]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fd0:	4b80      	ldr	r3, [pc, #512]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fde:	497d      	ldr	r1, [pc, #500]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00a      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ff2:	4b78      	ldr	r3, [pc, #480]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004000:	4974      	ldr	r1, [pc, #464]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00a      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004014:	4b6f      	ldr	r3, [pc, #444]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004022:	496c      	ldr	r1, [pc, #432]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00a      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004036:	4b67      	ldr	r3, [pc, #412]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004044:	4963      	ldr	r1, [pc, #396]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004046:	4313      	orrs	r3, r2
 8004048:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00a      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004058:	4b5e      	ldr	r3, [pc, #376]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004066:	495b      	ldr	r1, [pc, #364]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800407a:	4b56      	ldr	r3, [pc, #344]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800407c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004080:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004088:	4952      	ldr	r1, [pc, #328]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800408a:	4313      	orrs	r3, r2
 800408c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00a      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800409c:	4b4d      	ldr	r3, [pc, #308]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040aa:	494a      	ldr	r1, [pc, #296]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00a      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040be:	4b45      	ldr	r3, [pc, #276]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040cc:	4941      	ldr	r1, [pc, #260]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040e0:	4b3c      	ldr	r3, [pc, #240]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040e6:	f023 0203 	bic.w	r2, r3, #3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ee:	4939      	ldr	r1, [pc, #228]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d028      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004102:	4b34      	ldr	r3, [pc, #208]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004108:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004110:	4930      	ldr	r1, [pc, #192]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004120:	d106      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004122:	4b2c      	ldr	r3, [pc, #176]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	4a2b      	ldr	r2, [pc, #172]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004128:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800412c:	60d3      	str	r3, [r2, #12]
 800412e:	e011      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004134:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004138:	d10c      	bne.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	3304      	adds	r3, #4
 800413e:	2101      	movs	r1, #1
 8004140:	4618      	mov	r0, r3
 8004142:	f000 f8f9 	bl	8004338 <RCCEx_PLLSAI1_Config>
 8004146:	4603      	mov	r3, r0
 8004148:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800414a:	7cfb      	ldrb	r3, [r7, #19]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d04d      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004164:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004168:	d108      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800416a:	4b1a      	ldr	r3, [pc, #104]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800416c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004170:	4a18      	ldr	r2, [pc, #96]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004172:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004176:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800417a:	e012      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800417c:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800417e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004182:	4a14      	ldr	r2, [pc, #80]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004184:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004188:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800418c:	4b11      	ldr	r3, [pc, #68]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800418e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004192:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800419a:	490e      	ldr	r1, [pc, #56]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800419c:	4313      	orrs	r3, r2
 800419e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041aa:	d106      	bne.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041ac:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	4a08      	ldr	r2, [pc, #32]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041b6:	60d3      	str	r3, [r2, #12]
 80041b8:	e020      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041c2:	d109      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041c4:	4b03      	ldr	r3, [pc, #12]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a02      	ldr	r2, [pc, #8]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041ce:	60d3      	str	r3, [r2, #12]
 80041d0:	e014      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80041d2:	bf00      	nop
 80041d4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041e0:	d10c      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3304      	adds	r3, #4
 80041e6:	2101      	movs	r1, #1
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 f8a5 	bl	8004338 <RCCEx_PLLSAI1_Config>
 80041ee:	4603      	mov	r3, r0
 80041f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041f2:	7cfb      	ldrb	r3, [r7, #19]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80041f8:	7cfb      	ldrb	r3, [r7, #19]
 80041fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d028      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004208:	4b4a      	ldr	r3, [pc, #296]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800420a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004216:	4947      	ldr	r1, [pc, #284]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004218:	4313      	orrs	r3, r2
 800421a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004222:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004226:	d106      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004228:	4b42      	ldr	r3, [pc, #264]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	4a41      	ldr	r2, [pc, #260]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800422e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004232:	60d3      	str	r3, [r2, #12]
 8004234:	e011      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800423a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800423e:	d10c      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3304      	adds	r3, #4
 8004244:	2101      	movs	r1, #1
 8004246:	4618      	mov	r0, r3
 8004248:	f000 f876 	bl	8004338 <RCCEx_PLLSAI1_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004250:	7cfb      	ldrb	r3, [r7, #19]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004256:	7cfb      	ldrb	r3, [r7, #19]
 8004258:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d01e      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004266:	4b33      	ldr	r3, [pc, #204]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004276:	492f      	ldr	r1, [pc, #188]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004284:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004288:	d10c      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	3304      	adds	r3, #4
 800428e:	2102      	movs	r1, #2
 8004290:	4618      	mov	r0, r3
 8004292:	f000 f851 	bl	8004338 <RCCEx_PLLSAI1_Config>
 8004296:	4603      	mov	r3, r0
 8004298:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800429a:	7cfb      	ldrb	r3, [r7, #19]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80042a0:	7cfb      	ldrb	r3, [r7, #19]
 80042a2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00b      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042b0:	4b20      	ldr	r3, [pc, #128]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042b6:	f023 0204 	bic.w	r2, r3, #4
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c0:	491c      	ldr	r1, [pc, #112]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00b      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80042d4:	4b17      	ldr	r3, [pc, #92]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042da:	f023 0218 	bic.w	r2, r3, #24
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e4:	4913      	ldr	r1, [pc, #76]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d017      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80042f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004308:	490a      	ldr	r1, [pc, #40]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800430a:	4313      	orrs	r3, r2
 800430c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004316:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800431a:	d105      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800431c:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	4a04      	ldr	r2, [pc, #16]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004326:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004328:	7cbb      	ldrb	r3, [r7, #18]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3718      	adds	r7, #24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	40021000 	.word	0x40021000

08004338 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004342:	2300      	movs	r3, #0
 8004344:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004346:	4b72      	ldr	r3, [pc, #456]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f003 0303 	and.w	r3, r3, #3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00e      	beq.n	8004370 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004352:	4b6f      	ldr	r3, [pc, #444]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f003 0203 	and.w	r2, r3, #3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d103      	bne.n	800436a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
       ||
 8004366:	2b00      	cmp	r3, #0
 8004368:	d142      	bne.n	80043f0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
 800436e:	e03f      	b.n	80043f0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2b03      	cmp	r3, #3
 8004376:	d018      	beq.n	80043aa <RCCEx_PLLSAI1_Config+0x72>
 8004378:	2b03      	cmp	r3, #3
 800437a:	d825      	bhi.n	80043c8 <RCCEx_PLLSAI1_Config+0x90>
 800437c:	2b01      	cmp	r3, #1
 800437e:	d002      	beq.n	8004386 <RCCEx_PLLSAI1_Config+0x4e>
 8004380:	2b02      	cmp	r3, #2
 8004382:	d009      	beq.n	8004398 <RCCEx_PLLSAI1_Config+0x60>
 8004384:	e020      	b.n	80043c8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004386:	4b62      	ldr	r3, [pc, #392]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d11d      	bne.n	80043ce <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004396:	e01a      	b.n	80043ce <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004398:	4b5d      	ldr	r3, [pc, #372]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d116      	bne.n	80043d2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043a8:	e013      	b.n	80043d2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043aa:	4b59      	ldr	r3, [pc, #356]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10f      	bne.n	80043d6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043b6:	4b56      	ldr	r3, [pc, #344]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d109      	bne.n	80043d6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043c6:	e006      	b.n	80043d6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	73fb      	strb	r3, [r7, #15]
      break;
 80043cc:	e004      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043ce:	bf00      	nop
 80043d0:	e002      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043d2:	bf00      	nop
 80043d4:	e000      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80043d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d108      	bne.n	80043f0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80043de:	4b4c      	ldr	r3, [pc, #304]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f023 0203 	bic.w	r2, r3, #3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4949      	ldr	r1, [pc, #292]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80043f0:	7bfb      	ldrb	r3, [r7, #15]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f040 8086 	bne.w	8004504 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043f8:	4b45      	ldr	r3, [pc, #276]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a44      	ldr	r2, [pc, #272]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004402:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004404:	f7fc fe7a 	bl	80010fc <HAL_GetTick>
 8004408:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800440a:	e009      	b.n	8004420 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800440c:	f7fc fe76 	bl	80010fc <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d902      	bls.n	8004420 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	73fb      	strb	r3, [r7, #15]
        break;
 800441e:	e005      	b.n	800442c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004420:	4b3b      	ldr	r3, [pc, #236]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1ef      	bne.n	800440c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d168      	bne.n	8004504 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d113      	bne.n	8004460 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004438:	4b35      	ldr	r3, [pc, #212]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	4b35      	ldr	r3, [pc, #212]	@ (8004514 <RCCEx_PLLSAI1_Config+0x1dc>)
 800443e:	4013      	ands	r3, r2
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6892      	ldr	r2, [r2, #8]
 8004444:	0211      	lsls	r1, r2, #8
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	68d2      	ldr	r2, [r2, #12]
 800444a:	06d2      	lsls	r2, r2, #27
 800444c:	4311      	orrs	r1, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6852      	ldr	r2, [r2, #4]
 8004452:	3a01      	subs	r2, #1
 8004454:	0112      	lsls	r2, r2, #4
 8004456:	430a      	orrs	r2, r1
 8004458:	492d      	ldr	r1, [pc, #180]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 800445a:	4313      	orrs	r3, r2
 800445c:	610b      	str	r3, [r1, #16]
 800445e:	e02d      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d115      	bne.n	8004492 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004466:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004468:	691a      	ldr	r2, [r3, #16]
 800446a:	4b2b      	ldr	r3, [pc, #172]	@ (8004518 <RCCEx_PLLSAI1_Config+0x1e0>)
 800446c:	4013      	ands	r3, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6892      	ldr	r2, [r2, #8]
 8004472:	0211      	lsls	r1, r2, #8
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6912      	ldr	r2, [r2, #16]
 8004478:	0852      	lsrs	r2, r2, #1
 800447a:	3a01      	subs	r2, #1
 800447c:	0552      	lsls	r2, r2, #21
 800447e:	4311      	orrs	r1, r2
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6852      	ldr	r2, [r2, #4]
 8004484:	3a01      	subs	r2, #1
 8004486:	0112      	lsls	r2, r2, #4
 8004488:	430a      	orrs	r2, r1
 800448a:	4921      	ldr	r1, [pc, #132]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 800448c:	4313      	orrs	r3, r2
 800448e:	610b      	str	r3, [r1, #16]
 8004490:	e014      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004492:	4b1f      	ldr	r3, [pc, #124]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	4b21      	ldr	r3, [pc, #132]	@ (800451c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004498:	4013      	ands	r3, r2
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6892      	ldr	r2, [r2, #8]
 800449e:	0211      	lsls	r1, r2, #8
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	6952      	ldr	r2, [r2, #20]
 80044a4:	0852      	lsrs	r2, r2, #1
 80044a6:	3a01      	subs	r2, #1
 80044a8:	0652      	lsls	r2, r2, #25
 80044aa:	4311      	orrs	r1, r2
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6852      	ldr	r2, [r2, #4]
 80044b0:	3a01      	subs	r2, #1
 80044b2:	0112      	lsls	r2, r2, #4
 80044b4:	430a      	orrs	r2, r1
 80044b6:	4916      	ldr	r1, [pc, #88]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044bc:	4b14      	ldr	r3, [pc, #80]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a13      	ldr	r2, [pc, #76]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c8:	f7fc fe18 	bl	80010fc <HAL_GetTick>
 80044cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044ce:	e009      	b.n	80044e4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044d0:	f7fc fe14 	bl	80010fc <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d902      	bls.n	80044e4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	73fb      	strb	r3, [r7, #15]
          break;
 80044e2:	e005      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0ef      	beq.n	80044d0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d106      	bne.n	8004504 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044f6:	4b06      	ldr	r3, [pc, #24]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044f8:	691a      	ldr	r2, [r3, #16]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	4904      	ldr	r1, [pc, #16]	@ (8004510 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004500:	4313      	orrs	r3, r2
 8004502:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004504:	7bfb      	ldrb	r3, [r7, #15]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40021000 	.word	0x40021000
 8004514:	07ff800f 	.word	0x07ff800f
 8004518:	ff9f800f 	.word	0xff9f800f
 800451c:	f9ff800f 	.word	0xf9ff800f

08004520 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800452a:	2300      	movs	r3, #0
 800452c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800452e:	4b72      	ldr	r3, [pc, #456]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f003 0303 	and.w	r3, r3, #3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00e      	beq.n	8004558 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800453a:	4b6f      	ldr	r3, [pc, #444]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f003 0203 	and.w	r2, r3, #3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	429a      	cmp	r2, r3
 8004548:	d103      	bne.n	8004552 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
       ||
 800454e:	2b00      	cmp	r3, #0
 8004550:	d142      	bne.n	80045d8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	73fb      	strb	r3, [r7, #15]
 8004556:	e03f      	b.n	80045d8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2b03      	cmp	r3, #3
 800455e:	d018      	beq.n	8004592 <RCCEx_PLLSAI2_Config+0x72>
 8004560:	2b03      	cmp	r3, #3
 8004562:	d825      	bhi.n	80045b0 <RCCEx_PLLSAI2_Config+0x90>
 8004564:	2b01      	cmp	r3, #1
 8004566:	d002      	beq.n	800456e <RCCEx_PLLSAI2_Config+0x4e>
 8004568:	2b02      	cmp	r3, #2
 800456a:	d009      	beq.n	8004580 <RCCEx_PLLSAI2_Config+0x60>
 800456c:	e020      	b.n	80045b0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800456e:	4b62      	ldr	r3, [pc, #392]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d11d      	bne.n	80045b6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800457e:	e01a      	b.n	80045b6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004580:	4b5d      	ldr	r3, [pc, #372]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004588:	2b00      	cmp	r3, #0
 800458a:	d116      	bne.n	80045ba <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004590:	e013      	b.n	80045ba <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004592:	4b59      	ldr	r3, [pc, #356]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10f      	bne.n	80045be <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800459e:	4b56      	ldr	r3, [pc, #344]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d109      	bne.n	80045be <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045ae:	e006      	b.n	80045be <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	73fb      	strb	r3, [r7, #15]
      break;
 80045b4:	e004      	b.n	80045c0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045b6:	bf00      	nop
 80045b8:	e002      	b.n	80045c0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045ba:	bf00      	nop
 80045bc:	e000      	b.n	80045c0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045be:	bf00      	nop
    }

    if(status == HAL_OK)
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d108      	bne.n	80045d8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80045c6:	4b4c      	ldr	r3, [pc, #304]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f023 0203 	bic.w	r2, r3, #3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4949      	ldr	r1, [pc, #292]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f040 8086 	bne.w	80046ec <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045e0:	4b45      	ldr	r3, [pc, #276]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a44      	ldr	r2, [pc, #272]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ec:	f7fc fd86 	bl	80010fc <HAL_GetTick>
 80045f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045f2:	e009      	b.n	8004608 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045f4:	f7fc fd82 	bl	80010fc <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d902      	bls.n	8004608 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	73fb      	strb	r3, [r7, #15]
        break;
 8004606:	e005      	b.n	8004614 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004608:	4b3b      	ldr	r3, [pc, #236]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1ef      	bne.n	80045f4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004614:	7bfb      	ldrb	r3, [r7, #15]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d168      	bne.n	80046ec <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d113      	bne.n	8004648 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004620:	4b35      	ldr	r3, [pc, #212]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004622:	695a      	ldr	r2, [r3, #20]
 8004624:	4b35      	ldr	r3, [pc, #212]	@ (80046fc <RCCEx_PLLSAI2_Config+0x1dc>)
 8004626:	4013      	ands	r3, r2
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6892      	ldr	r2, [r2, #8]
 800462c:	0211      	lsls	r1, r2, #8
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	68d2      	ldr	r2, [r2, #12]
 8004632:	06d2      	lsls	r2, r2, #27
 8004634:	4311      	orrs	r1, r2
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6852      	ldr	r2, [r2, #4]
 800463a:	3a01      	subs	r2, #1
 800463c:	0112      	lsls	r2, r2, #4
 800463e:	430a      	orrs	r2, r1
 8004640:	492d      	ldr	r1, [pc, #180]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004642:	4313      	orrs	r3, r2
 8004644:	614b      	str	r3, [r1, #20]
 8004646:	e02d      	b.n	80046a4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d115      	bne.n	800467a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800464e:	4b2a      	ldr	r3, [pc, #168]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004650:	695a      	ldr	r2, [r3, #20]
 8004652:	4b2b      	ldr	r3, [pc, #172]	@ (8004700 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004654:	4013      	ands	r3, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6892      	ldr	r2, [r2, #8]
 800465a:	0211      	lsls	r1, r2, #8
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6912      	ldr	r2, [r2, #16]
 8004660:	0852      	lsrs	r2, r2, #1
 8004662:	3a01      	subs	r2, #1
 8004664:	0552      	lsls	r2, r2, #21
 8004666:	4311      	orrs	r1, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6852      	ldr	r2, [r2, #4]
 800466c:	3a01      	subs	r2, #1
 800466e:	0112      	lsls	r2, r2, #4
 8004670:	430a      	orrs	r2, r1
 8004672:	4921      	ldr	r1, [pc, #132]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004674:	4313      	orrs	r3, r2
 8004676:	614b      	str	r3, [r1, #20]
 8004678:	e014      	b.n	80046a4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800467a:	4b1f      	ldr	r3, [pc, #124]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800467c:	695a      	ldr	r2, [r3, #20]
 800467e:	4b21      	ldr	r3, [pc, #132]	@ (8004704 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004680:	4013      	ands	r3, r2
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	6892      	ldr	r2, [r2, #8]
 8004686:	0211      	lsls	r1, r2, #8
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	6952      	ldr	r2, [r2, #20]
 800468c:	0852      	lsrs	r2, r2, #1
 800468e:	3a01      	subs	r2, #1
 8004690:	0652      	lsls	r2, r2, #25
 8004692:	4311      	orrs	r1, r2
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6852      	ldr	r2, [r2, #4]
 8004698:	3a01      	subs	r2, #1
 800469a:	0112      	lsls	r2, r2, #4
 800469c:	430a      	orrs	r2, r1
 800469e:	4916      	ldr	r1, [pc, #88]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046a4:	4b14      	ldr	r3, [pc, #80]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a13      	ldr	r2, [pc, #76]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b0:	f7fc fd24 	bl	80010fc <HAL_GetTick>
 80046b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046b6:	e009      	b.n	80046cc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046b8:	f7fc fd20 	bl	80010fc <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d902      	bls.n	80046cc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	73fb      	strb	r3, [r7, #15]
          break;
 80046ca:	e005      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046cc:	4b0a      	ldr	r3, [pc, #40]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0ef      	beq.n	80046b8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80046d8:	7bfb      	ldrb	r3, [r7, #15]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046de:	4b06      	ldr	r3, [pc, #24]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046e0:	695a      	ldr	r2, [r3, #20]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	4904      	ldr	r1, [pc, #16]	@ (80046f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	40021000 	.word	0x40021000
 80046fc:	07ff800f 	.word	0x07ff800f
 8004700:	ff9f800f 	.word	0xff9f800f
 8004704:	f9ff800f 	.word	0xf9ff800f

08004708 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e042      	b.n	80047a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004720:	2b00      	cmp	r3, #0
 8004722:	d106      	bne.n	8004732 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f7fc faa9 	bl	8000c84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2224      	movs	r2, #36	@ 0x24
 8004736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f022 0201 	bic.w	r2, r2, #1
 8004748:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 fbbe 	bl	8004ed4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 f8bf 	bl	80048dc <UART_SetConfig>
 800475e:	4603      	mov	r3, r0
 8004760:	2b01      	cmp	r3, #1
 8004762:	d101      	bne.n	8004768 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e01b      	b.n	80047a0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004776:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689a      	ldr	r2, [r3, #8]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004786:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0201 	orr.w	r2, r2, #1
 8004796:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f000 fc3d 	bl	8005018 <UART_CheckIdleState>
 800479e:	4603      	mov	r3, r0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08a      	sub	sp, #40	@ 0x28
 80047ac:	af02      	add	r7, sp, #8
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	4613      	mov	r3, r2
 80047b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047be:	2b20      	cmp	r3, #32
 80047c0:	f040 8086 	bne.w	80048d0 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <HAL_UART_Transmit+0x28>
 80047ca:	88fb      	ldrh	r3, [r7, #6]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d101      	bne.n	80047d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e07e      	b.n	80048d2 <HAL_UART_Transmit+0x12a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2221      	movs	r2, #33	@ 0x21
 80047e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047e4:	f7fc fc8a 	bl	80010fc <HAL_GetTick>
 80047e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	88fa      	ldrh	r2, [r7, #6]
 80047ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	88fa      	ldrh	r2, [r7, #6]
 80047f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004802:	d108      	bne.n	8004816 <HAL_UART_Transmit+0x6e>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d104      	bne.n	8004816 <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 800480c:	2300      	movs	r3, #0
 800480e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	61bb      	str	r3, [r7, #24]
 8004814:	e003      	b.n	800481e <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800481a:	2300      	movs	r3, #0
 800481c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800481e:	e03a      	b.n	8004896 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	2200      	movs	r2, #0
 8004828:	2180      	movs	r1, #128	@ 0x80
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 fc9e 	bl	800516c <UART_WaitOnFlagUntilTimeout>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d005      	beq.n	8004842 <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2220      	movs	r2, #32
 800483a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e047      	b.n	80048d2 <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 8004842:	69fb      	ldr	r3, [r7, #28]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d10b      	bne.n	8004860 <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	881b      	ldrh	r3, [r3, #0]
 800484c:	461a      	mov	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004856:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	3302      	adds	r3, #2
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	e007      	b.n	8004870 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	781a      	ldrb	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	3301      	adds	r3, #1
 800486e:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004876:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800487a:	2b21      	cmp	r3, #33	@ 0x21
 800487c:	d109      	bne.n	8004892 <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004884:	b29b      	uxth	r3, r3
 8004886:	3b01      	subs	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8004890:	e001      	b.n	8004896 <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e01d      	b.n	80048d2 <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1be      	bne.n	8004820 <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2200      	movs	r2, #0
 80048aa:	2140      	movs	r1, #64	@ 0x40
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 fc5d 	bl	800516c <UART_WaitOnFlagUntilTimeout>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2220      	movs	r2, #32
 80048bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e006      	b.n	80048d2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	e000      	b.n	80048d2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80048d0:	2302      	movs	r3, #2
  }
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3720      	adds	r7, #32
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048e0:	b08c      	sub	sp, #48	@ 0x30
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	431a      	orrs	r2, r3
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	431a      	orrs	r2, r3
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	69db      	ldr	r3, [r3, #28]
 8004900:	4313      	orrs	r3, r2
 8004902:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	4baa      	ldr	r3, [pc, #680]	@ (8004bb4 <UART_SetConfig+0x2d8>)
 800490c:	4013      	ands	r3, r2
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	6812      	ldr	r2, [r2, #0]
 8004912:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004914:	430b      	orrs	r3, r1
 8004916:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a9f      	ldr	r2, [pc, #636]	@ (8004bb8 <UART_SetConfig+0x2dc>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d004      	beq.n	8004948 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004944:	4313      	orrs	r3, r2
 8004946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004952:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	6812      	ldr	r2, [r2, #0]
 800495a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800495c:	430b      	orrs	r3, r1
 800495e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	f023 010f 	bic.w	r1, r3, #15
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a90      	ldr	r2, [pc, #576]	@ (8004bbc <UART_SetConfig+0x2e0>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d125      	bne.n	80049cc <UART_SetConfig+0xf0>
 8004980:	4b8f      	ldr	r3, [pc, #572]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004986:	f003 0303 	and.w	r3, r3, #3
 800498a:	2b03      	cmp	r3, #3
 800498c:	d81a      	bhi.n	80049c4 <UART_SetConfig+0xe8>
 800498e:	a201      	add	r2, pc, #4	@ (adr r2, 8004994 <UART_SetConfig+0xb8>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	080049a5 	.word	0x080049a5
 8004998:	080049b5 	.word	0x080049b5
 800499c:	080049ad 	.word	0x080049ad
 80049a0:	080049bd 	.word	0x080049bd
 80049a4:	2301      	movs	r3, #1
 80049a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049aa:	e116      	b.n	8004bda <UART_SetConfig+0x2fe>
 80049ac:	2302      	movs	r3, #2
 80049ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049b2:	e112      	b.n	8004bda <UART_SetConfig+0x2fe>
 80049b4:	2304      	movs	r3, #4
 80049b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ba:	e10e      	b.n	8004bda <UART_SetConfig+0x2fe>
 80049bc:	2308      	movs	r3, #8
 80049be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049c2:	e10a      	b.n	8004bda <UART_SetConfig+0x2fe>
 80049c4:	2310      	movs	r3, #16
 80049c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ca:	e106      	b.n	8004bda <UART_SetConfig+0x2fe>
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a7c      	ldr	r2, [pc, #496]	@ (8004bc4 <UART_SetConfig+0x2e8>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d138      	bne.n	8004a48 <UART_SetConfig+0x16c>
 80049d6:	4b7a      	ldr	r3, [pc, #488]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 80049d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049dc:	f003 030c 	and.w	r3, r3, #12
 80049e0:	2b0c      	cmp	r3, #12
 80049e2:	d82d      	bhi.n	8004a40 <UART_SetConfig+0x164>
 80049e4:	a201      	add	r2, pc, #4	@ (adr r2, 80049ec <UART_SetConfig+0x110>)
 80049e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ea:	bf00      	nop
 80049ec:	08004a21 	.word	0x08004a21
 80049f0:	08004a41 	.word	0x08004a41
 80049f4:	08004a41 	.word	0x08004a41
 80049f8:	08004a41 	.word	0x08004a41
 80049fc:	08004a31 	.word	0x08004a31
 8004a00:	08004a41 	.word	0x08004a41
 8004a04:	08004a41 	.word	0x08004a41
 8004a08:	08004a41 	.word	0x08004a41
 8004a0c:	08004a29 	.word	0x08004a29
 8004a10:	08004a41 	.word	0x08004a41
 8004a14:	08004a41 	.word	0x08004a41
 8004a18:	08004a41 	.word	0x08004a41
 8004a1c:	08004a39 	.word	0x08004a39
 8004a20:	2300      	movs	r3, #0
 8004a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a26:	e0d8      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a28:	2302      	movs	r3, #2
 8004a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a2e:	e0d4      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a30:	2304      	movs	r3, #4
 8004a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a36:	e0d0      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a38:	2308      	movs	r3, #8
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3e:	e0cc      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a40:	2310      	movs	r3, #16
 8004a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a46:	e0c8      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a5e      	ldr	r2, [pc, #376]	@ (8004bc8 <UART_SetConfig+0x2ec>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d125      	bne.n	8004a9e <UART_SetConfig+0x1c2>
 8004a52:	4b5b      	ldr	r3, [pc, #364]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 8004a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a58:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a5c:	2b30      	cmp	r3, #48	@ 0x30
 8004a5e:	d016      	beq.n	8004a8e <UART_SetConfig+0x1b2>
 8004a60:	2b30      	cmp	r3, #48	@ 0x30
 8004a62:	d818      	bhi.n	8004a96 <UART_SetConfig+0x1ba>
 8004a64:	2b20      	cmp	r3, #32
 8004a66:	d00a      	beq.n	8004a7e <UART_SetConfig+0x1a2>
 8004a68:	2b20      	cmp	r3, #32
 8004a6a:	d814      	bhi.n	8004a96 <UART_SetConfig+0x1ba>
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <UART_SetConfig+0x19a>
 8004a70:	2b10      	cmp	r3, #16
 8004a72:	d008      	beq.n	8004a86 <UART_SetConfig+0x1aa>
 8004a74:	e00f      	b.n	8004a96 <UART_SetConfig+0x1ba>
 8004a76:	2300      	movs	r3, #0
 8004a78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a7c:	e0ad      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a84:	e0a9      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a86:	2304      	movs	r3, #4
 8004a88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a8c:	e0a5      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a8e:	2308      	movs	r3, #8
 8004a90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a94:	e0a1      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a96:	2310      	movs	r3, #16
 8004a98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a9c:	e09d      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a4a      	ldr	r2, [pc, #296]	@ (8004bcc <UART_SetConfig+0x2f0>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d125      	bne.n	8004af4 <UART_SetConfig+0x218>
 8004aa8:	4b45      	ldr	r3, [pc, #276]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 8004aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ab2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ab4:	d016      	beq.n	8004ae4 <UART_SetConfig+0x208>
 8004ab6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ab8:	d818      	bhi.n	8004aec <UART_SetConfig+0x210>
 8004aba:	2b80      	cmp	r3, #128	@ 0x80
 8004abc:	d00a      	beq.n	8004ad4 <UART_SetConfig+0x1f8>
 8004abe:	2b80      	cmp	r3, #128	@ 0x80
 8004ac0:	d814      	bhi.n	8004aec <UART_SetConfig+0x210>
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <UART_SetConfig+0x1f0>
 8004ac6:	2b40      	cmp	r3, #64	@ 0x40
 8004ac8:	d008      	beq.n	8004adc <UART_SetConfig+0x200>
 8004aca:	e00f      	b.n	8004aec <UART_SetConfig+0x210>
 8004acc:	2300      	movs	r3, #0
 8004ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ad2:	e082      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ada:	e07e      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004adc:	2304      	movs	r3, #4
 8004ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ae2:	e07a      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aea:	e076      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004aec:	2310      	movs	r3, #16
 8004aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004af2:	e072      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a35      	ldr	r2, [pc, #212]	@ (8004bd0 <UART_SetConfig+0x2f4>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d12a      	bne.n	8004b54 <UART_SetConfig+0x278>
 8004afe:	4b30      	ldr	r3, [pc, #192]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 8004b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b0c:	d01a      	beq.n	8004b44 <UART_SetConfig+0x268>
 8004b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b12:	d81b      	bhi.n	8004b4c <UART_SetConfig+0x270>
 8004b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b18:	d00c      	beq.n	8004b34 <UART_SetConfig+0x258>
 8004b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b1e:	d815      	bhi.n	8004b4c <UART_SetConfig+0x270>
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d003      	beq.n	8004b2c <UART_SetConfig+0x250>
 8004b24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b28:	d008      	beq.n	8004b3c <UART_SetConfig+0x260>
 8004b2a:	e00f      	b.n	8004b4c <UART_SetConfig+0x270>
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b32:	e052      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b34:	2302      	movs	r3, #2
 8004b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b3a:	e04e      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b3c:	2304      	movs	r3, #4
 8004b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b42:	e04a      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b44:	2308      	movs	r3, #8
 8004b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b4a:	e046      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b4c:	2310      	movs	r3, #16
 8004b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b52:	e042      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a17      	ldr	r2, [pc, #92]	@ (8004bb8 <UART_SetConfig+0x2dc>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d13a      	bne.n	8004bd4 <UART_SetConfig+0x2f8>
 8004b5e:	4b18      	ldr	r3, [pc, #96]	@ (8004bc0 <UART_SetConfig+0x2e4>)
 8004b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b6c:	d01a      	beq.n	8004ba4 <UART_SetConfig+0x2c8>
 8004b6e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b72:	d81b      	bhi.n	8004bac <UART_SetConfig+0x2d0>
 8004b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b78:	d00c      	beq.n	8004b94 <UART_SetConfig+0x2b8>
 8004b7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b7e:	d815      	bhi.n	8004bac <UART_SetConfig+0x2d0>
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d003      	beq.n	8004b8c <UART_SetConfig+0x2b0>
 8004b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b88:	d008      	beq.n	8004b9c <UART_SetConfig+0x2c0>
 8004b8a:	e00f      	b.n	8004bac <UART_SetConfig+0x2d0>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b92:	e022      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b94:	2302      	movs	r3, #2
 8004b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b9a:	e01e      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004b9c:	2304      	movs	r3, #4
 8004b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ba2:	e01a      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004ba4:	2308      	movs	r3, #8
 8004ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004baa:	e016      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004bac:	2310      	movs	r3, #16
 8004bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bb2:	e012      	b.n	8004bda <UART_SetConfig+0x2fe>
 8004bb4:	cfff69f3 	.word	0xcfff69f3
 8004bb8:	40008000 	.word	0x40008000
 8004bbc:	40013800 	.word	0x40013800
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	40004400 	.word	0x40004400
 8004bc8:	40004800 	.word	0x40004800
 8004bcc:	40004c00 	.word	0x40004c00
 8004bd0:	40005000 	.word	0x40005000
 8004bd4:	2310      	movs	r3, #16
 8004bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4aae      	ldr	r2, [pc, #696]	@ (8004e98 <UART_SetConfig+0x5bc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	f040 8097 	bne.w	8004d14 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004be6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bea:	2b08      	cmp	r3, #8
 8004bec:	d823      	bhi.n	8004c36 <UART_SetConfig+0x35a>
 8004bee:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf4 <UART_SetConfig+0x318>)
 8004bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf4:	08004c19 	.word	0x08004c19
 8004bf8:	08004c37 	.word	0x08004c37
 8004bfc:	08004c21 	.word	0x08004c21
 8004c00:	08004c37 	.word	0x08004c37
 8004c04:	08004c27 	.word	0x08004c27
 8004c08:	08004c37 	.word	0x08004c37
 8004c0c:	08004c37 	.word	0x08004c37
 8004c10:	08004c37 	.word	0x08004c37
 8004c14:	08004c2f 	.word	0x08004c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c18:	f7fe ff72 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004c1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c1e:	e010      	b.n	8004c42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c20:	4b9e      	ldr	r3, [pc, #632]	@ (8004e9c <UART_SetConfig+0x5c0>)
 8004c22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c24:	e00d      	b.n	8004c42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c26:	f7fe fed3 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004c2a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c2c:	e009      	b.n	8004c42 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c34:	e005      	b.n	8004c42 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c40:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 8130 	beq.w	8004eaa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4e:	4a94      	ldr	r2, [pc, #592]	@ (8004ea0 <UART_SetConfig+0x5c4>)
 8004c50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c54:	461a      	mov	r2, r3
 8004c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c58:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	4613      	mov	r3, r2
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	4413      	add	r3, r2
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d305      	bcc.n	8004c7a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d903      	bls.n	8004c82 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c80:	e113      	b.n	8004eaa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c84:	2200      	movs	r2, #0
 8004c86:	60bb      	str	r3, [r7, #8]
 8004c88:	60fa      	str	r2, [r7, #12]
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c8e:	4a84      	ldr	r2, [pc, #528]	@ (8004ea0 <UART_SetConfig+0x5c4>)
 8004c90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2200      	movs	r2, #0
 8004c98:	603b      	str	r3, [r7, #0]
 8004c9a:	607a      	str	r2, [r7, #4]
 8004c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ca0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ca4:	f7fb fb04 	bl	80002b0 <__aeabi_uldivmod>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4610      	mov	r0, r2
 8004cae:	4619      	mov	r1, r3
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	020b      	lsls	r3, r1, #8
 8004cba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004cbe:	0202      	lsls	r2, r0, #8
 8004cc0:	6979      	ldr	r1, [r7, #20]
 8004cc2:	6849      	ldr	r1, [r1, #4]
 8004cc4:	0849      	lsrs	r1, r1, #1
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	460c      	mov	r4, r1
 8004cca:	4605      	mov	r5, r0
 8004ccc:	eb12 0804 	adds.w	r8, r2, r4
 8004cd0:	eb43 0905 	adc.w	r9, r3, r5
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	469a      	mov	sl, r3
 8004cdc:	4693      	mov	fp, r2
 8004cde:	4652      	mov	r2, sl
 8004ce0:	465b      	mov	r3, fp
 8004ce2:	4640      	mov	r0, r8
 8004ce4:	4649      	mov	r1, r9
 8004ce6:	f7fb fae3 	bl	80002b0 <__aeabi_uldivmod>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4613      	mov	r3, r2
 8004cf0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004cf2:	6a3b      	ldr	r3, [r7, #32]
 8004cf4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cf8:	d308      	bcc.n	8004d0c <UART_SetConfig+0x430>
 8004cfa:	6a3b      	ldr	r3, [r7, #32]
 8004cfc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d00:	d204      	bcs.n	8004d0c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6a3a      	ldr	r2, [r7, #32]
 8004d08:	60da      	str	r2, [r3, #12]
 8004d0a:	e0ce      	b.n	8004eaa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d12:	e0ca      	b.n	8004eaa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1c:	d166      	bne.n	8004dec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004d22:	2b08      	cmp	r3, #8
 8004d24:	d827      	bhi.n	8004d76 <UART_SetConfig+0x49a>
 8004d26:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <UART_SetConfig+0x450>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d51 	.word	0x08004d51
 8004d30:	08004d59 	.word	0x08004d59
 8004d34:	08004d61 	.word	0x08004d61
 8004d38:	08004d77 	.word	0x08004d77
 8004d3c:	08004d67 	.word	0x08004d67
 8004d40:	08004d77 	.word	0x08004d77
 8004d44:	08004d77 	.word	0x08004d77
 8004d48:	08004d77 	.word	0x08004d77
 8004d4c:	08004d6f 	.word	0x08004d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d50:	f7fe fed6 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004d54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d56:	e014      	b.n	8004d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d58:	f7fe fee8 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 8004d5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d5e:	e010      	b.n	8004d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d60:	4b4e      	ldr	r3, [pc, #312]	@ (8004e9c <UART_SetConfig+0x5c0>)
 8004d62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d64:	e00d      	b.n	8004d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d66:	f7fe fe33 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004d6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d6c:	e009      	b.n	8004d82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d74:	e005      	b.n	8004d82 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004d80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f000 8090 	beq.w	8004eaa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	4a44      	ldr	r2, [pc, #272]	@ (8004ea0 <UART_SetConfig+0x5c4>)
 8004d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d94:	461a      	mov	r2, r3
 8004d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d98:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d9c:	005a      	lsls	r2, r3, #1
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	085b      	lsrs	r3, r3, #1
 8004da4:	441a      	add	r2, r3
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	2b0f      	cmp	r3, #15
 8004db4:	d916      	bls.n	8004de4 <UART_SetConfig+0x508>
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dbc:	d212      	bcs.n	8004de4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004dbe:	6a3b      	ldr	r3, [r7, #32]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	f023 030f 	bic.w	r3, r3, #15
 8004dc6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	f003 0307 	and.w	r3, r3, #7
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	8bfb      	ldrh	r3, [r7, #30]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	8bfa      	ldrh	r2, [r7, #30]
 8004de0:	60da      	str	r2, [r3, #12]
 8004de2:	e062      	b.n	8004eaa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004dea:	e05e      	b.n	8004eaa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004dec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d828      	bhi.n	8004e46 <UART_SetConfig+0x56a>
 8004df4:	a201      	add	r2, pc, #4	@ (adr r2, 8004dfc <UART_SetConfig+0x520>)
 8004df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfa:	bf00      	nop
 8004dfc:	08004e21 	.word	0x08004e21
 8004e00:	08004e29 	.word	0x08004e29
 8004e04:	08004e31 	.word	0x08004e31
 8004e08:	08004e47 	.word	0x08004e47
 8004e0c:	08004e37 	.word	0x08004e37
 8004e10:	08004e47 	.word	0x08004e47
 8004e14:	08004e47 	.word	0x08004e47
 8004e18:	08004e47 	.word	0x08004e47
 8004e1c:	08004e3f 	.word	0x08004e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e20:	f7fe fe6e 	bl	8003b00 <HAL_RCC_GetPCLK1Freq>
 8004e24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e26:	e014      	b.n	8004e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e28:	f7fe fe80 	bl	8003b2c <HAL_RCC_GetPCLK2Freq>
 8004e2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e2e:	e010      	b.n	8004e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e30:	4b1a      	ldr	r3, [pc, #104]	@ (8004e9c <UART_SetConfig+0x5c0>)
 8004e32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e34:	e00d      	b.n	8004e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e36:	f7fe fdcb 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 8004e3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e3c:	e009      	b.n	8004e52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e44:	e005      	b.n	8004e52 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e50:	bf00      	nop
    }

    if (pclk != 0U)
 8004e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d028      	beq.n	8004eaa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5c:	4a10      	ldr	r2, [pc, #64]	@ (8004ea0 <UART_SetConfig+0x5c4>)
 8004e5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e62:	461a      	mov	r2, r3
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	085b      	lsrs	r3, r3, #1
 8004e70:	441a      	add	r2, r3
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e7c:	6a3b      	ldr	r3, [r7, #32]
 8004e7e:	2b0f      	cmp	r3, #15
 8004e80:	d910      	bls.n	8004ea4 <UART_SetConfig+0x5c8>
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e88:	d20c      	bcs.n	8004ea4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60da      	str	r2, [r3, #12]
 8004e94:	e009      	b.n	8004eaa <UART_SetConfig+0x5ce>
 8004e96:	bf00      	nop
 8004e98:	40008000 	.word	0x40008000
 8004e9c:	00f42400 	.word	0x00f42400
 8004ea0:	08006444 	.word	0x08006444
      }
      else
      {
        ret = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ec6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3730      	adds	r7, #48	@ 0x30
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004ed4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	f003 0308 	and.w	r3, r3, #8
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00a      	beq.n	8004efe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00a      	beq.n	8004f20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00a      	beq.n	8004f42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f46:	f003 0304 	and.w	r3, r3, #4
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00a      	beq.n	8004f64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	430a      	orrs	r2, r1
 8004f62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	f003 0310 	and.w	r3, r3, #16
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00a      	beq.n	8004f86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8a:	f003 0320 	and.w	r3, r3, #32
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00a      	beq.n	8004fa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d01a      	beq.n	8004fea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fd2:	d10a      	bne.n	8004fea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00a      	beq.n	800500c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	605a      	str	r2, [r3, #4]
  }
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b098      	sub	sp, #96	@ 0x60
 800501c:	af02      	add	r7, sp, #8
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005028:	f7fc f868 	bl	80010fc <HAL_GetTick>
 800502c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0308 	and.w	r3, r3, #8
 8005038:	2b08      	cmp	r3, #8
 800503a:	d12f      	bne.n	800509c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800503c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005044:	2200      	movs	r2, #0
 8005046:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 f88e 	bl	800516c <UART_WaitOnFlagUntilTimeout>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d022      	beq.n	800509c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505e:	e853 3f00 	ldrex	r3, [r3]
 8005062:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005066:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800506a:	653b      	str	r3, [r7, #80]	@ 0x50
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005074:	647b      	str	r3, [r7, #68]	@ 0x44
 8005076:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005078:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800507a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800507c:	e841 2300 	strex	r3, r2, [r1]
 8005080:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1e6      	bne.n	8005056 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2220      	movs	r2, #32
 800508c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e063      	b.n	8005164 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	d149      	bne.n	800513e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050aa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050b2:	2200      	movs	r2, #0
 80050b4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 f857 	bl	800516c <UART_WaitOnFlagUntilTimeout>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d03c      	beq.n	800513e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	623b      	str	r3, [r7, #32]
   return(result);
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	461a      	mov	r2, r3
 80050e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80050e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050ea:	e841 2300 	strex	r3, r2, [r1]
 80050ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1e6      	bne.n	80050c4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	3308      	adds	r3, #8
 80050fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	e853 3f00 	ldrex	r3, [r3]
 8005104:	60fb      	str	r3, [r7, #12]
   return(result);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f023 0301 	bic.w	r3, r3, #1
 800510c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3308      	adds	r3, #8
 8005114:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005116:	61fa      	str	r2, [r7, #28]
 8005118:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800511a:	69b9      	ldr	r1, [r7, #24]
 800511c:	69fa      	ldr	r2, [r7, #28]
 800511e:	e841 2300 	strex	r3, r2, [r1]
 8005122:	617b      	str	r3, [r7, #20]
   return(result);
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1e5      	bne.n	80050f6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2220      	movs	r2, #32
 800512e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e012      	b.n	8005164 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2220      	movs	r2, #32
 8005142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2220      	movs	r2, #32
 800514a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	4618      	mov	r0, r3
 8005166:	3758      	adds	r7, #88	@ 0x58
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	603b      	str	r3, [r7, #0]
 8005178:	4613      	mov	r3, r2
 800517a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800517c:	e04f      	b.n	800521e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005184:	d04b      	beq.n	800521e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005186:	f7fb ffb9 	bl	80010fc <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	429a      	cmp	r2, r3
 8005194:	d302      	bcc.n	800519c <UART_WaitOnFlagUntilTimeout+0x30>
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e04e      	b.n	800523e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0304 	and.w	r3, r3, #4
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d037      	beq.n	800521e <UART_WaitOnFlagUntilTimeout+0xb2>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b80      	cmp	r3, #128	@ 0x80
 80051b2:	d034      	beq.n	800521e <UART_WaitOnFlagUntilTimeout+0xb2>
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b40      	cmp	r3, #64	@ 0x40
 80051b8:	d031      	beq.n	800521e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	f003 0308 	and.w	r3, r3, #8
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d110      	bne.n	80051ea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2208      	movs	r2, #8
 80051ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051d0:	68f8      	ldr	r0, [r7, #12]
 80051d2:	f000 f838 	bl	8005246 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2208      	movs	r2, #8
 80051da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e029      	b.n	800523e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69db      	ldr	r3, [r3, #28]
 80051f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051f8:	d111      	bne.n	800521e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005202:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 f81e 	bl	8005246 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2220      	movs	r2, #32
 800520e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e00f      	b.n	800523e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	69da      	ldr	r2, [r3, #28]
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	4013      	ands	r3, r2
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	429a      	cmp	r2, r3
 800522c:	bf0c      	ite	eq
 800522e:	2301      	moveq	r3, #1
 8005230:	2300      	movne	r3, #0
 8005232:	b2db      	uxtb	r3, r3
 8005234:	461a      	mov	r2, r3
 8005236:	79fb      	ldrb	r3, [r7, #7]
 8005238:	429a      	cmp	r2, r3
 800523a:	d0a0      	beq.n	800517e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005246:	b480      	push	{r7}
 8005248:	b095      	sub	sp, #84	@ 0x54
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005256:	e853 3f00 	ldrex	r3, [r3]
 800525a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800525c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800526c:	643b      	str	r3, [r7, #64]	@ 0x40
 800526e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005270:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005272:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005274:	e841 2300 	strex	r3, r2, [r1]
 8005278:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800527a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1e6      	bne.n	800524e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3308      	adds	r3, #8
 8005286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005288:	6a3b      	ldr	r3, [r7, #32]
 800528a:	e853 3f00 	ldrex	r3, [r3]
 800528e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005296:	f023 0301 	bic.w	r3, r3, #1
 800529a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	3308      	adds	r3, #8
 80052a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052ac:	e841 2300 	strex	r3, r2, [r1]
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1e3      	bne.n	8005280 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d118      	bne.n	80052f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	e853 3f00 	ldrex	r3, [r3]
 80052cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f023 0310 	bic.w	r3, r3, #16
 80052d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052de:	61bb      	str	r3, [r7, #24]
 80052e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e2:	6979      	ldr	r1, [r7, #20]
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	e841 2300 	strex	r3, r2, [r1]
 80052ea:	613b      	str	r3, [r7, #16]
   return(result);
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1e6      	bne.n	80052c0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005306:	bf00      	nop
 8005308:	3754      	adds	r7, #84	@ 0x54
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr

08005312 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005312:	b480      	push	{r7}
 8005314:	b085      	sub	sp, #20
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <HAL_UARTEx_DisableFifoMode+0x16>
 8005324:	2302      	movs	r3, #2
 8005326:	e027      	b.n	8005378 <HAL_UARTEx_DisableFifoMode+0x66>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2224      	movs	r2, #36	@ 0x24
 8005334:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0201 	bic.w	r2, r2, #1
 800534e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005356:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2220      	movs	r2, #32
 800536a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005394:	2b01      	cmp	r3, #1
 8005396:	d101      	bne.n	800539c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005398:	2302      	movs	r3, #2
 800539a:	e02d      	b.n	80053f8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2224      	movs	r2, #36	@ 0x24
 80053a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0201 	bic.w	r2, r2, #1
 80053c2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	683a      	ldr	r2, [r7, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f84f 	bl	800547c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005414:	2302      	movs	r3, #2
 8005416:	e02d      	b.n	8005474 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2224      	movs	r2, #36	@ 0x24
 8005424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 0201 	bic.w	r2, r2, #1
 800543e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 f811 	bl	800547c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2220      	movs	r2, #32
 8005466:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005488:	2b00      	cmp	r3, #0
 800548a:	d108      	bne.n	800549e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800549c:	e031      	b.n	8005502 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800549e:	2308      	movs	r3, #8
 80054a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80054a2:	2308      	movs	r3, #8
 80054a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	0e5b      	lsrs	r3, r3, #25
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	0f5b      	lsrs	r3, r3, #29
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	f003 0307 	and.w	r3, r3, #7
 80054c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054c6:	7bbb      	ldrb	r3, [r7, #14]
 80054c8:	7b3a      	ldrb	r2, [r7, #12]
 80054ca:	4911      	ldr	r1, [pc, #68]	@ (8005510 <UARTEx_SetNbDataToProcess+0x94>)
 80054cc:	5c8a      	ldrb	r2, [r1, r2]
 80054ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80054d2:	7b3a      	ldrb	r2, [r7, #12]
 80054d4:	490f      	ldr	r1, [pc, #60]	@ (8005514 <UARTEx_SetNbDataToProcess+0x98>)
 80054d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80054dc:	b29a      	uxth	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	7b7a      	ldrb	r2, [r7, #13]
 80054e8:	4909      	ldr	r1, [pc, #36]	@ (8005510 <UARTEx_SetNbDataToProcess+0x94>)
 80054ea:	5c8a      	ldrb	r2, [r1, r2]
 80054ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80054f0:	7b7a      	ldrb	r2, [r7, #13]
 80054f2:	4908      	ldr	r1, [pc, #32]	@ (8005514 <UARTEx_SetNbDataToProcess+0x98>)
 80054f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005502:	bf00      	nop
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	0800645c 	.word	0x0800645c
 8005514:	08006464 	.word	0x08006464

08005518 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005518:	b084      	sub	sp, #16
 800551a:	b580      	push	{r7, lr}
 800551c:	b084      	sub	sp, #16
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
 8005522:	f107 001c 	add.w	r0, r7, #28
 8005526:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fa68 	bl	8005a0c <USB_CoreReset>
 800553c:	4603      	mov	r3, r0
 800553e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005540:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005544:	2b00      	cmp	r3, #0
 8005546:	d106      	bne.n	8005556 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	639a      	str	r2, [r3, #56]	@ 0x38
 8005554:	e005      	b.n	8005562 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8005562:	7bfb      	ldrb	r3, [r7, #15]
}
 8005564:	4618      	mov	r0, r3
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800556e:	b004      	add	sp, #16
 8005570:	4770      	bx	lr

08005572 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005572:	b480      	push	{r7}
 8005574:	b083      	sub	sp, #12
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f023 0201 	bic.w	r2, r3, #1
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055a0:	2300      	movs	r3, #0
 80055a2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055b0:	78fb      	ldrb	r3, [r7, #3]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d115      	bne.n	80055e2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055c2:	200a      	movs	r0, #10
 80055c4:	f7fb fda6 	bl	8001114 <HAL_Delay>
      ms += 10U;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	330a      	adds	r3, #10
 80055cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fa0e 	bl	80059f0 <USB_GetMode>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d01e      	beq.n	8005618 <USB_SetCurrentMode+0x84>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2bc7      	cmp	r3, #199	@ 0xc7
 80055de:	d9f0      	bls.n	80055c2 <USB_SetCurrentMode+0x2e>
 80055e0:	e01a      	b.n	8005618 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80055e2:	78fb      	ldrb	r3, [r7, #3]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d115      	bne.n	8005614 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055f4:	200a      	movs	r0, #10
 80055f6:	f7fb fd8d 	bl	8001114 <HAL_Delay>
      ms += 10U;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	330a      	adds	r3, #10
 80055fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f9f5 	bl	80059f0 <USB_GetMode>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d005      	beq.n	8005618 <USB_SetCurrentMode+0x84>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005610:	d9f0      	bls.n	80055f4 <USB_SetCurrentMode+0x60>
 8005612:	e001      	b.n	8005618 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e005      	b.n	8005624 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2bc8      	cmp	r3, #200	@ 0xc8
 800561c:	d101      	bne.n	8005622 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800562c:	b084      	sub	sp, #16
 800562e:	b580      	push	{r7, lr}
 8005630:	b086      	sub	sp, #24
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800563a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005646:	2300      	movs	r3, #0
 8005648:	613b      	str	r3, [r7, #16]
 800564a:	e009      	b.n	8005660 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	3340      	adds	r3, #64	@ 0x40
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	2200      	movs	r2, #0
 8005658:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	3301      	adds	r3, #1
 800565e:	613b      	str	r3, [r7, #16]
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	2b0e      	cmp	r3, #14
 8005664:	d9f2      	bls.n	800564c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005666:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800566a:	2b00      	cmp	r3, #0
 800566c:	d11c      	bne.n	80056a8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800567c:	f043 0302 	orr.w	r3, r3, #2
 8005680:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005686:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	e005      	b.n	80056b4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056ba:	461a      	mov	r2, r3
 80056bc:	2300      	movs	r3, #0
 80056be:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80056c0:	2103      	movs	r1, #3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f95a 	bl	800597c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80056c8:	2110      	movs	r1, #16
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f8f6 	bl	80058bc <USB_FlushTxFifo>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f920 	bl	8005920 <USB_FlushRxFifo>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056f0:	461a      	mov	r2, r3
 80056f2:	2300      	movs	r3, #0
 80056f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056fc:	461a      	mov	r2, r3
 80056fe:	2300      	movs	r3, #0
 8005700:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005708:	461a      	mov	r2, r3
 800570a:	2300      	movs	r3, #0
 800570c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800570e:	2300      	movs	r3, #0
 8005710:	613b      	str	r3, [r7, #16]
 8005712:	e043      	b.n	800579c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4413      	add	r3, r2
 800571c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005726:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800572a:	d118      	bne.n	800575e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10a      	bne.n	8005748 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	015a      	lsls	r2, r3, #5
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	4413      	add	r3, r2
 800573a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800573e:	461a      	mov	r2, r3
 8005740:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	e013      	b.n	8005770 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	015a      	lsls	r2, r3, #5
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005754:	461a      	mov	r2, r3
 8005756:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	e008      	b.n	8005770 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	015a      	lsls	r2, r3, #5
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	4413      	add	r3, r2
 8005766:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800576a:	461a      	mov	r2, r3
 800576c:	2300      	movs	r3, #0
 800576e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4413      	add	r3, r2
 8005778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800577c:	461a      	mov	r2, r3
 800577e:	2300      	movs	r3, #0
 8005780:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	015a      	lsls	r2, r3, #5
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	4413      	add	r3, r2
 800578a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800578e:	461a      	mov	r2, r3
 8005790:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005794:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	3301      	adds	r3, #1
 800579a:	613b      	str	r3, [r7, #16]
 800579c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80057a0:	461a      	mov	r2, r3
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d3b5      	bcc.n	8005714 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057a8:	2300      	movs	r3, #0
 80057aa:	613b      	str	r3, [r7, #16]
 80057ac:	e043      	b.n	8005836 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	015a      	lsls	r2, r3, #5
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4413      	add	r3, r2
 80057b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057c4:	d118      	bne.n	80057f8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10a      	bne.n	80057e2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057d8:	461a      	mov	r2, r3
 80057da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	e013      	b.n	800580a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	015a      	lsls	r2, r3, #5
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ee:	461a      	mov	r2, r3
 80057f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	e008      	b.n	800580a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	015a      	lsls	r2, r3, #5
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	4413      	add	r3, r2
 8005800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005804:	461a      	mov	r2, r3
 8005806:	2300      	movs	r3, #0
 8005808:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	015a      	lsls	r2, r3, #5
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	4413      	add	r3, r2
 8005812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005816:	461a      	mov	r2, r3
 8005818:	2300      	movs	r3, #0
 800581a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	015a      	lsls	r2, r3, #5
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4413      	add	r3, r2
 8005824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005828:	461a      	mov	r2, r3
 800582a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800582e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	3301      	adds	r3, #1
 8005834:	613b      	str	r3, [r7, #16]
 8005836:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800583a:	461a      	mov	r2, r3
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	4293      	cmp	r3, r2
 8005840:	d3b5      	bcc.n	80057ae <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005854:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005862:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	f043 0210 	orr.w	r2, r3, #16
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	699a      	ldr	r2, [r3, #24]
 8005874:	4b10      	ldr	r3, [pc, #64]	@ (80058b8 <USB_DevInit+0x28c>)
 8005876:	4313      	orrs	r3, r2
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800587c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005880:	2b00      	cmp	r3, #0
 8005882:	d005      	beq.n	8005890 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	f043 0208 	orr.w	r2, r3, #8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005890:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005894:	2b01      	cmp	r3, #1
 8005896:	d107      	bne.n	80058a8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058a0:	f043 0304 	orr.w	r3, r3, #4
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80058a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3718      	adds	r7, #24
 80058ae:	46bd      	mov	sp, r7
 80058b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058b4:	b004      	add	sp, #16
 80058b6:	4770      	bx	lr
 80058b8:	803c3800 	.word	0x803c3800

080058bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	3301      	adds	r3, #1
 80058ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058d6:	d901      	bls.n	80058dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e01b      	b.n	8005914 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	daf2      	bge.n	80058ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80058e4:	2300      	movs	r3, #0
 80058e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	019b      	lsls	r3, r3, #6
 80058ec:	f043 0220 	orr.w	r2, r3, #32
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	3301      	adds	r3, #1
 80058f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005900:	d901      	bls.n	8005906 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e006      	b.n	8005914 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	f003 0320 	and.w	r3, r3, #32
 800590e:	2b20      	cmp	r3, #32
 8005910:	d0f0      	beq.n	80058f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005928:	2300      	movs	r3, #0
 800592a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	3301      	adds	r3, #1
 8005930:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005938:	d901      	bls.n	800593e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e018      	b.n	8005970 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	2b00      	cmp	r3, #0
 8005944:	daf2      	bge.n	800592c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2210      	movs	r2, #16
 800594e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	3301      	adds	r3, #1
 8005954:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800595c:	d901      	bls.n	8005962 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e006      	b.n	8005970 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b10      	cmp	r3, #16
 800596c:	d0f0      	beq.n	8005950 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	460b      	mov	r3, r1
 8005986:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	78fb      	ldrb	r3, [r7, #3]
 8005996:	68f9      	ldr	r1, [r7, #12]
 8005998:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800599c:	4313      	orrs	r3, r2
 800599e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b085      	sub	sp, #20
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80059c8:	f023 0303 	bic.w	r3, r3, #3
 80059cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059dc:	f043 0302 	orr.w	r3, r3, #2
 80059e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	f003 0301 	and.w	r3, r3, #1
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a24:	d901      	bls.n	8005a2a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e022      	b.n	8005a70 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	daf2      	bge.n	8005a18 <USB_CoreReset+0xc>

  count = 10U;
 8005a32:	230a      	movs	r3, #10
 8005a34:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005a36:	e002      	b.n	8005a3e <USB_CoreReset+0x32>
  {
    count--;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1f9      	bne.n	8005a38 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	f043 0201 	orr.w	r2, r3, #1
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	3301      	adds	r3, #1
 8005a54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a5c:	d901      	bls.n	8005a62 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e006      	b.n	8005a70 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d0f0      	beq.n	8005a50 <USB_CoreReset+0x44>

  return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3714      	adds	r7, #20
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <siprintf>:
 8005a7c:	b40e      	push	{r1, r2, r3}
 8005a7e:	b510      	push	{r4, lr}
 8005a80:	b09d      	sub	sp, #116	@ 0x74
 8005a82:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005a84:	9002      	str	r0, [sp, #8]
 8005a86:	9006      	str	r0, [sp, #24]
 8005a88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a8c:	480a      	ldr	r0, [pc, #40]	@ (8005ab8 <siprintf+0x3c>)
 8005a8e:	9107      	str	r1, [sp, #28]
 8005a90:	9104      	str	r1, [sp, #16]
 8005a92:	490a      	ldr	r1, [pc, #40]	@ (8005abc <siprintf+0x40>)
 8005a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a98:	9105      	str	r1, [sp, #20]
 8005a9a:	2400      	movs	r4, #0
 8005a9c:	a902      	add	r1, sp, #8
 8005a9e:	6800      	ldr	r0, [r0, #0]
 8005aa0:	9301      	str	r3, [sp, #4]
 8005aa2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005aa4:	f000 f994 	bl	8005dd0 <_svfiprintf_r>
 8005aa8:	9b02      	ldr	r3, [sp, #8]
 8005aaa:	701c      	strb	r4, [r3, #0]
 8005aac:	b01d      	add	sp, #116	@ 0x74
 8005aae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab2:	b003      	add	sp, #12
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	20040010 	.word	0x20040010
 8005abc:	ffff0208 	.word	0xffff0208

08005ac0 <memset>:
 8005ac0:	4402      	add	r2, r0
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d100      	bne.n	8005aca <memset+0xa>
 8005ac8:	4770      	bx	lr
 8005aca:	f803 1b01 	strb.w	r1, [r3], #1
 8005ace:	e7f9      	b.n	8005ac4 <memset+0x4>

08005ad0 <__errno>:
 8005ad0:	4b01      	ldr	r3, [pc, #4]	@ (8005ad8 <__errno+0x8>)
 8005ad2:	6818      	ldr	r0, [r3, #0]
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	20040010 	.word	0x20040010

08005adc <__libc_init_array>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	4d0d      	ldr	r5, [pc, #52]	@ (8005b14 <__libc_init_array+0x38>)
 8005ae0:	4c0d      	ldr	r4, [pc, #52]	@ (8005b18 <__libc_init_array+0x3c>)
 8005ae2:	1b64      	subs	r4, r4, r5
 8005ae4:	10a4      	asrs	r4, r4, #2
 8005ae6:	2600      	movs	r6, #0
 8005ae8:	42a6      	cmp	r6, r4
 8005aea:	d109      	bne.n	8005b00 <__libc_init_array+0x24>
 8005aec:	4d0b      	ldr	r5, [pc, #44]	@ (8005b1c <__libc_init_array+0x40>)
 8005aee:	4c0c      	ldr	r4, [pc, #48]	@ (8005b20 <__libc_init_array+0x44>)
 8005af0:	f000 fc64 	bl	80063bc <_init>
 8005af4:	1b64      	subs	r4, r4, r5
 8005af6:	10a4      	asrs	r4, r4, #2
 8005af8:	2600      	movs	r6, #0
 8005afa:	42a6      	cmp	r6, r4
 8005afc:	d105      	bne.n	8005b0a <__libc_init_array+0x2e>
 8005afe:	bd70      	pop	{r4, r5, r6, pc}
 8005b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b04:	4798      	blx	r3
 8005b06:	3601      	adds	r6, #1
 8005b08:	e7ee      	b.n	8005ae8 <__libc_init_array+0xc>
 8005b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b0e:	4798      	blx	r3
 8005b10:	3601      	adds	r6, #1
 8005b12:	e7f2      	b.n	8005afa <__libc_init_array+0x1e>
 8005b14:	080064a8 	.word	0x080064a8
 8005b18:	080064a8 	.word	0x080064a8
 8005b1c:	080064a8 	.word	0x080064a8
 8005b20:	080064ac 	.word	0x080064ac

08005b24 <__retarget_lock_acquire_recursive>:
 8005b24:	4770      	bx	lr

08005b26 <__retarget_lock_release_recursive>:
 8005b26:	4770      	bx	lr

08005b28 <_free_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	4605      	mov	r5, r0
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d041      	beq.n	8005bb4 <_free_r+0x8c>
 8005b30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b34:	1f0c      	subs	r4, r1, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	bfb8      	it	lt
 8005b3a:	18e4      	addlt	r4, r4, r3
 8005b3c:	f000 f8e0 	bl	8005d00 <__malloc_lock>
 8005b40:	4a1d      	ldr	r2, [pc, #116]	@ (8005bb8 <_free_r+0x90>)
 8005b42:	6813      	ldr	r3, [r2, #0]
 8005b44:	b933      	cbnz	r3, 8005b54 <_free_r+0x2c>
 8005b46:	6063      	str	r3, [r4, #4]
 8005b48:	6014      	str	r4, [r2, #0]
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b50:	f000 b8dc 	b.w	8005d0c <__malloc_unlock>
 8005b54:	42a3      	cmp	r3, r4
 8005b56:	d908      	bls.n	8005b6a <_free_r+0x42>
 8005b58:	6820      	ldr	r0, [r4, #0]
 8005b5a:	1821      	adds	r1, r4, r0
 8005b5c:	428b      	cmp	r3, r1
 8005b5e:	bf01      	itttt	eq
 8005b60:	6819      	ldreq	r1, [r3, #0]
 8005b62:	685b      	ldreq	r3, [r3, #4]
 8005b64:	1809      	addeq	r1, r1, r0
 8005b66:	6021      	streq	r1, [r4, #0]
 8005b68:	e7ed      	b.n	8005b46 <_free_r+0x1e>
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	b10b      	cbz	r3, 8005b74 <_free_r+0x4c>
 8005b70:	42a3      	cmp	r3, r4
 8005b72:	d9fa      	bls.n	8005b6a <_free_r+0x42>
 8005b74:	6811      	ldr	r1, [r2, #0]
 8005b76:	1850      	adds	r0, r2, r1
 8005b78:	42a0      	cmp	r0, r4
 8005b7a:	d10b      	bne.n	8005b94 <_free_r+0x6c>
 8005b7c:	6820      	ldr	r0, [r4, #0]
 8005b7e:	4401      	add	r1, r0
 8005b80:	1850      	adds	r0, r2, r1
 8005b82:	4283      	cmp	r3, r0
 8005b84:	6011      	str	r1, [r2, #0]
 8005b86:	d1e0      	bne.n	8005b4a <_free_r+0x22>
 8005b88:	6818      	ldr	r0, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	6053      	str	r3, [r2, #4]
 8005b8e:	4408      	add	r0, r1
 8005b90:	6010      	str	r0, [r2, #0]
 8005b92:	e7da      	b.n	8005b4a <_free_r+0x22>
 8005b94:	d902      	bls.n	8005b9c <_free_r+0x74>
 8005b96:	230c      	movs	r3, #12
 8005b98:	602b      	str	r3, [r5, #0]
 8005b9a:	e7d6      	b.n	8005b4a <_free_r+0x22>
 8005b9c:	6820      	ldr	r0, [r4, #0]
 8005b9e:	1821      	adds	r1, r4, r0
 8005ba0:	428b      	cmp	r3, r1
 8005ba2:	bf04      	itt	eq
 8005ba4:	6819      	ldreq	r1, [r3, #0]
 8005ba6:	685b      	ldreq	r3, [r3, #4]
 8005ba8:	6063      	str	r3, [r4, #4]
 8005baa:	bf04      	itt	eq
 8005bac:	1809      	addeq	r1, r1, r0
 8005bae:	6021      	streq	r1, [r4, #0]
 8005bb0:	6054      	str	r4, [r2, #4]
 8005bb2:	e7ca      	b.n	8005b4a <_free_r+0x22>
 8005bb4:	bd38      	pop	{r3, r4, r5, pc}
 8005bb6:	bf00      	nop
 8005bb8:	20040878 	.word	0x20040878

08005bbc <sbrk_aligned>:
 8005bbc:	b570      	push	{r4, r5, r6, lr}
 8005bbe:	4e0f      	ldr	r6, [pc, #60]	@ (8005bfc <sbrk_aligned+0x40>)
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	6831      	ldr	r1, [r6, #0]
 8005bc4:	4605      	mov	r5, r0
 8005bc6:	b911      	cbnz	r1, 8005bce <sbrk_aligned+0x12>
 8005bc8:	f000 fba4 	bl	8006314 <_sbrk_r>
 8005bcc:	6030      	str	r0, [r6, #0]
 8005bce:	4621      	mov	r1, r4
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	f000 fb9f 	bl	8006314 <_sbrk_r>
 8005bd6:	1c43      	adds	r3, r0, #1
 8005bd8:	d103      	bne.n	8005be2 <sbrk_aligned+0x26>
 8005bda:	f04f 34ff 	mov.w	r4, #4294967295
 8005bde:	4620      	mov	r0, r4
 8005be0:	bd70      	pop	{r4, r5, r6, pc}
 8005be2:	1cc4      	adds	r4, r0, #3
 8005be4:	f024 0403 	bic.w	r4, r4, #3
 8005be8:	42a0      	cmp	r0, r4
 8005bea:	d0f8      	beq.n	8005bde <sbrk_aligned+0x22>
 8005bec:	1a21      	subs	r1, r4, r0
 8005bee:	4628      	mov	r0, r5
 8005bf0:	f000 fb90 	bl	8006314 <_sbrk_r>
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d1f2      	bne.n	8005bde <sbrk_aligned+0x22>
 8005bf8:	e7ef      	b.n	8005bda <sbrk_aligned+0x1e>
 8005bfa:	bf00      	nop
 8005bfc:	20040874 	.word	0x20040874

08005c00 <_malloc_r>:
 8005c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c04:	1ccd      	adds	r5, r1, #3
 8005c06:	f025 0503 	bic.w	r5, r5, #3
 8005c0a:	3508      	adds	r5, #8
 8005c0c:	2d0c      	cmp	r5, #12
 8005c0e:	bf38      	it	cc
 8005c10:	250c      	movcc	r5, #12
 8005c12:	2d00      	cmp	r5, #0
 8005c14:	4606      	mov	r6, r0
 8005c16:	db01      	blt.n	8005c1c <_malloc_r+0x1c>
 8005c18:	42a9      	cmp	r1, r5
 8005c1a:	d904      	bls.n	8005c26 <_malloc_r+0x26>
 8005c1c:	230c      	movs	r3, #12
 8005c1e:	6033      	str	r3, [r6, #0]
 8005c20:	2000      	movs	r0, #0
 8005c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005cfc <_malloc_r+0xfc>
 8005c2a:	f000 f869 	bl	8005d00 <__malloc_lock>
 8005c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8005c32:	461c      	mov	r4, r3
 8005c34:	bb44      	cbnz	r4, 8005c88 <_malloc_r+0x88>
 8005c36:	4629      	mov	r1, r5
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f7ff ffbf 	bl	8005bbc <sbrk_aligned>
 8005c3e:	1c43      	adds	r3, r0, #1
 8005c40:	4604      	mov	r4, r0
 8005c42:	d158      	bne.n	8005cf6 <_malloc_r+0xf6>
 8005c44:	f8d8 4000 	ldr.w	r4, [r8]
 8005c48:	4627      	mov	r7, r4
 8005c4a:	2f00      	cmp	r7, #0
 8005c4c:	d143      	bne.n	8005cd6 <_malloc_r+0xd6>
 8005c4e:	2c00      	cmp	r4, #0
 8005c50:	d04b      	beq.n	8005cea <_malloc_r+0xea>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	4639      	mov	r1, r7
 8005c56:	4630      	mov	r0, r6
 8005c58:	eb04 0903 	add.w	r9, r4, r3
 8005c5c:	f000 fb5a 	bl	8006314 <_sbrk_r>
 8005c60:	4581      	cmp	r9, r0
 8005c62:	d142      	bne.n	8005cea <_malloc_r+0xea>
 8005c64:	6821      	ldr	r1, [r4, #0]
 8005c66:	1a6d      	subs	r5, r5, r1
 8005c68:	4629      	mov	r1, r5
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f7ff ffa6 	bl	8005bbc <sbrk_aligned>
 8005c70:	3001      	adds	r0, #1
 8005c72:	d03a      	beq.n	8005cea <_malloc_r+0xea>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	442b      	add	r3, r5
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	bb62      	cbnz	r2, 8005cdc <_malloc_r+0xdc>
 8005c82:	f8c8 7000 	str.w	r7, [r8]
 8005c86:	e00f      	b.n	8005ca8 <_malloc_r+0xa8>
 8005c88:	6822      	ldr	r2, [r4, #0]
 8005c8a:	1b52      	subs	r2, r2, r5
 8005c8c:	d420      	bmi.n	8005cd0 <_malloc_r+0xd0>
 8005c8e:	2a0b      	cmp	r2, #11
 8005c90:	d917      	bls.n	8005cc2 <_malloc_r+0xc2>
 8005c92:	1961      	adds	r1, r4, r5
 8005c94:	42a3      	cmp	r3, r4
 8005c96:	6025      	str	r5, [r4, #0]
 8005c98:	bf18      	it	ne
 8005c9a:	6059      	strne	r1, [r3, #4]
 8005c9c:	6863      	ldr	r3, [r4, #4]
 8005c9e:	bf08      	it	eq
 8005ca0:	f8c8 1000 	streq.w	r1, [r8]
 8005ca4:	5162      	str	r2, [r4, r5]
 8005ca6:	604b      	str	r3, [r1, #4]
 8005ca8:	4630      	mov	r0, r6
 8005caa:	f000 f82f 	bl	8005d0c <__malloc_unlock>
 8005cae:	f104 000b 	add.w	r0, r4, #11
 8005cb2:	1d23      	adds	r3, r4, #4
 8005cb4:	f020 0007 	bic.w	r0, r0, #7
 8005cb8:	1ac2      	subs	r2, r0, r3
 8005cba:	bf1c      	itt	ne
 8005cbc:	1a1b      	subne	r3, r3, r0
 8005cbe:	50a3      	strne	r3, [r4, r2]
 8005cc0:	e7af      	b.n	8005c22 <_malloc_r+0x22>
 8005cc2:	6862      	ldr	r2, [r4, #4]
 8005cc4:	42a3      	cmp	r3, r4
 8005cc6:	bf0c      	ite	eq
 8005cc8:	f8c8 2000 	streq.w	r2, [r8]
 8005ccc:	605a      	strne	r2, [r3, #4]
 8005cce:	e7eb      	b.n	8005ca8 <_malloc_r+0xa8>
 8005cd0:	4623      	mov	r3, r4
 8005cd2:	6864      	ldr	r4, [r4, #4]
 8005cd4:	e7ae      	b.n	8005c34 <_malloc_r+0x34>
 8005cd6:	463c      	mov	r4, r7
 8005cd8:	687f      	ldr	r7, [r7, #4]
 8005cda:	e7b6      	b.n	8005c4a <_malloc_r+0x4a>
 8005cdc:	461a      	mov	r2, r3
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	42a3      	cmp	r3, r4
 8005ce2:	d1fb      	bne.n	8005cdc <_malloc_r+0xdc>
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	6053      	str	r3, [r2, #4]
 8005ce8:	e7de      	b.n	8005ca8 <_malloc_r+0xa8>
 8005cea:	230c      	movs	r3, #12
 8005cec:	6033      	str	r3, [r6, #0]
 8005cee:	4630      	mov	r0, r6
 8005cf0:	f000 f80c 	bl	8005d0c <__malloc_unlock>
 8005cf4:	e794      	b.n	8005c20 <_malloc_r+0x20>
 8005cf6:	6005      	str	r5, [r0, #0]
 8005cf8:	e7d6      	b.n	8005ca8 <_malloc_r+0xa8>
 8005cfa:	bf00      	nop
 8005cfc:	20040878 	.word	0x20040878

08005d00 <__malloc_lock>:
 8005d00:	4801      	ldr	r0, [pc, #4]	@ (8005d08 <__malloc_lock+0x8>)
 8005d02:	f7ff bf0f 	b.w	8005b24 <__retarget_lock_acquire_recursive>
 8005d06:	bf00      	nop
 8005d08:	20040870 	.word	0x20040870

08005d0c <__malloc_unlock>:
 8005d0c:	4801      	ldr	r0, [pc, #4]	@ (8005d14 <__malloc_unlock+0x8>)
 8005d0e:	f7ff bf0a 	b.w	8005b26 <__retarget_lock_release_recursive>
 8005d12:	bf00      	nop
 8005d14:	20040870 	.word	0x20040870

08005d18 <__ssputs_r>:
 8005d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d1c:	688e      	ldr	r6, [r1, #8]
 8005d1e:	461f      	mov	r7, r3
 8005d20:	42be      	cmp	r6, r7
 8005d22:	680b      	ldr	r3, [r1, #0]
 8005d24:	4682      	mov	sl, r0
 8005d26:	460c      	mov	r4, r1
 8005d28:	4690      	mov	r8, r2
 8005d2a:	d82d      	bhi.n	8005d88 <__ssputs_r+0x70>
 8005d2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005d34:	d026      	beq.n	8005d84 <__ssputs_r+0x6c>
 8005d36:	6965      	ldr	r5, [r4, #20]
 8005d38:	6909      	ldr	r1, [r1, #16]
 8005d3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d3e:	eba3 0901 	sub.w	r9, r3, r1
 8005d42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d46:	1c7b      	adds	r3, r7, #1
 8005d48:	444b      	add	r3, r9
 8005d4a:	106d      	asrs	r5, r5, #1
 8005d4c:	429d      	cmp	r5, r3
 8005d4e:	bf38      	it	cc
 8005d50:	461d      	movcc	r5, r3
 8005d52:	0553      	lsls	r3, r2, #21
 8005d54:	d527      	bpl.n	8005da6 <__ssputs_r+0x8e>
 8005d56:	4629      	mov	r1, r5
 8005d58:	f7ff ff52 	bl	8005c00 <_malloc_r>
 8005d5c:	4606      	mov	r6, r0
 8005d5e:	b360      	cbz	r0, 8005dba <__ssputs_r+0xa2>
 8005d60:	6921      	ldr	r1, [r4, #16]
 8005d62:	464a      	mov	r2, r9
 8005d64:	f000 fae6 	bl	8006334 <memcpy>
 8005d68:	89a3      	ldrh	r3, [r4, #12]
 8005d6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d72:	81a3      	strh	r3, [r4, #12]
 8005d74:	6126      	str	r6, [r4, #16]
 8005d76:	6165      	str	r5, [r4, #20]
 8005d78:	444e      	add	r6, r9
 8005d7a:	eba5 0509 	sub.w	r5, r5, r9
 8005d7e:	6026      	str	r6, [r4, #0]
 8005d80:	60a5      	str	r5, [r4, #8]
 8005d82:	463e      	mov	r6, r7
 8005d84:	42be      	cmp	r6, r7
 8005d86:	d900      	bls.n	8005d8a <__ssputs_r+0x72>
 8005d88:	463e      	mov	r6, r7
 8005d8a:	6820      	ldr	r0, [r4, #0]
 8005d8c:	4632      	mov	r2, r6
 8005d8e:	4641      	mov	r1, r8
 8005d90:	f000 faa6 	bl	80062e0 <memmove>
 8005d94:	68a3      	ldr	r3, [r4, #8]
 8005d96:	1b9b      	subs	r3, r3, r6
 8005d98:	60a3      	str	r3, [r4, #8]
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	4433      	add	r3, r6
 8005d9e:	6023      	str	r3, [r4, #0]
 8005da0:	2000      	movs	r0, #0
 8005da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da6:	462a      	mov	r2, r5
 8005da8:	f000 fad2 	bl	8006350 <_realloc_r>
 8005dac:	4606      	mov	r6, r0
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d1e0      	bne.n	8005d74 <__ssputs_r+0x5c>
 8005db2:	6921      	ldr	r1, [r4, #16]
 8005db4:	4650      	mov	r0, sl
 8005db6:	f7ff feb7 	bl	8005b28 <_free_r>
 8005dba:	230c      	movs	r3, #12
 8005dbc:	f8ca 3000 	str.w	r3, [sl]
 8005dc0:	89a3      	ldrh	r3, [r4, #12]
 8005dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dc6:	81a3      	strh	r3, [r4, #12]
 8005dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dcc:	e7e9      	b.n	8005da2 <__ssputs_r+0x8a>
	...

08005dd0 <_svfiprintf_r>:
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	4698      	mov	r8, r3
 8005dd6:	898b      	ldrh	r3, [r1, #12]
 8005dd8:	061b      	lsls	r3, r3, #24
 8005dda:	b09d      	sub	sp, #116	@ 0x74
 8005ddc:	4607      	mov	r7, r0
 8005dde:	460d      	mov	r5, r1
 8005de0:	4614      	mov	r4, r2
 8005de2:	d510      	bpl.n	8005e06 <_svfiprintf_r+0x36>
 8005de4:	690b      	ldr	r3, [r1, #16]
 8005de6:	b973      	cbnz	r3, 8005e06 <_svfiprintf_r+0x36>
 8005de8:	2140      	movs	r1, #64	@ 0x40
 8005dea:	f7ff ff09 	bl	8005c00 <_malloc_r>
 8005dee:	6028      	str	r0, [r5, #0]
 8005df0:	6128      	str	r0, [r5, #16]
 8005df2:	b930      	cbnz	r0, 8005e02 <_svfiprintf_r+0x32>
 8005df4:	230c      	movs	r3, #12
 8005df6:	603b      	str	r3, [r7, #0]
 8005df8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfc:	b01d      	add	sp, #116	@ 0x74
 8005dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e02:	2340      	movs	r3, #64	@ 0x40
 8005e04:	616b      	str	r3, [r5, #20]
 8005e06:	2300      	movs	r3, #0
 8005e08:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e0a:	2320      	movs	r3, #32
 8005e0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e10:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e14:	2330      	movs	r3, #48	@ 0x30
 8005e16:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005fb4 <_svfiprintf_r+0x1e4>
 8005e1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e1e:	f04f 0901 	mov.w	r9, #1
 8005e22:	4623      	mov	r3, r4
 8005e24:	469a      	mov	sl, r3
 8005e26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e2a:	b10a      	cbz	r2, 8005e30 <_svfiprintf_r+0x60>
 8005e2c:	2a25      	cmp	r2, #37	@ 0x25
 8005e2e:	d1f9      	bne.n	8005e24 <_svfiprintf_r+0x54>
 8005e30:	ebba 0b04 	subs.w	fp, sl, r4
 8005e34:	d00b      	beq.n	8005e4e <_svfiprintf_r+0x7e>
 8005e36:	465b      	mov	r3, fp
 8005e38:	4622      	mov	r2, r4
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	4638      	mov	r0, r7
 8005e3e:	f7ff ff6b 	bl	8005d18 <__ssputs_r>
 8005e42:	3001      	adds	r0, #1
 8005e44:	f000 80a7 	beq.w	8005f96 <_svfiprintf_r+0x1c6>
 8005e48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e4a:	445a      	add	r2, fp
 8005e4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e4e:	f89a 3000 	ldrb.w	r3, [sl]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 809f 	beq.w	8005f96 <_svfiprintf_r+0x1c6>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e62:	f10a 0a01 	add.w	sl, sl, #1
 8005e66:	9304      	str	r3, [sp, #16]
 8005e68:	9307      	str	r3, [sp, #28]
 8005e6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e70:	4654      	mov	r4, sl
 8005e72:	2205      	movs	r2, #5
 8005e74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e78:	484e      	ldr	r0, [pc, #312]	@ (8005fb4 <_svfiprintf_r+0x1e4>)
 8005e7a:	f7fa f9c9 	bl	8000210 <memchr>
 8005e7e:	9a04      	ldr	r2, [sp, #16]
 8005e80:	b9d8      	cbnz	r0, 8005eba <_svfiprintf_r+0xea>
 8005e82:	06d0      	lsls	r0, r2, #27
 8005e84:	bf44      	itt	mi
 8005e86:	2320      	movmi	r3, #32
 8005e88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e8c:	0711      	lsls	r1, r2, #28
 8005e8e:	bf44      	itt	mi
 8005e90:	232b      	movmi	r3, #43	@ 0x2b
 8005e92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e96:	f89a 3000 	ldrb.w	r3, [sl]
 8005e9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e9c:	d015      	beq.n	8005eca <_svfiprintf_r+0xfa>
 8005e9e:	9a07      	ldr	r2, [sp, #28]
 8005ea0:	4654      	mov	r4, sl
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	f04f 0c0a 	mov.w	ip, #10
 8005ea8:	4621      	mov	r1, r4
 8005eaa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005eae:	3b30      	subs	r3, #48	@ 0x30
 8005eb0:	2b09      	cmp	r3, #9
 8005eb2:	d94b      	bls.n	8005f4c <_svfiprintf_r+0x17c>
 8005eb4:	b1b0      	cbz	r0, 8005ee4 <_svfiprintf_r+0x114>
 8005eb6:	9207      	str	r2, [sp, #28]
 8005eb8:	e014      	b.n	8005ee4 <_svfiprintf_r+0x114>
 8005eba:	eba0 0308 	sub.w	r3, r0, r8
 8005ebe:	fa09 f303 	lsl.w	r3, r9, r3
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	9304      	str	r3, [sp, #16]
 8005ec6:	46a2      	mov	sl, r4
 8005ec8:	e7d2      	b.n	8005e70 <_svfiprintf_r+0xa0>
 8005eca:	9b03      	ldr	r3, [sp, #12]
 8005ecc:	1d19      	adds	r1, r3, #4
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	9103      	str	r1, [sp, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	bfbb      	ittet	lt
 8005ed6:	425b      	neglt	r3, r3
 8005ed8:	f042 0202 	orrlt.w	r2, r2, #2
 8005edc:	9307      	strge	r3, [sp, #28]
 8005ede:	9307      	strlt	r3, [sp, #28]
 8005ee0:	bfb8      	it	lt
 8005ee2:	9204      	strlt	r2, [sp, #16]
 8005ee4:	7823      	ldrb	r3, [r4, #0]
 8005ee6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ee8:	d10a      	bne.n	8005f00 <_svfiprintf_r+0x130>
 8005eea:	7863      	ldrb	r3, [r4, #1]
 8005eec:	2b2a      	cmp	r3, #42	@ 0x2a
 8005eee:	d132      	bne.n	8005f56 <_svfiprintf_r+0x186>
 8005ef0:	9b03      	ldr	r3, [sp, #12]
 8005ef2:	1d1a      	adds	r2, r3, #4
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	9203      	str	r2, [sp, #12]
 8005ef8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005efc:	3402      	adds	r4, #2
 8005efe:	9305      	str	r3, [sp, #20]
 8005f00:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005fc4 <_svfiprintf_r+0x1f4>
 8005f04:	7821      	ldrb	r1, [r4, #0]
 8005f06:	2203      	movs	r2, #3
 8005f08:	4650      	mov	r0, sl
 8005f0a:	f7fa f981 	bl	8000210 <memchr>
 8005f0e:	b138      	cbz	r0, 8005f20 <_svfiprintf_r+0x150>
 8005f10:	9b04      	ldr	r3, [sp, #16]
 8005f12:	eba0 000a 	sub.w	r0, r0, sl
 8005f16:	2240      	movs	r2, #64	@ 0x40
 8005f18:	4082      	lsls	r2, r0
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	3401      	adds	r4, #1
 8005f1e:	9304      	str	r3, [sp, #16]
 8005f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f24:	4824      	ldr	r0, [pc, #144]	@ (8005fb8 <_svfiprintf_r+0x1e8>)
 8005f26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f2a:	2206      	movs	r2, #6
 8005f2c:	f7fa f970 	bl	8000210 <memchr>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d036      	beq.n	8005fa2 <_svfiprintf_r+0x1d2>
 8005f34:	4b21      	ldr	r3, [pc, #132]	@ (8005fbc <_svfiprintf_r+0x1ec>)
 8005f36:	bb1b      	cbnz	r3, 8005f80 <_svfiprintf_r+0x1b0>
 8005f38:	9b03      	ldr	r3, [sp, #12]
 8005f3a:	3307      	adds	r3, #7
 8005f3c:	f023 0307 	bic.w	r3, r3, #7
 8005f40:	3308      	adds	r3, #8
 8005f42:	9303      	str	r3, [sp, #12]
 8005f44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f46:	4433      	add	r3, r6
 8005f48:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f4a:	e76a      	b.n	8005e22 <_svfiprintf_r+0x52>
 8005f4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f50:	460c      	mov	r4, r1
 8005f52:	2001      	movs	r0, #1
 8005f54:	e7a8      	b.n	8005ea8 <_svfiprintf_r+0xd8>
 8005f56:	2300      	movs	r3, #0
 8005f58:	3401      	adds	r4, #1
 8005f5a:	9305      	str	r3, [sp, #20]
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	f04f 0c0a 	mov.w	ip, #10
 8005f62:	4620      	mov	r0, r4
 8005f64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f68:	3a30      	subs	r2, #48	@ 0x30
 8005f6a:	2a09      	cmp	r2, #9
 8005f6c:	d903      	bls.n	8005f76 <_svfiprintf_r+0x1a6>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d0c6      	beq.n	8005f00 <_svfiprintf_r+0x130>
 8005f72:	9105      	str	r1, [sp, #20]
 8005f74:	e7c4      	b.n	8005f00 <_svfiprintf_r+0x130>
 8005f76:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e7f0      	b.n	8005f62 <_svfiprintf_r+0x192>
 8005f80:	ab03      	add	r3, sp, #12
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	462a      	mov	r2, r5
 8005f86:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc0 <_svfiprintf_r+0x1f0>)
 8005f88:	a904      	add	r1, sp, #16
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	f3af 8000 	nop.w
 8005f90:	1c42      	adds	r2, r0, #1
 8005f92:	4606      	mov	r6, r0
 8005f94:	d1d6      	bne.n	8005f44 <_svfiprintf_r+0x174>
 8005f96:	89ab      	ldrh	r3, [r5, #12]
 8005f98:	065b      	lsls	r3, r3, #25
 8005f9a:	f53f af2d 	bmi.w	8005df8 <_svfiprintf_r+0x28>
 8005f9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fa0:	e72c      	b.n	8005dfc <_svfiprintf_r+0x2c>
 8005fa2:	ab03      	add	r3, sp, #12
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	462a      	mov	r2, r5
 8005fa8:	4b05      	ldr	r3, [pc, #20]	@ (8005fc0 <_svfiprintf_r+0x1f0>)
 8005faa:	a904      	add	r1, sp, #16
 8005fac:	4638      	mov	r0, r7
 8005fae:	f000 f879 	bl	80060a4 <_printf_i>
 8005fb2:	e7ed      	b.n	8005f90 <_svfiprintf_r+0x1c0>
 8005fb4:	0800646c 	.word	0x0800646c
 8005fb8:	08006476 	.word	0x08006476
 8005fbc:	00000000 	.word	0x00000000
 8005fc0:	08005d19 	.word	0x08005d19
 8005fc4:	08006472 	.word	0x08006472

08005fc8 <_printf_common>:
 8005fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fcc:	4616      	mov	r6, r2
 8005fce:	4698      	mov	r8, r3
 8005fd0:	688a      	ldr	r2, [r1, #8]
 8005fd2:	690b      	ldr	r3, [r1, #16]
 8005fd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	bfb8      	it	lt
 8005fdc:	4613      	movlt	r3, r2
 8005fde:	6033      	str	r3, [r6, #0]
 8005fe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fe4:	4607      	mov	r7, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	b10a      	cbz	r2, 8005fee <_printf_common+0x26>
 8005fea:	3301      	adds	r3, #1
 8005fec:	6033      	str	r3, [r6, #0]
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	0699      	lsls	r1, r3, #26
 8005ff2:	bf42      	ittt	mi
 8005ff4:	6833      	ldrmi	r3, [r6, #0]
 8005ff6:	3302      	addmi	r3, #2
 8005ff8:	6033      	strmi	r3, [r6, #0]
 8005ffa:	6825      	ldr	r5, [r4, #0]
 8005ffc:	f015 0506 	ands.w	r5, r5, #6
 8006000:	d106      	bne.n	8006010 <_printf_common+0x48>
 8006002:	f104 0a19 	add.w	sl, r4, #25
 8006006:	68e3      	ldr	r3, [r4, #12]
 8006008:	6832      	ldr	r2, [r6, #0]
 800600a:	1a9b      	subs	r3, r3, r2
 800600c:	42ab      	cmp	r3, r5
 800600e:	dc26      	bgt.n	800605e <_printf_common+0x96>
 8006010:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	3b00      	subs	r3, #0
 8006018:	bf18      	it	ne
 800601a:	2301      	movne	r3, #1
 800601c:	0692      	lsls	r2, r2, #26
 800601e:	d42b      	bmi.n	8006078 <_printf_common+0xb0>
 8006020:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006024:	4641      	mov	r1, r8
 8006026:	4638      	mov	r0, r7
 8006028:	47c8      	blx	r9
 800602a:	3001      	adds	r0, #1
 800602c:	d01e      	beq.n	800606c <_printf_common+0xa4>
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	6922      	ldr	r2, [r4, #16]
 8006032:	f003 0306 	and.w	r3, r3, #6
 8006036:	2b04      	cmp	r3, #4
 8006038:	bf02      	ittt	eq
 800603a:	68e5      	ldreq	r5, [r4, #12]
 800603c:	6833      	ldreq	r3, [r6, #0]
 800603e:	1aed      	subeq	r5, r5, r3
 8006040:	68a3      	ldr	r3, [r4, #8]
 8006042:	bf0c      	ite	eq
 8006044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006048:	2500      	movne	r5, #0
 800604a:	4293      	cmp	r3, r2
 800604c:	bfc4      	itt	gt
 800604e:	1a9b      	subgt	r3, r3, r2
 8006050:	18ed      	addgt	r5, r5, r3
 8006052:	2600      	movs	r6, #0
 8006054:	341a      	adds	r4, #26
 8006056:	42b5      	cmp	r5, r6
 8006058:	d11a      	bne.n	8006090 <_printf_common+0xc8>
 800605a:	2000      	movs	r0, #0
 800605c:	e008      	b.n	8006070 <_printf_common+0xa8>
 800605e:	2301      	movs	r3, #1
 8006060:	4652      	mov	r2, sl
 8006062:	4641      	mov	r1, r8
 8006064:	4638      	mov	r0, r7
 8006066:	47c8      	blx	r9
 8006068:	3001      	adds	r0, #1
 800606a:	d103      	bne.n	8006074 <_printf_common+0xac>
 800606c:	f04f 30ff 	mov.w	r0, #4294967295
 8006070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006074:	3501      	adds	r5, #1
 8006076:	e7c6      	b.n	8006006 <_printf_common+0x3e>
 8006078:	18e1      	adds	r1, r4, r3
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	2030      	movs	r0, #48	@ 0x30
 800607e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006082:	4422      	add	r2, r4
 8006084:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006088:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800608c:	3302      	adds	r3, #2
 800608e:	e7c7      	b.n	8006020 <_printf_common+0x58>
 8006090:	2301      	movs	r3, #1
 8006092:	4622      	mov	r2, r4
 8006094:	4641      	mov	r1, r8
 8006096:	4638      	mov	r0, r7
 8006098:	47c8      	blx	r9
 800609a:	3001      	adds	r0, #1
 800609c:	d0e6      	beq.n	800606c <_printf_common+0xa4>
 800609e:	3601      	adds	r6, #1
 80060a0:	e7d9      	b.n	8006056 <_printf_common+0x8e>
	...

080060a4 <_printf_i>:
 80060a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060a8:	7e0f      	ldrb	r7, [r1, #24]
 80060aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80060ac:	2f78      	cmp	r7, #120	@ 0x78
 80060ae:	4691      	mov	r9, r2
 80060b0:	4680      	mov	r8, r0
 80060b2:	460c      	mov	r4, r1
 80060b4:	469a      	mov	sl, r3
 80060b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80060ba:	d807      	bhi.n	80060cc <_printf_i+0x28>
 80060bc:	2f62      	cmp	r7, #98	@ 0x62
 80060be:	d80a      	bhi.n	80060d6 <_printf_i+0x32>
 80060c0:	2f00      	cmp	r7, #0
 80060c2:	f000 80d1 	beq.w	8006268 <_printf_i+0x1c4>
 80060c6:	2f58      	cmp	r7, #88	@ 0x58
 80060c8:	f000 80b8 	beq.w	800623c <_printf_i+0x198>
 80060cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060d4:	e03a      	b.n	800614c <_printf_i+0xa8>
 80060d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060da:	2b15      	cmp	r3, #21
 80060dc:	d8f6      	bhi.n	80060cc <_printf_i+0x28>
 80060de:	a101      	add	r1, pc, #4	@ (adr r1, 80060e4 <_printf_i+0x40>)
 80060e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060e4:	0800613d 	.word	0x0800613d
 80060e8:	08006151 	.word	0x08006151
 80060ec:	080060cd 	.word	0x080060cd
 80060f0:	080060cd 	.word	0x080060cd
 80060f4:	080060cd 	.word	0x080060cd
 80060f8:	080060cd 	.word	0x080060cd
 80060fc:	08006151 	.word	0x08006151
 8006100:	080060cd 	.word	0x080060cd
 8006104:	080060cd 	.word	0x080060cd
 8006108:	080060cd 	.word	0x080060cd
 800610c:	080060cd 	.word	0x080060cd
 8006110:	0800624f 	.word	0x0800624f
 8006114:	0800617b 	.word	0x0800617b
 8006118:	08006209 	.word	0x08006209
 800611c:	080060cd 	.word	0x080060cd
 8006120:	080060cd 	.word	0x080060cd
 8006124:	08006271 	.word	0x08006271
 8006128:	080060cd 	.word	0x080060cd
 800612c:	0800617b 	.word	0x0800617b
 8006130:	080060cd 	.word	0x080060cd
 8006134:	080060cd 	.word	0x080060cd
 8006138:	08006211 	.word	0x08006211
 800613c:	6833      	ldr	r3, [r6, #0]
 800613e:	1d1a      	adds	r2, r3, #4
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6032      	str	r2, [r6, #0]
 8006144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006148:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800614c:	2301      	movs	r3, #1
 800614e:	e09c      	b.n	800628a <_printf_i+0x1e6>
 8006150:	6833      	ldr	r3, [r6, #0]
 8006152:	6820      	ldr	r0, [r4, #0]
 8006154:	1d19      	adds	r1, r3, #4
 8006156:	6031      	str	r1, [r6, #0]
 8006158:	0606      	lsls	r6, r0, #24
 800615a:	d501      	bpl.n	8006160 <_printf_i+0xbc>
 800615c:	681d      	ldr	r5, [r3, #0]
 800615e:	e003      	b.n	8006168 <_printf_i+0xc4>
 8006160:	0645      	lsls	r5, r0, #25
 8006162:	d5fb      	bpl.n	800615c <_printf_i+0xb8>
 8006164:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006168:	2d00      	cmp	r5, #0
 800616a:	da03      	bge.n	8006174 <_printf_i+0xd0>
 800616c:	232d      	movs	r3, #45	@ 0x2d
 800616e:	426d      	negs	r5, r5
 8006170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006174:	4858      	ldr	r0, [pc, #352]	@ (80062d8 <_printf_i+0x234>)
 8006176:	230a      	movs	r3, #10
 8006178:	e011      	b.n	800619e <_printf_i+0xfa>
 800617a:	6821      	ldr	r1, [r4, #0]
 800617c:	6833      	ldr	r3, [r6, #0]
 800617e:	0608      	lsls	r0, r1, #24
 8006180:	f853 5b04 	ldr.w	r5, [r3], #4
 8006184:	d402      	bmi.n	800618c <_printf_i+0xe8>
 8006186:	0649      	lsls	r1, r1, #25
 8006188:	bf48      	it	mi
 800618a:	b2ad      	uxthmi	r5, r5
 800618c:	2f6f      	cmp	r7, #111	@ 0x6f
 800618e:	4852      	ldr	r0, [pc, #328]	@ (80062d8 <_printf_i+0x234>)
 8006190:	6033      	str	r3, [r6, #0]
 8006192:	bf14      	ite	ne
 8006194:	230a      	movne	r3, #10
 8006196:	2308      	moveq	r3, #8
 8006198:	2100      	movs	r1, #0
 800619a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800619e:	6866      	ldr	r6, [r4, #4]
 80061a0:	60a6      	str	r6, [r4, #8]
 80061a2:	2e00      	cmp	r6, #0
 80061a4:	db05      	blt.n	80061b2 <_printf_i+0x10e>
 80061a6:	6821      	ldr	r1, [r4, #0]
 80061a8:	432e      	orrs	r6, r5
 80061aa:	f021 0104 	bic.w	r1, r1, #4
 80061ae:	6021      	str	r1, [r4, #0]
 80061b0:	d04b      	beq.n	800624a <_printf_i+0x1a6>
 80061b2:	4616      	mov	r6, r2
 80061b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80061b8:	fb03 5711 	mls	r7, r3, r1, r5
 80061bc:	5dc7      	ldrb	r7, [r0, r7]
 80061be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061c2:	462f      	mov	r7, r5
 80061c4:	42bb      	cmp	r3, r7
 80061c6:	460d      	mov	r5, r1
 80061c8:	d9f4      	bls.n	80061b4 <_printf_i+0x110>
 80061ca:	2b08      	cmp	r3, #8
 80061cc:	d10b      	bne.n	80061e6 <_printf_i+0x142>
 80061ce:	6823      	ldr	r3, [r4, #0]
 80061d0:	07df      	lsls	r7, r3, #31
 80061d2:	d508      	bpl.n	80061e6 <_printf_i+0x142>
 80061d4:	6923      	ldr	r3, [r4, #16]
 80061d6:	6861      	ldr	r1, [r4, #4]
 80061d8:	4299      	cmp	r1, r3
 80061da:	bfde      	ittt	le
 80061dc:	2330      	movle	r3, #48	@ 0x30
 80061de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061e6:	1b92      	subs	r2, r2, r6
 80061e8:	6122      	str	r2, [r4, #16]
 80061ea:	f8cd a000 	str.w	sl, [sp]
 80061ee:	464b      	mov	r3, r9
 80061f0:	aa03      	add	r2, sp, #12
 80061f2:	4621      	mov	r1, r4
 80061f4:	4640      	mov	r0, r8
 80061f6:	f7ff fee7 	bl	8005fc8 <_printf_common>
 80061fa:	3001      	adds	r0, #1
 80061fc:	d14a      	bne.n	8006294 <_printf_i+0x1f0>
 80061fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006202:	b004      	add	sp, #16
 8006204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	f043 0320 	orr.w	r3, r3, #32
 800620e:	6023      	str	r3, [r4, #0]
 8006210:	4832      	ldr	r0, [pc, #200]	@ (80062dc <_printf_i+0x238>)
 8006212:	2778      	movs	r7, #120	@ 0x78
 8006214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	6831      	ldr	r1, [r6, #0]
 800621c:	061f      	lsls	r7, r3, #24
 800621e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006222:	d402      	bmi.n	800622a <_printf_i+0x186>
 8006224:	065f      	lsls	r7, r3, #25
 8006226:	bf48      	it	mi
 8006228:	b2ad      	uxthmi	r5, r5
 800622a:	6031      	str	r1, [r6, #0]
 800622c:	07d9      	lsls	r1, r3, #31
 800622e:	bf44      	itt	mi
 8006230:	f043 0320 	orrmi.w	r3, r3, #32
 8006234:	6023      	strmi	r3, [r4, #0]
 8006236:	b11d      	cbz	r5, 8006240 <_printf_i+0x19c>
 8006238:	2310      	movs	r3, #16
 800623a:	e7ad      	b.n	8006198 <_printf_i+0xf4>
 800623c:	4826      	ldr	r0, [pc, #152]	@ (80062d8 <_printf_i+0x234>)
 800623e:	e7e9      	b.n	8006214 <_printf_i+0x170>
 8006240:	6823      	ldr	r3, [r4, #0]
 8006242:	f023 0320 	bic.w	r3, r3, #32
 8006246:	6023      	str	r3, [r4, #0]
 8006248:	e7f6      	b.n	8006238 <_printf_i+0x194>
 800624a:	4616      	mov	r6, r2
 800624c:	e7bd      	b.n	80061ca <_printf_i+0x126>
 800624e:	6833      	ldr	r3, [r6, #0]
 8006250:	6825      	ldr	r5, [r4, #0]
 8006252:	6961      	ldr	r1, [r4, #20]
 8006254:	1d18      	adds	r0, r3, #4
 8006256:	6030      	str	r0, [r6, #0]
 8006258:	062e      	lsls	r6, r5, #24
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	d501      	bpl.n	8006262 <_printf_i+0x1be>
 800625e:	6019      	str	r1, [r3, #0]
 8006260:	e002      	b.n	8006268 <_printf_i+0x1c4>
 8006262:	0668      	lsls	r0, r5, #25
 8006264:	d5fb      	bpl.n	800625e <_printf_i+0x1ba>
 8006266:	8019      	strh	r1, [r3, #0]
 8006268:	2300      	movs	r3, #0
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	4616      	mov	r6, r2
 800626e:	e7bc      	b.n	80061ea <_printf_i+0x146>
 8006270:	6833      	ldr	r3, [r6, #0]
 8006272:	1d1a      	adds	r2, r3, #4
 8006274:	6032      	str	r2, [r6, #0]
 8006276:	681e      	ldr	r6, [r3, #0]
 8006278:	6862      	ldr	r2, [r4, #4]
 800627a:	2100      	movs	r1, #0
 800627c:	4630      	mov	r0, r6
 800627e:	f7f9 ffc7 	bl	8000210 <memchr>
 8006282:	b108      	cbz	r0, 8006288 <_printf_i+0x1e4>
 8006284:	1b80      	subs	r0, r0, r6
 8006286:	6060      	str	r0, [r4, #4]
 8006288:	6863      	ldr	r3, [r4, #4]
 800628a:	6123      	str	r3, [r4, #16]
 800628c:	2300      	movs	r3, #0
 800628e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006292:	e7aa      	b.n	80061ea <_printf_i+0x146>
 8006294:	6923      	ldr	r3, [r4, #16]
 8006296:	4632      	mov	r2, r6
 8006298:	4649      	mov	r1, r9
 800629a:	4640      	mov	r0, r8
 800629c:	47d0      	blx	sl
 800629e:	3001      	adds	r0, #1
 80062a0:	d0ad      	beq.n	80061fe <_printf_i+0x15a>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	079b      	lsls	r3, r3, #30
 80062a6:	d413      	bmi.n	80062d0 <_printf_i+0x22c>
 80062a8:	68e0      	ldr	r0, [r4, #12]
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	4298      	cmp	r0, r3
 80062ae:	bfb8      	it	lt
 80062b0:	4618      	movlt	r0, r3
 80062b2:	e7a6      	b.n	8006202 <_printf_i+0x15e>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4632      	mov	r2, r6
 80062b8:	4649      	mov	r1, r9
 80062ba:	4640      	mov	r0, r8
 80062bc:	47d0      	blx	sl
 80062be:	3001      	adds	r0, #1
 80062c0:	d09d      	beq.n	80061fe <_printf_i+0x15a>
 80062c2:	3501      	adds	r5, #1
 80062c4:	68e3      	ldr	r3, [r4, #12]
 80062c6:	9903      	ldr	r1, [sp, #12]
 80062c8:	1a5b      	subs	r3, r3, r1
 80062ca:	42ab      	cmp	r3, r5
 80062cc:	dcf2      	bgt.n	80062b4 <_printf_i+0x210>
 80062ce:	e7eb      	b.n	80062a8 <_printf_i+0x204>
 80062d0:	2500      	movs	r5, #0
 80062d2:	f104 0619 	add.w	r6, r4, #25
 80062d6:	e7f5      	b.n	80062c4 <_printf_i+0x220>
 80062d8:	0800647d 	.word	0x0800647d
 80062dc:	0800648e 	.word	0x0800648e

080062e0 <memmove>:
 80062e0:	4288      	cmp	r0, r1
 80062e2:	b510      	push	{r4, lr}
 80062e4:	eb01 0402 	add.w	r4, r1, r2
 80062e8:	d902      	bls.n	80062f0 <memmove+0x10>
 80062ea:	4284      	cmp	r4, r0
 80062ec:	4623      	mov	r3, r4
 80062ee:	d807      	bhi.n	8006300 <memmove+0x20>
 80062f0:	1e43      	subs	r3, r0, #1
 80062f2:	42a1      	cmp	r1, r4
 80062f4:	d008      	beq.n	8006308 <memmove+0x28>
 80062f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062fe:	e7f8      	b.n	80062f2 <memmove+0x12>
 8006300:	4402      	add	r2, r0
 8006302:	4601      	mov	r1, r0
 8006304:	428a      	cmp	r2, r1
 8006306:	d100      	bne.n	800630a <memmove+0x2a>
 8006308:	bd10      	pop	{r4, pc}
 800630a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800630e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006312:	e7f7      	b.n	8006304 <memmove+0x24>

08006314 <_sbrk_r>:
 8006314:	b538      	push	{r3, r4, r5, lr}
 8006316:	4d06      	ldr	r5, [pc, #24]	@ (8006330 <_sbrk_r+0x1c>)
 8006318:	2300      	movs	r3, #0
 800631a:	4604      	mov	r4, r0
 800631c:	4608      	mov	r0, r1
 800631e:	602b      	str	r3, [r5, #0]
 8006320:	f7fa fe12 	bl	8000f48 <_sbrk>
 8006324:	1c43      	adds	r3, r0, #1
 8006326:	d102      	bne.n	800632e <_sbrk_r+0x1a>
 8006328:	682b      	ldr	r3, [r5, #0]
 800632a:	b103      	cbz	r3, 800632e <_sbrk_r+0x1a>
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	bd38      	pop	{r3, r4, r5, pc}
 8006330:	2004086c 	.word	0x2004086c

08006334 <memcpy>:
 8006334:	440a      	add	r2, r1
 8006336:	4291      	cmp	r1, r2
 8006338:	f100 33ff 	add.w	r3, r0, #4294967295
 800633c:	d100      	bne.n	8006340 <memcpy+0xc>
 800633e:	4770      	bx	lr
 8006340:	b510      	push	{r4, lr}
 8006342:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006346:	f803 4f01 	strb.w	r4, [r3, #1]!
 800634a:	4291      	cmp	r1, r2
 800634c:	d1f9      	bne.n	8006342 <memcpy+0xe>
 800634e:	bd10      	pop	{r4, pc}

08006350 <_realloc_r>:
 8006350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006354:	4607      	mov	r7, r0
 8006356:	4614      	mov	r4, r2
 8006358:	460d      	mov	r5, r1
 800635a:	b921      	cbnz	r1, 8006366 <_realloc_r+0x16>
 800635c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006360:	4611      	mov	r1, r2
 8006362:	f7ff bc4d 	b.w	8005c00 <_malloc_r>
 8006366:	b92a      	cbnz	r2, 8006374 <_realloc_r+0x24>
 8006368:	f7ff fbde 	bl	8005b28 <_free_r>
 800636c:	4625      	mov	r5, r4
 800636e:	4628      	mov	r0, r5
 8006370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006374:	f000 f81a 	bl	80063ac <_malloc_usable_size_r>
 8006378:	4284      	cmp	r4, r0
 800637a:	4606      	mov	r6, r0
 800637c:	d802      	bhi.n	8006384 <_realloc_r+0x34>
 800637e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006382:	d8f4      	bhi.n	800636e <_realloc_r+0x1e>
 8006384:	4621      	mov	r1, r4
 8006386:	4638      	mov	r0, r7
 8006388:	f7ff fc3a 	bl	8005c00 <_malloc_r>
 800638c:	4680      	mov	r8, r0
 800638e:	b908      	cbnz	r0, 8006394 <_realloc_r+0x44>
 8006390:	4645      	mov	r5, r8
 8006392:	e7ec      	b.n	800636e <_realloc_r+0x1e>
 8006394:	42b4      	cmp	r4, r6
 8006396:	4622      	mov	r2, r4
 8006398:	4629      	mov	r1, r5
 800639a:	bf28      	it	cs
 800639c:	4632      	movcs	r2, r6
 800639e:	f7ff ffc9 	bl	8006334 <memcpy>
 80063a2:	4629      	mov	r1, r5
 80063a4:	4638      	mov	r0, r7
 80063a6:	f7ff fbbf 	bl	8005b28 <_free_r>
 80063aa:	e7f1      	b.n	8006390 <_realloc_r+0x40>

080063ac <_malloc_usable_size_r>:
 80063ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063b0:	1f18      	subs	r0, r3, #4
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	bfbc      	itt	lt
 80063b6:	580b      	ldrlt	r3, [r1, r0]
 80063b8:	18c0      	addlt	r0, r0, r3
 80063ba:	4770      	bx	lr

080063bc <_init>:
 80063bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063be:	bf00      	nop
 80063c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063c2:	bc08      	pop	{r3}
 80063c4:	469e      	mov	lr, r3
 80063c6:	4770      	bx	lr

080063c8 <_fini>:
 80063c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ca:	bf00      	nop
 80063cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ce:	bc08      	pop	{r3}
 80063d0:	469e      	mov	lr, r3
 80063d2:	4770      	bx	lr
