digraph FullAdder_2_Bit {
"A" [shape=oval];
"B" [shape=oval];
"CarryIn" [shape=oval];
"NOT_A" [shape=oval];
"NOT_B" [shape=oval];
"NOT_CarryIn" [shape=oval];
"ANDOutput_0" [shape=oval];
"ANDOutput_1" [shape=oval];
"ANDOutput_2" [shape=oval];
"ANDOutput_3" [shape=oval];
"ANDOutput_4" [shape=oval];
"ANDOutput_5" [shape=oval];
"ANDOutput_6" [shape=oval];
"SUM" [shape=oval];
"CarryOut" [shape=oval];
"Invert_A" [shape=box];
"ANDGate_2" [shape=box];
"ANDGate_3" [shape=box];
"ANDGate_4" [shape=box];
"ANDGate_6" [shape=box];
"Invert_B" [shape=box];
"ANDGate_1" [shape=box];
"ANDGate_5" [shape=box];
"Invert_CarryIn" [shape=box];
"ANDGate_0" [shape=box];
"ORGate_0" [shape=box];
"ORGate_1" [shape=box];
"MultiplexerSimulator" [shape=box];
"A" -> "Invert_A";
"A" -> "ANDGate_2";
"A" -> "ANDGate_3";
"A" -> "ANDGate_4";
"A" -> "ANDGate_6";
"B" -> "Invert_B";
"B" -> "ANDGate_1";
"B" -> "ANDGate_3";
"B" -> "ANDGate_5";
"B" -> "ANDGate_6";
"CarryIn" -> "Invert_CarryIn";
"CarryIn" -> "ANDGate_0";
"CarryIn" -> "ANDGate_3";
"CarryIn" -> "ANDGate_4";
"CarryIn" -> "ANDGate_5";
"NOT_A" -> "ANDGate_0";
"NOT_A" -> "ANDGate_1";
"NOT_B" -> "ANDGate_0";
"NOT_B" -> "ANDGate_2";
"NOT_CarryIn" -> "ANDGate_1";
"NOT_CarryIn" -> "ANDGate_2";
"ANDOutput_0" -> "ORGate_0";
"ANDOutput_1" -> "ORGate_0";
"ANDOutput_2" -> "ORGate_0";
"ANDOutput_3" -> "ORGate_0";
"ANDOutput_4" -> "ORGate_1";
"ANDOutput_5" -> "ORGate_1";
"ANDOutput_6" -> "ORGate_1";
"MultiplexerSimulator" -> "A";
"MultiplexerSimulator" -> "B";
"MultiplexerSimulator" -> "CarryIn";
"Invert_A" -> "NOT_A";
"Invert_B" -> "NOT_B";
"Invert_CarryIn" -> "NOT_CarryIn";
"ANDGate_0" -> "ANDOutput_0";
"ANDGate_1" -> "ANDOutput_1";
"ANDGate_2" -> "ANDOutput_2";
"ANDGate_3" -> "ANDOutput_3";
"ANDGate_4" -> "ANDOutput_4";
"ANDGate_5" -> "ANDOutput_5";
"ANDGate_6" -> "ANDOutput_6";
"ORGate_0" -> "SUM";
"ORGate_1" -> "CarryOut";
"CarryOut" -> "MultiplexerSimulator" [style=dotted];
"SUM" -> "MultiplexerSimulator" [style=dotted];
}
