INFO - 2025-07-04 12:05:04,384 - jasper.toolflow - Trying to generate AXI HDL from XML
INFO - 2025-07-04 12:05:04,384 - jasper.toolflow -   Input directory: ['/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_source']
INFO - 2025-07-04 12:05:04,384 - jasper.toolflow -   Output XML directory: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_xml_output
INFO - 2025-07-04 12:05:04,384 - jasper.toolflow -   Output directory: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output
INFO - 2025-07-04 12:05:04,384 - jasper.toolflow -   Slave library: xil_defaultlib
INFO - 2025-07-04 12:05:04,384 - jasper.toolflow -   Bus library: xil_defaultlib
INFO - 2025-07-04 12:05:04,451 - jasper.toolflow - instantiating user_ip
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Initializing second-layer dictionairies for: usermodule: test_spec_ip
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog -   Port "clk" is new
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "test_spec_acc_len_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog -   Port "test_spec_acc_len_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "test_spec_accum0_snap_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog -   Port "test_spec_accum0_snap_ss_bram_data_out" is new
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "test_spec_accum0_snap_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog -   Port "test_spec_accum0_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "test_spec_accum1_snap_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog -   Port "test_spec_accum1_snap_ss_bram_data_out" is new
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "test_spec_accum1_snap_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog -   Port "test_spec_accum1_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,451 - jasper.verilog - Attempting to add port "test_spec_accumdat_snap_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accumdat_snap_ss_bram_data_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accumdat_snap_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accumdat_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_adc_voltage_snap_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_adc_voltage_snap_ss_bram_data_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_adc_voltage_snap_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_adc_voltage_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_red_pitaya_adc_adc0_data_i_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_red_pitaya_adc_adc0_data_i_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_red_pitaya_adc_adc1_data_q_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_red_pitaya_adc_adc1_data_q_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_red_pitaya_adc_adc_data_val_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_red_pitaya_adc_adc_data_val_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_reg_cntrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_reg_cntrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_snap_gap_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_snap_gap_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_acc_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_acc_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum0_snap_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum0_snap_ss_bram_addr" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum0_snap_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum0_snap_ss_bram_data_in" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum0_snap_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum0_snap_ss_bram_we" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum0_snap_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum0_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum1_snap_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum1_snap_ss_bram_addr" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum1_snap_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum1_snap_ss_bram_data_in" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum1_snap_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum1_snap_ss_bram_we" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accum1_snap_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accum1_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accumdat_snap_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accumdat_snap_ss_bram_addr" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accumdat_snap_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accumdat_snap_ss_bram_data_in" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accumdat_snap_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accumdat_snap_ss_bram_we" is new
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog - Attempting to add port "test_spec_accumdat_snap_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,452 - jasper.verilog -   Port "test_spec_accumdat_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_adc_dv_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_adc_dv_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_adc_sample_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_adc_sample_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_adc_voltage_snap_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_adc_voltage_snap_ss_bram_addr" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_adc_voltage_snap_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_adc_voltage_snap_ss_bram_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_adc_voltage_snap_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_adc_voltage_snap_ss_bram_we" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_adc_voltage_snap_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_adc_voltage_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_fft_sync_inc0_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_fft_sync_inc0_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_fft_sync_inc1_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_fft_sync_inc1_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_red_pitaya_adc_adc_reset_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_red_pitaya_adc_adc_reset_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_sync_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_sync_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Attempting to add port "test_spec_trig_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Port "test_spec_trig_cnt_user_data_in" is new
INFO - 2025-07-04 12:05:04,453 - jasper.toolflow - Finalizing top-level design
INFO - 2025-07-04 12:05:04,453 - jasper.toolflow - regenerating top
DEBUG - 2025-07-04 12:05:04,453 - jasper.toolflow - Looking for a max_devices_per_arbiter spec
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog - Instantiating child ports for red_pitaya_bd_inst
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Adding instance port axil_clk as signal axil_clk to top
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Signal "axil_clk" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Adding instance port axil_rst as signal axil_rst to top
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Signal "axil_rst" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Adding instance port axil_rst_n as signal axil_rst_n to top
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Signal "axil_rst_n" is new
DEBUG - 2025-07-04 12:05:04,453 - jasper.verilog -   Adding instance port FIXED_IO_ddr_vrp to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "FIXED_IO_ddr_vrp" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "FIXED_IO_ddr_vrp" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port FIXED_IO_ddr_vrn to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "FIXED_IO_ddr_vrn" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "FIXED_IO_ddr_vrn" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_we_n to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_we_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_we_n" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_RAS_n to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_RAS_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_RAS_n" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_ODT to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_ODT" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_ODT" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_reset_n to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_reset_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_reset_n" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_DQS_p to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_DQS_p" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_DQS_p" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_DQS_n to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_DQS_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_DQS_n" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_DQ to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_DQ" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_DQ" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_DM to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_DM" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_DM" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_CS_n to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_CS_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_CS_n" is new
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Adding instance port DDR_CKE to top
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog - Attempting to add port "DDR_CKE" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,454 - jasper.verilog -   Port "DDR_CKE" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port DDR_Ck_p to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "DDR_Ck_p" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "DDR_Ck_p" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port DDR_Ck_n to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "DDR_Ck_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "DDR_Ck_n" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port DDR_CAS_n to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "DDR_CAS_n" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "DDR_CAS_n" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port DDR_ba to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "DDR_ba" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "DDR_ba" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port DDR_Addr to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "DDR_Addr" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "DDR_Addr" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port FIXED_IO_ps_porb to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "FIXED_IO_ps_porb" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "FIXED_IO_ps_porb" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port FIXED_IO_ps_srstb to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "FIXED_IO_ps_srstb" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "FIXED_IO_ps_srstb" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port FIXED_IO_ps_clk to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog - Attempting to add port "FIXED_IO_ps_clk" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Port "FIXED_IO_ps_clk" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Signal "M_AXI_araddr" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Signal "M_AXI_arprot" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_arready as signal M_AXI_arready to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Signal "M_AXI_arready" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Signal "M_AXI_arvalid" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Signal "M_AXI_awaddr" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Signal "M_AXI_awprot" is new
DEBUG - 2025-07-04 12:05:04,455 - jasper.verilog -   Adding instance port M_AXI_awready as signal M_AXI_awready to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_awready" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_awvalid" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_bready as signal M_AXI_bready to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_bready" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_bresp" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_bvalid" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_rdata" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_rready as signal M_AXI_rready to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_rready" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_rresp" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_rvalid" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_wdata" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_wready as signal M_AXI_wready to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_wready" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_wstrb" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "M_AXI_wvalid" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog - Instantiating child ports for red_pitaya_infr_inst
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port adc_clk_in to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog - Attempting to add port "ADC_CLK_IN_P" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Port "ADC_CLK_IN_P" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port dsp_rst as signal sys_rst to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "sys_rst" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port adc_clk_125 as signal adc_clk to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "adc_clk" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port adc_clk_p90 as signal adc_clk90 to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "adc_clk90" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port adc_clk_p180 as signal adc_clk180 to top
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Signal "adc_clk180" is new
DEBUG - 2025-07-04 12:05:04,456 - jasper.verilog -   Adding instance port adc_clk_p270 as signal adc_clk270 to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "adc_clk270" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port adc_rst as signal adc_rst to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "adc_rst" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port dac_clk_250 as signal dac_clk to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "dac_clk" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port dac_clk_250_p315 as signal dac_clk_p to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "dac_clk_p" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port dac_rst as signal dac_rst  to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "dac_rst" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Instantiating child ports for test_spec_red_pitaya_adc
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC_DATA_IN1 to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Attempting to add port "ADC_DATA_IN1" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Port "ADC_DATA_IN1" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC_DATA_IN2 to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Attempting to add port "ADC_DATA_IN2" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Port "ADC_DATA_IN2" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC_CLK_STB_OUT to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Attempting to add port "ADC_CLK_STB_OUT" (parent sig: False, parent port: False)
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Port "ADC_CLK_STB_OUT" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC_RST_IN as signal test_spec_red_pitaya_adc_adc_reset_in to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_red_pitaya_adc_adc_reset_in" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC_DATA_VAL_OUT as signal test_spec_red_pitaya_adc_adc_data_val_out to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_red_pitaya_adc_adc_data_val_out" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC0_DATA_I_OUT as signal test_spec_red_pitaya_adc_adc0_data_i_out to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_red_pitaya_adc_adc0_data_i_out" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port ADC1_DATA_Q_OUT as signal test_spec_red_pitaya_adc_adc1_data_q_out to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_red_pitaya_adc_adc1_data_q_out" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Instantiating child ports for test_spec_acc_cnt
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_acc_cnt_user_data_in to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_acc_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_acc_cnt_in to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "sw_reg_acc_cnt_in" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Instantiating child ports for test_spec_acc_len
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_acc_len_user_data_out to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_acc_len_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_acc_len_out to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "sw_reg_acc_len_out" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog - Instantiating child ports for test_spec_accum0_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_accum0_snap_ss_ctrl_user_data_out to top
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Signal "test_spec_accum0_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,457 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_accum0_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_accum0_snap_ss_ctrl_out" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_accum0_snap_ss_status
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_accum0_snap_ss_status_user_data_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_accum0_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_accum0_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_accum0_snap_ss_status_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_accum1_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_accum1_snap_ss_ctrl_user_data_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_accum1_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_accum1_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_accum1_snap_ss_ctrl_out" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_accum1_snap_ss_status
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_accum1_snap_ss_status_user_data_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_accum1_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_accum1_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_accum1_snap_ss_status_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_accumdat_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_accumdat_snap_ss_ctrl_user_data_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_accumdat_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_accumdat_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_accumdat_snap_ss_ctrl_out" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_accumdat_snap_ss_status
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_accumdat_snap_ss_status_user_data_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_accumdat_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_accumdat_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_accumdat_snap_ss_status_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_adc_dv
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_adc_dv_user_data_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_adc_dv_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_adc_dv_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_adc_dv_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_adc_sample_cnt
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_adc_sample_cnt_user_data_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_adc_sample_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_adc_sample_cnt_in to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_adc_sample_cnt_in" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog - Instantiating child ports for test_spec_adc_voltage_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_adc_voltage_snap_ss_ctrl_user_data_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "test_spec_adc_voltage_snap_ss_ctrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_adc_voltage_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,458 - jasper.verilog -   Signal "sw_reg_adc_voltage_snap_ss_ctrl_out" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_adc_voltage_snap_ss_status
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_adc_voltage_snap_ss_status_user_data_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_adc_voltage_snap_ss_status_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_adc_voltage_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_adc_voltage_snap_ss_status_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_fft_sync_inc0
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_fft_sync_inc0_user_data_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_fft_sync_inc0_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_fft_sync_inc0_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_fft_sync_inc0_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_fft_sync_inc1
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_fft_sync_inc1_user_data_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_fft_sync_inc1_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_fft_sync_inc1_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_fft_sync_inc1_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_reg_cntrl
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_reg_cntrl_user_data_out to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_reg_cntrl_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_reg_cntrl_out to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_reg_cntrl_out" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_snap_gap
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal test_spec_snap_gap_user_data_out to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_snap_gap_user_data_out" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal sw_reg_snap_gap_out to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_snap_gap_out" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_sync_cnt
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_sync_cnt_user_data_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_sync_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_sync_cnt_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_sync_cnt_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for test_spec_trig_cnt
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port IP_BUS as signal test_spec_trig_cnt_user_data_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "test_spec_trig_cnt_user_data_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port OP_BUS as signal sw_reg_trig_cnt_in to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sw_reg_trig_cnt_in" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog - Instantiating child ports for sys_block_counter_inst
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port user_clk as signal user_clk to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "user_clk" already exists
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port user_rst as signal user_rst to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "user_rst" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port we as signal sys_clkcounter_we to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sys_clkcounter_we" is new
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Adding instance port count_out as signal sys_clkcounter_cdc to top
DEBUG - 2025-07-04 12:05:04,459 - jasper.verilog -   Signal "sys_clkcounter_cdc" is new
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog - Instantiating child ports for sys_block_counter_cdc_inst
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port IP_BUS as signal sys_clkcounter_cdc to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "sys_clkcounter_cdc" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port OP_BUS as signal sys_clkcounter_in to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "sys_clkcounter_in" is new
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog - Instantiating child ports for axi4lite_interconnect
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_aclk as signal axil_clk to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum1_snap_ss_bram_accum1_snap_ss_bram_add as signal accum1_snap_ss_bram_accum1_snap_ss_bram_addr to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum1_snap_ss_bram_accum1_snap_ss_bram_addr" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum1_snap_ss_bram_accum1_snap_ss_bram_data_in as signal accum1_snap_ss_bram_accum1_snap_ss_bram_data_in to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum1_snap_ss_bram_accum1_snap_ss_bram_data_in" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum1_snap_ss_bram_accum1_snap_ss_bram_data_out as signal accum1_snap_ss_bram_accum1_snap_ss_bram_data_out to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum1_snap_ss_bram_accum1_snap_ss_bram_data_out" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum1_snap_ss_bram_accum1_snap_ss_bram_we as signal accum1_snap_ss_bram_accum1_snap_ss_bram_we to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum1_snap_ss_bram_accum1_snap_ss_bram_we" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accumdat_snap_ss_bram_accumdat_snap_ss_bram_add as signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_addr to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accumdat_snap_ss_bram_accumdat_snap_ss_bram_addr" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_in as signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_in to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_in" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_out as signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_out to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_out" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accumdat_snap_ss_bram_accumdat_snap_ss_bram_we as signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_we to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accumdat_snap_ss_bram_accumdat_snap_ss_bram_we" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_add as signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_addr to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_addr" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_in as signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_in to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_in" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_out as signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_out to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_out" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_we as signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_we to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_we" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum0_snap_ss_bram_accum0_snap_ss_bram_add as signal accum0_snap_ss_bram_accum0_snap_ss_bram_addr to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum0_snap_ss_bram_accum0_snap_ss_bram_addr" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum0_snap_ss_bram_accum0_snap_ss_bram_data_in as signal accum0_snap_ss_bram_accum0_snap_ss_bram_data_in to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum0_snap_ss_bram_accum0_snap_ss_bram_data_in" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum0_snap_ss_bram_accum0_snap_ss_bram_data_out as signal accum0_snap_ss_bram_accum0_snap_ss_bram_data_out to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum0_snap_ss_bram_accum0_snap_ss_bram_data_out" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_accum0_snap_ss_bram_accum0_snap_ss_bram_we as signal accum0_snap_ss_bram_accum0_snap_ss_bram_we to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "accum0_snap_ss_bram_accum0_snap_ss_bram_we" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_sw_reg_acc_cnt_in as signal sw_reg_acc_cnt_in to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "sw_reg_acc_cnt_in" already exists
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_sw_reg_acc_cnt_in_we as signal sw_reg_acc_cnt_in_we to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "sw_reg_acc_cnt_in_we" is new
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Adding instance port axi4lite_sw_reg_acc_len_out as signal sw_reg_acc_len_out to top
DEBUG - 2025-07-04 12:05:04,460 - jasper.verilog -   Signal "sw_reg_acc_len_out" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_acc_len_out_we as signal sw_reg_acc_len_out_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_acc_len_out_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum0_snap_ss_ctrl_out as signal sw_reg_accum0_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum0_snap_ss_ctrl_out" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum0_snap_ss_ctrl_out_we as signal sw_reg_accum0_snap_ss_ctrl_out_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum0_snap_ss_ctrl_out_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum0_snap_ss_status_in as signal sw_reg_accum0_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum0_snap_ss_status_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum0_snap_ss_status_in_we as signal sw_reg_accum0_snap_ss_status_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum0_snap_ss_status_in_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum1_snap_ss_ctrl_out as signal sw_reg_accum1_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum1_snap_ss_ctrl_out" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum1_snap_ss_ctrl_out_we as signal sw_reg_accum1_snap_ss_ctrl_out_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum1_snap_ss_ctrl_out_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum1_snap_ss_status_in as signal sw_reg_accum1_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum1_snap_ss_status_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accum1_snap_ss_status_in_we as signal sw_reg_accum1_snap_ss_status_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accum1_snap_ss_status_in_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accumdat_snap_ss_ctrl_out as signal sw_reg_accumdat_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accumdat_snap_ss_ctrl_out" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accumdat_snap_ss_ctrl_out_we as signal sw_reg_accumdat_snap_ss_ctrl_out_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accumdat_snap_ss_ctrl_out_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accumdat_snap_ss_status_in as signal sw_reg_accumdat_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accumdat_snap_ss_status_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_accumdat_snap_ss_status_in_we as signal sw_reg_accumdat_snap_ss_status_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_accumdat_snap_ss_status_in_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_dv_in as signal sw_reg_adc_dv_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_dv_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_dv_in_we as signal sw_reg_adc_dv_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_dv_in_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_sample_cnt_in as signal sw_reg_adc_sample_cnt_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_sample_cnt_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_sample_cnt_in_we as signal sw_reg_adc_sample_cnt_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_sample_cnt_in_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_voltage_snap_ss_ctrl_out as signal sw_reg_adc_voltage_snap_ss_ctrl_out to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_voltage_snap_ss_ctrl_out" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_voltage_snap_ss_ctrl_out_we as signal sw_reg_adc_voltage_snap_ss_ctrl_out_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_voltage_snap_ss_ctrl_out_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_voltage_snap_ss_status_in as signal sw_reg_adc_voltage_snap_ss_status_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_voltage_snap_ss_status_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_adc_voltage_snap_ss_status_in_we as signal sw_reg_adc_voltage_snap_ss_status_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_adc_voltage_snap_ss_status_in_we" is new
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_fft_sync_inc0_in as signal sw_reg_fft_sync_inc0_in to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_fft_sync_inc0_in" already exists
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Adding instance port axi4lite_sw_reg_fft_sync_inc0_in_we as signal sw_reg_fft_sync_inc0_in_we to top
DEBUG - 2025-07-04 12:05:04,461 - jasper.verilog -   Signal "sw_reg_fft_sync_inc0_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_fft_sync_inc1_in as signal sw_reg_fft_sync_inc1_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_fft_sync_inc1_in" already exists
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_fft_sync_inc1_in_we as signal sw_reg_fft_sync_inc1_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_fft_sync_inc1_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_reg_cntrl_out as signal sw_reg_reg_cntrl_out to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_reg_cntrl_out" already exists
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_reg_cntrl_out_we as signal sw_reg_reg_cntrl_out_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_reg_cntrl_out_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snap_gap_out as signal sw_reg_snap_gap_out to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_snap_gap_out" already exists
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_snap_gap_out_we as signal sw_reg_snap_gap_out_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_snap_gap_out_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_cnt_in as signal sw_reg_sync_cnt_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_sync_cnt_in" already exists
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_sync_cnt_in_we as signal sw_reg_sync_cnt_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_sync_cnt_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_trig_cnt_in as signal sw_reg_trig_cnt_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_trig_cnt_in" already exists
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sw_reg_trig_cnt_in_we as signal sw_reg_trig_cnt_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sw_reg_trig_cnt_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_board_id_in as signal sys_board_id_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_board_id_in" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_board_id_in_we as signal sys_board_id_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_board_id_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_rev_in as signal sys_rev_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_rev_in" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_rev_in_we as signal sys_rev_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_rev_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_rev_rcs_in as signal sys_rev_rcs_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_rev_rcs_in" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_rev_rcs_in_we as signal sys_rev_rcs_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_rev_rcs_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_scratchpad_out as signal sys_scratchpad_out to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_scratchpad_out" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_scratchpad_out_we as signal sys_scratchpad_out_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_scratchpad_out_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_clkcounter_in as signal sys_clkcounter_in to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_clkcounter_in" already exists
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Adding instance port axi4lite_sys_clkcounter_in_we as signal sys_clkcounter_in_we to top
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog -   Signal "sys_clkcounter_in_we" is new
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog - Instantiating child ports for test_spec_ip_inst
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog - Generating port ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,462 - jasper.verilog - Generating port DDR_Addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_CAS_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_CKE
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_CS_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_Ck_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_Ck_p
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_DM
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_DQ
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_ODT
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_RAS_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_ba
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_reset_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port DDR_we_n
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port FIXED_IO_ddr_vrn
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port FIXED_IO_ddr_vrp
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port FIXED_IO_ps_clk
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port FIXED_IO_ps_porb
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port FIXED_IO_ps_srstb
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Generating port ADC_CLK_STB_OUT
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - i: 25 n_ports: 24
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum0_snap_ss_bram_accum0_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum0_snap_ss_bram_accum0_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum0_snap_ss_bram_accum0_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum0_snap_ss_bram_accum0_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum0_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum0_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum0_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum0_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum1_snap_ss_bram_accum1_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum1_snap_ss_bram_accum1_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum1_snap_ss_bram_accum1_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accum1_snap_ss_bram_accum1_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum1_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum1_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum1_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accum1_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal accumdat_snap_ss_bram_accumdat_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accumdat_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accumdat_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accumdat_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_accumdat_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal adc_voltage_snap_ss_bram_adc_voltage_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_adc_voltage_snap_ss_bram_addr
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_adc_voltage_snap_ss_bram_data_in
DEBUG - 2025-07-04 12:05:04,463 - jasper.verilog - Writing verilog for signal test_spec_adc_voltage_snap_ss_bram_data_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_adc_voltage_snap_ss_bram_we
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_araddr
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_arprot
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_arready
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_arvalid
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_awaddr
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_awprot
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_awready
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_awvalid
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_bready
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_bresp
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_bvalid
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_rdata
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_rready
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_rresp
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_rvalid
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_wdata
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_wready
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_wstrb
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal M_AXI_wvalid
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal adc_clk
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal adc_clk180
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal adc_clk270
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal adc_clk90
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal adc_rst
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal axil_clk
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal axil_rst
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal axil_rst_n
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal dac_clk
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal dac_clk_p
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal dac_rst
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sys_rst
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_red_pitaya_adc_adc0_data_i_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_red_pitaya_adc_adc1_data_q_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_red_pitaya_adc_adc_data_val_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_red_pitaya_adc_adc_reset_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_acc_cnt_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_acc_cnt_user_data_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_acc_len_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_acc_len_user_data_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_accum0_snap_ss_ctrl_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_accum0_snap_ss_ctrl_user_data_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_accum0_snap_ss_status_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_accum0_snap_ss_status_user_data_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_accum1_snap_ss_ctrl_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_accum1_snap_ss_ctrl_user_data_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_accum1_snap_ss_status_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_accum1_snap_ss_status_user_data_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_accumdat_snap_ss_ctrl_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_accumdat_snap_ss_ctrl_user_data_out
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_accumdat_snap_ss_status_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_accumdat_snap_ss_status_user_data_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_adc_dv_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_adc_dv_user_data_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal sw_reg_adc_sample_cnt_in
DEBUG - 2025-07-04 12:05:04,464 - jasper.verilog - Writing verilog for signal test_spec_adc_sample_cnt_user_data_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_adc_voltage_snap_ss_ctrl_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_adc_voltage_snap_ss_ctrl_user_data_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_adc_voltage_snap_ss_status_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_adc_voltage_snap_ss_status_user_data_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_fft_sync_inc0_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_fft_sync_inc0_user_data_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_fft_sync_inc1_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_fft_sync_inc1_user_data_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_reg_cntrl_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_reg_cntrl_user_data_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_snap_gap_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_snap_gap_user_data_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_sync_cnt_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_sync_cnt_user_data_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_trig_cnt_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal test_spec_trig_cnt_user_data_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_acc_cnt_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_acc_len_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_accum0_snap_ss_ctrl_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_accum0_snap_ss_status_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_accum1_snap_ss_ctrl_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_accum1_snap_ss_status_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_accumdat_snap_ss_ctrl_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_accumdat_snap_ss_status_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_adc_dv_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_adc_sample_cnt_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_adc_voltage_snap_ss_ctrl_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_adc_voltage_snap_ss_status_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_fft_sync_inc0_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_fft_sync_inc1_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_reg_cntrl_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_snap_gap_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_sync_cnt_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sw_reg_trig_cnt_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_board_id_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_board_id_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_clkcounter_cdc
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_clkcounter_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_clkcounter_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_clkcounter_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_rev_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_rev_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_rev_rcs_in
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_rev_rcs_in_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_scratchpad_out
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_scratchpad_out_we
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal user_rst
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2025-07-04 12:05:04,465 - jasper.verilog - Writing verilog for signal user_clk90
INFO - 2025-07-04 12:05:04,466 - jasper.toolflow - Dumping pickle of top-level Verilog module
INFO - 2025-07-04 12:05:04,466 - jasper.toolflow - generating auxiliary HDL
INFO - 2025-07-04 12:05:04,466 - jasper.toolflow - Generating yellow block custom hdl files
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Extracting constraints from peripherals
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block sysgen_ip
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block RED_PITAYA
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block acc_cnt
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block acc_len
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block bram
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block status
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block bram
INFO - 2025-07-04 12:05:04,467 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block status
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block bram
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block status
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block adc_dv
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block adc_sample_cnt
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block bram
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block status
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block fft_sync_inc0
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block fft_sync_inc1
INFO - 2025-07-04 12:05:04,468 - jasper.toolflow - Getting constraints for block red_pitaya_adc
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   portname: ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   iogroup: ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   portname: ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   iogroup: ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,468 - jasper.toolflow.constraints -   portname: ADC_CLK_STB_OUT
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   iogroup: ADC_CLK_STB_OUT
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - New input delay constraint
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - clock name: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint type: min
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint delay: 3.4
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - add delay enabled: True
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - port name: ADC_DATA_IN1[*]
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - New input delay constraint
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - clock name: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint type: max
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint delay: 3.4
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - add delay enabled: True
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - port name: ADC_DATA_IN1[*]
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - New input delay constraint
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - clock name: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint type: min
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint delay: 3.4
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - add delay enabled: True
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - port name: ADC_DATA_IN2[*]
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - New input delay constraint
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - clock name: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint type: max
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - constraint delay: 3.4
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - add delay enabled: True
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - port name: ADC_DATA_IN2[*]
INFO - 2025-07-04 12:05:04,469 - jasper.toolflow - Getting constraints for block reg_cntrl
INFO - 2025-07-04 12:05:04,469 - jasper.toolflow - Getting constraints for block snap_gap
INFO - 2025-07-04 12:05:04,469 - jasper.toolflow - Getting constraints for block sync_cnt
INFO - 2025-07-04 12:05:04,469 - jasper.toolflow - Getting constraints for block trig_cnt
INFO - 2025-07-04 12:05:04,469 - jasper.toolflow - Getting constraints for block RED_PITAYA
DEBUG - 2025-07-04 12:05:04,469 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   portname: FIXED_IO_ddr_vrp
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup: FIXED_IO_ddr_vrp
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   portname: FIXED_IO_ddr_vrn
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup: FIXED_IO_ddr_vrn
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   portname: DDR_we_n
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup: DDR_we_n
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   portname: DDR_RAS_n
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup: DDR_RAS_n
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   portname: DDR_ODT
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup: DDR_ODT
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,470 - jasper.toolflow.constraints -   portname: DDR_reset_n
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup: DDR_reset_n
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   portname: DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup: DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   portname: DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup: DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   portname: DDR_DQ
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup: DDR_DQ
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   portname: DDR_DM
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup: DDR_DM
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3]
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,471 - jasper.toolflow.constraints -   portname: DDR_CS_n
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup: DDR_CS_n
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   portname: DDR_CKE
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup: DDR_CKE
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   portname: DDR_Ck_p
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup: DDR_Ck_p
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   portname: DDR_Ck_n
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup: DDR_Ck_n
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   portname: DDR_CAS_n
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup: DDR_CAS_n
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,472 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   portname: DDR_ba
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup: DDR_ba
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   portname: DDR_Addr
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup: DDR_Addr
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   portname: FIXED_IO_ps_porb
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup: FIXED_IO_ps_porb
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   portname: FIXED_IO_ps_srstb
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup: FIXED_IO_ps_srstb
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   portname: FIXED_IO_ps_clk
DEBUG - 2025-07-04 12:05:04,473 - jasper.toolflow.constraints -   iogroup: FIXED_IO_ps_clk
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   portname: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   iogroup: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   loc: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock signal: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - name: ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - freq: None
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - period: 8.0
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - port_en: True
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - waveform_max: 4.0
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock domain relationship: asynchronous
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - clock domain relationship: asynchronous
INFO - 2025-07-04 12:05:04,474 - jasper.toolflow - Getting constraints for block sys_block0
INFO - 2025-07-04 12:05:04,474 - jasper.toolflow - Getting constraints for block axi4lite_interconnect
INFO - 2025-07-04 12:05:04,474 - jasper.toolflow - Generating physical constraints
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - Attempting to get physical constraints for port ADC_DATA_IN1 on ADC_DATA_IN1 
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 W14
DEBUG - 2025-07-04 12:05:04,474 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 Y14
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 W13
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 V12
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 V13
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 T14
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 T15
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 V15
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 T16
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN1 V16
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN1 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN1 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Attempting to get physical constraints for port ADC_DATA_IN2 on ADC_DATA_IN2 
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 R19
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 T20
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 T19
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 U20
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 V20
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 W20
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 W19
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 Y19
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 W18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,475 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: ADC_DATA_IN2 Y18
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: ADC_DATA_IN2 LVCMOS18
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_DATA_IN2 None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port ADC_CLK_STB_OUT on ADC_CLK_STB_OUT 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: ADC_CLK_STB_OUT V18
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: ADC_CLK_STB_OUT LVCMOS18
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_CLK_STB_OUT None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port FIXED_IO_ddr_vrp on FIXED_IO_ddr_vrp 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: FIXED_IO_ddr_vrp H5
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: FIXED_IO_ddr_vrp SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: FIXED_IO_ddr_vrp None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port FIXED_IO_ddr_vrn on FIXED_IO_ddr_vrn 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: FIXED_IO_ddr_vrn G5
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: FIXED_IO_ddr_vrn SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: FIXED_IO_ddr_vrn None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_we_n on DDR_we_n 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_we_n M5
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_we_n SSTL15
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_we_n None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_RAS_n on DDR_RAS_n 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_RAS_n P4
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_RAS_n SSTL15
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_RAS_n None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_ODT on DDR_ODT 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_ODT N5
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_ODT SSTL15
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_ODT None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_reset_n on DDR_reset_n 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_reset_n B4
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_reset_n SSTL15
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_reset_n None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_DQS_p on DDR_DQS_p 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_p C2
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_p None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_p G2
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_p None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_p R2
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_p None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_p W5
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_p None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_DQS_n on DDR_DQS_n 
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_n B2
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_n None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_n F2
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_n None
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_n T2
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,476 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_n None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQS_n W4
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQS_n None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_DQ on DDR_DQ 
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ C3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ B3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ A2
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ A4
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ D3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ D1
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ C1
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ E1
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ E2
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ E3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ G3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ H3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ J3
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ H2
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ H1
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ J1
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ P1
DEBUG - 2025-07-04 12:05:04,477 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ P3
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ R3
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ R1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ T4
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ U4
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ U2
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ U3
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ V1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ Y3
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ W1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ Y4
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ Y2
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ W3
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ V2
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DQ V3
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DQ SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DQ None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_DM on DDR_DM 
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DM A1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DM None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DM F1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DM None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DM T1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DM None
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin loc: DDR_DM Y1
DEBUG - 2025-07-04 12:05:04,478 - jasper.toolflow.constraints - Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_DM None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_CS_n on DDR_CS_n 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_CS_n N1
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_CS_n SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_CS_n None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_CKE on DDR_CKE 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_CKE N3
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_CKE SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_CKE None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_Ck_p on DDR_Ck_p 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Ck_p L2
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Ck_p SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Ck_p None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_Ck_n on DDR_Ck_n 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Ck_n M2
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Ck_n SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Ck_n None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_CAS_n on DDR_CAS_n 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_CAS_n P5
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_CAS_n SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_CAS_n None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_ba on DDR_ba 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_ba L5
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_ba DIFF_SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_ba None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_ba R4
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_ba DIFF_SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_ba None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_ba J5
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_ba DIFF_SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_ba None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Attempting to get physical constraints for port DDR_Addr on DDR_Addr 
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr N2
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr K2
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr M3
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr K3
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr M4
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr L1
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr L4
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr K4
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr K1
DEBUG - 2025-07-04 12:05:04,479 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr J4
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr F5
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr G4
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr E4
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr D4
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: DDR_Addr F4
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: DDR_Addr SSTL15
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: DDR_Addr None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Attempting to get physical constraints for port FIXED_IO_ps_porb on FIXED_IO_ps_porb 
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: FIXED_IO_ps_porb C7
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: FIXED_IO_ps_porb LVCMOS33
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: FIXED_IO_ps_porb None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Attempting to get physical constraints for port FIXED_IO_ps_srstb on FIXED_IO_ps_srstb 
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: FIXED_IO_ps_srstb B10
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: FIXED_IO_ps_srstb LVCMOS33
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: FIXED_IO_ps_srstb None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Attempting to get physical constraints for port FIXED_IO_ps_clk on FIXED_IO_ps_clk 
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: FIXED_IO_ps_clk E7
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: FIXED_IO_ps_clk LVCMOS33
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: FIXED_IO_ps_clk None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Attempting to get physical constraints for port ADC_CLK_IN_P on ADC_CLK_IN_P 
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin loc: ADC_CLK_IN_P U18
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin iostd: ADC_CLK_IN_P LVCMOS18
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow.constraints - Setting pin drive_strength: ADC_CLK_IN_P None
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Opening /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.tab
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accum1_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accumdat_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for adc_voltage_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accum0_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for acc_cnt
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for acc_len
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accum0_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accum0_snap_ss_status
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accum1_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accum1_snap_ss_status
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accumdat_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for accumdat_snap_ss_status
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for adc_dv
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for adc_sample_cnt
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for adc_voltage_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for adc_voltage_snap_ss_status
DEBUG - 2025-07-04 12:05:04,480 - jasper.toolflow - Adding core_info.tab entry for fft_sync_inc0
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.tab entry for fft_sync_inc1
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.tab entry for reg_cntrl
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.tab entry for snap_gap
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.tab entry for sync_cnt
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.tab entry for trig_cnt
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.tab entry for sys
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Opening /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.tab
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Opening /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.jam.tab
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accum1_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accumdat_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for adc_voltage_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accum0_snap_ss_bram
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for acc_cnt
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for acc_len
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accum0_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accum0_snap_ss_status
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accum1_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accum1_snap_ss_status
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accumdat_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for accumdat_snap_ss_status
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for adc_dv
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for adc_sample_cnt
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for adc_voltage_snap_ss_ctrl
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for adc_voltage_snap_ss_status
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for fft_sync_inc0
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for fft_sync_inc1
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for reg_cntrl
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for snap_gap
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for sync_cnt
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for trig_cnt
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Adding core_info.jam.tab entry for sys
DEBUG - 2025-07-04 12:05:04,481 - jasper.toolflow - Opening /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.jam.tab
INFO - 2025-07-04 12:05:04,549 - jasper.toolflow - Carrying out constraints rule check
INFO - 2025-07-04 12:05:04,549 - jasper.toolflow - Constraint rule check complete
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/top.v
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/top.v
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/adc_data_fifo/adc_data_fifo.xci
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/adc_data_fifo/adc_data_fifo.xci
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/axi4lite_ic_wrapper.vhdl
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/axi4lite_ic_wrapper.vhdl
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/asym_bram_tdp.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,686 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sys.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding source file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: set_property ip_repo_paths "$repos /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen" [current_project]
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: update_ip_catalog
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Adding tcl command: create_ip -name test_spec -vendor User_Company -library SysGen -version 1.0 -module_name test_spec_ip
INFO - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x76990914cfd0>
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - New PortConstraint instance found: ADC_DATA_IN1 -> ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - LOC constraint found at W14
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - LOC constraint found at Y14
DEBUG - 2025-07-04 12:05:04,687 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at W13
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at V12
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 4
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at V13
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 5
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at T14
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 6
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at T15
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 7
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at V15
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 8
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at T16
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting loc for port index 9
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - LOC constraint found at V16
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 4
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 5
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 6
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 7
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 8
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting iostd for port index 9
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 4
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 5
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 6
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 7
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 8
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting drive_strength for port index 9
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,688 - jasper.toolflow.backend - Getting diff_term for port index 4
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting diff_term for port index 5
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting diff_term for port index 6
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting diff_term for port index 7
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting diff_term for port index 8
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - with port name ADC_DATA_IN1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting diff_term for port index 9
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - with port name ADC_DATA_IN1
INFO - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153040>
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - New PortConstraint instance found: ADC_DATA_IN2 -> ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at R19
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at T20
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at T19
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at U20
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 4
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at V20
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 5
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at W20
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 6
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at W19
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 7
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at Y19
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 8
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at W18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting loc for port index 9
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - LOC constraint found at Y18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 4
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 5
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 6
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 7
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - Getting iostd for port index 8
DEBUG - 2025-07-04 12:05:04,689 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting iostd for port index 9
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 4
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 5
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 6
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 7
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 8
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 9
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 4
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 5
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 6
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 7
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 8
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 9
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_DATA_IN2
INFO - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153070>
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - New PortConstraint instance found: ADC_CLK_STB_OUT -> ADC_CLK_STB_OUT
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - LOC constraint found at V18
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - with port name ADC_CLK_STB_OUT
INFO - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091530a0>
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - New PortConstraint instance found: FIXED_IO_ddr_vrp -> FIXED_IO_ddr_vrp
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - LOC constraint found at H5
DEBUG - 2025-07-04 12:05:04,690 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - with port name FIXED_IO_ddr_vrp
INFO - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091530d0>
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - New PortConstraint instance found: FIXED_IO_ddr_vrn -> FIXED_IO_ddr_vrn
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - LOC constraint found at G5
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - with port name FIXED_IO_ddr_vrn
INFO - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153100>
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - New PortConstraint instance found: DDR_we_n -> DDR_we_n
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - LOC constraint found at M5
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - with port name DDR_we_n
INFO - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153130>
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - New PortConstraint instance found: DDR_RAS_n -> DDR_RAS_n
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - LOC constraint found at P4
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - with port name DDR_RAS_n
INFO - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153160>
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - New PortConstraint instance found: DDR_ODT -> DDR_ODT
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - LOC constraint found at N5
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,691 - jasper.toolflow.backend - with port name DDR_ODT
INFO - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153190>
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - New PortConstraint instance found: DDR_reset_n -> DDR_reset_n
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - LOC constraint found at B4
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - with port name DDR_reset_n
INFO - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091531c0>
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - New PortConstraint instance found: DDR_DQS_p -> DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - LOC constraint found at C2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - LOC constraint found at G2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - LOC constraint found at R2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - LOC constraint found at W5
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - with port name DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - with port name DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - with port name DDR_DQS_p
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - with port name DDR_DQS_p
INFO - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091531f0>
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - New PortConstraint instance found: DDR_DQS_n -> DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,692 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at B2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at F2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at T2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at W4
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - with port name DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - with port name DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - with port name DDR_DQS_n
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - with port name DDR_DQS_n
INFO - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153220>
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - New PortConstraint instance found: DDR_DQ -> DDR_DQ
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at C3
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at B3
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,693 - jasper.toolflow.backend - LOC constraint found at A2
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at A4
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 4
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at D3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 5
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at D1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 6
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at C1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 7
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at E1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 8
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at E2
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 9
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at E3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 10
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at G3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 11
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at H3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 12
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at J3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 13
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at H2
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 14
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at H1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 15
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at J1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 16
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at P1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 17
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at P3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 18
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at R3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 19
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at R1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 20
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at T4
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 21
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at U4
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 22
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at U2
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 23
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at U3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 24
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at V1
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 25
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - LOC constraint found at Y3
DEBUG - 2025-07-04 12:05:04,694 - jasper.toolflow.backend - Getting loc for port index 26
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - LOC constraint found at W1
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting loc for port index 27
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - LOC constraint found at Y4
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting loc for port index 28
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - LOC constraint found at Y2
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting loc for port index 29
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - LOC constraint found at W3
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting loc for port index 30
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - LOC constraint found at V2
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting loc for port index 31
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - LOC constraint found at V3
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 4
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 5
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 6
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 7
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 8
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 9
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 10
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 11
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 12
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 13
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 14
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 15
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 16
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 17
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 18
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 19
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 20
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,695 - jasper.toolflow.backend - Getting iostd for port index 21
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 22
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 23
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 24
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 25
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 26
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 27
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 28
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 29
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 30
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting iostd for port index 31
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - IOSTD constraint found: SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 4
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 5
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 6
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 7
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 8
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 9
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 10
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 11
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 12
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 13
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 14
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 15
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 16
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 17
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 18
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 19
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 20
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 21
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 22
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 23
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 24
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 25
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 26
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 27
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 28
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 29
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 30
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting drive_strength for port index 31
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,696 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 4
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 5
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 6
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 7
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 8
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 9
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 10
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 11
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 12
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 13
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 14
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 15
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 16
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 17
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 18
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 19
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 20
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 21
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 22
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 23
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 24
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 25
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 26
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 27
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 28
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 29
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 30
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - Getting diff_term for port index 31
DEBUG - 2025-07-04 12:05:04,697 - jasper.toolflow.backend - with port name DDR_DQ
INFO - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153250>
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - New PortConstraint instance found: DDR_DM -> DDR_DM
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - LOC constraint found at A1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - LOC constraint found at F1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - LOC constraint found at T1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - LOC constraint found at Y1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15_T_DCI
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - with port name DDR_DM
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - with port name DDR_DM
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - with port name DDR_DM
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - with port name DDR_DM
INFO - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153280>
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - New PortConstraint instance found: DDR_CS_n -> DDR_CS_n
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - LOC constraint found at N1
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - with port name DDR_CS_n
INFO - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091532b0>
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - New PortConstraint instance found: DDR_CKE -> DDR_CKE
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - LOC constraint found at N3
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - with port name DDR_CKE
INFO - 2025-07-04 12:05:04,698 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091532e0>
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - New PortConstraint instance found: DDR_Ck_p -> DDR_Ck_p
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - LOC constraint found at L2
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - with port name DDR_Ck_p
INFO - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153310>
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - New PortConstraint instance found: DDR_Ck_n -> DDR_Ck_n
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - LOC constraint found at M2
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - with port name DDR_Ck_n
INFO - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153340>
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - New PortConstraint instance found: DDR_CAS_n -> DDR_CAS_n
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - LOC constraint found at P5
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - with port name DDR_CAS_n
INFO - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153370>
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - New PortConstraint instance found: DDR_ba -> DDR_ba
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - LOC constraint found at L5
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - LOC constraint found at R4
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - LOC constraint found at J5
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - IOSTD constraint found: DIFF_SSTL15
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - with port name DDR_ba
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - with port name DDR_ba
DEBUG - 2025-07-04 12:05:04,699 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - with port name DDR_ba
INFO - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091533a0>
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - New PortConstraint instance found: DDR_Addr -> DDR_Addr
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at N2
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at K2
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at M3
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at K3
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at M4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 5
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at L1
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 6
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at L4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 7
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at K4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 8
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at K1
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 9
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at J4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 10
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at F5
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 11
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at G4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 12
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at E4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 13
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at D4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting loc for port index 14
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - LOC constraint found at F4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 4
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 5
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 6
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 7
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 8
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,700 - jasper.toolflow.backend - Getting iostd for port index 9
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting iostd for port index 10
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting iostd for port index 11
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting iostd for port index 12
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting iostd for port index 13
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting iostd for port index 14
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - IOSTD constraint found: SSTL15
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 4
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 5
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 6
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 7
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 8
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 9
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 10
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 11
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 12
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 13
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting drive_strength for port index 14
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 4
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 5
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 6
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 7
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 8
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 9
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 10
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 11
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - Getting diff_term for port index 12
DEBUG - 2025-07-04 12:05:04,701 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting diff_term for port index 13
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - with port name DDR_Addr
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting diff_term for port index 14
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - with port name DDR_Addr
INFO - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7699091533d0>
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - New PortConstraint instance found: FIXED_IO_ps_porb -> FIXED_IO_ps_porb
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - LOC constraint found at C7
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - with port name FIXED_IO_ps_porb
INFO - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153400>
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - New PortConstraint instance found: FIXED_IO_ps_srstb -> FIXED_IO_ps_srstb
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - LOC constraint found at B10
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - with port name FIXED_IO_ps_srstb
INFO - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153430>
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - New PortConstraint instance found: FIXED_IO_ps_clk -> FIXED_IO_ps_clk
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - LOC constraint found at E7
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - with port name FIXED_IO_ps_clk
INFO - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x769909153460>
DEBUG - 2025-07-04 12:05:04,702 - jasper.toolflow.backend - New PortConstraint instance found: ADC_CLK_IN_P -> ADC_CLK_IN_P
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - LOC constraint found at U18
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - with port name ADC_CLK_IN_P
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x76990914ce50>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Clock constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x76990914ce80>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x76990914ceb0>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.InDelayConstraint object at 0x76990914cf10>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Input delay constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.InDelayConstraint object at 0x76990914cf40>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Input delay constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.InDelayConstraint object at 0x76990914cf70>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Input delay constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - parsing constraint <castro.InDelayConstraint object at 0x76990914cfa0>
DEBUG - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - New Input delay constraint found
INFO - 2025-07-04 12:05:04,703 - jasper.toolflow.backend - Constraints: set_property PACKAGE_PIN W14 [get_ports ADC_DATA_IN1[0]]
set_property PACKAGE_PIN Y14 [get_ports ADC_DATA_IN1[1]]
set_property PACKAGE_PIN W13 [get_ports ADC_DATA_IN1[2]]
set_property PACKAGE_PIN V12 [get_ports ADC_DATA_IN1[3]]
set_property PACKAGE_PIN V13 [get_ports ADC_DATA_IN1[4]]
set_property PACKAGE_PIN T14 [get_ports ADC_DATA_IN1[5]]
set_property PACKAGE_PIN T15 [get_ports ADC_DATA_IN1[6]]
set_property PACKAGE_PIN V15 [get_ports ADC_DATA_IN1[7]]
set_property PACKAGE_PIN T16 [get_ports ADC_DATA_IN1[8]]
set_property PACKAGE_PIN V16 [get_ports ADC_DATA_IN1[9]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[0]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[1]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[2]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[3]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[4]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[5]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[6]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[7]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[8]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[9]]
set_property PACKAGE_PIN R19 [get_ports ADC_DATA_IN2[0]]
set_property PACKAGE_PIN T20 [get_ports ADC_DATA_IN2[1]]
set_property PACKAGE_PIN T19 [get_ports ADC_DATA_IN2[2]]
set_property PACKAGE_PIN U20 [get_ports ADC_DATA_IN2[3]]
set_property PACKAGE_PIN V20 [get_ports ADC_DATA_IN2[4]]
set_property PACKAGE_PIN W20 [get_ports ADC_DATA_IN2[5]]
set_property PACKAGE_PIN W19 [get_ports ADC_DATA_IN2[6]]
set_property PACKAGE_PIN Y19 [get_ports ADC_DATA_IN2[7]]
set_property PACKAGE_PIN W18 [get_ports ADC_DATA_IN2[8]]
set_property PACKAGE_PIN Y18 [get_ports ADC_DATA_IN2[9]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[0]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[1]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[2]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[3]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[4]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[5]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[6]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[7]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[8]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[9]]
set_property PACKAGE_PIN V18 [get_ports ADC_CLK_STB_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_CLK_STB_OUT]
set_property PACKAGE_PIN H5 [get_ports FIXED_IO_ddr_vrp]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_ddr_vrp]
set_property PACKAGE_PIN G5 [get_ports FIXED_IO_ddr_vrn]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_ddr_vrn]
set_property PACKAGE_PIN M5 [get_ports DDR_we_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_we_n]
set_property PACKAGE_PIN P4 [get_ports DDR_RAS_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_RAS_n]
set_property PACKAGE_PIN N5 [get_ports DDR_ODT]
set_property IOSTANDARD SSTL15 [get_ports DDR_ODT]
set_property PACKAGE_PIN B4 [get_ports DDR_reset_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_reset_n]
set_property PACKAGE_PIN C2 [get_ports DDR_DQS_p[0]]
set_property PACKAGE_PIN G2 [get_ports DDR_DQS_p[1]]
set_property PACKAGE_PIN R2 [get_ports DDR_DQS_p[2]]
set_property PACKAGE_PIN W5 [get_ports DDR_DQS_p[3]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[0]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[1]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[2]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[3]]
set_property PACKAGE_PIN B2 [get_ports DDR_DQS_n[0]]
set_property PACKAGE_PIN F2 [get_ports DDR_DQS_n[1]]
set_property PACKAGE_PIN T2 [get_ports DDR_DQS_n[2]]
set_property PACKAGE_PIN W4 [get_ports DDR_DQS_n[3]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[0]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[1]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[2]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[3]]
set_property PACKAGE_PIN C3 [get_ports DDR_DQ[0]]
set_property PACKAGE_PIN B3 [get_ports DDR_DQ[1]]
set_property PACKAGE_PIN A2 [get_ports DDR_DQ[2]]
set_property PACKAGE_PIN A4 [get_ports DDR_DQ[3]]
set_property PACKAGE_PIN D3 [get_ports DDR_DQ[4]]
set_property PACKAGE_PIN D1 [get_ports DDR_DQ[5]]
set_property PACKAGE_PIN C1 [get_ports DDR_DQ[6]]
set_property PACKAGE_PIN E1 [get_ports DDR_DQ[7]]
set_property PACKAGE_PIN E2 [get_ports DDR_DQ[8]]
set_property PACKAGE_PIN E3 [get_ports DDR_DQ[9]]
set_property PACKAGE_PIN G3 [get_ports DDR_DQ[10]]
set_property PACKAGE_PIN H3 [get_ports DDR_DQ[11]]
set_property PACKAGE_PIN J3 [get_ports DDR_DQ[12]]
set_property PACKAGE_PIN H2 [get_ports DDR_DQ[13]]
set_property PACKAGE_PIN H1 [get_ports DDR_DQ[14]]
set_property PACKAGE_PIN J1 [get_ports DDR_DQ[15]]
set_property PACKAGE_PIN P1 [get_ports DDR_DQ[16]]
set_property PACKAGE_PIN P3 [get_ports DDR_DQ[17]]
set_property PACKAGE_PIN R3 [get_ports DDR_DQ[18]]
set_property PACKAGE_PIN R1 [get_ports DDR_DQ[19]]
set_property PACKAGE_PIN T4 [get_ports DDR_DQ[20]]
set_property PACKAGE_PIN U4 [get_ports DDR_DQ[21]]
set_property PACKAGE_PIN U2 [get_ports DDR_DQ[22]]
set_property PACKAGE_PIN U3 [get_ports DDR_DQ[23]]
set_property PACKAGE_PIN V1 [get_ports DDR_DQ[24]]
set_property PACKAGE_PIN Y3 [get_ports DDR_DQ[25]]
set_property PACKAGE_PIN W1 [get_ports DDR_DQ[26]]
set_property PACKAGE_PIN Y4 [get_ports DDR_DQ[27]]
set_property PACKAGE_PIN Y2 [get_ports DDR_DQ[28]]
set_property PACKAGE_PIN W3 [get_ports DDR_DQ[29]]
set_property PACKAGE_PIN V2 [get_ports DDR_DQ[30]]
set_property PACKAGE_PIN V3 [get_ports DDR_DQ[31]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[0]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[1]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[2]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[3]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[4]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[5]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[6]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[7]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[8]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[9]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[10]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[11]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[12]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[13]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[14]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[15]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[16]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[17]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[18]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[19]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[20]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[21]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[22]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[23]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[24]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[25]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[26]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[27]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[28]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[29]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[30]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[31]]
set_property PACKAGE_PIN A1 [get_ports DDR_DM[0]]
set_property PACKAGE_PIN F1 [get_ports DDR_DM[1]]
set_property PACKAGE_PIN T1 [get_ports DDR_DM[2]]
set_property PACKAGE_PIN Y1 [get_ports DDR_DM[3]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[0]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[1]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[2]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[3]]
set_property PACKAGE_PIN N1 [get_ports DDR_CS_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_CS_n]
set_property PACKAGE_PIN N3 [get_ports DDR_CKE]
set_property IOSTANDARD SSTL15 [get_ports DDR_CKE]
set_property PACKAGE_PIN L2 [get_ports DDR_Ck_p]
set_property IOSTANDARD SSTL15 [get_ports DDR_Ck_p]
set_property PACKAGE_PIN M2 [get_ports DDR_Ck_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_Ck_n]
set_property PACKAGE_PIN P5 [get_ports DDR_CAS_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_CAS_n]
set_property PACKAGE_PIN L5 [get_ports DDR_ba[0]]
set_property PACKAGE_PIN R4 [get_ports DDR_ba[1]]
set_property PACKAGE_PIN J5 [get_ports DDR_ba[2]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ba[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ba[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ba[2]]
set_property PACKAGE_PIN N2 [get_ports DDR_Addr[0]]
set_property PACKAGE_PIN K2 [get_ports DDR_Addr[1]]
set_property PACKAGE_PIN M3 [get_ports DDR_Addr[2]]
set_property PACKAGE_PIN K3 [get_ports DDR_Addr[3]]
set_property PACKAGE_PIN M4 [get_ports DDR_Addr[4]]
set_property PACKAGE_PIN L1 [get_ports DDR_Addr[5]]
set_property PACKAGE_PIN L4 [get_ports DDR_Addr[6]]
set_property PACKAGE_PIN K4 [get_ports DDR_Addr[7]]
set_property PACKAGE_PIN K1 [get_ports DDR_Addr[8]]
set_property PACKAGE_PIN J4 [get_ports DDR_Addr[9]]
set_property PACKAGE_PIN F5 [get_ports DDR_Addr[10]]
set_property PACKAGE_PIN G4 [get_ports DDR_Addr[11]]
set_property PACKAGE_PIN E4 [get_ports DDR_Addr[12]]
set_property PACKAGE_PIN D4 [get_ports DDR_Addr[13]]
set_property PACKAGE_PIN F4 [get_ports DDR_Addr[14]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[0]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[1]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[2]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[3]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[4]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[5]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[6]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[7]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[8]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[9]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[10]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[11]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[12]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[13]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[14]]
set_property PACKAGE_PIN C7 [get_ports FIXED_IO_ps_porb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_porb]
set_property PACKAGE_PIN B10 [get_ports FIXED_IO_ps_srstb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_srstb]
set_property PACKAGE_PIN E7 [get_ports FIXED_IO_ps_clk]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_clk]
set_property PACKAGE_PIN U18 [get_ports ADC_CLK_IN_P]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_CLK_IN_P]
create_clock -period 8.000 -name ADC_CLK_IN_P -waveform {0.000 4.000} [get_ports {ADC_CLK_IN_P}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]] -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -min -add_delay 3.400 [get_ports {ADC_DATA_IN1[*]}]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -max -add_delay 3.400 [get_ports {ADC_DATA_IN1[*]}]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -min -add_delay 3.400 [get_ports {ADC_DATA_IN2[*]}]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -max -add_delay 3.400 [get_ports {ADC_DATA_IN2[*]}]

INFO - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Finished writing constraints file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/user_const.xdc
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding constraint file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/user_const.xdc
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/user_const.xdc
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set impl_dir "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set bin_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.bin"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set bit_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.bit"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set hex_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.hex"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set mcs_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.mcs"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set prm_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.prm"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set xsa_file "/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.xsa"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set jbd_name "red_pitaya_bd"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: cd /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj myproj -part xc7z010clg400-1
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: create_bd_design $jbd_name
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: current_bd_design $jbd_name
DEBUG - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Adding tcl command: set_property target_language VHDL [current_project]
INFO - 2025-07-04 12:05:04,704 - jasper.toolflow.backend - Assembling the block design from yellow block peripherals
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: 


DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
INFO - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: source /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.tcl
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd] -top
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: import_files {/home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/shishir/pythontest/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: save_bd_design
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: validate_bd_design
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd]
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd] -top
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: check_timing impl_1
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: check_zero_critical $impl_critical_count implementation
DEBUG - 2025-07-04 12:05:04,705 - jasper.toolflow.backend - Adding tcl command: check_zero_critical $synth_critical_count synthesis
DEBUG - 2025-07-04 12:15:30,162 - jasper.toolflow.backend - Opening core_info.tab file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/core_info.tab
DEBUG - 2025-07-04 12:15:30,164 - jasper.toolflow.backend - Opening design_info.tab file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/design_info.tab
DEBUG - 2025-07-04 12:15:30,164 - jasper.toolflow.backend - Opening git_info.tab file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/git_info.tab
