module i_clean_rst(
  input rstt,
  input      rsti,
  input      clk,
  input  rsto
);

assert property(@(posedge clk) (rsti == 1) |-> (rstt == 1));
assert property(@(posedge clk)              (rsti == 1) |-> (rsto == 1));
assert property(@(posedge clk) (rsti == 0) |-> (rstt == 0));
assert property(@(posedge clk) (rsti == 0) |-> (rsto == 0));
assert property(@(posedge clk) (rsti == 1) |-> (rsto == 1));

endmodule