// Seed: 1878279739
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6
);
  wire id_8;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5
);
  assign id_1 = 1 + 1;
  wire id_7;
  wire id_8;
  function id_9;
    input id_10;
    id_1 <= id_0;
  endfunction
  module_0(
      id_5, id_4, id_4, id_4, id_5, id_4, id_2
  );
endmodule
