Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Sep 12 10:27:29 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.588        0.000                      0                  205        0.128        0.000                      0                  205        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.588        0.000                      0                  205        0.128        0.000                      0                  205        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 U_SEND_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_DEBOUNCE/count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.966ns (22.058%)  route 3.413ns (77.942%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.709     5.311    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  U_SEND_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           1.011     6.741    U_SEND_DEBOUNCE/count_reg_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.299     7.040 r  U_SEND_DEBOUNCE/count_reg[26]_i_8/O
                         net (fo=1, routed)           0.992     8.032    U_SEND_DEBOUNCE/count_reg[26]_i_8_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I4_O)        0.124     8.156 r  U_SEND_DEBOUNCE/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.411     9.567    U_SEND_DEBOUNCE/count_reg[26]_i_3_n_0
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     9.691 r  U_SEND_DEBOUNCE/count_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.691    U_SEND_DEBOUNCE/count_next[23]
    SLICE_X1Y108         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588    15.010    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[23]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029    15.279    U_SEND_DEBOUNCE/count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 U_SEND_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.994ns (22.553%)  route 3.413ns (77.447%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.709     5.311    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  U_SEND_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           1.011     6.741    U_SEND_DEBOUNCE/count_reg_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.299     7.040 r  U_SEND_DEBOUNCE/count_reg[26]_i_8/O
                         net (fo=1, routed)           0.992     8.032    U_SEND_DEBOUNCE/count_reg[26]_i_8_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I4_O)        0.124     8.156 r  U_SEND_DEBOUNCE/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.411     9.567    U_SEND_DEBOUNCE/count_reg[26]_i_3_n_0
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.152     9.719 r  U_SEND_DEBOUNCE/count_reg[26]_i_2__0/O
                         net (fo=1, routed)           0.000     9.719    U_SEND_DEBOUNCE/count_next[26]
    SLICE_X1Y108         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.588    15.010    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.075    15.325    U_SEND_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 U_SEND_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_DEBOUNCE/button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.966ns (23.027%)  route 3.229ns (76.973%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.709     5.311    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  U_SEND_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           1.011     6.741    U_SEND_DEBOUNCE/count_reg_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.299     7.040 r  U_SEND_DEBOUNCE/count_reg[26]_i_8/O
                         net (fo=1, routed)           0.992     8.032    U_SEND_DEBOUNCE/count_reg[26]_i_8_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I4_O)        0.124     8.156 r  U_SEND_DEBOUNCE/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.226     9.382    U_SEND_DEBOUNCE/count_reg[26]_i_3_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.124     9.506 r  U_SEND_DEBOUNCE/button_state_i_1__0/O
                         net (fo=1, routed)           0.000     9.506    U_SEND_DEBOUNCE/button_state_i_1__0_n_0
    SLICE_X3Y104         FDRE                                         r  U_SEND_DEBOUNCE/button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.011    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  U_SEND_DEBOUNCE/button_state_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.031    15.282    U_SEND_DEBOUNCE/button_state_reg
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.193ns (28.770%)  route 2.954ns (71.230%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  U_RESET_DEBOUNCE/count_reg_reg[25]/Q
                         net (fo=2, routed)           0.661     6.389    U_RESET_DEBOUNCE/count_reg[25]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.296     6.685 r  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.947     7.633    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.785 r  U_RESET_DEBOUNCE/count_reg[26]_i_5/O
                         net (fo=27, routed)          1.345     9.130    U_RESET_DEBOUNCE/count_reg[26]_i_5_n_0
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.326     9.456 r  U_RESET_DEBOUNCE/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.456    U_RESET_DEBOUNCE/count_next[17]
    SLICE_X4Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[17]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y108         FDRE (Setup_fdre_C_D)        0.029    15.261    U_RESET_DEBOUNCE/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.221ns (29.248%)  route 2.954ns (70.752%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  U_RESET_DEBOUNCE/count_reg_reg[25]/Q
                         net (fo=2, routed)           0.661     6.389    U_RESET_DEBOUNCE/count_reg[25]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.296     6.685 r  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.947     7.633    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.785 r  U_RESET_DEBOUNCE/count_reg[26]_i_5/O
                         net (fo=27, routed)          1.345     9.130    U_RESET_DEBOUNCE/count_reg[26]_i_5_n_0
    SLICE_X4Y108         LUT4 (Prop_lut4_I2_O)        0.354     9.484 r  U_RESET_DEBOUNCE/count_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.484    U_RESET_DEBOUNCE/count_next[19]
    SLICE_X4Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.586    15.008    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[19]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y108         FDRE (Setup_fdre_C_D)        0.075    15.307    U_RESET_DEBOUNCE/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.193ns (28.788%)  route 2.951ns (71.212%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  U_RESET_DEBOUNCE/count_reg_reg[25]/Q
                         net (fo=2, routed)           0.661     6.389    U_RESET_DEBOUNCE/count_reg[25]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.296     6.685 r  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.947     7.633    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.785 r  U_RESET_DEBOUNCE/count_reg[26]_i_5/O
                         net (fo=27, routed)          1.343     9.127    U_RESET_DEBOUNCE/count_reg[26]_i_5_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I2_O)        0.326     9.453 r  U_RESET_DEBOUNCE/count_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     9.453    U_RESET_DEBOUNCE/count_next[23]
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[23]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.031    15.305    U_RESET_DEBOUNCE/count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.223ns (29.299%)  route 2.951ns (70.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.707     5.309    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  U_RESET_DEBOUNCE/count_reg_reg[25]/Q
                         net (fo=2, routed)           0.661     6.389    U_RESET_DEBOUNCE/count_reg[25]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.296     6.685 r  U_RESET_DEBOUNCE/count_reg[26]_i_10/O
                         net (fo=1, routed)           0.947     7.633    U_RESET_DEBOUNCE/count_reg[26]_i_10_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.152     7.785 r  U_RESET_DEBOUNCE/count_reg[26]_i_5/O
                         net (fo=27, routed)          1.343     9.127    U_RESET_DEBOUNCE/count_reg[26]_i_5_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I2_O)        0.356     9.483 r  U_RESET_DEBOUNCE/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     9.483    U_RESET_DEBOUNCE/count_next[26]
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.075    15.349    U_RESET_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 U_SEND_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_DEBOUNCE/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.966ns (23.881%)  route 3.079ns (76.119%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.709     5.311    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  U_SEND_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           1.011     6.741    U_SEND_DEBOUNCE/count_reg_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.299     7.040 r  U_SEND_DEBOUNCE/count_reg[26]_i_8/O
                         net (fo=1, routed)           0.992     8.032    U_SEND_DEBOUNCE/count_reg[26]_i_8_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I4_O)        0.124     8.156 r  U_SEND_DEBOUNCE/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.076     9.232    U_SEND_DEBOUNCE/count_reg[26]_i_3_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     9.356 r  U_SEND_DEBOUNCE/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.356    U_SEND_DEBOUNCE/count_next[3]
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.011    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.031    15.307    U_SEND_DEBOUNCE/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 U_SEND_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_DEBOUNCE/count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.966ns (23.905%)  route 3.075ns (76.095%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.709     5.311    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  U_SEND_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           1.011     6.741    U_SEND_DEBOUNCE/count_reg_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.299     7.040 r  U_SEND_DEBOUNCE/count_reg[26]_i_8/O
                         net (fo=1, routed)           0.992     8.032    U_SEND_DEBOUNCE/count_reg[26]_i_8_n_0
    SLICE_X1Y108         LUT5 (Prop_lut5_I4_O)        0.124     8.156 r  U_SEND_DEBOUNCE/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.072     9.228    U_SEND_DEBOUNCE/count_reg[26]_i_3_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.124     9.352 r  U_SEND_DEBOUNCE/count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.352    U_SEND_DEBOUNCE/count_next[1]
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.589    15.011    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  U_SEND_DEBOUNCE/count_reg_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.029    15.305    U_SEND_DEBOUNCE/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 2.220ns (55.068%)  route 1.811ns (44.932%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  U_RESET_DEBOUNCE/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.842     6.610    U_RESET_DEBOUNCE/count_reg[1]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.247 r  U_RESET_DEBOUNCE/count_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_RESET_DEBOUNCE/count_reg_reg[4]_i_2_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.051 r  U_RESET_DEBOUNCE/count_reg_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.969     9.020    U_RESET_DEBOUNCE/count_reg_reg[26]_i_3_n_7
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.323     9.343 r  U_RESET_DEBOUNCE/count_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     9.343    U_RESET_DEBOUNCE/count_next[25]
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDRE (Setup_fdre_C_D)        0.075    15.324    U_RESET_DEBOUNCE/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.212ns (40.175%)  route 0.316ns (59.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    U_TRANSMITTER/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=7, routed)           0.316     2.004    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X2Y100         LUT4 (Prop_lut4_I1_O)        0.048     2.052 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_3__0/O
                         net (fo=1, routed)           0.000     2.052    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[3]
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    U_TRANSMITTER/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.133     1.924    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.212ns (39.873%)  route 0.320ns (60.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    U_TRANSMITTER/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=7, routed)           0.320     2.008    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.048     2.056 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.056    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[2]
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    U_TRANSMITTER/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     1.922    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.532%)  route 0.320ns (60.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    U_TRANSMITTER/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=7, routed)           0.320     2.008    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X2Y100         LUT2 (Prop_lut2_I0_O)        0.045     2.053 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.053    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[1]
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    U_TRANSMITTER/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121     1.912    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.119     1.777    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_2_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.075     1.632    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.492%)  route 0.339ns (59.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.244     1.903    U_TRANSMITTER/U_FSM/out[1]
    SLICE_X3Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.948 r  U_TRANSMITTER/U_FSM/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.096     2.044    U_TRANSMITTER/U_FSM/FSM_sequential_state[2]_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  U_TRANSMITTER/U_FSM/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.089    U_TRANSMITTER/U_FSM/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.878     2.043    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091     1.888    U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD2_RATE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.157%)  route 0.131ns (40.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[0]/Q
                         net (fo=7, routed)           0.131     1.790    U_TRANSMITTER/U_BAUD2_RATE/q_reg_n_0_[0]
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.049     1.839 r  U_TRANSMITTER/U_BAUD2_RATE/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    U_TRANSMITTER/U_BAUD2_RATE/q[2]
    SLICE_X4Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.104     1.634    U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.808%)  route 0.399ns (68.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.605     1.524    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.399     2.064    U_TRANSMITTER/U_FSM/out[2]
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.045     2.109 r  U_TRANSMITTER/U_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.109    U_TRANSMITTER/U_FSM/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.882    U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD2_RATE/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[2]/Q
                         net (fo=5, routed)           0.159     1.817    U_TRANSMITTER/U_BAUD2_RATE/q_reg_n_0_[2]
    SLICE_X5Y101         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  U_TRANSMITTER/U_BAUD2_RATE/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    U_TRANSMITTER/U_BAUD2_RATE/q[4]
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.104     1.634    U_TRANSMITTER/U_BAUD2_RATE/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.788%)  route 0.188ns (50.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.188     1.847    U_TRANSMITTER/U_FSM/out[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.892 r  U_TRANSMITTER/U_FSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_TRANSMITTER/U_FSM/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.654    U_TRANSMITTER/U_FSM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD2_RATE/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD2_RATE/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.921%)  route 0.147ns (44.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  U_TRANSMITTER/U_BAUD2_RATE/q_reg[5]/Q
                         net (fo=4, routed)           0.147     1.805    U_TRANSMITTER/U_BAUD2_RATE/q_reg_n_0_[5]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  U_TRANSMITTER/U_BAUD2_RATE/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    U_TRANSMITTER/U_BAUD2_RATE/q[3]
    SLICE_X4Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  U_TRANSMITTER/U_BAUD2_RATE/q_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.092     1.609    U_TRANSMITTER/U_BAUD2_RATE/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y105    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    U_RESET_DEBOUNCE/count_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    U_SEND_DEBOUNCE/count_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107    U_SEND_DEBOUNCE/count_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107    U_RESET_DEBOUNCE/count_reg_reg[15]/C



