EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 88E1116R
#
DEF 88E1116R U 0 20 Y Y 1 F N
F0 "U" 50 200 50 H V R CNN
F1 "88E1116R" 200 0 50 H V R CNN
F2 "Package_DFN_QFN:QFN-64-1EP_9x9mm_P0.5mm_EP7.3x7.3mm_ThermalVias" -1350 -1950 50 H I L CNN
F3 "" 0 -1650 50 H I C CNN
$FPLIST
 QFN*1EP*7x7mm*P0.5mm*
$ENDFPLIST
DRAW
S -950 900 1000 -1000 0 1 10 f
X CFG1 1 -1050 -650 100 R 50 50 1 1 I
X RESET_N 10 1100 -550 100 L 50 50 1 1 I
X TRSTn 11 200 -1100 100 U 50 50 1 1 I
X DIS_REG12 12 -300 -1100 100 U 50 50 1 1 I
X DVDD 13 -650 1000 100 D 50 50 1 1 W
X NC 13 1100 750 100 L 50 50 1 1 N N
X AVDDR 14 -350 1000 100 D 50 50 1 1 W
X AVDDR 15 -250 1000 100 D 50 50 1 1 W
X AVDDX 16 -150 1000 100 D 50 50 1 1 W
X CTRL18 17 -200 -1100 100 U 50 50 1 1 O
X MDIN3 19 1100 550 100 L 50 50 1 1 B
X CFG2 2 -1050 -750 100 R 50 50 1 1 I
X MDIP3 20 1100 450 100 L 50 50 1 1 B
X AVDD 21 350 1000 100 D 50 50 1 1 W
X AVDD 22 450 1000 100 D 50 50 1 1 W
X MDIN2 23 1100 350 100 L 50 50 1 1 B
X MDIP2 24 1100 250 100 L 50 50 1 1 B
X MDIN1 25 1100 150 100 L 50 50 1 1 B
X MDIP1 26 1100 50 100 L 50 50 1 1 B
X AVDD 27 550 1000 100 D 50 50 1 1 W
X NC 28 1100 650 100 L 50 50 1 1 N N
X AVDD 29 650 1000 100 D 50 50 1 1 W
X CFG3 3 -1050 -850 100 R 50 50 1 1 I
X MDIN0 30 1100 -50 100 L 50 50 1 1 B
X MDIP0 31 1100 -150 100 L 50 50 1 1 B
X TSTP 32 1100 -450 100 L 50 50 1 1 O
X RSET 33 -100 -1100 100 U 50 50 1 1 I
X AVDDC 34 750 1000 100 D 50 50 1 1 W
X HSDACN 35 1100 -350 100 L 50 50 1 1 O
X HSDACP 36 1100 -250 100 L 50 50 1 1 O
X AVDDC 37 850 1000 100 D 50 50 1 1 W
X XI 38 1100 -650 100 L 50 50 1 1 I
X XO 39 1100 -750 100 L 50 50 1 1 O
X COMAn 4 -400 -1100 100 U 50 50 1 1 I
X DVDD 40 -550 1000 100 D 50 50 1 1 W
X TMS 41 300 -1100 100 U 50 50 1 1 I
X TCK 42 400 -1100 100 U 50 50 1 1 I
X TDO 42 600 -1100 100 U 50 50 1 1 O
X TDI 43 500 -1100 100 U 50 50 1 1 I
X MDIO 45 800 -1100 100 U 50 50 1 1 B
X VDDO 46 50 1000 100 D 50 50 1 1 W
X DVDD 47 -450 1000 100 D 50 50 1 1 W
X MDC 48 700 -1100 100 U 50 50 1 1 I
X RX_CTRL 49 -1050 50 100 R 50 50 1 1 O
X DVDD 5 -750 1000 100 D 50 50 1 1 W
X RXD0 50 -1050 -50 100 R 50 50 1 1 O
X RXD1 51 -1050 -150 100 R 50 50 1 1 O
X VDDOR 52 150 1000 100 D 50 50 1 1 W
X RX_CLK 53 -1050 -250 100 R 50 50 1 1 O
X RXD2 54 -1050 -350 100 R 50 50 1 1 O
X RXD3 55 -1050 -450 100 R 50 50 1 1 O
X VDDOR 56 250 1000 100 D 50 50 1 1 W
X VREF 57 0 -1100 100 U 50 50 1 1 I
X TXD0 58 -1050 650 100 R 50 50 1 1 I
X TXD1 59 -1050 550 100 R 50 50 1 1 I
X LED0 6 -700 -1100 100 U 50 50 1 1 O
X TX_CLK 60 -1050 450 100 R 50 50 1 1 I
X TXD2 61 -1050 350 100 R 50 50 1 1 I
X TXD3 62 -1050 250 100 R 50 50 1 1 I
X TX_CTRL 63 -1050 150 100 R 50 50 1 1 I
X CFG0 64 -1050 -550 100 R 50 50 1 1 I
X PAD_GND 65 100 -1100 100 U 50 50 1 1 W
X VDDO 7 -50 1000 100 D 50 50 1 1 W
X LED1 8 -600 -1100 100 U 50 50 1 1 O
X LED2 9 -500 -1100 100 U 50 50 1 1 O
ENDDRAW
ENDDEF
#
# 88E6171R
#
DEF 88E6171R U 0 40 Y Y 1 F N
F0 "U" 0 200 150 H V C CNN
F1 "88E6171R" 0 0 150 H V C CNN
F2 "Package_QFP:LQFP-128_14x14mm_P0.4mm" 0 -250 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS 88E6350R
DRAW
S -2250 2250 2250 -2250 0 1 12 f
X EE_DOUT/C3_LED 1 -2400 1550 150 R 50 50 1 1 O
X P0_MDIN[0] 10 -2400 650 150 R 50 50 1 1 B
X P6_OUTD[2]/P6_MODE[0] 100 1250 2400 150 D 50 50 1 1 O
X P6_OUTD[1]/RMU_MODE[1] 101 1150 2400 150 D 50 50 1 1 O
X P6_OUTD[0]/RMU_MODE[0] 102 1050 2400 150 D 50 50 1 1 O
X VDD_CORE 103 950 2400 150 D 50 50 1 1 W
X P6_OUTEN/P6_VDDOS[1] 104 850 2400 150 D 50 50 1 1 O
X P6_GTXCLK/P6_VDDOS[0] 105 750 2400 150 D 50 50 1 1 O
X P6_OUTCLK 106 650 2400 150 D 50 50 1 1 O
X P6_VDDO 107 550 2400 150 D 50 50 1 1 W
X P6_INCLK 108 450 2400 150 D 50 50 1 1 I
X P6_INDV 109 350 2400 150 D 50 50 1 1 O
X P0_MDIP[0] 11 -2400 550 150 R 50 50 1 1 B
X VDD_CORE 110 250 2400 150 D 50 50 1 1 W
X P6_IND[0] 111 150 2400 150 D 50 50 1 1 I
X P6_IND[1] 112 50 2400 150 D 50 50 1 1 I
X P6_IND[2] 113 -50 2400 150 D 50 50 1 1 I
X P6_IND[3] 114 -150 2400 150 D 50 50 1 1 I
X P6_VDDO 115 -250 2400 150 D 50 50 1 1 W
X VDD_CORE 116 -350 2400 150 D 50 50 1 1 W
X P6_CRS/GPIO[0] 117 -450 2400 150 D 50 50 1 1 O
X P6_COL/GPIO[1] 118 -550 2400 150 D 50 50 1 1 O
X P0_LED/JUMBO 119 -650 2400 150 D 50 50 1 1 O
X P1_MDIN[3] 12 -2400 450 150 R 50 50 1 1 B
X P1_LED/LED_SEL[0] 120 -750 2400 150 D 50 50 1 1 O
X P2_LED/LED_SEL[1] 121 -850 2400 150 D 50 50 1 1 O
X EE_VDDO 122 -950 2400 150 D 50 50 1 1 W
X P3_LED 123 -1050 2400 150 D 50 50 1 1 O
X P4_LED 124 -1150 2400 150 D 50 50 1 1 O
X EE_DIN/C0_LED/HD_FLOW 125 -1250 2400 150 D 50 50 1 1 B
X EE_CLK/C1_LED/FD_FLOW 126 -1350 2400 150 D 50 50 1 1 B
X EE_VDDO 127 -1450 2400 150 D 50 50 1 1 W
X EE_CS/C2_LED/EE_WE 128 -1550 2400 150 D 50 50 1 1 B
X P1_MDIP[3] 13 -2400 350 150 R 50 50 1 1 B
X P1_AVDD 14 -2400 250 150 R 50 50 1 1 W
X P1_MDIN[2] 15 -2400 150 150 R 50 50 1 1 B
X P1_MDIP[2] 16 -2400 50 150 R 50 50 1 1 B
X P1_MDIN[1] 17 -2400 -50 150 R 50 50 1 1 B
X P1_MDIP[1] 18 -2400 -150 150 R 50 50 1 1 B
X P1_AVDD 19 -2400 -250 150 R 50 50 1 1 W
X P0_MDIN[3] 2 -2400 1450 150 R 50 50 1 1 B
X P1_MDIN[0] 20 -2400 -350 150 R 50 50 1 1 B
X P1_MDIP[0] 21 -2400 -450 150 R 50 50 1 1 B
X P2_MDIN[3] 22 -2400 -550 150 R 50 50 1 1 B
X P2_MDIP[3] 23 -2400 -650 150 R 50 50 1 1 B
X P2_AVDD 24 -2400 -750 150 R 50 50 1 1 W
X P2_MDIN[2] 25 -2400 -850 150 R 50 50 1 1 B
X P2_MDIP[2] 26 -2400 -950 150 R 50 50 1 1 B
X P2_MDIN[1] 27 -2400 -1050 150 R 50 50 1 1 B
X P2_MDIP[1] 28 -2400 -1150 150 R 50 50 1 1 B
X P2_AVDD 29 -2400 -1250 150 R 50 50 1 1 W
X P0_MDIP[3] 3 -2400 1350 150 R 50 50 1 1 B
X P2_MDIN[0] 30 -2400 -1350 150 R 50 50 1 1 B
X P2_MDIP[0] 31 -2400 -1450 150 R 50 50 1 1 B
X RSET 32 -2400 -1550 150 R 50 50 1 1 I
X AVDD 33 -1550 -2400 150 U 50 50 1 1 W
X NC34 34 -1450 -2400 150 U 50 50 1 1 N
X XTAL_GND 35 -1350 -2400 150 U 50 50 1 1 I
X NC36 36 -1250 -2400 150 U 50 50 1 1 N
X XTAL_IN 37 -1150 -2400 150 U 50 50 1 1 I
X XTAL_OUT 38 -1050 -2400 150 U 50 50 1 1 O
X AVDD 39 -950 -2400 150 U 50 50 1 1 W
X P0_AVDD 4 -2400 1250 150 R 50 50 1 1 W
X VDD_CORE 40 -850 -2400 150 U 50 50 1 1 W
X VDDO_S 41 -750 -2400 150 U 50 50 1 1 W
X NC42 42 -650 -2400 150 U 50 50 1 1 N
X VDD_CORE 43 -550 -2400 150 U 50 50 1 1 W
X P3_MDIN[3] 44 -450 -2400 150 U 50 50 1 1 B
X P3_MDIP[3] 45 -350 -2400 150 U 50 50 1 1 B
X P3_AVDD 46 -250 -2400 150 U 50 50 1 1 W
X P3_MDIN[2] 47 -150 -2400 150 U 50 50 1 1 B
X P3_MDIP[2] 48 -50 -2400 150 U 50 50 1 1 B
X P3_MDIN[1] 49 50 -2400 150 U 50 50 1 1 B
X P0_MDIN[2] 5 -2400 1150 150 R 50 50 1 1 B
X P3_MDIP[1] 50 150 -2400 150 U 50 50 1 1 B
X P3_AVDD 51 250 -2400 150 U 50 50 1 1 W
X P3_MDIN[0] 52 350 -2400 150 U 50 50 1 1 B
X P3_MDIP[0] 53 450 -2400 150 U 50 50 1 1 B
X P4_MDIN[3] 54 550 -2400 150 U 50 50 1 1 B
X P4_MDIP[3] 55 650 -2400 150 U 50 50 1 1 B
X P4_AVDD 56 750 -2400 150 U 50 50 1 1 W
X P4_MDIN[2] 57 850 -2400 150 U 50 50 1 1 B
X P4_MDIP[2] 58 950 -2400 150 U 50 50 1 1 B
X P4_MDIN[1] 59 1050 -2400 150 U 50 50 1 1 B
X P0_MDIP[2] 6 -2400 1050 150 R 50 50 1 1 B
X P4_MDIP[1] 60 1150 -2400 150 U 50 50 1 1 B
X P4_AVDD 61 1250 -2400 150 U 50 50 1 1 W
X P4_MDIN[0] 62 1350 -2400 150 U 50 50 1 1 B
X P4_MDIP[0] 63 1450 -2400 150 U 50 50 1 1 B
X NC64 64 1550 -2400 150 U 50 50 1 1 N
X NC65 65 2400 -1550 150 L 50 50 1 1 N
X SW_MODE[1] 66 2400 -1450 150 L 50 50 1 1 I
X SW_MODE[0] 67 2400 -1350 150 L 50 50 1 1 I
X RESETn 68 2400 -1250 150 L 50 50 1 1 I
X VDD_CORE 69 2400 -1150 150 L 50 50 1 1 W
X P0_MDIN[1] 7 -2400 950 150 R 50 50 1 1 B
X MDC_CPU 70 2400 -1050 150 L 50 50 1 1 I
X MDIO_CPU 71 2400 -950 150 L 50 50 1 1 B
X INTn 72 2400 -850 150 L 50 50 1 1 O
X P5_RGMII_EN 73 2400 -750 150 L 50 50 1 1 I
X VDD_CORE 74 2400 -650 150 L 50 50 1 1 W
X P5_VDDO 75 2400 -550 150 L 50 50 1 1 W
X P5_OUTD[3]/P5_MODE[1] 76 2400 -450 150 L 50 50 1 1 O
X P5_OUTD[2]/P5_MODE[0] 77 2400 -350 150 L 50 50 1 1 O
X P5_OUTD[1]/ADDR[4] 78 2400 -250 150 L 50 50 1 1 O
X P5_OUTD[0]/ADDR[0] 79 2400 -150 150 L 50 50 1 1 O
X P0_MDIP[1] 8 -2400 850 150 R 50 50 1 1 B
X VDD_CORE 80 2400 -50 150 L 50 50 1 1 W
X P5_OUTEN/P5_VDDOS[1] 81 2400 50 150 L 50 50 1 1 O
X P5_GTXCLK/P5_VDDOS[0] 82 2400 150 150 L 50 50 1 1 B
X P5_OUTCLK 83 2400 250 150 L 50 50 1 1 O
X P5_VDDO 84 2400 350 150 L 50 50 1 1 W
X P5_INCLK 85 2400 450 150 L 50 50 1 1 I
X P5_INDV 86 2400 550 150 L 50 50 1 1 O
X VDD_CORE 87 2400 650 150 L 50 50 1 1 W
X P5_IND[0] 88 2400 750 150 L 50 50 1 1 I
X P5_IND[1] 89 2400 850 150 L 50 50 1 1 I
X P0_AVDD 9 -2400 750 150 R 50 50 1 1 W
X P5_IND[2] 90 2400 950 150 L 50 50 1 1 I
X P5_IND[3] 91 2400 1050 150 L 50 50 1 1 I
X P5_VDDO 92 2400 1150 150 L 50 50 1 1 W
X VDD_CORE 93 2400 1250 150 L 50 50 1 1 W
X P5_CRS/MDC_PHY 94 2400 1350 150 L 50 50 1 1 O
X P5_COL/MDIO_PHY 95 2400 1450 150 L 50 50 1 1 B
X P6_RGMII_EN 96 2400 1550 150 L 50 50 1 1 I
X VDD_CORE 97 1550 2400 150 D 50 50 1 1 W
X P6_VDDO 98 1450 2400 150 D 50 50 1 1 W
X P6_OUTD[3]/P6_MODE[1] 99 1350 2400 150 D 50 50 1 1 O
ENDDRAW
ENDDEF
#
# 88F6281
#
DEF 88F6281 U 0 40 Y Y 1 F N
F0 "U" 0 850 50 H V C CNN
F1 "88F6281" 0 950 50 H V C CNN
F2 "" -450 650 50 H I C CNN
F3 "" -450 650 50 H I C CNN
DRAW
S -2350 2350 2300 -2300 0 1 0 f
P 2 0 1 0 -2300 2350 -2350 2300 N
X M_DQS[1] A01 -2150 2150 0 R 20 20 1 1 B
X M_DQ[9] A02 -1900 2150 0 R 20 20 1 1 B
X M_DQ[12] A03 -1650 2150 0 R 20 20 1 1 B
X M_DQ[11] A04 -1400 2150 0 R 20 20 1 1 B
X M_BA[1] A05 -1150 2150 0 R 20 20 1 1 B
X M_A[1] A06 -900 2150 0 R 20 20 1 1 B
X M_A[9] A07 -650 2150 0 R 20 20 1 1 O
X M_DQ[3] A08 -400 2150 0 R 20 20 1 1 B
X M_DQ[6] A09 -150 2150 0 R 20 20 1 1 B
X M_DQSn[0] A10 100 2150 0 R 20 20 1 1 B
X M_DQS[0] A11 350 2150 0 R 20 20 1 1 B
X M_DQ[2] A12 600 2150 0 R 20 20 1 1 B
X M_DQ[5] A13 850 2150 0 R 20 20 1 1 B
X M_A[4] A14 1100 2150 0 R 20 20 1 1 O
X M_A[6] A15 1350 2150 0 R 20 20 1 1 O
X M_CSn[0] A16 1600 2150 0 R 20 20 1 1 O
X M_ODT[1] A17 1850 2150 0 R 20 20 1 1 O
X M_CSn[1] A18 2100 2150 0 R 20 20 1 1 O
X M_DQSn[1] B01 -2150 1900 0 R 20 20 1 1 B
X M_DM[1] B02 -1900 1900 0 R 20 20 1 1 O
X M_DQ[14] B03 -1650 1900 0 R 20 20 1 1 B
X M_CSn[3] B04 -1400 1900 0 R 20 20 1 1 O
X M_WEn B05 -1150 1900 0 R 20 20 1 1 O
X M_A[10] B06 -900 1900 0 R 20 20 1 1 O
X M_A[5] B07 -650 1900 0 R 20 20 1 1 O
X M_DQ[4] B08 -400 1900 0 R 20 20 1 1 B
X M_DQ[1] B09 -150 1900 0 R 20 20 1 1 B
X M_DM[0] B10 100 1900 0 R 20 20 1 1 O
X M_DQ[7] B11 350 1900 0 R 20 20 1 1 B
X M_DQ[0] B12 600 1900 0 R 20 20 1 1 B
X M_A[8] B13 850 1900 0 R 20 20 1 1 O
X M_A[13] B14 1100 1900 0 R 20 20 1 1 O
X M_A[2] B15 1350 1900 0 R 20 20 1 1 O
X M_ODT[0] B16 1600 1900 0 R 20 20 1 1 O
X M_RASn B17 1850 1900 0 R 20 20 1 1 O
X M_STARTBURST B18 2100 1900 0 R 20 20 1 1 O
X M_DQ[15] C01 -2150 1650 0 R 20 20 1 1 B
X M_DQ[13] C02 -1900 1650 0 R 20 20 1 1 B
X VSS C03 -1650 1650 0 R 20 20 1 1 W
X VSS C04 -1400 1650 0 R 20 20 1 1 W
X M_BA[0] C05 -1150 1650 0 R 20 20 1 1 O
X M_BA[2] C06 -900 1650 0 R 20 20 1 1 O
X VSS C07 -650 1650 0 R 20 20 1 1 W
X M_A[7] C08 -400 1650 0 R 20 20 1 1 O
X M_A[14] C09 -150 1650 0 R 20 20 1 1 O
X M_A[12] C10 100 1650 0 R 20 20 1 1 O
X VSS C11 350 1650 0 R 20 20 1 1 W
X M_CSn[2] C12 600 1650 0 R 20 20 1 1 O
X M_A[0] C13 850 1650 0 R 20 20 1 1 O
X VSS C14 1100 1650 0 R 20 20 1 1 W
X VSS C15 1350 1650 0 R 20 20 1 1 W
X VSS C16 1600 1650 0 R 20 20 1 1 W
X M_STARTBURST_IN C17 1850 1650 0 R 20 19 1 1 I
X M_NCAL C18 2100 1650 0 R 20 20 1 1 I
X M_DQ[8] D01 -2150 1400 0 R 20 20 1 1 B
X M_DQ[10] D02 -1900 1400 0 R 20 20 1 1 B
X VSS D03 -1650 1400 0 R 20 20 1 1 W
X VSS D04 -1400 1400 0 R 20 20 1 1 W
X VSS D05 -1150 1400 0 R 20 20 1 1 W
X NC D06 -900 1400 0 R 20 20 1 1 N
X VSS D07 -650 1400 0 R 20 20 1 1 W
X M_CKE D08 -400 1400 0 R 20 20 1 1 O
X M_A[3] D09 -150 1400 0 R 20 20 1 1 O
X VSS D10 100 1400 0 R 20 20 1 1 W
X VSS D11 350 1400 0 R 20 20 1 1 W
X M_A[11] D12 600 1400 0 R 20 20 1 1 O
X M_CASn D13 850 1400 0 R 20 20 1 1 O
X M_CLKOUT D14 1100 1400 0 R 20 20 1 1 O
X M_CLKOUTn D15 1350 1400 0 R 20 20 1 1 O
X M_PCAL D16 1600 1400 0 R 20 20 1 1 I
X VSS D17 1850 1400 0 R 20 20 1 1 W
X VSS D18 2100 1400 0 R 20 20 1 1 W
X VSS E01 -2150 1150 0 R 20 20 1 1 W
X VSS E02 -1900 1150 0 R 20 20 1 1 W
X RESERVED E03 -1650 1150 0 R 20 20 1 1 B
X VSS E04 -1400 1150 0 R 20 20 1 1 W
X VSS E15 1350 1150 0 R 20 20 1 1 W
X VSS E16 1600 1150 0 R 20 20 1 1 W
X VSS E17 1850 1150 0 R 20 20 1 1 W
X RTC_XOUT E18 2100 1150 0 R 20 20 1 1 O
X USB_DM F01 -2150 900 0 R 20 20 1 1 B
X USB_DP F02 -1900 900 0 R 20 20 1 1 B
X RESERVED F03 -1650 900 0 R 20 20 1 1 B
X MRn F04 -1400 900 0 R 20 20 1 1 I
X VDD_M F06 -900 900 0 R 20 20 1 1 W
X VDD_M F07 -650 900 0 R 20 20 1 1 W
X VDD_M F08 -400 900 0 R 20 20 1 1 W
X VDD_M F09 -150 900 0 R 20 20 1 1 W
X VDD_M F10 100 900 0 R 20 20 1 1 W
X VDD_M F11 350 900 0 R 20 20 1 1 W
X VDD_M F12 600 900 0 R 20 20 1 1 W
X RTC_AVSS F13 850 900 0 R 20 20 1 1 W
X PEX_CLK_P F15 1350 900 0 R 20 20 1 1 O
X PEX_CLK_N F16 1600 900 0 R 20 20 1 1 O
X VSS F17 1850 900 0 R 20 20 1 1 W
X RTC_XIN F18 2100 900 0 R 20 20 1 1 I
X VSS G01 -2150 650 0 R 20 20 1 1 W
X VSS G02 -1900 650 0 R 20 20 1 1 W
X VSS G03 -1650 650 0 R 20 20 1 1 W
X VHV G04 -1400 650 0 R 20 20 1 1 W
X USB_AVDD G06 -900 650 0 R 20 20 1 1 W
X VSS G07 -650 650 0 R 20 20 1 1 W
X VSS G08 -400 650 0 R 20 20 1 1 W
X VDD G09 -150 650 0 R 20 20 1 1 W
X VDD G10 100 650 0 R 20 20 1 1 W
X VSS G11 350 650 0 R 20 20 1 1 W
X VDD G12 600 650 0 R 20 20 1 1 W
X RTC_AVDD G13 850 650 0 R 20 20 1 1 W
X TP G15 1350 650 0 R 20 20 1 1 O
X VSS G16 1600 650 0 R 20 20 1 1 W
X VSS G17 1850 650 0 R 20 20 1 1 W
X VSS G18 2100 650 0 R 20 20 1 1 W
X GE_TXD[1] H01 -2150 400 0 R 20 20 1 1 O
X GE_TXD[0] H02 -1900 400 0 R 20 20 1 1 O
X GE_TXD[2] H03 -1650 400 0 R 20 20 1 1 O
X GE_TXD[3] H04 -1400 400 0 R 20 20 1 1 O
X VDD_GE_A H06 -900 400 0 R 20 20 1 1 W
X VSS H07 -650 400 0 R 20 20 1 1 W
X VSS H08 -400 400 0 R 20 20 1 1 W
X VSS H09 -150 400 0 R 20 20 1 1 W
X VSS H10 100 400 0 R 20 20 1 1 W
X VSS H11 350 400 0 R 20 20 1 1 W
X CORE_PLL_AVSS H12 600 400 0 R 20 20 1 1 W
X PEX_AVDD H13 850 400 0 R 20 20 1 1 W
X VSS H15 1350 400 0 R 20 20 1 1 W
X VSS H16 1600 400 0 R 20 20 1 1 W
X PEX_RX_P H17 1850 400 0 R 20 20 1 1 I
X PEX_RX_N H18 2100 400 0 R 20 20 1 1 I
X GE_TCLKOUT J01 -2150 150 0 R 20 20 1 1 B
X GE_RXCLK J02 -1900 150 0 R 20 20 1 1 I
X VSS J03 -1650 150 0 R 20 20 1 1 W
X GE_TXCTL J04 -1400 150 0 R 20 20 1 1 O
X VDD_GE_A J06 -900 150 0 R 20 20 1 1 W
X VDD J07 -650 150 0 R 20 20 1 1 W
X VSS J08 -400 150 0 R 20 20 1 1 W
X VSS J09 -150 150 0 R 20 20 1 1 W
X VSS J10 100 150 0 R 20 20 1 1 W
X VSS J11 350 150 0 R 20 20 1 1 W
X CORE_PLL_AVDD J12 600 150 0 R 20 20 1 1 W
X VDD J13 850 150 0 R 20 20 1 1 W
X XTAL_AVSS J15 1350 150 0 R 20 20 1 1 W
X PEX_ISET J16 1600 150 0 R 20 20 1 1 I
X VSS J17 1850 150 0 R 20 20 1 1 W
X VSS J18 2100 150 0 R 20 20 1 1 W
X GE_RXCTL K01 -2150 -100 0 R 20 20 1 1 I
X GE_RXD[0] K02 -1900 -100 0 R 20 20 1 1 I
X GE_RXD[1] K03 -1650 -100 0 R 20 20 1 1 I
X GE_RXD[2] K04 -1400 -100 0 R 20 20 1 1 I
X VDD_GE_B K06 -900 -100 0 R 20 20 1 1 W
X VSS K07 -650 -100 0 R 20 20 1 1 W
X VSS K08 -400 -100 0 R 20 20 1 1 W
X VSS K09 -150 -100 0 R 20 20 1 1 W
X VDD_CPU K10 100 -100 0 R 20 20 1 1 W
X VDD_CPU K11 350 -100 0 R 20 20 1 1 W
X VDD_CPU K12 600 -100 0 R 20 20 1 1 W
X VDD_CPU K13 850 -100 0 R 20 20 1 1 W
X XTAL_AVDD K15 1350 -100 0 R 20 20 1 1 W
X VSS K16 1600 -100 0 R 20 20 1 1 W
X PEX_TX_P K17 1850 -100 0 R 20 20 1 1 O
X PEX_TX_N K18 2100 -100 0 R 20 20 1 1 O
X GE_RXD[3] L01 -2150 -350 0 R 20 20 1 1 I
X GE_MDIO L02 -1900 -350 0 R 20 20 1 1 B
X GE_MDC L03 -1650 -350 0 R 20 20 1 1 O
X MPP[34] L04 -1400 -350 0 R 20 20 1 1 B
X VDD_GE_B L06 -900 -350 0 R 20 20 1 1 W
X VSS L07 -650 -350 0 R 20 20 1 1 W
X VSS L08 -400 -350 0 R 20 20 1 1 W
X VDD_CPU L09 -150 -350 0 R 20 20 1 1 W
X VDD L10 100 -350 0 R 20 20 1 1 W
X VDD L11 350 -350 0 R 20 20 1 1 W
X VDD_CPU L12 600 -350 0 R 20 20 1 1 W
X VDD_CPU L13 850 -350 0 R 20 20 1 1 W
X ISET L15 1350 -350 0 R 20 20 1 1 I
X VSS L16 1600 -350 0 R 20 20 1 1 W
X VSS L17 1850 -350 0 R 20 20 1 1 W
X VSS L18 2100 -350 0 R 20 20 1 1 W
X MPP[28] M01 -2150 -600 0 R 20 20 1 1 B
X MPP[35] M02 -1900 -600 0 R 20 20 1 1 B
X VSS M03 -1650 -600 0 R 20 20 1 1 W
X MPP[20] M04 -1400 -600 0 R 20 20 1 1 B
X VDD M06 -900 -600 0 R 20 20 1 1 W
X VSS M07 -650 -600 0 R 20 20 1 1 W
X VDD M08 -400 -600 0 R 20 20 1 1 W
X VDD_CPU M09 -150 -600 0 R 20 20 1 1 W
X CPU_PLL_AVDD M10 100 -600 0 R 20 20 1 1 W
X CPU_PLL_AVSS M11 350 -600 0 R 20 20 1 1 W
X VSS M12 600 -600 0 R 20 20 1 1 W
X VDDO M13 850 -600 0 R 20 20 1 1 W
X SSCG_AVDD M15 1350 -600 0 R 20 20 1 1 W
X RESERVED M16 1600 -600 0 R 20 20 1 1 B
X VSS M17 1850 -600 0 R 20 20 1 1 W
X REF_CLK_XIN M18 2100 -600 0 R 20 20 1 1 I
X MPP[29] N01 -2150 -850 0 R 20 20 1 1 B
X MPP[22] N02 -1900 -850 0 R 20 20 1 1 B
X MPP[33] N03 -1650 -850 0 R 20 20 1 1 B
X MPP[31] N04 -1400 -850 0 R 20 20 1 1 B
X SATA1_AVDD N06 -900 -850 0 R 20 20 1 1 W
X VSS N07 -650 -850 0 R 20 20 1 1 W
X SATA0_AVDD N08 -400 -850 0 R 20 20 1 1 W
X VDD_CPU N09 -150 -850 0 R 20 20 1 1 W
X VDDO N10 100 -850 0 R 20 20 1 1 W
X VDD_CPU N11 350 -850 0 R 20 20 1 1 W
X VDDO N12 600 -850 0 R 20 20 1 1 W
X VDDO N13 850 -850 0 R 20 20 1 1 W
X SSCG_AVSS N15 1350 -850 0 R 20 20 1 1 W
X MPP[49] N16 1600 -850 0 R 20 20 1 1 B
X VSS N17 1850 -850 0 R 20 20 1 1 W
X XOUT N18 2100 -850 0 R 20 20 1 1 O
X MPP[23] P01 -2150 -1100 0 R 20 20 1 1 B
X MPP[32] P02 -1900 -1100 0 R 20 20 1 1 B
X MPP[24] P03 -1650 -1100 0 R 20 20 1 1 B
X MPP[26] P04 -1400 -1100 0 R 20 20 1 1 B
X MPP[45] P15 1350 -1100 0 R 20 20 1 1 B
X MPP[46] P16 1600 -1100 0 R 20 20 1 1 B
X MPP[48] P17 1850 -1100 0 R 20 20 1 1 B
X VSS P18 2100 -1100 0 R 20 20 1 1 W
X MPP[21] R01 -2150 -1350 0 R 20 20 1 1 B
X MPP[30] R02 -1900 -1350 0 R 20 20 1 1 B
X MPP[25] R03 -1650 -1350 0 R 20 20 1 1 B
X MPP[27] R04 -1400 -1350 0 R 20 20 1 1 B
X VSS R05 -1150 -1350 0 R 20 20 1 1 W
X MPP[10] R06 -900 -1350 0 R 20 20 1 1 B
X MPP[6] R07 -650 -1350 0 R 20 20 1 1 B
X MPP[7] R08 -400 -1350 0 R 20 20 1 1 B
X VSS R09 -150 -1350 0 R 20 20 1 1 W
X NF_ALE R10 100 -1350 0 R 20 20 1 1 O
X NF_CLE R11 350 -1350 0 R 20 20 1 1 O
X VSS R12 600 -1350 0 R 20 20 1 1 W
X SYSRSTn R13 850 -1350 0 R 20 20 1 1 I
X JT_TDI R14 1100 -1350 0 R 20 20 1 1 I
X VSS R15 1350 -1350 0 R 20 20 1 1 W
X MPP[39] R16 1600 -1350 0 R 20 20 1 1 B
X MPP[44] R17 1850 -1350 0 R 20 20 1 1 B
X MPP[47] R18 2100 -1350 0 R 20 20 1 1 B
X VSS T01 -2150 -1600 0 R 20 20 1 1 W
X VSS T02 -1900 -1600 0 R 20 20 1 1 W
X VSS T03 -1650 -1600 0 R 20 20 1 1 W
X VSS T04 -1400 -1600 0 R 20 20 1 1 W
X VSS T05 -1150 -1600 0 R 20 20 1 1 W
X VSS T06 -900 -1600 0 R 20 20 1 1 W
X MPP[11] T07 -650 -1600 0 R 20 20 1 1 B
X MPP[9] T08 -400 -1600 0 R 20 20 1 1 B
X MPP[4] T09 -150 -1600 0 R 20 20 1 1 B
X MPP[5] T10 100 -1600 0 R 20 20 1 1 B
X MPP[13] T11 350 -1600 0 R 20 20 1 1 B
X MPP[16] T12 600 -1600 0 R 20 20 1 1 B
X MPP[17] T13 850 -1600 0 R 20 20 1 1 B
X JT_TMS_CORE T14 1100 -1600 0 R 20 20 1 1 I
X JT_RSTn T15 1350 -1600 0 R 20 20 1 1 I
X NC T16 1600 -1600 0 R 20 20 1 1 N
X MPP[40] T17 1850 -1600 0 R 20 20 1 1 B
X MPP[42] T18 2100 -1600 0 R 20 20 1 1 B
X SATA1_R_N U01 -2150 -1850 0 R 20 20 1 1 I
X SATA1_T_N U02 -1900 -1850 0 R 20 20 1 1 O
X VSS U03 -1650 -1850 0 R 20 20 1 1 W
X SATA0_R_N U04 -1400 -1850 0 R 20 20 1 1 I
X SATA0_T_N U05 -1150 -1850 0 R 20 20 1 1 O
X VSS U06 -900 -1850 0 R 20 20 1 1 W
X MPP[8] U07 -650 -1850 0 R 20 20 1 1 B
X VSS U08 -400 -1850 0 R 20 20 1 1 W
X MPP[0] U09 -150 -1850 0 R 20 20 1 1 B
X MPP[19] U10 100 -1850 0 R 20 20 1 1 B
X NF_REn U11 350 -1850 0 R 20 20 1 1 O
X MPP[12] U12 600 -1850 0 R 20 20 1 1 B
X MPP[15] U13 850 -1850 0 R 20 20 1 1 B
X VSS U14 1100 -1850 0 R 20 20 1 1 W
X JT_TDO U15 1350 -1850 0 R 20 20 1 1 O
X MPP[41] U16 1600 -1850 0 R 20 20 1 1 B
X VSS U17 1850 -1850 0 R 20 20 1 1 W
X MPP[43] U18 2100 -1850 0 R 20 20 1 1 B
X SATA1_R_P V01 -2150 -2100 0 R 20 20 1 1 I
X SATA1_T_P V02 -1900 -2100 0 R 20 20 1 1 O
X VSS V03 -1650 -2100 0 R 20 20 1 1 W
X SATA0_R_P V04 -1400 -2100 0 R 20 20 1 1 I
X SATA0_T_P V05 -1150 -2100 0 R 20 20 1 1 O
X VSS V06 -900 -2100 0 R 20 20 1 1 W
X MPP[2] V07 -650 -2100 0 R 20 20 1 1 B
X MPP[1] V08 -400 -2100 0 R 20 20 1 1 B
X MPP[3] V09 -150 -2100 0 R 20 20 1 1 B
X MPP[18] V10 100 -2100 0 R 20 20 1 1 B
X NF_CEn V11 350 -2100 0 R 20 20 1 1 O
X NF_WEn V12 600 -2100 0 R 20 20 1 1 I
X MPP[14] V13 850 -2100 0 R 20 20 1 1 B
X JT_CLK V14 1100 -2100 0 R 20 20 1 1 I
X JT_TMS_CPU V15 1350 -2100 0 R 20 20 1 1 I
X MPP[37] V16 1600 -2100 0 R 20 20 1 1 B
X MPP[38] V17 1850 -2100 0 R 20 20 1 1 B
X MPP[36] V18 2100 -2100 0 R 20 20 1 1 B

ENDDRAW
ENDDEF
#
#End Library
