// This is a module that implements an AND gate
module and_gate( 
input a, 
input b, 
output out );
// assign the AND of a and b to out