# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do EE214_Project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/SPI_Master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:51 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/SPI_Master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture behaviour of spi_master
# End time: 14:02:51 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/SPI_Slave.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:51 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/SPI_Slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_slave
# -- Compiling architecture behaviour of spi_slave
# End time: 14:02:51 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/TopLevelEntity.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:51 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/TopLevelEntity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TopLevelEntity
# -- Compiling architecture Behavioral of TopLevelEntity
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity spi_master
# -- Loading entity spi_slave
# End time: 14:02:51 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:51 on Oct 24,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Revan/OneDrive/Desktop/Autumn_24(3)/EE214/Project/Task_1/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture Behavioral of testbench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity spi_master
# -- Loading entity spi_slave
# End time: 14:02:51 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:02:51 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(behavioral)
# Loading work.spi_master(behaviour)
# Loading work.spi_slave(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 15:25:58 on Oct 24,2024, Elapsed time: 1:23:07
# Errors: 0, Warnings: 0
