{
  "module_name": "starfive-jh7100.h",
  "hash_id": "896f72cd0771eef1df4a6e7cec72ae14fa49f399fc42d04a2928facc2cc073a5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/starfive-jh7100.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__\n#define __DT_BINDINGS_CLOCK_STARFIVE_JH7100_H__\n\n#define JH7100_CLK_CPUNDBUS_ROOT\t0\n#define JH7100_CLK_DLA_ROOT\t\t1\n#define JH7100_CLK_DSP_ROOT\t\t2\n#define JH7100_CLK_GMACUSB_ROOT\t\t3\n#define JH7100_CLK_PERH0_ROOT\t\t4\n#define JH7100_CLK_PERH1_ROOT\t\t5\n#define JH7100_CLK_VIN_ROOT\t\t6\n#define JH7100_CLK_VOUT_ROOT\t\t7\n#define JH7100_CLK_AUDIO_ROOT\t\t8\n#define JH7100_CLK_CDECHIFI4_ROOT\t9\n#define JH7100_CLK_CDEC_ROOT\t\t10\n#define JH7100_CLK_VOUTBUS_ROOT\t\t11\n#define JH7100_CLK_CPUNBUS_ROOT_DIV\t12\n#define JH7100_CLK_DSP_ROOT_DIV\t\t13\n#define JH7100_CLK_PERH0_SRC\t\t14\n#define JH7100_CLK_PERH1_SRC\t\t15\n#define JH7100_CLK_PLL0_TESTOUT\t\t16\n#define JH7100_CLK_PLL1_TESTOUT\t\t17\n#define JH7100_CLK_PLL2_TESTOUT\t\t18\n#define JH7100_CLK_PLL2_REF\t\t19\n#define JH7100_CLK_CPU_CORE\t\t20\n#define JH7100_CLK_CPU_AXI\t\t21\n#define JH7100_CLK_AHB_BUS\t\t22\n#define JH7100_CLK_APB1_BUS\t\t23\n#define JH7100_CLK_APB2_BUS\t\t24\n#define JH7100_CLK_DOM3AHB_BUS\t\t25\n#define JH7100_CLK_DOM7AHB_BUS\t\t26\n#define JH7100_CLK_U74_CORE0\t\t27\n#define JH7100_CLK_U74_CORE1\t\t28\n#define JH7100_CLK_U74_AXI\t\t29\n#define JH7100_CLK_U74RTC_TOGGLE\t30\n#define JH7100_CLK_SGDMA2P_AXI\t\t31\n#define JH7100_CLK_DMA2PNOC_AXI\t\t32\n#define JH7100_CLK_SGDMA2P_AHB\t\t33\n#define JH7100_CLK_DLA_BUS\t\t34\n#define JH7100_CLK_DLA_AXI\t\t35\n#define JH7100_CLK_DLANOC_AXI\t\t36\n#define JH7100_CLK_DLA_APB\t\t37\n#define JH7100_CLK_VP6_CORE\t\t38\n#define JH7100_CLK_VP6BUS_SRC\t\t39\n#define JH7100_CLK_VP6_AXI\t\t40\n#define JH7100_CLK_VCDECBUS_SRC\t\t41\n#define JH7100_CLK_VDEC_BUS\t\t42\n#define JH7100_CLK_VDEC_AXI\t\t43\n#define JH7100_CLK_VDECBRG_MAIN\t\t44\n#define JH7100_CLK_VDEC_BCLK\t\t45\n#define JH7100_CLK_VDEC_CCLK\t\t46\n#define JH7100_CLK_VDEC_APB\t\t47\n#define JH7100_CLK_JPEG_AXI\t\t48\n#define JH7100_CLK_JPEG_CCLK\t\t49\n#define JH7100_CLK_JPEG_APB\t\t50\n#define JH7100_CLK_GC300_2X\t\t51\n#define JH7100_CLK_GC300_AHB\t\t52\n#define JH7100_CLK_JPCGC300_AXIBUS\t53\n#define JH7100_CLK_GC300_AXI\t\t54\n#define JH7100_CLK_JPCGC300_MAIN\t55\n#define JH7100_CLK_VENC_BUS\t\t56\n#define JH7100_CLK_VENC_AXI\t\t57\n#define JH7100_CLK_VENCBRG_MAIN\t\t58\n#define JH7100_CLK_VENC_BCLK\t\t59\n#define JH7100_CLK_VENC_CCLK\t\t60\n#define JH7100_CLK_VENC_APB\t\t61\n#define JH7100_CLK_DDRPLL_DIV2\t\t62\n#define JH7100_CLK_DDRPLL_DIV4\t\t63\n#define JH7100_CLK_DDRPLL_DIV8\t\t64\n#define JH7100_CLK_DDROSC_DIV2\t\t65\n#define JH7100_CLK_DDRC0\t\t66\n#define JH7100_CLK_DDRC1\t\t67\n#define JH7100_CLK_DDRPHY_APB\t\t68\n#define JH7100_CLK_NOC_ROB\t\t69\n#define JH7100_CLK_NOC_COG\t\t70\n#define JH7100_CLK_NNE_AHB\t\t71\n#define JH7100_CLK_NNEBUS_SRC1\t\t72\n#define JH7100_CLK_NNE_BUS\t\t73\n#define JH7100_CLK_NNE_AXI\t\t74\n#define JH7100_CLK_NNENOC_AXI\t\t75\n#define JH7100_CLK_DLASLV_AXI\t\t76\n#define JH7100_CLK_DSPX2C_AXI\t\t77\n#define JH7100_CLK_HIFI4_SRC\t\t78\n#define JH7100_CLK_HIFI4_COREFREE\t79\n#define JH7100_CLK_HIFI4_CORE\t\t80\n#define JH7100_CLK_HIFI4_BUS\t\t81\n#define JH7100_CLK_HIFI4_AXI\t\t82\n#define JH7100_CLK_HIFI4NOC_AXI\t\t83\n#define JH7100_CLK_SGDMA1P_BUS\t\t84\n#define JH7100_CLK_SGDMA1P_AXI\t\t85\n#define JH7100_CLK_DMA1P_AXI\t\t86\n#define JH7100_CLK_X2C_AXI\t\t87\n#define JH7100_CLK_USB_BUS\t\t88\n#define JH7100_CLK_USB_AXI\t\t89\n#define JH7100_CLK_USBNOC_AXI\t\t90\n#define JH7100_CLK_USBPHY_ROOTDIV\t91\n#define JH7100_CLK_USBPHY_125M\t\t92\n#define JH7100_CLK_USBPHY_PLLDIV25M\t93\n#define JH7100_CLK_USBPHY_25M\t\t94\n#define JH7100_CLK_AUDIO_DIV\t\t95\n#define JH7100_CLK_AUDIO_SRC\t\t96\n#define JH7100_CLK_AUDIO_12288\t\t97\n#define JH7100_CLK_VIN_SRC\t\t98\n#define JH7100_CLK_ISP0_BUS\t\t99\n#define JH7100_CLK_ISP0_AXI\t\t100\n#define JH7100_CLK_ISP0NOC_AXI\t\t101\n#define JH7100_CLK_ISPSLV_AXI\t\t102\n#define JH7100_CLK_ISP1_BUS\t\t103\n#define JH7100_CLK_ISP1_AXI\t\t104\n#define JH7100_CLK_ISP1NOC_AXI\t\t105\n#define JH7100_CLK_VIN_BUS\t\t106\n#define JH7100_CLK_VIN_AXI\t\t107\n#define JH7100_CLK_VINNOC_AXI\t\t108\n#define JH7100_CLK_VOUT_SRC\t\t109\n#define JH7100_CLK_DISPBUS_SRC\t\t110\n#define JH7100_CLK_DISP_BUS\t\t111\n#define JH7100_CLK_DISP_AXI\t\t112\n#define JH7100_CLK_DISPNOC_AXI\t\t113\n#define JH7100_CLK_SDIO0_AHB\t\t114\n#define JH7100_CLK_SDIO0_CCLKINT\t115\n#define JH7100_CLK_SDIO0_CCLKINT_INV\t116\n#define JH7100_CLK_SDIO1_AHB\t\t117\n#define JH7100_CLK_SDIO1_CCLKINT\t118\n#define JH7100_CLK_SDIO1_CCLKINT_INV\t119\n#define JH7100_CLK_GMAC_AHB\t\t120\n#define JH7100_CLK_GMAC_ROOT_DIV\t121\n#define JH7100_CLK_GMAC_PTP_REF\t\t122\n#define JH7100_CLK_GMAC_GTX\t\t123\n#define JH7100_CLK_GMAC_RMII_TX\t\t124\n#define JH7100_CLK_GMAC_RMII_RX\t\t125\n#define JH7100_CLK_GMAC_TX\t\t126\n#define JH7100_CLK_GMAC_TX_INV\t\t127\n#define JH7100_CLK_GMAC_RX_PRE\t\t128\n#define JH7100_CLK_GMAC_RX_INV\t\t129\n#define JH7100_CLK_GMAC_RMII\t\t130\n#define JH7100_CLK_GMAC_TOPHYREF\t131\n#define JH7100_CLK_SPI2AHB_AHB\t\t132\n#define JH7100_CLK_SPI2AHB_CORE\t\t133\n#define JH7100_CLK_EZMASTER_AHB\t\t134\n#define JH7100_CLK_E24_AHB\t\t135\n#define JH7100_CLK_E24RTC_TOGGLE\t136\n#define JH7100_CLK_QSPI_AHB\t\t137\n#define JH7100_CLK_QSPI_APB\t\t138\n#define JH7100_CLK_QSPI_REF\t\t139\n#define JH7100_CLK_SEC_AHB\t\t140\n#define JH7100_CLK_AES\t\t\t141\n#define JH7100_CLK_SHA\t\t\t142\n#define JH7100_CLK_PKA\t\t\t143\n#define JH7100_CLK_TRNG_APB\t\t144\n#define JH7100_CLK_OTP_APB\t\t145\n#define JH7100_CLK_UART0_APB\t\t146\n#define JH7100_CLK_UART0_CORE\t\t147\n#define JH7100_CLK_UART1_APB\t\t148\n#define JH7100_CLK_UART1_CORE\t\t149\n#define JH7100_CLK_SPI0_APB\t\t150\n#define JH7100_CLK_SPI0_CORE\t\t151\n#define JH7100_CLK_SPI1_APB\t\t152\n#define JH7100_CLK_SPI1_CORE\t\t153\n#define JH7100_CLK_I2C0_APB\t\t154\n#define JH7100_CLK_I2C0_CORE\t\t155\n#define JH7100_CLK_I2C1_APB\t\t156\n#define JH7100_CLK_I2C1_CORE\t\t157\n#define JH7100_CLK_GPIO_APB\t\t158\n#define JH7100_CLK_UART2_APB\t\t159\n#define JH7100_CLK_UART2_CORE\t\t160\n#define JH7100_CLK_UART3_APB\t\t161\n#define JH7100_CLK_UART3_CORE\t\t162\n#define JH7100_CLK_SPI2_APB\t\t163\n#define JH7100_CLK_SPI2_CORE\t\t164\n#define JH7100_CLK_SPI3_APB\t\t165\n#define JH7100_CLK_SPI3_CORE\t\t166\n#define JH7100_CLK_I2C2_APB\t\t167\n#define JH7100_CLK_I2C2_CORE\t\t168\n#define JH7100_CLK_I2C3_APB\t\t169\n#define JH7100_CLK_I2C3_CORE\t\t170\n#define JH7100_CLK_WDTIMER_APB\t\t171\n#define JH7100_CLK_WDT_CORE\t\t172\n#define JH7100_CLK_TIMER0_CORE\t\t173\n#define JH7100_CLK_TIMER1_CORE\t\t174\n#define JH7100_CLK_TIMER2_CORE\t\t175\n#define JH7100_CLK_TIMER3_CORE\t\t176\n#define JH7100_CLK_TIMER4_CORE\t\t177\n#define JH7100_CLK_TIMER5_CORE\t\t178\n#define JH7100_CLK_TIMER6_CORE\t\t179\n#define JH7100_CLK_VP6INTC_APB\t\t180\n#define JH7100_CLK_PWM_APB\t\t181\n#define JH7100_CLK_MSI_APB\t\t182\n#define JH7100_CLK_TEMP_APB\t\t183\n#define JH7100_CLK_TEMP_SENSE\t\t184\n#define JH7100_CLK_SYSERR_APB\t\t185\n\n#define JH7100_CLK_PLL0_OUT\t\t186\n#define JH7100_CLK_PLL1_OUT\t\t187\n#define JH7100_CLK_PLL2_OUT\t\t188\n\n#define JH7100_CLK_END\t\t\t189\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}