
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.141299                       # Number of seconds simulated
sim_ticks                                2141298859500                       # Number of ticks simulated
final_tick                               2141298859500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 315432                       # Simulator instruction rate (inst/s)
host_op_rate                                   552834                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1350866472                       # Simulator tick rate (ticks/s)
host_mem_usage                                 600684                       # Number of bytes of host memory used
host_seconds                                  1585.13                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           72032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       336760224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336832256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        72032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41771936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41771936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10523757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10526008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1305373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1305373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              33639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          157269137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157302777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         33639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            33639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19507756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19507756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19507756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             33639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         157269137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176810533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10526008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305373                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10526008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1305373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              672541952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1122560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75923392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336832256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41771936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  17540                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                119043                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            670289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            648852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            651441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            691264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            645707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            643265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            667963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            639863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            645457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            644435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           648150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           664801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           668422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           659360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           664096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74939                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2141281081500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10526008                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1305373                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10508466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6068798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.330080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.025458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.358795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2251090     37.09%     37.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3593251     59.21%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85185      1.40%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24332      0.40%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13180      0.22%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10891      0.18%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10781      0.18%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8970      0.15%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71118      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6068798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.903753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.826816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    221.528176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         66463     92.28%     92.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5117      7.10%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          247      0.34%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          102      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           37      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           31      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72023                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.471169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.450689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54316     75.41%     75.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1588      2.20%     77.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16012     22.23%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72023                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 245893631250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            442927406250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52542340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23399.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42149.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       314.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5127527                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  498446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     180983.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21713004180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11540735415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             37546718160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3153934440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         160333761120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         131592388230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5062114080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    630178826160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     90449490240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      61806463110                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1153393249035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            538.641881                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1839495953750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5692050250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   67918408000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 221984594500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 235546721000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  228184585750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1381972500000                       # Time in different power states
system.mem_ctrls_1.actEnergy              21618213540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11490352995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             37483743360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3038567220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         161100831840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         131659962870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5316933600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    627200635440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     92560800960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62617447740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1154105784315                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            538.974638                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1838678804250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   6007875500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   68251072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 222200198250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 241041891250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  228355954250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1375441868250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4282597719                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4282597719                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17406374                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.401799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276403427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17408422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.877569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1877907500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.401799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1085                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311220271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311220271                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    205050239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205050239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71353188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71353188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     276403427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        276403427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    276403427                       # number of overall hits
system.cpu.dcache.overall_hits::total       276403427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     16283051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16283051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1125371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1125371                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17408422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17408422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17408422                       # number of overall misses
system.cpu.dcache.overall_misses::total      17408422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1045147599500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1045147599500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49508093500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49508093500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1094655693000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1094655693000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1094655693000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1094655693000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811849                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073568                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015527                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.059250                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059250                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.059250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059250                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64186.226494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64186.226494                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43992.686412                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43992.686412                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62880.810966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62880.810966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62880.810966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62880.810966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4316057                       # number of writebacks
system.cpu.dcache.writebacks::total           4316057                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16283051                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1125371                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17408422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17408422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17408422                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1028864548500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1028864548500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48382722500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48382722500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1077247271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1077247271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1077247271000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1077247271000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.073568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059250                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63186.226494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63186.226494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42992.686412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42992.686412                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61880.810966                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61880.810966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61880.810966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61880.810966                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           7727590                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.783349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           669590099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           7727845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.646419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.783349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.995247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         685045789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        685045789                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    669590099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       669590099                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     669590099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        669590099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    669590099                       # number of overall hits
system.cpu.icache.overall_hits::total       669590099                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      7727845                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7727845                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      7727845                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7727845                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      7727845                       # number of overall misses
system.cpu.icache.overall_misses::total       7727845                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 100680264000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 100680264000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 100680264000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 100680264000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 100680264000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 100680264000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011409                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011409                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13028.245779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13028.245779                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13028.245779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13028.245779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13028.245779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13028.245779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      7727590                       # number of writebacks
system.cpu.icache.writebacks::total           7727590                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      7727845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7727845                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      7727845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7727845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      7727845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7727845                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  92952419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  92952419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  92952419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  92952419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  92952419000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  92952419000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011409                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011409                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011409                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12028.245779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12028.245779                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12028.245779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12028.245779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12028.245779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12028.245779                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  10704524                       # number of replacements
system.l2.tags.tagsinuse                 32608.438285                       # Cycle average of tags in use
system.l2.tags.total_refs                    38932442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10737292                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.625909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               28612763000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      535.637589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         16.101592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32056.699104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.978293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9023                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61007523                       # Number of tag accesses
system.l2.tags.data_accesses                 61007523                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4316057                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4316057                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      7727590                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7727590                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             671600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                671600                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         7725594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7725594                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        6213065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6213065                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               7725594                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6884665                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14610259                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              7725594                       # number of overall hits
system.l2.overall_hits::cpu.data              6884665                       # number of overall hits
system.l2.overall_hits::total                14610259                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           453771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              453771                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2251                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10069986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10069986                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2251                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10523757                       # number of demand (read+write) misses
system.l2.demand_misses::total               10526008                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2251                       # number of overall misses
system.l2.overall_misses::cpu.data           10523757                       # number of overall misses
system.l2.overall_misses::total              10526008                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39642866000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39642866000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    241914500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    241914500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 939202732500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 939202732500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     241914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  978845598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     979087513000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    241914500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 978845598500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    979087513000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4316057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4316057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      7727590                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7727590                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1125371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      7727845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7727845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16283051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           7727845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17408422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25136267                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          7727845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17408422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25136267                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.403219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.403219                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000291                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.618434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.618434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000291                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.604521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.418758                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000291                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.604521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.418758                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87363.154543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87363.154543                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 107469.791204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107469.791204                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93267.531107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93267.531107                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 107469.791204                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93012.941908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93016.033524                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 107469.791204                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93012.941908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93016.033524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1305373                       # number of writebacks
system.l2.writebacks::total                   1305373                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       600497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        600497                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       453771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         453771                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2251                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10069986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10069986                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10523757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10526008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10523757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10526008                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35105156000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35105156000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    219404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    219404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 838502872500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 838502872500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    219404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 873608028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 873827433000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    219404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 873608028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 873827433000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.403219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.403219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.618434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.618434                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.604521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.418758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.604521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.418758                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77363.154543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77363.154543                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 97469.791204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97469.791204                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83267.531107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83267.531107                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 97469.791204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83012.941908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83016.033524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 97469.791204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83012.941908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83016.033524                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      21018984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10492976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10072237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1305373                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9187603                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453771                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10072237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31544992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31544992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31544992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    378604192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    378604192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               378604192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10526008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10526008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10526008                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23642508500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36337266750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     50270231                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     25133964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         812045                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       812045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2141298859500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24010896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5621430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7727590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22489468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1125371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7727845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16283051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     23183280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52223218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75406498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    494573920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    695183328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1189757248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10704524                       # Total snoops (count)
system.tol2bus.snoopTraffic                  41771936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35840791                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.148807                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35028746     97.73%     97.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 812045      2.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35840791                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31156939000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7727845000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17408422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
