#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f94aac07370 .scope module, "Register_File" "Register_File" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite"
    .port_info 1 /INPUT 5 "ReadReg1"
    .port_info 2 /INPUT 5 "ReadReg2"
    .port_info 3 /INPUT 5 "WriteReg"
    .port_info 4 /INPUT 32 "WriteData"
    .port_info 5 /OUTPUT 32 "ReadData1"
    .port_info 6 /OUTPUT 32 "ReadData2"
    .port_info 7 /INPUT 1 "print"
v0x7f94aac075d0_0 .var "ReadData1", 31 0;
v0x7f94aac17670_0 .var "ReadData2", 31 0;
o0x7f94ac832068 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f94aac17720_0 .net "ReadReg1", 4 0, o0x7f94ac832068;  0 drivers
o0x7f94ac832098 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f94aac177e0_0 .net "ReadReg2", 4 0, o0x7f94ac832098;  0 drivers
o0x7f94ac8320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f94aac17890_0 .net "RegWrite", 0 0, o0x7f94ac8320c8;  0 drivers
o0x7f94ac8320f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f94aac17970_0 .net "WriteData", 31 0, o0x7f94ac8320f8;  0 drivers
o0x7f94ac832128 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f94aac17a20_0 .net "WriteReg", 4 0, o0x7f94ac832128;  0 drivers
v0x7f94aac17ad0_0 .net *"_s11", 31 0, L_0x7f94aac183d0;  1 drivers
v0x7f94aac17b80_0 .net *"_s13", 6 0, L_0x7f94aac184b0;  1 drivers
L_0x7f94ac863050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f94aac17c90_0 .net *"_s16", 1 0, L_0x7f94ac863050;  1 drivers
v0x7f94aac17d40_0 .net *"_s2", 31 0, L_0x7f94aac181c0;  1 drivers
v0x7f94aac17df0_0 .net *"_s4", 6 0, L_0x7f94aac18290;  1 drivers
L_0x7f94ac863008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f94aac17ea0_0 .net *"_s7", 1 0, L_0x7f94ac863008;  1 drivers
v0x7f94aac17f50_0 .var/i "i", 31 0;
o0x7f94ac8322a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f94aac18000_0 .net "print", 0 0, o0x7f94ac8322a8;  0 drivers
v0x7f94aac180a0 .array "registerMem", 0 31, 31 0;
E_0x7f94aac05c80 .event edge, v0x7f94aac18000_0;
E_0x7f94aac05f00 .event edge, v0x7f94aac17970_0, v0x7f94aac17a20_0, v0x7f94aac17890_0;
E_0x7f94aac060e0 .event edge, L_0x7f94aac183d0, v0x7f94aac177e0_0;
E_0x7f94aac06f40 .event edge, L_0x7f94aac181c0, v0x7f94aac17720_0;
L_0x7f94aac181c0 .array/port v0x7f94aac180a0, L_0x7f94aac18290;
L_0x7f94aac18290 .concat [ 5 2 0 0], o0x7f94ac832068, L_0x7f94ac863008;
L_0x7f94aac183d0 .array/port v0x7f94aac180a0, L_0x7f94aac184b0;
L_0x7f94aac184b0 .concat [ 5 2 0 0], o0x7f94ac832098, L_0x7f94ac863050;
    .scope S_0x7f94aac07370;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94aac17f50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f94aac17f50_0;
    %store/vec4a v0x7f94aac180a0, 4, 0;
    %load/vec4 v0x7f94aac17f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f94aac17f50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f94aac07370;
T_1 ;
    %wait E_0x7f94aac06f40;
    %load/vec4 v0x7f94aac17720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f94aac180a0, 4;
    %store/vec4 v0x7f94aac075d0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f94aac07370;
T_2 ;
    %wait E_0x7f94aac060e0;
    %load/vec4 v0x7f94aac177e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f94aac180a0, 4;
    %store/vec4 v0x7f94aac17670_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f94aac07370;
T_3 ;
    %wait E_0x7f94aac05f00;
    %load/vec4 v0x7f94aac17890_0;
    %load/vec4 v0x7f94aac17970_0;
    %pushi/vec4 0, 255, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f94aac17970_0;
    %load/vec4 v0x7f94aac17a20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f94aac180a0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f94aac07370;
T_4 ;
    %wait E_0x7f94aac05c80;
    %vpi_call 2 47 "$display", "===============================================" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7f94aac17f50_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/s 23, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7f94aac17f50_0;
    %subi 16, 0, 32;
    %vpi_call 2 50 "$write", "[$s%1d] = %h  ", S<0,vec4,s32>, &A<v0x7f94aac180a0, v0x7f94aac17f50_0 > {1 0 0};
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/e 18, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/e 21, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 2 52 "$display", "\000" {0 0 0};
T_4.2 ;
    %load/vec4 v0x7f94aac17f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f94aac17f50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7f94aac17f50_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x7f94aac17f50_0;
    %subi 8, 0, 32;
    %vpi_call 2 56 "$write", "[$t%1d] = %h  ", S<0,vec4,s32>, &A<v0x7f94aac180a0, v0x7f94aac17f50_0 > {1 0 0};
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f94aac17f50_0;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 58 "$display", "\000" {0 0 0};
T_4.6 ;
    %load/vec4 v0x7f94aac17f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f94aac17f50_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %vpi_call 2 60 "$write", "[$t8] = %h  ", &A<v0x7f94aac180a0, 24> {0 0 0};
    %vpi_call 2 61 "$write", "[$t9] = %h  ", &A<v0x7f94aac180a0, 25> {0 0 0};
    %vpi_call 2 62 "$display", "\000" {0 0 0};
    %vpi_call 2 63 "$display", "\000" {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Register_File.v";
