# verilog
designs with testbench and output
1. Various projects were designed and simulated using Icarus verilog along with their testbench
2. VsCode was used as a notepad
