// Generated by VerilogToXML 1.4.6 (with --define-file option) at 2012-12-17 18:01:32
`define FPGA_ICE 
`define RL78_BBUSE 
