// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="getTanh_getTanh,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.352750,HLS_SYN_LAT=46011,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4529,HLS_SYN_LUT=6577,HLS_VERSION=2023_2}" *)

module getTanh (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        addr_in_address0,
        addr_in_ce0,
        addr_in_q0,
        addr_out_address0,
        addr_out_ce0,
        addr_out_q0,
        atanh_address0,
        atanh_ce0,
        atanh_q0,
        atanh_address1,
        atanh_ce1,
        atanh_q1,
        sinh_address0,
        sinh_ce0,
        sinh_q0,
        cosh_address0,
        cosh_ce0,
        cosh_q0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [9:0] addr_in_address0;
output   addr_in_ce0;
input  [31:0] addr_in_q0;
output  [9:0] addr_out_address0;
output   addr_out_ce0;
input  [31:0] addr_out_q0;
output  [3:0] atanh_address0;
output   atanh_ce0;
input  [31:0] atanh_q0;
output  [3:0] atanh_address1;
output   atanh_ce1;
input  [31:0] atanh_q1;
output  [2:0] sinh_address0;
output   sinh_ce0;
input  [31:0] sinh_q0;
output  [2:0] cosh_address0;
output   cosh_ce0;
input  [31:0] cosh_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] atanh_address0;
reg atanh_ce0;
reg[3:0] atanh_address1;
reg atanh_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] atanh_load_reg_192;
wire    ap_CS_fsm_state2;
reg   [31:0] atanh_load_1_reg_207;
wire    ap_CS_fsm_state3;
reg   [31:0] atanh_load_2_reg_212;
reg   [31:0] atanh_load_3_reg_227;
wire    ap_CS_fsm_state4;
reg   [31:0] atanh_load_4_reg_232;
reg   [31:0] atanh_load_5_reg_247;
wire    ap_CS_fsm_state5;
reg   [31:0] atanh_load_6_reg_252;
reg   [31:0] atanh_load_7_reg_267;
wire    ap_CS_fsm_state6;
reg   [31:0] atanh_load_8_reg_272;
reg   [31:0] atanh_load_9_reg_287;
wire    ap_CS_fsm_state7;
reg   [31:0] atanh_load_10_reg_292;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_done;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_idle;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_ready;
wire   [9:0] grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_out_address0;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_out_ce0;
wire   [9:0] grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_address0;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_ce0;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_we0;
wire   [31:0] grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_d0;
wire   [9:0] grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_in_address0;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_in_ce0;
wire   [2:0] grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_sinh_address0;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_sinh_ce0;
wire   [2:0] grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_cosh_address0;
wire    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_cosh_ce0;
reg    grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg = 1'b0;
end

getTanh_getTanh_Pipeline_VITIS_LOOP_27_1 grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start),
    .ap_done(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_done),
    .ap_idle(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_idle),
    .ap_ready(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_ready),
    .addr_out_address0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_out_address0),
    .addr_out_ce0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_out_ce0),
    .addr_out_q0(addr_out_q0),
    .A_address0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_address0),
    .A_ce0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_ce0),
    .A_we0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_we0),
    .A_d0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_d0),
    .A_q0(A_q0),
    .addr_in_address0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_in_address0),
    .addr_in_ce0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_in_ce0),
    .addr_in_q0(addr_in_q0),
    .atanh_load(atanh_load_reg_192),
    .atanh_load_1(atanh_load_1_reg_207),
    .atanh_load_2(atanh_load_2_reg_212),
    .atanh_load_3(atanh_load_3_reg_227),
    .atanh_load_4(atanh_load_4_reg_232),
    .atanh_load_5(atanh_load_5_reg_247),
    .atanh_load_6(atanh_load_6_reg_252),
    .atanh_load_7(atanh_load_7_reg_267),
    .atanh_load_8(atanh_load_8_reg_272),
    .atanh_load_9(atanh_load_9_reg_287),
    .atanh_load_10(atanh_load_10_reg_292),
    .sinh_address0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_sinh_address0),
    .sinh_ce0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_sinh_ce0),
    .sinh_q0(sinh_q0),
    .cosh_address0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_cosh_address0),
    .cosh_ce0(grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_cosh_ce0),
    .cosh_q0(cosh_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg <= 1'b1;
        end else if ((grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_ready == 1'b1)) begin
            grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        atanh_load_10_reg_292 <= atanh_q1;
        atanh_load_9_reg_287 <= atanh_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        atanh_load_1_reg_207 <= atanh_q1;
        atanh_load_2_reg_212 <= atanh_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        atanh_load_3_reg_227 <= atanh_q0;
        atanh_load_4_reg_232 <= atanh_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        atanh_load_5_reg_247 <= atanh_q0;
        atanh_load_6_reg_252 <= atanh_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        atanh_load_7_reg_267 <= atanh_q0;
        atanh_load_8_reg_272 <= atanh_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        atanh_load_reg_192 <= atanh_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        atanh_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        atanh_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        atanh_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        atanh_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        atanh_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        atanh_address0 = 64'd0;
    end else begin
        atanh_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        atanh_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        atanh_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        atanh_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        atanh_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        atanh_address1 = 64'd1;
    end else begin
        atanh_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        atanh_ce0 = 1'b1;
    end else begin
        atanh_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        atanh_ce1 = 1'b1;
    end else begin
        atanh_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_address0;

assign A_ce0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_ce0;

assign A_d0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_d0;

assign A_we0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_A_we0;

assign addr_in_address0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_in_address0;

assign addr_in_ce0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_in_ce0;

assign addr_out_address0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_out_address0;

assign addr_out_ce0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_addr_out_ce0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign cosh_address0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_cosh_address0;

assign cosh_ce0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_cosh_ce0;

assign grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg;

assign sinh_address0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_sinh_address0;

assign sinh_ce0 = grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_sinh_ce0;

endmodule //getTanh
