<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: reg_file.structural Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d8/d6f/classreg__file.html">reg_file</a></li><li class="navelem"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html">structural</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">reg_file.structural Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html">reg_file::structural</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:abb1f4b1077fed42215491ace6164cf2c" id="r_abb1f4b1077fed42215491ace6164cf2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt; </a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a27d4b44d02c9a88dd627c148ae910909" id="r_a27d4b44d02c9a88dd627c148ae910909"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a27d4b44d02c9a88dd627c148ae910909">array_reg_type</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a27d4b44d02c9a88dd627c148ae910909"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output. Array type for register outputs.  <a href="#a27d4b44d02c9a88dd627c148ae910909"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ad26162ae22cf3bb27f54485f70f7f54c" id="r_ad26162ae22cf3bb27f54485f70f7f54c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#ad26162ae22cf3bb27f54485f70f7f54c">reg_mux_outs</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a27d4b44d02c9a88dd627c148ae910909">array_reg_type</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad26162ae22cf3bb27f54485f70f7f54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register outputs signal array.  <a href="#ad26162ae22cf3bb27f54485f70f7f54c"></a><br /></td></tr>
<tr class="memitem:a50bb2d1a44b6ac8507aaf7aa2a04a3d4" id="r_a50bb2d1a44b6ac8507aaf7aa2a04a3d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a50bb2d1a44b6ac8507aaf7aa2a04a3d4">reg_write_enables</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50bb2d1a44b6ac8507aaf7aa2a04a3d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register write enables signal array.  <a href="#a50bb2d1a44b6ac8507aaf7aa2a04a3d4"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ad53b1ff8af38a0fc111be7b9fd536191" id="r_ad53b1ff8af38a0fc111be7b9fd536191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#ad53b1ff8af38a0fc111be7b9fd536191">reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>register_d</b>  <em><a class="el" href="../../d1/df2/classregister__d.html">&lt;Entity register_d&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>\architecture structural Structural Architecture of Register File</p>
<p>This architecture implements the register file using an array of D-type registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a27d4b44d02c9a88dd627c148ae910909" name="a27d4b44d02c9a88dd627c148ae910909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d4b44d02c9a88dd627c148ae910909">&#9670;&#160;</a></span>array_reg_type</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a27d4b44d02c9a88dd627c148ae910909">array_reg_type</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#ab7bf2871224935c0416631ce6ea79f7b">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data output. Array type for register outputs. </p>

</div>
</div>
<a id="ad53b1ff8af38a0fc111be7b9fd536191" name="ad53b1ff8af38a0fc111be7b9fd536191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53b1ff8af38a0fc111be7b9fd536191">&#9670;&#160;</a></span>reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#ad53b1ff8af38a0fc111be7b9fd536191">reg</a> <b><span class="vhdlchar">register_d</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad26162ae22cf3bb27f54485f70f7f54c" name="ad26162ae22cf3bb27f54485f70f7f54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26162ae22cf3bb27f54485f70f7f54c">&#9670;&#160;</a></span>reg_mux_outs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#ad26162ae22cf3bb27f54485f70f7f54c">reg_mux_outs</a> <b><b><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a27d4b44d02c9a88dd627c148ae910909">array_reg_type</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register outputs signal array. </p>

</div>
</div>
<a id="a50bb2d1a44b6ac8507aaf7aa2a04a3d4" name="a50bb2d1a44b6ac8507aaf7aa2a04a3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50bb2d1a44b6ac8507aaf7aa2a04a3d4">&#9670;&#160;</a></span>reg_write_enables</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#a50bb2d1a44b6ac8507aaf7aa2a04a3d4">reg_write_enables</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/d6f/classreg__file.html#aa743b3ca5c40506bdf726a9631d3717a">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register write enables signal array. </p>

</div>
</div>
<a id="abb1f4b1077fed42215491ace6164cf2c" name="abb1f4b1077fed42215491ace6164cf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1f4b1077fed42215491ace6164cf2c">&#9670;&#160;</a></span>register_d</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/dbd/classreg__file_1_1structural.html#abb1f4b1077fed42215491ace6164cf2c">register_d</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>\component <a class="el" href="../../d1/df2/classregister__d.html">register_d</a> D-Type Register Component</p>
<p>This component implements a D-type register used for storing data in the register file. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/fifo/<a class="el" href="../../d4/ddf/reg__file_8vhdl.html">reg_file.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
