version: 0.2.1
dependencies:
  socet:bus-components:bus_protocol_if:0.0.1: []
  socet:chiplet:include:0.0.1: []
  socet:digital-lib:counter:0.0.1: []
  socet:digital-lib:lfsr:0.0.1: []
  socet:digital-lib:crc:0.0.1:
  - socet:digital-lib:counter:0.0.1
  - socet:digital-lib:lfsr:0.0.1
  socet:chiplet:endpoint:0.0.1:
  - socet:bus-components:bus_protocol_if:0.0.1
  - socet:chiplet:include:0.0.1
  - socet:digital-lib:counter:0.0.1
  - socet:digital-lib:crc:0.0.1
files:
- file_type: systemVerilogSource
  name: src/socet_bus-components_bus_protocol_if_0.0.1/bus_protocol_if.sv
  core: socet:bus-components:bus_protocol_if:0.0.1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_chiplet_include_0.0.1/source/chiplet_types_pkg.vh
  core: socet:chiplet:include:0.0.1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_chiplet_include_0.0.1/source/phy_types_pkg.vh
  core: socet:chiplet:include:0.0.1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_chiplet_include_0.0.1/source/phy_manager_if.vh
  core: socet:chiplet:include:0.0.1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_chiplet_include_0.0.1/source/switch_if.vh
  core: socet:chiplet:include:0.0.1
- file_type: systemVerilogSource
  name: src/socet_digital-lib_counter_0.0.1/src/socetlib_counter.sv
  core: socet:digital-lib:counter:0.0.1
- file_type: systemVerilogSource
  name: src/socet_digital-lib_lfsr_0.0.1/src/socetlib_lfsr.sv
  core: socet:digital-lib:lfsr:0.0.1
- file_type: systemVerilogSource
  name: src/socet_digital-lib_crc_0.0.1/src/socetlib_crc.sv
  core: socet:digital-lib:crc:0.0.1
- file_type: systemVerilogSource
  name: src/socet_chiplet_endpoint_0.0.1/source/endpoint.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  name: src/socet_chiplet_endpoint_0.0.1/source/cache.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  name: src/socet_chiplet_endpoint_0.0.1/source/tx_fsm.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  name: src/socet_chiplet_endpoint_0.0.1/source/rx_fsm.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  name: src/socet_chiplet_endpoint_0.0.1/source/req_fifo.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  name: src/socet_chiplet_endpoint_0.0.1/source/message_table.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_chiplet_endpoint_0.0.1/include/message_table_if.sv
  core: socet:chiplet:endpoint:0.0.1
- file_type: systemVerilogSource
  is_include_file: true
  name: src/socet_chiplet_endpoint_0.0.1/include/tx_fsm_if.sv
  core: socet:chiplet:endpoint:0.0.1
hooks: {}
name: socet_chiplet_endpoint_0.0.1
parameters: {}
tool_options:
  quartus:
    family: Cyclone IV E
    device: EP4CE115F29C7
toplevel: endpoint
vpi: []
flow_options: {}
