[2025-09-17 03:42:05] START suite=qualcomm_srv trace=srv532_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv532_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2576449 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4998449 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4998449 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4998450 heartbeat IPC: 4.129 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13038271 heartbeat IPC: 1.244 cumulative IPC: 1.244 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21100768 heartbeat IPC: 1.24 cumulative IPC: 1.242 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 29163127 heartbeat IPC: 1.24 cumulative IPC: 1.241 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 37227913 heartbeat IPC: 1.24 cumulative IPC: 1.241 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 45305481 heartbeat IPC: 1.238 cumulative IPC: 1.24 (Simulation time: 00 hr 06 min 35 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 53448317 heartbeat IPC: 1.228 cumulative IPC: 1.238 (Simulation time: 00 hr 07 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv532_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 61569901 heartbeat IPC: 1.231 cumulative IPC: 1.237 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 69706646 heartbeat IPC: 1.229 cumulative IPC: 1.236 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 77827884 heartbeat IPC: 1.231 cumulative IPC: 1.236 (Simulation time: 00 hr 10 min 50 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 80984706 cumulative IPC: 1.235 (Simulation time: 00 hr 11 min 52 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 80984706 cumulative IPC: 1.235 (Simulation time: 00 hr 11 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv532_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.235 instructions: 100000003 cycles: 80984706
CPU 0 Branch Prediction Accuracy: 92.7% MPKI: 12.96 Average ROB Occupancy at Mispredict: 31.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08511
BRANCH_INDIRECT: 0.3692
BRANCH_CONDITIONAL: 11.14
BRANCH_DIRECT_CALL: 0.4196
BRANCH_INDIRECT_CALL: 0.5439
BRANCH_RETURN: 0.4048


====Backend Stall Breakdown====
ROB_STALL: 26549
LQ_STALL: 0
SQ_STALL: 56954


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 5.7916665

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 26549

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4584

cpu0->cpu0_STLB TOTAL        ACCESS:    2115310 HIT:    2114594 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2115310 HIT:    2114594 MISS:        716 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 94.52 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9441005 HIT:    8829320 MISS:     611685 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7717337 HIT:    7186445 MISS:     530892 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580262 HIT:     520978 MISS:      59284 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1142160 HIT:    1121385 MISS:      20775 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1246 HIT:        512 MISS:        734 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15860747 HIT:    7714964 MISS:    8145783 MSHR_MERGE:    2050182
cpu0->cpu0_L1I LOAD         ACCESS:   15860747 HIT:    7714964 MISS:    8145783 MSHR_MERGE:    2050182
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30492445 HIT:   26575435 MISS:    3917010 MSHR_MERGE:    1713766
cpu0->cpu0_L1D LOAD         ACCESS:   16636167 HIT:   14508482 MISS:    2127685 MSHR_MERGE:     505949
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13854843 HIT:   12066793 MISS:    1788050 MSHR_MERGE:    1207788
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1435 HIT:        160 MISS:       1275 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12986634 HIT:   10699436 MISS:    2287198 MSHR_MERGE:    1157653
cpu0->cpu0_ITLB LOAD         ACCESS:   12986634 HIT:   10699436 MISS:    2287198 MSHR_MERGE:    1157653
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28961532 HIT:   27629651 MISS:    1331881 MSHR_MERGE:     346116
cpu0->cpu0_DTLB LOAD         ACCESS:   28961532 HIT:   27629651 MISS:    1331881 MSHR_MERGE:     346116
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->LLC TOTAL        ACCESS:     712832 HIT:     703483 MISS:       9349 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     530892 HIT:     521711 MISS:       9181 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      59284 HIT:      59282 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     121922 HIT:     121916 MISS:          6 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        734 HIT:        574 MISS:        160 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9327
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6749

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       552764       520502        71269          641
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           78           77            8
  STLB miss resolved @ L2C                0           54          177          334           35
  STLB miss resolved @ LLC                0           41          179          358           36
  STLB miss resolved @ MEM                0            1           44          121           70

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200234        53439      1573442        88051            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           14            9            0
  STLB miss resolved @ L2C                0            4           16            4            0
  STLB miss resolved @ LLC                0           19           42           42            0
  STLB miss resolved @ MEM                0            0            1            9            2
[2025-09-17 03:53:57] END   suite=qualcomm_srv trace=srv532_ap (rc=0)
