// Seed: 939491721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wire id_7;
  assign id_7 = ~1;
  wire id_8;
endmodule
module module_1 (
    input  logic   id_0,
    output logic   id_1,
    input  supply0 id_2
);
  always assign id_1 = id_0;
  wire id_4;
  initial id_1 = #id_5 1;
  assign id_4 = (1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
