# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 6.4e-05 512 310 360 249856 16.0602 6.72154 57.1938 208.922 289.111 289.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000512 1024 165 1330 19456 3.41606 1.66672 29.7473 52.4132 87.3662 87.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000256 4096 420 2170 60160 11.4941 13.935 492.822 418.465 936.788 936.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 3.2e-05 1024 112 2960 393216 89.0668 28.7867 1440.34 834.872 2393.31 2393.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 3.2e-05 512 120 660 561152 27.5256 13.33 226.517 419.793 687.799 688.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 6.4e-05 2048 90 1050 295168 35.3588 28.2816 701.017 837.843 1602.6 1602.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 0.000128 4096 190 1700 133376 23.0851 28.3505 952.873 837.833 1842.21 1842.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 6.4e-05 2048 320 970 280576 43.4932 28.3041 647.989 840.356 1560.27 1560.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 0.000512 2048 220 320 37120 3.49536 21.3549 125.629 150.522 150.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.001024 4096 470 1870 17216 2.72621 111.852 104.818 219.441 219.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 6.4e-05 512 310 360 248832 15.9276 6.6824 65.4966 207.291 295.622 295.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000512 1024 165 1330 19008 3.40934 1.64045 34.0267 52.0082 91.2162 91.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000256 4096 420 2170 60192 11.5609 13.9773 561.046 419.182 1005.84 1005.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 3.2e-05 1024 112 2960 387072 88.8841 26.6056 1715.3 828.333 2659.37 2659.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 3.2e-05 512 120 660 557568 27.7278 13.3524 260.062 417.914 719.278 719.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 6.4e-05 2048 90 1050 294912 35.4432 28.3526 796.525 837.708 1698.14 1698.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 0.000128 4096 190 1700 133344 23.1464 28.4068 1081.95 837.994 1971.57 1971.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 6.4e-05 2048 320 970 280512 43.6177 28.3596 737.667 840.631 1650.41 1650.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 0.000512 2048 220 320 37080 3.47952 24.6051 123.447 151.575 151.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.001024 4096 470 1870 17208 2.72768 135.376 104.836 242.983 243.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 6.4e-05 512 310 360 250880 16.1038 8.65683 69.1427 209.873 303.999 304.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000512 1024 165 1330 18560 3.4024 1.62944 34.6229 51.8062 91.5848 91.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000256 4096 420 2170 60000 11.5016 13.9523 584.026 418.884 1028.43 1028.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 3.2e-05 1024 112 2960 389120 90.1984 26.9184 1796.52 838.701 2752.58 2752.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 3.2e-05 512 120 660 563200 27.5445 13.3708 274.315 419.413 734.858 735.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 6.4e-05 2048 90 1050 295040 35.3403 28.3277 833.347 838.781 1735.9 1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 0.000128 4096 190 1700 133280 23.1124 28.3787 1126.62 839.071 2017.26 2017.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 6.4e-05 2048 320 970 280320 43.52 28.339 770.585 840.998 1683.57 1683.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 0.000512 2048 220 320 37040 3.47885 25.8174 125.618 154.957 155.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.001024 4096 470 1870 17200 2.72666 141.873 104.923 249.566 249.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 6.4e-05 512 310 360 245760 15.8994 6.63424 63.0303 206.451 292.236 292.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000512 1024 165 1330 18432 3.41206 1.6343 32.0857 51.8244 89.0871 89.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000256 4096 420 2170 60096 11.4858 13.9366 545.319 419.133 989.963 990.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 3.2e-05 1024 112 2960 380928 89.0443 26.4322 1638.1 824.969 2578.79 2578.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 3.2e-05 512 120 660 559104 27.3341 13.2813 253.737 416.678 711.244 711.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 6.4e-05 2048 90 1050 294912 35.2968 28.4247 777.478 838.366 1679.67 1679.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 0.000128 4096 190 1700 133248 23.0444 28.3372 1053.28 838.856 1943.59 1943.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 6.4e-05 2048 320 970 280320 43.3875 28.4372 720.413 837.484 1629.85 1629.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 0.000512 2048 220 320 37056 3.4775 24.0284 128.117 155.666 155.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.001024 4096 470 1870 17184 2.72842 132.042 104.92 239.733 239.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 6.4e-05 512 310 360 243200 16.1212 6.656 63.1455 206.447 292.592 292.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000512 1024 165 1330 18400 3.43344 1.63002 32.5477 51.8383 89.5774 89.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000256 4096 420 2170 60200 11.5773 13.9817 553.662 419.402 998.698 998.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 3.2e-05 1024 112 2960 384000 88.6913 26.508 1677.33 824.922 2617.69 2617.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 3.2e-05 512 120 660 556800 27.6651 13.3263 255.417 416.843 713.467 713.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 6.4e-05 2048 90 1050 295200 35.5308 28.4099 790.217 838.939 1693.2 1693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 0.000128 4096 190 1700 133200 23.2803 28.416 1066.87 838.134 1956.77 1956.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 6.4e-05 2048 320 970 280000 43.7089 28.4055 729.286 837.982 1639.51 1639.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 0.000512 2048 220 320 37000 3.47501 24.4367 124.519 152.474 152.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.001024 4096 470 1870 17100 2.72058 132.979 104.491 240.234 240.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 6.4e-05 512 310 360 243712 16.1608 6.6592 65.562 206.939 295.542 295.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000512 1024 165 1330 18816 3.40752 1.64454 34.3551 51.9779 91.512 91.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000256 4096 420 2170 60032 11.5101 13.9534 566.536 418.804 1010.87 1010.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 3.2e-05 1024 112 2960 387072 88.5242 26.5413 1735.39 826.887 2677.59 2677.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 3.2e-05 512 120 660 559104 27.7466 13.3554 264.696 418.485 724.499 724.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 6.4e-05 2048 90 1050 294784 35.361 28.391 809.436 837.827 1711.12 1711.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 0.000128 4096 190 1700 133280 23.088 28.3836 1093.27 838.085 1982.9 1982.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 6.4e-05 2048 320 970 279552 43.5685 28.3575 747.169 838.334 1657.56 1657.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 0.000512 2048 220 320 37072 3.49434 25.1987 125.588 154.326 154.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.001024 4096 470 1870 17136 2.72138 137.029 104.647 244.439 244.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 6.4e-05 512 310 360 245760 15.9459 6.64928 66.1551 206.437 295.411 295.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000512 1024 165 1330 18240 3.4312 1.63306 33.4077 51.8568 90.4586 90.5686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000256 4096 420 2170 60000 11.5481 13.9823 569.656 419.474 1014.74 1014.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 3.2e-05 1024 112 2960 384000 88.7888 26.4929 1728.96 824.909 2669.4 2669.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 3.2e-05 512 120 660 560640 27.5143 13.3474 266.488 417.669 725.233 725.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 6.4e-05 2048 90 1050 294720 35.4349 28.3587 811.899 838.46 1714.25 1714.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 0.000128 4096 190 1700 133200 23.1527 28.3796 1098.89 838.425 1988.93 1989.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 6.4e-05 2048 320 970 280320 43.6084 28.4462 752.341 837.97 1662.49 1662.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 0.000512 2048 220 320 36960 3.47341 25.1192 124.407 153.044 153.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.001024 4096 470 1870 17160 2.73235 137.81 104.915 245.5 245.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 6.4e-05 512 310 360 245760 16.3861 6.72358 64.0831 208.982 296.394 296.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000512 1024 165 1330 19456 3.42605 1.67357 34.3789 52.4952 92.1052 92.2153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000256 4096 420 2170 59904 11.4647 13.93 550.783 418.157 994.411 994.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 3.2e-05 1024 112 2960 393216 88.8903 26.8284 1714.96 835.087 2666.01 2666.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 3.2e-05 512 120 660 557056 27.8133 13.3252 256.435 417.609 715.394 715.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 6.4e-05 2048 90 1050 294912 35.3718 28.3654 787.918 837.958 1689.72 1689.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 0.000128 4096 190 1700 133120 23.0936 28.3282 1065.4 836.85 1953.75 1953.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 6.4e-05 2048 320 970 280576 43.4714 28.2924 729.611 838.023 1639.53 1639.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 0.000512 2048 220 320 36992 3.47446 24.3394 124.845 152.701 152.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.001024 4096 470 1870 17152 2.73334 132.954 104.803 240.534 240.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 6.4e-05 512 310 360 245760 15.9015 7.41779 64.6184 206.507 294.665 294.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000512 1024 165 1330 18432 3.42746 1.6455 32.9691 51.9532 90.127 90.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000256 4096 420 2170 59520 11.4612 13.9028 551.985 417.581 995.005 995.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 3.2e-05 1024 112 2960 368640 91.4672 26.436 1622.17 825.122 2565.45 2565.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 3.2e-05 512 120 660 552960 27.1728 13.131 256.791 412.618 709.929 710.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 6.4e-05 2048 90 1050 294144 35.3445 28.2688 790.221 837.691 1691.63 1691.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 0.000128 4096 190 1700 132864 23.076 28.3505 1070.67 838.191 1960.36 1960.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 6.4e-05 2048 320 970 279552 43.5639 28.3023 730.734 837.8 1640.53 1640.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 0.000512 2048 220 320 36864 3.47501 24.5944 125.232 153.344 153.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.001024 4096 470 1870 17088 2.73072 134.606 104.921 242.301 242.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 6.4e-05 512 310 360 243200 16.1143 6.64371 68.4628 206.346 297.784 297.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000512 1024 165 1330 17600 3.47366 1.64454 33.9394 51.9265 91.1133 91.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000256 4096 420 2170 59600 11.5167 13.947 588.632 417.472 1031.64 1031.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 3.2e-05 1024 112 2960 384000 88.678 26.4997 1813.37 824.446 2753.24 2753.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 3.2e-05 512 120 660 550400 27.4356 13.1596 275.348 412.289 728.448 728.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 6.4e-05 2048 90 1050 294400 35.486 28.353 843.07 837.479 1744.5 1744.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 0.000128 4096 190 1700 133200 23.1657 28.3908 1142.51 839.405 2033.55 2033.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 6.4e-05 2048 320 970 280000 43.6324 28.3968 781.71 837.646 1691.53 1691.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 0.000512 2048 220 320 36800 3.46138 26.2107 124.905 154.62 154.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.001024 4096 470 1870 17000 2.72112 142.948 104.409 250.122 250.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 6.4e-05 512 310 360 245760 16.3803 6.72237 81.6235 209.224 314.17 314.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000512 1024 165 1330 16384 3.35814 1.58515 36.8136 49.9623 91.8493 91.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000256 4096 420 2170 59904 11.488 13.9458 694.858 419.145 1139.51 1139.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 3.2e-05 1024 112 2960 393216 88.8409 26.8344 2149.97 835.827 3101.72 3101.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 3.2e-05 512 120 660 557056 27.769 13.3284 323.307 418.013 782.633 782.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 6.4e-05 2048 90 1050 293888 35.2426 28.3039 989.513 836.091 1889.26 1889.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 0.000128 4096 190 1700 132608 23.0595 28.334 1333.1 836.885 2221.45 2221.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 6.4e-05 2048 320 970 278528 43.4503 28.3729 912.741 836.216 1820.92 1821.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 0.000512 2048 220 320 36864 3.47898 31.0456 123.957 158.522 158.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.001024 4096 470 1870 16896 2.71142 165.905 104.197 272.858 272.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 6.4e-05 512 310 360 247808 16.1972 6.72413 55.9183 208.946 288.005 288.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000512 1024 165 1335 19200 3.424 1.6616 28.8968 52.388 86.5005 86.6139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1280 0.000256 4096 420 2175 60096 11.6101 13.9496 920.438 419.068 1365.14 1365.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 520 3.2e-05 1024 112 2955 393216 88.9759 26.8153 1487.13 835.002 2438.18 2438.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 3.2e-05 512 120 660 561152 27.6964 13.355 225.192 418.969 685.436 685.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1190 6.4e-05 2048 90 1050 295424 35.4338 28.338 1322.89 838.088 2224.85 2224.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1060 0.000128 4096 190 1710 133184 23.1512 28.3279 1809.39 837.928 2698.88 2698.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1710 6.4e-05 2048 320 975 280832 43.7019 28.3034 1230.93 837.933 2141.01 2141.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 0.000512 2048 220 315 37184 3.48736 20.4428 126.749 150.724 150.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 0.001024 4096 470 1875 17248 2.73408 116.877 104.851 224.507 224.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 6.4e-05 512 310 360 248320 16.3432 6.74579 56.8269 209.615 289.754 289.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000512 1024 165 1335 18880 3.43222 1.64493 28.817 52.1294 86.1534 86.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000256 4096 420 2175 60080 11.5693 13.9735 489.067 419.068 933.749 933.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 520 3.2e-05 1024 112 2955 394240 89.5876 26.9497 1508.64 837.659 2463.08 2463.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 3.2e-05 512 120 660 560640 27.8212 13.3755 226.74 418.933 687.076 687.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 6.4e-05 2048 90 1050 295360 35.4673 28.4985 692.022 837.661 1593.75 1593.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 0.000128 4096 190 1710 133120 23.2408 28.3853 1823.6 837.778 2713.08 2713.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1710 6.4e-05 2048 320 975 280960 43.7431 28.4069 794.338 837.849 1704.47 1704.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 0.000512 2048 220 315 37160 3.4752 20.7337 126.332 150.583 150.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.001024 4096 470 1875 17240 2.732 118.243 104.837 225.855 225.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 6.4e-05 512 310 360 245760 16.2596 6.69981 55.9032 208.419 287.503 287.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000512 1024 165 1335 19200 3.4104 1.65155 29.2034 52.2647 86.6616 86.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000256 4096 420 2175 60000 11.5311 13.9577 486.226 419.284 931.073 931.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 3.2e-05 1024 112 2955 393216 88.5564 26.7551 1492.1 832.891 2440.56 2440.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 3.2e-05 512 120 660 559104 27.7989 13.3572 225.503 418.593 685.471 685.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 6.4e-05 2048 90 1050 295296 35.3769 28.324 685.976 838.566 1588.35 1588.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 0.000128 4096 190 1710 133152 23.1943 28.3806 1748.59 838.7 2638.94 2639.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1710 6.4e-05 2048 320 975 280704 43.5294 28.3352 783.373 838.234 1693.61 1693.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 0.000512 2048 220 315 37152 3.47962 20.6082 126.346 150.477 150.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.001024 4096 470 1875 17232 2.73568 117.463 104.924 225.167 225.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 6.4e-05 512 310 360 247296 16.3847 6.74611 57.6571 209.506 290.518 290.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000512 1024 165 1335 19264 3.44442 1.66778 30.1976 52.5503 87.9903 88.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000256 4096 420 2175 60032 11.5651 13.9833 498.633 419.503 943.763 943.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 3.2e-05 1024 112 2955 394240 89.2794 26.9277 1535.44 837.232 2489.13 2489.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 3.2e-05 512 120 660 559104 27.8258 13.3705 231.012 418.7 691.13 691.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 6.4e-05 2048 90 1050 295232 35.44 28.3464 707.582 838.435 1609.91 1610.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 0.000128 4096 190 1710 133056 23.1854 28.3836 966.567 839.208 1857.42 1857.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 6.4e-05 2048 320 975 280896 43.6403 28.357 660.268 838.641 1571.04 1571.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 0.000512 2048 220 315 37128 3.47373 21.2321 125.03 149.78 149.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.001024 4096 470 1875 17192 2.72157 119.758 104.778 227.305 227.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 6.4e-05 512 310 360 245760 16.3836 6.72563 58.8572 208.996 291.186 291.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000512 1024 165 1335 18944 3.44438 1.67018 30.2626 52.4328 87.9388 88.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000256 4096 420 2175 59904 11.4916 13.9383 507.502 418.62 951.628 951.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 3.2e-05 1024 112 2955 393216 88.9893 26.8256 1490.3 835.183 2441.56 2441.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 3.2e-05 512 120 660 557056 27.8348 13.3332 234.369 417.693 693.441 693.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 6.4e-05 2048 90 1050 295168 35.3462 28.381 723.05 837.964 1624.85 1624.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 0.000128 4096 190 1710 133120 23.0953 28.3554 988.789 839.327 1879.65 1879.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 6.4e-05 2048 320 975 280576 43.517 28.3042 674.331 838.223 1584.52 1584.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 0.000512 2048 220 315 37120 3.47827 21.9505 124.751 150.224 150.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.001024 4096 470 1875 17216 2.73408 116.441 104.87 224.089 224.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 6.4e-05 512 310 360 244224 16.2327 6.68672 66.9584 207.291 297.392 297.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000512 1024 165 1335 19008 3.41142 1.64454 35.1616 52.0167 92.3642 92.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000256 4096 420 2175 60048 11.5552 13.9786 575.117 419.26 1019.99 1020.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 3.2e-05 1024 112 2955 387072 88.8621 26.6278 1748.13 828.328 2692.2 2692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 3.2e-05 512 120 660 557568 27.7147 13.3448 268.238 417.347 726.868 727.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 6.4e-05 2048 90 1050 295200 35.4011 28.3679 814.339 837.705 1715.92 1716.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 0.000128 4096 190 1710 133056 23.151 28.3947 1110.39 837.818 1999.84 1999.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 6.4e-05 2048 320 975 280512 43.6061 28.4281 759.395 837.819 1669.38 1669.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 0.000512 2048 220 315 37152 3.48842 25.1416 124.57 153.246 153.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.001024 4096 470 1875 17208 2.732 139.34 104.869 246.985 247.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 6.4e-05 512 310 360 245760 16.495 6.73805 65.6944 209.83 298.974 299.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000512 1024 165 1335 18560 3.41101 1.63011 33.6441 51.7946 90.6085 90.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000256 4096 420 2175 59840 11.4861 13.9586 558.974 418.787 1003.28 1003.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 3.2e-05 1024 112 2955 389120 90.1803 26.9158 1714.48 838.513 2670.34 2670.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 3.2e-05 512 120 660 558080 27.8955 13.3652 261.511 419.335 722.313 722.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 6.4e-05 2048 90 1050 295360 35.3186 28.3335 795.242 838.559 1697.56 1697.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 0.000128 4096 190 1710 133120 23.1029 28.3676 1079.83 838.814 1970.19 1970.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 6.4e-05 2048 320 975 280960 43.4509 28.404 742.134 838.643 1652.77 1652.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 0.000512 2048 220 315 37120 3.47786 24.5579 124.659 152.741 152.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.001024 4096 470 1875 17200 2.73002 135.665 104.927 243.37 243.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 6.4e-05 512 310 360 239616 16.3333 6.63718 68.5446 206.226 297.961 298.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000512 1024 165 1335 18432 3.41232 1.6343 35.6747 51.7744 92.6283 92.7437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000256 4096 420 2175 59904 11.4852 13.9443 595.761 418.683 1039.95 1040.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 3.2e-05 1024 112 2955 380928 88.9548 26.4311 1788.52 824.087 2728.26 2728.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 3.2e-05 512 120 660 552960 27.7492 13.2756 277.274 416.227 734.741 734.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 6.4e-05 2048 90 1050 294912 35.2712 28.4314 847.999 838.039 1749.85 1749.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 0.000128 4096 190 1710 133056 23.0298 28.3284 1151.47 837.835 2040.75 2040.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 6.4e-05 2048 320 975 280320 43.3806 28.2868 790.304 838.03 1700.14 1700.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 0.000512 2048 220 315 37056 3.47546 26.2077 123.996 153.72 153.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.001024 4096 470 1875 17184 2.73613 144.133 104.839 251.752 251.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 6.4e-05 512 310 360 243200 16.1212 6.6519 69.0898 206.4 298.482 298.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000512 1024 165 1335 18400 3.4328 1.6343 35.2342 51.8191 92.2452 92.3566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000256 4096 420 2175 60000 11.5838 13.9778 591.112 419.306 1036.05 1036.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 3.2e-05 1024 112 2955 384000 88.6204 26.5155 1792.85 824.934 2733.17 2733.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 3.2e-05 512 120 660 556800 27.6208 13.3305 276.459 416.741 734.368 734.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 6.4e-05 2048 90 1050 295200 35.5095 28.37 841.595 839.079 1744.66 1744.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 0.000128 4096 190 1710 133000 23.2002 28.4087 1142.57 838.113 2032.37 2032.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 6.4e-05 2048 320 975 280000 43.6649 28.4223 782.945 840.257 1695.42 1695.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 0.000512 2048 220 315 37100 3.48224 26.0236 124.257 153.805 153.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.001024 4096 470 1875 17100 2.7143 142.319 104.496 249.573 249.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 6.4e-05 512 310 360 243712 16.1579 6.66214 69.5599 206.942 299.545 299.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000512 1024 165 1335 18816 3.40694 1.64045 36.1992 51.967 93.3394 93.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000256 4096 420 2175 59808 11.499 13.9551 595.299 418.808 1039.63 1039.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 3.2e-05 1024 112 2955 387072 88.4077 26.5447 1817.16 826.95 2759.31 2759.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 3.2e-05 512 120 660 559104 27.7161 13.3626 279.425 418.331 739.048 739.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 6.4e-05 2048 90 1050 295232 35.3132 28.3254 848.664 838.335 1750.74 1750.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 0.000128 4096 190 1710 133056 23.1024 28.3823 1154.97 838.172 2044.7 2044.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 6.4e-05 2048 320 975 280448 43.4483 28.3457 790.673 836.727 1699.33 1699.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 0.000512 2048 220 315 37072 3.47782 26.3188 124.346 154.184 154.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.001024 4096 470 1875 17136 2.72406 143.97 104.679 251.416 251.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 6.4e-05 512 310 360 238080 16.505 9.11974 66.5984 206.232 298.675 298.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000512 1024 165 1335 18240 3.43766 1.6343 34.535 51.8025 91.5393 91.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000256 4096 420 2175 60000 11.5527 13.9735 589.495 419.057 1034.15 1034.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 3.2e-05 1024 112 2955 384000 88.6688 26.4928 1771.4 824.041 2710.85 2711.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 3.2e-05 512 120 660 552960 28.0844 13.3527 270.844 417.352 729.854 730.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 6.4e-05 2048 90 1050 294720 35.4131 28.367 831.877 837.058 1732.82 1732.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 0.000128 4096 190 1710 132960 23.1406 28.3873 1137.1 838.028 2026.73 2026.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 6.4e-05 2048 320 975 280320 43.6076 28.3525 777.991 840.17 1690.26 1690.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 0.000512 2048 220 315 37080 3.4809 25.8003 125.347 154.67 154.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.001024 4096 470 1875 17160 2.73174 142.205 104.839 249.823 249.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 6.4e-05 512 310 360 245760 16.3765 8.10854 65.8375 209.723 300.713 300.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000512 1024 165 1335 18432 3.47197 1.67158 33.4737 52.5043 91.2514 91.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000256 4096 420 2175 59648 11.4723 13.9309 561.33 418.182 1004.99 1005.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 3.2e-05 1024 112 2955 393216 88.8526 26.8206 1738.25 835.156 2689.33 2689.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 3.2e-05 512 120 660 557056 27.7868 13.3283 262.095 417.634 721.059 721.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 6.4e-05 2048 90 1050 294912 35.3596 28.3096 798.542 837.951 1700.27 1700.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 0.000128 4096 190 1710 132864 23.0666 28.3324 1089.61 837.009 1978.09 1978.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 6.4e-05 2048 320 975 280576 43.466 28.3278 745.535 838.093 1655.56 1655.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 0.000512 2048 220 315 36992 3.4744 24.6937 125.474 153.687 153.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.001024 4096 470 1875 17152 2.73571 135.927 104.843 243.55 243.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 6.4e-05 512 310 360 233472 16.8355 6.62909 73.8417 206.482 304.006 304.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000512 1024 165 1335 18432 3.42762 1.64454 39.5224 51.9495 96.6738 96.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000256 4096 420 2175 59520 11.6731 13.9097 651.123 417.533 1094.32 1094.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 3.2e-05 1024 112 2955 368640 91.4156 26.6995 1898.25 824.93 2841.55 2841.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 3.2e-05 512 120 660 540672 28.072 13.1262 297.129 412.566 751.106 751.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 6.4e-05 2048 90 1050 294144 35.345 28.2846 927.609 837.499 1828.84 1828.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 0.000128 4096 190 1710 132864 23.0535 28.33 1263.03 838.128 2152.61 2152.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 6.4e-05 2048 320 975 279552 43.4957 28.3006 866.09 837.53 1775.55 1775.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 0.000512 2048 220 315 36864 3.46458 28.6853 123.849 156.04 156.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.001024 4096 470 1875 17088 2.73034 157.859 104.947 265.579 265.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 6.4e-05 512 310 360 243200 16.1215 6.64576 77.3446 208.298 308.63 308.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000512 1024 165 1335 17600 3.46835 1.6417 37.9792 52.415 95.6311 95.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000256 4096 420 2175 59600 11.5038 13.9469 654.997 421.415 1101.94 1102.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 3.2e-05 1024 112 2955 384000 88.6733 26.5266 1986.55 832.184 2934.19 2934.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 3.2e-05 512 120 660 550400 27.4241 15.9913 305.815 428.814 778.252 778.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 6.4e-05 2048 90 1050 294400 35.4495 33.876 929.761 845.392 1844.59 1844.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 0.000128 4096 190 1710 132800 23.1442 28.3853 1269.47 863.995 2185.07 2185.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 6.4e-05 2048 320 975 280000 43.6071 28.4219 868.076 850.545 1790.78 1790.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 0.000512 2048 220 315 37000 3.48365 28.8502 125.182 157.56 157.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.001024 4096 470 1875 17000 2.71379 159.039 105.424 267.22 267.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 6.4e-05 512 310 360 245760 16.3916 6.7312 70.9601 209.303 303.608 303.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000512 1024 165 1335 16384 3.35875 1.56083 32.0265 49.9789 87.0521 87.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000256 4096 420 2175 59392 11.4971 13.9463 597.992 419.294 1042.81 1042.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 3.2e-05 1024 112 2955 393216 88.8642 26.8206 1849.71 836.164 2801.81 2802.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 3.2e-05 512 120 660 557056 27.7695 13.3281 279.672 418.145 739.131 739.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 6.4e-05 2048 90 1050 293888 35.2353 28.3138 851.153 837.084 1751.89 1751.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 0.000128 4096 190 1710 132608 23.0597 28.3262 1160.24 837.172 2048.87 2048.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 6.4e-05 2048 320 975 278528 43.4555 28.3241 789.868 836.492 1698.27 1698.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 0.000512 2048 220 315 36864 3.46781 26.3299 123.917 153.759 153.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.001024 4096 470 1875 16896 2.71226 143.156 104.266 250.178 250.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 6.4e-05 512 310 360 245760 16.3791 6.72563 52.4567 209.023 284.805 284.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000512 1024 165 1340 19200 3.4193 1.66688 27.4488 52.3861 85.0526 85.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.000256 4096 420 2180 60032 11.5516 13.9486 870.838 419.081 1315.51 1315.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 520 3.2e-05 1024 112 2960 393216 88.9742 26.8186 1411.48 835.037 2362.57 2362.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 3.2e-05 512 120 660 561152 27.6916 13.3571 213.277 418.979 673.523 673.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 6.4e-05 2048 90 1060 295040 35.4419 28.3116 1200.21 838.105 2102.17 2102.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1060 0.000128 4096 190 1700 133376 23.1247 28.3422 1763.05 837.942 2652.54 2652.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1710 6.4e-05 2048 320 980 279808 43.7308 28.3384 1203.29 837.946 2113.44 2113.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 0.000512 2048 220 320 37152 3.48835 19.71 127.795 151.037 151.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 0.001024 4096 470 1880 17248 2.73408 110.87 104.883 218.53 218.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 6.4e-05 512 310 360 245760 16.5183 6.74406 59.0938 209.8 292.374 292.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000512 1024 165 1340 19200 3.42595 1.64278 31.1919 52.173 88.5717 88.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000256 4096 420 2180 60080 11.5615 13.9708 515.147 419.428 960.181 960.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 520 3.2e-05 1024 112 2960 394240 89.4191 26.9432 1594.76 843.333 2554.72 2554.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 3.2e-05 512 120 660 560640 27.8127 13.3886 240.076 419.293 700.784 700.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 6.4e-05 2048 90 1060 294880 35.4895 28.35 738.182 838.957 1641.08 1641.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 0.000128 4096 190 1700 133360 23.2413 28.3999 1852.98 838.505 2743.2 2743.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1710 6.4e-05 2048 320 980 279680 43.7898 28.422 833.81 841.73 1747.88 1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 0.000512 2048 220 320 37120 3.48198 22.3705 128.625 154.52 154.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.001024 4096 470 1880 17240 2.73258 124.204 104.96 231.939 231.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 6.4e-05 512 310 360 242688 16.5044 6.70515 54.3552 208.223 286.009 286.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000512 1024 165 1340 19200 3.40742 1.64998 29.1972 52.2121 86.596 86.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000256 4096 420 2180 60000 11.5261 13.9595 478.828 418.887 923.277 923.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 3.2e-05 1024 112 2960 393216 88.4782 26.7726 1481.64 832.096 2429.24 2429.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 3.2e-05 512 120 660 559104 27.7814 13.3583 223.29 418.2 682.849 683.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 6.4e-05 2048 90 1060 294912 35.4153 28.3341 686.692 837.77 1588.32 1588.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 0.000128 4096 190 1700 133440 23.1115 28.3734 922.726 837.894 1812.19 1812.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 6.4e-05 2048 320 980 279552 43.5759 28.3346 636.013 837.391 1545.46 1545.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 0.000512 2048 220 320 37104 3.47651 20.8369 123.73 148.085 148.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.001024 4096 470 1880 17232 2.73258 115.906 104.86 223.542 223.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 6.4e-05 512 310 360 243712 16.632 6.74445 56.1757 209.307 289.075 289.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000512 1024 165 1340 19264 3.44579 1.66826 30.1178 52.4962 87.8539 87.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000256 4096 420 2180 60032 11.5705 13.9753 490.091 419.116 934.827 934.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 3.2e-05 1024 112 2960 394240 89.2914 26.9251 1510.19 836.417 2463.08 2463.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 3.2e-05 512 120 660 559104 27.8638 13.3694 227.583 418.882 687.921 688.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 6.4e-05 2048 90 1060 294784 35.5033 28.4993 702.648 837.651 1604.4 1604.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 0.000128 4096 190 1700 133392 23.1641 28.3884 943.663 837.794 1833.09 1833.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 6.4e-05 2048 320 980 279552 43.7319 28.3572 649.953 839.267 1561.45 1561.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 0.000512 2048 220 320 37128 3.4889 21.3974 124.856 149.784 149.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.001024 4096 470 1880 17192 2.72179 118.956 104.712 226.434 226.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 6.4e-05 512 310 360 245760 16.3747 6.72602 56.916 208.973 289.21 289.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000512 1024 165 1340 18944 3.44454 1.66739 29.3028 52.4221 86.9667 87.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000256 4096 420 2180 59904 11.4877 13.9439 492.886 418.565 936.959 937.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 3.2e-05 1024 112 2960 393216 88.9717 26.8227 1442.53 835.081 2393.65 2393.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 3.2e-05 512 120 660 557056 27.8298 13.3264 227.343 417.633 686.346 686.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 6.4e-05 2048 90 1060 294912 35.3491 28.4079 712.783 838.484 1615.13 1615.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 0.000128 4096 190 1700 133376 23.0866 28.3526 953.417 838.021 1842.95 1843.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 6.4e-05 2048 320 980 279552 43.5973 28.2993 657.551 837.991 1567.57 1567.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 0.000512 2048 220 320 37120 3.48794 21.6811 124.865 150.079 150.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.001024 4096 470 1880 17216 2.73526 112.665 104.883 220.328 220.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 6.4e-05 512 310 360 239616 16.5793 6.67667 68.9922 207.261 299.724 299.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000512 1024 165 1340 19008 3.41069 1.6433 37.41 52.0042 94.5961 94.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000256 4096 420 2180 60048 11.5513 13.9686 604.816 419.121 1049.53 1049.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 3.2e-05 1024 112 2960 387072 88.7908 26.6041 1844.71 828.276 2788.63 2788.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 3.2e-05 512 120 660 557568 27.7046 13.3489 282.744 417.291 741.305 741.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 6.4e-05 2048 90 1060 294624 35.4543 28.3356 866.626 838.178 1768.7 1768.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 0.000128 4096 190 1700 133344 23.1148 28.3853 1154.9 837.811 2044.29 2044.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 6.4e-05 2048 320 980 279360 43.6865 28.3566 802.149 840.966 1715.3 1715.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 0.000512 2048 220 320 37080 3.4808 26.9332 125.267 155.724 155.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.001024 4096 470 1880 17208 2.73008 146.185 104.884 253.844 253.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 6.4e-05 512 310 360 230400 16.734 6.58637 46.6089 204.251 274.395 274.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000512 1024 165 1340 18432 3.37171 1.61242 25.5757 51.3331 82.0221 82.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000256 4096 420 2180 59616 11.4707 13.9407 417.621 418.012 861.114 861.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 3.2e-05 1024 112 2960 368640 89.779 26.2579 1222.83 816.08 2155.19 2155.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 3.2e-05 512 120 660 552960 27.4815 13.2036 195.971 414.304 651.174 651.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 6.4e-05 2048 90 1060 294336 35.334 28.3259 602.296 837.823 1503.88 1503.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 0.000128 4096 190 1700 133344 23.0812 28.3793 802.257 838.844 1692.64 1692.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 6.4e-05 2048 320 980 278784 43.5656 28.3668 555.494 837.837 1465.39 1465.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 0.000512 2048 220 320 37008 3.47782 18.7619 123.829 146.112 146.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.001024 4096 470 1880 17136 2.72397 101.274 104.897 208.938 208.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 6.4e-05 512 310 360 245760 16.4916 7.3871 67.7455 209.812 301.662 301.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000512 1024 165 1340 18560 3.40435 1.63018 34.793 51.7924 91.7464 91.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000256 4096 420 2180 59840 11.5051 13.9567 579.52 418.752 1023.81 1023.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 3.2e-05 1024 112 2960 389120 90.103 26.9255 1785.12 838.467 2740.88 2741.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 3.2e-05 512 120 660 558080 27.9028 13.3752 272.103 419.284 732.883 733.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 6.4e-05 2048 90 1060 294720 35.3807 28.3182 834.515 838.444 1736.77 1736.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 0.000128 4096 190 1700 133280 23.0956 28.3705 1116.91 838.763 2007.22 2007.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 6.4e-05 2048 320 980 279680 43.5589 28.3668 772.698 838.554 1683.31 1683.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 0.000512 2048 220 320 37040 3.48157 25.7447 124.244 153.513 153.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.001024 4096 470 1880 17200 2.7319 140.818 104.954 248.549 248.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 6.4e-05 512 310 360 235520 16.6546 6.63706 46.142 206.322 275.981 276.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000512 1024 165 1340 17920 3.44736 1.63846 23.8027 51.8732 80.888 81.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000256 4096 420 2180 59520 11.461 13.9374 403.456 418.103 847.034 847.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 3.2e-05 1024 112 2960 368640 91.3441 26.4329 1182.96 824.343 2125.33 2125.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 3.2e-05 512 120 660 552960 28.2524 13.3534 189.884 419.127 650.832 651.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 6.4e-05 2048 90 1060 294400 35.3282 28.3279 583.361 838.38 1485.51 1485.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 0.000128 4096 190 1700 132800 23.0335 28.3398 773.347 838.27 1663.07 1663.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 6.4e-05 2048 320 980 279040 43.5048 28.3771 537.764 838.222 1448.01 1448.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 0.000512 2048 220 320 36960 3.47584 18.1739 123.701 145.396 145.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.001024 4096 470 1880 17120 2.72941 98.2828 104.9 205.957 206.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 6.4e-05 512 310 360 239616 16.3305 6.63347 62.1804 206.245 291.607 291.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000512 1024 165 1340 18432 3.41078 1.63434 32.5975 51.7761 89.5517 89.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000256 4096 420 2180 59904 11.4772 13.9397 546.187 418.719 990.397 990.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 3.2e-05 1024 112 2960 380928 88.9606 26.4293 1637.39 824.114 2577.14 2577.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 3.2e-05 512 120 660 552960 27.771 13.2804 252.979 416.272 710.516 710.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 6.4e-05 2048 90 1060 294528 35.2961 28.3668 782.222 837.58 1683.57 1683.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 0.000128 4096 190 1700 133248 23.0374 28.3252 1047.69 837.834 1936.97 1937.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 6.4e-05 2048 320 980 278784 43.5675 28.2767 722.367 838.039 1632.39 1632.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 0.000512 2048 220 320 37056 3.47667 24.1275 124.349 151.996 152.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.001024 4096 470 1880 17184 2.73011 132.771 104.89 240.435 240.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 6.4e-05 512 310 360 233472 16.8248 6.62938 43.7227 206.342 273.738 273.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000512 1024 165 1340 18432 3.42157 1.64333 23.5414 51.9129 80.6499 80.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000256 4096 420 2180 59520 11.4706 13.91 386.242 417.25 828.947 829.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 3.2e-05 1024 112 2960 368640 91.4381 26.4372 1131.98 824.378 2074.49 2074.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 3.2e-05 512 120 660 540672 28.0836 13.1303 178.006 412.277 631.721 631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 6.4e-05 2048 90 1060 294144 35.3397 28.3958 558.444 836.942 1459.22 1459.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 0.000128 4096 190 1700 132864 23.0285 28.3238 743.627 837.448 1632.5 1632.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 6.4e-05 2048 320 980 278016 43.5963 28.4467 513.844 837.172 1423.19 1423.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 0.000512 2048 220 320 36864 3.47533 17.446 123.446 144.408 144.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.001024 4096 470 1880 17088 2.72787 93.8984 104.904 201.573 201.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 6.4e-05 512 310 360 236800 16.6252 6.65174 64.1716 206.254 293.922 294.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000512 1024 165 1340 18400 3.43398 1.63078 34.1226 51.7825 91.0979 91.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000256 4096 420 2180 60000 11.5576 13.9872 570.718 419.017 1015.35 1015.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 3.2e-05 1024 112 2960 384000 88.5994 26.5174 1724.18 824.145 2663.69 2663.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 3.2e-05 512 120 660 556800 27.617 13.3193 265.533 416.449 723.131 723.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 6.4e-05 2048 90 1060 294800 35.5625 28.3853 818.356 838.152 1720.56 1720.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 0.000128 4096 190 1700 133200 23.2345 28.4136 1091.77 837.472 1980.97 1981.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 6.4e-05 2048 320 980 279200 43.7636 28.375 756.956 837.304 1666.54 1666.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 0.000512 2048 220 320 37000 3.47757 25.4521 124.109 153.081 153.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.001024 4096 470 1880 17100 2.71917 137.338 104.458 244.559 244.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 6.4e-05 512 310 360 230400 17.1262 6.64563 44.5153 206.512 275.017 275.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000512 1024 165 1340 17600 3.47216 1.64045 23.2483 51.9661 80.4576 80.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000256 4096 420 2180 59600 11.5019 13.9448 398.846 417.79 842.159 842.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 3.2e-05 1024 112 2960 384000 88.6658 26.5465 1214.68 825.022 2155.17 2155.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 3.2e-05 512 120 660 550400 27.4421 13.1604 185.922 412.688 639.423 639.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 6.4e-05 2048 90 1060 294400 35.4369 28.3772 575.751 838.125 1477.79 1477.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 0.000128 4096 190 1700 133200 23.1552 28.3974 766.019 838.644 1656.29 1656.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 6.4e-05 2048 320 980 278400 43.7328 28.3604 530.223 838.142 1440.59 1440.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 0.000512 2048 220 320 36800 3.46522 17.9331 123.439 144.883 144.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.001024 4096 470 1880 17000 2.71539 95.9805 104.554 203.295 203.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 6.4e-05 512 310 360 236544 16.6859 6.65792 82.218 206.973 312.752 312.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000512 1024 165 1340 18816 3.40518 1.64454 44.667 52.0111 101.857 101.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000256 4096 420 2180 59808 11.4954 13.9585 724.117 418.885 1168.53 1168.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 3.2e-05 1024 112 2960 387072 88.3908 26.5414 2200.04 827.03 3142.25 3142.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 3.2e-05 512 120 660 559104 27.7046 13.3569 339.458 418.413 799.148 799.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 6.4e-05 2048 90 1060 294784 35.3547 28.3853 1040.98 837.945 1942.77 1942.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 0.000128 4096 190 1700 133280 23.0851 28.3791 1387.49 838.324 2277.36 2277.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 6.4e-05 2048 320 980 278656 43.6049 28.332 958.583 836.754 1867.41 1867.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 0.000512 2048 220 320 37072 3.48595 32.1582 124.195 159.882 159.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.001024 4096 470 1880 17136 2.7217 174.931 104.731 282.427 282.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 6.4e-05 512 310 360 229376 16.4229 6.57818 52.6576 202.358 278.238 278.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000512 1024 165 1340 17920 3.36342 1.59504 27.6513 50.9573 83.694 83.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000256 4096 420 2180 59136 11.4565 13.91 468.376 417.321 911.138 911.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 3.2e-05 1024 112 2960 372736 87.3738 26.2162 1386.02 808.428 2308.29 2308.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 3.2e-05 512 120 660 544768 27.9488 13.1766 218.931 413.919 674.193 674.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 6.4e-05 2048 90 1060 293888 35.3034 28.2773 676.491 837.515 1577.69 1577.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 0.000128 4096 190 1700 133056 23.0134 28.3361 905.699 839.79 1796.91 1796.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 6.4e-05 2048 320 980 277760 43.5682 28.3627 622.053 837.535 1531.65 1531.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 0.000512 2048 220 320 36960 3.48774 21.0305 122.659 147.221 147.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.001024 4096 470 1880 17024 2.71821 113.49 104.789 221.043 221.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 6.4e-05 512 310 360 238080 16.518 6.6472 79.4479 206.262 309.1 309.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000512 1024 165 1340 18240 3.43536 1.63226 41.3661 51.8092 98.3707 98.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000256 4096 420 2180 60000 11.5487 13.9735 697.548 419.109 1142.25 1142.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 3.2e-05 1024 112 2960 384000 88.6228 26.5047 2094.36 824.16 3033.9 3034.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 3.2e-05 512 120 660 552960 28.0645 13.3509 323.078 417.32 782.027 782.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 6.4e-05 2048 90 1060 294240 35.4714 28.3385 994.797 837.118 1895.83 1895.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 0.000128 4096 190 1700 133200 23.1205 28.3873 1333.16 837.54 2222.29 2222.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 6.4e-05 2048 320 980 279360 43.6799 28.4817 922.538 837.137 1831.98 1832.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 0.000512 2048 220 320 36960 3.46842 30.744 123.932 158.189 158.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.001024 4096 470 1880 17160 2.7281 168.618 104.886 276.277 276.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 6.4e-05 512 310 360 230400 17.0951 6.64022 52.3204 206.371 282.655 282.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000512 1024 165 1340 17280 3.47757 1.64154 26.7936 51.9804 84.0253 84.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000256 4096 420 2180 59520 11.4913 13.9576 469.679 418.53 913.732 913.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 3.2e-05 1024 112 2960 368640 91.4343 26.4768 1361.9 824.424 2304.49 2304.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 3.2e-05 512 120 660 537600 28.3243 13.1527 212.535 412.307 666.536 666.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 6.4e-05 2048 90 1060 293760 35.3649 28.3568 673.359 837.572 1574.76 1574.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 0.000128 4096 190 1700 132960 23.0845 28.3801 899.598 839.12 1790.26 1790.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 6.4e-05 2048 320 980 278400 43.4956 28.3384 621.302 835.007 1528.28 1528.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 0.000512 2048 220 320 36720 3.46051 21.0842 122.853 147.441 147.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.001024 4096 470 1880 17040 2.72179 113.732 104.897 221.393 221.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 6.4e-05 512 310 360 245760 16.3778 6.72525 79.6527 209.013 311.995 312.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000512 1024 165 1340 18432 3.47053 1.66982 40.4652 52.5093 98.2447 98.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000256 4096 420 2180 59648 11.4647 13.9325 674.618 418.22 1118.31 1118.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 3.2e-05 1024 112 2960 393216 88.8603 26.8241 2074.01 835.172 3025.11 3025.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 3.2e-05 512 120 660 557056 27.7814 13.3304 315.646 417.801 774.777 774.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 6.4e-05 2048 90 1060 294912 35.3341 28.2762 969.949 838.025 1871.69 1871.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 0.000128 4096 190 1700 133120 23.062 28.3354 1297.84 838.204 2187.52 2187.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 6.4e-05 2048 320 980 279552 43.5385 28.3221 898.046 838.186 1808.23 1808.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 0.000512 2048 220 320 36992 3.47968 30.0872 124.124 157.735 157.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.001024 4096 470 1880 17152 2.72902 164.246 104.885 271.903 271.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 6.4e-05 512 310 360 245760 16.3941 6.72522 53.7733 209.297 286.408 286.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000512 1024 165 1340 16384 3.36163 1.56115 24.6978 49.9776 79.7258 79.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000256 4096 420 2180 59392 11.4815 13.9407 454.326 419.297 899.118 899.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 3.2e-05 1024 112 2960 393216 88.8305 26.8283 1397.98 836.22 2350.11 2350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 3.2e-05 512 120 660 557056 27.733 13.3284 211.918 418.156 671.349 671.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 6.4e-05 2048 90 1060 293888 35.232 28.2928 649.578 836.399 1549.61 1549.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 0.000128 4096 190 1700 132608 23.0589 28.3199 867.523 837.085 1756.06 1756.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 6.4e-05 2048 320 980 278528 43.4331 28.2854 599.267 837.782 1508.9 1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 0.000512 2048 220 320 36864 3.4776 20.4634 123.446 147.429 147.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.001024 4096 470 1880 16896 2.71155 108.376 104.295 215.425 215.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 6.4e-05 512 310 360 233472 16.827 6.62944 65.7487 206.481 295.907 296.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000512 1024 165 1340 18432 3.42304 1.64454 35.3626 51.9518 92.5104 92.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000256 4096 420 2180 59520 11.4608 13.9179 592.051 417.532 1035.04 1035.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 3.2e-05 1024 112 2960 368640 91.4568 26.4628 1709.34 824.945 2652.47 2652.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 3.2e-05 512 120 660 540672 28.0884 13.1234 266.915 412.567 720.906 721.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 6.4e-05 2048 90 1060 294144 35.3256 28.389 848.837 838.124 1750.78 1750.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 0.000128 4096 190 1700 132864 23.0447 28.3442 1135.38 838.017 2024.87 2024.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 6.4e-05 2048 320 980 278016 43.615 28.3015 781.4 837.678 1691.14 1691.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 0.000512 2048 220 320 36864 3.46989 26.1018 124.977 154.593 154.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.001024 4096 470 1880 17088 2.73078 143.298 104.973 251.046 251.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 6.4e-05 512 310 360 221184 16.3978 6.55386 44.3332 198.24 265.739 265.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000512 1024 165 1340 15360 3.43213 1.57082 20.9392 50.1105 76.1786 76.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000256 4096 420 2180 59136 11.4805 13.9359 408.593 418.281 852.367 852.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 3.2e-05 1024 112 2960 344064 89.5765 26.0911 1124.13 791.67 2031.71 2031.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 3.2e-05 512 120 660 540672 28.13 13.1339 188.638 412.405 642.526 642.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 6.4e-05 2048 90 1060 293376 35.3661 28.326 592.342 837.439 1493.57 1493.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 0.000128 4096 190 1700 132096 23.0536 28.3197 784.853 834.351 1670.65 1670.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 6.4e-05 2048 320 980 276480 43.5149 28.2477 543.974 833.349 1449.22 1449.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 0.000512 2048 220 320 36480 3.44579 18.5033 122.563 144.553 144.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.001024 4096 470 1880 16896 2.72998 98.6215 104.9 206.295 206.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 6.4e-05 512 310 360 230400 17.1244 6.64246 67.7422 206.487 298.216 298.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000512 1024 165 1340 17600 3.4768 1.63878 35.6572 51.9597 92.8619 92.9767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000256 4096 420 2180 59600 11.5116 13.951 607.261 417.749 1050.55 1050.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 3.2e-05 1024 112 2960 384000 88.6492 26.5011 1852.91 829.815 2798.12 2798.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 3.2e-05 512 120 660 550400 27.4365 13.16 283.674 412.564 737.048 737.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 6.4e-05 2048 90 1060 294400 35.4851 28.376 872.935 838.177 1775.08 1775.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 0.000128 4096 190 1700 133200 23.1444 28.3853 1165.87 852.209 2069.69 2069.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 6.4e-05 2048 320 980 278400 43.7269 28.3777 805.69 849.299 1727.23 1727.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 0.000512 2048 220 320 36800 3.46448 27.1333 124.865 155.506 155.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.001024 4096 470 1880 17000 2.7167 147.422 104.542 254.724 254.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 6.4e-05 512 310 360 230400 17.1086 6.64755 48.2104 206.623 278.812 278.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000512 1024 165 1340 16000 3.55325 1.6488 23.1796 52.2268 80.74 80.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000256 4096 420 2180 59200 11.4726 13.9573 428.162 418.882 872.551 872.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 3.2e-05 1024 112 2960 358400 93.4251 26.4733 1244.79 825.166 2190.11 2190.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 3.2e-05 512 120 660 537600 28.3233 13.1465 200.688 412.65 655.024 655.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 6.4e-05 2048 90 1060 294400 35.382 28.3562 618.749 838.489 1521.08 1521.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 0.000128 4096 190 1700 132000 23.0586 28.3484 820.796 835.264 1707.55 1707.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 6.4e-05 2048 320 980 275200 43.6332 28.3136 564.323 834.211 1470.62 1470.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 0.000512 2048 220 320 36400 3.4345 19.0423 122.447 144.967 145.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.001024 4096 470 1880 16800 2.71069 104.213 104.527 211.495 211.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 6.4e-05 512 310 360 245760 16.3865 6.72474 52.1662 208.921 284.421 284.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000512 1024 165 1344 18688 3.44381 1.66298 26.7394 52.3718 84.3499 84.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000256 4096 420 2184 60032 11.5307 13.951 860.237 419.006 1304.8 1304.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 520 3.2e-05 1024 112 2976 393216 88.9182 26.8165 1401.52 834.882 2352.4 2352.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 3.2e-05 512 120 672 559104 27.8624 13.3568 213.593 418.912 673.947 674.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 6.4e-05 2048 90 1056 295168 35.4021 28.3077 1148.3 838.521 2050.64 2050.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1060 0.000128 4096 190 1704 133120 23.159 28.3309 1705.3 837.7 2594.57 2594.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1710 6.4e-05 2048 320 984 280832 43.6878 28.2942 1174.1 839.605 2085.83 2085.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 0.000512 2048 220 312 37184 3.4857 19.0817 127.95 150.562 150.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 0.001024 4096 470 1872 17248 2.7351 109.345 104.812 216.938 216.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 6.4e-05 512 310 360 245760 16.5333 6.75165 55.4648 209.84 288.819 288.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000512 1024 165 1344 18560 3.45114 1.64646 28.2355 52.1844 85.6449 85.7577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000256 4096 420 2184 60000 11.5596 13.9768 479.206 419.51 924.327 924.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 3.2e-05 1024 112 2976 394240 89.5084 27.4391 1486.75 838.556 2442.51 2442.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 3.2e-05 512 120 672 558080 28.0588 13.388 224.925 419.372 685.967 686.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 6.4e-05 2048 90 1056 295040 35.4782 28.3628 682.8 838.555 1585.31 1585.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 0.000128 4096 190 1704 133120 23.2622 28.4017 1654.74 838.826 2545.32 2545.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1710 6.4e-05 2048 320 984 280640 43.752 28.3546 765.905 838.727 1676.88 1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 0.000512 2048 220 312 37200 3.48979 20.3468 127.937 151.818 151.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.001024 4096 470 1872 17240 2.73085 115.093 104.927 222.795 222.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 6.4e-05 512 310 360 242688 16.5097 6.70515 54.5658 208.468 286.469 286.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000512 1024 165 1344 18432 3.45126 1.64672 28.0574 52.2733 85.5559 85.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000256 4096 420 2184 60000 11.522 13.9581 471.791 419.381 916.724 916.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 3.2e-05 1024 112 2976 393216 88.4323 26.7531 1464.18 833.086 2412.7 2412.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 3.2e-05 512 120 672 559104 27.7713 13.3632 223.909 418.696 683.953 684.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 6.4e-05 2048 90 1056 295104 35.3545 28.3212 671.797 838.775 1574.35 1574.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 0.000128 4096 190 1704 133152 23.1111 28.373 911.105 838.89 1801.55 1801.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 6.4e-05 2048 320 984 280704 43.4438 28.3342 630.146 838.372 1540.42 1540.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 0.000512 2048 220 312 37152 3.47546 20.2468 124.871 148.636 148.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.001024 4096 470 1872 17232 2.72765 113.934 104.931 221.636 221.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 6.4e-05 512 310 360 239616 16.3271 6.63149 35.1236 206.446 264.745 264.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000512 1024 165 1344 17664 3.4552 1.6377 17.5624 51.8286 74.6107 74.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000256 4096 420 2184 59904 11.479 13.9366 302.288 419.136 746.914 746.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 520 3.2e-05 1024 112 2976 380928 89.0028 26.4274 918.3 824.985 1858.96 1859.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 3.2e-05 512 120 672 552960 27.7585 13.2838 143.553 416.678 601.485 601.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 6.4e-05 2048 90 1056 294912 35.2654 28.3505 433.771 838.364 1335.85 1335.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 0.000128 4096 190 1704 133056 23.1117 28.3355 1675.19 838.699 2565.41 2565.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1710 6.4e-05 2048 320 984 280320 43.4502 28.2726 592.996 837.386 1502.24 1502.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 0.000512 2048 220 312 37056 3.47107 13.098 126.468 143.079 143.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.001024 4096 470 1872 17184 2.73162 72.9768 104.928 180.68 180.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 6.4e-05 512 310 360 243712 16.6282 6.74963 63.5798 209.337 296.51 296.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000512 1024 165 1344 18816 3.4647 1.66256 33.1386 52.5043 90.8985 91.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000256 4096 420 2184 60032 11.5429 13.9695 550.525 419.174 995.284 995.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 3.2e-05 1024 112 2976 394240 89.1293 26.9175 1690.5 836.528 2643.32 2643.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 3.2e-05 512 120 672 559104 27.7908 13.3719 259.556 418.362 719.295 719.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 6.4e-05 2048 90 1056 295008 35.4485 28.3568 779.341 837.76 1681.01 1681.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 0.000128 4096 190 1704 133056 23.1506 28.3796 1058.53 837.903 1948.04 1948.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 6.4e-05 2048 320 984 280448 43.617 28.4016 729.419 837.939 1639.51 1639.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 0.000512 2048 220 312 37184 3.49389 23.5359 124.552 151.624 151.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.001024 4096 470 1872 17192 2.7199 131.355 104.677 238.794 238.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 6.4e-05 512 310 360 236544 16.7021 6.65805 39.5244 207.093 270.191 270.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000512 1024 165 1344 17920 3.45306 1.64454 20.2385 52.0062 77.4675 77.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000256 4096 420 2184 59808 11.5036 13.9522 346.956 419.121 791.607 791.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 3.2e-05 1024 112 2976 387072 88.4143 26.5411 1057.8 827.764 2000.76 2000.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 3.2e-05 512 120 672 559104 27.7278 13.3588 164.905 418.654 624.858 625.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 6.4e-05 2048 90 1056 294784 35.3444 28.3102 498.474 838.408 1400.64 1400.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 0.000128 4096 190 1704 133056 23.081 28.3794 673.419 838.801 1563.76 1563.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 6.4e-05 2048 320 984 279552 43.5346 28.355 465.456 838.539 1376.01 1376.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 0.000512 2048 220 312 37072 3.47658 15.1084 124.131 142.758 142.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.001024 4096 470 1872 17136 2.71962 82.6778 104.737 190.176 190.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 6.4e-05 512 310 360 245760 16.3918 6.71808 62.1834 209.005 294.517 294.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000512 1024 165 1344 18432 3.46406 1.6672 31.0684 52.4304 88.7596 88.8691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000256 4096 420 2184 59904 11.4875 13.9371 530.866 418.621 974.987 975.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 3.2e-05 1024 112 2976 393216 88.8368 26.8195 1547.29 835.171 2498.36 2498.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 3.2e-05 512 120 672 557056 27.7999 13.3244 247.195 417.687 706.22 706.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 6.4e-05 2048 90 1056 294912 35.326 28.3187 757.975 837.957 1659.69 1659.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 0.000128 4096 190 1704 133120 23.0772 28.3499 1026.89 838.13 1916.52 1916.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 6.4e-05 2048 320 984 280576 43.4575 28.3282 711.818 838.064 1621.81 1621.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 0.000512 2048 220 312 37120 3.46934 22.9452 124.502 150.962 151.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.001024 4096 470 1872 17216 2.73203 120.457 104.853 228.086 228.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 6.4e-05 512 310 360 245760 16.3809 6.72301 41.5798 209.048 273.956 274.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000512 1024 165 1344 18432 3.47402 1.67117 20.9075 52.5183 78.6974 78.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000256 4096 420 2184 59648 11.4786 13.9305 351.896 418.261 795.642 795.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 3.2e-05 1024 112 2976 393216 88.8529 26.821 1001.95 835.273 1953.15 1953.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 3.2e-05 512 120 672 557056 27.7881 13.3245 164.612 417.731 623.672 623.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 6.4e-05 2048 90 1056 294912 35.331 28.351 508.455 838.129 1410.37 1410.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 0.000128 4096 190 1704 132864 23.0546 28.3326 685.178 837.085 1573.73 1573.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 6.4e-05 2048 320 984 280576 43.4567 28.36 475.708 839.185 1386.85 1386.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 0.000512 2048 220 312 36992 3.47734 15.4376 125.071 144.029 144.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.001024 4096 470 1872 17152 2.73146 76.7095 104.848 184.333 184.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 6.4e-05 512 310 360 239616 16.5829 6.67901 66.2011 207.213 296.897 297.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000512 1024 165 1344 18432 3.43786 1.64045 34.7012 51.9941 91.9028 92.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000256 4096 420 2184 59904 11.5466 14.0054 579.971 419.025 1024.62 1024.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 3.2e-05 1024 112 2976 387072 88.8146 26.6056 1771.25 828.001 2714.93 2715.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 3.2e-05 512 120 672 557568 27.7043 13.3497 275.98 417.199 734.449 734.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 6.4e-05 2048 90 1056 294912 35.43 28.3378 824.965 837.321 1726.17 1726.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 0.000128 4096 190 1704 133056 23.1217 28.3798 1114.94 837.512 2004.03 2004.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 6.4e-05 2048 320 984 280512 43.5802 28.4897 774.513 837.462 1684.18 1684.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 0.000512 2048 220 312 37152 3.49232 25.1486 125.429 154.114 154.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.001024 4096 470 1872 17208 2.73091 139.859 105.083 247.721 247.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 6.4e-05 512 310 360 230400 16.7501 6.58998 44.951 204.221 272.735 272.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000512 1024 165 1344 17280 3.43616 1.61206 22.9776 51.3304 79.4866 79.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000256 4096 420 2184 59616 11.4761 13.9449 403.308 417.962 846.764 846.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 3.2e-05 1024 112 2976 368640 89.7459 26.2533 1182.98 815.956 2115.19 2115.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 3.2e-05 512 120 672 552960 27.5014 13.2044 191.34 414.251 646.509 646.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 6.4e-05 2048 90 1056 294912 35.3109 28.33 577.865 837.724 1479.33 1479.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 0.000128 4096 190 1704 133056 23.0703 28.3706 779.661 838.09 1669.27 1669.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 6.4e-05 2048 320 984 279936 43.4927 28.37 539.428 837.715 1449.14 1449.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 0.000512 2048 220 312 37008 3.47334 17.6747 123.621 144.811 144.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.001024 4096 470 1872 17136 2.72374 97.5096 104.832 205.108 205.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 6.4e-05 512 310 360 245760 16.4907 6.74445 64.3152 209.844 297.609 297.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000512 1024 165 1344 17920 3.44493 1.63232 31.9898 51.7994 88.9986 89.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000256 4096 420 2184 59840 11.4974 13.9564 550.66 418.823 995.013 995.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 3.2e-05 1024 112 2976 389120 90.1926 26.9236 1692.53 838.591 2648.5 2648.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 3.2e-05 512 120 672 558080 27.8984 13.3795 260.389 419.362 721.241 721.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 6.4e-05 2048 90 1056 295040 35.3509 28.3173 783.913 838.66 1686.35 1686.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 0.000128 4096 190 1704 133120 23.1047 28.3853 1058.88 838.803 1949.25 1949.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 6.4e-05 2048 320 984 280320 43.4979 28.3446 734.262 840.689 1646.93 1647.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 0.000512 2048 220 312 37120 3.47571 23.8019 125.421 152.743 152.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.001024 4096 470 1872 17200 2.72986 132.504 104.919 240.197 240.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 6.4e-05 512 310 360 235520 16.6355 6.63632 44.7256 206.254 274.47 274.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000512 1024 165 1344 17920 3.43859 1.64026 23.3684 51.8542 80.4321 80.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000256 4096 420 2184 59520 11.4668 13.9354 390.68 417.96 834.119 834.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 3.2e-05 1024 112 2976 368640 91.3276 27.3491 1146.87 824.048 2089.85 2090.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 3.2e-05 512 120 672 552960 28.2237 13.353 185.621 418.975 646.386 646.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 6.4e-05 2048 90 1056 295040 35.2559 28.3689 561.309 838.581 1463.62 1463.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 0.000128 4096 190 1704 132800 23.0299 28.332 752.657 836.642 1640.74 1640.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 6.4e-05 2048 320 984 280320 43.4058 28.3484 524.653 837.939 1434.48 1434.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 0.000512 2048 220 312 36960 3.46874 17.1689 124.59 145.271 145.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.001024 4096 470 1872 17120 2.72586 94.6544 107.895 205.318 205.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 6.4e-05 512 310 360 239616 16.3375 6.63997 81.3287 206.248 310.774 310.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000512 1024 165 1344 17664 3.44915 1.6368 40.8106 51.7783 97.8047 97.9179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000256 4096 420 2184 59904 11.4605 13.9344 702.536 418.728 1146.73 1146.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 3.2e-05 1024 112 2976 380928 88.9255 26.4332 2117.39 824.119 3057.12 3057.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 3.2e-05 512 120 672 552960 27.7112 13.2818 329.842 416.286 787.335 787.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 6.4e-05 2048 90 1056 294912 35.2664 28.3095 1001.96 837.566 1903.21 1903.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 0.000128 4096 190 1704 133056 23.0236 28.3362 1347.63 837.93 2237 2237.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 6.4e-05 2048 320 984 280320 43.3615 28.2994 938.382 836.893 1847.07 1847.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 0.000512 2048 220 312 37056 3.47558 30.3927 123.969 157.881 157.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.001024 4096 470 1872 17184 2.73235 168.518 105.885 277.181 277.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 6.4e-05 512 310 360 233472 16.8367 6.6352 51.5804 206.259 281.523 281.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000512 1024 165 1344 16896 3.49914 1.64266 25.1721 51.8914 82.3294 82.4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000256 4096 420 2184 59520 11.4688 13.9135 449.01 417.088 891.552 891.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 3.2e-05 1024 112 2976 368640 91.421 26.4394 1309.67 824.056 2251.83 2252.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 3.2e-05 512 120 672 540672 28.0737 13.1307 210.956 412.113 664.481 664.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 6.4e-05 2048 90 1056 294144 35.3526 28.3207 638.857 836.608 1539.24 1539.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 0.000128 4096 190 1704 132864 23.0307 28.3317 865.522 837.116 1754.08 1754.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 6.4e-05 2048 320 984 279552 43.4916 28.3764 597.003 836.616 1505.62 1505.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 0.000512 2048 220 312 36864 3.46093 19.2348 124.194 146.935 146.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.001024 4096 470 1872 17088 2.72346 107.432 104.804 215.001 215.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 6.4e-05 512 310 360 236800 16.6166 6.64986 79.0564 206.263 308.807 308.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000512 1024 165 1344 18400 3.43264 1.63571 41.6715 51.7863 98.6546 98.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000256 4096 420 2184 59800 11.563 13.994 692.838 419.034 1137.5 1137.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 3.2e-05 1024 112 2976 384000 88.5816 26.5413 2093.04 824.171 3032.58 3032.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 3.2e-05 512 120 672 550400 28.0723 13.3325 324.333 416.591 782.538 782.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 6.4e-05 2048 90 1056 294800 35.551 28.4143 984.689 838.189 1886.95 1887.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 0.000128 4096 190 1704 133000 23.2018 28.4013 1331.26 837.495 2220.43 2220.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 6.4e-05 2048 320 984 280000 43.6223 28.4221 923.323 837.157 1832.66 1832.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 0.000512 2048 220 312 37100 3.47696 30.0988 126.884 160.502 160.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.001024 4096 470 1872 17100 2.71776 166.334 104.405 273.499 273.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 6.4e-05 512 310 360 230400 17.1338 6.64371 52.3896 206.31 282.696 282.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000512 1024 165 1344 17600 3.4729 1.6425 27.3347 51.9169 84.496 84.6071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000256 4096 420 2184 59200 11.5016 13.9413 465.287 417.391 908.198 908.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 3.2e-05 1024 112 2976 384000 88.6485 26.5075 1417.88 824.254 2357.54 2357.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 3.2e-05 512 120 672 537600 28.3748 13.1597 214.239 412.217 668.206 668.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 6.4e-05 2048 90 1056 294400 35.4529 28.3562 667.323 837.392 1568.63 1568.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 0.000128 4096 190 1704 132800 23.1368 28.3929 900.696 838.531 1790.84 1790.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 6.4e-05 2048 320 984 280000 43.5949 28.3526 624.909 837.35 1534.34 1534.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 0.000512 2048 220 312 37000 3.47354 20.4483 123.688 147.653 147.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.001024 4096 470 1872 17000 2.7095 111.654 104.398 218.805 218.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 6.4e-05 512 310 360 236544 16.7061 6.65904 77.1177 207.118 307.822 307.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000512 1024 165 1344 17920 3.4529 1.64454 39.6638 52.0166 96.9055 97.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000256 4096 420 2184 59808 11.5027 13.9612 677.703 419.17 1122.41 1122.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 3.2e-05 1024 112 2976 387072 88.4098 26.5451 2057.13 827.586 2999.93 3000.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 3.2e-05 512 120 672 559104 27.7117 13.3652 321.474 418.691 781.454 781.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 6.4e-05 2048 90 1056 294784 35.3289 28.3197 965.276 838.491 1867.52 1867.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 0.000128 4096 190 1704 133056 23.0778 28.3894 1307.3 839.897 2198.74 2198.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 6.4e-05 2048 320 984 279552 43.544 28.6146 905.406 837.304 1815 1815.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 0.000512 2048 220 312 37072 3.47782 29.4502 124.144 157.117 157.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.001024 4096 470 1872 17136 2.72502 163.565 104.749 271.081 271.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 6.4e-05 512 310 360 229376 16.4326 6.5816 50.0225 202.336 275.59 275.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000512 1024 165 1344 16128 3.45069 1.59392 24.1561 50.95 80.2808 80.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000256 4096 420 2184 59136 11.4442 13.9178 443.503 417.27 886.21 886.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 3.2e-05 1024 112 2976 372736 87.3686 26.2247 1319.4 808.306 2241.55 2241.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 3.2e-05 512 120 672 544768 27.9557 13.1707 208.303 413.87 663.511 663.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 6.4e-05 2048 90 1056 293888 35.3094 28.2733 636.893 837.404 1537.98 1538.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 0.000128 4096 190 1704 132608 23.0004 28.3236 857.947 838.006 1747.35 1747.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 6.4e-05 2048 320 984 279552 43.4487 28.3356 596.606 838.478 1507 1507.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 0.000512 2048 220 312 36960 3.47763 19.5256 123.57 146.617 146.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.001024 4096 470 1872 17024 2.71795 107.023 104.725 214.509 214.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 6.4e-05 512 310 360 238080 16.5209 6.64406 75.8961 206.434 305.712 305.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000512 1024 165 1344 18240 3.43882 1.63453 39.5939 51.8519 96.649 96.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000256 4096 420 2184 59760 11.5497 13.9725 657.079 419.461 1102.14 1102.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 3.2e-05 1024 112 2976 384000 88.6243 26.4958 2002.15 824.822 2942.34 2942.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 3.2e-05 512 120 672 552960 28.0748 13.3457 311.674 417.659 770.967 771.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 6.4e-05 2048 90 1056 294720 35.3858 28.3329 938.948 837.817 1840.59 1840.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 0.000128 4096 190 1704 132960 23.126 28.3719 1260.65 838.377 2150.6 2150.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 6.4e-05 2048 320 984 280320 43.6001 28.3812 880.423 837.932 1790.46 1790.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 0.000512 2048 220 312 37080 3.47546 28.7137 124.223 156.456 156.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.001024 4096 470 1872 17160 2.7304 157.772 104.918 265.463 265.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 6.4e-05 512 310 360 230400 17.0893 6.63606 47.9236 206.374 278.238 278.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000512 1024 165 1344 17280 3.48243 1.64045 24.7381 51.9808 81.9718 82.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000256 4096 420 2184 59520 11.4826 13.9544 422.658 418.528 866.696 866.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 3.2e-05 1024 112 2976 368640 91.4506 26.5343 1239.68 824.417 2182.33 2182.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 3.2e-05 512 120 672 537600 28.308 14.1218 195.899 412.311 650.85 651.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 6.4e-05 2048 90 1056 294720 35.2894 28.4303 604.828 838.008 1506.66 1506.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 0.000128 4096 190 1704 132960 23.0903 28.3703 811.907 838.197 1701.64 1701.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 6.4e-05 2048 320 984 278400 43.5108 28.3181 562.72 835.006 1469.69 1469.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 0.000512 2048 220 312 36960 3.4776 18.5896 123.365 145.474 145.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.001024 4096 470 1872 17040 2.72179 101.316 106.638 210.717 210.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 6.4e-05 512 310 360 245760 16.3617 6.7296 74.8567 209.191 307.355 307.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000512 1024 165 1344 18432 3.47619 1.67414 38.2911 52.5548 96.125 96.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000256 4096 420 2184 59648 11.4831 13.9562 627.303 418.571 1071.39 1071.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 3.2e-05 1024 112 2976 393216 88.8113 26.8184 1956.89 835.86 2908.62 2908.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 3.2e-05 512 120 672 557056 27.7653 13.3243 298.642 418.02 757.966 758.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 6.4e-05 2048 90 1056 294912 35.3299 28.3486 897.35 839.366 1800.5 1800.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 0.000128 4096 190 1704 132864 23.0587 28.3312 1205.72 837.749 2094.93 2095.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 6.4e-05 2048 320 984 280576 43.4669 28.3567 841.441 842.341 1755.74 1755.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 0.000512 2048 220 312 36992 3.4737 27.3576 124.087 154.962 155.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.001024 4096 470 1872 17152 2.72998 151.06 104.918 258.751 258.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 6.4e-05 512 310 360 245760 16.3932 6.7265 50.5906 209.278 283.202 283.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000512 1024 165 1344 16384 3.36122 1.56304 22.5528 49.9779 77.5824 77.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000256 4096 420 2184 59392 11.4872 13.9435 420.831 419.25 865.587 865.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 3.2e-05 1024 112 2976 393216 88.8509 26.8209 1316.94 836.019 2268.89 2269.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 3.2e-05 512 120 672 557056 27.7773 13.3325 202.51 418.108 661.941 662.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 6.4e-05 2048 90 1056 293888 35.2407 28.2487 602.307 836.307 1502.21 1502.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 0.000128 4096 190 1704 132608 23.0564 28.3177 812.064 836.993 1700.51 1700.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 6.4e-05 2048 320 984 278528 43.4459 28.2972 561.647 836.324 1469.85 1469.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 0.000512 2048 220 312 36864 3.47366 18.3837 124.359 146.261 146.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.001024 4096 470 1872 16896 2.70349 99.8357 104.236 206.821 206.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 6.4e-05 512 310 375 243712 16.4958 6.72509 60.4186 208.958 292.821 292.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000512 1024 165 1325 18688 3.44941 1.66198 30.2171 52.3813 87.838 87.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000256 4096 420 2175 60032 11.5361 13.9495 987.167 419.081 1431.81 1431.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 520 3.2e-05 1024 112 2975 393216 88.8202 26.8188 1590.62 835.185 2541.7 2541.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 3.2e-05 512 120 675 557056 27.982 13.3496 243.147 418.984 703.68 703.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 6.4e-05 2048 90 1050 294784 35.4214 28.3597 1270.41 838.106 2172.4 2172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1060 0.000128 4096 190 1700 133248 23.0617 28.3402 1950.09 838.171 2839.74 2839.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1710 6.4e-05 2048 320 975 281344 43.5011 28.2902 1291.38 837.977 2201.3 2201.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 0.000512 2048 220 325 37120 3.48982 22.585 126.47 152.59 152.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 0.001024 4096 470 1875 17248 2.73443 124.082 105.083 231.943 232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 6.4e-05 512 310 375 245760 16.5299 6.75021 54.5773 209.821 287.894 288.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000512 1024 165 1325 18560 3.44458 1.6425 26.8326 52.1752 84.2222 84.3312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000256 4096 420 2175 60000 11.5612 13.9813 459.357 419.474 904.444 904.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 3.2e-05 1024 112 2975 394240 89.5228 26.9443 1432.49 838.491 2387.69 2387.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 3.2e-05 512 120 675 558080 27.9744 13.3899 217.912 419.337 678.826 678.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 6.4e-05 2048 90 1050 294720 35.5243 28.4041 658.525 838.482 1561.04 1561.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 0.000128 4096 190 1700 133280 23.2571 28.3955 1577.06 839.253 2468.04 2468.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1710 6.4e-05 2048 320 975 281280 43.7439 28.4508 729.565 838.659 1640.55 1640.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 0.000512 2048 220 325 37120 3.4953 20.3674 128.123 152.031 152.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.001024 4096 470 1875 17240 2.73744 111.098 104.942 218.821 218.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 6.4e-05 512 310 375 245760 16.4839 6.74656 35.8177 209.703 268.974 269.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000512 1024 165 1325 17920 3.43552 1.63222 17.1587 51.7635 74.1191 74.2302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000256 4096 420 2175 59840 11.5302 13.95 838.61 418.533 1282.7 1282.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 520 3.2e-05 1024 112 2975 389120 90.2135 26.9717 913.6 837.958 1868.99 1869.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 3.2e-05 512 120 675 558080 27.9071 13.3857 141.733 419.075 602.312 602.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 6.4e-05 2048 90 1050 294720 35.4913 28.4221 1068.91 838.007 1970.94 1971.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1060 0.000128 4096 190 1700 133280 23.2285 28.375 1672.8 838.214 2562.7 2562.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1710 6.4e-05 2048 320 975 280960 43.7098 28.3155 1125.88 838.21 2036.25 2036.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 0.000512 2048 220 325 37040 3.47645 13.3677 128.011 144.899 144.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.001024 4096 470 1875 17200 2.73114 71.6443 104.867 179.286 179.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 6.4e-05 512 310 375 242688 16.4988 6.70234 57.7945 208.451 289.664 289.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000512 1024 165 1325 18432 3.45434 1.65328 28.6377 52.2746 86.1507 86.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000256 4096 420 2175 60000 11.5201 13.9588 487.925 419.332 932.812 932.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 3.2e-05 1024 112 2975 387072 89.6729 26.7572 1496.44 832.986 2446.11 2446.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 3.2e-05 512 120 675 556032 27.9753 13.3612 232.222 418.658 692.428 692.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 6.4e-05 2048 90 1050 294720 35.4047 28.4188 697.303 838.671 1599.91 1600.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 0.000128 4096 190 1700 133248 23.103 28.3756 945.599 838.864 1836.02 1836.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 6.4e-05 2048 320 975 281088 43.4506 28.3381 646.784 839.996 1558.71 1558.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 0.000512 2048 220 325 37104 3.49594 21.7234 126.076 151.336 151.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.001024 4096 470 1875 17232 2.73408 118.147 104.941 225.867 225.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 6.4e-05 512 310 375 239616 16.3224 6.63286 37.1687 206.397 266.736 266.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000512 1024 165 1325 17664 3.45018 1.63635 17.9524 51.8187 74.9836 75.0938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000256 4096 420 2175 59904 11.4738 13.9356 314.781 419.032 759.298 759.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 520 3.2e-05 1024 112 2975 380928 89.0233 26.4871 953.979 824.814 1894.55 1894.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 3.2e-05 512 120 675 552960 27.7673 13.271 150.46 416.575 608.286 608.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 6.4e-05 2048 90 1050 294528 35.3328 28.2867 451.86 838.885 1354.47 1354.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 0.000128 4096 190 1700 133056 23.1079 28.33 1652.79 838.517 2542.82 2542.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1710 6.4e-05 2048 320 975 280320 43.4274 28.2887 594.584 837.273 1503.71 1503.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 0.000512 2048 220 325 37056 3.49184 14.1579 125.938 143.63 143.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.001024 4096 470 1875 17184 2.73158 76.1024 104.93 183.807 183.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 6.4e-05 512 310 375 243712 16.6177 6.74352 63.0045 209.506 296.094 296.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000512 1024 165 1325 18816 3.46554 1.66957 31.5055 52.5424 89.3113 89.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000256 4096 420 2175 60032 11.5447 13.978 527.713 419.506 972.816 972.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 3.2e-05 1024 112 2975 394240 89.0998 26.922 1625.69 837.277 2579.24 2579.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 3.2e-05 512 120 675 555520 28.0793 13.3837 249.468 418.697 709.842 710.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 6.4e-05 2048 90 1050 294560 35.4916 28.3546 750.294 838.975 1653.22 1653.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 0.000128 4096 190 1700 133168 23.1541 28.4044 1014.12 838.589 1904.35 1904.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 6.4e-05 2048 320 975 280896 43.588 28.377 692.406 838.55 1603.06 1603.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 0.000512 2048 220 325 37072 3.4735 23.5684 124.613 151.698 151.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.001024 4096 470 1875 17192 2.72614 126.583 104.786 234.139 234.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 6.4e-05 512 310 375 236544 16.7135 6.65587 39.0688 207.142 269.798 269.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000512 1024 165 1325 17920 3.45539 1.64659 19.3579 52.0205 76.6103 76.7161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000256 4096 420 2175 59808 11.4893 13.9506 333.922 419.206 778.642 778.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 3.2e-05 1024 112 2975 387072 88.42 26.5503 1016.52 827.734 1959.47 1959.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 3.2e-05 512 120 675 551936 28.3031 13.3612 157.591 418.735 618.203 618.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 6.4e-05 2048 90 1050 294336 35.3894 28.3172 481.346 838.722 1383.88 1383.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 0.000128 4096 190 1700 133056 23.088 28.3629 648.031 838.885 1538.44 1538.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 6.4e-05 2048 320 975 280448 43.4261 28.3373 444.839 837.384 1354.12 1354.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 0.000512 2048 220 325 36960 3.4767 15.1224 124.059 142.699 142.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.001024 4096 470 1875 17136 2.72317 79.6119 104.831 187.209 187.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 6.4e-05 512 310 375 241664 16.6671 6.72211 64.5439 208.972 297.125 297.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000512 1024 165 1325 18432 3.4656 1.66912 32.0898 52.419 89.7723 89.8815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000256 4096 420 2175 59904 11.4874 13.9366 544.82 418.561 988.877 988.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 3.2e-05 1024 112 2975 393216 88.8672 26.8262 1611.56 835.195 2562.7 2562.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 3.2e-05 512 120 675 552960 28.0884 13.3243 257.028 417.633 716.284 716.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 6.4e-05 2048 90 1050 294656 35.3627 28.2972 783.055 837.916 1684.73 1684.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 0.000128 4096 190 1700 133248 23.0737 28.3541 1049.44 839.977 1940.93 1941.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 6.4e-05 2048 320 975 281088 43.4002 28.3333 724.2 838.048 1634.12 1634.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 0.000512 2048 220 325 37056 3.47747 24.5773 125.561 153.662 153.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.001024 4096 470 1875 17216 2.73235 126.999 104.851 234.626 234.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 6.4e-05 512 310 375 237568 16.9855 6.72154 42.4975 209.156 275.574 275.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000512 1024 165 1325 18432 3.47274 1.66707 21.4112 52.5465 79.2249 79.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000256 4096 420 2175 59648 11.4805 13.9305 360.733 418.513 804.727 804.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 3.2e-05 1024 112 2975 393216 88.8849 26.8228 1041.58 835.728 1993.25 1993.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 3.2e-05 512 120 675 548864 28.4172 13.3263 169.468 417.959 629.381 629.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 6.4e-05 2048 90 1050 294400 35.3511 28.2788 524.38 838.59 1426.7 1426.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 0.000128 4096 190 1700 132864 23.04 28.3253 701.231 837.572 1590.24 1590.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 6.4e-05 2048 320 975 280576 43.4465 28.2993 483.256 838.595 1393.72 1393.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 0.000512 2048 220 325 36992 3.47478 16.5566 126.343 146.417 146.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.001024 4096 470 1875 17152 2.72794 80.1526 104.927 187.849 187.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 6.4e-05 512 310 375 239616 16.5834 6.68448 67.7205 207.457 298.666 298.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000512 1024 165 1325 18432 3.44829 1.64106 34.1688 52.0507 91.4376 91.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000256 4096 420 2175 59904 11.5535 13.9738 576.339 419.521 1021.46 1021.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 3.2e-05 1024 112 2975 387072 88.7551 26.6001 1772.3 829.08 2716.98 2717.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 3.2e-05 512 120 675 552960 28.0797 13.3441 273.764 417.683 733.086 733.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 6.4e-05 2048 90 1050 294336 35.4822 28.3455 822.937 838.318 1725.19 1725.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 0.000128 4096 190 1700 133200 23.1058 28.3735 1111.66 838.507 2001.72 2001.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 6.4e-05 2048 320 975 281088 43.5473 28.3616 763.011 838.504 1673.55 1673.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 0.000512 2048 220 325 37080 3.49062 26.0062 125.731 155.272 155.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.001024 4096 470 1875 17208 2.73235 139.95 108.362 251.09 251.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 6.4e-05 512 310 375 230400 16.7237 6.59027 47.1898 204.366 275.083 275.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000512 1024 165 1325 17280 3.43981 1.61056 23.327 51.3658 79.8729 79.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000256 4096 420 2175 59616 11.4756 13.9368 410.886 418.265 854.638 854.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 3.2e-05 1024 112 2975 368640 89.7601 26.2556 1211.3 816.698 2144.26 2144.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 3.2e-05 512 120 675 543744 28.1596 13.2038 194.119 414.553 650.246 650.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 6.4e-05 2048 90 1050 294336 35.3476 28.3341 591.423 838.338 1493.54 1493.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 0.000128 4096 190 1700 133056 23.0789 28.375 794.246 838.782 1684.55 1684.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 6.4e-05 2048 320 975 281088 43.3652 28.3869 547.209 838.336 1457.43 1457.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 0.000512 2048 220 325 37008 3.48694 18.8091 123.945 146.285 146.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.001024 4096 470 1875 17136 2.72589 100.212 104.932 207.912 207.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 6.4e-05 512 310 375 245760 16.494 6.74202 67.7053 210.023 301.184 301.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000512 1024 165 1325 17920 3.43907 1.6335 32.5446 51.8064 89.5564 89.6687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000256 4096 420 2175 59840 11.4929 13.9569 560.559 418.87 1004.95 1005.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 3.2e-05 1024 112 2975 389120 90.1073 26.9251 1730.82 838.62 2686.72 2686.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 3.2e-05 512 120 675 558080 27.8929 13.3774 268.345 419.395 729.227 729.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 6.4e-05 2048 90 1050 294720 35.3568 28.3262 802.947 839.108 1705.85 1705.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 0.000128 4096 190 1700 133280 23.0987 28.3718 1078.84 838.873 1969.26 1969.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 6.4e-05 2048 320 975 280960 43.4584 28.3351 743.945 838.781 1654.66 1654.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 0.000512 2048 220 325 37040 3.47514 25.4195 124.521 153.459 153.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.001024 4096 470 1875 17200 2.73171 136.634 104.954 244.366 244.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 6.4e-05 512 310 375 235520 16.628 6.63584 46.143 206.295 275.916 276.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000512 1024 165 1325 17920 3.44326 1.6425 23.1557 51.8671 80.234 80.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000256 4096 420 2175 59520 11.4464 13.9315 391.47 418.048 834.968 835.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 3.2e-05 1024 112 2975 368640 91.3683 26.438 1151.74 824.204 2094 2094.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 3.2e-05 512 120 675 552960 28.2435 13.353 187.719 419.056 648.584 648.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 6.4e-05 2048 90 1050 294400 35.3106 28.2907 564.239 838.098 1466.04 1466.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 0.000128 4096 190 1700 132800 23.0403 28.3278 752.777 836.792 1641.01 1641.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 6.4e-05 2048 320 975 280320 43.419 28.3888 520.55 838.101 1430.59 1430.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 0.000512 2048 220 325 36960 3.47955 18.0195 123.749 145.291 145.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.001024 4096 470 1875 17120 2.72618 95.2078 104.851 202.828 202.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 6.4e-05 512 310 375 239616 16.3262 6.63142 81.42 206.417 311.016 311.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000512 1024 165 1325 17664 3.44723 1.63226 39.3374 51.8208 96.3649 96.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000256 4096 420 2175 59904 11.4761 13.9394 682.046 419.082 1126.62 1126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 3.2e-05 1024 112 2975 380928 88.8985 26.4293 2053.06 824.825 2993.46 2993.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 3.2e-05 512 120 675 552960 27.735 13.2813 324.742 416.62 782.599 782.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 6.4e-05 2048 90 1050 294528 35.3014 28.3378 975.335 838.334 1877.41 1877.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 0.000128 4096 190 1700 133056 23.0079 28.3465 1309.74 838.639 2199.81 2199.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 6.4e-05 2048 320 975 280320 43.3669 28.2825 901.751 837.475 1811.01 1811.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 0.000512 2048 220 325 37056 3.49037 30.8583 126.552 160.945 161.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.001024 4096 470 1875 17184 2.72787 164.901 104.937 272.611 272.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 6.4e-05 512 310 375 233472 16.835 6.63315 53.1888 206.342 283.215 283.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000512 1024 165 1325 16896 3.4983 1.64467 24.9993 51.9189 82.1892 82.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000256 4096 420 2175 59520 11.4669 13.9143 454.455 417.25 897.159 897.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 3.2e-05 1024 112 2975 368640 91.3904 26.4356 1331.12 824.439 2273.63 2273.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 3.2e-05 512 120 675 540672 28.0777 13.1357 213.473 412.27 667.165 667.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 6.4e-05 2048 90 1050 294144 35.3356 28.3238 653.362 836.929 1554.05 1554.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 0.000128 4096 190 1700 132864 23.0383 28.3445 877.57 837.448 1766.47 1766.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 6.4e-05 2048 320 975 279552 43.4999 28.33 601.711 836.965 1510.63 1510.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 0.000512 2048 220 325 36864 3.51027 20.5455 124.434 148.532 148.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.001024 4096 470 1875 17088 2.72717 109.961 104.87 217.6 217.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 6.4e-05 512 310 375 236800 16.6274 6.68112 80.4024 206.426 310.358 310.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000512 1024 165 1325 17600 3.4729 1.6343 38.9216 51.8359 95.9935 96.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000256 4096 420 2175 59800 11.563 13.9876 682.895 419.364 1127.89 1127.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 3.2e-05 1024 112 2975 384000 88.5853 26.5122 2067.45 824.828 3007.63 3007.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 3.2e-05 512 120 675 550400 28.0589 13.3254 323.935 417.096 782.628 782.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 6.4e-05 2048 90 1050 294800 35.5682 28.3979 978.408 838.855 1881.33 1881.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 0.000128 4096 190 1700 133000 23.2209 28.4083 1317.47 838.117 2207.29 2207.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 6.4e-05 2048 320 975 280800 43.6019 28.3979 904.068 837.886 1814.09 1814.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 0.000512 2048 220 325 37000 3.47888 30.8046 124.156 158.482 158.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.001024 4096 470 1875 17100 2.71549 165.227 104.508 272.495 272.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 6.4e-05 512 310 375 230400 17.13 6.64173 52.8641 206.318 283.173 283.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000512 1024 165 1325 17600 3.47709 1.64086 26.3935 51.9211 83.5619 83.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000256 4096 420 2175 59200 11.5036 13.9339 457.09 417.408 900.01 900.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 3.2e-05 1024 112 2975 384000 88.6555 26.5175 1383.57 824.265 2323.26 2323.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 3.2e-05 512 120 675 537600 28.38 13.1543 211.412 412.292 665.454 665.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 6.4e-05 2048 90 1050 294400 35.4349 28.3895 655.319 837.356 1556.61 1556.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 0.000128 4096 190 1700 132800 23.151 28.3967 882.244 837.886 1771.76 1771.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 6.4e-05 2048 320 975 280000 43.5708 28.4506 604.38 838.911 1515.45 1515.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 0.000512 2048 220 325 36800 3.46522 20.7913 124.308 148.606 148.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.001024 4096 470 1875 17000 2.7095 110.674 104.42 217.848 217.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 6.4e-05 512 310 375 236544 16.694 6.65606 77.4624 206.979 308.011 308.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000512 1024 165 1325 17920 3.45658 1.64454 38.5479 51.9807 95.758 95.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000256 4096 420 2175 59808 11.4938 13.9591 660.813 418.888 1105.23 1105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 3.2e-05 1024 112 2975 387072 88.3827 26.5463 2029.53 827.045 2971.76 2971.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 3.2e-05 512 120 675 551936 28.2785 13.3669 313.064 419.034 773.961 774.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 6.4e-05 2048 90 1050 294336 35.4012 28.3279 946.678 837.943 1848.46 1848.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 0.000128 4096 190 1700 133056 23.0819 28.3807 1270.24 838.364 2160.15 2160.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 6.4e-05 2048 320 975 280448 43.4379 28.33 878.122 836.755 1786.78 1786.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 0.000512 2048 220 325 36960 3.47955 30.0299 123.977 157.53 157.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.001024 4096 470 1875 17136 2.72282 159.618 104.698 267.083 267.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 6.4e-05 512 310 375 229376 16.4169 6.57616 50.0323 202.339 275.585 275.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000512 1024 165 1325 16128 3.44864 1.60003 23.3712 50.95 79.4973 79.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000256 4096 420 2175 59136 11.4506 13.908 429.758 417.286 872.471 872.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 3.2e-05 1024 112 2975 372736 87.3921 26.2305 1284.19 808.331 2206.39 2206.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 3.2e-05 512 120 675 544768 27.9297 13.1666 204.274 413.876 659.454 659.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 6.4e-05 2048 90 1050 293888 35.2932 28.3317 620.814 837.434 1521.97 1522.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 0.000128 4096 190 1700 132608 23.0232 28.3312 829.326 838.03 1718.78 1718.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 6.4e-05 2048 320 975 279552 43.436 28.3416 572.442 837.451 1481.8 1481.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 0.000512 2048 220 325 36736 3.4656 19.777 124.229 147.516 147.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.001024 4096 470 1875 17024 2.71974 103.71 104.748 211.222 211.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 6.4e-05 512 310 375 238080 16.5085 6.64576 75.6728 206.436 305.484 305.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000512 1024 165 1325 18240 3.43283 1.63354 38.2077 51.8548 95.2549 95.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000256 4096 420 2175 59760 11.5421 13.9715 639.406 419.46 1084.46 1084.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 3.2e-05 1024 112 2975 384000 88.5915 26.4961 1952.94 824.839 2893.12 2893.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 3.2e-05 512 120 675 552960 28.0682 13.3515 305.993 417.663 765.288 765.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 6.4e-05 2048 90 1050 294240 35.4636 28.3485 916.807 837.823 1818.55 1818.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 0.000128 4096 190 1700 132960 23.1342 28.3771 1227.89 838.242 2117.72 2117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 6.4e-05 2048 320 975 280320 43.5821 28.3534 848.128 841.236 1761.44 1761.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 0.000512 2048 220 325 36960 3.4736 28.8686 125.159 157.543 157.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.001024 4096 470 1875 17160 2.72998 154.786 104.95 262.509 262.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 6.4e-05 512 310 375 230400 17.093 6.64208 49.2466 206.345 279.548 279.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000512 1024 165 1325 17280 3.48486 1.64454 24.1772 51.9692 81.4018 81.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000256 4096 420 2175 59520 11.4865 13.9551 422.252 418.467 866.235 866.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 3.2e-05 1024 112 2975 368640 91.458 26.4724 1242.24 824.292 2184.71 2184.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 3.2e-05 512 120 675 537600 28.3084 13.14 198.58 412.327 652.564 652.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 6.4e-05 2048 90 1050 293760 35.3694 28.461 606.354 837.432 1507.72 1507.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 0.000128 4096 190 1700 132960 23.0851 28.3727 814.502 838.07 1704.1 1704.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 6.4e-05 2048 320 975 278400 43.4695 28.3443 557.303 834.894 1464.14 1464.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 0.000512 2048 220 325 36720 3.46659 19.1877 122.918 145.615 145.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.001024 4096 470 1875 17040 2.72602 101.675 104.854 209.303 209.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 6.4e-05 512 310 375 237568 16.9952 6.72701 72.5946 209.017 305.551 305.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000512 1024 165 1325 18432 3.47405 1.67523 37.2336 52.5097 95.0245 95.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000256 4096 420 2175 59648 11.4746 13.9407 612.315 418.213 1056.02 1056.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 3.2e-05 1024 112 2975 393216 88.8444 26.8643 1906.55 835.155 2857.66 2857.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 3.2e-05 512 120 675 548864 28.43 13.3298 289.974 417.668 749.621 749.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 6.4e-05 2048 90 1050 294400 35.3681 28.3984 876.016 838.096 1777.99 1778.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 0.000128 4096 190 1700 132864 23.0503 28.3294 1175.43 837.072 2063.96 2064.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 6.4e-05 2048 320 975 280576 43.465 28.3029 809.839 838.139 1719.88 1719.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 0.000512 2048 220 325 36992 3.47949 27.7647 124.196 155.484 155.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.001024 4096 470 1875 17152 2.72976 147.339 104.851 254.965 255.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 6.4e-05 512 310 375 229376 17.605 6.72512 49.6617 209.128 283.338 283.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000512 1024 165 1325 16384 3.36045 1.55805 22.6552 49.943 77.6452 77.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000256 4096 420 2175 59392 11.4856 13.9407 432.23 418.958 876.686 876.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 3.2e-05 1024 112 2975 393216 88.8618 26.8228 1343.5 835.43 2294.88 2295.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 3.2e-05 512 120 675 540672 28.9789 13.3245 202.031 417.812 662.357 662.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 6.4e-05 2048 90 1050 292864 35.2951 28.2468 617.248 836.28 1517.17 1517.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 0.000128 4096 190 1700 132608 23.0625 28.3179 836.196 836.401 1724.05 1724.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 6.4e-05 2048 320 975 278528 43.4475 28.3423 568.108 835.729 1475.76 1475.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 0.000512 2048 220 325 36864 3.47738 19.497 123.435 146.451 146.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.001024 4096 470 1875 16896 2.7056 103.589 106.059 212.398 212.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 6.4e-05 512 310 384 241664 16.6666 6.73178 54.3069 208.897 286.82 286.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000512 1024 165 1344 18432 3.46054 1.66298 26.3875 52.3682 84.0066 84.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000256 4096 420 2176 59968 11.5245 13.9551 821.436 418.968 1265.96 1266.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 520 3.2e-05 1024 112 2976 389120 89.7994 26.8186 1375.06 834.829 2326.75 2326.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 3.2e-05 512 120 672 552960 28.2936 13.3565 210.881 419.066 671.809 671.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 6.4e-05 2048 90 1056 294656 35.4349 28.3505 1074.8 837.899 1976.59 1976.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1060 0.000128 4096 190 1728 132992 23.144 28.3475 1655.99 838.271 2545.83 2545.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1710 6.4e-05 2048 320 992 280064 43.6807 28.3742 1098.37 837.668 2008.23 2008.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 0.000512 2048 220 320 37152 3.49037 19.5666 126.637 149.736 149.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.001024 4096 470 1888 17216 2.72928 108.822 104.741 216.334 216.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 6.4e-05 512 310 384 241664 16.6635 6.72528 35.5089 209.17 268.289 268.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000512 1024 165 1344 18432 3.46925 1.66912 17.3611 52.475 75.1052 75.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1280 0.000256 4096 420 2176 59776 11.5304 13.9346 825.812 418.955 1270.31 1270.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 520 3.2e-05 1024 112 2976 385024 90.3845 26.8239 877.299 835.86 1830.62 1830.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 3.2e-05 512 120 672 548864 28.4177 13.334 135.857 418.016 595.845 596.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1190 6.4e-05 2048 90 1056 294400 35.5869 28.2966 1168.88 838.637 2071.53 2071.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1060 0.000128 4096 190 1728 132992 23.1792 28.3546 1654.96 838.797 2545.37 2545.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1710 6.4e-05 2048 320 992 280064 43.7776 28.2935 1097.14 838.756 2008.11 2008.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 2000 0.000512 2048 220 320 37120 3.49594 12.8778 126.917 143.334 143.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 0.001024 4096 470 1888 17152 2.72493 69.7855 104.697 177.251 177.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 6.4e-05 512 310 384 243200 16.716 6.75008 56.3077 209.817 289.805 289.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000512 1024 165 1344 18240 3.46387 1.64694 27.021 52.178 84.4397 84.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000256 4096 420 2176 60000 11.5528 13.9703 458.466 419.474 903.534 903.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 3.2e-05 1024 112 2976 389120 90.3324 27.4263 1407.29 838.491 2363.78 2363.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 3.2e-05 512 120 672 552960 28.4093 13.3878 216.733 419.342 678.08 678.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 6.4e-05 2048 90 1056 294400 35.527 28.3546 657.092 838.491 1559.56 1559.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 0.000128 4096 190 1728 133040 23.2774 28.3928 1619.01 838.6 2509.35 2509.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1710 6.4e-05 2048 320 992 280000 43.8159 28.3525 738.952 838.663 1649.91 1650.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 0.000512 2048 220 320 37120 3.48157 20.093 127.426 151.044 151.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.001024 4096 470 1888 17200 2.7281 111.548 104.812 219.129 219.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 6.4e-05 512 310 384 240640 16.8687 6.7424 36.133 209.667 269.63 269.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000512 1024 165 1344 17920 3.43648 1.62765 17.2462 51.7556 74.1963 74.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000256 4096 420 2176 59840 11.5014 13.9536 294.063 418.48 738.069 738.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 520 3.2e-05 1024 112 2976 389120 90.2331 26.9225 907.495 837.921 1862.81 1862.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 3.2e-05 512 120 672 552960 28.3257 13.3817 140.316 419.014 601.249 601.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 6.4e-05 2048 90 1056 294400 35.395 28.3577 424.87 838.109 1326.83 1326.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 0.000128 4096 190 1728 132960 23.1574 28.374 1577.75 838.162 2467.52 2467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1710 6.4e-05 2048 320 992 279680 43.6868 28.3043 572.967 838.032 1483.12 1483.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 0.000512 2048 220 320 37040 3.47923 13.14 126.222 142.885 142.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.001024 4096 470 1888 17120 2.72586 71.2869 104.512 178.569 178.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 6.4e-05 512 310 384 239616 16.7124 6.70218 60.318 208.274 292.228 292.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000512 1024 165 1344 18432 3.45626 1.6503 29.7124 52.2275 87.1766 87.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000256 4096 420 2176 59904 11.5105 13.958 494.277 418.997 938.822 938.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 3.2e-05 1024 112 2976 387072 89.5959 26.7578 1510.99 832.308 2459.9 2460.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 3.2e-05 512 120 672 549888 28.4557 13.3674 234.131 418.362 694.539 694.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 6.4e-05 2048 90 1056 294528 35.3896 28.3753 712.138 837.989 1614 1614.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 0.000128 4096 190 1728 133056 23.0991 28.3828 969.154 838.108 1858.82 1858.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 6.4e-05 2048 320 992 279936 43.5189 28.3435 666.704 839.798 1578.49 1578.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 0.000512 2048 220 320 37104 3.48298 21.8764 124.398 149.801 149.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.001024 4096 470 1888 17184 2.72336 120.218 104.683 227.666 227.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 6.4e-05 512 310 384 233472 16.8048 6.63306 38.5412 206.443 268.642 268.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000512 1024 165 1344 17664 3.44883 1.63789 18.8251 51.8299 75.8676 75.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000256 4096 420 2176 59712 11.4647 13.9407 316.078 419.128 760.685 760.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 3.2e-05 1024 112 2976 380928 88.9503 26.425 962.353 824.986 1902.96 1903.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 3.2e-05 512 120 672 546816 28.2528 13.2796 150.851 416.684 609.281 609.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 6.4e-05 2048 90 1056 294144 35.3081 28.2979 456.548 838.45 1358.71 1358.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 0.000128 4096 190 1728 132864 23.0736 28.3353 1800.65 838.701 2690.84 2690.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1710 6.4e-05 2048 320 992 279552 43.4894 28.2849 621.616 837.497 1531.02 1531.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 0.000512 2048 220 320 37056 3.48733 14.2216 126.319 144.071 144.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.001024 4096 470 1888 17088 2.71968 76.6747 107.121 186.558 186.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 6.4e-05 512 310 384 240128 16.905 6.74208 59.6863 209.341 292.901 293.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000512 1024 165 1344 18368 3.48819 1.66502 29.3652 52.5064 87.1539 87.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000256 4096 420 2176 59920 11.5482 13.9858 488.933 419.177 933.716 933.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 3.2e-05 1024 112 2976 387072 90.4655 26.9212 1496.48 836.546 2450.66 2450.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 3.2e-05 512 120 672 551936 28.3884 13.3689 229.986 418.371 690.323 690.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 6.4e-05 2048 90 1056 294336 35.4904 28.3482 701.584 837.772 1603.3 1603.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 0.000128 4096 190 1728 132944 23.1526 28.3894 951.521 837.924 1841.06 1841.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 6.4e-05 2048 320 992 280000 43.6702 28.4488 658.058 837.994 1568.3 1568.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 0.000512 2048 220 320 37128 3.48998 21.7293 125.591 150.853 150.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.001024 4096 470 1888 17192 2.72589 118.479 104.781 226.029 226.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 6.4e-05 512 310 384 236544 16.7011 6.65395 38.1336 207.099 268.805 268.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000512 1024 165 1344 17920 3.45872 1.64454 18.4059 52.0103 75.6438 75.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000256 4096 420 2176 59808 11.4975 13.9633 314.814 419.133 759.482 759.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 3.2e-05 1024 112 2976 372736 91.211 26.5425 922.888 827.738 1868.63 1868.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 3.2e-05 512 120 672 551936 28.3065 13.3562 148.575 418.663 609.114 609.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 6.4e-05 2048 90 1056 294336 35.3899 28.3927 455.912 838.674 1358.47 1358.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 0.000128 4096 190 1728 132832 23.081 28.3875 619.401 838.774 1509.72 1509.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 6.4e-05 2048 320 992 279552 43.5601 28.3341 426.991 837.305 1336.32 1336.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 0.000512 2048 220 320 37072 3.48874 14.0402 124.344 141.915 141.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.001024 4096 470 1888 17136 2.72842 75.5196 104.851 183.143 183.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 6.4e-05 512 310 384 236544 17.1718 6.74202 31.732 209.42 265.29 265.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000512 1024 165 1344 16128 3.45773 1.58886 14.0123 50.8512 70.036 70.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000256 4096 420 2176 59808 11.5541 13.975 260.565 419.179 705.35 705.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 3.2e-05 1024 112 2976 387072 90.3872 26.9297 790.025 836.776 1744.37 1744.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 3.2e-05 512 120 672 548352 28.6436 13.3652 122.186 418.449 582.861 583.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 6.4e-05 2048 90 1056 293664 35.5209 28.4283 378.176 836.927 1279.16 1279.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 0.000128 4096 190 1728 132720 23.2141 28.3851 1607.36 837.319 2496.36 2496.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1710 6.4e-05 2048 320 992 279552 43.7378 28.4327 545.64 836.893 1454.84 1454.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 0.000512 2048 220 320 36960 3.4809 11.7291 125.391 140.642 140.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.001024 4096 470 1888 16968 2.71469 61.6773 104.184 168.616 168.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 6.4e-05 512 310 384 241664 16.6764 6.72243 61.0197 209.164 293.798 293.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000512 1024 165 1344 18432 3.46381 1.66765 29.4643 52.4717 87.1941 87.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000256 4096 420 2176 59776 11.4884 13.9362 494.173 418.946 938.614 938.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 3.2e-05 1024 112 2976 385024 90.3778 26.8158 1445.58 835.848 2398.87 2399.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 3.2e-05 512 120 672 548864 28.41 13.3194 231.652 418.018 691.609 691.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 6.4e-05 2048 90 1056 294400 35.3777 28.2808 715.413 838.631 1617.81 1617.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 0.000128 4096 190 1728 132992 23.064 28.343 971.04 838.803 1861.33 1861.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 6.4e-05 2048 320 992 280064 43.5513 28.3094 670.559 838.751 1581.3 1581.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 0.000512 2048 220 320 37120 3.48746 22.0801 124.674 150.283 150.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.001024 4096 470 1888 17152 2.7249 114.491 106.529 223.786 223.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 6.4e-05 512 310 384 237568 16.9914 6.72419 41.0092 209.016 273.959 274.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000512 1024 165 1344 18432 3.47757 1.67024 19.8577 52.5103 77.6412 77.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000256 4096 420 2176 59648 11.4854 13.9317 334.672 418.21 778.377 778.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 3.2e-05 1024 112 2976 376832 92.1407 26.8261 906.268 835.214 1860.71 1860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 3.2e-05 512 120 672 548864 28.4055 13.325 156.455 417.672 616.069 616.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 6.4e-05 2048 90 1056 294400 35.3767 28.3402 487.953 838.093 1389.87 1389.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 0.000128 4096 190 1728 132608 23.0568 28.3266 662.412 837.026 1550.9 1550.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 6.4e-05 2048 320 992 279552 43.5325 28.3303 454.139 838.026 1364.16 1364.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 0.000512 2048 220 320 36992 3.47939 15.0178 124.13 142.67 142.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.001024 4096 470 1888 17024 2.71267 72.7492 104.254 179.761 179.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 6.4e-05 512 310 384 233472 16.8452 6.63338 33.5649 206.486 263.744 263.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000512 1024 165 1344 16896 3.49734 1.64355 15.4356 51.9494 72.6525 72.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000256 4096 420 2176 59136 11.4852 13.9141 274.603 417.537 717.617 717.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 3.2e-05 1024 112 2976 368640 91.4727 26.441 745.939 825.155 1689.25 1689.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 3.2e-05 512 120 672 540672 28.1105 13.127 128.775 412.575 582.793 582.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 6.4e-05 2048 90 1056 293376 35.4055 28.3811 404.104 838.071 1306.07 1306.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 0.000128 4096 190 1728 132480 23.042 28.3311 547.106 838.022 1436.57 1436.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 6.4e-05 2048 320 992 279552 43.5037 28.2952 378.063 837.534 1287.53 1287.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 0.000512 2048 220 320 36864 3.46896 12.6789 123.923 140.114 140.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.001024 4096 470 1888 16896 2.70336 60.7908 103.996 167.533 167.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 6.4e-05 512 310 384 239616 16.5813 6.68086 86.0957 207.252 316.823 316.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000512 1024 165 1344 17856 3.46768 1.64531 41.8047 52.0571 99.1079 99.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000256 4096 420 2176 59904 11.5466 13.9735 703.47 419.092 1148.15 1148.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 3.2e-05 1024 112 2976 377856 90.3786 26.6009 2107.08 828.192 3052.5 3052.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 3.2e-05 512 120 672 548352 28.3814 13.3427 329.119 417.267 788.323 788.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 6.4e-05 2048 90 1056 294336 35.4946 28.344 1008.15 837.468 1909.56 1909.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 0.000128 4096 190 1728 132912 23.1155 28.3852 1361.73 837.765 2251.07 2251.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 6.4e-05 2048 320 992 279936 43.6265 28.4528 945.812 837.473 1855.5 1855.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 0.000512 2048 220 320 37080 3.47546 31.2517 124.131 158.901 158.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.001024 4096 470 1888 17136 2.72173 170.012 104.546 277.325 277.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 6.4e-05 512 310 384 230400 17.1503 6.59251 53.8496 204.221 282.038 282.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000512 1024 165 1344 17280 3.44214 1.61056 25.8239 51.329 82.3372 82.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000256 4096 420 2176 59616 11.4854 13.94 444.743 417.946 888.188 888.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 3.2e-05 1024 112 2976 368640 89.7724 26.2519 1299.92 815.936 2232.14 2232.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 3.2e-05 512 120 672 543744 28.1544 13.2076 212.942 414.243 668.763 668.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 6.4e-05 2048 90 1056 294336 35.359 28.327 635.035 837.703 1536.53 1536.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 0.000128 4096 190 1728 132768 23.0738 28.3891 866.22 839.044 1756.8 1756.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 6.4e-05 2048 320 992 279936 43.5044 28.4651 595.671 837.717 1505.49 1505.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 0.000512 2048 220 320 37008 3.47376 19.5548 123.661 146.734 146.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.001024 4096 470 1888 16992 2.70685 107.168 104.168 214.085 214.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 6.4e-05 512 310 384 235008 16.4335 6.59661 45.4924 204.443 273.184 273.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000512 1024 165 1344 17280 3.45894 1.61126 21.2753 51.4689 77.9376 78.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000256 4096 420 2176 59616 11.5241 13.9635 365.683 418.692 809.94 810.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 3.2e-05 1024 112 2976 359424 91.8646 26.327 1057.63 816.733 1992.81 1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 3.2e-05 512 120 672 539136 29.1158 13.3545 176.001 417.737 636.423 636.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 6.4e-05 2048 90 1056 293760 35.488 28.3562 527.51 837.901 1429.36 1429.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 0.000128 4096 190 1728 132624 23.105 28.3857 715.417 838.409 1605.39 1605.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 6.4e-05 2048 320 992 278208 43.6681 28.371 492.407 835.525 1400.1 1400.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 0.000512 2048 220 320 36936 3.47549 16.5847 123.561 143.664 143.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.001024 4096 470 1888 16848 2.69974 88.4097 103.864 195.017 195.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 6.4e-05 512 310 384 240640 16.8626 6.74038 81.5172 209.671 315.016 315.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000512 1024 165 1344 17920 3.4415 1.62896 38.8465 51.7914 95.8395 95.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000256 4096 420 2176 59840 11.4886 13.9565 656.238 418.476 1100.23 1100.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 3.2e-05 1024 112 2976 389120 90.1123 26.9208 2012.06 837.834 2967.18 2967.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 3.2e-05 512 120 672 552960 28.3007 13.3795 313.165 419.094 774.149 774.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 6.4e-05 2048 90 1056 294400 35.4053 28.3184 941.148 838.158 1843.14 1843.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 0.000128 4096 190 1728 132960 23.0888 28.3812 1275.27 838.19 2165.01 2165.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 6.4e-05 2048 320 992 279680 43.5181 28.3791 882.619 838.011 1792.67 1792.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 0.000512 2048 220 320 37040 3.47795 29.2967 124.128 156.948 157.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.001024 4096 470 1888 17120 2.71565 159.966 104.512 267.239 267.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 6.4e-05 512 310 384 235520 16.6469 6.63347 53.8863 206.424 283.81 283.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000512 1024 165 1344 17920 3.44874 1.64045 26.5687 51.8986 83.6858 83.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000256 4096 420 2176 59520 11.4613 13.9304 444.623 418.316 888.406 888.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 3.2e-05 1024 112 2976 368640 91.2839 26.4316 1276.97 824.751 2219.69 2219.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 3.2e-05 512 120 672 552960 28.2381 13.3628 209.09 419.331 670.231 670.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 6.4e-05 2048 90 1056 294400 35.3022 28.2827 633.381 838.651 1535.72 1535.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 0.000128 4096 190 1728 132480 23.0277 28.352 857.873 837.344 1746.68 1746.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 6.4e-05 2048 320 992 279040 43.5064 28.3664 590.425 838.665 1501.1 1501.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 0.000512 2048 220 320 36960 3.47872 19.8988 123.645 147.066 147.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.001024 4096 470 1888 16960 2.70554 106.839 104.145 213.733 213.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 6.4e-05 512 310 384 230400 17.0842 6.63824 44.487 206.492 274.918 275.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000512 1024 165 1344 17280 3.48413 1.64317 21.393 52.007 78.6548 78.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000256 4096 420 2176 59520 11.4792 13.9571 370.834 418.767 815.11 815.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 3.2e-05 1024 112 2976 368640 91.427 26.4762 1074.29 824.895 2017.33 2017.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 3.2e-05 512 120 672 537600 28.3244 13.1466 172.002 412.543 626.233 626.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 6.4e-05 2048 90 1056 293760 35.3622 28.3095 528.017 838.029 1429.82 1429.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 0.000128 4096 190 1728 132480 23.081 28.3744 718.884 838.668 1609.08 1609.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 6.4e-05 2048 320 992 278400 43.4928 28.3276 492.711 835.472 1400.13 1400.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 0.000512 2048 220 320 36720 3.45878 16.5335 123.97 144.004 144.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.001024 4096 470 1888 16800 2.6977 88.9221 103.723 195.389 195.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 6.4e-05 512 310 384 233472 16.803 6.63446 75.247 206.398 305.303 305.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000512 1024 165 1344 17664 3.44579 1.63267 36.5503 51.8145 93.574 93.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000256 4096 420 2176 59712 11.4721 13.9368 620.505 419.037 1065.03 1065.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 3.2e-05 1024 112 2976 380928 88.928 26.4282 1880.34 824.721 2820.67 2820.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 3.2e-05 512 120 672 546816 28.1895 13.2736 292.204 416.574 750.453 750.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 6.4e-05 2048 90 1056 294144 35.3235 28.3231 893.135 838.194 1795.08 1795.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 0.000128 4096 190 1728 132864 23.0207 28.3238 1207.1 838.531 2097.05 2097.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 6.4e-05 2048 320 992 279552 43.464 28.3755 836.898 837.272 1746.15 1746.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 0.000512 2048 220 320 37056 3.47555 27.7041 124.782 156.004 156.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.001024 4096 470 1888 17088 2.71347 150.068 104.496 257.322 257.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 6.4e-05 512 310 384 233472 16.8261 6.636 49.1662 206.506 279.357 279.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000512 1024 165 1344 16896 3.49568 1.6425 22.9654 51.9588 80.1926 80.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000256 4096 420 2176 59136 11.4544 13.9181 398.144 417.585 841.174 841.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 3.2e-05 1024 112 2976 368640 91.428 26.4453 1178.82 825.042 2122 2122.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 3.2e-05 512 120 672 540672 28.0942 13.1338 190.828 412.614 644.89 645.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 6.4e-05 2048 90 1056 293376 35.3803 28.3818 576.247 837.609 1477.73 1477.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 0.000128 4096 190 1728 132480 23.0441 28.3328 778.985 838.113 1668.55 1668.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 6.4e-05 2048 320 992 279552 43.4973 28.3965 540.524 837.608 1450.16 1450.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 0.000512 2048 220 320 36864 3.47155 18.1459 123.389 145.05 145.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.001024 4096 470 1888 16896 2.6983 96.8356 104.005 203.582 203.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 6.4e-05 512 310 384 221184 16.361 6.54954 40.8521 198.32 262.302 262.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000512 1024 165 1344 16128 3.3745 1.56397 19.3497 50.0258 74.4405 74.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000256 4096 420 2176 59328 11.4691 13.9325 350.316 419.121 794.916 794.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 3.2e-05 1024 112 2976 331776 91.8454 26.0403 924.865 792.187 1835.18 1835.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 3.2e-05 512 120 672 534528 27.9374 13.0335 162.402 408.554 612.138 612.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 6.4e-05 2048 90 1056 293760 35.3358 28.2877 503.741 838.881 1406.35 1406.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 0.000128 4096 190 1728 131904 23.0113 28.3159 676.802 836.706 1564.91 1564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 6.4e-05 2048 320 992 278784 43.3346 28.3052 471.13 835.81 1378.71 1378.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 0.000512 2048 220 320 36864 3.47142 15.6488 124.718 143.88 143.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.001024 4096 470 1888 16704 2.68739 83.7676 103.49 189.989 190.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 6.4e-05 512 310 384 236800 16.61 6.65395 75.1268 206.251 304.861 305.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000512 1024 165 1344 17600 3.4689 1.63226 35.6381 51.7865 92.6517 92.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000256 4096 420 2176 59800 11.5695 13.9877 612.194 419.012 1056.84 1056.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 3.2e-05 1024 112 2976 371200 91.1395 26.5072 1797.99 824.132 2740.03 2740.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 3.2e-05 512 120 672 544000 28.5936 13.3243 287.528 416.448 746.112 746.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 6.4e-05 2048 90 1056 294400 35.5891 28.4322 877.271 838.149 1779.55 1779.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 0.000128 4096 190 1728 132800 23.2248 28.4119 1186.89 837.447 2076.05 2076.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 6.4e-05 2048 320 992 279200 43.7524 28.3685 819.723 837.182 1729.16 1729.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 0.000512 2048 220 320 37000 3.46986 27.2491 125.045 155.809 155.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.001024 4096 470 1888 17100 2.7177 147.777 104.511 255.049 255.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 6.4e-05 512 310 384 230400 17.1312 6.64576 51.094 206.315 281.405 281.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000512 1024 165 1344 17600 3.47146 1.63933 24.8648 51.9188 82.0218 82.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000256 4096 420 2176 59200 11.5015 13.9417 422.016 417.395 864.924 864.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 3.2e-05 1024 112 2976 358400 93.4472 26.5032 1204.44 824.259 2148.9 2149.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 3.2e-05 512 120 672 537600 28.3827 13.1527 198.928 412.216 652.891 653.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 6.4e-05 2048 90 1056 293600 35.4784 28.3361 608.133 837.366 1509.42 1509.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 0.000128 4096 190 1728 132800 23.1344 28.3853 828.907 837.858 1718.36 1718.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 6.4e-05 2048 320 992 278400 43.7168 28.3607 568.475 837.34 1478.03 1478.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 0.000512 2048 220 320 36800 3.45942 19.0372 123.178 145.718 145.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.001024 4096 470 1888 17000 2.7111 102.627 104.507 209.888 209.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 6.4e-05 512 310 384 230400 17.152 6.64899 42.8526 206.578 273.45 273.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000512 1024 165 1344 16800 3.52717 1.64605 20.1527 52.1008 77.5571 77.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000256 4096 420 2176 58800 11.5364 13.9283 348.723 417.262 791.529 791.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 3.2e-05 1024 112 2976 345600 96.0488 26.54 970.289 825.193 1918.32 1918.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 3.2e-05 512 120 672 537600 28.3807 13.1726 165.636 412.685 620.091 620.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 6.4e-05 2048 90 1056 294000 35.5398 28.3786 507.406 838.412 1409.84 1409.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 0.000128 4096 190 1728 132000 23.1782 28.3984 685.128 835.994 1572.78 1572.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 6.4e-05 2048 320 992 278400 43.8071 28.4878 473.456 838.419 1384.31 1384.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 0.000512 2048 220 320 36600 3.45702 15.5976 123.015 142.111 142.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.001024 4096 470 1888 16800 2.71155 84.403 104.072 191.23 191.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 6.4e-05 512 310 384 236544 16.7046 7.47926 72.326 206.945 303.672 303.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000512 1024 165 1344 17920 3.45594 1.64474 34.9646 51.9708 92.1665 92.2764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000256 4096 420 2176 59808 11.494 13.9525 595.888 418.818 1040.23 1040.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 3.2e-05 1024 112 2976 372736 91.1824 26.5529 1757 826.97 2701.95 2702.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 3.2e-05 512 120 672 551936 28.2815 13.3571 284.572 418.346 744.764 744.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 6.4e-05 2048 90 1056 294336 35.3877 28.3405 858.586 837.792 1760.21 1760.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 0.000128 4096 190 1728 132832 23.0831 28.3876 1164.37 849.268 2065.18 2065.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 6.4e-05 2048 320 992 279552 43.5499 28.3464 805.296 848.193 1725.52 1725.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 0.000512 2048 220 320 37072 3.48998 26.6472 124.179 154.36 154.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.001024 4096 470 1888 17136 2.72365 145.672 104.768 253.207 253.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 6.4e-05 512 310 384 229376 16.4365 6.57994 49.1929 202.209 274.638 274.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000512 1024 165 1344 16128 3.45088 1.59558 22.2343 50.9147 78.3221 78.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000256 4096 420 2176 59136 11.4514 13.9049 411.225 417.007 853.659 853.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 3.2e-05 1024 112 2976 344064 92.9216 26.2226 1135.19 807.799 2062.37 2062.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 3.2e-05 512 120 672 544768 27.9556 13.1634 196.693 413.598 651.621 651.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 6.4e-05 2048 90 1056 293888 35.3151 28.3781 598.289 836.879 1498.97 1499.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 0.000128 4096 190 1728 132608 23.0095 28.3177 811.154 837.468 1700.02 1700.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 6.4e-05 2048 320 992 279552 43.4379 28.3452 561.34 837.979 1471.23 1471.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 0.000512 2048 220 320 36960 3.48755 18.6581 123.737 145.925 145.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.001024 4096 470 1888 17024 2.71974 100.803 104.761 208.326 208.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 6.4e-05 512 310 384 215040 17.5503 6.58042 38.7098 202.283 265.344 265.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000512 1024 165 1344 16128 3.46723 1.59334 18.6096 51.0715 74.8677 74.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000256 4096 420 2176 59136 11.4404 13.8833 339.317 416.414 781.129 781.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 3.2e-05 1024 112 2976 344064 93.0871 26.2541 935.942 807.981 1863.51 1863.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 3.2e-05 512 120 672 537600 29.4852 13.3673 160.411 418.493 621.97 622.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 6.4e-05 2048 90 1056 292992 35.3796 28.3303 490.306 837.183 1391.3 1391.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 0.000128 4096 190 1728 132384 23.0758 28.3888 664.522 838.078 1554.14 1554.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 6.4e-05 2048 320 992 279552 43.4989 28.7478 460.758 837.217 1370.35 1370.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 0.000512 2048 220 320 36624 3.46134 15.6754 123.165 142.347 142.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.001024 4096 470 1888 16800 2.70902 82.201 104.167 189.122 189.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 6.4e-05 512 310 384 238080 16.5308 6.64122 71.1373 206.264 300.785 300.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000512 1024 165 1344 17280 3.48205 1.63248 33.2131 51.8089 90.2636 90.3737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000256 4096 420 2176 59760 11.5595 13.9725 589.958 419.119 1034.68 1034.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 3.2e-05 1024 112 2976 368640 91.5998 26.4979 1685.08 824.23 2627.65 2627.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 3.2e-05 512 120 672 545280 28.6578 13.3509 271.692 417.317 731.235 731.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 6.4e-05 2048 90 1056 293760 35.4953 28.3543 836.89 837.141 1737.99 1738.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 0.000128 4096 190 1728 132720 23.1404 28.3972 1146.35 837.563 2035.53 2035.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 6.4e-05 2048 320 992 279360 43.6641 28.3566 787.951 837.259 1697.37 1697.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 0.000512 2048 220 320 36960 3.4695 26.0005 123.945 153.457 153.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.001024 4096 470 1888 17040 2.71283 142.742 104.297 249.793 249.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 6.4e-05 512 310 384 230400 17.0956 7.02163 50.0687 206.305 280.703 280.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000512 1024 165 1344 17280 3.4887 1.64358 24.339 51.9622 81.5625 81.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000256 4096 420 2176 59520 11.4852 13.9511 417.433 418.385 861.33 861.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 3.2e-05 1024 112 2976 368640 91.4398 26.562 1220.44 824.136 2162.83 2163.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 3.2e-05 512 120 672 537600 28.3355 13.1497 193.749 412.163 647.611 647.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 6.4e-05 2048 90 1056 293760 35.3854 28.3752 599.635 837.728 1501.23 1501.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 0.000128 4096 190 1728 132480 23.0841 28.3791 809.053 837.91 1698.5 1698.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 6.4e-05 2048 320 992 278400 43.5158 28.372 560.26 834.712 1467 1467.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 0.000512 2048 220 320 36720 3.46726 18.7801 122.822 145.112 145.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.001024 4096 470 1888 16800 2.69498 99.5738 105.292 207.606 207.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 6.4e-05 512 310 384 230400 16.2478 6.58282 41.9013 201.281 266.231 266.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000512 1024 165 1344 14400 3.54394 1.58675 17.0274 50.8466 73.1292 73.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000256 4096 420 2176 59040 11.5425 13.9776 343.614 419.128 788.342 788.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 3.2e-05 1024 112 2976 322560 96.4065 26.2574 887.805 803.903 1814.62 1814.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 3.2e-05 512 120 672 529920 29.8955 13.3571 159.785 417.496 620.75 620.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 6.4e-05 2048 90 1056 292320 35.4693 28.3245 494.739 835.221 1393.86 1393.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 0.000128 4096 190 1728 131760 23.1516 28.3937 673.825 836.343 1561.79 1561.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 6.4e-05 2048 320 992 276480 43.7391 28.4159 461.135 836.354 1369.77 1369.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 0.000512 2048 220 320 36720 3.47354 15.4292 124.383 143.33 143.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.001024 4096 470 1888 16560 2.67674 81.7582 103.018 187.495 187.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 6.4e-05 512 310 384 237568 16.9864 6.72243 72.0905 209.032 305.055 305.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000512 1024 165 1344 18432 3.47517 1.67171 35.66 52.513 93.4516 93.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000256 4096 420 2176 59648 11.4893 13.9279 586.467 418.253 1030.21 1030.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 3.2e-05 1024 112 2976 376832 92.1174 26.8224 1755.2 835.289 2709.68 2709.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 3.2e-05 512 120 672 548864 28.3735 13.3198 277.116 417.706 736.73 736.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 6.4e-05 2048 90 1056 294400 35.3711 28.2976 844.864 838.723 1747.36 1747.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 0.000128 4096 190 1728 132608 23.0687 28.33 1139.28 837.147 2027.91 2027.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 6.4e-05 2048 320 992 279552 43.5335 28.3206 791.151 838.21 1701.35 1701.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 0.000512 2048 220 320 36992 3.47744 26.3105 124.137 153.969 154.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.001024 4096 470 1888 17024 2.71398 141.963 104.259 248.98 249.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 6.4e-05 512 310 384 229376 17.6122 6.72512 47.4369 209.105 281.099 281.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000512 1024 165 1344 16384 3.36144 1.56058 21.8915 49.9368 76.881 76.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000256 4096 420 2176 59392 11.4913 13.9428 395.417 418.914 839.843 839.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 3.2e-05 1024 112 2976 360448 95.1818 26.8302 1137.47 835.341 2095.06 2095.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 3.2e-05 512 120 672 540672 29.0082 13.3315 186.391 417.766 646.713 646.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 6.4e-05 2048 90 1056 292864 35.3115 28.3826 568.122 836.237 1468.16 1468.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 0.000128 4096 190 1728 132096 23.0577 28.3314 767.017 836.301 1654.78 1654.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 6.4e-05 2048 320 992 278528 43.4247 28.3015 531.867 835.639 1439.37 1439.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 0.000512 2048 220 320 36864 3.4816 18.1289 123.349 145.001 145.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.001024 4096 470 1888 16896 2.70877 95.4778 107.457 205.686 205.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 6.4e-05 512 310 384 221184 16.3891 6.55494 41.5028 198.206 262.868 263.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000512 1024 165 1344 15360 3.43379 1.56842 18.2142 50.1064 73.4498 73.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000256 4096 420 2176 59136 11.4831 13.9358 360.392 418.202 804.092 804.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 3.2e-05 1024 112 2976 344064 89.557 26.1263 979.631 791.553 1887.11 1887.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 3.2e-05 512 120 672 540672 28.1167 13.1256 168.452 412.333 622.237 622.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 6.4e-05 2048 90 1056 293376 35.359 28.2847 519.207 837.316 1420.27 1420.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 0.000128 4096 190 1728 131328 23.0501 28.3218 702.613 834.22 1588.28 1588.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 6.4e-05 2048 320 992 276480 43.5272 28.2542 482.371 833.199 1387.48 1387.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 0.000512 2048 220 320 36480 3.44678 16.2967 123.616 143.402 143.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.001024 4096 470 1888 16512 2.67878 85.6372 102.877 191.235 191.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 6.4e-05 512 310 360 239616 16.8072 6.72358 52.9232 208.95 285.623 285.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000512 1024 165 1360 18432 3.45939 1.66374 27.4631 52.3802 85.0959 85.2059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000256 4096 420 2200 59904 11.5335 13.952 850.209 419.074 1294.84 1294.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 520 3.2e-05 1024 112 2960 393216 88.8595 26.8158 1410.51 835.018 2361.46 2361.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 3.2e-05 512 120 680 561152 27.6595 13.3527 220.267 418.972 680.47 680.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 6.4e-05 2048 90 1080 294144 35.4468 28.2938 1124.26 838.097 2026.2 2026.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 0.000128 4096 190 1720 133184 23.0872 28.3402 1618.64 837.974 2508.12 2508.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1710 6.4e-05 2048 320 1000 278528 43.7632 28.543 1133.93 852.267 2058.64 2058.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 0.000512 2048 220 320 37152 3.48246 20.0356 126.399 149.96 150.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.001024 4096 470 1880 17248 2.73834 110.918 104.88 218.581 218.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 6.4e-05 512 310 360 237568 16.9724 6.72589 33.999 208.976 266.893 267.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000512 1024 165 1360 18432 3.46432 1.67174 17.774 52.4226 75.4613 75.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.000256 4096 420 2200 59776 11.5245 13.9449 843.292 418.559 1287.4 1287.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 520 3.2e-05 1024 112 2960 393216 88.8537 26.8543 908.923 835.07 1859.95 1860.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 3.2e-05 512 120 680 557056 27.817 13.3263 141.627 417.62 600.603 600.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1190 6.4e-05 2048 90 1080 293888 35.6044 28.2873 1227.19 838.319 2129.51 2129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1060 0.000128 4096 190 1720 133120 23.1502 28.3566 1703.78 838.008 2593.38 2593.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1710 6.4e-05 2048 320 1000 278528 43.8451 28.325 1130.69 839.427 2042.41 2042.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 0.000512 2048 220 320 37120 3.48467 13.1053 126.48 143.113 143.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 0.001024 4096 470 1880 17216 2.7312 70.9528 104.881 178.609 178.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 6.4e-05 512 310 360 240640 16.8954 6.74576 60.1545 209.798 293.81 293.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000512 1024 165 1360 18240 3.46019 1.64675 30.9149 52.1743 88.3247 88.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000256 4096 420 2200 59920 11.5567 13.9779 524.134 419.428 969.171 969.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 3.2e-05 1024 112 2960 394240 89.3711 26.9424 1586.81 838.403 2541.77 2541.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 3.2e-05 512 120 680 560640 27.7684 13.3964 248.381 419.293 709.054 709.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 6.4e-05 2048 90 1080 293920 35.5015 28.3791 767.961 838.653 1670.6 1670.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 0.000128 4096 190 1720 133200 23.1982 28.3942 1843.86 838.621 2734.15 2734.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1710 6.4e-05 2048 320 1000 278400 43.8317 28.4277 848.515 838.596 1759.5 1759.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 0.000512 2048 220 320 37120 3.4775 23.1275 126.697 153.344 153.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.001024 4096 470 1880 17240 2.73098 126.204 104.964 233.943 233.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 6.4e-05 512 310 360 240640 16.8758 6.74179 39.2105 209.824 272.874 273.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000512 1024 165 1360 17920 3.43523 1.62906 19.8582 51.7937 76.8486 76.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000256 4096 420 2200 59680 11.4845 13.9557 331.351 418.785 775.65 775.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 520 3.2e-05 1024 112 2960 389120 90.1368 26.9177 1015.27 838.522 1971.09 1971.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 3.2e-05 512 120 680 558080 27.9165 13.3783 160.413 419.318 621.246 621.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 6.4e-05 2048 90 1080 293760 35.4048 28.314 487.593 838.5 1389.92 1390.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 0.000128 4096 190 1720 133120 23.1744 28.391 1787.56 839.33 2678.54 2678.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1710 6.4e-05 2048 320 1000 278400 43.7274 28.3364 649.466 838.791 1560.45 1560.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 0.000512 2048 220 320 37040 3.47661 14.7932 126.621 144.933 144.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.001024 4096 470 1880 17200 2.73824 79.9397 104.958 187.681 187.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 6.4e-05 512 310 360 230400 17.1124 6.6392 31.2515 206.225 261.446 261.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000512 1024 165 1360 17280 3.48013 1.62816 15.7468 51.7998 72.7781 72.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000256 4096 420 2200 59760 11.5788 13.9795 957.438 419.02 1402.09 1402.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 520 3.2e-05 1024 112 2960 384000 88.6209 26.4991 819.912 823.96 1759.24 1759.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 3.2e-05 512 120 680 552960 28.0667 13.3514 130.71 417.218 589.555 589.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 6.4e-05 2048 90 1080 293280 35.6223 28.4057 1215.82 836.946 2116.9 2116.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1060 0.000128 4096 190 1720 132960 23.1975 28.3991 1932.86 837.261 2821.79 2821.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1710 6.4e-05 2048 320 1000 277440 43.9857 28.3581 1289.51 837.058 2199.05 2199.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 0.000512 2048 220 320 36960 3.47136 12.2757 125.271 141.062 141.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.001024 4096 470 1880 17160 2.72998 65.3517 104.857 172.981 173.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 6.4e-05 512 310 360 236544 16.9559 6.7031 54.5543 208.272 286.698 286.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000512 1024 165 1360 18432 3.44701 1.64934 28.7679 52.2291 86.2218 86.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000256 4096 420 2200 59808 11.5118 13.961 478.316 418.989 922.854 922.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 3.2e-05 1024 112 2960 387072 89.6444 26.7539 1458.22 832.296 2407.16 2407.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 3.2e-05 512 120 680 559104 27.7441 13.3612 230.007 418.305 689.627 689.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 6.4e-05 2048 90 1080 293952 35.4088 28.3616 700.134 837.966 1601.97 1602.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 0.000128 4096 190 1720 133248 23.0871 28.3832 926.846 839.438 1817.83 1817.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 6.4e-05 2048 320 1000 278400 43.5843 28.3761 646.909 837.622 1556.62 1556.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 0.000512 2048 220 320 37104 3.47152 21.0311 124.461 149.005 149.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.001024 4096 470 1880 17232 2.73533 115.741 104.884 223.402 223.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 6.4e-05 512 310 360 233472 16.8099 6.62928 35.8393 206.377 265.875 266.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000512 1024 165 1360 17664 3.45018 1.63578 18.4839 51.8091 75.5089 75.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000256 4096 420 2200 59712 11.4801 13.9388 314.415 418.986 758.894 758.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 3.2e-05 1024 112 2960 380928 88.9646 26.4347 938.368 824.648 1878.65 1878.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 3.2e-05 512 120 680 552960 27.8151 13.2832 149.072 416.546 606.922 607.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 6.4e-05 2048 90 1080 293760 35.3324 28.3673 458.999 838.106 1360.91 1361.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 0.000128 4096 190 1720 133056 23.0128 28.3344 605.201 838.363 1494.98 1495.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 6.4e-05 2048 320 1000 278016 43.562 28.3263 424.078 837.098 1333.19 1333.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 0.000512 2048 220 320 37056 3.47302 14.058 125.806 143.379 143.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.001024 4096 470 1880 17184 2.73222 75.5635 104.962 183.301 183.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 6.4e-05 512 310 360 230400 16.7412 6.59181 29.6188 204.374 257.542 257.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000512 1024 165 1360 17280 3.43526 1.6105 15.0219 51.3644 71.5574 71.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000256 4096 420 2200 59328 11.4837 13.9447 255.404 418.274 699.18 699.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 3.2e-05 1024 112 2960 368640 89.8389 26.2555 751.015 816.626 1683.98 1684.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 3.2e-05 512 120 680 552960 27.5051 13.2028 125.214 414.561 580.697 580.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 6.4e-05 2048 90 1080 293760 35.4104 28.338 376.466 838.443 1278.76 1278.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 0.000128 4096 190 1720 133056 23.1664 28.3732 1532.21 838.915 2422.74 2422.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1710 6.4e-05 2048 320 1000 277632 43.7373 28.3661 537.67 838.372 1448.28 1448.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 0.000512 2048 220 320 37008 3.47546 11.7166 125.971 141.205 141.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.001024 4096 470 1880 17136 2.73536 62.4847 104.96 170.222 170.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 6.4e-05 512 310 360 240128 16.887 6.74208 79.4476 209.48 312.775 312.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000512 1024 165 1360 18368 3.48522 1.66976 41.9449 52.5439 99.7718 99.8847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000256 4096 420 2200 59808 11.5573 13.9701 684.44 419.464 1129.51 1129.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 3.2e-05 1024 112 2960 394240 89.0882 26.9271 2144.13 837.119 3097.52 3097.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 3.2e-05 512 120 680 559104 27.7884 13.3737 325.149 419.053 785.575 785.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 6.4e-05 2048 90 1080 293888 35.5242 28.364 1010.01 838.341 1912.34 1912.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 0.000128 4096 190 1720 133168 23.1336 28.3891 1322.52 838.598 2212.72 2212.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 6.4e-05 2048 320 1000 278208 43.7923 28.4722 935.473 838.367 1846.24 1846.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 0.000512 2048 220 320 37128 3.48774 30.4148 124.311 158.256 158.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.001024 4096 470 1880 17192 2.72179 164.341 104.801 271.909 271.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 6.4e-05 512 310 360 236544 16.6977 6.65485 50.7088 206.942 281.225 281.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000512 1024 165 1360 17920 3.45808 1.6425 25.8104 51.9724 83.0099 83.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000256 4096 420 2200 59584 11.5057 13.9571 431.328 418.831 875.693 875.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 3.2e-05 1024 112 2960 387072 88.4104 26.5459 1315.5 826.904 2257.61 2257.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 3.2e-05 512 120 680 559104 27.7111 13.3673 209.88 418.352 669.523 669.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 6.4e-05 2048 90 1080 293888 35.398 28.3546 633.805 838.216 1535.88 1535.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 0.000128 4096 190 1720 133056 23.083 28.3921 829.959 838.114 1719.63 1719.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 6.4e-05 2048 320 1000 277760 43.666 28.365 583.896 836.636 1492.7 1492.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 0.000512 2048 220 320 37072 3.49744 19.0443 124.492 147.077 147.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.001024 4096 470 1880 17136 2.71706 102.906 104.717 210.382 210.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 6.4e-05 512 310 360 236544 17.1741 6.7417 41.6505 209.387 275.171 275.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000512 1024 165 1360 16128 3.45936 1.58691 19.0267 50.8493 75.0482 75.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000256 4096 420 2200 59472 11.5488 13.972 351.339 419.114 796.05 796.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 3.2e-05 1024 112 2960 387072 90.387 26.9308 1075.19 836.731 2029.94 2030.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 3.2e-05 512 120 680 559104 27.7948 13.367 171.926 418.375 631.68 631.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 6.4e-05 2048 90 1080 292992 35.536 28.4713 518.516 836.733 1419.36 1419.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 0.000128 4096 190 1720 132720 23.124 28.388 678.809 837.331 1567.73 1567.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 6.4e-05 2048 320 1000 276864 43.8519 28.3445 477.508 836.756 1386.59 1386.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 0.000512 2048 220 320 36960 3.48234 15.5582 124.641 143.724 143.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.001024 4096 470 1880 16968 2.70336 83.4232 104.112 190.28 190.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 6.4e-05 512 310 360 237568 16.987 6.72134 74.0207 208.972 306.919 307.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000512 1024 165 1360 18432 3.4649 1.66957 38.8488 52.4234 96.5392 96.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000256 4096 420 2200 59776 11.4749 13.9323 637.797 418.554 1081.84 1081.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 3.2e-05 1024 112 2960 393216 88.7626 26.8247 1955.71 835.058 2906.61 2906.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 3.2e-05 512 120 680 557056 27.7549 13.3298 303.029 417.626 761.958 762.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 6.4e-05 2048 90 1080 293888 35.3834 28.3782 938.188 838.452 1840.51 1840.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 0.000128 4096 190 1720 133120 23.0517 28.3538 1223.38 838.105 2112.97 2113.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 6.4e-05 2048 320 1000 278528 43.6081 28.4224 866.705 837.939 1776.82 1776.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 0.000512 2048 220 320 37120 3.49184 28.4692 124.295 156.298 156.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.001024 4096 470 1880 17216 2.73408 151.331 104.883 258.992 259.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 6.4e-05 512 310 360 237568 17.0004 6.72131 48.1653 209.049 281.153 281.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000512 1024 165 1360 18432 3.47539 1.6696 24.7708 52.5192 82.5653 82.6773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000256 4096 420 2200 59648 11.477 13.9244 407.377 418.278 851.136 851.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 3.2e-05 1024 112 2960 393216 88.7991 26.8247 1196.33 835.273 2147.48 2147.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 3.2e-05 512 120 680 557056 27.7778 13.3243 197.812 417.729 656.862 657.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 6.4e-05 2048 90 1080 293888 35.3678 28.2804 598.623 838.147 1500.53 1500.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 0.000128 4096 190 1720 132864 23.0469 28.3338 784.895 837.095 1673.45 1673.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 6.4e-05 2048 320 1000 278528 43.5847 28.3122 551.545 838.151 1461.73 1461.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 0.000512 2048 220 320 36992 3.47546 17.8742 124.642 146.034 146.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.001024 4096 470 1880 17152 2.72278 92.0392 104.899 199.704 199.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 6.4e-05 512 310 360 233472 16.8368 6.63389 38.3877 206.467 268.541 268.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000512 1024 165 1360 16896 3.5017 1.64653 18.7033 51.9459 75.9232 76.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000256 4096 420 2200 59136 11.4627 13.9185 327.12 417.509 770.084 770.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 3.2e-05 1024 112 2960 368640 91.4385 26.4479 923.381 824.885 1866.4 1866.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 3.2e-05 512 120 680 540672 28.0819 13.1255 155.313 412.54 609.271 609.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 6.4e-05 2048 90 1080 293376 35.363 28.2972 485.415 837.442 1386.62 1386.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 0.000128 4096 190 1720 132864 23.05 28.3305 636.601 837.96 1526.02 1526.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 6.4e-05 2048 320 1000 278016 43.6156 28.3034 447.737 837.462 1357.25 1357.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 0.000512 2048 220 320 36864 3.47075 14.766 124.543 142.822 142.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.001024 4096 470 1880 17088 2.73123 76.2838 105.032 184.088 184.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 6.4e-05 512 310 360 235008 16.9355 6.68058 75.5022 207.264 306.598 306.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000512 1024 165 1360 17856 3.46829 1.63965 38.8035 52.0053 96.0454 96.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000256 4096 420 2200 59760 11.5384 13.969 654.01 419.123 1098.72 1098.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 3.2e-05 1024 112 2960 387072 88.7421 26.6034 1995.88 828.372 2939.85 2940.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 3.2e-05 512 120 680 557568 27.6863 13.3482 312.939 417.287 771.474 771.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 6.4e-05 2048 90 1080 293760 35.4858 28.3401 955.93 837.521 1857.38 1857.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 0.000128 4096 190 1720 133056 23.116 28.3894 1251.77 839.495 2142.85 2142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 6.4e-05 2048 320 1000 278208 43.7558 28.3505 885.372 837.539 1795.15 1795.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 0.000512 2048 220 320 37080 3.47546 28.9978 125.193 157.71 157.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.001024 4096 470 1880 17208 2.72963 157.272 104.888 264.93 264.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 6.4e-05 512 310 360 230400 16.7388 6.59251 48.5436 204.222 276.313 276.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000512 1024 165 1360 17280 3.43722 1.61005 24.78 51.3302 81.2836 81.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000256 4096 420 2200 59328 11.4822 13.9475 424.26 417.964 867.728 867.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 3.2e-05 1024 112 2960 368640 89.7973 26.2693 1233.31 815.97 2165.59 2165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 3.2e-05 512 120 680 552960 27.4713 13.2006 203.511 414.253 658.646 658.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 6.4e-05 2048 90 1080 293760 35.3691 28.4201 622.016 837.713 1523.62 1523.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 0.000128 4096 190 1720 133056 23.0754 28.3968 814.672 838.113 1704.33 1704.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 6.4e-05 2048 320 1000 277632 43.654 28.4448 572.582 837.722 1482.53 1482.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 0.000512 2048 220 320 37008 3.47024 19.1078 123.782 146.404 146.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.001024 4096 470 1880 17136 2.72794 102.361 104.89 210.021 210.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 6.4e-05 512 310 360 221184 17.4905 6.59763 41.2728 204.457 270.032 270.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000512 1024 165 1360 17280 3.4592 1.6119 21.7208 51.4734 78.3909 78.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000256 4096 420 2200 59184 11.526 13.9612 373.565 418.739 817.863 817.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 3.2e-05 1024 112 2960 359424 91.8433 26.2771 1059.58 816.83 1994.77 1994.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 3.2e-05 512 120 680 552960 28.0987 13.3486 179.022 417.774 638.454 638.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 6.4e-05 2048 90 1080 292896 35.5048 28.3791 547.273 837.919 1449.18 1449.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 0.000128 4096 190 1720 132624 23.0892 28.3894 717.94 838.502 1607.99 1608.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 6.4e-05 2048 320 1000 276480 43.7843 28.3867 504.537 835.617 1412.46 1412.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 0.000512 2048 220 320 36936 3.47875 17.0402 124.596 145.157 145.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.001024 4096 470 1880 17064 2.72832 90.1022 104.982 197.857 197.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 6.4e-05 512 310 360 221184 16.3688 6.5544 37.0794 198.166 258.383 258.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000512 1024 165 1360 16128 3.37613 1.56355 18.6292 49.9844 73.6847 73.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000256 4096 420 2200 59328 11.4586 13.9371 332.859 418.791 777.121 777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 3.2e-05 1024 112 2960 331776 91.8527 26.2041 875.53 791.554 1785.39 1785.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 3.2e-05 512 120 680 534528 27.9146 13.0396 156.306 408.233 605.707 605.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 6.4e-05 2048 90 1080 293760 35.2959 28.2931 488.992 838.205 1390.89 1391.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 0.000128 4096 190 1720 132480 22.983 28.3095 640.714 835.952 1528.03 1528.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 6.4e-05 2048 320 1000 276480 43.5291 28.2694 449.103 836.718 1357.76 1357.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 0.000512 2048 220 320 36864 3.48522 15.2857 124.588 143.404 143.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.001024 4096 470 1880 16992 2.7265 79.8307 104.911 187.513 187.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 6.4e-05 512 310 360 240640 16.8587 6.73872 72.5242 209.698 306.039 306.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000512 1024 165 1360 17920 3.4385 1.6336 36.8258 51.7642 93.7857 93.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000256 4096 420 2200 59680 11.4993 13.945 615.675 418.694 1059.89 1059.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 3.2e-05 1024 112 2960 389120 90.0941 26.921 1875.06 837.951 2830.28 2830.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 3.2e-05 512 120 680 558080 27.8932 13.3756 295.394 419.203 756.082 756.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 6.4e-05 2048 90 1080 293760 35.3951 28.3392 897.088 838.007 1798.94 1799.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 0.000128 4096 190 1720 133120 23.0727 28.3812 1178.26 838.317 2068.11 2068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 6.4e-05 2048 320 1000 278400 43.6327 28.3364 828.56 838.105 1738.77 1738.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 0.000512 2048 220 320 37040 3.47546 27.1984 124.142 154.859 154.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.001024 4096 470 1880 17200 2.73392 147.574 104.899 255.25 255.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 6.4e-05 512 310 360 235520 16.6349 6.63552 48.7872 206.468 278.743 278.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000512 1024 165 1360 17920 3.44563 1.64234 25.2707 51.9088 82.395 82.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000256 4096 420 2200 59520 11.4647 13.9358 416.076 418.391 859.938 860.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 3.2e-05 1024 112 2960 368640 91.3187 26.4365 1207.31 824.905 2150.22 2150.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 3.2e-05 512 120 680 552960 28.2395 13.3508 201.204 419.41 662.417 662.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 6.4e-05 2048 90 1080 293760 35.3183 28.4164 607.96 838.812 1510.62 1510.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 0.000128 4096 190 1720 132800 23.0246 28.3348 796.631 837.5 1685.57 1685.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 6.4e-05 2048 320 1000 277760 43.5919 28.4626 560.341 838.821 1471.35 1471.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 0.000512 2048 220 320 36960 3.47475 18.6376 123.664 145.817 145.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.001024 4096 470 1880 17120 2.72435 100.216 104.972 207.956 208.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 6.4e-05 512 310 360 230400 17.0945 6.63757 40.4034 206.346 270.702 270.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000512 1024 165 1360 17280 3.48707 1.64659 20.427 51.9699 77.6581 77.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000256 4096 420 2200 59520 11.4966 13.9551 349.02 418.472 793.015 793.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 3.2e-05 1024 112 2960 368640 91.4559 26.4745 1019.84 824.327 1962.34 1962.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 3.2e-05 512 120 680 537600 28.3379 13.1441 165.096 412.25 619.039 619.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 6.4e-05 2048 90 1080 292800 35.3976 28.311 511.644 837.457 1412.92 1413.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 0.000128 4096 190 1720 132960 23.0789 28.375 671.964 838.09 1561.58 1561.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 6.4e-05 2048 320 1000 276480 43.6539 28.3747 471.11 834.891 1378.16 1378.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 0.000512 2048 220 320 36720 3.46563 15.5832 124.157 143.248 143.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.001024 4096 470 1880 17040 2.73418 84.3858 104.882 192.047 192.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 6.4e-05 512 310 360 225280 17.484 6.63341 38.1604 206.591 269.085 269.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000512 1024 165 1360 17920 3.46682 1.64806 20.7776 52.1284 78.1463 78.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000256 4096 420 2200 58880 11.4712 13.921 347.575 417.577 790.62 790.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 3.2e-05 1024 112 2960 368640 91.4042 26.4397 981.697 825.206 1924.99 1925.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 3.2e-05 512 120 680 532480 28.7009 13.131 157.136 412.689 611.867 612.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 6.4e-05 2048 90 1080 291840 35.3247 28.2542 500.255 835.943 1399.88 1399.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 0.000128 4096 190 1720 132480 23.0442 28.3223 669.016 837.575 1558.03 1558.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 6.4e-05 2048 320 1000 273920 43.5212 28.1088 457.161 832.47 1361.39 1361.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 0.000512 2048 220 320 36800 3.47619 15.5154 124.201 143.235 143.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.001024 4096 470 1880 16960 2.72038 83.1562 104.981 190.9 190.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 6.4e-05 512 310 360 233472 16.8186 6.63661 66.2716 206.25 296.201 296.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000512 1024 165 1360 17664 3.4505 1.63645 34.0075 51.7789 91.0024 91.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000256 4096 420 2200 59712 11.4833 13.9346 582.641 418.746 1026.88 1026.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 3.2e-05 1024 112 2960 380928 88.9496 26.4502 1710.11 824.285 2650.05 2650.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 3.2e-05 512 120 680 552960 27.7504 13.2796 274.14 416.288 731.676 731.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 6.4e-05 2048 90 1080 293760 35.3263 28.3034 845.401 837.738 1746.87 1746.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 0.000128 4096 190 1720 133056 23.0281 28.3387 1122.17 852.612 2026.23 2026.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 6.4e-05 2048 320 1000 278016 43.5792 28.2911 781.12 836.681 1689.8 1689.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 0.000512 2048 220 320 37056 3.47136 25.566 124.098 153.178 153.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.001024 4096 470 1880 17184 2.73117 140.632 104.882 248.29 248.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 6.4e-05 512 310 360 233472 16.8302 6.63331 47.2948 206.269 277.245 277.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000512 1024 165 1360 16896 3.49603 1.64256 23.3981 51.8926 80.558 80.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000256 4096 420 2200 59136 11.4567 13.908 408.325 417.072 850.84 850.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 3.2e-05 1024 112 2960 368640 91.4035 26.5254 1188.68 824.021 2130.88 2131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 3.2e-05 512 120 680 540672 28.0805 13.1268 192.304 412.113 645.844 646.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 6.4e-05 2048 90 1080 293376 35.3672 28.2641 601.17 836.573 1501.48 1501.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 0.000128 4096 190 1720 132864 23.0543 28.3363 789.869 837.101 1678.44 1678.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 6.4e-05 2048 320 1000 278016 43.5991 28.3195 555.372 836.611 1464.03 1464.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 0.000512 2048 220 320 36864 3.47091 18.2688 124.318 146.101 146.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.001024 4096 470 1880 17088 2.72144 98.5007 104.854 206.12 206.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 6.4e-05 512 310 360 221184 16.3693 6.55056 37.6496 198.089 258.875 259.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000512 1024 165 1360 16128 3.37888 1.56058 18.7653 49.9648 73.7933 73.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000256 4096 420 2200 59328 11.4667 13.9469 338.176 418.615 782.281 782.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 3.2e-05 1024 112 2960 331776 91.827 26.1119 888.728 791.233 1798.15 1798.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 3.2e-05 512 120 680 534528 27.9343 13.039 158.567 408.068 607.823 607.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 6.4e-05 2048 90 1080 293760 35.3222 28.296 497.636 837.874 1399.23 1399.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 0.000128 4096 190 1720 132480 23.0153 28.3216 651.043 835.565 1538.02 1538.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 6.4e-05 2048 320 1000 276480 43.5252 28.332 456.699 834.82 1363.5 1363.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 0.000512 2048 220 320 36864 3.47955 15.6715 123.66 142.854 142.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.001024 4096 470 1880 16992 2.72794 81.2029 104.867 188.843 188.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 6.4e-05 512 310 360 221184 16.3941 6.54746 35.5608 198.233 256.952 257.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000512 1024 165 1360 15360 3.436 1.57085 16.6514 50.113 71.9009 72.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000256 4096 420 2200 59136 11.4746 13.9346 318.375 418.355 762.211 762.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 3.2e-05 1024 112 2960 344064 89.5233 25.8177 863.611 791.688 1770.89 1771.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 3.2e-05 512 120 680 540672 28.1278 13.1337 149.422 412.41 603.307 603.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 6.4e-05 2048 90 1080 293376 35.3422 28.3443 466.613 837.447 1367.85 1367.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 0.000128 4096 190 1720 132096 23.0502 28.3128 607.145 834.343 1492.93 1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 6.4e-05 2048 320 1000 276480 43.5383 28.2792 428.792 833.329 1334.07 1334.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 0.000512 2048 220 320 36480 3.4471 14.7607 123.546 141.797 141.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.001024 4096 470 1880 16896 2.72442 76.5683 104.899 184.234 184.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 6.4e-05 512 310 360 230400 17.107 6.6473 67.7467 206.422 298.137 298.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000512 1024 165 1360 17600 3.46966 1.63334 34.8721 51.8306 91.9313 92.0414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000256 4096 420 2200 59800 11.5631 13.9824 600.997 419.365 1045.98 1046.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 3.2e-05 1024 112 2960 384000 88.5707 26.5892 1806.77 824.841 2747.02 2747.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 3.2e-05 512 120 680 556800 27.6092 13.3206 287.357 416.795 745.293 745.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 6.4e-05 2048 90 1080 294000 35.6178 28.375 878.426 838.867 1781.39 1781.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 0.000128 4096 190 1720 133000 23.2036 28.4078 1152.62 838.139 2042.45 2042.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 6.4e-05 2048 320 1000 277600 43.8698 28.42 811.634 837.943 1721.99 1722.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 0.000512 2048 220 320 37000 3.47622 26.7099 125.135 155.364 155.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.001024 4096 470 1880 17100 2.71178 143.969 104.542 251.266 251.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 6.4e-05 512 310 360 230400 17.1121 6.64336 46.59 206.46 277.021 277.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000512 1024 165 1360 17600 3.47782 1.63978 24.3267 51.9563 81.5281 81.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000256 4096 420 2200 59200 11.5135 13.9428 406.51 417.69 849.728 849.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 3.2e-05 1024 112 2960 384000 88.6383 26.5034 1233.84 824.84 2174.07 2174.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 3.2e-05 512 120 680 550400 27.4262 13.1543 194.448 412.513 647.755 647.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 6.4e-05 2048 90 1080 293600 35.479 28.4076 596.942 837.945 1498.88 1498.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 0.000128 4096 190 1720 132800 23.1402 28.3859 780.284 838.459 1670.34 1670.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 6.4e-05 2048 320 1000 276800 43.8468 28.3584 548.144 837.937 1458.42 1458.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 0.000512 2048 220 320 36800 3.4615 18.1417 124.304 145.95 146.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.001024 4096 470 1880 17000 2.7055 97.1339 104.527 204.409 204.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 6.4e-05 512 310 360 230400 17.1436 6.64576 40.7047 206.583 271.3 271.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000512 1024 165 1360 16800 3.52298 1.64659 20.5715 52.1035 77.9749 78.0818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000256 4096 420 2200 58800 11.5405 13.9325 355.494 417.264 798.309 798.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 3.2e-05 1024 112 2960 384000 88.6961 26.5196 1070.4 825.184 2011.04 2011.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 3.2e-05 512 120 680 537600 28.412 13.1671 165.657 412.685 620.144 620.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 6.4e-05 2048 90 1080 292800 35.582 28.518 519.21 838.563 1421.98 1422.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 0.000128 4096 190 1720 132000 23.1806 28.3955 694.532 835.989 1582.17 1582.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 6.4e-05 2048 320 1000 276000 43.9743 28.3685 475.599 838.437 1386.51 1386.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 0.000512 2048 220 320 36600 3.45702 16.0191 123.118 142.637 142.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.001024 4096 470 1880 16800 2.70541 84.7823 104.02 191.551 191.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 6.4e-05 512 310 360 230400 17.1126 6.63984 37.8214 206.449 268.241 268.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000512 1024 165 1360 16000 3.55974 1.64893 17.7975 52.1836 75.3192 75.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000256 4096 420 2200 59200 11.4952 13.953 324.158 418.48 768.164 768.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 3.2e-05 1024 112 2960 358400 93.435 26.4761 919.821 824.544 1864.53 1864.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 3.2e-05 512 120 680 537600 28.3347 13.1461 152.378 412.362 606.436 606.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 6.4e-05 2048 90 1080 292800 35.4358 28.3209 476.527 837.889 1378.28 1378.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 0.000128 4096 190 1720 132000 23.0441 28.3381 621.213 834.653 1507.33 1507.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 6.4e-05 2048 320 1000 275200 43.6492 28.2665 437.202 833.604 1342.86 1342.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 0.000512 2048 220 320 36400 3.43296 14.5628 123.793 141.833 141.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.001024 4096 470 1880 16800 2.7136 77.9346 104.463 185.154 185.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 6.4e-05 512 310 384 235520 17.1124 6.72547 59.2141 208.891 292.164 292.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000512 1024 165 1344 18688 3.44973 1.6632 29.9969 52.3645 87.6059 87.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000256 4096 420 2208 59520 11.5118 13.9421 983.011 418.954 1427.49 1427.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 520 3.2e-05 1024 112 2976 393216 88.696 26.8165 1531.22 834.793 2481.78 2482.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 3.2e-05 512 120 672 559104 27.8 13.3489 234.257 418.86 694.478 694.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 6.4e-05 2048 90 1056 294784 35.3926 28.3243 1182.29 838.908 2085.02 2085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 0.000128 4096 190 1728 132544 23.0678 28.3236 1858.46 837.706 2747.63 2747.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1710 6.4e-05 2048 320 1008 278784 43.6976 28.3038 1223.04 840.774 2135.95 2136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 0.000512 2048 220 336 37056 3.4913 23.0031 125.71 152.247 152.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.001024 4096 470 1872 17248 2.73843 118.964 104.802 226.547 226.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 6.4e-05 512 310 384 233472 17.2757 6.7184 38.1093 209.007 271.331 271.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000512 1024 165 1344 18432 3.4655 1.66861 19.52 52.4319 77.2227 77.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.000256 4096 420 2208 59392 11.5139 13.9407 974.065 418.628 1418.22 1418.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 520 3.2e-05 1024 112 2976 393216 88.8118 26.8227 988.868 835.2 1939.95 1940.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 3.2e-05 512 120 672 557056 27.7974 13.3228 151.76 417.69 610.784 610.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 6.4e-05 2048 90 1056 294656 35.4171 28.371 1131.2 838.483 2033.58 2033.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1060 0.000128 4096 190 1728 132480 23.1024 28.3309 1971.77 838.155 2861.44 2861.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1710 6.4e-05 2048 320 1008 278528 43.7695 28.2848 1217.37 839.701 2129.27 2129.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 0.000512 2048 220 336 36992 3.47914 14.889 126.396 144.808 144.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 0.001024 4096 470 1872 17216 2.73488 76.3816 104.847 184.008 184.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 6.4e-05 512 310 384 227328 17.255 6.63344 30.8283 206.445 261.38 261.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000512 1024 165 1344 17664 3.45258 1.63597 15.472 51.9901 72.6772 72.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 0.000256 4096 420 2208 59328 11.4964 13.935 992.998 419.131 1437.64 1437.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 520 3.2e-05 1024 112 2976 380928 88.9516 26.4294 788.801 824.914 1729.34 1729.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 3.2e-05 512 120 672 552960 27.8151 13.2874 124.495 416.665 582.475 582.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1190 6.4e-05 2048 90 1056 294528 35.3885 28.2765 1295.07 838.495 2197.34 2197.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1060 0.000128 4096 190 1728 132480 23.0749 28.33 1972.41 838.638 2862.52 2862.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1710 6.4e-05 2048 320 1008 278016 43.7478 28.2788 1220 839.283 2131.45 2131.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 2000 0.000512 2048 220 336 36960 3.47734 12.3207 125.749 141.591 141.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 0.001024 4096 470 1872 17184 2.72816 63.1444 104.933 170.849 170.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 6.4e-05 512 310 384 235520 17.307 6.74864 56.8378 209.647 290.759 290.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000512 1024 165 1344 18560 3.44579 1.64602 28.8164 52.1307 86.1673 86.2781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000256 4096 420 2208 59520 11.5487 13.9776 480.263 419.127 924.997 925.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 3.2e-05 1024 112 2976 394240 89.3852 26.9419 1485.51 837.782 2439.88 2440.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 3.2e-05 512 120 672 558080 27.9604 13.3878 227.336 418.988 687.898 688.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 6.4e-05 2048 90 1056 294720 35.475 28.3526 685.435 838.411 1587.78 1587.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 0.000128 4096 190 1728 132560 23.2654 28.3974 1602.16 837.903 2491.8 2491.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1710 6.4e-05 2048 320 1008 278720 43.8341 28.3609 763.344 839.591 1675.27 1675.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 0.000512 2048 220 336 37040 3.47914 22.1304 127.212 152.863 152.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.001024 4096 470 1872 17240 2.72992 115.064 104.831 222.669 222.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 6.4e-05 512 310 384 235520 17.2842 6.73792 37.7108 209.865 271.817 271.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000512 1024 165 1344 17920 3.4415 1.63075 18.7527 51.8044 75.7575 75.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000256 4096 420 2208 59360 11.4934 13.9592 314.845 418.867 759.24 759.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 520 3.2e-05 1024 112 2976 389120 90.1408 26.921 958.115 838.623 1914.05 1914.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 3.2e-05 512 120 672 558080 27.9117 13.3765 149.062 419.406 609.971 610.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 6.4e-05 2048 90 1056 294720 35.3613 28.3429 449.514 838.669 1351.99 1352.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 0.000128 4096 190 1728 132480 23.1806 28.3762 1542.95 839.496 2434.08 2434.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1710 6.4e-05 2048 320 1008 278400 43.7222 28.3549 588.699 838.777 1499.69 1499.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 0.000512 2048 220 336 36960 3.47341 14.6248 125.585 143.726 143.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.001024 4096 470 1872 17200 2.72534 75.3275 104.93 183.028 183.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 6.4e-05 512 310 384 230400 17.1148 6.64362 30.8997 206.416 261.29 261.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000512 1024 165 1344 18240 3.43882 1.63142 15.808 51.8492 72.8538 72.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000256 4096 420 2208 59280 11.5534 13.9868 256.021 419.435 701.069 701.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 520 3.2e-05 1024 112 2976 384000 88.663 26.4974 783.861 824.966 1724.23 1724.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 3.2e-05 512 120 672 552960 28.1297 13.3568 123.819 417.64 583.156 583.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 6.4e-05 2048 90 1056 294240 35.4618 28.4999 372.699 837.825 1274.59 1274.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 0.000128 4096 190 1728 132240 23.2244 28.3812 1541.59 838.138 2431.41 2431.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1710 6.4e-05 2048 320 1008 278400 44.0645 28.3832 1144.78 837.777 2055.14 2055.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 0.000512 2048 220 336 36960 3.48275 12.0525 127.844 143.42 143.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.001024 4096 470 1872 17160 2.73667 62.0335 104.908 169.72 169.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 6.4e-05 512 310 384 233472 17.1984 6.7056 78.135 208.304 310.562 310.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000512 1024 165 1344 18432 3.4495 1.65187 40.917 52.2588 98.4034 98.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000256 4096 420 2208 59520 11.4953 13.9611 663.793 419.058 1108.38 1108.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 3.2e-05 1024 112 2976 387072 89.4665 27.0316 2049.83 832.418 2999 2999.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 3.2e-05 512 120 672 556032 27.97 13.3656 310.609 418.362 770.525 770.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 6.4e-05 2048 90 1056 294720 35.365 28.3546 954.975 838.105 1856.9 1857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 0.000128 4096 190 1728 132576 23.0837 28.3834 1292.1 840.009 2183.66 2183.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 6.4e-05 2048 320 1008 278400 43.5946 28.4044 903.395 837.605 1813.14 1813.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 0.000512 2048 220 336 37056 3.48979 30.9954 125.32 159.848 159.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.001024 4096 470 1872 17232 2.72925 158.523 104.847 266.14 266.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 6.4e-05 512 310 384 227328 17.2531 6.63501 49.5852 206.393 280.085 280.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000512 1024 165 1344 17664 3.45066 1.63578 24.6334 51.8147 81.6649 81.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000256 4096 420 2208 59328 11.469 13.9346 419.85 419.023 864.351 864.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 3.2e-05 1024 112 2976 380928 88.9482 26.4289 1263.99 824.699 2204.33 2204.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 3.2e-05 512 120 672 552960 27.7479 13.2802 200.642 416.56 658.448 658.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 6.4e-05 2048 90 1056 294528 35.2983 28.3382 601.284 838.163 1503.18 1503.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 0.000128 4096 190 1728 132480 23.018 28.3402 810.764 839.984 1702.18 1702.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 6.4e-05 2048 320 1008 278016 43.5634 28.3058 565.543 837.164 1474.71 1474.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 0.000512 2048 220 336 36960 3.47594 19.5056 123.714 146.74 146.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.001024 4096 470 1872 17184 2.72998 100.172 104.904 207.848 207.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 6.4e-05 512 310 384 221184 17.4516 6.5952 39.501 204.248 268.013 268.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000512 1024 165 1344 17280 3.4385 1.6151 19.4188 51.3351 75.9383 76.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000256 4096 420 2208 59040 11.4738 13.9501 337.136 418.018 780.654 780.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 3.2e-05 1024 112 2976 368640 89.7788 26.2697 992.98 816.072 1925.36 1925.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 3.2e-05 512 120 672 543744 28.1728 13.2048 161.104 414.304 616.997 617.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 6.4e-05 2048 90 1056 294336 35.3438 28.3404 486.168 837.823 1387.78 1387.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 0.000128 4096 190 1728 132480 23.0979 28.3851 2265.8 838.209 3155.57 3155.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1710 6.4e-05 2048 320 1008 277632 43.6726 28.3476 731.902 838.015 1642.08 1642.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 0.000512 2048 220 336 36864 3.47322 16.0583 125.145 144.72 144.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.001024 4096 470 1872 17136 2.73066 81.409 104.852 189.036 189.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 6.4e-05 512 310 384 221184 17.7451 6.63469 33.5554 206.463 264.617 264.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000512 1024 165 1344 16896 3.50003 1.6425 16.5608 51.9429 73.7706 73.8816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000256 4096 420 2208 58752 11.4719 13.9152 282.105 417.474 725.037 725.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 520 3.2e-05 1024 112 2976 368640 91.394 26.43 835.832 824.831 1778.73 1778.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 3.2e-05 512 120 672 540672 28.0819 13.1301 134.98 412.568 588.972 589.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 6.4e-05 2048 90 1056 294144 35.3541 28.2849 408.835 837.385 1309.96 1310.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 0.000128 4096 190 1728 132096 23.057 28.3355 2252.41 837.909 3141.8 3141.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1710 6.4e-05 2048 320 1008 278016 43.6185 28.3894 653.458 837.571 1563.17 1563.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 0.000512 2048 220 336 36864 3.47632 13.3732 125.412 142.304 142.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.001024 4096 470 1872 17088 2.73203 68.9348 104.902 176.61 176.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 6.4e-05 512 310 384 236544 17.1501 6.744 74.315 209.446 307.879 308.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000512 1024 165 1344 18816 3.47152 1.66912 38.7095 52.5576 96.5357 96.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000256 4096 420 2208 59472 11.5446 13.9692 615.707 419.395 1060.69 1060.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 3.2e-05 1024 112 2976 394240 89.083 26.9213 1934.9 836.974 2888.13 2888.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 3.2e-05 512 120 672 555520 28.0358 13.3803 289.505 418.974 750.116 750.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 6.4e-05 2048 90 1056 294560 35.4839 28.3416 884.816 838.256 1787.01 1787.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 0.000128 4096 190 1728 132496 23.1404 28.3894 1193.56 838.498 2083.67 2083.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 6.4e-05 2048 320 1008 278656 43.7298 28.4122 834.824 838.306 1745.41 1745.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 0.000512 2048 220 336 37016 3.47888 28.8316 125.288 157.642 157.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.001024 4096 470 1872 17192 2.71955 146.657 104.728 254.15 254.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 6.4e-05 512 310 384 229376 17.2497 6.65635 47.5062 207.139 278.772 278.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000512 1024 165 1344 17920 3.45731 1.64458 23.3022 52.0208 80.5516 80.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000256 4096 420 2208 59360 11.4975 13.9735 391.317 419.21 836.073 836.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 3.2e-05 1024 112 2976 387072 88.4073 26.5443 1200.41 827.67 2143.28 2143.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 3.2e-05 512 120 672 551936 28.2939 13.3612 190.262 418.741 650.872 651.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 6.4e-05 2048 90 1056 294336 35.3604 28.3675 564.203 838.595 1466.63 1466.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 0.000128 4096 190 1728 132384 23.0742 28.3798 762.175 838.875 1652.58 1652.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 6.4e-05 2048 320 1008 277760 43.6623 28.3628 530.048 837.392 1439.6 1439.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 0.000512 2048 220 336 36960 3.47968 18.0347 124.865 146.423 146.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.001024 4096 470 1872 17136 2.71722 92.8567 104.756 200.373 200.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 6.4e-05 512 310 384 236544 17.1689 6.74365 40.0425 209.386 273.556 273.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000512 1024 165 1344 17472 3.38429 1.58954 18.8404 50.8455 74.7908 74.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000256 4096 420 2208 59136 11.5376 14.3954 320.289 419.127 765.427 765.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 3.2e-05 1024 112 2976 387072 90.3618 26.9252 983.42 836.649 1937.6 1937.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 3.2e-05 512 120 672 548352 28.6342 13.3673 153.247 418.38 613.841 614.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 6.4e-05 2048 90 1056 293664 35.4872 28.3532 462.718 836.744 1363.41 1363.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 0.000128 4096 190 1728 132048 23.1241 28.3907 625.48 837.96 1515.03 1515.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 6.4e-05 2048 320 1008 278208 43.7728 28.4379 436.658 836.749 1345.75 1345.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 0.000512 2048 220 336 36792 3.46883 14.9705 123.359 141.841 141.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.001024 4096 470 1872 16968 2.70726 75.4853 104.055 182.291 182.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 6.4e-05 512 310 384 215040 17.5238 6.58205 33.2264 202.401 259.951 260.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000512 1024 165 1344 16128 3.45462 1.59539 15.6095 50.9697 71.7575 71.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000256 4096 420 2208 58688 11.4524 13.9162 287.451 417.397 730.291 730.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 3.2e-05 1024 112 2976 372736 87.4007 26.2124 854.864 808.584 1777.31 1777.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 3.2e-05 512 120 672 544768 27.9679 13.1684 137.847 414.012 593.205 593.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 6.4e-05 2048 90 1056 293888 35.3077 28.2787 420.012 837.978 1321.68 1321.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 0.000128 4096 190 1728 132160 23.036 28.3306 2003.19 838.273 2892.91 2892.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1710 6.4e-05 2048 320 1008 277760 43.601 28.3116 559.751 837.856 1469.65 1469.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 0.000512 2048 220 336 36736 3.47162 13.4826 123.051 140.049 140.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.001024 4096 470 1872 17024 2.72474 69.3106 104.755 176.834 176.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 6.4e-05 512 310 384 233472 17.2766 6.72698 72.4004 208.944 305.574 305.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000512 1024 165 1344 18432 3.46634 1.66707 36.2608 52.4177 93.9401 94.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000256 4096 420 2208 59392 11.4743 13.953 594.999 418.503 1039 1039.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 3.2e-05 1024 112 2976 393216 88.8003 26.8197 1811.53 834.961 2762.36 2762.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 3.2e-05 512 120 672 557056 27.7682 13.3302 286.729 417.683 745.723 745.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 6.4e-05 2048 90 1056 294656 35.3344 28.3664 859.743 838.43 1761.98 1762.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 0.000128 4096 190 1728 132480 23.0601 28.3444 1159.04 838.003 2048.52 2048.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 6.4e-05 2048 320 1008 278528 43.5782 28.3144 811.717 837.856 1721.6 1721.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 0.000512 2048 220 336 36992 3.47952 27.8487 124.19 155.56 155.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.001024 4096 470 1872 17216 2.72998 137.958 104.823 245.554 245.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 6.4e-05 512 310 384 229376 17.6116 6.72563 46.199 209.015 279.77 279.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000512 1024 165 1344 18432 3.47485 1.67117 23.8024 52.5122 81.5853 81.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000256 4096 420 2208 59136 11.4828 13.9346 388.139 418.204 831.833 831.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 3.2e-05 1024 112 2976 393216 88.851 26.8268 1155.32 835.255 2106.51 2106.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 3.2e-05 512 120 672 557056 27.7923 13.3222 185.348 417.663 644.333 644.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 6.4e-05 2048 90 1056 294400 35.3485 28.3075 559.092 838.013 1460.87 1460.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 0.000128 4096 190 1728 132096 23.0522 28.3353 750.772 837.656 1639.9 1639.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 6.4e-05 2048 320 1008 278528 43.6011 28.498 526.094 838.019 1436.35 1436.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 0.000512 2048 220 336 36864 3.46989 18.0711 124.642 146.227 146.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.001024 4096 470 1872 17152 2.72403 86.8557 104.834 194.457 194.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 6.4e-05 512 310 384 221184 17.7428 6.71043 37.586 206.486 268.742 268.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000512 1024 165 1344 16896 3.49811 1.64454 18.4629 51.9523 75.6867 75.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000256 4096 420 2208 58752 11.4648 13.9169 323.197 417.536 766.194 766.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 3.2e-05 1024 112 2976 368640 91.4608 26.4375 879.933 824.953 1823.04 1823.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 3.2e-05 512 120 672 540672 28.1094 13.128 151.945 412.572 605.973 606.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 6.4e-05 2048 90 1056 294144 35.3354 28.4572 469.586 837.508 1370.99 1371.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 0.000128 4096 190 1728 132096 23.0522 28.3413 633.827 838.018 1523.32 1523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 6.4e-05 2048 320 1008 278016 43.6021 28.3664 441.644 837.515 1351.26 1351.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 0.000512 2048 220 336 36864 3.47546 15.1985 124.785 143.503 143.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.001024 4096 470 1872 17088 2.72218 72.2067 104.925 179.9 179.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 6.4e-05 512 310 384 229376 17.6085 6.73267 34.3767 209.258 268.194 268.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000512 1024 165 1344 16384 3.35674 1.56486 15.9927 49.9683 71.0112 71.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000256 4096 420 2208 58880 11.4975 13.9427 285.662 419.2 730.374 730.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 3.2e-05 1024 112 2976 393216 88.8619 26.8268 826.877 835.93 1778.74 1778.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 3.2e-05 512 120 672 557056 27.8164 13.3345 136.206 418.067 595.632 595.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 6.4e-05 2048 90 1056 292864 35.3037 28.256 411.383 836.203 1311.25 1311.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 0.000128 4096 190 1728 131584 23.0593 28.3095 556.684 836.891 1445.02 1445.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 6.4e-05 2048 320 1008 276480 43.5886 28.3177 386.177 836.951 1295.16 1295.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 0.000512 2048 220 336 36608 3.46992 13.3334 123.079 139.927 139.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.001024 4096 470 1872 16896 2.70874 62.5509 104.221 169.522 169.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 6.4e-05 512 310 384 230400 17.2563 6.67469 69.0931 207.294 300.537 300.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000512 1024 165 1344 18432 3.45162 1.64525 35.4754 52.008 92.7067 92.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000256 4096 420 2208 59472 11.5425 13.9771 590.511 419.189 1035.3 1035.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 3.2e-05 1024 112 2976 387072 88.7788 26.6025 1767.41 828.403 2711.44 2711.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 3.2e-05 512 120 672 552960 28.0396 13.3571 278.229 417.361 737.199 737.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 6.4e-05 2048 90 1056 294624 35.4243 28.484 835.051 837.641 1736.7 1736.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 0.000128 4096 190 1728 132480 23.1076 28.386 1140.56 837.834 2029.97 2030.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 6.4e-05 2048 320 1008 278208 43.774 28.3706 786.614 841.161 1700.05 1700.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 0.000512 2048 220 336 37008 3.48374 27.0833 124.199 154.81 154.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.001024 4096 470 1872 17208 2.72867 141.378 104.847 248.997 249.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 6.4e-05 512 310 384 221184 17.4427 6.5889 46.6905 204.22 275.16 275.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000512 1024 165 1344 17280 3.43747 1.61162 23.3853 51.3296 79.8941 80.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000256 4096 420 2208 59040 11.4751 13.9392 407.355 417.965 850.808 850.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 3.2e-05 1024 112 2976 368640 89.7739 26.2573 1180.66 815.958 2112.89 2113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 3.2e-05 512 120 672 543744 28.1508 13.2034 190.132 414.252 645.95 646.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 6.4e-05 2048 90 1056 294336 35.3484 28.3087 580.587 837.738 1482.08 1482.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 0.000128 4096 190 1728 132480 23.0748 28.3771 785.662 838.097 1675.28 1675.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 6.4e-05 2048 320 1008 277632 43.6556 28.3593 545.574 837.741 1455.46 1455.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 0.000512 2048 220 336 36864 3.47517 19.0159 124.578 147.111 147.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.001024 4096 470 1872 17136 2.724 97.3411 104.83 204.937 204.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 6.4e-05 512 310 384 221184 17.4878 6.60058 39.7499 204.264 268.315 268.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000512 1024 165 1344 17280 3.45763 1.61322 20.3892 51.4231 77.0108 77.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000256 4096 420 2208 59184 11.5282 13.9592 346.018 418.345 789.921 789.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 3.2e-05 1024 112 2976 359424 91.8717 26.2834 979.723 816.055 1914.18 1914.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 3.2e-05 512 120 672 552960 28.0869 13.3531 164.919 417.375 623.949 624.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 6.4e-05 2048 90 1056 293760 35.4849 28.3565 492.783 837.117 1393.85 1393.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 0.000128 4096 190 1728 132192 23.1029 28.3894 668.717 837.679 1557.96 1558.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 6.4e-05 2048 320 1008 276480 43.7874 28.3282 462.494 834.826 1369.57 1369.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 0.000512 2048 220 336 36720 3.46864 16.2755 123.143 142.929 142.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.001024 4096 470 1872 17064 2.72794 82.8908 104.829 190.492 190.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 6.4e-05 512 310 384 202752 17.7449 6.55293 36.8138 198.305 259.639 259.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000512 1024 165 1344 16128 3.37162 1.56397 19.5287 50.0226 74.6166 74.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000256 4096 420 2208 58752 11.4711 13.9373 344.953 419.077 789.518 789.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 3.2e-05 1024 112 2976 331776 91.8139 25.8129 902.79 792.099 1812.77 1812.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 3.2e-05 512 120 672 534528 27.9253 13.0299 158.418 408.52 608.118 608.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 6.4e-05 2048 90 1056 293760 35.3126 28.3643 493.73 838.8 1396.31 1396.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 0.000128 4096 190 1728 131904 23.0039 28.3152 669.097 836.457 1556.95 1557.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 6.4e-05 2048 320 1008 276480 43.4951 28.3464 463.021 835.702 1370.7 1370.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 0.000512 2048 220 336 36576 3.4647 16.5211 122.994 143.025 143.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.001024 4096 470 1872 16992 2.72416 82.6726 104.917 190.36 190.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 6.4e-05 512 310 384 235520 17.2932 6.74202 70.0143 209.669 303.94 304.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000512 1024 165 1344 17920 3.44083 1.62979 34.6315 51.7587 91.594 91.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000256 4096 420 2208 59360 11.4878 13.953 585.827 418.474 1029.82 1029.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 3.2e-05 1024 112 2976 389120 90.102 26.9137 1750.77 837.822 2705.86 2706.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 3.2e-05 512 120 672 558080 27.8889 13.3766 275.005 419.006 735.491 735.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 6.4e-05 2048 90 1056 294720 35.3524 28.3141 830.206 837.935 1731.92 1732.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 0.000128 4096 190 1728 132480 23.0836 28.4076 1133.69 838.177 2023.44 2023.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 6.4e-05 2048 320 1008 278400 43.6518 28.3341 781.601 837.99 1691.71 1691.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 0.000512 2048 220 336 36960 3.47555 26.8924 124.156 154.568 154.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.001024 4096 470 1872 17200 2.72861 139.94 104.83 247.541 247.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 6.4e-05 512 310 384 225280 17.4498 6.632 48.2769 206.482 279.062 279.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000512 1024 165 1344 17920 3.4433 1.64438 24.9647 51.9147 82.0919 82.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000256 4096 420 2208 59200 11.461 13.933 416.055 418.463 859.987 860.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 3.2e-05 1024 112 2976 368640 91.3449 26.5235 1203.55 824.995 2146.67 2146.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 3.2e-05 512 120 672 552960 28.2589 13.3525 196.731 419.459 658.021 658.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 6.4e-05 2048 90 1056 294400 35.3206 28.345 595.02 838.965 1497.76 1497.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 0.000128 4096 190 1728 132160 23.0297 28.3341 802.408 837.584 1691.43 1691.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 6.4e-05 2048 320 1008 277760 43.5929 28.4959 559.535 838.908 1470.67 1470.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 0.000512 2048 220 336 36800 3.46726 19.3464 123.605 146.459 146.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.001024 4096 470 1872 17120 2.73053 99.465 104.93 207.169 207.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 6.4e-05 512 310 384 230400 17.1009 6.63962 41.4567 206.493 271.91 272.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000512 1024 165 1344 17280 3.48544 1.64454 19.9191 52.0109 77.1896 77.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000256 4096 420 2208 59040 11.4931 13.953 342.774 418.77 787.063 787.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 3.2e-05 1024 112 2976 368640 91.4667 26.4719 997.985 824.912 1941.09 1941.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 3.2e-05 512 120 672 537600 28.3524 13.142 159.784 412.551 614.036 614.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 6.4e-05 2048 90 1056 293760 35.3809 28.315 489.323 838.054 1391.18 1391.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 0.000128 4096 190 1728 132000 23.083 28.3764 661.532 838.694 1551.77 1551.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 6.4e-05 2048 320 1008 276480 43.6481 28.3873 458.666 835.493 1366.33 1366.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 0.000512 2048 220 336 36720 3.47203 15.9372 123.309 142.763 142.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.001024 4096 470 1872 17040 2.72829 81.8642 104.913 189.55 189.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 6.4e-05 512 310 384 225280 17.4786 6.64035 38.1341 206.571 269.048 269.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000512 1024 165 1344 17920 3.4615 1.65046 20.0601 52.1221 77.4222 77.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000256 4096 420 2208 58880 11.4597 13.9222 320.935 417.537 763.93 764.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 3.2e-05 1024 112 2976 368640 91.4158 26.446 929.42 825.119 1872.65 1872.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 3.2e-05 512 120 672 532480 28.7164 13.1327 146.7 412.651 601.417 601.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 6.4e-05 2048 90 1056 293120 35.2558 28.4406 455.981 835.797 1355.58 1355.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 0.000128 4096 190 1728 131840 23.0562 28.3299 616.455 836.638 1504.56 1504.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 6.4e-05 2048 320 1008 273920 43.5361 28.1169 424.879 832.367 1329.04 1329.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 0.000512 2048 220 336 36480 3.45293 14.8636 122.52 140.877 140.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.001024 4096 470 1872 16960 2.72621 76.6003 104.927 184.298 184.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 6.4e-05 512 310 400 235520 17.1201 6.72202 62.3535 208.949 295.368 295.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000512 1024 165 1350 18176 3.46595 1.66467 30.3706 52.382 88.0101 88.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000256 4096 420 2200 59520 11.5139 13.9492 961.964 419.079 1406.58 1406.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 520 3.2e-05 1024 112 3000 389120 89.5739 26.917 1570.05 835.027 2521.82 2522.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 3.2e-05 512 120 700 557056 27.922 13.3509 249.795 418.983 710.268 710.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 6.4e-05 2048 90 1050 294528 35.4068 28.3165 1205.19 838.099 2107.12 2107.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 0.000128 4096 190 1700 133248 23.0677 28.3401 1836.33 837.848 2725.66 2725.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1710 6.4e-05 2048 320 1000 277760 43.7401 28.3084 1242.7 837.876 2152.77 2152.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 0.000512 2048 220 350 36960 3.48458 24.9134 125.538 153.979 154.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.001024 4096 470 1900 17216 2.73446 126.635 104.843 234.256 234.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 6.4e-05 512 310 400 233472 17.2854 6.72538 40.232 209.134 273.591 273.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000512 1024 165 1350 17920 3.48915 1.66502 19.7348 52.4636 77.482 77.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.000256 4096 420 2200 59392 11.5184 13.9392 950.31 418.865 1394.71 1394.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 520 3.2e-05 1024 112 3000 385024 90.3088 26.8253 1006.56 835.678 1959.62 1959.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 3.2e-05 512 120 700 552960 28.0649 13.319 161.258 417.936 620.797 620.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 6.4e-05 2048 90 1050 294400 35.424 28.2773 1147.9 838.46 2050.17 2050.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1060 0.000128 4096 190 1700 133248 23.1209 28.3443 1940.37 838.63 2830.54 2830.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1710 6.4e-05 2048 320 1000 277504 43.8839 28.3424 1236.35 840.858 2149.57 2149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 0.000512 2048 220 350 36928 3.48022 16.0753 126.628 146.227 146.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 0.001024 4096 470 1900 17152 2.72128 80.068 104.746 187.58 187.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 6.4e-05 512 310 400 227328 17.2618 6.63264 32.6265 206.401 263.146 263.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000512 1024 165 1350 17664 3.45571 1.63811 16.0896 51.8178 73.129 73.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1280 0.000256 4096 420 2200 59328 11.507 13.9369 971.658 419.045 1416.22 1416.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 520 3.2e-05 1024 112 3000 380928 88.9672 26.4276 819.949 824.736 1760.33 1760.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 3.2e-05 512 120 700 552960 27.7666 13.2751 133.06 416.571 590.887 591.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1190 6.4e-05 2048 90 1050 294144 35.4202 28.3054 1318.9 838.205 2220.95 2221.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1060 0.000128 4096 190 1700 133056 23.078 28.3479 1933.65 838.456 2823.61 2823.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1710 6.4e-05 2048 320 1000 277248 43.7709 28.3116 1238.12 837.274 2147.61 2147.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 2000 0.000512 2048 220 350 36864 3.47613 13.2362 125.477 142.232 142.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 0.001024 4096 470 1900 17088 2.72179 65.6015 104.575 172.941 172.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 6.4e-05 512 310 400 235520 17.3169 6.75014 58.2316 209.818 292.341 292.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000512 1024 165 1350 17920 3.47389 1.64595 28.0803 52.1773 85.5046 85.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000256 4096 420 2200 59520 11.5458 13.9801 482.311 419.455 927.367 927.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 3.2e-05 1024 112 3000 389120 90.2817 26.9476 1486.44 838.467 2442.39 2442.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 3.2e-05 512 120 700 555520 28.1487 13.3898 234.862 419.324 695.94 696.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 6.4e-05 2048 90 1050 294400 35.4966 28.4532 692.155 838.471 1594.68 1594.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 0.000128 4096 190 1700 133280 23.2469 28.3876 1582.83 838.847 2473.39 2473.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1710 6.4e-05 2048 320 1000 277760 43.9208 28.3492 765.522 838.658 1676.59 1676.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 0.000512 2048 220 350 36960 3.47568 23.2286 126.749 153.496 153.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.001024 4096 470 1900 17200 2.72794 117.08 105.107 224.958 225.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 6.4e-05 512 310 400 235520 17.2833 6.7393 37.8676 209.846 271.956 272.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000512 1024 165 1350 17280 3.47075 1.63418 17.6308 51.7991 74.6632 74.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000256 4096 420 2200 59360 11.4947 13.951 309.396 418.829 753.747 753.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 3.2e-05 1024 112 3000 389120 90.1149 26.9148 954.642 838.551 1910.48 1910.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 3.2e-05 512 120 700 552960 28.3394 13.3787 150.728 419.359 612.025 612.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 6.4e-05 2048 90 1050 294400 35.3743 28.3177 446.067 838.592 1348.46 1348.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 0.000128 4096 190 1700 133280 23.1772 28.3797 1534.77 838.787 2425.19 2425.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1710 6.4e-05 2048 320 1000 277760 43.7524 28.3178 587.16 838.731 1498.1 1498.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 0.000512 2048 220 350 36880 3.47955 15.0842 125.911 144.518 144.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.001024 4096 470 1900 17120 2.72752 75.1857 104.675 182.632 182.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 6.4e-05 512 310 400 230400 17.1176 6.64166 31.4961 206.269 261.741 261.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000512 1024 165 1350 17280 3.47926 1.63155 15.048 51.8125 72.0981 72.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000256 4096 420 2200 59280 11.5591 13.9755 257.112 419.121 701.841 701.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 520 3.2e-05 1024 112 3000 368640 91.6105 26.4974 761.343 824.24 1703.93 1704.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 3.2e-05 512 120 700 552960 28.0682 13.3509 127.201 417.342 586.176 586.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 6.4e-05 2048 90 1050 293760 35.5212 28.3366 374.7 837.214 1275.88 1275.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 0.000128 4096 190 1700 132960 23.2264 28.3774 1528.24 837.473 2417.39 2417.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1710 6.4e-05 2048 320 1000 277440 43.8895 28.4023 528.958 838.124 1439.51 1439.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 0.000512 2048 220 350 36840 3.47696 12.6631 125.895 142.078 142.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.001024 4096 470 1900 17040 2.71571 62.7241 104.37 169.855 169.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 6.4e-05 512 310 400 225280 17.4572 6.88966 26.6524 206.438 257.656 257.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000512 1024 165 1350 16640 3.50413 1.64659 12.7031 51.9012 69.8776 69.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000256 4096 420 2200 59200 11.5136 13.93 826.553 418.341 1270.41 1270.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 520 3.2e-05 1024 112 3000 368640 91.36 26.4362 652.368 824.79 1595.2 1595.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 3.2e-05 512 120 700 552960 28.287 13.3628 109.466 419.355 570.674 570.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 6.4e-05 2048 90 1050 294400 35.4267 28.3443 1010.89 838.687 1913.46 1913.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1060 0.000128 4096 190 1700 132800 23.1131 28.3404 1649.41 837.383 2538.32 2538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1710 6.4e-05 2048 320 1000 277760 43.8229 28.2849 1113.07 838.817 2024.13 2024.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 0.000512 2048 220 350 36800 3.4775 10.9035 127.403 141.829 141.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 0.001024 4096 470 1900 16960 2.71619 53.9668 104.228 160.953 161.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 6.4e-05 512 310 400 233472 17.1866 6.70208 77.7753 208.425 310.302 310.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000512 1024 165 1350 18048 3.4665 1.65274 39.2532 52.2619 96.7647 96.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000256 4096 420 2200 59424 11.5088 13.9828 651.23 419.283 1096.08 1096.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 3.2e-05 1024 112 3000 387072 89.4831 26.7571 2026.8 832.872 2976.16 2976.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 3.2e-05 512 120 700 556032 28.0012 13.3712 313.746 418.808 774.142 774.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 6.4e-05 2048 90 1050 294336 35.3992 28.3141 940.92 838.56 1843.3 1843.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 0.000128 4096 190 1700 133248 23.0895 28.3674 1246.83 838.88 2137.24 2137.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 6.4e-05 2048 320 1000 277632 43.6514 28.3279 886.943 838.152 1797.21 1797.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 0.000512 2048 220 350 36960 3.48784 31.7382 126.617 161.883 161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.001024 4096 470 1900 17184 2.724 158.76 104.83 266.355 266.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 6.4e-05 512 310 400 227328 17.2537 6.63654 48.983 206.245 279.34 279.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000512 1024 165 1350 17664 3.4512 1.6343 24.2827 51.7779 81.2731 81.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000256 4096 420 2200 59328 11.4785 13.9428 407.767 418.724 851.984 852.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 3.2e-05 1024 112 3000 380928 88.9089 26.4297 1237.56 824.119 2177.26 2177.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 3.2e-05 512 120 700 552960 27.7699 13.2824 200.449 416.272 657.982 658.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 6.4e-05 2048 90 1050 294144 35.301 28.2951 585.949 837.572 1487.21 1487.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 0.000128 4096 190 1700 133056 23.0298 28.3417 775.008 837.835 1664.29 1664.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 6.4e-05 2048 320 1000 277248 43.594 28.3136 549.682 836.56 1458.28 1458.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 0.000512 2048 220 350 36864 3.4775 19.7898 123.619 146.928 146.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.001024 4096 470 1900 17088 2.72083 98.6787 104.499 205.939 205.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 6.4e-05 512 310 400 221184 17.4437 6.59536 38.9716 204.416 267.643 267.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000512 1024 165 1350 17280 3.44227 1.61021 19.0373 51.3761 75.5903 75.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000256 4096 420 2200 59040 11.4872 13.9389 331.693 418.354 775.551 775.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 3.2e-05 1024 112 3000 368640 89.7535 26.4479 978.983 816.727 1912.16 1912.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 3.2e-05 512 120 700 543744 28.1748 13.205 161.518 414.64 617.75 617.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 6.4e-05 2048 90 1050 293760 35.3788 28.3799 478.746 838.507 1381.12 1381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 0.000128 4096 190 1700 133056 23.0965 28.3792 2173.52 838.887 3063.96 3064.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1710 6.4e-05 2048 320 1000 277632 43.6578 28.3406 725.29 840.342 1637.77 1637.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 0.000512 2048 220 350 36864 3.48774 16.422 125.835 145.786 145.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.001024 4096 470 1900 16992 2.71533 80.078 104.344 187.182 187.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 6.4e-05 512 310 400 221184 17.7553 6.64403 33.6683 206.486 264.771 264.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000512 1024 165 1350 16896 3.50394 1.64451 16.0852 51.9487 73.3145 73.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000256 4096 420 2200 58752 11.4643 13.9141 278.884 417.53 721.864 721.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 520 3.2e-05 1024 112 3000 368640 91.394 26.4403 833.38 824.936 1776.4 1776.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 3.2e-05 512 120 700 540672 28.0903 13.1276 137.124 412.57 591.128 591.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 6.4e-05 2048 90 1050 293376 35.3947 28.3012 405.746 837.497 1307.04 1307.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 0.000128 4096 190 1700 132864 23.0539 28.326 2148.58 838.009 3038.05 3038.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1710 6.4e-05 2048 320 1000 276480 43.7293 28.293 648.793 837.645 1558.6 1558.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 0.000512 2048 220 350 36672 3.46419 13.7517 124.203 141.465 141.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.001024 4096 470 1900 16896 2.70893 68.5622 104.075 175.388 175.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 6.4e-05 512 310 400 236544 17.1631 6.74397 73.1474 209.481 306.76 306.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000512 1024 165 1350 18368 3.48531 1.66512 36.9638 52.5426 94.7848 94.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000256 4096 420 2200 59472 11.5429 13.9778 598.68 419.473 1043.75 1043.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 3.2e-05 1024 112 3000 387072 90.352 26.921 1870.4 837.141 2825.07 2825.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 3.2e-05 512 120 700 555520 28.0411 13.373 288.975 418.658 749.269 749.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 6.4e-05 2048 90 1050 294336 35.4712 28.408 868.749 838.35 1771.08 1771.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 0.000128 4096 190 1700 133168 23.1302 28.3972 1150.02 838.594 2040.22 2040.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 6.4e-05 2048 320 1000 277760 43.8102 28.4713 818.872 838.465 1729.75 1729.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 0.000512 2048 220 350 36960 3.49082 28.93 124.32 156.786 156.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.001024 4096 470 1900 17192 2.72998 144.446 104.931 252.152 252.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 6.4e-05 512 310 400 229376 17.2432 6.65395 47.3513 206.938 278.408 278.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000512 1024 165 1350 17920 3.45344 1.64298 23.0469 51.9661 80.2378 80.3512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000256 4096 420 2200 59360 11.5018 13.9504 383.212 418.794 827.531 827.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 3.2e-05 1024 112 3000 372736 91.1749 26.5462 1143.16 826.852 2087.97 2088.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 3.2e-05 512 120 700 551936 28.2629 13.3651 192.142 418.324 652.303 652.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 6.4e-05 2048 90 1050 294336 35.3669 28.3306 553.83 838 1455.63 1455.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 0.000128 4096 190 1700 133056 23.0796 28.3754 735.073 838.043 1624.65 1624.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 6.4e-05 2048 320 1000 276864 43.696 28.331 519.587 836.569 1428.31 1428.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 0.000512 2048 220 350 36848 3.47667 18.4325 125.463 147.415 147.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.001024 4096 470 1900 17136 2.72842 92.3853 104.839 199.995 200.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 6.4e-05 512 310 400 236544 17.1619 6.74346 39.8133 209.559 273.496 273.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000512 1024 165 1350 16128 3.46221 1.58413 17.2293 50.8863 73.2887 73.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000256 4096 420 2200 59136 11.5446 13.9776 314.706 419.465 759.768 759.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 3.2e-05 1024 112 3000 387072 90.3827 26.9302 970.099 837.287 1924.96 1925.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 3.2e-05 512 120 700 548352 28.6859 13.3753 154.283 418.731 615.289 615.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 6.4e-05 2048 90 1050 293664 35.5245 28.3402 455.349 837.434 1356.75 1356.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 0.000128 4096 190 1700 132720 23.1261 28.4056 604.95 837.89 1494.45 1494.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 6.4e-05 2048 320 1000 276864 43.845 28.4203 427.789 838.12 1338.31 1338.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 0.000512 2048 220 350 36792 3.4815 15.2795 123.698 142.503 142.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.001024 4096 470 1900 16968 2.71155 75.3267 104.337 182.418 182.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 6.4e-05 512 310 400 215040 17.5224 6.57818 32.7014 202.235 259.267 259.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000512 1024 165 1350 16128 3.45434 1.59741 15.5126 50.9246 71.6206 71.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000256 4096 420 2200 58688 11.4668 13.9114 280.395 417.049 722.896 722.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 3.2e-05 1024 112 3000 344064 92.9302 26.2205 777.592 807.891 1704.88 1705.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 3.2e-05 512 120 700 544768 27.9486 13.1733 137.985 413.66 592.982 593.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 6.4e-05 2048 90 1050 293888 35.3179 28.3178 410.575 836.957 1311.27 1311.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 0.000128 4096 190 1700 132608 23.0189 28.3265 542.133 837.717 1431.27 1431.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 6.4e-05 2048 320 1000 275968 43.7287 28.3402 384.867 836.973 1294.04 1294.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 0.000512 2048 220 350 36736 3.48304 13.6704 123.608 140.806 140.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.001024 4096 470 1900 17024 2.7305 68.6377 104.851 176.265 176.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 6.4e-05 512 310 400 233472 17.2634 6.72154 73.2558 209.171 306.631 306.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000512 1024 165 1350 17920 3.49283 1.66912 35.4544 52.4739 93.2177 93.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000256 4096 420 2200 59392 11.4809 13.9366 595.163 418.947 1039.6 1039.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 3.2e-05 1024 112 3000 385024 90.2628 26.8227 1791 835.856 2744.19 2744.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 3.2e-05 512 120 700 552960 28.0548 13.3247 291.167 418.019 750.779 750.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 6.4e-05 2048 90 1050 294400 35.3542 28.3403 857.021 838.633 1759.45 1759.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 0.000128 4096 190 1700 133248 23.062 28.3484 1137.11 840.624 2029.22 2029.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 6.4e-05 2048 320 1000 277504 43.6554 28.5247 805.225 838.742 1716.28 1716.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 0.000512 2048 220 350 36928 3.47776 28.9604 124.346 156.829 156.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.001024 4096 470 1900 17152 2.72314 139.451 104.769 246.986 247.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 6.4e-05 512 310 400 229376 17.588 6.72611 46.8845 209.016 280.431 280.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000512 1024 165 1350 17408 3.53104 1.67274 22.1106 52.5108 79.9546 80.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000256 4096 420 2200 59136 11.4752 13.9264 387.192 418.218 830.885 830.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 3.2e-05 1024 112 3000 376832 92.1352 26.8293 1134.5 835.164 2088.87 2089.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 3.2e-05 512 120 700 548864 28.3951 13.3222 188.333 417.676 647.939 648.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 6.4e-05 2048 90 1050 294400 35.3642 28.332 559.557 838.027 1461.38 1461.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 0.000128 4096 190 1700 132864 23.0417 28.3218 739.913 836.996 1628.34 1628.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 6.4e-05 2048 320 1000 277504 43.6623 28.4285 523.589 838.74 1434.55 1434.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 0.000512 2048 220 350 36864 3.47757 18.8826 124.253 146.656 146.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.001024 4096 470 1900 17024 2.71376 91.2654 104.325 198.348 198.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 6.4e-05 512 310 400 221184 17.7542 6.63046 38.6588 206.261 269.522 269.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000512 1024 165 1350 16896 3.50346 1.64387 18.5117 51.894 75.6822 75.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000256 4096 420 2200 58752 11.4647 13.91 326.281 417.085 768.816 768.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 3.2e-05 1024 112 3000 368640 91.4025 26.4398 916.852 824.045 1858.99 1859.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 3.2e-05 512 120 700 540672 28.0895 13.1273 156.679 412.124 610.232 610.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 6.4e-05 2048 90 1050 293376 35.365 28.2763 474.392 837.209 1375.35 1375.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 0.000128 4096 190 1700 132864 23.0418 28.3327 629.419 837.106 1517.97 1518.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 6.4e-05 2048 320 1000 276480 43.7044 28.3259 445.078 836.609 1353.85 1353.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 0.000512 2048 220 350 36672 3.46726 16.0611 124.408 143.979 144.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.001024 4096 470 1900 16896 2.70746 74.3626 103.963 181.074 181.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 6.4e-05 512 310 400 229376 17.6215 6.72973 35.3506 209.05 268.973 269.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000512 1024 165 1350 14336 3.46035 1.56166 14.468 49.9241 69.5393 69.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000256 4096 420 2200 58880 11.487 13.9463 290.561 418.806 734.875 734.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 3.2e-05 1024 112 3000 360448 95.1719 26.8289 780.17 835.136 1737.56 1737.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 3.2e-05 512 120 700 540672 29.0169 13.3333 138.902 430.109 611.585 611.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 6.4e-05 2048 90 1050 292864 35.3043 28.5119 420.397 835.623 1319.94 1320.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 0.000128 4096 190 1700 132608 23.0416 28.3178 559.931 836.101 1447.47 1447.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 6.4e-05 2048 320 1000 276480 43.5853 28.2788 394.379 835.43 1301.81 1301.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 0.000512 2048 220 350 36608 3.46752 14.1301 124.254 141.898 141.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.001024 4096 470 1900 16896 2.71802 63.2607 104.299 170.321 170.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 6.4e-05 512 310 400 230400 17.2567 6.67648 73.2218 207.258 304.632 304.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000512 1024 165 1350 17856 3.47373 1.64371 36.2751 52.0031 93.5226 93.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000256 4096 420 2200 59472 11.5503 13.9696 612.151 419.117 1056.86 1056.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 3.2e-05 1024 112 3000 377856 90.4021 26.6008 1818.65 828.214 2764.12 2764.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 3.2e-05 512 120 700 552960 28.1043 13.3428 296.522 417.284 755.47 755.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 6.4e-05 2048 90 1050 294048 35.5142 28.3546 874.933 837.507 1776.41 1776.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 0.000128 4096 190 1700 133200 23.1053 28.3797 1166.26 838.706 2056.53 2056.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 6.4e-05 2048 320 1000 277632 43.8074 28.3747 822.966 837.628 1732.91 1733.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 0.000512 2048 220 350 36936 3.48787 29.3765 125.263 158.17 158.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.001024 4096 470 1900 17136 2.71565 147.715 104.63 255.103 255.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 6.4e-05 512 310 400 221184 17.4437 6.59274 50.059 204.22 278.533 278.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000512 1024 165 1350 17280 3.4391 1.61712 24.741 51.3276 81.2544 81.3664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000256 4096 420 2200 59040 11.4708 13.9469 434.064 417.949 877.504 877.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 3.2e-05 1024 112 3000 368640 89.7461 26.2467 1265.05 815.933 2197.22 2197.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 3.2e-05 512 120 700 543744 28.1529 13.2096 207.631 414.243 663.444 663.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 6.4e-05 2048 90 1050 293760 35.3669 28.3236 621.717 837.696 1523.21 1523.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 0.000128 4096 190 1700 133056 23.0564 28.3894 828.382 838.079 1717.98 1718.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 6.4e-05 2048 320 1000 277632 43.6485 28.3715 585.235 837.765 1495.15 1495.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 0.000512 2048 220 350 36864 3.48173 21.2628 124.795 149.582 149.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.001024 4096 470 1900 16992 2.70938 105.076 104.238 212.063 212.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 6.4e-05 512 310 400 221184 17.4956 6.99546 41.817 204.242 270.767 270.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000512 1024 165 1350 17280 3.45654 1.6113 20.8868 51.4131 77.4985 77.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000256 4096 420 2200 59184 11.5159 13.9586 360.013 418.285 803.844 803.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 3.2e-05 1024 112 3000 359424 91.8657 26.3066 1024.39 815.937 1958.75 1958.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 3.2e-05 512 120 700 552960 28.1347 13.3484 176.547 417.33 635.573 635.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 6.4e-05 2048 90 1050 293760 35.4686 28.3505 513.99 837.016 1414.93 1415.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 0.000128 4096 190 1700 133056 23.0938 28.3917 685.346 838.214 1575.12 1575.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 6.4e-05 2048 320 1000 276480 43.7899 28.3402 481.861 834.71 1388.83 1388.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 0.000512 2048 220 350 36720 3.46966 17.5206 124.41 145.444 145.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.001024 4096 470 1900 16848 2.70237 85.902 103.842 192.491 192.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 6.4e-05 512 310 400 202752 17.7452 6.55526 36.83 198.275 259.626 259.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000512 1024 165 1350 16128 3.37133 1.56397 19.5487 50.0141 74.6248 74.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000256 4096 420 2200 58752 11.4705 13.9379 338.046 419.027 782.554 782.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 3.2e-05 1024 112 3000 331776 91.8124 25.8051 894.082 791.975 1803.93 1804.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 3.2e-05 512 120 700 534528 27.9236 13.0327 160.736 408.459 610.359 610.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 6.4e-05 2048 90 1050 293760 35.311 28.3076 487.613 838.666 1390 1390.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 0.000128 4096 190 1700 132480 23.0098 28.3202 643.929 836.379 1531.71 1531.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 6.4e-05 2048 320 1000 276480 43.5191 28.2952 457.869 835.619 1365.43 1365.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 0.000512 2048 220 350 36576 3.47501 17.0291 123.195 143.74 143.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.001024 4096 470 1900 16704 2.69642 81.4444 103.552 187.735 187.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 6.4e-05 512 310 400 207360 17.9923 6.57837 35.049 201.463 261.304 261.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000512 1024 165 1350 14400 3.54787 1.58883 15.5554 50.893 71.7117 71.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000256 4096 420 2200 59040 11.5445 13.9792 310.657 419.52 755.772 755.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 3.2e-05 1024 112 3000 322560 96.3757 26.2472 799.486 804.757 1727.11 1727.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 3.2e-05 512 120 700 552960 28.0743 13.3587 153.363 417.883 612.887 613.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 6.4e-05 2048 90 1050 292320 35.4622 28.3186 443.78 835.993 1343.65 1343.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 0.000128 4096 190 1700 132480 23.1452 28.3998 589.931 838.014 1479.56 1479.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 6.4e-05 2048 320 1000 276480 43.7506 28.3729 419.498 836.001 1327.75 1327.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 0.000512 2048 220 350 36360 3.45427 15.5234 123.896 142.912 142.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.001024 4096 470 1900 16560 2.67174 73.6276 103.176 179.516 179.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 6.4e-05 512 310 400 235520 17.278 6.74141 72.6895 209.671 306.597 306.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000512 1024 165 1350 17280 3.46669 1.63398 33.6172 51.758 90.6094 90.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000256 4096 420 2200 59360 11.4984 13.9497 592.354 418.476 1036.35 1036.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 3.2e-05 1024 112 3000 389120 90.0821 26.9166 1828.54 837.907 2783.69 2783.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 3.2e-05 512 120 700 552960 28.3089 13.3775 287.957 419.002 748.86 749.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 6.4e-05 2048 90 1050 294400 35.3897 28.4045 851.611 837.889 1753.4 1753.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 0.000128 4096 190 1700 133280 23.0772 28.3796 1130.69 851.198 2033.42 2033.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 6.4e-05 2048 320 1000 277760 43.6688 28.3255 800.807 839.411 1712.34 1712.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 0.000512 2048 220 350 36880 3.48109 28.7191 124.154 156.397 156.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.001024 4096 470 1900 17120 2.72029 143.85 104.588 251.201 251.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 6.4e-05 512 310 400 225280 17.4579 6.63181 48.4846 206.291 279.084 279.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000512 1024 165 1350 16640 3.50678 1.64045 23.0155 51.8661 80.1569 80.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000256 4096 420 2200 59200 11.4482 13.9361 409.27 418.044 852.773 852.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 3.2e-05 1024 112 3000 368640 91.3388 26.7223 1191.12 824.21 2133.64 2133.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 3.2e-05 512 120 700 552960 28.2205 13.3612 198.587 419.062 659.444 659.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 6.4e-05 2048 90 1050 294400 35.2884 28.3124 585.533 838.093 1487.33 1487.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 0.000128 4096 190 1700 132800 23.0295 28.3218 773.823 836.801 1662.05 1662.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 6.4e-05 2048 320 1000 277760 43.5636 28.3198 550.598 838.103 1460.71 1460.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 0.000512 2048 220 350 36800 3.47622 19.7693 123.609 146.899 146.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.001024 4096 470 1900 16960 2.70746 98.7034 104.155 205.608 205.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 6.4e-05 512 310 400 230400 17.0939 6.63638 42.26 206.541 272.752 272.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000512 1024 165 1350 17280 3.48592 1.64045 20.32 52.0206 77.5959 77.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000256 4096 420 2200 59040 11.4897 13.9498 346.864 418.87 791.248 791.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 3.2e-05 1024 112 3000 368640 91.481 26.4868 1013.86 825.112 1957.18 1957.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 3.2e-05 512 120 700 537600 28.3193 13.14 165.786 412.644 620.106 620.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 6.4e-05 2048 90 1050 293760 35.3818 28.3218 496.862 838.253 1398.92 1399.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 0.000128 4096 190 1700 132960 23.0728 28.3788 662.191 838.893 1552.61 1552.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 6.4e-05 2048 320 1000 276480 43.6612 28.3322 465.328 836.79 1374.24 1374.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 0.000512 2048 220 350 36720 3.4775 16.7849 124.6 144.905 144.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.001024 4096 470 1900 16800 2.70541 83.5412 103.823 190.114 190.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 6.4e-05 512 310 400 225280 17.4881 6.63962 38.3199 206.529 269.206 269.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000512 1024 165 1350 15360 3.57648 1.64842 17.1043 52.1095 74.5671 74.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000256 4096 420 2200 58880 11.466 13.9184 318.572 417.452 761.482 761.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 3.2e-05 1024 112 3000 368640 91.4374 26.4373 936.796 825.025 1879.95 1880.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 3.2e-05 512 120 700 532480 28.7114 13.1313 151.606 412.572 606.237 606.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 6.4e-05 2048 90 1050 293120 35.2794 28.3002 457.998 835.632 1357.32 1357.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 0.000128 4096 190 1700 132480 23.0562 28.3218 605.015 836.477 1492.95 1493.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 6.4e-05 2048 320 1000 273920 43.5307 28.1631 425.971 832.2 1330 1330.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 0.000512 2048 220 350 36480 3.46448 15.5321 122.866 141.906 141.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.001024 4096 470 1900 16640 2.69107 76.8679 103.371 182.972 183.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 6.4e-05 512 310 400 230400 17.1055 6.64218 37.975 206.456 268.393 268.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000512 1024 165 1350 16000 3.56378 1.64752 16.7323 52.1875 74.2566 74.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000256 4096 420 2200 58400 11.4927 13.9594 302.894 418.491 746.908 746.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 3.2e-05 1024 112 3000 358400 93.3884 26.4748 870.536 824.562 1815.21 1815.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 3.2e-05 512 120 700 537600 28.334 13.1429 146.646 412.389 600.73 600.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 6.4e-05 2048 90 1050 292800 35.427 28.5737 437.658 837.924 1339.68 1339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 0.000128 4096 190 1700 132000 23.0444 28.3476 576.563 834.682 1462.71 1462.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 6.4e-05 2048 320 1000 275200 43.6201 28.3724 409.922 833.627 1315.68 1315.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 0.000512 2048 220 350 36400 3.46931 15.3989 122.845 141.754 141.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.001024 4096 470 1900 16800 2.71501 74.1395 104.592 181.489 181.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 6.4e-05 512 310 360 223232 18.0384 6.72154 52.7136 208.953 286.645 286.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000512 1024 165 1380 18688 3.45306 1.66259 29.524 52.3824 87.164 87.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000256 4096 420 2220 59776 11.499 13.9489 485.108 419.074 929.703 929.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 520 3.2e-05 1024 112 3000 393216 88.7821 26.8186 1482.89 835.021 2433.76 2433.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 3.2e-05 512 120 660 555008 28.0696 13.3489 222.909 418.981 683.52 683.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 6.4e-05 2048 90 1080 293888 35.4522 28.3084 1127.8 838.107 2029.77 2029.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 0.000128 4096 190 1740 132416 23.1116 28.3308 1613.42 837.832 2502.77 2502.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1710 6.4e-05 2048 320 1020 275712 44.02 28.312 1153.86 837.872 2064.2 2064.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 0.000512 2048 220 360 36928 3.48832 23.5049 127.497 154.533 154.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.001024 4096 470 1920 17184 2.73568 117.002 104.803 224.585 224.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 6.4e-05 512 310 360 221184 18.2069 6.72349 34.9356 209.128 269.212 269.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000512 1024 165 1380 18432 3.46528 1.66861 19.5941 52.4589 77.3147 77.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000256 4096 420 2220 59648 11.5302 13.9387 832.757 418.858 1277.16 1277.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 520 3.2e-05 1024 112 3000 393216 88.8025 26.8229 970.507 835.67 1922.05 1922.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 3.2e-05 512 120 660 552960 28.063 13.3202 145.87 417.941 605.41 605.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 6.4e-05 2048 90 1080 293632 35.4898 28.3258 1079.72 838.607 1982.25 1982.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1060 0.000128 4096 190 1740 132352 23.169 28.341 1695.14 838.623 2585.36 2585.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1710 6.4e-05 2048 320 1020 275456 44.1862 28.2824 1147.36 838.688 2058.65 2058.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 0.000512 2048 220 360 36864 3.4775 15.5156 126.039 145.075 145.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 0.001024 4096 470 1920 17152 2.72794 76.9565 104.873 184.601 184.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 6.4e-05 512 310 360 215040 18.2009 6.63392 28.2746 206.439 259.764 259.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000512 1024 165 1380 17664 3.45523 1.6328 15.6394 51.8284 72.681 72.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1280 0.000256 4096 420 2220 59520 11.5213 13.9428 843.661 419.126 1288.32 1288.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 520 3.2e-05 1024 112 3000 380928 88.9813 26.4282 771.899 824.906 1712.46 1712.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 3.2e-05 512 120 660 546816 28.2637 13.2791 119.925 416.672 578.348 578.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1190 6.4e-05 2048 90 1080 293376 35.4949 28.3126 1223.99 838.443 2126.36 2126.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1060 0.000128 4096 190 1740 132288 23.1406 28.3334 1697.55 838.643 2587.74 2587.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1710 6.4e-05 2048 320 1020 274944 44.0538 28.3071 1150.56 837.449 2060.5 2060.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 0.000512 2048 220 360 36864 3.49194 12.6796 126.399 142.613 142.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 0.001024 4096 470 1920 17088 2.72166 62.3095 104.728 169.802 169.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 6.4e-05 512 310 360 221184 18.2256 6.72397 25.3214 209.014 259.506 259.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000512 1024 165 1380 18432 3.47366 1.6727 13.9897 52.512 71.7739 71.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 0.000256 4096 420 2220 59392 11.522 13.9281 841.061 418.221 1284.81 1284.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 520 3.2e-05 1024 112 3000 393216 88.8455 26.8329 686.288 835.164 1637.38 1637.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 3.2e-05 512 120 660 548864 28.4015 13.3259 103.498 417.675 563.114 563.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1190 6.4e-05 2048 90 1080 293376 35.5463 28.429 1218.49 838.025 2120.61 2120.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1060 0.000128 4096 190 1740 132096 23.168 28.3279 1687.93 836.988 2576.49 2576.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1710 6.4e-05 2048 320 1020 275456 44.1776 28.3792 1147.23 839.635 2059.56 2059.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 2000 0.000512 2048 220 360 36736 3.47565 11.1842 126.169 140.872 140.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 0.001024 4096 470 1920 17024 2.71878 53.705 104.462 160.928 160.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 6.4e-05 512 310 360 225280 18.0697 6.74406 72.7165 209.617 307.371 307.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000512 1024 165 1380 18560 3.45005 1.64723 41.271 52.1246 98.6194 98.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000256 4096 420 2220 59760 11.5381 13.9703 656.714 419.066 1101.36 1101.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 3.2e-05 1024 112 3000 394240 89.25 26.9444 2065.34 837.678 3019.46 3019.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 3.2e-05 512 120 660 555520 28.1235 13.3914 300.568 418.932 761.231 761.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 6.4e-05 2048 90 1080 293760 35.5057 28.4536 957.426 837.677 1859.17 1859.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 0.000128 4096 190 1740 132400 23.1536 28.3955 2281.14 837.906 3170.68 3170.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1710 6.4e-05 2048 320 1020 275520 43.9906 28.352 1083.52 837.933 1993.93 1994.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 0.000512 2048 220 360 36920 3.4919 32.6931 124.706 160.934 160.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.001024 4096 470 1920 17160 2.72784 159.98 104.7 267.452 267.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 6.4e-05 512 310 360 225280 18.0389 6.73261 47.1291 209.819 281.947 282.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000512 1024 165 1380 17920 3.4407 1.62954 25.0098 51.796 82.0054 82.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000256 4096 420 2220 59520 11.4996 13.9551 409.718 418.763 854.009 854.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 3.2e-05 1024 112 3000 389120 90.0749 26.9173 1261.76 838.418 2217.43 2217.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 3.2e-05 512 120 660 552960 28.3158 13.381 192.824 419.304 654.043 654.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 6.4e-05 2048 90 1080 293760 35.3951 28.3152 594.283 838.48 1496.58 1496.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 0.000128 4096 190 1740 132320 23.0892 28.3771 2233.03 838.677 3123.25 3123.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1710 6.4e-05 2048 320 1020 275200 43.9425 28.3742 820.195 838.576 1731.23 1731.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 0.000512 2048 220 360 36880 3.48976 20.3328 125.696 149.563 149.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.001024 4096 470 1920 17120 2.72557 99.881 104.791 207.443 207.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 6.4e-05 512 310 360 215040 18.261 6.65197 37.0482 206.253 268.441 268.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000512 1024 165 1380 18240 3.43939 1.63411 21.0577 51.808 78.066 78.1733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000256 4096 420 2220 59520 11.5528 13.978 334.026 419.096 778.73 778.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 520 3.2e-05 1024 112 3000 384000 88.5787 26.4989 1017.41 824.121 1956.86 1957.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 3.2e-05 512 120 660 552960 28.0557 13.355 158.424 417.295 617.342 617.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 6.4e-05 2048 90 1080 293280 35.5083 28.3523 485.214 837.074 1386.26 1386.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 0.000128 4096 190 1740 132240 23.1401 28.3812 2208.97 837.546 3098.11 3098.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1710 6.4e-05 2048 320 1020 274560 44.1143 28.3877 707.62 837.191 1617.45 1617.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 0.000512 2048 220 360 36840 3.49213 16.9882 123.531 144.056 144.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.001024 4096 470 1920 17040 2.72525 81.244 104.503 188.515 188.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 6.4e-05 512 310 360 215040 18.2071 6.63232 31.5436 206.459 263.061 263.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000512 1024 165 1380 17920 3.44576 1.64752 17.4054 51.9102 74.5369 74.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000256 4096 420 2220 59200 11.4679 13.9336 1203.41 418.391 1647.28 1647.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 520 3.2e-05 1024 112 3000 368640 91.3754 26.4338 832.248 824.897 1775.21 1775.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 3.2e-05 512 120 660 552960 28.2544 13.3609 135.323 419.42 596.572 596.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 6.4e-05 2048 90 1080 293760 35.3241 28.3817 1343.16 838.798 2245.78 2245.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 0.000128 4096 190 1740 131840 23.0529 28.3361 2194.51 837.508 3083.49 3083.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1710 6.4e-05 2048 320 1020 275200 43.9364 28.3238 1501.44 838.926 2412.77 2412.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 0.000512 2048 220 360 36800 3.48675 14.385 124.729 142.645 142.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.001024 4096 470 1920 16960 2.7136 68.5697 104.37 175.697 175.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 6.4e-05 512 310 360 221184 18.0995 6.7031 65.4349 208.272 298.731 298.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000512 1024 165 1380 18432 3.44899 1.6519 37.7245 52.229 95.1822 95.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000256 4096 420 2220 59712 11.5077 13.9611 601.131 418.992 1045.67 1045.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 3.2e-05 1024 112 3000 387072 89.4544 26.7529 1864.59 832.297 2813.35 2813.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 3.2e-05 512 120 660 552960 28.1941 13.367 274.102 418.42 734.296 734.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 6.4e-05 2048 90 1080 293760 35.3905 28.332 876.513 837.961 1778.3 1778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 0.000128 4096 190 1740 132480 23.0691 28.3731 1172.52 838.177 2062.21 2062.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 6.4e-05 2048 320 1020 275328 43.8544 28.3443 831.217 837.555 1741.11 1741.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 0.000512 2048 220 360 36912 3.4857 29.7905 124.242 157.559 157.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.001024 4096 470 1920 17184 2.72896 146.706 104.886 254.365 254.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 6.4e-05 512 310 360 215040 18.1951 6.6343 42.7369 206.448 274.225 274.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000512 1024 165 1380 17664 3.45686 1.63283 23.5096 51.8309 80.5581 80.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000256 4096 420 2220 59520 11.4586 13.9355 379.682 419.13 824.279 824.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 3.2e-05 1024 112 3000 380928 88.93 26.4283 1157.25 824.909 2097.77 2097.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 3.2e-05 512 120 660 546816 28.1927 13.2802 181.841 416.673 640.199 640.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 6.4e-05 2048 90 1080 293376 35.3205 28.2967 551.733 838.386 1453.84 1453.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 0.000128 4096 190 1740 132288 23.0095 28.3302 739.556 838.634 1629.61 1629.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 6.4e-05 2048 320 1020 274944 43.8458 28.2952 521.98 837.373 1431.63 1431.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 0.000512 2048 220 360 36864 3.49059 18.6875 123.877 146.098 146.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.001024 4096 470 1920 17088 2.7136 91.947 104.729 199.433 199.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 6.4e-05 512 310 360 211968 18.1331 6.59302 34.2756 204.219 263.446 263.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000512 1024 165 1380 17280 3.4449 1.60973 18.2242 51.3275 74.7377 74.8503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000256 4096 420 2220 59328 11.4729 13.9472 310.931 417.952 754.378 754.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 3.2e-05 1024 112 3000 368640 89.7502 26.2532 915.24 815.95 1847.44 1847.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 3.2e-05 512 120 660 543744 28.1504 13.2008 146.145 414.248 601.957 602.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 6.4e-05 2048 90 1080 293184 35.4103 28.3436 453.373 837.684 1354.92 1355.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 0.000128 4096 190 1740 132192 23.0686 28.3863 608.263 838.077 1497.87 1497.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 6.4e-05 2048 320 1020 275328 43.8926 28.3323 429.229 837.696 1339.29 1339.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 0.000512 2048 220 360 36720 3.47136 15.5382 123.591 142.643 142.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.001024 4096 470 1920 16992 2.71312 75.5729 104.367 182.696 182.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 6.4e-05 512 310 360 208896 18.6951 6.62992 29.8344 208.294 263.67 263.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000512 1024 165 1380 16896 3.50989 1.64454 16.276 52.4072 73.9695 74.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000256 4096 420 2220 59136 11.4627 13.9124 280.009 421.195 726.65 726.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 3.2e-05 1024 112 3000 368640 91.4245 26.4397 822.546 832.181 1772.85 1773.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 3.2e-05 512 120 660 540672 28.0892 13.1256 129.753 416.182 587.367 587.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 6.4e-05 2048 90 1080 292608 35.3868 28.3902 408.398 844.845 1317.12 1317.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 0.000128 4096 190 1740 132096 23.073 28.3295 1907.59 845.439 2804.51 2804.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1710 6.4e-05 2048 320 1020 274944 43.9297 28.4664 633.821 846.348 1552.7 1552.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 0.000512 2048 220 360 36672 3.47146 13.9273 125.469 142.911 142.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.001024 4096 470 1920 16896 2.70733 68.6416 105.112 176.503 176.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 6.4e-05 512 310 360 215040 18.2525 6.64576 27.1612 206.488 258.767 258.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000512 1024 165 1380 17280 3.49085 1.64042 14.8293 52.0116 72.0996 72.2145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000256 4096 420 2220 59040 11.5016 13.949 240.034 418.768 684.325 684.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 520 3.2e-05 1024 112 3000 368640 91.4696 26.4739 713.976 824.906 1657.08 1657.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 3.2e-05 512 120 660 537600 28.342 13.1479 113.046 412.542 567.297 567.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 6.4e-05 2048 90 1080 292800 35.3812 28.3078 352.989 838.041 1254.82 1254.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 0.000128 4096 190 1740 132000 23.116 28.3849 1893.07 838.678 2783.33 2783.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1710 6.4e-05 2048 320 1020 272640 44.0394 28.3695 589.372 835.578 1497.49 1497.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 0.000512 2048 220 360 36720 3.48992 12.3249 123.58 139.439 139.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.001024 4096 470 1920 16800 2.70176 58.114 103.932 164.791 164.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 6.4e-05 512 310 360 222208 18.2275 6.74787 65.0312 209.482 299.714 299.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000512 1024 165 1380 18816 3.46877 1.67216 36.8212 52.5414 94.6302 94.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000256 4096 420 2220 59696 11.5356 13.9763 579.403 419.474 1024.46 1024.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 3.2e-05 1024 112 3000 394240 89.0569 26.923 1807.34 837.105 2760.69 2760.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 3.2e-05 512 120 660 551936 28.3355 13.3745 271.11 418.661 731.698 731.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 6.4e-05 2048 90 1080 293664 35.5376 28.3549 841.857 838.347 1744.2 1744.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 0.000128 4096 190 1740 132384 23.1407 28.3896 1124.87 839.311 2015.79 2015.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 6.4e-05 2048 320 1020 275520 44.0181 28.4361 795.097 838.445 1706.13 1706.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 0.000512 2048 220 360 36904 3.4857 28.844 125.38 157.752 157.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.001024 4096 470 1920 17136 2.72189 140.098 104.757 247.621 247.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 6.4e-05 512 310 360 215040 18.3532 6.66016 40.7185 207.118 273.067 273.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000512 1024 165 1380 17920 3.46243 1.64454 22.733 52.0178 79.9856 80.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000256 4096 420 2220 59584 11.5002 13.9592 369.164 419.17 813.867 813.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 3.2e-05 1024 112 3000 387072 88.4076 26.5462 1124.25 827.596 2067.06 2067.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 3.2e-05 512 120 660 551936 28.2964 13.368 173.694 418.861 634.431 634.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 6.4e-05 2048 90 1080 293440 35.4036 28.3361 534.659 838.506 1437.01 1437.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 0.000128 4096 190 1740 132384 23.0594 28.3824 716.85 838.791 1607.16 1607.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 6.4e-05 2048 320 1020 275072 43.8791 28.3449 504.965 837.309 1414.63 1414.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 0.000512 2048 220 360 36848 3.48848 18.6286 124.914 147.074 147.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.001024 4096 470 1920 17024 2.7137 89.0011 104.456 196.215 196.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 6.4e-05 512 310 360 215040 18.8271 6.74352 34.6701 209.358 269.825 269.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000512 1024 165 1380 17472 3.39133 1.58819 18.656 50.8356 74.6003 74.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000256 4096 420 2220 59472 11.5487 13.9756 311.746 419.059 756.403 756.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 3.2e-05 1024 112 3000 387072 90.3816 26.9284 949.004 836.522 1903.08 1903.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 3.2e-05 512 120 660 548352 28.6638 13.3714 145.635 418.325 606.212 606.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 6.4e-05 2048 90 1080 292992 35.5132 28.3341 453.336 836.633 1353.92 1354.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 0.000128 4096 190 1740 132048 23.1393 28.3873 606.607 837.082 1495.29 1495.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 6.4e-05 2048 320 1020 274176 44.1522 28.3692 426.881 836.652 1336.19 1336.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 0.000512 2048 220 360 36792 3.48774 15.6268 122.699 141.857 141.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.001024 4096 470 1920 16968 2.71798 74.4773 104.364 181.604 181.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 6.4e-05 512 310 360 200704 18.6238 6.58118 28.1531 202.38 255.958 256.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000512 1024 165 1380 16128 3.45683 1.59718 15.3566 50.9626 71.5014 71.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000256 4096 420 2220 59136 11.4509 13.9134 269.874 417.364 712.674 712.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 3.2e-05 1024 112 3000 372736 87.4191 26.2205 801.698 808.502 1724.09 1724.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 3.2e-05 512 120 660 544768 27.9624 13.1652 126.566 413.964 581.869 582.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 6.4e-05 2048 90 1080 292992 35.3445 28.3756 398.226 837.593 1299.64 1299.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 0.000128 4096 190 1740 132160 23.019 28.3197 533.86 838.183 1423.45 1423.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 6.4e-05 2048 320 1020 274176 43.9565 28.4526 375.321 837.602 1285.46 1285.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 0.000512 2048 220 360 36736 3.48979 13.6047 124.66 141.795 141.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.001024 4096 470 1920 16800 2.69843 65.3895 103.854 171.984 172.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 6.4e-05 512 310 360 215040 17.988 6.60339 26.9676 204.684 256.466 256.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000512 1024 165 1380 17920 3.43411 1.62579 15.5076 51.6039 72.3012 72.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000256 4096 420 2220 59360 11.5476 13.976 242.331 419.177 687.107 687.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 3.2e-05 1024 112 3000 358400 92.3855 26.9262 683.016 817.64 1620.22 1620.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 3.2e-05 512 120 660 537600 27.8456 13.0716 111.492 408.909 561.532 561.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 6.4e-05 2048 90 1080 292320 35.5065 28.3309 354.535 835.969 1254.45 1254.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 0.000128 4096 190 1740 131600 23.2305 28.3907 1730.68 836.719 2619.11 2619.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1710 6.4e-05 2048 320 1020 273280 44.1494 28.3327 564.125 836.083 1472.83 1472.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 0.000512 2048 220 360 36680 3.48365 12.1528 125.881 141.563 141.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.001024 4096 470 1920 16800 2.71194 57.4994 104.087 164.342 164.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 6.4e-05 512 310 360 221184 18.1937 6.72291 62.2552 209.007 296.404 296.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000512 1024 165 1380 18432 3.46317 1.66739 34.2328 52.4316 91.9284 92.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000256 4096 420 2220 59648 11.4722 13.9345 546.759 418.627 990.865 990.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 3.2e-05 1024 112 3000 393216 88.7679 26.8411 1661.27 835.204 2612.34 2612.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 3.2e-05 512 120 660 552960 28.0524 13.3204 259.198 417.688 718.473 718.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 6.4e-05 2048 90 1080 293632 35.4021 28.3035 799.169 837.976 1700.95 1701.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 0.000128 4096 190 1740 132352 23.0613 28.3568 1069.84 838.249 1959.58 1959.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 6.4e-05 2048 320 1020 275456 43.8682 28.3512 754.747 838.091 1665.19 1665.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 0.000512 2048 220 360 36864 3.47955 27.1729 125.308 156.002 156.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.001024 4096 470 1920 17152 2.72474 127.274 104.815 234.859 234.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 6.4e-05 512 310 360 221184 18.2203 6.72522 42.4783 209.166 276.8 276.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000512 1024 165 1380 18432 3.47424 1.67338 23.0604 52.5466 80.8839 80.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000256 4096 420 2220 59392 11.4811 13.9305 376.184 418.512 820.177 820.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 3.2e-05 1024 112 3000 393216 88.8508 26.8186 1101.87 835.735 2053.52 2053.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 3.2e-05 512 120 660 548864 28.3885 13.3219 175.31 417.964 635.197 635.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 6.4e-05 2048 90 1080 293376 35.357 28.4365 549.421 838.612 1451.93 1452.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 0.000128 4096 190 1740 132096 23.0552 28.3417 734.102 837.569 1623.14 1623.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 6.4e-05 2048 320 1020 275456 43.8564 28.3055 517.932 838.617 1428.84 1428.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 0.000512 2048 220 360 36736 3.46522 18.7481 125.188 147.445 147.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.001024 4096 470 1920 17024 2.71434 85.1057 104.524 192.388 192.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 6.4e-05 512 310 360 208896 18.7052 6.62733 33.0449 206.31 264.902 265.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000512 1024 165 1380 16896 3.50102 1.64454 17.6599 51.906 74.8393 74.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000256 4096 420 2220 59136 11.4556 13.9116 310.864 417.181 753.481 753.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 3.2e-05 1024 112 3000 368640 91.426 26.4339 851.124 824.253 1793.48 1793.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 3.2e-05 512 120 660 540672 28.0832 13.1276 142.457 412.221 596.105 596.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 6.4e-05 2048 90 1080 292608 35.404 28.3 454.492 837.056 1355.36 1355.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 0.000128 4096 190 1740 132096 23.0325 28.3149 608.988 837.315 1497.72 1497.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 6.4e-05 2048 320 1020 274944 43.8821 28.3254 429.053 836.814 1338.2 1338.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 0.000512 2048 220 360 36672 3.47078 15.3502 123.496 142.36 142.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.001024 4096 470 1920 16896 2.70336 70.2598 104.11 177.116 177.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 6.4e-05 512 310 360 212992 18.8512 6.72522 31.9065 209.249 266.946 267.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000512 1024 165 1380 16384 3.3608 1.5623 16.4888 49.97 71.5086 71.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000256 4096 420 2220 59392 11.4893 13.9406 290.283 419.201 734.987 735.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 3.2e-05 1024 112 3000 393216 88.8767 27.1729 811.678 835.939 1763.91 1764.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 3.2e-05 512 120 660 540672 29.0205 13.3325 131.313 418.072 591.952 592.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 6.4e-05 2048 90 1080 291840 35.3217 28.2623 422.018 836.219 1321.93 1322.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 0.000128 4096 190 1740 131584 23.0584 28.3196 563.6 837.423 1452.48 1452.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 6.4e-05 2048 320 1020 274432 43.8022 28.2847 398.371 836.23 1306.82 1306.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 0.000512 2048 220 360 36608 3.47136 14.5058 124.541 142.559 142.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.001024 4096 470 1920 16896 2.71334 63.1597 104.531 170.446 170.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 6.4e-05 512 310 360 204800 19.0155 6.63222 28.4909 206.588 260.943 261.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000512 1024 165 1380 17920 3.47008 1.64701 15.8214 52.1276 73.189 73.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000256 4096 420 2220 58880 11.4586 13.9153 261.447 417.574 704.466 704.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 3.2e-05 1024 112 3000 368640 91.4548 26.4404 701.501 825.215 1644.85 1645.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 3.2e-05 512 120 660 532480 28.7268 13.1297 118.791 412.705 573.567 573.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 6.4e-05 2048 90 1080 291840 35.3523 28.2652 384.638 835.978 1284.34 1284.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 0.000128 4096 190 1740 131200 23.0496 28.325 512.783 836.895 1401.13 1401.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 6.4e-05 2048 320 1020 271360 43.8259 28.3667 358.778 832.46 1263.56 1263.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 0.000512 2048 220 360 36480 3.46317 13.818 122.996 140.321 140.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.001024 4096 470 1920 16640 2.69347 55.8048 103.526 162.067 162.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 6.4e-05 512 310 384 229376 17.585 6.72486 57.0849 209.125 290.737 290.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000512 1024 165 1344 17920 3.48371 1.66458 27.4444 52.4225 85.1423 85.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000256 4096 420 2176 59968 11.4935 13.9441 470.691 419.434 915.639 915.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 520 3.2e-05 1024 112 3008 389120 89.606 26.8186 1455.35 835.806 2407.82 2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 3.2e-05 512 120 704 550912 28.4104 13.3572 229.125 419.338 690.443 690.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 6.4e-05 2048 90 1088 293120 35.4693 28.3625 1097.7 838.822 2000.47 2000.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 0.000128 4096 190 1728 132992 23.1301 28.3257 1583.32 838.543 2473.39 2473.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1710 6.4e-05 2048 320 1024 277504 43.817 28.3116 1096.27 838.593 2007.13 2007.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 0.000512 2048 220 320 37152 3.48995 20.8138 126.574 150.919 150.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.001024 4096 470 1920 17184 2.73203 115.028 104.887 222.69 222.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 6.4e-05 512 310 384 229376 17.5924 6.72323 37.2577 209.155 270.95 271.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000512 1024 165 1344 17920 3.4959 1.66912 18.0525 52.4655 75.8127 75.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000256 4096 420 2176 59776 11.518 13.939 809.15 418.909 1253.6 1253.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 520 3.2e-05 1024 112 3008 385024 90.3174 26.8327 925.428 835.772 1878.61 1878.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 3.2e-05 512 120 704 548864 28.3801 13.3224 147.44 417.979 607.337 607.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 6.4e-05 2048 90 1088 292864 35.5531 28.274 1047.5 838.555 1949.99 1950.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1060 0.000128 4096 190 1728 132992 23.1793 28.3322 1658.26 838.718 2548.57 2548.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1710 6.4e-05 2048 320 1024 277504 43.8621 28.2953 1091.62 838.646 2002.56 2002.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 0.000512 2048 220 320 37120 3.49008 13.5103 127.437 144.481 144.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.001024 4096 470 1920 17152 2.73174 74.4116 104.885 182.072 182.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 6.4e-05 512 310 384 221184 17.7175 6.63184 30.2088 206.253 261.03 261.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000512 1024 165 1344 16896 3.48256 1.63654 14.1467 51.7817 71.1728 71.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.000256 4096 420 2176 59712 11.5102 13.9402 807.951 418.739 1252.22 1252.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 520 3.2e-05 1024 112 3008 380928 88.9229 26.4274 761.086 824.151 1700.83 1701.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 3.2e-05 512 120 704 546816 28.2391 13.2779 122.498 416.279 580.504 580.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 6.4e-05 2048 90 1088 292608 35.4662 28.2992 1029.58 837.604 1931.05 1931.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1060 0.000128 4096 190 1728 132864 23.1606 28.3235 1655.32 838.481 2545.37 2545.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1710 6.4e-05 2048 320 1024 276480 43.8486 28.3047 1091.19 836.688 2000.17 2000.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 0.000512 2048 220 320 37056 3.47341 11.3623 126.112 140.991 141.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 0.001024 4096 470 1920 17088 2.71738 61.29 104.63 168.679 168.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 6.4e-05 512 310 384 229376 17.6014 6.71712 27.0913 209.191 260.814 260.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000512 1024 165 1344 17408 3.52426 1.67142 12.6453 52.5531 70.5197 70.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 0.000256 4096 420 2176 59648 11.5183 13.9358 820.199 418.573 1264.3 1264.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 520 3.2e-05 1024 112 3008 376832 92.1001 26.8212 647.2 835.847 1602.21 1602.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 3.2e-05 512 120 704 548864 28.3853 13.3221 105.959 418.098 565.973 566.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1190 6.4e-05 2048 90 1088 292864 35.5887 28.2974 1191.37 838.698 2094.07 2094.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1060 0.000128 4096 190 1728 132608 23.1565 28.33 1649.08 837.694 2538.33 2538.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1710 6.4e-05 2048 320 1024 277504 43.8824 28.2751 1092.26 838.897 2003.45 2003.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 2000 0.000512 2048 220 320 36992 3.47955 9.95226 130.424 143.898 143.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 0.001024 4096 470 1920 17024 2.71974 52.769 104.542 160.073 160.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 6.4e-05 512 310 384 230400 17.677 6.74816 75.9415 209.813 310.396 310.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000512 1024 165 1344 17920 3.47078 1.64506 37.6863 52.173 95.1076 95.2178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000256 4096 420 2176 60000 11.5435 13.9777 626.619 419.468 1071.69 1071.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 3.2e-05 1024 112 3008 389120 90.1517 26.9476 1966.03 838.478 2921.85 2922.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 3.2e-05 512 120 704 550400 28.5071 13.3907 300.562 419.33 761.997 762.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 6.4e-05 2048 90 1088 292960 35.5003 28.4508 935.237 839.184 1838.48 1838.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 0.000128 4096 190 1728 133040 23.1795 28.3913 2105.73 838.676 2996.06 2996.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1710 6.4e-05 2048 320 1024 277440 43.817 28.3563 969.178 842.037 1883.53 1883.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 0.000512 2048 220 320 37120 3.47462 28.2407 124.451 156.209 156.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.001024 4096 470 1920 17160 2.72794 155.087 104.8 262.658 262.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 6.4e-05 512 310 384 230400 17.6626 6.74362 48.7719 209.865 283.26 283.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000512 1024 165 1344 17280 3.46618 1.63446 22.6127 51.8061 79.6488 79.7586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000256 4096 420 2176 59840 11.4852 13.9551 381.465 418.868 825.846 825.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 3.2e-05 1024 112 3008 389120 90.0799 26.9286 1205.11 838.625 2160.99 2161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 3.2e-05 512 120 704 547840 28.6636 13.3775 191.613 419.405 653.271 653.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 6.4e-05 2048 90 1088 292800 35.4352 28.326 569.899 839.074 1472.84 1472.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 0.000128 4096 190 1728 132960 23.1053 28.4037 2089.81 838.873 2980.27 2980.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1710 6.4e-05 2048 320 1024 277120 43.7518 28.4524 755.728 840.555 1668.62 1668.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 0.000512 2048 220 320 37040 3.4776 17.4525 124.667 145.638 145.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.001024 4096 470 1920 17120 2.72586 94.2243 104.809 201.802 201.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 6.4e-05 512 310 384 222720 17.6876 6.64966 38.6997 206.455 269.71 269.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000512 1024 165 1344 17280 3.4783 1.63338 18.5162 51.8569 75.6138 75.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000256 4096 420 2176 59760 11.5497 13.9751 315.748 419.514 760.858 760.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 520 3.2e-05 1024 112 3008 368640 91.5692 26.495 939.748 824.945 1883 1883.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 3.2e-05 512 120 704 545280 28.7059 13.3568 156.069 417.829 616.179 616.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 6.4e-05 2048 90 1088 292320 35.5265 28.3631 470.64 837.914 1372.54 1372.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 0.000128 4096 190 1728 132720 23.1356 28.3873 2061.79 838.854 2952.24 2952.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1710 6.4e-05 2048 320 1024 276480 43.9065 28.5263 659.697 838.1 1570.36 1570.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 0.000512 2048 220 320 36960 3.47686 14.2356 125.721 143.476 143.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.001024 4096 470 1920 17040 2.71974 77.8111 104.597 185.171 185.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 6.4e-05 512 310 384 225280 17.4476 6.63184 34.2569 206.484 265.037 265.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000512 1024 165 1344 16640 3.50432 1.64454 15.875 51.9138 73.0681 73.1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000256 4096 420 2176 59520 11.4749 13.9284 270.599 418.431 714.508 714.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 520 3.2e-05 1024 112 3008 368640 91.3035 26.4376 808.547 825.01 1751.54 1751.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 3.2e-05 512 120 704 542720 29.0538 13.3632 134.951 419.467 597.042 597.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 6.4e-05 2048 90 1088 292480 35.4035 28.3675 1306.35 838.887 2209.11 2209.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 0.000128 4096 190 1728 132480 23.038 28.3326 2069.61 837.609 2958.66 2958.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1710 6.4e-05 2048 320 1024 276480 43.7405 28.307 1420.99 839.067 2332.24 2332.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 0.000512 2048 220 320 36960 3.47546 12.0646 125.627 141.209 141.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.001024 4096 470 1920 16960 2.71443 66.4413 104.382 173.582 173.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 6.4e-05 512 310 384 217600 18.0668 6.64246 29.6998 208.295 262.92 263.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000512 1024 165 1344 17600 3.47005 1.64221 15.2504 52.415 72.9067 73.0158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000256 4096 420 2176 59200 11.5139 13.941 1073.98 421.407 1520.92 1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 520 3.2e-05 1024 112 3008 358400 93.4531 26.4942 719.689 832.179 1672.06 1672.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 3.2e-05 512 120 704 537600 28.388 13.158 121.383 416.184 579.321 579.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 6.4e-05 2048 90 1088 292000 35.5871 28.3322 1411.29 845.391 2320.7 2320.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1060 0.000128 4096 190 1728 132800 23.1824 28.3974 2207.61 846.612 3105.87 3105.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1710 6.4e-05 2048 320 1024 276800 43.8973 28.351 1538.3 845.504 2456.19 2456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 0.000512 2048 220 320 36800 3.46618 11.3477 126.401 141.257 141.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 0.001024 4096 470 1920 17000 2.72323 61.4373 105.718 169.92 169.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 6.4e-05 512 310 384 227328 17.6146 6.7031 69.1922 208.307 302.039 302.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000512 1024 165 1344 17664 3.48419 1.65274 34.4322 52.2329 91.934 92.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000256 4096 420 2176 59904 11.5077 13.9613 573.028 419.049 1017.62 1017.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 3.2e-05 1024 112 3008 387072 89.4702 26.7592 1813.19 832.416 2762.08 2762.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 3.2e-05 512 120 704 549888 28.4226 13.3645 276.481 418.362 736.846 737.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 6.4e-05 2048 90 1088 292992 35.416 28.3423 860.982 838.078 1762.93 1763.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 0.000128 4096 190 1728 133056 23.0886 28.3977 1121.66 838.313 2011.53 2011.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 6.4e-05 2048 320 1024 277248 43.6913 28.3523 793.483 837.683 1703.35 1703.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 0.000512 2048 220 320 37104 3.48365 25.7884 124.145 153.461 153.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.001024 4096 470 1920 17184 2.73082 141.656 108.358 252.788 252.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 6.4e-05 512 310 384 221184 17.7166 6.63309 44.9789 206.252 275.807 275.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000512 1024 165 1344 16896 3.47904 1.63472 20.7275 51.7801 77.7503 77.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000256 4096 420 2176 59712 11.4586 13.9428 358.66 418.739 802.871 802.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 3.2e-05 1024 112 3008 380928 88.9402 26.429 1125.81 824.137 2065.56 2065.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 3.2e-05 512 120 704 546816 28.1965 13.2797 184.342 416.275 642.309 642.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 6.4e-05 2048 90 1088 292608 35.3587 28.2965 540.299 837.59 1441.65 1441.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 0.000128 4096 190 1728 132864 23.0195 28.346 704.553 837.831 1593.83 1593.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 6.4e-05 2048 320 1024 276480 43.6282 28.3361 497.362 836.568 1406.03 1406.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 0.000512 2048 220 320 37056 3.47341 16.371 123.699 143.586 143.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.001024 4096 470 1920 17088 2.71549 88.5077 104.627 195.893 195.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 6.4e-05 512 310 384 221184 17.4494 6.59715 36.3982 204.412 265.073 265.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000512 1024 165 1344 16128 3.49171 1.61382 16.3004 51.3757 72.9038 73.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000256 4096 420 2176 59616 11.4788 13.9407 295.537 418.347 739.378 739.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 3.2e-05 1024 112 3008 368640 89.7699 26.3803 886.961 816.731 1820.09 1820.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 3.2e-05 512 120 704 543744 28.174 13.1988 147.103 414.64 603.32 603.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 6.4e-05 2048 90 1088 292608 35.4124 28.3392 444.617 838.502 1346.98 1347.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 0.000128 4096 190 1728 132768 23.0797 28.375 582.182 838.882 1472.6 1472.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 6.4e-05 2048 320 1024 276480 43.7479 28.4204 408.684 838.509 1319.49 1319.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 0.000512 2048 220 320 37008 3.47526 13.2014 123.907 140.627 140.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.001024 4096 470 1920 16992 2.71005 73.3571 104.466 180.575 180.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 6.4e-05 512 310 384 221184 17.7616 6.63075 32.422 206.342 263.373 263.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000512 1024 165 1344 16896 3.49258 1.6425 15.7068 51.9171 72.8825 72.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000256 4096 420 2176 59136 11.4818 13.9162 261.597 417.251 704.32 704.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 3.2e-05 1024 112 3008 368640 91.4251 26.4395 782.753 824.395 1725.26 1725.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 3.2e-05 512 120 704 540672 28.0998 13.128 128.693 412.286 582.421 582.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 6.4e-05 2048 90 1088 291840 35.4398 28.3668 392.243 836.942 1293.09 1293.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 0.000128 4096 190 1728 132480 23.0818 28.3279 1796.48 838.011 2685.98 2686.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1710 6.4e-05 2048 320 1024 276480 43.7689 28.348 580.897 837.271 1490.42 1490.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 0.000512 2048 220 320 36864 3.4775 12.3781 124.598 140.496 140.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.001024 4096 470 1920 16896 2.71155 64.234 104.129 171.118 171.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 6.4e-05 512 310 384 215040 18.2429 6.64106 27.9202 206.494 259.513 259.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000512 1024 165 1344 17280 3.47939 1.64256 14.3648 52.0092 71.623 71.7364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000256 4096 420 2176 59520 11.4888 13.9552 229.602 418.847 673.963 674.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 520 3.2e-05 1024 112 3008 368640 91.4579 27.1144 692.074 824.913 1635.8 1635.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 3.2e-05 512 120 704 537600 28.3391 13.1483 114.134 412.58 568.409 568.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 6.4e-05 2048 90 1088 291840 35.4475 28.3118 345.388 838.056 1247.31 1247.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 0.000128 4096 190 1728 132480 23.1193 28.3709 1785.1 838.694 2675.36 2675.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1710 6.4e-05 2048 320 1024 274560 43.8491 28.3321 542.708 835.672 1450.69 1450.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 0.000512 2048 220 320 36720 3.45702 10.8334 124.199 138.531 138.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.001024 4096 470 1920 16800 2.70765 55.9801 103.93 162.661 162.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 6.4e-05 512 310 384 229376 17.6963 6.74291 67.9637 209.345 301.964 302.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000512 1024 165 1344 17920 3.50749 1.66698 32.5027 52.5138 90.3146 90.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000256 4096 420 2176 59920 11.5486 13.9756 543.494 419.189 988.281 988.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 3.2e-05 1024 112 3008 387072 90.3777 26.9177 1693.45 836.663 2647.65 2647.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 3.2e-05 512 120 704 548352 28.6268 13.3774 267.505 418.374 728.096 728.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 6.4e-05 2048 90 1088 292768 35.5563 28.5722 809.984 837.783 1712 1712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 0.000128 4096 190 1728 132944 23.1419 28.3826 1054.26 838.034 1943.89 1943.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 6.4e-05 2048 320 1024 277312 43.8196 28.3996 745.85 837.899 1656.1 1656.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 0.000512 2048 220 320 37128 3.48851 24.315 124.23 152.075 152.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.001024 4096 470 1920 17136 2.72179 133.485 107.479 243.728 243.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 6.4e-05 512 310 384 222208 17.8116 6.65395 42.5273 207.136 274.352 274.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000512 1024 165 1344 17024 3.50038 1.64064 19.8753 52.0205 77.1682 77.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000256 4096 420 2176 59808 11.491 13.9576 347.488 419.218 792.231 792.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 3.2e-05 1024 112 3008 372736 91.1958 26.5479 1039.29 827.694 1984.98 1985.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 3.2e-05 512 120 704 544768 28.8776 13.365 172.782 418.743 633.986 634.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 6.4e-05 2048 90 1088 292544 35.4298 28.3484 520.645 838.592 1423.12 1423.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 0.000128 4096 190 1728 132832 23.0742 28.3713 680.032 838.891 1570.44 1570.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 6.4e-05 2048 320 1024 276864 43.7117 28.3234 478.787 837.403 1388.36 1388.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 0.000512 2048 220 320 37072 3.48979 15.7645 125.329 144.625 144.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.001024 4096 470 1920 17024 2.71155 85.0924 104.469 192.314 192.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 6.4e-05 512 310 384 225792 17.981 6.74006 36.5742 209.374 270.892 271.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000512 1024 165 1344 16128 3.46086 1.5881 16.3269 50.8439 72.3478 72.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000256 4096 420 2176 59808 11.5455 13.9719 294.29 419.105 738.987 739.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 3.2e-05 1024 112 3008 387072 90.3668 26.9254 914.803 836.543 1868.89 1869.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 3.2e-05 512 120 704 548352 28.6516 13.3663 145.727 418.544 606.502 606.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 6.4e-05 2048 90 1088 292320 35.5612 28.3516 440.413 836.721 1341.15 1341.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 0.000128 4096 190 1728 132720 23.1217 28.3892 573.037 837.596 1462.22 1462.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 6.4e-05 2048 320 1024 276864 43.8525 28.37 405.134 836.718 1314.21 1314.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 0.000512 2048 220 320 36960 3.4775 13.5729 123.621 140.714 140.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.001024 4096 470 1920 16968 2.71683 71.489 104.366 178.614 178.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 6.4e-05 512 310 384 215040 17.5073 6.57805 31.0797 202.213 257.599 257.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000512 1024 165 1344 16128 3.45347 1.59334 14.8162 50.9219 70.913 71.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000256 4096 420 2176 59136 11.4545 13.908 254.329 417.016 696.781 696.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 3.2e-05 1024 112 3008 344064 92.9076 26.2208 714.132 808.081 1641.59 1641.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 3.2e-05 512 120 704 530432 29.0494 13.1711 124.5 413.616 580.551 580.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 6.4e-05 2048 90 1088 292096 35.3853 28.3894 387.619 836.9 1288.4 1288.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 0.000128 4096 190 1728 132608 23.0093 28.324 505.679 837.475 1394.57 1394.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 6.4e-05 2048 320 1024 275968 43.7293 28.2891 356.409 836.903 1265.47 1265.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 0.000512 2048 220 320 36960 3.48669 12.1476 123.773 139.451 139.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.001024 4096 470 1920 16800 2.69824 62.9699 103.768 169.478 169.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 6.4e-05 512 310 384 215040 17.9729 6.61062 27.5509 204.848 257.199 257.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000512 1024 165 1344 15680 3.53747 1.6263 12.6594 51.6467 69.5966 69.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000256 4096 420 2176 59360 11.5446 13.9736 229.571 419.508 674.671 674.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 3.2e-05 1024 112 3008 358400 92.3487 26.8373 660.04 818.303 1597.77 1597.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 3.2e-05 512 120 704 519680 29.2485 13.0683 108.2 409.237 559.965 560.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 6.4e-05 2048 90 1088 291200 35.5286 28.3257 347.555 836.646 1248.16 1248.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 0.000128 4096 190 1728 132160 23.1793 28.3894 456.529 837.932 1346.1 1346.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 6.4e-05 2048 320 1024 275520 43.9345 28.4221 319.739 836.669 1228.9 1229.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 0.000512 2048 220 320 36680 3.4592 10.33 123.21 137.044 137.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.001024 4096 470 1920 16800 2.70336 54.6219 104.174 161.541 161.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 6.4e-05 512 310 384 229376 17.5884 6.72448 67.838 208.973 301.338 301.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000512 1024 165 1344 17920 3.48864 1.66742 32.1796 52.4184 89.879 89.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000256 4096 420 2176 59776 11.473 13.9305 535.948 418.563 979.987 980.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 3.2e-05 1024 112 3008 385024 90.2614 26.8254 1620.06 835.071 2572.46 2572.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 3.2e-05 512 120 704 548864 28.3685 13.3278 268.007 418.105 728.021 728.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 6.4e-05 2048 90 1088 292864 35.3864 28.2911 803.29 837.848 1704.91 1705.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 0.000128 4096 190 1728 132992 23.0565 28.3464 1053.24 838.007 1942.72 1942.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 6.4e-05 2048 320 1024 277504 43.6626 28.3976 740.802 837.966 1650.96 1651.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 0.000512 2048 220 320 37120 3.48653 24.1794 124.302 152.012 152.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.001024 4096 470 1920 17152 2.72534 127.605 104.799 235.174 235.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 6.4e-05 512 310 384 229376 17.6061 6.72285 45.5105 209.19 279.245 279.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000512 1024 165 1344 17408 3.52627 1.66947 20.6903 52.5525 78.5622 78.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000256 4096 420 2176 59648 11.4776 13.9341 361.592 418.568 805.643 805.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 3.2e-05 1024 112 3008 376832 92.0838 26.8286 1027.46 835.866 1982.49 1982.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 3.2e-05 512 120 704 548864 28.3682 13.3201 179.669 418.023 639.597 639.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 6.4e-05 2048 90 1088 292864 35.4138 28.2848 546.389 838.718 1448.91 1449.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 0.000128 4096 190 1728 132608 23.0485 28.3259 711.307 837.665 1600.43 1600.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 6.4e-05 2048 320 1024 277504 43.6443 28.3705 501.53 838.853 1412.53 1412.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 0.000512 2048 220 320 36992 3.48221 16.544 124.911 144.979 145.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.001024 4096 470 1920 17024 2.71082 82.4451 104.548 189.745 189.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 6.4e-05 512 310 384 221184 17.763 6.63142 36.6373 206.261 267.51 267.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000512 1024 165 1344 16896 3.49965 1.64438 17.2347 51.8932 74.4012 74.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000256 4096 420 2176 59136 11.4644 13.9131 297.624 417.155 740.235 740.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 3.2e-05 1024 112 3008 368640 91.4462 26.5111 829.585 824.044 1771.83 1772.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 3.2e-05 512 120 704 540672 28.1037 13.1297 145.651 412.122 599.22 599.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 6.4e-05 2048 90 1088 291840 35.4467 28.2736 451.31 836.592 1351.73 1351.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 0.000128 4096 190 1728 132480 23.0449 28.3202 588.022 837.1 1476.56 1476.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 6.4e-05 2048 320 1024 276480 43.737 28.2954 414.603 837.923 1324.69 1324.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 0.000512 2048 220 320 36864 3.46931 13.9769 123.392 140.882 140.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.001024 4096 470 1920 16896 2.70541 66.9549 104.084 173.789 173.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 6.4e-05 512 310 384 229376 17.6057 6.71949 34.9828 209.047 268.572 268.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000512 1024 165 1344 14336 3.46275 1.56294 13.7087 49.922 68.7844 68.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000256 4096 420 2176 59392 11.4895 13.9406 276.222 418.79 720.517 720.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 3.2e-05 1024 112 3008 360448 95.1592 26.8247 727.379 835.103 1684.71 1684.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 3.2e-05 512 120 704 540672 29.0363 13.3276 133.4 417.651 593.628 593.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 6.4e-05 2048 90 1088 291840 35.3368 28.2642 416.975 835.375 1316.06 1316.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 0.000128 4096 190 1728 132096 23.0567 28.3148 541.809 836.589 1429.84 1429.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 6.4e-05 2048 320 1024 276480 43.5947 28.3262 382.572 835.413 1290.04 1290.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 0.000512 2048 220 320 36864 3.4816 12.6873 123.48 139.69 139.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.001024 4096 470 1920 16896 2.71309 60.2707 104.427 167.452 167.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 6.4e-05 512 310 384 225280 17.4831 6.6361 31.7861 206.59 262.711 262.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000512 1024 165 1344 15360 3.58349 1.64864 13.333 52.1298 70.8204 70.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000256 4096 420 2176 58880 11.4577 13.9103 250.48 417.581 693.502 693.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 3.2e-05 1024 112 3008 368640 91.4138 26.749 682.3 825.212 1625.93 1626.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 3.2e-05 512 120 704 532480 28.714 13.1304 121.861 412.696 576.618 576.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 6.4e-05 2048 90 1088 290560 35.4025 28.2849 381.515 835.882 1281.19 1281.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 0.000128 4096 190 1728 131840 23.0508 28.33 497.122 836.73 1385.31 1385.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 6.4e-05 2048 320 1024 273920 43.5478 28.1136 348.131 832.466 1252.39 1252.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 0.000512 2048 220 320 36800 3.47696 11.9319 123.143 138.595 138.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.001024 4096 470 1920 16640 2.68902 53.6788 103.525 159.935 159.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 6.4e-05 512 310 384 196608 18.2617 6.55328 26.7088 198.368 250.106 250.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000512 1024 165 1344 15360 3.43606 1.56877 13.4969 50.1445 68.772 68.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000256 4096 420 2176 59136 11.4912 13.9305 239.397 418.561 683.455 683.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 3.2e-05 1024 112 3008 344064 89.5305 25.812 588.059 792.392 1496.04 1496.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 3.2e-05 512 120 704 540672 28.1276 13.1338 116.468 412.687 570.626 570.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 6.4e-05 2048 90 1088 291840 35.4124 28.3265 365.506 838.152 1267.5 1267.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 0.000128 4096 190 1728 131328 23.0487 28.3252 470.028 834.924 1356.4 1356.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 6.4e-05 2048 320 1024 273408 43.7974 28.2552 331.291 833.919 1237.4 1237.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 0.000512 2048 220 320 36480 3.44957 10.5969 122.563 136.652 136.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.001024 4096 470 1920 16512 2.67674 48.4315 103.168 154.32 154.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 6.4e-05 512 310 384 196608 20.2709 6.74118 86.6624 209.803 323.694 323.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000512 1024 165 1408 15232 3.63066 1.66861 25.3161 52.5771 83.3196 83.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.000256 4096 420 2176 60000 11.557 13.9611 891.754 419.351 1336.7 1336.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 520 3.2e-05 1024 112 3072 389120 90.1598 26.9053 1477.16 838.464 2432.94 2433.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 3.2e-05 512 120 768 534528 29.7133 13.3705 244.038 419.449 706.782 706.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1190 6.4e-05 2048 90 1152 290112 35.729 28.3658 1334.68 838.832 2237.71 2237.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1060 0.000128 4096 190 1792 131552 23.1506 28.375 1988.88 841.586 2882.07 2882.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1710 6.4e-05 2048 320 1024 272640 44.5277 28.3425 1134.64 838.781 2046.43 2046.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 2000 0.000512 2048 220 384 36800 3.48397 39.481 126.682 169.691 169.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 0.001024 4096 470 1920 17216 2.73408 114.821 104.971 222.57 222.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 6.4e-05 512 310 384 194560 20.2053 6.72157 58.3305 209.13 294.604 294.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000512 1024 165 1408 15104 3.6104 1.66518 27.6623 52.4245 85.4913 85.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000256 4096 420 2176 59968 11.4913 13.9515 521.71 419.422 966.649 966.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 520 3.2e-05 1024 112 3072 385024 90.1692 26.809 1661.47 835.721 2614.41 2614.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 3.2e-05 512 120 768 534528 29.6548 13.3408 255.629 419.332 718.168 718.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 6.4e-05 2048 90 1152 290048 35.4728 28.3771 838.001 838.803 1740.75 1740.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1060 0.000128 4096 190 1792 131456 23.0975 28.3265 1707.98 839.86 2599.35 2599.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1710 6.4e-05 2048 320 1024 272384 44.1958 28.3327 815.179 838.633 1726.48 1726.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 0.000512 2048 220 384 36768 3.48099 27.7206 125.628 156.872 156.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.001024 4096 470 1920 17184 2.72896 128.475 104.892 236.137 236.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 6.4e-05 512 310 384 192512 20.3846 6.72422 39.6543 208.969 275.951 276.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000512 1024 165 1408 14848 3.63245 1.66995 17.8722 52.4255 75.7268 75.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000256 4096 420 2176 59776 11.4771 13.9375 335.648 418.561 779.695 779.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 520 3.2e-05 1024 112 3072 385024 90.2533 26.8249 1075.85 835.081 2028.25 2028.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 3.2e-05 512 120 768 532480 29.6794 13.3263 174.283 417.625 635.128 635.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 6.4e-05 2048 90 1152 289792 35.6369 28.3111 1183.54 837.834 2085.43 2085.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1060 0.000128 4096 190 1792 131456 23.1569 28.3543 1660.17 838 2549.76 2549.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1710 6.4e-05 2048 320 1024 272384 44.4002 28.3016 1150.83 837.955 2061.62 2061.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 0.000512 2048 220 384 36736 3.47955 18.3391 125.975 147.837 147.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.001024 4096 470 1920 17152 2.72902 84.0996 104.802 191.673 191.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 6.4e-05 512 310 384 190464 20.0484 6.63149 32.3074 206.445 265.65 265.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000512 1024 165 1408 14592 3.60083 1.63309 14.4571 51.8281 71.6481 71.7599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000256 4096 420 2176 59712 11.5087 13.9348 831.965 419.132 1276.62 1276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 520 3.2e-05 1024 112 3072 368640 91.3716 26.4436 837.432 824.929 1780.42 1780.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 3.2e-05 512 120 768 528384 29.6604 13.2819 142.284 416.679 602.115 602.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 6.4e-05 2048 90 1152 289536 35.5659 28.3894 1162.3 838.401 2064.77 2064.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1060 0.000128 4096 190 1792 131328 23.1117 28.3356 1790.05 838.65 2680.22 2680.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1710 6.4e-05 2048 320 1024 271872 44.3547 28.2932 1145.89 837.466 2056.14 2056.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 0.000512 2048 220 384 36672 3.48006 14.6843 125.844 144.053 144.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.001024 4096 470 1920 17088 2.72669 68.4884 104.731 175.99 176.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 6.4e-05 512 310 384 188416 20.7396 6.72189 28.438 209.012 265.126 265.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000512 1024 165 1408 14336 3.67187 1.67117 13.647 52.5091 71.6281 71.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000256 4096 420 2176 59648 11.514 13.9324 828.925 418.22 1272.67 1272.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 520 3.2e-05 1024 112 3072 376832 92.1054 26.8288 766.768 835.157 1721.11 1721.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 3.2e-05 512 120 768 532480 29.6958 13.3239 127.2 417.672 588.103 588.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 6.4e-05 2048 90 1152 289792 35.6179 28.3376 1153.46 838.005 2055.52 2055.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1060 0.000128 4096 190 1792 131072 23.1081 28.3341 1777.08 836.974 2665.58 2665.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1710 6.4e-05 2048 320 1024 272384 44.4729 28.2996 1152.36 838.128 2063.39 2063.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 0.000512 2048 220 384 36608 3.47754 13.3256 126.436 143.28 143.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 0.001024 4096 470 1920 17024 2.71805 61.033 104.457 168.251 168.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 6.4e-05 512 310 384 184320 20.5622 6.63616 26.2039 206.466 260.089 260.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000512 1024 165 1408 14080 3.62189 1.64112 12.1672 51.9115 69.4685 69.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.000256 4096 420 2176 59520 11.4886 13.9305 827.916 418.403 1271.81 1271.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 520 3.2e-05 1024 112 3072 368640 91.3364 26.4357 688.703 824.924 1631.64 1631.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 3.2e-05 512 120 768 532480 29.8158 13.3612 117.735 419.417 580.542 580.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 6.4e-05 2048 90 1152 289920 35.5746 28.3075 1149.89 838.958 2052.83 2052.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1060 0.000128 4096 190 1792 130880 23.1282 28.3513 1784.14 837.739 2673.43 2673.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1710 6.4e-05 2048 320 1024 271360 44.578 28.3443 1143.53 840.687 2057.27 2057.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 0.000512 2048 220 384 36640 3.48291 12.9254 125.585 142.037 142.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 0.001024 4096 470 1920 16960 2.71565 56.099 104.368 163.227 163.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 6.4e-05 512 310 384 184320 20.5779 6.63184 24.1726 206.487 258.087 258.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000512 1024 165 1408 13824 3.64493 1.64502 11.5503 51.95 68.9162 69.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.000256 4096 420 2176 59136 11.5057 13.9145 821.801 417.534 1264.83 1264.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 520 3.2e-05 1024 112 3072 368640 91.4435 26.5119 636.216 824.941 1579.35 1579.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 3.2e-05 512 120 768 516096 29.9742 13.1318 104.368 412.563 560.246 560.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1190 6.4e-05 2048 90 1152 288768 35.7139 28.3275 1348.57 837.496 2250.21 2250.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1060 0.000128 4096 190 1792 130944 23.1363 28.3279 1777.41 838.106 2667.06 2667.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1710 6.4e-05 2048 320 1024 271872 44.4486 28.3689 1148.59 839.498 2061.04 2061.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 0.000512 2048 220 384 36480 3.464 11.6368 125.743 140.889 140.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 0.001024 4096 470 1920 16896 2.7136 51.6319 104.198 158.586 158.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 6.4e-05 512 310 384 172032 20.821 6.57949 21.2966 202.402 251.312 251.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000512 1024 165 1408 12544 3.62496 1.59072 10.5387 50.9695 66.848 66.9607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1280 0.000256 4096 420 2176 59136 11.472 13.9135 838.111 417.409 1280.98 1281.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 520 3.2e-05 1024 112 3072 344064 92.9201 26.2164 558.464 808.602 1486.44 1486.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 3.2e-05 512 120 768 516096 30.1592 13.173 98.812 414.002 556.357 556.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1190 6.4e-05 2048 90 1152 289408 35.6202 28.2899 1358.68 837.698 2260.4 2260.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1060 0.000128 4096 190 1792 130816 23.0809 28.329 1780.66 838.35 2670.5 2670.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1710 6.4e-05 2048 320 1024 270592 44.6383 28.2948 1140.28 837.791 2051.13 2051.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 0.000512 2048 220 384 36512 3.4735 11.3737 126.606 141.499 141.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 0.001024 4096 470 1920 16800 2.70339 48.038 103.864 154.65 154.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 6.4e-05 512 310 384 180224 21.3752 6.72579 21.8134 209.046 259.181 259.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000512 1024 165 1408 12288 3.56477 1.56262 9.15037 49.9174 64.3249 64.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1280 0.000256 4096 420 2176 59392 11.5329 13.9407 840.704 418.791 1285.04 1285.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 520 3.2e-05 1024 112 3072 360448 95.2052 26.8315 557.078 835.105 1514.46 1514.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1030 3.2e-05 512 120 768 524288 30.2838 13.3345 95.4532 418.035 557.317 557.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1190 6.4e-05 2048 90 1152 288768 35.6182 28.3752 1346.14 835.949 2246.21 2246.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1060 0.000128 4096 190 1792 130560 23.1646 28.3244 1771.08 836.225 2658.87 2658.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1710 6.4e-05 2048 320 1024 270336 44.4653 28.2481 1140.12 835.514 2048.48 2048.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 2000 0.000512 2048 220 384 36352 3.46112 10.8084 124.792 139.103 139.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 0.001024 4096 470 1920 16896 2.72157 45.8793 104.427 153.07 153.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 6.4e-05 512 310 360 200704 18.6769 6.58086 76.0353 202.409 303.932 304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000512 1024 165 1380 16128 3.46608 1.59722 10.9395 50.9719 67.1079 67.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.000256 4096 420 2220 59136 11.5072 13.9011 840.559 417.411 1283.46 1283.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 520 3.2e-05 1024 112 3000 372736 87.4208 26.2183 539.699 808.77 1462.36 1462.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1030 3.2e-05 512 120 660 544768 27.9514 13.1723 84.9786 414.063 540.384 540.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1190 6.4e-05 2048 90 1080 292992 35.5005 28.354 1219.45 837.695 2121.12 2121.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1060 0.000128 4096 190 1740 132160 23.1124 28.3197 1690.98 838.307 2580.8 2580.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1710 6.4e-05 2048 320 1020 274176 44.2015 28.3136 1145.45 837.814 2055.92 2056.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 2000 0.000512 2048 220 360 36736 3.49424 39.3288 127.581 170.452 170.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 0.001024 4096 470 1920 16800 2.70746 44.6719 103.873 151.297 151.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 6.4e-05 512 310 384 215040 17.6008 6.57635 79.504 202.382 306.292 306.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000512 1024 165 1344 16128 3.4793 1.59584 10.8234 50.9676 67.002 67.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.000256 4096 420 2176 59136 11.4893 13.9121 812.886 417.365 1255.73 1255.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 520 3.2e-05 1024 112 3008 344064 92.9455 26.3004 491.206 808.562 1419.27 1419.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1030 3.2e-05 512 120 704 530432 29.0558 13.1686 85.3696 415.908 543.72 543.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1190 6.4e-05 2048 90 1088 292096 35.5366 28.3264 1191.28 837.981 2093.24 2093.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1060 0.000128 4096 190 1728 132608 23.0821 28.3286 1652.95 838.196 2542.63 2542.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1710 6.4e-05 2048 320 1024 275968 43.9562 28.287 1089.41 839.132 2000.92 2001.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 2000 0.000512 2048 220 320 36960 3.48634 34.1617 127.672 165.363 165.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 0.001024 4096 470 1920 16800 2.70522 44.2143 103.857 150.821 150.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 6.4e-05 512 310 400 215040 18.0291 7.0185 81.9258 204.685 311.88 312.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000512 1024 165 1350 15680 3.55059 1.6249 10.9275 51.6043 67.8348 67.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.000256 4096 420 2200 58800 11.6029 13.9842 846.182 419.182 1291.03 1291.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 520 3.2e-05 1024 112 3000 358400 92.3717 26.3145 523.071 817.726 1459.73 1459.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1030 3.2e-05 512 120 700 537600 27.8648 13.0783 88.2343 408.906 538.301 538.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1190 6.4e-05 2048 90 1050 293440 35.6187 28.4059 1207.72 835.992 2107.85 2107.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1060 0.000128 4096 190 1700 132720 23.2676 28.3845 1656.49 836.735 2544.95 2545.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1710 6.4e-05 2048 320 1000 275520 44.2204 28.3436 1132.53 838.471 2043.71 2043.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 2000 0.000512 2048 220 350 36680 3.4775 37.758 125.819 167.098 167.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 0.001024 4096 470 1900 16800 2.71155 44.3345 103.962 151.052 151.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 6.4e-05 512 310 384 215040 18.0398 6.59866 85.4128 204.844 315.12 315.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000512 1024 165 1344 17920 3.44336 1.62506 12.138 51.6468 68.9781 69.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.000256 4096 420 2208 58800 11.6095 13.9714 842.897 419.512 1288.06 1288.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 520 3.2e-05 1024 112 2976 358400 92.4077 26.378 515.903 818.394 1453.33 1453.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1030 3.2e-05 512 120 672 537600 27.8531 13.0688 85.154 409.223 535.512 535.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1190 6.4e-05 2048 90 1056 293440 35.6371 28.332 1214.69 836.695 2115.46 2115.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1060 0.000128 4096 190 1728 131600 23.2992 28.3894 1666.77 837.502 2556.04 2556.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1710 6.4e-05 2048 320 1008 277760 44.0752 28.3566 1150.17 836.65 2059.39 2059.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 2000 0.000512 2048 220 336 36680 3.46931 36.755 126.672 166.941 167.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 0.001024 4096 470 1872 16800 2.70797 43.466 103.859 150.079 150.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 6.4e-05 512 310 384 237568 17.0619 6.72355 91.2439 209.191 324.451 324.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000512 1024 165 1344 18432 3.49475 1.67158 13.735 52.5532 71.5814 71.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.000256 4096 420 2176 59648 11.5282 13.927 821.794 418.568 1265.89 1265.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 520 3.2e-05 1024 112 2976 376832 92.1468 27.1202 619.439 835.832 1574.79 1574.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 3.2e-05 512 120 672 548864 28.4022 13.323 98.6676 418.018 558.62 558.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1190 6.4e-05 2048 90 1056 294400 35.6097 28.2814 1167.05 838.69 2069.74 2069.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1060 0.000128 4096 190 1728 132608 23.1884 28.3279 1646.53 838.5 2536.63 2536.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1710 6.4e-05 2048 320 992 279552 43.8597 28.289 1091.78 838.804 2002.87 2002.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 2000 0.000512 2048 220 320 36992 3.47101 34.0677 127.86 165.44 165.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 0.001024 4096 470 1888 17024 2.71958 50.5 104.345 157.608 157.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1220 6.4e-05 512 310 384 215040 18.2687 6.63517 108.594 206.679 340.404 340.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000512 1024 165 1344 15360 3.60269 1.66502 16.4595 52.4406 74.3019 74.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.000256 4096 420 2176 58560 11.3779 13.8182 1149.35 414.962 1589.59 1589.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 520 3.2e-05 1024 112 2976 368640 91.4152 26.7673 919.526 825.448 1863.41 1863.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1030 3.2e-05 512 120 672 522240 29.5304 13.1281 141.642 412.749 597.268 597.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1190 6.4e-05 2048 90 1056 291840 35.3011 28.29 1665.63 836.226 2565.56 2565.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1060 0.000128 4096 190 1728 131520 23.038 28.3361 2270.87 837.551 3159.87 3159.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1710 6.4e-05 2048 320 992 276480 43.5792 28.4137 1559.95 836.241 2468.32 2468.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 2000 0.000512 2048 220 320 36480 3.45907 50.2952 124.887 178.685 178.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 0.001024 4096 470 1888 16320 2.66854 73.8857 102.456 179.053 179.107
