
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a84c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ac4  0800aa50  0800aa50  0001aa50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b514  0800b514  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b514  0800b514  0001b514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b51c  0800b51c  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b51c  0800b51c  0001b51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b520  0800b520  0001b520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800b524  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001041c  2000020c  0800b730  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010628  0800b730  00020628  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001245c  00000000  00000000  0002023a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000283d  00000000  00000000  00032696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  00034ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e8  00000000  00000000  000359b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029173  00000000  00000000  00036398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f2db  00000000  00000000  0005f50b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f825e  00000000  00000000  0006e7e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00166a44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004040  00000000  00000000  00166a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000020c 	.word	0x2000020c
 800021c:	00000000 	.word	0x00000000
 8000220:	0800aa34 	.word	0x0800aa34

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000210 	.word	0x20000210
 800023c:	0800aa34 	.word	0x0800aa34

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009d6:	463b      	mov	r3, r7
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80009e2:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <MX_ADC3_Init+0x98>)
 80009e4:	4a21      	ldr	r2, [pc, #132]	; (8000a6c <MX_ADC3_Init+0x9c>)
 80009e6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009e8:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <MX_ADC3_Init+0x98>)
 80009ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009ee:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80009f0:	4b1d      	ldr	r3, [pc, #116]	; (8000a68 <MX_ADC3_Init+0x98>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009f6:	4b1c      	ldr	r3, [pc, #112]	; (8000a68 <MX_ADC3_Init+0x98>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80009fc:	4b1a      	ldr	r3, [pc, #104]	; (8000a68 <MX_ADC3_Init+0x98>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a02:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a0a:	4b17      	ldr	r3, [pc, #92]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a10:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a12:	4a17      	ldr	r2, [pc, #92]	; (8000a70 <MX_ADC3_Init+0xa0>)
 8000a14:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a16:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a22:	4b11      	ldr	r3, [pc, #68]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a30:	480d      	ldr	r0, [pc, #52]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a32:	f001 fb97 	bl	8002164 <HAL_ADC_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000a3c:	f001 f802 	bl	8001a44 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a44:	2301      	movs	r3, #1
 8000a46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_ADC3_Init+0x98>)
 8000a52:	f001 fd65 	bl	8002520 <HAL_ADC_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000a5c:	f000 fff2 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000238 	.word	0x20000238
 8000a6c:	40012200 	.word	0x40012200
 8000a70:	0f000001 	.word	0x0f000001

08000a74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08c      	sub	sp, #48	; 0x30
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7c:	f107 031c 	add.w	r3, r7, #28
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a2d      	ldr	r2, [pc, #180]	; (8000b48 <HAL_ADC_MspInit+0xd4>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d154      	bne.n	8000b40 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a96:	4b2d      	ldr	r3, [pc, #180]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9a:	4a2c      	ldr	r2, [pc, #176]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000a9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa2:	4b2a      	ldr	r3, [pc, #168]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000aaa:	61bb      	str	r3, [r7, #24]
 8000aac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000aae:	4b27      	ldr	r3, [pc, #156]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	4a26      	ldr	r2, [pc, #152]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000ab4:	f043 0320 	orr.w	r3, r3, #32
 8000ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aba:	4b24      	ldr	r3, [pc, #144]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f003 0320 	and.w	r3, r3, #32
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac6:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	4a20      	ldr	r2, [pc, #128]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000acc:	f043 0304 	orr.w	r3, r3, #4
 8000ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad2:	4b1e      	ldr	r3, [pc, #120]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	f003 0304 	and.w	r3, r3, #4
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	4b1b      	ldr	r3, [pc, #108]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	4a1a      	ldr	r2, [pc, #104]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aea:	4b18      	ldr	r3, [pc, #96]	; (8000b4c <HAL_ADC_MspInit+0xd8>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC3_IN0
    PA1     ------> ADC3_IN1
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000af6:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8000afa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000afc:	2303      	movs	r3, #3
 8000afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b04:	f107 031c 	add.w	r3, r7, #28
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4811      	ldr	r0, [pc, #68]	; (8000b50 <HAL_ADC_MspInit+0xdc>)
 8000b0c:	f002 f8fc 	bl	8002d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000b10:	230f      	movs	r3, #15
 8000b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b14:	2303      	movs	r3, #3
 8000b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4619      	mov	r1, r3
 8000b22:	480c      	ldr	r0, [pc, #48]	; (8000b54 <HAL_ADC_MspInit+0xe0>)
 8000b24:	f002 f8f0 	bl	8002d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000b28:	230f      	movs	r3, #15
 8000b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b34:	f107 031c 	add.w	r3, r7, #28
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4807      	ldr	r0, [pc, #28]	; (8000b58 <HAL_ADC_MspInit+0xe4>)
 8000b3c:	f002 f8e4 	bl	8002d08 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000b40:	bf00      	nop
 8000b42:	3730      	adds	r7, #48	; 0x30
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40012200 	.word	0x40012200
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40021400 	.word	0x40021400
 8000b54:	40020800 	.word	0x40020800
 8000b58:	40020000 	.word	0x40020000

08000b5c <config_ADC>:
}

/* USER CODE BEGIN 1 */

void config_ADC(unsigned int channel)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b086      	sub	sp, #24
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]

	sConfig.Channel = (uint32_t) channel;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b7e:	f107 0308 	add.w	r3, r7, #8
 8000b82:	4619      	mov	r1, r3
 8000b84:	4805      	ldr	r0, [pc, #20]	; (8000b9c <config_ADC+0x40>)
 8000b86:	f001 fccb 	bl	8002520 <HAL_ADC_ConfigChannel>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <config_ADC+0x38>
	{
		Error_Handler();
 8000b90:	f000 ff58 	bl	8001a44 <Error_Handler>
	}
}
 8000b94:	bf00      	nop
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000238 	.word	0x20000238

08000ba0 <read_ADC>:

uint32_t read_ADC(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
	volatile uint32_t adcValue;

	if(HAL_ADC_Start(&hadc3) == HAL_OK)
 8000ba6:	480d      	ldr	r0, [pc, #52]	; (8000bdc <read_ADC+0x3c>)
 8000ba8:	f001 fb20 	bl	80021ec <HAL_ADC_Start>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d10f      	bne.n	8000bd2 <read_ADC+0x32>
	{
	  if (HAL_ADC_PollForConversion(&hadc3, 1000) == HAL_OK)
 8000bb2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bb6:	4809      	ldr	r0, [pc, #36]	; (8000bdc <read_ADC+0x3c>)
 8000bb8:	f001 fc1a 	bl	80023f0 <HAL_ADC_PollForConversion>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d104      	bne.n	8000bcc <read_ADC+0x2c>
	  {
		  adcValue = HAL_ADC_GetValue(&hadc3);
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <read_ADC+0x3c>)
 8000bc4:	f001 fc9f 	bl	8002506 <HAL_ADC_GetValue>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	607b      	str	r3, [r7, #4]
	  }
	  HAL_ADC_Stop(&hadc3);
 8000bcc:	4803      	ldr	r0, [pc, #12]	; (8000bdc <read_ADC+0x3c>)
 8000bce:	f001 fbdb 	bl	8002388 <HAL_ADC_Stop>
	}

	return adcValue;
 8000bd2:	687b      	ldr	r3, [r7, #4]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000238 	.word	0x20000238

08000be0 <check_command>:
#include "commands.h"


unsigned char check_command(char* message)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	char cmd = 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MR", 2)) * MR;
 8000bec:	2202      	movs	r2, #2
 8000bee:	4947      	ldr	r1, [pc, #284]	; (8000d0c <check_command+0x12c>)
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f005 fe5a 	bl	80068aa <strncmp>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	bf0c      	ite	eq
 8000bfc:	2301      	moveq	r3, #1
 8000bfe:	2300      	movne	r3, #0
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	461a      	mov	r2, r3
 8000c04:	7bfb      	ldrb	r3, [r7, #15]
 8000c06:	4413      	add	r3, r2
 8000c08:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MW", 2)) * MW;
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	4940      	ldr	r1, [pc, #256]	; (8000d10 <check_command+0x130>)
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f005 fe4b 	bl	80068aa <strncmp>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <check_command+0x3e>
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	e000      	b.n	8000c20 <check_command+0x40>
 8000c1e:	2200      	movs	r2, #0
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
 8000c22:	4413      	add	r3, r2
 8000c24:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MI", 2)) * MI;
 8000c26:	2202      	movs	r2, #2
 8000c28:	493a      	ldr	r1, [pc, #232]	; (8000d14 <check_command+0x134>)
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f005 fe3d 	bl	80068aa <strncmp>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d101      	bne.n	8000c3a <check_command+0x5a>
 8000c36:	2203      	movs	r2, #3
 8000c38:	e000      	b.n	8000c3c <check_command+0x5c>
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
 8000c3e:	4413      	add	r3, r2
 8000c40:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "MO", 2)) * MO;
 8000c42:	2202      	movs	r2, #2
 8000c44:	4934      	ldr	r1, [pc, #208]	; (8000d18 <check_command+0x138>)
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f005 fe2f 	bl	80068aa <strncmp>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <check_command+0x76>
 8000c52:	2204      	movs	r2, #4
 8000c54:	e000      	b.n	8000c58 <check_command+0x78>
 8000c56:	2200      	movs	r2, #0
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "RD", 2)) * RD;
 8000c5e:	2202      	movs	r2, #2
 8000c60:	492e      	ldr	r1, [pc, #184]	; (8000d1c <check_command+0x13c>)
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f005 fe21 	bl	80068aa <strncmp>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d101      	bne.n	8000c72 <check_command+0x92>
 8000c6e:	2205      	movs	r2, #5
 8000c70:	e000      	b.n	8000c74 <check_command+0x94>
 8000c72:	2200      	movs	r2, #0
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	4413      	add	r3, r2
 8000c78:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "WD", 2)) * WD;
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	4928      	ldr	r1, [pc, #160]	; (8000d20 <check_command+0x140>)
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f005 fe13 	bl	80068aa <strncmp>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <check_command+0xae>
 8000c8a:	2206      	movs	r2, #6
 8000c8c:	e000      	b.n	8000c90 <check_command+0xb0>
 8000c8e:	2200      	movs	r2, #0
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
 8000c92:	4413      	add	r3, r2
 8000c94:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "RA", 2)) * RA;
 8000c96:	2202      	movs	r2, #2
 8000c98:	4922      	ldr	r1, [pc, #136]	; (8000d24 <check_command+0x144>)
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f005 fe05 	bl	80068aa <strncmp>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d101      	bne.n	8000caa <check_command+0xca>
 8000ca6:	2207      	movs	r2, #7
 8000ca8:	e000      	b.n	8000cac <check_command+0xcc>
 8000caa:	2200      	movs	r2, #0
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	4413      	add	r3, r2
 8000cb0:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "$", 1)) * LAST;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	781a      	ldrb	r2, [r3, #0]
 8000cb6:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <check_command+0x148>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d101      	bne.n	8000cc4 <check_command+0xe4>
 8000cc0:	2208      	movs	r2, #8
 8000cc2:	e000      	b.n	8000cc6 <check_command+0xe6>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	4413      	add	r3, r2
 8000cca:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "?", 1)) * HELP;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	781a      	ldrb	r2, [r3, #0]
 8000cd0:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <check_command+0x14c>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <check_command+0xfe>
 8000cda:	2209      	movs	r2, #9
 8000cdc:	e000      	b.n	8000ce0 <check_command+0x100>
 8000cde:	2200      	movs	r2, #0
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	73fb      	strb	r3, [r7, #15]

	cmd += (!strncmp((char*) message, "VER", 3)) * VER;
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	4911      	ldr	r1, [pc, #68]	; (8000d30 <check_command+0x150>)
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f005 fddd 	bl	80068aa <strncmp>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d101      	bne.n	8000cfa <check_command+0x11a>
 8000cf6:	220a      	movs	r2, #10
 8000cf8:	e000      	b.n	8000cfc <check_command+0x11c>
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	4413      	add	r3, r2
 8000d00:	73fb      	strb	r3, [r7, #15]

	return cmd;
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	0800aa50 	.word	0x0800aa50
 8000d10:	0800aa54 	.word	0x0800aa54
 8000d14:	0800aa58 	.word	0x0800aa58
 8000d18:	0800aa5c 	.word	0x0800aa5c
 8000d1c:	0800aa60 	.word	0x0800aa60
 8000d20:	0800aa64 	.word	0x0800aa64
 8000d24:	0800aa68 	.word	0x0800aa68
 8000d28:	0800aa6c 	.word	0x0800aa6c
 8000d2c:	0800aa70 	.word	0x0800aa70
 8000d30:	0800aa74 	.word	0x0800aa74

08000d34 <proc_inv_cmd>:

//------------------------------------------------------------------------------------------------------------------


void proc_inv_cmd(char* message)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
	send_UART("Invalid instruction. Type '?' for Help.");
 8000d3c:	4803      	ldr	r0, [pc, #12]	; (8000d4c <proc_inv_cmd+0x18>)
 8000d3e:	f001 f897 	bl	8001e70 <send_UART>
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	0800aa78 	.word	0x0800aa78

08000d50 <proc_mr_cmd>:


void proc_mr_cmd(char* message)
{
 8000d50:	b5b0      	push	{r4, r5, r7, lr}
 8000d52:	b088      	sub	sp, #32
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	unsigned int addr, length;

	if(sscanf((char*)message, "MR %x %x", &addr, &length) == 2)
 8000d58:	f107 030c 	add.w	r3, r7, #12
 8000d5c:	f107 0210 	add.w	r2, r7, #16
 8000d60:	4932      	ldr	r1, [pc, #200]	; (8000e2c <proc_mr_cmd+0xdc>)
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f005 fd30 	bl	80067c8 <siscanf>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d157      	bne.n	8000e1e <proc_mr_cmd+0xce>
	{
 8000d6e:	466b      	mov	r3, sp
 8000d70:	461d      	mov	r5, r3
		char data[length];
 8000d72:	68fc      	ldr	r4, [r7, #12]
 8000d74:	4623      	mov	r3, r4
 8000d76:	3b01      	subs	r3, #1
 8000d78:	61bb      	str	r3, [r7, #24]
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f04f 0100 	mov.w	r1, #0
 8000d80:	f04f 0200 	mov.w	r2, #0
 8000d84:	f04f 0300 	mov.w	r3, #0
 8000d88:	00cb      	lsls	r3, r1, #3
 8000d8a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d8e:	00c2      	lsls	r2, r0, #3
 8000d90:	4620      	mov	r0, r4
 8000d92:	f04f 0100 	mov.w	r1, #0
 8000d96:	f04f 0200 	mov.w	r2, #0
 8000d9a:	f04f 0300 	mov.w	r3, #0
 8000d9e:	00cb      	lsls	r3, r1, #3
 8000da0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000da4:	00c2      	lsls	r2, r0, #3
 8000da6:	1de3      	adds	r3, r4, #7
 8000da8:	08db      	lsrs	r3, r3, #3
 8000daa:	00db      	lsls	r3, r3, #3
 8000dac:	ebad 0d03 	sub.w	sp, sp, r3
 8000db0:	466b      	mov	r3, sp
 8000db2:	3300      	adds	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]

		if(memory_read(addr, length, data))
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	68f9      	ldr	r1, [r7, #12]
 8000dba:	697a      	ldr	r2, [r7, #20]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f000 faaf 	bl	8001320 <memory_read>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d025      	beq.n	8000e14 <proc_mr_cmd+0xc4>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8000dc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	4818      	ldr	r0, [pc, #96]	; (8000e30 <proc_mr_cmd+0xe0>)
 8000dd0:	f005 fd7d 	bl	80068ce <strncpy>

			sprintf((char*) message, "Memory read: ");
 8000dd4:	4917      	ldr	r1, [pc, #92]	; (8000e34 <proc_mr_cmd+0xe4>)
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f005 fcd6 	bl	8006788 <siprintf>

			for(int i = 0; i < length; i++)
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
 8000de0:	e010      	b.n	8000e04 <proc_mr_cmd+0xb4>
			{
				sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff fa2c 	bl	8000240 <strlen>
 8000de8:	4602      	mov	r2, r0
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	1898      	adds	r0, r3, r2
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	4413      	add	r3, r2
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	461a      	mov	r2, r3
 8000df8:	490f      	ldr	r1, [pc, #60]	; (8000e38 <proc_mr_cmd+0xe8>)
 8000dfa:	f005 fcc5 	bl	8006788 <siprintf>
			for(int i = 0; i < length; i++)
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3301      	adds	r3, #1
 8000e02:	61fb      	str	r3, [r7, #28]
 8000e04:	69fa      	ldr	r2, [r7, #28]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d3ea      	bcc.n	8000de2 <proc_mr_cmd+0x92>
			}
			send_UART((char*) message);
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f001 f82f 	bl	8001e70 <send_UART>
 8000e12:	e002      	b.n	8000e1a <proc_mr_cmd+0xca>
		}
		else
			send_UART("Invalid Memory Read instruction argument values.\r");
 8000e14:	4809      	ldr	r0, [pc, #36]	; (8000e3c <proc_mr_cmd+0xec>)
 8000e16:	f001 f82b 	bl	8001e70 <send_UART>
 8000e1a:	46ad      	mov	sp, r5
	}
	else
		send_UART("Invalid Memory Read instruction syntax.");
}
 8000e1c:	e002      	b.n	8000e24 <proc_mr_cmd+0xd4>
		send_UART("Invalid Memory Read instruction syntax.");
 8000e1e:	4808      	ldr	r0, [pc, #32]	; (8000e40 <proc_mr_cmd+0xf0>)
 8000e20:	f001 f826 	bl	8001e70 <send_UART>
}
 8000e24:	bf00      	nop
 8000e26:	3720      	adds	r7, #32
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e2c:	0800aaa0 	.word	0x0800aaa0
 8000e30:	20010488 	.word	0x20010488
 8000e34:	0800aaac 	.word	0x0800aaac
 8000e38:	0800aabc 	.word	0x0800aabc
 8000e3c:	0800aac4 	.word	0x0800aac4
 8000e40:	0800aaf8 	.word	0x0800aaf8

08000e44 <proc_mw_cmd>:


void proc_mw_cmd(char* message)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b088      	sub	sp, #32
 8000e48:	af02      	add	r7, sp, #8
 8000e4a:	6078      	str	r0, [r7, #4]
	unsigned int addr, length, data;

	if(sscanf((char*) message, "MW %x %x %x", &addr, &length, &data) == 3)
 8000e4c:	f107 0110 	add.w	r1, r7, #16
 8000e50:	f107 0214 	add.w	r2, r7, #20
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	460b      	mov	r3, r1
 8000e5c:	4912      	ldr	r1, [pc, #72]	; (8000ea8 <proc_mw_cmd+0x64>)
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f005 fcb2 	bl	80067c8 <siscanf>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b03      	cmp	r3, #3
 8000e68:	d116      	bne.n	8000e98 <proc_mw_cmd+0x54>
	{
		if(memory_write(addr, length, data))
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	6939      	ldr	r1, [r7, #16]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fa7f 	bl	8001374 <memory_write>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d009      	beq.n	8000e90 <proc_mw_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8000e7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	480a      	ldr	r0, [pc, #40]	; (8000eac <proc_mw_cmd+0x68>)
 8000e84:	f005 fd23 	bl	80068ce <strncpy>
			send_UART("Memory written with success.");
 8000e88:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <proc_mw_cmd+0x6c>)
 8000e8a:	f000 fff1 	bl	8001e70 <send_UART>
		else
			send_UART("Invalid Memory Write instruction argument values.");
	}
	else
		send_UART("Invalid Memory Write instruction syntax.");
}
 8000e8e:	e006      	b.n	8000e9e <proc_mw_cmd+0x5a>
			send_UART("Invalid Memory Write instruction argument values.");
 8000e90:	4808      	ldr	r0, [pc, #32]	; (8000eb4 <proc_mw_cmd+0x70>)
 8000e92:	f000 ffed 	bl	8001e70 <send_UART>
}
 8000e96:	e002      	b.n	8000e9e <proc_mw_cmd+0x5a>
		send_UART("Invalid Memory Write instruction syntax.");
 8000e98:	4807      	ldr	r0, [pc, #28]	; (8000eb8 <proc_mw_cmd+0x74>)
 8000e9a:	f000 ffe9 	bl	8001e70 <send_UART>
}
 8000e9e:	bf00      	nop
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	0800ab20 	.word	0x0800ab20
 8000eac:	20010488 	.word	0x20010488
 8000eb0:	0800ab2c 	.word	0x0800ab2c
 8000eb4:	0800ab4c 	.word	0x0800ab4c
 8000eb8:	0800ab80 	.word	0x0800ab80

08000ebc <proc_mi_cmd>:


void proc_mi_cmd(char* message)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MI %x %x", &port_addr, &pin_setting) == 2)
 8000ec4:	f107 0308 	add.w	r3, r7, #8
 8000ec8:	f107 020c 	add.w	r2, r7, #12
 8000ecc:	4918      	ldr	r1, [pc, #96]	; (8000f30 <proc_mi_cmd+0x74>)
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f005 fc7a 	bl	80067c8 <siscanf>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b02      	cmp	r3, #2
 8000ed8:	d123      	bne.n	8000f22 <proc_mi_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 fca9 	bl	8001838 <is_GPIO_pin_free>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d016      	beq.n	8000f1a <proc_mi_cmd+0x5e>
		{
			if(make_pin_input(port_addr, pin_setting))
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	68ba      	ldr	r2, [r7, #8]
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 fa66 	bl	80013c4 <make_pin_input>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <proc_mi_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8000efe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	480b      	ldr	r0, [pc, #44]	; (8000f34 <proc_mi_cmd+0x78>)
 8000f06:	f005 fce2 	bl	80068ce <strncpy>
				send_UART("Pin(s) set as input with success.");
 8000f0a:	480b      	ldr	r0, [pc, #44]	; (8000f38 <proc_mi_cmd+0x7c>)
 8000f0c:	f000 ffb0 	bl	8001e70 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
	  send_UART("Invalid Make Pin Input instruction syntax.");
}
 8000f10:	e00a      	b.n	8000f28 <proc_mi_cmd+0x6c>
				send_UART("Invalid Make Pin Input instruction argument values.");
 8000f12:	480a      	ldr	r0, [pc, #40]	; (8000f3c <proc_mi_cmd+0x80>)
 8000f14:	f000 ffac 	bl	8001e70 <send_UART>
}
 8000f18:	e006      	b.n	8000f28 <proc_mi_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 8000f1a:	4809      	ldr	r0, [pc, #36]	; (8000f40 <proc_mi_cmd+0x84>)
 8000f1c:	f000 ffa8 	bl	8001e70 <send_UART>
}
 8000f20:	e002      	b.n	8000f28 <proc_mi_cmd+0x6c>
	  send_UART("Invalid Make Pin Input instruction syntax.");
 8000f22:	4808      	ldr	r0, [pc, #32]	; (8000f44 <proc_mi_cmd+0x88>)
 8000f24:	f000 ffa4 	bl	8001e70 <send_UART>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	0800abac 	.word	0x0800abac
 8000f34:	20010488 	.word	0x20010488
 8000f38:	0800abb8 	.word	0x0800abb8
 8000f3c:	0800abdc 	.word	0x0800abdc
 8000f40:	0800ac10 	.word	0x0800ac10
 8000f44:	0800ac48 	.word	0x0800ac48

08000f48 <proc_mo_cmd>:


void proc_mo_cmd(char* message)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MO %x %x", &port_addr, &pin_setting) == 2)
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	f107 020c 	add.w	r2, r7, #12
 8000f58:	4918      	ldr	r1, [pc, #96]	; (8000fbc <proc_mo_cmd+0x74>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f005 fc34 	bl	80067c8 <siscanf>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d123      	bne.n	8000fae <proc_mo_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	68ba      	ldr	r2, [r7, #8]
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 fc63 	bl	8001838 <is_GPIO_pin_free>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d016      	beq.n	8000fa6 <proc_mo_cmd+0x5e>
		{
			if(make_pin_output(port_addr, pin_setting))
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	4611      	mov	r1, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fabc 	bl	80014fc <make_pin_output>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d009      	beq.n	8000f9e <proc_mo_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8000f8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <proc_mo_cmd+0x78>)
 8000f92:	f005 fc9c 	bl	80068ce <strncpy>
				send_UART("Pin(s) set as output with success.");
 8000f96:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <proc_mo_cmd+0x7c>)
 8000f98:	f000 ff6a 	bl	8001e70 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Make Pin Output instruction syntax.");
}
 8000f9c:	e00a      	b.n	8000fb4 <proc_mo_cmd+0x6c>
				send_UART("Invalid Make Pin Output instruction argument values.");
 8000f9e:	480a      	ldr	r0, [pc, #40]	; (8000fc8 <proc_mo_cmd+0x80>)
 8000fa0:	f000 ff66 	bl	8001e70 <send_UART>
}
 8000fa4:	e006      	b.n	8000fb4 <proc_mo_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 8000fa6:	4809      	ldr	r0, [pc, #36]	; (8000fcc <proc_mo_cmd+0x84>)
 8000fa8:	f000 ff62 	bl	8001e70 <send_UART>
}
 8000fac:	e002      	b.n	8000fb4 <proc_mo_cmd+0x6c>
		send_UART("Invalid Make Pin Output instruction syntax.");
 8000fae:	4808      	ldr	r0, [pc, #32]	; (8000fd0 <proc_mo_cmd+0x88>)
 8000fb0:	f000 ff5e 	bl	8001e70 <send_UART>
}
 8000fb4:	bf00      	nop
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	0800ac74 	.word	0x0800ac74
 8000fc0:	20010488 	.word	0x20010488
 8000fc4:	0800ac80 	.word	0x0800ac80
 8000fc8:	0800aca4 	.word	0x0800aca4
 8000fcc:	0800ac10 	.word	0x0800ac10
 8000fd0:	0800acdc 	.word	0x0800acdc

08000fd4 <proc_rd_cmd>:


void proc_rd_cmd(char* message)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	; 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "RD %x %x", &port_addr, &pin_setting) == 2)
 8000fdc:	f107 031c 	add.w	r3, r7, #28
 8000fe0:	f107 0220 	add.w	r2, r7, #32
 8000fe4:	492a      	ldr	r1, [pc, #168]	; (8001090 <proc_rd_cmd+0xbc>)
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f005 fbee 	bl	80067c8 <siscanf>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d147      	bne.n	8001082 <proc_rd_cmd+0xae>
	{
		GPIO_PinState pin_values[16];

		if(read_dig_input(port_addr, pin_setting, pin_values))
 8000ff2:	6a3b      	ldr	r3, [r7, #32]
 8000ff4:	69f9      	ldr	r1, [r7, #28]
 8000ff6:	f107 020c 	add.w	r2, r7, #12
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fb1c 	bl	8001638 <read_dig_input>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d039      	beq.n	800107a <proc_rd_cmd+0xa6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001006:	f44f 7280 	mov.w	r2, #256	; 0x100
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	4821      	ldr	r0, [pc, #132]	; (8001094 <proc_rd_cmd+0xc0>)
 800100e:	f005 fc5e 	bl	80068ce <strncpy>

			sprintf((char*) message, "Digital input read: ");
 8001012:	4921      	ldr	r1, [pc, #132]	; (8001098 <proc_rd_cmd+0xc4>)
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f005 fbb7 	bl	8006788 <siprintf>

			for(int i = 15; i >= 0; i--)
 800101a:	230f      	movs	r3, #15
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
 800101e:	e025      	b.n	800106c <proc_rd_cmd+0x98>
			{
				sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff f90d 	bl	8000240 <strlen>
 8001026:	4602      	mov	r2, r0
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	1898      	adds	r0, r3, r2
 800102c:	f107 020c 	add.w	r2, r7, #12
 8001030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001032:	4413      	add	r3, r2
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	461a      	mov	r2, r3
 8001038:	4918      	ldr	r1, [pc, #96]	; (800109c <proc_rd_cmd+0xc8>)
 800103a:	f005 fba5 	bl	8006788 <siprintf>

				if(!(i % 4) && i)
 800103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	2b00      	cmp	r3, #0
 8001046:	d10e      	bne.n	8001066 <proc_rd_cmd+0x92>
 8001048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00b      	beq.n	8001066 <proc_rd_cmd+0x92>
					strcat((char*) message, " ");
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff f8f6 	bl	8000240 <strlen>
 8001054:	4603      	mov	r3, r0
 8001056:	461a      	mov	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	4910      	ldr	r1, [pc, #64]	; (80010a0 <proc_rd_cmd+0xcc>)
 800105e:	461a      	mov	r2, r3
 8001060:	460b      	mov	r3, r1
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	8013      	strh	r3, [r2, #0]
			for(int i = 15; i >= 0; i--)
 8001066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001068:	3b01      	subs	r3, #1
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
 800106c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106e:	2b00      	cmp	r3, #0
 8001070:	dad6      	bge.n	8001020 <proc_rd_cmd+0x4c>
			}
			send_UART((char*) message);
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 fefc 	bl	8001e70 <send_UART>
		else
			send_UART("Invalid Read Digital Input instruction argument values.");
	}
	else
		send_UART("Invalid Read Digital Input instruction syntax.");
}
 8001078:	e006      	b.n	8001088 <proc_rd_cmd+0xb4>
			send_UART("Invalid Read Digital Input instruction argument values.");
 800107a:	480a      	ldr	r0, [pc, #40]	; (80010a4 <proc_rd_cmd+0xd0>)
 800107c:	f000 fef8 	bl	8001e70 <send_UART>
}
 8001080:	e002      	b.n	8001088 <proc_rd_cmd+0xb4>
		send_UART("Invalid Read Digital Input instruction syntax.");
 8001082:	4809      	ldr	r0, [pc, #36]	; (80010a8 <proc_rd_cmd+0xd4>)
 8001084:	f000 fef4 	bl	8001e70 <send_UART>
}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	; 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	0800ad08 	.word	0x0800ad08
 8001094:	20010488 	.word	0x20010488
 8001098:	0800ad14 	.word	0x0800ad14
 800109c:	0800ad2c 	.word	0x0800ad2c
 80010a0:	0800ad30 	.word	0x0800ad30
 80010a4:	0800ad34 	.word	0x0800ad34
 80010a8:	0800ad6c 	.word	0x0800ad6c

080010ac <proc_wd_cmd>:


void proc_wd_cmd(char* message)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting, pin_values;

	if(sscanf((char*) message, "WD %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 80010b4:	f107 0110 	add.w	r1, r7, #16
 80010b8:	f107 0214 	add.w	r2, r7, #20
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	460b      	mov	r3, r1
 80010c4:	4912      	ldr	r1, [pc, #72]	; (8001110 <proc_wd_cmd+0x64>)
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f005 fb7e 	bl	80067c8 <siscanf>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b03      	cmp	r3, #3
 80010d0:	d116      	bne.n	8001100 <proc_wd_cmd+0x54>
	{
		if(write_dig_output(port_addr, pin_setting, pin_values))
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	6939      	ldr	r1, [r7, #16]
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 faf1 	bl	80016c0 <write_dig_output>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d009      	beq.n	80010f8 <proc_wd_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80010e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e8:	6879      	ldr	r1, [r7, #4]
 80010ea:	480a      	ldr	r0, [pc, #40]	; (8001114 <proc_wd_cmd+0x68>)
 80010ec:	f005 fbef 	bl	80068ce <strncpy>
			send_UART("Digital output value wrote with success.");
 80010f0:	4809      	ldr	r0, [pc, #36]	; (8001118 <proc_wd_cmd+0x6c>)
 80010f2:	f000 febd 	bl	8001e70 <send_UART>
		else
			send_UART("Invalid Write Digital Output instruction argument values.");
	}
	else
		send_UART("Invalid Write Digital Output instruction syntax.");
}
 80010f6:	e006      	b.n	8001106 <proc_wd_cmd+0x5a>
			send_UART("Invalid Write Digital Output instruction argument values.");
 80010f8:	4808      	ldr	r0, [pc, #32]	; (800111c <proc_wd_cmd+0x70>)
 80010fa:	f000 feb9 	bl	8001e70 <send_UART>
}
 80010fe:	e002      	b.n	8001106 <proc_wd_cmd+0x5a>
		send_UART("Invalid Write Digital Output instruction syntax.");
 8001100:	4807      	ldr	r0, [pc, #28]	; (8001120 <proc_wd_cmd+0x74>)
 8001102:	f000 feb5 	bl	8001e70 <send_UART>
}
 8001106:	bf00      	nop
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	0800ad9c 	.word	0x0800ad9c
 8001114:	20010488 	.word	0x20010488
 8001118:	0800ada8 	.word	0x0800ada8
 800111c:	0800add4 	.word	0x0800add4
 8001120:	0800ae10 	.word	0x0800ae10
 8001124:	00000000 	.word	0x00000000

08001128 <proc_ra_cmd>:


void proc_ra_cmd(char* message)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af02      	add	r7, sp, #8
 800112e:	6078      	str	r0, [r7, #4]
	unsigned int addr3, value;

	if(sscanf((char*) message, "RA %x", &addr3) == 1)
 8001130:	f107 0310 	add.w	r3, r7, #16
 8001134:	461a      	mov	r2, r3
 8001136:	492c      	ldr	r1, [pc, #176]	; (80011e8 <proc_ra_cmd+0xc0>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f005 fb45 	bl	80067c8 <siscanf>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	d13f      	bne.n	80011c4 <proc_ra_cmd+0x9c>
	{
		if(analog_read(addr3, &value))
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	f107 020c 	add.w	r2, r7, #12
 800114a:	4611      	mov	r1, r2
 800114c:	4618      	mov	r0, r3
 800114e:	f000 faff 	bl	8001750 <analog_read>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d031      	beq.n	80011bc <proc_ra_cmd+0x94>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001158:	f44f 7280 	mov.w	r2, #256	; 0x100
 800115c:	6879      	ldr	r1, [r7, #4]
 800115e:	4823      	ldr	r0, [pc, #140]	; (80011ec <proc_ra_cmd+0xc4>)
 8001160:	f005 fbb5 	bl	80068ce <strncpy>

			float volts = (float) value * 3.3 / 4095;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	ee07 3a90 	vmov	s15, r3
 800116a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800116e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001172:	ed9f 6b19 	vldr	d6, [pc, #100]	; 80011d8 <proc_ra_cmd+0xb0>
 8001176:	ee27 6b06 	vmul.f64	d6, d7, d6
 800117a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 80011e0 <proc_ra_cmd+0xb8>
 800117e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001182:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001186:	edc7 7a05 	vstr	s15, [r7, #20]

			sprintf((char*) message, "Analog read digital value: ");
 800118a:	4919      	ldr	r1, [pc, #100]	; (80011f0 <proc_ra_cmd+0xc8>)
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f005 fafb 	bl	8006788 <siprintf>
			sprintf((char*) message + strlen((char*) message), "%d // %.2fV", value, volts);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff f854 	bl	8000240 <strlen>
 8001198:	4602      	mov	r2, r0
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4413      	add	r3, r2
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011a8:	ed8d 7b00 	vstr	d7, [sp]
 80011ac:	4911      	ldr	r1, [pc, #68]	; (80011f4 <proc_ra_cmd+0xcc>)
 80011ae:	4618      	mov	r0, r3
 80011b0:	f005 faea 	bl	8006788 <siprintf>

			send_UART((char*) message);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 fe5b 	bl	8001e70 <send_UART>
		else
			send_UART("Invalid Analog Read instruction argument values.");
	}
	else
		send_UART("Invalid Analog Read instruction syntax.");
}
 80011ba:	e006      	b.n	80011ca <proc_ra_cmd+0xa2>
			send_UART("Invalid Analog Read instruction argument values.");
 80011bc:	480e      	ldr	r0, [pc, #56]	; (80011f8 <proc_ra_cmd+0xd0>)
 80011be:	f000 fe57 	bl	8001e70 <send_UART>
}
 80011c2:	e002      	b.n	80011ca <proc_ra_cmd+0xa2>
		send_UART("Invalid Analog Read instruction syntax.");
 80011c4:	480d      	ldr	r0, [pc, #52]	; (80011fc <proc_ra_cmd+0xd4>)
 80011c6:	f000 fe53 	bl	8001e70 <send_UART>
}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	f3af 8000 	nop.w
 80011d8:	66666666 	.word	0x66666666
 80011dc:	400a6666 	.word	0x400a6666
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40affe00 	.word	0x40affe00
 80011e8:	0800ae44 	.word	0x0800ae44
 80011ec:	20010488 	.word	0x20010488
 80011f0:	0800ae4c 	.word	0x0800ae4c
 80011f4:	0800ae68 	.word	0x0800ae68
 80011f8:	0800ae74 	.word	0x0800ae74
 80011fc:	0800aea8 	.word	0x0800aea8

08001200 <proc_last_cmd>:


void proc_last_cmd(char* message)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b0c4      	sub	sp, #272	; 0x110
 8001204:	af00      	add	r7, sp, #0
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	6018      	str	r0, [r3, #0]
	if(message[1] == '\r')
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	3301      	adds	r3, #1
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b0d      	cmp	r3, #13
 8001214:	d12a      	bne.n	800126c <proc_last_cmd+0x6c>
	{
		char temp[BUFFER_SIZE];

		for(int i = 0; i < BUFFER_SIZE; i++)
 8001216:	2300      	movs	r3, #0
 8001218:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800121c:	e010      	b.n	8001240 <proc_last_cmd+0x40>
			temp[i] = last_message[i];
 800121e:	4a17      	ldr	r2, [pc, #92]	; (800127c <proc_last_cmd+0x7c>)
 8001220:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001224:	4413      	add	r3, r2
 8001226:	7819      	ldrb	r1, [r3, #0]
 8001228:	f107 0208 	add.w	r2, r7, #8
 800122c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001230:	4413      	add	r3, r2
 8001232:	460a      	mov	r2, r1
 8001234:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < BUFFER_SIZE; i++)
 8001236:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800123a:	3301      	adds	r3, #1
 800123c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001240:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001244:	2bff      	cmp	r3, #255	; 0xff
 8001246:	ddea      	ble.n	800121e <proc_last_cmd+0x1e>

		unsigned char cmd = check_command((char*) temp);
 8001248:	f107 0308 	add.w	r3, r7, #8
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fcc7 	bl	8000be0 <check_command>
 8001252:	4603      	mov	r3, r0
 8001254:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
		exec_command[cmd]((char*) temp);
 8001258:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800125c:	4a08      	ldr	r2, [pc, #32]	; (8001280 <proc_last_cmd+0x80>)
 800125e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001262:	f107 0208 	add.w	r2, r7, #8
 8001266:	4610      	mov	r0, r2
 8001268:	4798      	blx	r3
	}
	else
		send_UART("Invalid $ instruction syntax.");
}
 800126a:	e002      	b.n	8001272 <proc_last_cmd+0x72>
		send_UART("Invalid $ instruction syntax.");
 800126c:	4805      	ldr	r0, [pc, #20]	; (8001284 <proc_last_cmd+0x84>)
 800126e:	f000 fdff 	bl	8001e70 <send_UART>
}
 8001272:	bf00      	nop
 8001274:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20010488 	.word	0x20010488
 8001280:	20000000 	.word	0x20000000
 8001284:	0800aed0 	.word	0x0800aed0

08001288 <proc_help_cmd>:


void proc_help_cmd(char* message)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	if(message[1] == '\r')
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	3301      	adds	r3, #1
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b0d      	cmp	r3, #13
 8001298:	d109      	bne.n	80012ae <proc_help_cmd+0x26>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800129a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	4806      	ldr	r0, [pc, #24]	; (80012bc <proc_help_cmd+0x34>)
 80012a2:	f005 fb14 	bl	80068ce <strncpy>

		send_UART("MR <addr> <length>\n\r"
 80012a6:	4806      	ldr	r0, [pc, #24]	; (80012c0 <proc_help_cmd+0x38>)
 80012a8:	f000 fde2 	bl	8001e70 <send_UART>
					"$\n\r"
					"VER");
	}
	else
		send_UART("Invalid ? instruction syntax.");
}
 80012ac:	e002      	b.n	80012b4 <proc_help_cmd+0x2c>
		send_UART("Invalid ? instruction syntax.");
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <proc_help_cmd+0x3c>)
 80012b0:	f000 fdde 	bl	8001e70 <send_UART>
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20010488 	.word	0x20010488
 80012c0:	0800aef0 	.word	0x0800aef0
 80012c4:	0800afac 	.word	0x0800afac

080012c8 <proc_ver_cmd>:


void proc_ver_cmd(char* message)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	static int procs = 0;	// EASTER EGG

	if(message[3] == '\r')
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3303      	adds	r3, #3
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b0d      	cmp	r3, #13
 80012d8:	d113      	bne.n	8001302 <proc_ver_cmd+0x3a>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80012da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	480b      	ldr	r0, [pc, #44]	; (8001310 <proc_ver_cmd+0x48>)
 80012e2:	f005 faf4 	bl	80068ce <strncpy>
		sprintf((char*) message, "v1.%d - BOCKS & PRIEST - G5 PIEEIC2 EEIC UM - 2022", procs++);
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <proc_ver_cmd+0x4c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	4909      	ldr	r1, [pc, #36]	; (8001314 <proc_ver_cmd+0x4c>)
 80012ee:	600a      	str	r2, [r1, #0]
 80012f0:	461a      	mov	r2, r3
 80012f2:	4909      	ldr	r1, [pc, #36]	; (8001318 <proc_ver_cmd+0x50>)
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f005 fa47 	bl	8006788 <siprintf>
		send_UART((char*) message);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 fdb8 	bl	8001e70 <send_UART>
	}
	else
		send_UART("Invalid VER instruction syntax.");
}
 8001300:	e002      	b.n	8001308 <proc_ver_cmd+0x40>
		send_UART("Invalid VER instruction syntax.");
 8001302:	4806      	ldr	r0, [pc, #24]	; (800131c <proc_ver_cmd+0x54>)
 8001304:	f000 fdb4 	bl	8001e70 <send_UART>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20010488 	.word	0x20010488
 8001314:	20000228 	.word	0x20000228
 8001318:	0800afcc 	.word	0x0800afcc
 800131c:	0800b000 	.word	0x0800b000

08001320 <memory_read>:

//------------------------------------------------------------------------------------------------------------------


bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 8001320:	b480      	push	{r7}
 8001322:	b087      	sub	sp, #28
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 && addr_r > 0xFFFF && length < 0 && length > 0xFF)
		return false;

	if((0x10000 - addr_r) < length)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	429a      	cmp	r2, r3
 8001336:	d901      	bls.n	800133c <memory_read+0x1c>
		return false;
 8001338:	2300      	movs	r3, #0
 800133a:	e013      	b.n	8001364 <memory_read+0x44>

	for(int i = 0; i < length; i++)
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
 8001340:	e00b      	b.n	800135a <memory_read+0x3a>
	{
		data[i] = memory[addr_r++];
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	60fa      	str	r2, [r7, #12]
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	440a      	add	r2, r1
 800134e:	4908      	ldr	r1, [pc, #32]	; (8001370 <memory_read+0x50>)
 8001350:	5ccb      	ldrb	r3, [r1, r3]
 8001352:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	3301      	adds	r3, #1
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	429a      	cmp	r2, r3
 8001360:	d8ef      	bhi.n	8001342 <memory_read+0x22>
	}

	return true;
 8001362:	2301      	movs	r3, #1
}
 8001364:	4618      	mov	r0, r3
 8001366:	371c      	adds	r7, #28
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	20000380 	.word	0x20000380

08001374 <memory_write>:


bool memory_write(unsigned int addr, unsigned int length, int data)
{
 8001374:	b480      	push	{r7}
 8001376:	b087      	sub	sp, #28
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
	if(addr < 0 && addr > 0xFFFF && length < 0 && length > 0xFF && data < 0 && data > 0xFF)
		return false;

	if((0x10000 - addr) < length)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	429a      	cmp	r2, r3
 800138a:	d901      	bls.n	8001390 <memory_write+0x1c>
		return false;
 800138c:	2300      	movs	r3, #0
 800138e:	e011      	b.n	80013b4 <memory_write+0x40>

	for(int i = 0; i < length; i++)
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	e009      	b.n	80013aa <memory_write+0x36>
	{
		memory[addr++] = data;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	60fa      	str	r2, [r7, #12]
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	b2d1      	uxtb	r1, r2
 80013a0:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <memory_write+0x4c>)
 80013a2:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	3301      	adds	r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	68ba      	ldr	r2, [r7, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d8f1      	bhi.n	8001396 <memory_write+0x22>
	}

	return true;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	371c      	adds	r7, #28
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	20000380 	.word	0x20000380

080013c4 <make_pin_input>:


bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08e      	sub	sp, #56	; 0x38
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d10b      	bne.n	80013ec <make_pin_input+0x28>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b0b      	cmp	r3, #11
 80013d8:	d908      	bls.n	80013ec <make_pin_input+0x28>
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d105      	bne.n	80013ec <make_pin_input+0x28>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013e6:	d301      	bcc.n	80013ec <make_pin_input+0x28>
		return false;
 80013e8:	2300      	movs	r3, #0
 80013ea:	e07f      	b.n	80014ec <make_pin_input+0x128>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b05      	subs	r3, #5
 80013f0:	2b06      	cmp	r3, #6
 80013f2:	d85f      	bhi.n	80014b4 <make_pin_input+0xf0>
 80013f4:	a201      	add	r2, pc, #4	; (adr r2, 80013fc <make_pin_input+0x38>)
 80013f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fa:	bf00      	nop
 80013fc:	08001419 	.word	0x08001419
 8001400:	080014b5 	.word	0x080014b5
 8001404:	08001433 	.word	0x08001433
 8001408:	0800144d 	.word	0x0800144d
 800140c:	08001467 	.word	0x08001467
 8001410:	08001481 	.word	0x08001481
 8001414:	0800149b 	.word	0x0800149b

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001418:	4b36      	ldr	r3, [pc, #216]	; (80014f4 <make_pin_input+0x130>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141c:	4a35      	ldr	r2, [pc, #212]	; (80014f4 <make_pin_input+0x130>)
 800141e:	f043 0310 	orr.w	r3, r3, #16
 8001422:	6313      	str	r3, [r2, #48]	; 0x30
 8001424:	4b33      	ldr	r3, [pc, #204]	; (80014f4 <make_pin_input+0x130>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001428:	f003 0310 	and.w	r3, r3, #16
 800142c:	623b      	str	r3, [r7, #32]
 800142e:	6a3b      	ldr	r3, [r7, #32]
 8001430:	e040      	b.n	80014b4 <make_pin_input+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8001432:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <make_pin_input+0x130>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	4a2f      	ldr	r2, [pc, #188]	; (80014f4 <make_pin_input+0x130>)
 8001438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
 800143e:	4b2d      	ldr	r3, [pc, #180]	; (80014f4 <make_pin_input+0x130>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001446:	61fb      	str	r3, [r7, #28]
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	e033      	b.n	80014b4 <make_pin_input+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 800144c:	4b29      	ldr	r3, [pc, #164]	; (80014f4 <make_pin_input+0x130>)
 800144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001450:	4a28      	ldr	r2, [pc, #160]	; (80014f4 <make_pin_input+0x130>)
 8001452:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001456:	6313      	str	r3, [r2, #48]	; 0x30
 8001458:	4b26      	ldr	r3, [pc, #152]	; (80014f4 <make_pin_input+0x130>)
 800145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001460:	61bb      	str	r3, [r7, #24]
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	e026      	b.n	80014b4 <make_pin_input+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8001466:	4b23      	ldr	r3, [pc, #140]	; (80014f4 <make_pin_input+0x130>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a22      	ldr	r2, [pc, #136]	; (80014f4 <make_pin_input+0x130>)
 800146c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b20      	ldr	r3, [pc, #128]	; (80014f4 <make_pin_input+0x130>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	e019      	b.n	80014b4 <make_pin_input+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8001480:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <make_pin_input+0x130>)
 8001482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001484:	4a1b      	ldr	r2, [pc, #108]	; (80014f4 <make_pin_input+0x130>)
 8001486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800148a:	6313      	str	r3, [r2, #48]	; 0x30
 800148c:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <make_pin_input+0x130>)
 800148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001490:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001494:	613b      	str	r3, [r7, #16]
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	e00c      	b.n	80014b4 <make_pin_input+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 800149a:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <make_pin_input+0x130>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a15      	ldr	r2, [pc, #84]	; (80014f4 <make_pin_input+0x130>)
 80014a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <make_pin_input+0x130>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80014c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <make_pin_input+0x134>)
 80014d8:	4413      	add	r3, r2
 80014da:	029b      	lsls	r3, r3, #10
 80014dc:	461a      	mov	r2, r3
 80014de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e2:	4619      	mov	r1, r3
 80014e4:	4610      	mov	r0, r2
 80014e6:	f001 fc0f 	bl	8002d08 <HAL_GPIO_Init>

	return true;
 80014ea:	2301      	movs	r3, #1
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3738      	adds	r7, #56	; 0x38
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	0010007f 	.word	0x0010007f

080014fc <make_pin_output>:


bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08e      	sub	sp, #56	; 0x38
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d10b      	bne.n	8001524 <make_pin_output+0x28>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b0b      	cmp	r3, #11
 8001510:	d908      	bls.n	8001524 <make_pin_output+0x28>
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d105      	bne.n	8001524 <make_pin_output+0x28>
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800151e:	d301      	bcc.n	8001524 <make_pin_output+0x28>
		return false;
 8001520:	2300      	movs	r3, #0
 8001522:	e081      	b.n	8001628 <make_pin_output+0x12c>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b05      	subs	r3, #5
 8001528:	2b06      	cmp	r3, #6
 800152a:	d85f      	bhi.n	80015ec <make_pin_output+0xf0>
 800152c:	a201      	add	r2, pc, #4	; (adr r2, 8001534 <make_pin_output+0x38>)
 800152e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001532:	bf00      	nop
 8001534:	08001551 	.word	0x08001551
 8001538:	080015ed 	.word	0x080015ed
 800153c:	0800156b 	.word	0x0800156b
 8001540:	08001585 	.word	0x08001585
 8001544:	0800159f 	.word	0x0800159f
 8001548:	080015b9 	.word	0x080015b9
 800154c:	080015d3 	.word	0x080015d3

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8001550:	4b37      	ldr	r3, [pc, #220]	; (8001630 <make_pin_output+0x134>)
 8001552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001554:	4a36      	ldr	r2, [pc, #216]	; (8001630 <make_pin_output+0x134>)
 8001556:	f043 0310 	orr.w	r3, r3, #16
 800155a:	6313      	str	r3, [r2, #48]	; 0x30
 800155c:	4b34      	ldr	r3, [pc, #208]	; (8001630 <make_pin_output+0x134>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001560:	f003 0310 	and.w	r3, r3, #16
 8001564:	623b      	str	r3, [r7, #32]
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	e040      	b.n	80015ec <make_pin_output+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 800156a:	4b31      	ldr	r3, [pc, #196]	; (8001630 <make_pin_output+0x134>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a30      	ldr	r2, [pc, #192]	; (8001630 <make_pin_output+0x134>)
 8001570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b2e      	ldr	r3, [pc, #184]	; (8001630 <make_pin_output+0x134>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	e033      	b.n	80015ec <make_pin_output+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8001584:	4b2a      	ldr	r3, [pc, #168]	; (8001630 <make_pin_output+0x134>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	4a29      	ldr	r2, [pc, #164]	; (8001630 <make_pin_output+0x134>)
 800158a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800158e:	6313      	str	r3, [r2, #48]	; 0x30
 8001590:	4b27      	ldr	r3, [pc, #156]	; (8001630 <make_pin_output+0x134>)
 8001592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001598:	61bb      	str	r3, [r7, #24]
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	e026      	b.n	80015ec <make_pin_output+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 800159e:	4b24      	ldr	r3, [pc, #144]	; (8001630 <make_pin_output+0x134>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	4a23      	ldr	r2, [pc, #140]	; (8001630 <make_pin_output+0x134>)
 80015a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a8:	6313      	str	r3, [r2, #48]	; 0x30
 80015aa:	4b21      	ldr	r3, [pc, #132]	; (8001630 <make_pin_output+0x134>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	e019      	b.n	80015ec <make_pin_output+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <make_pin_output+0x134>)
 80015ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015bc:	4a1c      	ldr	r2, [pc, #112]	; (8001630 <make_pin_output+0x134>)
 80015be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015c2:	6313      	str	r3, [r2, #48]	; 0x30
 80015c4:	4b1a      	ldr	r3, [pc, #104]	; (8001630 <make_pin_output+0x134>)
 80015c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015cc:	613b      	str	r3, [r7, #16]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	e00c      	b.n	80015ec <make_pin_output+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 80015d2:	4b17      	ldr	r3, [pc, #92]	; (8001630 <make_pin_output+0x134>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a16      	ldr	r2, [pc, #88]	; (8001630 <make_pin_output+0x134>)
 80015d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <make_pin_output+0x134>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 80015fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	4313      	orrs	r3, r2
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	2300      	movs	r3, #0
 800160e:	633b      	str	r3, [r7, #48]	; 0x30


	// HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	4b08      	ldr	r3, [pc, #32]	; (8001634 <make_pin_output+0x138>)
 8001614:	4413      	add	r3, r2
 8001616:	029b      	lsls	r3, r3, #10
 8001618:	461a      	mov	r2, r3
 800161a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800161e:	4619      	mov	r1, r3
 8001620:	4610      	mov	r0, r2
 8001622:	f001 fb71 	bl	8002d08 <HAL_GPIO_Init>

	return true;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	3738      	adds	r7, #56	; 0x38
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40023800 	.word	0x40023800
 8001634:	0010007f 	.word	0x0010007f

08001638 <read_dig_input>:

bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d10b      	bne.n	8001662 <read_dig_input+0x2a>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2b0b      	cmp	r3, #11
 800164e:	d908      	bls.n	8001662 <read_dig_input+0x2a>
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d105      	bne.n	8001662 <read_dig_input+0x2a>
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800165c:	d301      	bcc.n	8001662 <read_dig_input+0x2a>
		return false;
 800165e:	2300      	movs	r3, #0
 8001660:	e028      	b.n	80016b4 <read_dig_input+0x7c>

	int mask = 1;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]

	for(int pin = 0; pin < 16; pin++)
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	e01f      	b.n	80016ac <read_dig_input+0x74>
	{
		if(pin_setting & mask)
 800166c:	697a      	ldr	r2, [r7, #20]
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	4013      	ands	r3, r2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00f      	beq.n	8001696 <read_dig_input+0x5e>
			pin_values[pin] = HAL_GPIO_ReadPin((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), (uint16_t) (0x0001U * (pin + 1)));
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	4b10      	ldr	r3, [pc, #64]	; (80016bc <read_dig_input+0x84>)
 800167a:	4413      	add	r3, r2
 800167c:	029b      	lsls	r3, r3, #10
 800167e:	4618      	mov	r0, r3
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	3301      	adds	r3, #1
 8001684:	b299      	uxth	r1, r3
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	18d4      	adds	r4, r2, r3
 800168c:	f001 fce8 	bl	8003060 <HAL_GPIO_ReadPin>
 8001690:	4603      	mov	r3, r0
 8001692:	7023      	strb	r3, [r4, #0]
 8001694:	e004      	b.n	80016a0 <read_dig_input+0x68>
		else
			pin_values[pin] = (GPIO_PinState) 0;
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	4413      	add	r3, r2
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
	for(int pin = 0; pin < 16; pin++)
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	3301      	adds	r3, #1
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	2b0f      	cmp	r3, #15
 80016b0:	dddc      	ble.n	800166c <read_dig_input+0x34>
	}

	return true;
 80016b2:	2301      	movs	r3, #1
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	371c      	adds	r7, #28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	0010007f 	.word	0x0010007f

080016c0 <write_dig_output>:

bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF && pin_values < 0x01 && pin_values > 0xFFFF)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d112      	bne.n	80016f8 <write_dig_output+0x38>
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2b0b      	cmp	r3, #11
 80016d6:	d90f      	bls.n	80016f8 <write_dig_output+0x38>
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10c      	bne.n	80016f8 <write_dig_output+0x38>
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e4:	d308      	bcc.n	80016f8 <write_dig_output+0x38>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d105      	bne.n	80016f8 <write_dig_output+0x38>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f2:	d301      	bcc.n	80016f8 <write_dig_output+0x38>
		return false;
 80016f4:	2300      	movs	r3, #0
 80016f6:	e024      	b.n	8001742 <write_dig_output+0x82>

	int mask = 1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	617b      	str	r3, [r7, #20]

	for(int pin = 0; pin < 16; pin++)
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
 8001700:	e01b      	b.n	800173a <write_dig_output+0x7a>
	{
		if(pin_setting & mask)
 8001702:	697a      	ldr	r2, [r7, #20]
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	4013      	ands	r3, r2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d013      	beq.n	8001734 <write_dig_output+0x74>
		{
			HAL_GPIO_WritePin((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), (uint16_t) (0x0001U * (pin + 1)), (GPIO_PinState) (pin_values & mask));
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	4b0f      	ldr	r3, [pc, #60]	; (800174c <write_dig_output+0x8c>)
 8001710:	4413      	add	r3, r2
 8001712:	029b      	lsls	r3, r3, #10
 8001714:	4618      	mov	r0, r3
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	3301      	adds	r3, #1
 800171a:	b299      	uxth	r1, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	b2db      	uxtb	r3, r3
 8001724:	4013      	ands	r3, r2
 8001726:	b2db      	uxtb	r3, r3
 8001728:	461a      	mov	r2, r3
 800172a:	f001 fcb1 	bl	8003090 <HAL_GPIO_WritePin>
			mask <<= 1;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	617b      	str	r3, [r7, #20]
	for(int pin = 0; pin < 16; pin++)
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	3301      	adds	r3, #1
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	2b0f      	cmp	r3, #15
 800173e:	dde0      	ble.n	8001702 <write_dig_output+0x42>
		}
	}

	return true;
 8001740:	2301      	movs	r3, #1
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	0010007f 	.word	0x0010007f

08001750 <analog_read>:

bool analog_read(unsigned int addr3, unsigned int* value)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 && addr3 > 0x0F)
		return false;

	config_ADC(addr3);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff f9fe 	bl	8000b5c <config_ADC>
	*value = read_ADC();
 8001760:	f7ff fa1e 	bl	8000ba0 <read_ADC>
 8001764:	4602      	mov	r2, r0
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	601a      	str	r2, [r3, #0]

	return true;
 800176a:	2301      	movs	r3, #1
}
 800176c:	4618      	mov	r0, r3
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800178a:	4b29      	ldr	r3, [pc, #164]	; (8001830 <MX_GPIO_Init+0xbc>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a28      	ldr	r2, [pc, #160]	; (8001830 <MX_GPIO_Init+0xbc>)
 8001790:	f043 0320 	orr.w	r3, r3, #32
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b26      	ldr	r3, [pc, #152]	; (8001830 <MX_GPIO_Init+0xbc>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0320 	and.w	r3, r3, #32
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017a2:	4b23      	ldr	r3, [pc, #140]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	4a22      	ldr	r2, [pc, #136]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	6313      	str	r3, [r2, #48]	; 0x30
 80017ae:	4b20      	ldr	r3, [pc, #128]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f003 0304 	and.w	r3, r3, #4
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a1c      	ldr	r2, [pc, #112]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	4a16      	ldr	r2, [pc, #88]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	; 0x30
 80017de:	4b14      	ldr	r3, [pc, #80]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	4a10      	ldr	r2, [pc, #64]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017f0:	f043 0308 	orr.w	r3, r3, #8
 80017f4:	6313      	str	r3, [r2, #48]	; 0x30
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <MX_GPIO_Init+0xbc>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001802:	2200      	movs	r2, #0
 8001804:	2101      	movs	r1, #1
 8001806:	480b      	ldr	r0, [pc, #44]	; (8001834 <MX_GPIO_Init+0xc0>)
 8001808:	f001 fc42 	bl	8003090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800180c:	2301      	movs	r3, #1
 800180e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001810:	2301      	movs	r3, #1
 8001812:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001818:	2300      	movs	r3, #0
 800181a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4619      	mov	r1, r3
 8001822:	4804      	ldr	r0, [pc, #16]	; (8001834 <MX_GPIO_Init+0xc0>)
 8001824:	f001 fa70 	bl	8002d08 <HAL_GPIO_Init>

}
 8001828:	bf00      	nop
 800182a:	3728      	adds	r7, #40	; 0x28
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40023800 	.word	0x40023800
 8001834:	40020400 	.word	0x40020400

08001838 <is_GPIO_pin_free>:

/* USER CODE BEGIN 2 */

bool is_GPIO_pin_free(unsigned int port_addr, unsigned int pin_setting)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	//	ADC3

	if(port_addr == 1)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d107      	bne.n	8001858 <is_GPIO_pin_free+0x20>
		if(pin_setting & 0x600F)
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	f246 030f 	movw	r3, #24591	; 0x600f
 800184e:	4013      	ands	r3, r2
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <is_GPIO_pin_free+0x20>
			return false;
 8001854:	2300      	movs	r3, #0
 8001856:	e028      	b.n	80018aa <is_GPIO_pin_free+0x72>

	if(port_addr == 3)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b03      	cmp	r3, #3
 800185c:	d106      	bne.n	800186c <is_GPIO_pin_free+0x34>
		if(pin_setting & 0x000F)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	f003 030f 	and.w	r3, r3, #15
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <is_GPIO_pin_free+0x34>
			return false;
 8001868:	2300      	movs	r3, #0
 800186a:	e01e      	b.n	80018aa <is_GPIO_pin_free+0x72>

	if(port_addr == 6)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b06      	cmp	r3, #6
 8001870:	d106      	bne.n	8001880 <is_GPIO_pin_free+0x48>
		if(pin_setting & 0x03FC)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <is_GPIO_pin_free+0x48>
			return false;
 800187c:	2300      	movs	r3, #0
 800187e:	e014      	b.n	80018aa <is_GPIO_pin_free+0x72>

	//	USART3

	if(port_addr == 4)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b04      	cmp	r3, #4
 8001884:	d106      	bne.n	8001894 <is_GPIO_pin_free+0x5c>
		if(pin_setting & 0x0180)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <is_GPIO_pin_free+0x5c>
			return false;
 8001890:	2300      	movs	r3, #0
 8001892:	e00a      	b.n	80018aa <is_GPIO_pin_free+0x72>

	//	LED1

	if(port_addr == 2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b02      	cmp	r3, #2
 8001898:	d106      	bne.n	80018a8 <is_GPIO_pin_free+0x70>
		if(pin_setting & 0x0001)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <is_GPIO_pin_free+0x70>
			return false;
 80018a4:	2300      	movs	r3, #0
 80018a6:	e000      	b.n	80018aa <is_GPIO_pin_free+0x72>

	return true;
 80018a8:	2301      	movs	r3, #1
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
	...

080018b8 <blink_LED>:

void blink_LED()
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80018bc:	2101      	movs	r1, #1
 80018be:	4806      	ldr	r0, [pc, #24]	; (80018d8 <blink_LED+0x20>)
 80018c0:	f001 fbff 	bl	80030c2 <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 80018c4:	20c8      	movs	r0, #200	; 0xc8
 80018c6:	f000 fc29 	bl	800211c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80018ca:	2101      	movs	r1, #1
 80018cc:	4802      	ldr	r0, [pc, #8]	; (80018d8 <blink_LED+0x20>)
 80018ce:	f001 fbf8 	bl	80030c2 <HAL_GPIO_TogglePin>
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40020400 	.word	0x40020400

080018dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b0c2      	sub	sp, #264	; 0x108
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018e2:	f000 fbbe 	bl	8002062 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018e6:	f000 f83d 	bl	8001964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018ea:	f7ff ff43 	bl	8001774 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80018ee:	f000 f9df 	bl	8001cb0 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 80018f2:	f7ff f86d 	bl	80009d0 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 80018f6:	2201      	movs	r2, #1
 80018f8:	4916      	ldr	r1, [pc, #88]	; (8001954 <main+0x78>)
 80018fa:	4817      	ldr	r0, [pc, #92]	; (8001958 <main+0x7c>)
 80018fc:	f002 fde0 	bl	80044c0 <HAL_UART_Receive_IT>
  send_UART(PROMPT);
 8001900:	4816      	ldr	r0, [pc, #88]	; (800195c <main+0x80>)
 8001902:	f000 fab5 	bl	8001e70 <send_UART>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 8001906:	f000 fa83 	bl	8001e10 <has_message_from_UART>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0fa      	beq.n	8001906 <main+0x2a>
	  {
		  blink_LED();
 8001910:	f7ff ffd2 	bl	80018b8 <blink_LED>

		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	4618      	mov	r0, r3
 8001918:	f000 fad4 	bl	8001ec4 <read_UART>

		  unsigned char cmd = check_command((char*) message);
 800191c:	1d3b      	adds	r3, r7, #4
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f95e 	bl	8000be0 <check_command>
 8001924:	4603      	mov	r3, r0
 8001926:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		  exec_command[cmd]((char*) message);
 800192a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800192e:	4a0c      	ldr	r2, [pc, #48]	; (8001960 <main+0x84>)
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	1d3a      	adds	r2, r7, #4
 8001936:	4610      	mov	r0, r2
 8001938:	4798      	blx	r3

		  while(is_transmitting_to_UART());
 800193a:	bf00      	nop
 800193c:	f000 fa74 	bl	8001e28 <is_transmitting_to_UART>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1fa      	bne.n	800193c <main+0x60>

		  reset_UART();
 8001946:	f000 fa7b 	bl	8001e40 <reset_UART>
		  send_UART(PROMPT);
 800194a:	4804      	ldr	r0, [pc, #16]	; (800195c <main+0x80>)
 800194c:	f000 fa90 	bl	8001e70 <send_UART>
	  if(has_message_from_UART())
 8001950:	e7d9      	b.n	8001906 <main+0x2a>
 8001952:	bf00      	nop
 8001954:	20000280 	.word	0x20000280
 8001958:	20010590 	.word	0x20010590
 800195c:	0800b020 	.word	0x0800b020
 8001960:	20000000 	.word	0x20000000

08001964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b094      	sub	sp, #80	; 0x50
 8001968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800196a:	f107 031c 	add.w	r3, r7, #28
 800196e:	2234      	movs	r2, #52	; 0x34
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f004 f8b2 	bl	8005adc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001978:	f107 0308 	add.w	r3, r7, #8
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001988:	4b2c      	ldr	r3, [pc, #176]	; (8001a3c <SystemClock_Config+0xd8>)
 800198a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198c:	4a2b      	ldr	r2, [pc, #172]	; (8001a3c <SystemClock_Config+0xd8>)
 800198e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001992:	6413      	str	r3, [r2, #64]	; 0x40
 8001994:	4b29      	ldr	r3, [pc, #164]	; (8001a3c <SystemClock_Config+0xd8>)
 8001996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001998:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019a0:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <SystemClock_Config+0xdc>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019a8:	4a25      	ldr	r2, [pc, #148]	; (8001a40 <SystemClock_Config+0xdc>)
 80019aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ae:	6013      	str	r3, [r2, #0]
 80019b0:	4b23      	ldr	r3, [pc, #140]	; (8001a40 <SystemClock_Config+0xdc>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019bc:	2302      	movs	r3, #2
 80019be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019c0:	2301      	movs	r3, #1
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c4:	2310      	movs	r3, #16
 80019c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019c8:	2302      	movs	r3, #2
 80019ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019cc:	2300      	movs	r3, #0
 80019ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019d0:	2308      	movs	r3, #8
 80019d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80019d4:	2360      	movs	r3, #96	; 0x60
 80019d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019d8:	2302      	movs	r3, #2
 80019da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019dc:	2304      	movs	r3, #4
 80019de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019e0:	2302      	movs	r3, #2
 80019e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e4:	f107 031c 	add.w	r3, r7, #28
 80019e8:	4618      	mov	r0, r3
 80019ea:	f001 fbd5 	bl	8003198 <HAL_RCC_OscConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019f4:	f000 f826 	bl	8001a44 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80019f8:	f001 fb7e 	bl	80030f8 <HAL_PWREx_EnableOverDrive>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001a02:	f000 f81f 	bl	8001a44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a06:	230f      	movs	r3, #15
 8001a08:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a1c:	f107 0308 	add.w	r3, r7, #8
 8001a20:	2103      	movs	r1, #3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f001 fe66 	bl	80036f4 <HAL_RCC_ClockConfig>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001a2e:	f000 f809 	bl	8001a44 <Error_Handler>
  }
}
 8001a32:	bf00      	nop
 8001a34:	3750      	adds	r7, #80	; 0x50
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40007000 	.word	0x40007000

08001a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a48:	b672      	cpsid	i
}
 8001a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a4c:	e7fe      	b.n	8001a4c <Error_Handler+0x8>
	...

08001a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_MspInit+0x44>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	4a0e      	ldr	r2, [pc, #56]	; (8001a94 <HAL_MspInit+0x44>)
 8001a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a60:	6413      	str	r3, [r2, #64]	; 0x40
 8001a62:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_MspInit+0x44>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_MspInit+0x44>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a72:	4a08      	ldr	r2, [pc, #32]	; (8001a94 <HAL_MspInit+0x44>)
 8001a74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a78:	6453      	str	r3, [r2, #68]	; 0x44
 8001a7a:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_MspInit+0x44>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a82:	603b      	str	r3, [r7, #0]
 8001a84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800

08001a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <NMI_Handler+0x4>

08001a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa2:	e7fe      	b.n	8001aa2 <HardFault_Handler+0x4>

08001aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa8:	e7fe      	b.n	8001aa8 <MemManage_Handler+0x4>

08001aaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aae:	e7fe      	b.n	8001aae <BusFault_Handler+0x4>

08001ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <UsageFault_Handler+0x4>

08001ab6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ae4:	f000 fafa 	bl	80020dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}

08001aec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <USART3_IRQHandler+0x10>)
 8001af2:	f002 fd33 	bl	800455c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20010590 	.word	0x20010590

08001b00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
	return 1;
 8001b04:	2301      	movs	r3, #1
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <_kill>:

int _kill(int pid, int sig)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b1a:	f003 ffb5 	bl	8005a88 <__errno>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2216      	movs	r2, #22
 8001b22:	601a      	str	r2, [r3, #0]
	return -1;
 8001b24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <_exit>:

void _exit (int status)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ffe7 	bl	8001b10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b42:	e7fe      	b.n	8001b42 <_exit+0x12>

08001b44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	e00a      	b.n	8001b6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b56:	f3af 8000 	nop.w
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	60ba      	str	r2, [r7, #8]
 8001b62:	b2ca      	uxtb	r2, r1
 8001b64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dbf0      	blt.n	8001b56 <_read+0x12>
	}

return len;
 8001b74:	687b      	ldr	r3, [r7, #4]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e009      	b.n	8001ba4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	60ba      	str	r2, [r7, #8]
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	dbf1      	blt.n	8001b90 <_write+0x12>
	}
	return len;
 8001bac:	687b      	ldr	r3, [r7, #4]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <_close>:

int _close(int file)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
	return -1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bde:	605a      	str	r2, [r3, #4]
	return 0;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <_isatty>:

int _isatty(int file)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
	return 1;
 8001bf6:	2301      	movs	r3, #1
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
	return 0;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c28:	4a14      	ldr	r2, [pc, #80]	; (8001c7c <_sbrk+0x5c>)
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <_sbrk+0x60>)
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <_sbrk+0x64>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <_sbrk+0x64>)
 8001c3e:	4a12      	ldr	r2, [pc, #72]	; (8001c88 <_sbrk+0x68>)
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d207      	bcs.n	8001c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c50:	f003 ff1a 	bl	8005a88 <__errno>
 8001c54:	4603      	mov	r3, r0
 8001c56:	220c      	movs	r2, #12
 8001c58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e009      	b.n	8001c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c66:	4b07      	ldr	r3, [pc, #28]	; (8001c84 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <_sbrk+0x64>)
 8001c70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20080000 	.word	0x20080000
 8001c80:	00000400 	.word	0x00000400
 8001c84:	2000022c 	.word	0x2000022c
 8001c88:	20010628 	.word	0x20010628

08001c8c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <SystemInit+0x20>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c96:	4a05      	ldr	r2, [pc, #20]	; (8001cac <SystemInit+0x20>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <MX_USART3_UART_Init+0x74>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8001cba:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <MX_USART3_UART_Init+0x78>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <MX_USART3_UART_Init+0x7c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	; (8001d30 <MX_USART3_UART_Init+0x80>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8001ccc:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <MX_USART3_UART_Init+0x84>)
 8001cce:	220d      	movs	r2, #13
 8001cd0:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cd2:	4b19      	ldr	r3, [pc, #100]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001cd4:	4a19      	ldr	r2, [pc, #100]	; (8001d3c <MX_USART3_UART_Init+0x8c>)
 8001cd6:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001cda:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cde:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce0:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ce6:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cec:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cf2:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001cf4:	220c      	movs	r2, #12
 8001cf6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d10:	4809      	ldr	r0, [pc, #36]	; (8001d38 <MX_USART3_UART_Init+0x88>)
 8001d12:	f002 fb19 	bl	8004348 <HAL_UART_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 8001d1c:	f7ff fe92 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20010384 	.word	0x20010384
 8001d28:	20010588 	.word	0x20010588
 8001d2c:	20010380 	.word	0x20010380
 8001d30:	2001058c 	.word	0x2001058c
 8001d34:	20010388 	.word	0x20010388
 8001d38:	20010590 	.word	0x20010590
 8001d3c:	40004800 	.word	0x40004800

08001d40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b0ae      	sub	sp, #184	; 0xb8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	2290      	movs	r2, #144	; 0x90
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4618      	mov	r0, r3
 8001d62:	f003 febb 	bl	8005adc <memset>
  if(uartHandle->Instance==USART3)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a26      	ldr	r2, [pc, #152]	; (8001e04 <HAL_UART_MspInit+0xc4>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d144      	bne.n	8001dfa <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d74:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d76:	2300      	movs	r3, #0
 8001d78:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f001 feba 	bl	8003af8 <HAL_RCCEx_PeriphCLKConfig>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001d8a:	f7ff fe5b 	bl	8001a44 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d8e:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_UART_MspInit+0xc8>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	4a1d      	ldr	r2, [pc, #116]	; (8001e08 <HAL_UART_MspInit+0xc8>)
 8001d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d98:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9a:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <HAL_UART_MspInit+0xc8>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da6:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <HAL_UART_MspInit+0xc8>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a17      	ldr	r2, [pc, #92]	; (8001e08 <HAL_UART_MspInit+0xc8>)
 8001dac:	f043 0308 	orr.w	r3, r3, #8
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <HAL_UART_MspInit+0xc8>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0308 	and.w	r3, r3, #8
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dbe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dd8:	2307      	movs	r3, #7
 8001dda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dde:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001de2:	4619      	mov	r1, r3
 8001de4:	4809      	ldr	r0, [pc, #36]	; (8001e0c <HAL_UART_MspInit+0xcc>)
 8001de6:	f000 ff8f 	bl	8002d08 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2100      	movs	r1, #0
 8001dee:	2027      	movs	r0, #39	; 0x27
 8001df0:	f000 fec1 	bl	8002b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001df4:	2027      	movs	r0, #39	; 0x27
 8001df6:	f000 feda 	bl	8002bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	37b8      	adds	r7, #184	; 0xb8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40004800 	.word	0x40004800
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40020c00 	.word	0x40020c00

08001e10 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
	return flagCPP;
 8001e14:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <has_message_from_UART+0x14>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20010384 	.word	0x20010384

08001e28 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
	return flagCPE;
 8001e2c:	4b03      	ldr	r3, [pc, #12]	; (8001e3c <is_transmitting_to_UART+0x14>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	20010588 	.word	0x20010588

08001e40 <reset_UART>:

void reset_UART()
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 8001e44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e48:	2100      	movs	r1, #0
 8001e4a:	4806      	ldr	r0, [pc, #24]	; (8001e64 <reset_UART+0x24>)
 8001e4c:	f003 fe46 	bl	8005adc <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8001e50:	2201      	movs	r2, #1
 8001e52:	4904      	ldr	r1, [pc, #16]	; (8001e64 <reset_UART+0x24>)
 8001e54:	4804      	ldr	r0, [pc, #16]	; (8001e68 <reset_UART+0x28>)
 8001e56:	f002 fb33 	bl	80044c0 <HAL_UART_Receive_IT>
	flagCPP = false;
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <reset_UART+0x2c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000280 	.word	0x20000280
 8001e68:	20010590 	.word	0x20010590
 8001e6c:	20010384 	.word	0x20010384

08001e70 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 8001e78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <send_UART+0x44>)
 8001e80:	f004 fd25 	bl	80068ce <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 8001e84:	480b      	ldr	r0, [pc, #44]	; (8001eb4 <send_UART+0x44>)
 8001e86:	f7fe f9db 	bl	8000240 <strlen>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <send_UART+0x44>)
 8001e90:	4413      	add	r3, r2
 8001e92:	4909      	ldr	r1, [pc, #36]	; (8001eb8 <send_UART+0x48>)
 8001e94:	461a      	mov	r2, r3
 8001e96:	460b      	mov	r3, r1
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <send_UART+0x4c>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4903      	ldr	r1, [pc, #12]	; (8001eb4 <send_UART+0x44>)
 8001ea6:	4806      	ldr	r0, [pc, #24]	; (8001ec0 <send_UART+0x50>)
 8001ea8:	f002 fa9c 	bl	80043e4 <HAL_UART_Transmit_IT>
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20010388 	.word	0x20010388
 8001eb8:	0800b024 	.word	0x0800b024
 8001ebc:	20010588 	.word	0x20010588
 8001ec0:	20010590 	.word	0x20010590

08001ec4 <read_UART>:

void read_UART(char* msg_to_read)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 8001ecc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ed0:	4903      	ldr	r1, [pc, #12]	; (8001ee0 <read_UART+0x1c>)
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f004 fcfb 	bl	80068ce <strncpy>
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000280 	.word	0x20000280

08001ee4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 8001eec:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <HAL_UART_RxCpltCallback+0xa8>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d146      	bne.n	8001f82 <HAL_UART_RxCpltCallback+0x9e>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r') //		CARRIAGE RETURN
 8001ef4:	4b26      	ldr	r3, [pc, #152]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a26      	ldr	r2, [pc, #152]	; (8001f94 <HAL_UART_RxCpltCallback+0xb0>)
 8001efa:	5cd3      	ldrb	r3, [r2, r3]
 8001efc:	2b0d      	cmp	r3, #13
 8001efe:	d106      	bne.n	8001f0e <HAL_UART_RxCpltCallback+0x2a>
	{
		UART_RX_index = 0;
 8001f00:	4b23      	ldr	r3, [pc, #140]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 8001f06:	4b21      	ldr	r3, [pc, #132]	; (8001f8c <HAL_UART_RxCpltCallback+0xa8>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
 8001f0c:	e03a      	b.n	8001f84 <HAL_UART_RxCpltCallback+0xa0>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 8001f0e:	4b20      	ldr	r3, [pc, #128]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a20      	ldr	r2, [pc, #128]	; (8001f94 <HAL_UART_RxCpltCallback+0xb0>)
 8001f14:	5cd3      	ldrb	r3, [r2, r3]
 8001f16:	2b08      	cmp	r3, #8
 8001f18:	d10e      	bne.n	8001f38 <HAL_UART_RxCpltCallback+0x54>
		{
			if(UART_RX_index == 0)
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d105      	bne.n	8001f2e <HAL_UART_RxCpltCallback+0x4a>
				UART_RX_index--;
 8001f22:	4b1b      	ldr	r3, [pc, #108]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	4a19      	ldr	r2, [pc, #100]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f2a:	6013      	str	r3, [r2, #0]
 8001f2c:	e004      	b.n	8001f38 <HAL_UART_RxCpltCallback+0x54>
			else
				UART_RX_index -= 2;
 8001f2e:	4b18      	ldr	r3, [pc, #96]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	3b02      	subs	r3, #2
 8001f34:	4a16      	ldr	r2, [pc, #88]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f36:	6013      	str	r3, [r2, #0]
		}

		if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 8001f38:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a15      	ldr	r2, [pc, #84]	; (8001f94 <HAL_UART_RxCpltCallback+0xb0>)
 8001f3e:	5cd3      	ldrb	r3, [r2, r3]
 8001f40:	2b1b      	cmp	r3, #27
 8001f42:	d103      	bne.n	8001f4c <HAL_UART_RxCpltCallback+0x68>
			UART_RX_index = -1;
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f46:	f04f 32ff 	mov.w	r2, #4294967295
 8001f4a:	601a      	str	r2, [r3, #0]

		if(UART_RX_buffer[UART_RX_index] == '$') //		$
 8001f4c:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a10      	ldr	r2, [pc, #64]	; (8001f94 <HAL_UART_RxCpltCallback+0xb0>)
 8001f52:	5cd3      	ldrb	r3, [r2, r3]
 8001f54:	2b24      	cmp	r3, #36	; 0x24
 8001f56:	d105      	bne.n	8001f64 <HAL_UART_RxCpltCallback+0x80>
		{
			UART_RX_index = 0;
 8001f58:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <HAL_UART_RxCpltCallback+0xb0>)
 8001f60:	2224      	movs	r2, #36	; 0x24
 8001f62:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 8001f64:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	4a09      	ldr	r2, [pc, #36]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <HAL_UART_RxCpltCallback+0xac>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a08      	ldr	r2, [pc, #32]	; (8001f94 <HAL_UART_RxCpltCallback+0xb0>)
 8001f74:	4413      	add	r3, r2
 8001f76:	2201      	movs	r2, #1
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4807      	ldr	r0, [pc, #28]	; (8001f98 <HAL_UART_RxCpltCallback+0xb4>)
 8001f7c:	f002 faa0 	bl	80044c0 <HAL_UART_Receive_IT>
 8001f80:	e000      	b.n	8001f84 <HAL_UART_RxCpltCallback+0xa0>
		return;
 8001f82:	bf00      	nop
	}
}
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20010384 	.word	0x20010384
 8001f90:	20010380 	.word	0x20010380
 8001f94:	20000280 	.word	0x20000280
 8001f98:	20010590 	.word	0x20010590

08001f9c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8001fa4:	4b16      	ldr	r3, [pc, #88]	; (8002000 <HAL_UART_TxCpltCallback+0x64>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	f083 0301 	eor.w	r3, r3, #1
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d122      	bne.n	8001ff8 <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 8001fb2:	4b14      	ldr	r3, [pc, #80]	; (8002004 <HAL_UART_TxCpltCallback+0x68>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a14      	ldr	r2, [pc, #80]	; (8002008 <HAL_UART_TxCpltCallback+0x6c>)
 8001fb8:	5cd3      	ldrb	r3, [r2, r3]
 8001fba:	2b0d      	cmp	r3, #13
 8001fbc:	d10d      	bne.n	8001fda <HAL_UART_TxCpltCallback+0x3e>
 8001fbe:	4b11      	ldr	r3, [pc, #68]	; (8002004 <HAL_UART_TxCpltCallback+0x68>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	4a10      	ldr	r2, [pc, #64]	; (8002008 <HAL_UART_TxCpltCallback+0x6c>)
 8001fc6:	5cd3      	ldrb	r3, [r2, r3]
 8001fc8:	2b0a      	cmp	r3, #10
 8001fca:	d006      	beq.n	8001fda <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 8001fcc:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <HAL_UART_TxCpltCallback+0x68>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 8001fd2:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_UART_TxCpltCallback+0x64>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
 8001fd8:	e00f      	b.n	8001ffa <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <HAL_UART_TxCpltCallback+0x68>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	4a08      	ldr	r2, [pc, #32]	; (8002004 <HAL_UART_TxCpltCallback+0x68>)
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	4b07      	ldr	r3, [pc, #28]	; (8002004 <HAL_UART_TxCpltCallback+0x68>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a07      	ldr	r2, [pc, #28]	; (8002008 <HAL_UART_TxCpltCallback+0x6c>)
 8001fea:	4413      	add	r3, r2
 8001fec:	2201      	movs	r2, #1
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4806      	ldr	r0, [pc, #24]	; (800200c <HAL_UART_TxCpltCallback+0x70>)
 8001ff2:	f002 f9f7 	bl	80043e4 <HAL_UART_Transmit_IT>
 8001ff6:	e000      	b.n	8001ffa <HAL_UART_TxCpltCallback+0x5e>
		return;
 8001ff8:	bf00      	nop
}
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20010588 	.word	0x20010588
 8002004:	2001058c 	.word	0x2001058c
 8002008:	20010388 	.word	0x20010388
 800200c:	20010590 	.word	0x20010590

08002010 <Reset_Handler>:
 8002010:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002048 <LoopFillZerobss+0x12>
 8002014:	480d      	ldr	r0, [pc, #52]	; (800204c <LoopFillZerobss+0x16>)
 8002016:	490e      	ldr	r1, [pc, #56]	; (8002050 <LoopFillZerobss+0x1a>)
 8002018:	4a0e      	ldr	r2, [pc, #56]	; (8002054 <LoopFillZerobss+0x1e>)
 800201a:	2300      	movs	r3, #0
 800201c:	e002      	b.n	8002024 <LoopCopyDataInit>

0800201e <CopyDataInit>:
 800201e:	58d4      	ldr	r4, [r2, r3]
 8002020:	50c4      	str	r4, [r0, r3]
 8002022:	3304      	adds	r3, #4

08002024 <LoopCopyDataInit>:
 8002024:	18c4      	adds	r4, r0, r3
 8002026:	428c      	cmp	r4, r1
 8002028:	d3f9      	bcc.n	800201e <CopyDataInit>
 800202a:	4a0b      	ldr	r2, [pc, #44]	; (8002058 <LoopFillZerobss+0x22>)
 800202c:	4c0b      	ldr	r4, [pc, #44]	; (800205c <LoopFillZerobss+0x26>)
 800202e:	2300      	movs	r3, #0
 8002030:	e001      	b.n	8002036 <LoopFillZerobss>

08002032 <FillZerobss>:
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	3204      	adds	r2, #4

08002036 <LoopFillZerobss>:
 8002036:	42a2      	cmp	r2, r4
 8002038:	d3fb      	bcc.n	8002032 <FillZerobss>
 800203a:	f7ff fe27 	bl	8001c8c <SystemInit>
 800203e:	f003 fd29 	bl	8005a94 <__libc_init_array>
 8002042:	f7ff fc4b 	bl	80018dc <main>
 8002046:	4770      	bx	lr
 8002048:	20080000 	.word	0x20080000
 800204c:	20000000 	.word	0x20000000
 8002050:	2000020c 	.word	0x2000020c
 8002054:	0800b524 	.word	0x0800b524
 8002058:	2000020c 	.word	0x2000020c
 800205c:	20010628 	.word	0x20010628

08002060 <ADC_IRQHandler>:
 8002060:	e7fe      	b.n	8002060 <ADC_IRQHandler>

08002062 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002066:	2003      	movs	r0, #3
 8002068:	f000 fd7a 	bl	8002b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800206c:	2000      	movs	r0, #0
 800206e:	f000 f805 	bl	800207c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002072:	f7ff fced 	bl	8001a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002084:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <HAL_InitTick+0x54>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <HAL_InitTick+0x58>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	4619      	mov	r1, r3
 800208e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002092:	fbb3 f3f1 	udiv	r3, r3, r1
 8002096:	fbb2 f3f3 	udiv	r3, r2, r3
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fd95 	bl	8002bca <HAL_SYSTICK_Config>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e00e      	b.n	80020c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b0f      	cmp	r3, #15
 80020ae:	d80a      	bhi.n	80020c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020b0:	2200      	movs	r2, #0
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	f04f 30ff 	mov.w	r0, #4294967295
 80020b8:	f000 fd5d 	bl	8002b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020bc:	4a06      	ldr	r2, [pc, #24]	; (80020d8 <HAL_InitTick+0x5c>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	e000      	b.n	80020c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	2000002c 	.word	0x2000002c
 80020d4:	20000034 	.word	0x20000034
 80020d8:	20000030 	.word	0x20000030

080020dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020e0:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_IncTick+0x20>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b06      	ldr	r3, [pc, #24]	; (8002100 <HAL_IncTick+0x24>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	4a04      	ldr	r2, [pc, #16]	; (8002100 <HAL_IncTick+0x24>)
 80020ee:	6013      	str	r3, [r2, #0]
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	20000034 	.word	0x20000034
 8002100:	20010614 	.word	0x20010614

08002104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return uwTick;
 8002108:	4b03      	ldr	r3, [pc, #12]	; (8002118 <HAL_GetTick+0x14>)
 800210a:	681b      	ldr	r3, [r3, #0]
}
 800210c:	4618      	mov	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	20010614 	.word	0x20010614

0800211c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002124:	f7ff ffee 	bl	8002104 <HAL_GetTick>
 8002128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002134:	d005      	beq.n	8002142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002136:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <HAL_Delay+0x44>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4413      	add	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002142:	bf00      	nop
 8002144:	f7ff ffde 	bl	8002104 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	429a      	cmp	r2, r3
 8002152:	d8f7      	bhi.n	8002144 <HAL_Delay+0x28>
  {
  }
}
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000034 	.word	0x20000034

08002164 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800216c:	2300      	movs	r3, #0
 800216e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e031      	b.n	80021de <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	2b00      	cmp	r3, #0
 8002180:	d109      	bne.n	8002196 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7fe fc76 	bl	8000a74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d116      	bne.n	80021d0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021a6:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <HAL_ADC_Init+0x84>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	f043 0202 	orr.w	r2, r3, #2
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 fb0a 	bl	80027cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	f023 0303 	bic.w	r3, r3, #3
 80021c6:	f043 0201 	orr.w	r2, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	641a      	str	r2, [r3, #64]	; 0x40
 80021ce:	e001      	b.n	80021d4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	ffffeefd 	.word	0xffffeefd

080021ec <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d101      	bne.n	8002206 <HAL_ADC_Start+0x1a>
 8002202:	2302      	movs	r3, #2
 8002204:	e0ad      	b.n	8002362 <HAL_ADC_Start+0x176>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b01      	cmp	r3, #1
 800221a:	d018      	beq.n	800224e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0201 	orr.w	r2, r2, #1
 800222a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800222c:	4b50      	ldr	r3, [pc, #320]	; (8002370 <HAL_ADC_Start+0x184>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a50      	ldr	r2, [pc, #320]	; (8002374 <HAL_ADC_Start+0x188>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	0c9a      	lsrs	r2, r3, #18
 8002238:	4613      	mov	r3, r2
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	4413      	add	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002240:	e002      	b.n	8002248 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	3b01      	subs	r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f9      	bne.n	8002242 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b01      	cmp	r3, #1
 800225a:	d175      	bne.n	8002348 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002260:	4b45      	ldr	r3, [pc, #276]	; (8002378 <HAL_ADC_Start+0x18c>)
 8002262:	4013      	ands	r3, r2
 8002264:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002276:	2b00      	cmp	r3, #0
 8002278:	d007      	beq.n	800228a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002282:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002296:	d106      	bne.n	80022a6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229c:	f023 0206 	bic.w	r2, r3, #6
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	645a      	str	r2, [r3, #68]	; 0x44
 80022a4:	e002      	b.n	80022ac <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80022bc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80022be:	4b2f      	ldr	r3, [pc, #188]	; (800237c <HAL_ADC_Start+0x190>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 031f 	and.w	r3, r3, #31
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d10f      	bne.n	80022ea <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d143      	bne.n	8002360 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	e03a      	b.n	8002360 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a24      	ldr	r2, [pc, #144]	; (8002380 <HAL_ADC_Start+0x194>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d10e      	bne.n	8002312 <HAL_ADC_Start+0x126>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d107      	bne.n	8002312 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002310:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002312:	4b1a      	ldr	r3, [pc, #104]	; (800237c <HAL_ADC_Start+0x190>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	2b00      	cmp	r3, #0
 800231c:	d120      	bne.n	8002360 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a18      	ldr	r2, [pc, #96]	; (8002384 <HAL_ADC_Start+0x198>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d11b      	bne.n	8002360 <HAL_ADC_Start+0x174>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d114      	bne.n	8002360 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	e00b      	b.n	8002360 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234c:	f043 0210 	orr.w	r2, r3, #16
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002358:	f043 0201 	orr.w	r2, r3, #1
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	2000002c 	.word	0x2000002c
 8002374:	431bde83 	.word	0x431bde83
 8002378:	fffff8fe 	.word	0xfffff8fe
 800237c:	40012300 	.word	0x40012300
 8002380:	40012000 	.word	0x40012000
 8002384:	40012200 	.word	0x40012200

08002388 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002396:	2b01      	cmp	r3, #1
 8002398:	d101      	bne.n	800239e <HAL_ADC_Stop+0x16>
 800239a:	2302      	movs	r3, #2
 800239c:	e01f      	b.n	80023de <HAL_ADC_Stop+0x56>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0201 	bic.w	r2, r2, #1
 80023b4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d107      	bne.n	80023d4 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <HAL_ADC_Stop+0x64>)
 80023ca:	4013      	ands	r3, r2
 80023cc:	f043 0201 	orr.w	r2, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	ffffeefe 	.word	0xffffeefe

080023f0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002408:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800240c:	d113      	bne.n	8002436 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800241c:	d10b      	bne.n	8002436 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f043 0220 	orr.w	r2, r3, #32
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e063      	b.n	80024fe <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002436:	f7ff fe65 	bl	8002104 <HAL_GetTick>
 800243a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800243c:	e021      	b.n	8002482 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002444:	d01d      	beq.n	8002482 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d007      	beq.n	800245c <HAL_ADC_PollForConversion+0x6c>
 800244c:	f7ff fe5a 	bl	8002104 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	429a      	cmp	r2, r3
 800245a:	d212      	bcs.n	8002482 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b02      	cmp	r3, #2
 8002468:	d00b      	beq.n	8002482 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f043 0204 	orr.w	r2, r3, #4
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e03d      	b.n	80024fe <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b02      	cmp	r3, #2
 800248e:	d1d6      	bne.n	800243e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f06f 0212 	mvn.w	r2, #18
 8002498:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d123      	bne.n	80024fc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d11f      	bne.n	80024fc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d006      	beq.n	80024d8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d111      	bne.n	80024fc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f4:	f043 0201 	orr.w	r2, r3, #1
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002534:	2b01      	cmp	r3, #1
 8002536:	d101      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1c>
 8002538:	2302      	movs	r3, #2
 800253a:	e136      	b.n	80027aa <HAL_ADC_ConfigChannel+0x28a>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b09      	cmp	r3, #9
 800254a:	d93a      	bls.n	80025c2 <HAL_ADC_ConfigChannel+0xa2>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002554:	d035      	beq.n	80025c2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68d9      	ldr	r1, [r3, #12]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	b29b      	uxth	r3, r3
 8002562:	461a      	mov	r2, r3
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	3b1e      	subs	r3, #30
 800256c:	2207      	movs	r2, #7
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	43da      	mvns	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	400a      	ands	r2, r1
 800257a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a8d      	ldr	r2, [pc, #564]	; (80027b8 <HAL_ADC_ConfigChannel+0x298>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d10a      	bne.n	800259c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68d9      	ldr	r1, [r3, #12]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	061a      	lsls	r2, r3, #24
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800259a:	e035      	b.n	8002608 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68d9      	ldr	r1, [r3, #12]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	4618      	mov	r0, r3
 80025ae:	4603      	mov	r3, r0
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	4403      	add	r3, r0
 80025b4:	3b1e      	subs	r3, #30
 80025b6:	409a      	lsls	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025c0:	e022      	b.n	8002608 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6919      	ldr	r1, [r3, #16]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	461a      	mov	r2, r3
 80025d0:	4613      	mov	r3, r2
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	4413      	add	r3, r2
 80025d6:	2207      	movs	r2, #7
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	43da      	mvns	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	400a      	ands	r2, r1
 80025e4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6919      	ldr	r1, [r3, #16]
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	4618      	mov	r0, r3
 80025f8:	4603      	mov	r3, r0
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4403      	add	r3, r0
 80025fe:	409a      	lsls	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b06      	cmp	r3, #6
 800260e:	d824      	bhi.n	800265a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4413      	add	r3, r2
 8002620:	3b05      	subs	r3, #5
 8002622:	221f      	movs	r2, #31
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43da      	mvns	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	400a      	ands	r2, r1
 8002630:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	b29b      	uxth	r3, r3
 800263e:	4618      	mov	r0, r3
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4413      	add	r3, r2
 800264a:	3b05      	subs	r3, #5
 800264c:	fa00 f203 	lsl.w	r2, r0, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	635a      	str	r2, [r3, #52]	; 0x34
 8002658:	e04c      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b0c      	cmp	r3, #12
 8002660:	d824      	bhi.n	80026ac <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	3b23      	subs	r3, #35	; 0x23
 8002674:	221f      	movs	r2, #31
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	43da      	mvns	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	400a      	ands	r2, r1
 8002682:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	b29b      	uxth	r3, r3
 8002690:	4618      	mov	r0, r3
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	4613      	mov	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	3b23      	subs	r3, #35	; 0x23
 800269e:	fa00 f203 	lsl.w	r2, r0, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	631a      	str	r2, [r3, #48]	; 0x30
 80026aa:	e023      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	3b41      	subs	r3, #65	; 0x41
 80026be:	221f      	movs	r2, #31
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43da      	mvns	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	400a      	ands	r2, r1
 80026cc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	b29b      	uxth	r3, r3
 80026da:	4618      	mov	r0, r3
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	3b41      	subs	r3, #65	; 0x41
 80026e8:	fa00 f203 	lsl.w	r2, r0, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a30      	ldr	r2, [pc, #192]	; (80027bc <HAL_ADC_ConfigChannel+0x29c>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d10a      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x1f4>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002706:	d105      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002708:	4b2d      	ldr	r3, [pc, #180]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	4a2c      	ldr	r2, [pc, #176]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800270e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002712:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a28      	ldr	r2, [pc, #160]	; (80027bc <HAL_ADC_ConfigChannel+0x29c>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10f      	bne.n	800273e <HAL_ADC_ConfigChannel+0x21e>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b12      	cmp	r3, #18
 8002724:	d10b      	bne.n	800273e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002726:	4b26      	ldr	r3, [pc, #152]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	4a25      	ldr	r2, [pc, #148]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800272c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002730:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002732:	4b23      	ldr	r3, [pc, #140]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	4a22      	ldr	r2, [pc, #136]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002738:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800273c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a1e      	ldr	r2, [pc, #120]	; (80027bc <HAL_ADC_ConfigChannel+0x29c>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d12b      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x280>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a1a      	ldr	r2, [pc, #104]	; (80027b8 <HAL_ADC_ConfigChannel+0x298>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d003      	beq.n	800275a <HAL_ADC_ConfigChannel+0x23a>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b11      	cmp	r3, #17
 8002758:	d122      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800275a:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	4a18      	ldr	r2, [pc, #96]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002760:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002764:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002766:	4b16      	ldr	r3, [pc, #88]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	4a15      	ldr	r2, [pc, #84]	; (80027c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800276c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002770:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a10      	ldr	r2, [pc, #64]	; (80027b8 <HAL_ADC_ConfigChannel+0x298>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d111      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800277c:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <HAL_ADC_ConfigChannel+0x2a4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a11      	ldr	r2, [pc, #68]	; (80027c8 <HAL_ADC_ConfigChannel+0x2a8>)
 8002782:	fba2 2303 	umull	r2, r3, r2, r3
 8002786:	0c9a      	lsrs	r2, r3, #18
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002792:	e002      	b.n	800279a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	3b01      	subs	r3, #1
 8002798:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1f9      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	10000012 	.word	0x10000012
 80027bc:	40012000 	.word	0x40012000
 80027c0:	40012300 	.word	0x40012300
 80027c4:	2000002c 	.word	0x2000002c
 80027c8:	431bde83 	.word	0x431bde83

080027cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80027d4:	4b78      	ldr	r3, [pc, #480]	; (80029b8 <ADC_Init+0x1ec>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4a77      	ldr	r2, [pc, #476]	; (80029b8 <ADC_Init+0x1ec>)
 80027da:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80027de:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80027e0:	4b75      	ldr	r3, [pc, #468]	; (80029b8 <ADC_Init+0x1ec>)
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4973      	ldr	r1, [pc, #460]	; (80029b8 <ADC_Init+0x1ec>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6859      	ldr	r1, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	021a      	lsls	r2, r3, #8
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	430a      	orrs	r2, r1
 8002810:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002820:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6859      	ldr	r1, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	430a      	orrs	r2, r1
 8002832:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002842:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6899      	ldr	r1, [r3, #8]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	4a58      	ldr	r2, [pc, #352]	; (80029bc <ADC_Init+0x1f0>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d022      	beq.n	80028a6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800286e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6899      	ldr	r1, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002890:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	6899      	ldr	r1, [r3, #8]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	e00f      	b.n	80028c6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0202 	bic.w	r2, r2, #2
 80028d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6899      	ldr	r1, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	005a      	lsls	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d01b      	beq.n	800292c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002902:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002912:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6859      	ldr	r1, [r3, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	3b01      	subs	r3, #1
 8002920:	035a      	lsls	r2, r3, #13
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	430a      	orrs	r2, r1
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	e007      	b.n	800293c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800293a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800294a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	3b01      	subs	r3, #1
 8002958:	051a      	lsls	r2, r3, #20
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002970:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6899      	ldr	r1, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800297e:	025a      	lsls	r2, r3, #9
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002996:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6899      	ldr	r1, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	029a      	lsls	r2, r3, #10
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	609a      	str	r2, [r3, #8]
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	40012300 	.word	0x40012300
 80029bc:	0f000001 	.word	0x0f000001

080029c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d0:	4b0b      	ldr	r3, [pc, #44]	; (8002a00 <__NVIC_SetPriorityGrouping+0x40>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029dc:	4013      	ands	r3, r2
 80029de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <__NVIC_SetPriorityGrouping+0x44>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ee:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <__NVIC_SetPriorityGrouping+0x40>)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	60d3      	str	r3, [r2, #12]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	e000ed00 	.word	0xe000ed00
 8002a04:	05fa0000 	.word	0x05fa0000

08002a08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a0c:	4b04      	ldr	r3, [pc, #16]	; (8002a20 <__NVIC_GetPriorityGrouping+0x18>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	0a1b      	lsrs	r3, r3, #8
 8002a12:	f003 0307 	and.w	r3, r3, #7
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	db0b      	blt.n	8002a4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	f003 021f 	and.w	r2, r3, #31
 8002a3c:	4907      	ldr	r1, [pc, #28]	; (8002a5c <__NVIC_EnableIRQ+0x38>)
 8002a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a42:	095b      	lsrs	r3, r3, #5
 8002a44:	2001      	movs	r0, #1
 8002a46:	fa00 f202 	lsl.w	r2, r0, r2
 8002a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	e000e100 	.word	0xe000e100

08002a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	6039      	str	r1, [r7, #0]
 8002a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	db0a      	blt.n	8002a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	490c      	ldr	r1, [pc, #48]	; (8002aac <__NVIC_SetPriority+0x4c>)
 8002a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7e:	0112      	lsls	r2, r2, #4
 8002a80:	b2d2      	uxtb	r2, r2
 8002a82:	440b      	add	r3, r1
 8002a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a88:	e00a      	b.n	8002aa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	4908      	ldr	r1, [pc, #32]	; (8002ab0 <__NVIC_SetPriority+0x50>)
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	3b04      	subs	r3, #4
 8002a98:	0112      	lsls	r2, r2, #4
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	761a      	strb	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000e100 	.word	0xe000e100
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b089      	sub	sp, #36	; 0x24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f1c3 0307 	rsb	r3, r3, #7
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	bf28      	it	cs
 8002ad2:	2304      	movcs	r3, #4
 8002ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3304      	adds	r3, #4
 8002ada:	2b06      	cmp	r3, #6
 8002adc:	d902      	bls.n	8002ae4 <NVIC_EncodePriority+0x30>
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	3b03      	subs	r3, #3
 8002ae2:	e000      	b.n	8002ae6 <NVIC_EncodePriority+0x32>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43da      	mvns	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	401a      	ands	r2, r3
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002afc:	f04f 31ff 	mov.w	r1, #4294967295
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	fa01 f303 	lsl.w	r3, r1, r3
 8002b06:	43d9      	mvns	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b0c:	4313      	orrs	r3, r2
         );
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3724      	adds	r7, #36	; 0x24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
	...

08002b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b2c:	d301      	bcc.n	8002b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e00f      	b.n	8002b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b32:	4a0a      	ldr	r2, [pc, #40]	; (8002b5c <SysTick_Config+0x40>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b3a:	210f      	movs	r1, #15
 8002b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b40:	f7ff ff8e 	bl	8002a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <SysTick_Config+0x40>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b4a:	4b04      	ldr	r3, [pc, #16]	; (8002b5c <SysTick_Config+0x40>)
 8002b4c:	2207      	movs	r2, #7
 8002b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	e000e010 	.word	0xe000e010

08002b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ff29 	bl	80029c0 <__NVIC_SetPriorityGrouping>
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
 8002b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b88:	f7ff ff3e 	bl	8002a08 <__NVIC_GetPriorityGrouping>
 8002b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	68b9      	ldr	r1, [r7, #8]
 8002b92:	6978      	ldr	r0, [r7, #20]
 8002b94:	f7ff ff8e 	bl	8002ab4 <NVIC_EncodePriority>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff ff5d 	bl	8002a60 <__NVIC_SetPriority>
}
 8002ba6:	bf00      	nop
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b082      	sub	sp, #8
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff ff31 	bl	8002a24 <__NVIC_EnableIRQ>
}
 8002bc2:	bf00      	nop
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff ffa2 	bl	8002b1c <SysTick_Config>
 8002bd8:	4603      	mov	r3, r0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b084      	sub	sp, #16
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bf0:	f7ff fa88 	bl	8002104 <HAL_GetTick>
 8002bf4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d008      	beq.n	8002c14 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2280      	movs	r2, #128	; 0x80
 8002c06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e052      	b.n	8002cba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f022 0216 	bic.w	r2, r2, #22
 8002c22:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695a      	ldr	r2, [r3, #20]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c32:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d103      	bne.n	8002c44 <HAL_DMA_Abort+0x62>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d007      	beq.n	8002c54 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0208 	bic.w	r2, r2, #8
 8002c52:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0201 	bic.w	r2, r2, #1
 8002c62:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c64:	e013      	b.n	8002c8e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c66:	f7ff fa4d 	bl	8002104 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b05      	cmp	r3, #5
 8002c72:	d90c      	bls.n	8002c8e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2220      	movs	r2, #32
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2203      	movs	r2, #3
 8002c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e015      	b.n	8002cba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1e4      	bne.n	8002c66 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	223f      	movs	r2, #63	; 0x3f
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d004      	beq.n	8002ce0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2280      	movs	r2, #128	; 0x80
 8002cda:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e00c      	b.n	8002cfa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2205      	movs	r2, #5
 8002ce4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0201 	bic.w	r2, r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
	...

08002d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	; 0x24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d22:	2300      	movs	r3, #0
 8002d24:	61fb      	str	r3, [r7, #28]
 8002d26:	e175      	b.n	8003014 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002d28:	2201      	movs	r2, #1
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	f040 8164 	bne.w	800300e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0303 	and.w	r3, r3, #3
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d005      	beq.n	8002d5e <HAL_GPIO_Init+0x56>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d130      	bne.n	8002dc0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	2203      	movs	r2, #3
 8002d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	4013      	ands	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d94:	2201      	movs	r2, #1
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	f003 0201 	and.w	r2, r3, #1
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	2b03      	cmp	r3, #3
 8002dca:	d017      	beq.n	8002dfc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d123      	bne.n	8002e50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	08da      	lsrs	r2, r3, #3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3208      	adds	r2, #8
 8002e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	08da      	lsrs	r2, r3, #3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3208      	adds	r2, #8
 8002e4a:	69b9      	ldr	r1, [r7, #24]
 8002e4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	2203      	movs	r2, #3
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f003 0203 	and.w	r2, r3, #3
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80be 	beq.w	800300e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e92:	4b66      	ldr	r3, [pc, #408]	; (800302c <HAL_GPIO_Init+0x324>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e96:	4a65      	ldr	r2, [pc, #404]	; (800302c <HAL_GPIO_Init+0x324>)
 8002e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e9e:	4b63      	ldr	r3, [pc, #396]	; (800302c <HAL_GPIO_Init+0x324>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002eaa:	4a61      	ldr	r2, [pc, #388]	; (8003030 <HAL_GPIO_Init+0x328>)
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	089b      	lsrs	r3, r3, #2
 8002eb0:	3302      	adds	r3, #2
 8002eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	220f      	movs	r2, #15
 8002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a58      	ldr	r2, [pc, #352]	; (8003034 <HAL_GPIO_Init+0x32c>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d037      	beq.n	8002f46 <HAL_GPIO_Init+0x23e>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a57      	ldr	r2, [pc, #348]	; (8003038 <HAL_GPIO_Init+0x330>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d031      	beq.n	8002f42 <HAL_GPIO_Init+0x23a>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a56      	ldr	r2, [pc, #344]	; (800303c <HAL_GPIO_Init+0x334>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d02b      	beq.n	8002f3e <HAL_GPIO_Init+0x236>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a55      	ldr	r2, [pc, #340]	; (8003040 <HAL_GPIO_Init+0x338>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d025      	beq.n	8002f3a <HAL_GPIO_Init+0x232>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a54      	ldr	r2, [pc, #336]	; (8003044 <HAL_GPIO_Init+0x33c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d01f      	beq.n	8002f36 <HAL_GPIO_Init+0x22e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a53      	ldr	r2, [pc, #332]	; (8003048 <HAL_GPIO_Init+0x340>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d019      	beq.n	8002f32 <HAL_GPIO_Init+0x22a>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a52      	ldr	r2, [pc, #328]	; (800304c <HAL_GPIO_Init+0x344>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d013      	beq.n	8002f2e <HAL_GPIO_Init+0x226>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a51      	ldr	r2, [pc, #324]	; (8003050 <HAL_GPIO_Init+0x348>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00d      	beq.n	8002f2a <HAL_GPIO_Init+0x222>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a50      	ldr	r2, [pc, #320]	; (8003054 <HAL_GPIO_Init+0x34c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d007      	beq.n	8002f26 <HAL_GPIO_Init+0x21e>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a4f      	ldr	r2, [pc, #316]	; (8003058 <HAL_GPIO_Init+0x350>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d101      	bne.n	8002f22 <HAL_GPIO_Init+0x21a>
 8002f1e:	2309      	movs	r3, #9
 8002f20:	e012      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f22:	230a      	movs	r3, #10
 8002f24:	e010      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f26:	2308      	movs	r3, #8
 8002f28:	e00e      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f2a:	2307      	movs	r3, #7
 8002f2c:	e00c      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f2e:	2306      	movs	r3, #6
 8002f30:	e00a      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f32:	2305      	movs	r3, #5
 8002f34:	e008      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f36:	2304      	movs	r3, #4
 8002f38:	e006      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e004      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f3e:	2302      	movs	r3, #2
 8002f40:	e002      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f42:	2301      	movs	r3, #1
 8002f44:	e000      	b.n	8002f48 <HAL_GPIO_Init+0x240>
 8002f46:	2300      	movs	r3, #0
 8002f48:	69fa      	ldr	r2, [r7, #28]
 8002f4a:	f002 0203 	and.w	r2, r2, #3
 8002f4e:	0092      	lsls	r2, r2, #2
 8002f50:	4093      	lsls	r3, r2
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002f58:	4935      	ldr	r1, [pc, #212]	; (8003030 <HAL_GPIO_Init+0x328>)
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f66:	4b3d      	ldr	r3, [pc, #244]	; (800305c <HAL_GPIO_Init+0x354>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f8a:	4a34      	ldr	r2, [pc, #208]	; (800305c <HAL_GPIO_Init+0x354>)
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f90:	4b32      	ldr	r3, [pc, #200]	; (800305c <HAL_GPIO_Init+0x354>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d003      	beq.n	8002fb4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fb4:	4a29      	ldr	r2, [pc, #164]	; (800305c <HAL_GPIO_Init+0x354>)
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fba:	4b28      	ldr	r3, [pc, #160]	; (800305c <HAL_GPIO_Init+0x354>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002fd6:	69ba      	ldr	r2, [r7, #24]
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fde:	4a1f      	ldr	r2, [pc, #124]	; (800305c <HAL_GPIO_Init+0x354>)
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fe4:	4b1d      	ldr	r3, [pc, #116]	; (800305c <HAL_GPIO_Init+0x354>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d003      	beq.n	8003008 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003008:	4a14      	ldr	r2, [pc, #80]	; (800305c <HAL_GPIO_Init+0x354>)
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3301      	adds	r3, #1
 8003012:	61fb      	str	r3, [r7, #28]
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	2b0f      	cmp	r3, #15
 8003018:	f67f ae86 	bls.w	8002d28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800301c:	bf00      	nop
 800301e:	bf00      	nop
 8003020:	3724      	adds	r7, #36	; 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40023800 	.word	0x40023800
 8003030:	40013800 	.word	0x40013800
 8003034:	40020000 	.word	0x40020000
 8003038:	40020400 	.word	0x40020400
 800303c:	40020800 	.word	0x40020800
 8003040:	40020c00 	.word	0x40020c00
 8003044:	40021000 	.word	0x40021000
 8003048:	40021400 	.word	0x40021400
 800304c:	40021800 	.word	0x40021800
 8003050:	40021c00 	.word	0x40021c00
 8003054:	40022000 	.word	0x40022000
 8003058:	40022400 	.word	0x40022400
 800305c:	40013c00 	.word	0x40013c00

08003060 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	460b      	mov	r3, r1
 800306a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	887b      	ldrh	r3, [r7, #2]
 8003072:	4013      	ands	r3, r2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d002      	beq.n	800307e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003078:	2301      	movs	r3, #1
 800307a:	73fb      	strb	r3, [r7, #15]
 800307c:	e001      	b.n	8003082 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800307e:	2300      	movs	r3, #0
 8003080:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003082:	7bfb      	ldrb	r3, [r7, #15]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	807b      	strh	r3, [r7, #2]
 800309c:	4613      	mov	r3, r2
 800309e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030a0:	787b      	ldrb	r3, [r7, #1]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80030ac:	e003      	b.n	80030b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80030ae:	887b      	ldrh	r3, [r7, #2]
 80030b0:	041a      	lsls	r2, r3, #16
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	619a      	str	r2, [r3, #24]
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b085      	sub	sp, #20
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	460b      	mov	r3, r1
 80030cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030d4:	887a      	ldrh	r2, [r7, #2]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	4013      	ands	r3, r2
 80030da:	041a      	lsls	r2, r3, #16
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	43d9      	mvns	r1, r3
 80030e0:	887b      	ldrh	r3, [r7, #2]
 80030e2:	400b      	ands	r3, r1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	619a      	str	r2, [r3, #24]
}
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80030fe:	2300      	movs	r3, #0
 8003100:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003102:	4b23      	ldr	r3, [pc, #140]	; (8003190 <HAL_PWREx_EnableOverDrive+0x98>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	4a22      	ldr	r2, [pc, #136]	; (8003190 <HAL_PWREx_EnableOverDrive+0x98>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	6413      	str	r3, [r2, #64]	; 0x40
 800310e:	4b20      	ldr	r3, [pc, #128]	; (8003190 <HAL_PWREx_EnableOverDrive+0x98>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800311a:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <HAL_PWREx_EnableOverDrive+0x9c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003124:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003126:	f7fe ffed 	bl	8002104 <HAL_GetTick>
 800312a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800312c:	e009      	b.n	8003142 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800312e:	f7fe ffe9 	bl	8002104 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800313c:	d901      	bls.n	8003142 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e022      	b.n	8003188 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003142:	4b14      	ldr	r3, [pc, #80]	; (8003194 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800314a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800314e:	d1ee      	bne.n	800312e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003150:	4b10      	ldr	r3, [pc, #64]	; (8003194 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a0f      	ldr	r2, [pc, #60]	; (8003194 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003156:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800315a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800315c:	f7fe ffd2 	bl	8002104 <HAL_GetTick>
 8003160:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003162:	e009      	b.n	8003178 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003164:	f7fe ffce 	bl	8002104 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003172:	d901      	bls.n	8003178 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e007      	b.n	8003188 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003178:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_PWREx_EnableOverDrive+0x9c>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003180:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003184:	d1ee      	bne.n	8003164 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40023800 	.word	0x40023800
 8003194:	40007000 	.word	0x40007000

08003198 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80031a0:	2300      	movs	r3, #0
 80031a2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e29b      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 8087 	beq.w	80032ca <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031bc:	4b96      	ldr	r3, [pc, #600]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 030c 	and.w	r3, r3, #12
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d00c      	beq.n	80031e2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031c8:	4b93      	ldr	r3, [pc, #588]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d112      	bne.n	80031fa <HAL_RCC_OscConfig+0x62>
 80031d4:	4b90      	ldr	r3, [pc, #576]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031e0:	d10b      	bne.n	80031fa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e2:	4b8d      	ldr	r3, [pc, #564]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d06c      	beq.n	80032c8 <HAL_RCC_OscConfig+0x130>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d168      	bne.n	80032c8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e275      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003202:	d106      	bne.n	8003212 <HAL_RCC_OscConfig+0x7a>
 8003204:	4b84      	ldr	r3, [pc, #528]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a83      	ldr	r2, [pc, #524]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800320a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800320e:	6013      	str	r3, [r2, #0]
 8003210:	e02e      	b.n	8003270 <HAL_RCC_OscConfig+0xd8>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10c      	bne.n	8003234 <HAL_RCC_OscConfig+0x9c>
 800321a:	4b7f      	ldr	r3, [pc, #508]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a7e      	ldr	r2, [pc, #504]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003220:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	4b7c      	ldr	r3, [pc, #496]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a7b      	ldr	r2, [pc, #492]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800322c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e01d      	b.n	8003270 <HAL_RCC_OscConfig+0xd8>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800323c:	d10c      	bne.n	8003258 <HAL_RCC_OscConfig+0xc0>
 800323e:	4b76      	ldr	r3, [pc, #472]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a75      	ldr	r2, [pc, #468]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003244:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	4b73      	ldr	r3, [pc, #460]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a72      	ldr	r2, [pc, #456]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	e00b      	b.n	8003270 <HAL_RCC_OscConfig+0xd8>
 8003258:	4b6f      	ldr	r3, [pc, #444]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a6e      	ldr	r2, [pc, #440]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800325e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	4b6c      	ldr	r3, [pc, #432]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a6b      	ldr	r2, [pc, #428]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800326a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800326e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d013      	beq.n	80032a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003278:	f7fe ff44 	bl	8002104 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003280:	f7fe ff40 	bl	8002104 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b64      	cmp	r3, #100	; 0x64
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e229      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003292:	4b61      	ldr	r3, [pc, #388]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0f0      	beq.n	8003280 <HAL_RCC_OscConfig+0xe8>
 800329e:	e014      	b.n	80032ca <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a0:	f7fe ff30 	bl	8002104 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a8:	f7fe ff2c 	bl	8002104 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	; 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e215      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ba:	4b57      	ldr	r3, [pc, #348]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0x110>
 80032c6:	e000      	b.n	80032ca <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d069      	beq.n	80033aa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032d6:	4b50      	ldr	r3, [pc, #320]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 030c 	and.w	r3, r3, #12
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032e2:	4b4d      	ldr	r3, [pc, #308]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d11c      	bne.n	8003328 <HAL_RCC_OscConfig+0x190>
 80032ee:	4b4a      	ldr	r3, [pc, #296]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d116      	bne.n	8003328 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032fa:	4b47      	ldr	r3, [pc, #284]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_RCC_OscConfig+0x17a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d001      	beq.n	8003312 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e1e9      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003312:	4b41      	ldr	r3, [pc, #260]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	493d      	ldr	r1, [pc, #244]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003326:	e040      	b.n	80033aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d023      	beq.n	8003378 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003330:	4b39      	ldr	r3, [pc, #228]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a38      	ldr	r2, [pc, #224]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003336:	f043 0301 	orr.w	r3, r3, #1
 800333a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333c:	f7fe fee2 	bl	8002104 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003344:	f7fe fede 	bl	8002104 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e1c7      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003356:	4b30      	ldr	r3, [pc, #192]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0f0      	beq.n	8003344 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003362:	4b2d      	ldr	r3, [pc, #180]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4929      	ldr	r1, [pc, #164]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
 8003376:	e018      	b.n	80033aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a26      	ldr	r2, [pc, #152]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 800337e:	f023 0301 	bic.w	r3, r3, #1
 8003382:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003384:	f7fe febe 	bl	8002104 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800338c:	f7fe feba 	bl	8002104 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e1a3      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800339e:	4b1e      	ldr	r3, [pc, #120]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d038      	beq.n	8003428 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d019      	beq.n	80033f2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033be:	4b16      	ldr	r3, [pc, #88]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80033c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033c2:	4a15      	ldr	r2, [pc, #84]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80033c4:	f043 0301 	orr.w	r3, r3, #1
 80033c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ca:	f7fe fe9b 	bl	8002104 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d2:	f7fe fe97 	bl	8002104 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e180      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e4:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80033e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x23a>
 80033f0:	e01a      	b.n	8003428 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033f2:	4b09      	ldr	r3, [pc, #36]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80033f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033f6:	4a08      	ldr	r2, [pc, #32]	; (8003418 <HAL_RCC_OscConfig+0x280>)
 80033f8:	f023 0301 	bic.w	r3, r3, #1
 80033fc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fe:	f7fe fe81 	bl	8002104 <HAL_GetTick>
 8003402:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003404:	e00a      	b.n	800341c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003406:	f7fe fe7d 	bl	8002104 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d903      	bls.n	800341c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e166      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
 8003418:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800341c:	4b92      	ldr	r3, [pc, #584]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 800341e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1ee      	bne.n	8003406 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 80a4 	beq.w	800357e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003436:	4b8c      	ldr	r3, [pc, #560]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10d      	bne.n	800345e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003442:	4b89      	ldr	r3, [pc, #548]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	4a88      	ldr	r2, [pc, #544]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800344c:	6413      	str	r3, [r2, #64]	; 0x40
 800344e:	4b86      	ldr	r3, [pc, #536]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800345a:	2301      	movs	r3, #1
 800345c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800345e:	4b83      	ldr	r3, [pc, #524]	; (800366c <HAL_RCC_OscConfig+0x4d4>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003466:	2b00      	cmp	r3, #0
 8003468:	d118      	bne.n	800349c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800346a:	4b80      	ldr	r3, [pc, #512]	; (800366c <HAL_RCC_OscConfig+0x4d4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a7f      	ldr	r2, [pc, #508]	; (800366c <HAL_RCC_OscConfig+0x4d4>)
 8003470:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003474:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003476:	f7fe fe45 	bl	8002104 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800347c:	e008      	b.n	8003490 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800347e:	f7fe fe41 	bl	8002104 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b64      	cmp	r3, #100	; 0x64
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e12a      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003490:	4b76      	ldr	r3, [pc, #472]	; (800366c <HAL_RCC_OscConfig+0x4d4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f0      	beq.n	800347e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d106      	bne.n	80034b2 <HAL_RCC_OscConfig+0x31a>
 80034a4:	4b70      	ldr	r3, [pc, #448]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a8:	4a6f      	ldr	r2, [pc, #444]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034aa:	f043 0301 	orr.w	r3, r3, #1
 80034ae:	6713      	str	r3, [r2, #112]	; 0x70
 80034b0:	e02d      	b.n	800350e <HAL_RCC_OscConfig+0x376>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCC_OscConfig+0x33c>
 80034ba:	4b6b      	ldr	r3, [pc, #428]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034be:	4a6a      	ldr	r2, [pc, #424]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034c0:	f023 0301 	bic.w	r3, r3, #1
 80034c4:	6713      	str	r3, [r2, #112]	; 0x70
 80034c6:	4b68      	ldr	r3, [pc, #416]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ca:	4a67      	ldr	r2, [pc, #412]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034cc:	f023 0304 	bic.w	r3, r3, #4
 80034d0:	6713      	str	r3, [r2, #112]	; 0x70
 80034d2:	e01c      	b.n	800350e <HAL_RCC_OscConfig+0x376>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b05      	cmp	r3, #5
 80034da:	d10c      	bne.n	80034f6 <HAL_RCC_OscConfig+0x35e>
 80034dc:	4b62      	ldr	r3, [pc, #392]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e0:	4a61      	ldr	r2, [pc, #388]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034e2:	f043 0304 	orr.w	r3, r3, #4
 80034e6:	6713      	str	r3, [r2, #112]	; 0x70
 80034e8:	4b5f      	ldr	r3, [pc, #380]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ec:	4a5e      	ldr	r2, [pc, #376]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034ee:	f043 0301 	orr.w	r3, r3, #1
 80034f2:	6713      	str	r3, [r2, #112]	; 0x70
 80034f4:	e00b      	b.n	800350e <HAL_RCC_OscConfig+0x376>
 80034f6:	4b5c      	ldr	r3, [pc, #368]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fa:	4a5b      	ldr	r2, [pc, #364]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	6713      	str	r3, [r2, #112]	; 0x70
 8003502:	4b59      	ldr	r3, [pc, #356]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003506:	4a58      	ldr	r2, [pc, #352]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003508:	f023 0304 	bic.w	r3, r3, #4
 800350c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d015      	beq.n	8003542 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003516:	f7fe fdf5 	bl	8002104 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351c:	e00a      	b.n	8003534 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351e:	f7fe fdf1 	bl	8002104 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	f241 3288 	movw	r2, #5000	; 0x1388
 800352c:	4293      	cmp	r3, r2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e0d8      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003534:	4b4c      	ldr	r3, [pc, #304]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ee      	beq.n	800351e <HAL_RCC_OscConfig+0x386>
 8003540:	e014      	b.n	800356c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003542:	f7fe fddf 	bl	8002104 <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003548:	e00a      	b.n	8003560 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354a:	f7fe fddb 	bl	8002104 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	f241 3288 	movw	r2, #5000	; 0x1388
 8003558:	4293      	cmp	r3, r2
 800355a:	d901      	bls.n	8003560 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e0c2      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003560:	4b41      	ldr	r3, [pc, #260]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1ee      	bne.n	800354a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800356c:	7dfb      	ldrb	r3, [r7, #23]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d105      	bne.n	800357e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003572:	4b3d      	ldr	r3, [pc, #244]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003576:	4a3c      	ldr	r2, [pc, #240]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003578:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800357c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 80ae 	beq.w	80036e4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003588:	4b37      	ldr	r3, [pc, #220]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f003 030c 	and.w	r3, r3, #12
 8003590:	2b08      	cmp	r3, #8
 8003592:	d06d      	beq.n	8003670 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	2b02      	cmp	r3, #2
 800359a:	d14b      	bne.n	8003634 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359c:	4b32      	ldr	r3, [pc, #200]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a31      	ldr	r2, [pc, #196]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80035a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a8:	f7fe fdac 	bl	8002104 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b0:	f7fe fda8 	bl	8002104 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e091      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c2:	4b29      	ldr	r3, [pc, #164]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f0      	bne.n	80035b0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	69da      	ldr	r2, [r3, #28]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035dc:	019b      	lsls	r3, r3, #6
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e4:	085b      	lsrs	r3, r3, #1
 80035e6:	3b01      	subs	r3, #1
 80035e8:	041b      	lsls	r3, r3, #16
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f0:	061b      	lsls	r3, r3, #24
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f8:	071b      	lsls	r3, r3, #28
 80035fa:	491b      	ldr	r1, [pc, #108]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003600:	4b19      	ldr	r3, [pc, #100]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a18      	ldr	r2, [pc, #96]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003606:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800360a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360c:	f7fe fd7a 	bl	8002104 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003614:	f7fe fd76 	bl	8002104 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e05f      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003626:	4b10      	ldr	r3, [pc, #64]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0f0      	beq.n	8003614 <HAL_RCC_OscConfig+0x47c>
 8003632:	e057      	b.n	80036e4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003634:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a0b      	ldr	r2, [pc, #44]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 800363a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800363e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003640:	f7fe fd60 	bl	8002104 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003648:	f7fe fd5c 	bl	8002104 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e045      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800365a:	4b03      	ldr	r3, [pc, #12]	; (8003668 <HAL_RCC_OscConfig+0x4d0>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0x4b0>
 8003666:	e03d      	b.n	80036e4 <HAL_RCC_OscConfig+0x54c>
 8003668:	40023800 	.word	0x40023800
 800366c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003670:	4b1f      	ldr	r3, [pc, #124]	; (80036f0 <HAL_RCC_OscConfig+0x558>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d030      	beq.n	80036e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003688:	429a      	cmp	r2, r3
 800368a:	d129      	bne.n	80036e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003696:	429a      	cmp	r2, r3
 8003698:	d122      	bne.n	80036e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036a0:	4013      	ands	r3, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d119      	bne.n	80036e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	085b      	lsrs	r3, r3, #1
 80036b8:	3b01      	subs	r3, #1
 80036ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036bc:	429a      	cmp	r2, r3
 80036be:	d10f      	bne.n	80036e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d107      	bne.n	80036e0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036dc:	429a      	cmp	r2, r3
 80036de:	d001      	beq.n	80036e4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e000      	b.n	80036e6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80036e4:	2300      	movs	r3, #0
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3718      	adds	r7, #24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40023800 	.word	0x40023800

080036f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0d0      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800370c:	4b6a      	ldr	r3, [pc, #424]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 030f 	and.w	r3, r3, #15
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d910      	bls.n	800373c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800371a:	4b67      	ldr	r3, [pc, #412]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f023 020f 	bic.w	r2, r3, #15
 8003722:	4965      	ldr	r1, [pc, #404]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	4313      	orrs	r3, r2
 8003728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800372a:	4b63      	ldr	r3, [pc, #396]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d001      	beq.n	800373c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e0b8      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d020      	beq.n	800378a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003754:	4b59      	ldr	r3, [pc, #356]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	4a58      	ldr	r2, [pc, #352]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 800375a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800375e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0308 	and.w	r3, r3, #8
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800376c:	4b53      	ldr	r3, [pc, #332]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4a52      	ldr	r2, [pc, #328]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003772:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003776:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003778:	4b50      	ldr	r3, [pc, #320]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	494d      	ldr	r1, [pc, #308]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003786:	4313      	orrs	r3, r2
 8003788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d040      	beq.n	8003818 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d107      	bne.n	80037ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379e:	4b47      	ldr	r3, [pc, #284]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d115      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e07f      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d107      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b6:	4b41      	ldr	r3, [pc, #260]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d109      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e073      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c6:	4b3d      	ldr	r3, [pc, #244]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e06b      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037d6:	4b39      	ldr	r3, [pc, #228]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f023 0203 	bic.w	r2, r3, #3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	4936      	ldr	r1, [pc, #216]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037e8:	f7fe fc8c 	bl	8002104 <HAL_GetTick>
 80037ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ee:	e00a      	b.n	8003806 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037f0:	f7fe fc88 	bl	8002104 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fe:	4293      	cmp	r3, r2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e053      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003806:	4b2d      	ldr	r3, [pc, #180]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 020c 	and.w	r2, r3, #12
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	429a      	cmp	r2, r3
 8003816:	d1eb      	bne.n	80037f0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003818:	4b27      	ldr	r3, [pc, #156]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 030f 	and.w	r3, r3, #15
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	429a      	cmp	r2, r3
 8003824:	d210      	bcs.n	8003848 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003826:	4b24      	ldr	r3, [pc, #144]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f023 020f 	bic.w	r2, r3, #15
 800382e:	4922      	ldr	r1, [pc, #136]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	4313      	orrs	r3, r2
 8003834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003836:	4b20      	ldr	r3, [pc, #128]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	429a      	cmp	r2, r3
 8003842:	d001      	beq.n	8003848 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e032      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0304 	and.w	r3, r3, #4
 8003850:	2b00      	cmp	r3, #0
 8003852:	d008      	beq.n	8003866 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003854:	4b19      	ldr	r3, [pc, #100]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4916      	ldr	r1, [pc, #88]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003862:	4313      	orrs	r3, r2
 8003864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0308 	and.w	r3, r3, #8
 800386e:	2b00      	cmp	r3, #0
 8003870:	d009      	beq.n	8003886 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003872:	4b12      	ldr	r3, [pc, #72]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	490e      	ldr	r1, [pc, #56]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003882:	4313      	orrs	r3, r2
 8003884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003886:	f000 f821 	bl	80038cc <HAL_RCC_GetSysClockFreq>
 800388a:	4602      	mov	r2, r0
 800388c:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	091b      	lsrs	r3, r3, #4
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	490a      	ldr	r1, [pc, #40]	; (80038c0 <HAL_RCC_ClockConfig+0x1cc>)
 8003898:	5ccb      	ldrb	r3, [r1, r3]
 800389a:	fa22 f303 	lsr.w	r3, r2, r3
 800389e:	4a09      	ldr	r2, [pc, #36]	; (80038c4 <HAL_RCC_ClockConfig+0x1d0>)
 80038a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038a2:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <HAL_RCC_ClockConfig+0x1d4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7fe fbe8 	bl	800207c <HAL_InitTick>

  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023c00 	.word	0x40023c00
 80038bc:	40023800 	.word	0x40023800
 80038c0:	0800b034 	.word	0x0800b034
 80038c4:	2000002c 	.word	0x2000002c
 80038c8:	20000030 	.word	0x20000030

080038cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80038d0:	b084      	sub	sp, #16
 80038d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80038d4:	2300      	movs	r3, #0
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	2300      	movs	r3, #0
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	2300      	movs	r3, #0
 80038de:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038e4:	4b67      	ldr	r3, [pc, #412]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 030c 	and.w	r3, r3, #12
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	d00d      	beq.n	800390c <HAL_RCC_GetSysClockFreq+0x40>
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	f200 80bd 	bhi.w	8003a70 <HAL_RCC_GetSysClockFreq+0x1a4>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d002      	beq.n	8003900 <HAL_RCC_GetSysClockFreq+0x34>
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d003      	beq.n	8003906 <HAL_RCC_GetSysClockFreq+0x3a>
 80038fe:	e0b7      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003900:	4b61      	ldr	r3, [pc, #388]	; (8003a88 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003902:	60bb      	str	r3, [r7, #8]
      break;
 8003904:	e0b7      	b.n	8003a76 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003906:	4b61      	ldr	r3, [pc, #388]	; (8003a8c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003908:	60bb      	str	r3, [r7, #8]
      break;
 800390a:	e0b4      	b.n	8003a76 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800390c:	4b5d      	ldr	r3, [pc, #372]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003914:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003916:	4b5b      	ldr	r3, [pc, #364]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d04d      	beq.n	80039be <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003922:	4b58      	ldr	r3, [pc, #352]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	099b      	lsrs	r3, r3, #6
 8003928:	461a      	mov	r2, r3
 800392a:	f04f 0300 	mov.w	r3, #0
 800392e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003932:	f04f 0100 	mov.w	r1, #0
 8003936:	ea02 0800 	and.w	r8, r2, r0
 800393a:	ea03 0901 	and.w	r9, r3, r1
 800393e:	4640      	mov	r0, r8
 8003940:	4649      	mov	r1, r9
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f04f 0300 	mov.w	r3, #0
 800394a:	014b      	lsls	r3, r1, #5
 800394c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003950:	0142      	lsls	r2, r0, #5
 8003952:	4610      	mov	r0, r2
 8003954:	4619      	mov	r1, r3
 8003956:	ebb0 0008 	subs.w	r0, r0, r8
 800395a:	eb61 0109 	sbc.w	r1, r1, r9
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	018b      	lsls	r3, r1, #6
 8003968:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800396c:	0182      	lsls	r2, r0, #6
 800396e:	1a12      	subs	r2, r2, r0
 8003970:	eb63 0301 	sbc.w	r3, r3, r1
 8003974:	f04f 0000 	mov.w	r0, #0
 8003978:	f04f 0100 	mov.w	r1, #0
 800397c:	00d9      	lsls	r1, r3, #3
 800397e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003982:	00d0      	lsls	r0, r2, #3
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	eb12 0208 	adds.w	r2, r2, r8
 800398c:	eb43 0309 	adc.w	r3, r3, r9
 8003990:	f04f 0000 	mov.w	r0, #0
 8003994:	f04f 0100 	mov.w	r1, #0
 8003998:	0259      	lsls	r1, r3, #9
 800399a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800399e:	0250      	lsls	r0, r2, #9
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4610      	mov	r0, r2
 80039a6:	4619      	mov	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	461a      	mov	r2, r3
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	f7fc fe5a 	bl	8000668 <__aeabi_uldivmod>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	4613      	mov	r3, r2
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	e04a      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039be:	4b31      	ldr	r3, [pc, #196]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	099b      	lsrs	r3, r3, #6
 80039c4:	461a      	mov	r2, r3
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80039ce:	f04f 0100 	mov.w	r1, #0
 80039d2:	ea02 0400 	and.w	r4, r2, r0
 80039d6:	ea03 0501 	and.w	r5, r3, r1
 80039da:	4620      	mov	r0, r4
 80039dc:	4629      	mov	r1, r5
 80039de:	f04f 0200 	mov.w	r2, #0
 80039e2:	f04f 0300 	mov.w	r3, #0
 80039e6:	014b      	lsls	r3, r1, #5
 80039e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80039ec:	0142      	lsls	r2, r0, #5
 80039ee:	4610      	mov	r0, r2
 80039f0:	4619      	mov	r1, r3
 80039f2:	1b00      	subs	r0, r0, r4
 80039f4:	eb61 0105 	sbc.w	r1, r1, r5
 80039f8:	f04f 0200 	mov.w	r2, #0
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	018b      	lsls	r3, r1, #6
 8003a02:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a06:	0182      	lsls	r2, r0, #6
 8003a08:	1a12      	subs	r2, r2, r0
 8003a0a:	eb63 0301 	sbc.w	r3, r3, r1
 8003a0e:	f04f 0000 	mov.w	r0, #0
 8003a12:	f04f 0100 	mov.w	r1, #0
 8003a16:	00d9      	lsls	r1, r3, #3
 8003a18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a1c:	00d0      	lsls	r0, r2, #3
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	1912      	adds	r2, r2, r4
 8003a24:	eb45 0303 	adc.w	r3, r5, r3
 8003a28:	f04f 0000 	mov.w	r0, #0
 8003a2c:	f04f 0100 	mov.w	r1, #0
 8003a30:	0299      	lsls	r1, r3, #10
 8003a32:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003a36:	0290      	lsls	r0, r2, #10
 8003a38:	4602      	mov	r2, r0
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	4610      	mov	r0, r2
 8003a3e:	4619      	mov	r1, r3
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	461a      	mov	r2, r3
 8003a44:	f04f 0300 	mov.w	r3, #0
 8003a48:	f7fc fe0e 	bl	8000668 <__aeabi_uldivmod>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	460b      	mov	r3, r1
 8003a50:	4613      	mov	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003a54:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	0c1b      	lsrs	r3, r3, #16
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	3301      	adds	r3, #1
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6c:	60bb      	str	r3, [r7, #8]
      break;
 8003a6e:	e002      	b.n	8003a76 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a70:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003a72:	60bb      	str	r3, [r7, #8]
      break;
 8003a74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a76:	68bb      	ldr	r3, [r7, #8]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003a82:	bf00      	nop
 8003a84:	40023800 	.word	0x40023800
 8003a88:	00f42400 	.word	0x00f42400
 8003a8c:	007a1200 	.word	0x007a1200

08003a90 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a94:	4b03      	ldr	r3, [pc, #12]	; (8003aa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a96:	681b      	ldr	r3, [r3, #0]
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	2000002c 	.word	0x2000002c

08003aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003aac:	f7ff fff0 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	0a9b      	lsrs	r3, r3, #10
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	4903      	ldr	r1, [pc, #12]	; (8003acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003abe:	5ccb      	ldrb	r3, [r1, r3]
 8003ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40023800 	.word	0x40023800
 8003acc:	0800b044 	.word	0x0800b044

08003ad0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ad4:	f7ff ffdc 	bl	8003a90 <HAL_RCC_GetHCLKFreq>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	0b5b      	lsrs	r3, r3, #13
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	4903      	ldr	r1, [pc, #12]	; (8003af4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ae6:	5ccb      	ldrb	r3, [r1, r3]
 8003ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	40023800 	.word	0x40023800
 8003af4:	0800b044 	.word	0x0800b044

08003af8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b088      	sub	sp, #32
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003b10:	2300      	movs	r3, #0
 8003b12:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d012      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b20:	4b69      	ldr	r3, [pc, #420]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	4a68      	ldr	r2, [pc, #416]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b26:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003b2a:	6093      	str	r3, [r2, #8]
 8003b2c:	4b66      	ldr	r3, [pc, #408]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b2e:	689a      	ldr	r2, [r3, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b34:	4964      	ldr	r1, [pc, #400]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003b42:	2301      	movs	r3, #1
 8003b44:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d017      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b52:	4b5d      	ldr	r3, [pc, #372]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b60:	4959      	ldr	r1, [pc, #356]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b70:	d101      	bne.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003b72:	2301      	movs	r3, #1
 8003b74:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d017      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b8e:	4b4e      	ldr	r3, [pc, #312]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b94:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9c:	494a      	ldr	r1, [pc, #296]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bac:	d101      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0320 	and.w	r3, r3, #32
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 808b 	beq.w	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bdc:	4b3a      	ldr	r3, [pc, #232]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	4a39      	ldr	r2, [pc, #228]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003be6:	6413      	str	r3, [r2, #64]	; 0x40
 8003be8:	4b37      	ldr	r3, [pc, #220]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf0:	60bb      	str	r3, [r7, #8]
 8003bf2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003bf4:	4b35      	ldr	r3, [pc, #212]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a34      	ldr	r2, [pc, #208]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bfe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c00:	f7fe fa80 	bl	8002104 <HAL_GetTick>
 8003c04:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c08:	f7fe fa7c 	bl	8002104 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b64      	cmp	r3, #100	; 0x64
 8003c14:	d901      	bls.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e38f      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c1a:	4b2c      	ldr	r3, [pc, #176]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c26:	4b28      	ldr	r3, [pc, #160]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c2e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d035      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d02e      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c44:	4b20      	ldr	r3, [pc, #128]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c4c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c4e:	4b1e      	ldr	r3, [pc, #120]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c52:	4a1d      	ldr	r2, [pc, #116]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c58:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5e:	4a1a      	ldr	r2, [pc, #104]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c64:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003c66:	4a18      	ldr	r2, [pc, #96]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c6c:	4b16      	ldr	r3, [pc, #88]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d114      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c78:	f7fe fa44 	bl	8002104 <HAL_GetTick>
 8003c7c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c7e:	e00a      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c80:	f7fe fa40 	bl	8002104 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e351      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c96:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0ee      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003caa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cae:	d111      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003cb0:	4b05      	ldr	r3, [pc, #20]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cbc:	4b04      	ldr	r3, [pc, #16]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003cbe:	400b      	ands	r3, r1
 8003cc0:	4901      	ldr	r1, [pc, #4]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	608b      	str	r3, [r1, #8]
 8003cc6:	e00b      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	40007000 	.word	0x40007000
 8003cd0:	0ffffcff 	.word	0x0ffffcff
 8003cd4:	4bb3      	ldr	r3, [pc, #716]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	4ab2      	ldr	r2, [pc, #712]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cda:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003cde:	6093      	str	r3, [r2, #8]
 8003ce0:	4bb0      	ldr	r3, [pc, #704]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ce2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cec:	49ad      	ldr	r1, [pc, #692]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0310 	and.w	r3, r3, #16
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d010      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cfe:	4ba9      	ldr	r3, [pc, #676]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d04:	4aa7      	ldr	r2, [pc, #668]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d0a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003d0e:	4ba5      	ldr	r3, [pc, #660]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d10:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d18:	49a2      	ldr	r1, [pc, #648]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d2c:	4b9d      	ldr	r3, [pc, #628]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d3a:	499a      	ldr	r1, [pc, #616]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00a      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d4e:	4b95      	ldr	r3, [pc, #596]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d5c:	4991      	ldr	r1, [pc, #580]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00a      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d70:	4b8c      	ldr	r3, [pc, #560]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d76:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d7e:	4989      	ldr	r1, [pc, #548]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00a      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d92:	4b84      	ldr	r3, [pc, #528]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da0:	4980      	ldr	r1, [pc, #512]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00a      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003db4:	4b7b      	ldr	r3, [pc, #492]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dba:	f023 0203 	bic.w	r2, r3, #3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc2:	4978      	ldr	r1, [pc, #480]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dd6:	4b73      	ldr	r3, [pc, #460]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ddc:	f023 020c 	bic.w	r2, r3, #12
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003de4:	496f      	ldr	r1, [pc, #444]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003df8:	4b6a      	ldr	r3, [pc, #424]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfe:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e06:	4967      	ldr	r1, [pc, #412]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e1a:	4b62      	ldr	r3, [pc, #392]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e20:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e28:	495e      	ldr	r1, [pc, #376]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e3c:	4b59      	ldr	r3, [pc, #356]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e4a:	4956      	ldr	r1, [pc, #344]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003e5e:	4b51      	ldr	r3, [pc, #324]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e64:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e6c:	494d      	ldr	r1, [pc, #308]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003e80:	4b48      	ldr	r3, [pc, #288]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e86:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8e:	4945      	ldr	r1, [pc, #276]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003ea2:	4b40      	ldr	r3, [pc, #256]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb0:	493c      	ldr	r1, [pc, #240]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003ec4:	4b37      	ldr	r3, [pc, #220]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eca:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ed2:	4934      	ldr	r1, [pc, #208]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d011      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003ee6:	4b2f      	ldr	r3, [pc, #188]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eec:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ef4:	492b      	ldr	r1, [pc, #172]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f04:	d101      	bne.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003f06:	2301      	movs	r3, #1
 8003f08:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0308 	and.w	r3, r3, #8
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003f16:	2301      	movs	r3, #1
 8003f18:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00a      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f26:	4b1f      	ldr	r3, [pc, #124]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f34:	491b      	ldr	r1, [pc, #108]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d00b      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f48:	4b16      	ldr	r3, [pc, #88]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f58:	4912      	ldr	r1, [pc, #72]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00b      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003f6c:	4b0d      	ldr	r3, [pc, #52]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f72:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f7c:	4909      	ldr	r1, [pc, #36]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00f      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f90:	4b04      	ldr	r3, [pc, #16]	; (8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f96:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa0:	e002      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003fa2:	bf00      	nop
 8003fa4:	40023800 	.word	0x40023800
 8003fa8:	4986      	ldr	r1, [pc, #536]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00b      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003fbc:	4b81      	ldr	r3, [pc, #516]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fc2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fcc:	497d      	ldr	r1, [pc, #500]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d006      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80d6 	beq.w	8004194 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003fe8:	4b76      	ldr	r3, [pc, #472]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a75      	ldr	r2, [pc, #468]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ff2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff4:	f7fe f886 	bl	8002104 <HAL_GetTick>
 8003ff8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ffc:	f7fe f882 	bl	8002104 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b64      	cmp	r3, #100	; 0x64
 8004008:	d901      	bls.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e195      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800400e:	4b6d      	ldr	r3, [pc, #436]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d021      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11d      	bne.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800402e:	4b65      	ldr	r3, [pc, #404]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004030:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004034:	0c1b      	lsrs	r3, r3, #16
 8004036:	f003 0303 	and.w	r3, r3, #3
 800403a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800403c:	4b61      	ldr	r3, [pc, #388]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800403e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004042:	0e1b      	lsrs	r3, r3, #24
 8004044:	f003 030f 	and.w	r3, r3, #15
 8004048:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	019a      	lsls	r2, r3, #6
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	041b      	lsls	r3, r3, #16
 8004054:	431a      	orrs	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	061b      	lsls	r3, r3, #24
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	071b      	lsls	r3, r3, #28
 8004062:	4958      	ldr	r1, [pc, #352]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d004      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800407e:	d00a      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004088:	2b00      	cmp	r3, #0
 800408a:	d02e      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004094:	d129      	bne.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004096:	4b4b      	ldr	r3, [pc, #300]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004098:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800409c:	0c1b      	lsrs	r3, r3, #16
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040a4:	4b47      	ldr	r3, [pc, #284]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040aa:	0f1b      	lsrs	r3, r3, #28
 80040ac:	f003 0307 	and.w	r3, r3, #7
 80040b0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	019a      	lsls	r2, r3, #6
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	061b      	lsls	r3, r3, #24
 80040c4:	431a      	orrs	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	071b      	lsls	r3, r3, #28
 80040ca:	493e      	ldr	r1, [pc, #248]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80040d2:	4b3c      	ldr	r3, [pc, #240]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040d8:	f023 021f 	bic.w	r2, r3, #31
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	3b01      	subs	r3, #1
 80040e2:	4938      	ldr	r1, [pc, #224]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d01d      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80040f6:	4b33      	ldr	r3, [pc, #204]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040fc:	0e1b      	lsrs	r3, r3, #24
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004104:	4b2f      	ldr	r3, [pc, #188]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004106:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800410a:	0f1b      	lsrs	r3, r3, #28
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	019a      	lsls	r2, r3, #6
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	041b      	lsls	r3, r3, #16
 800411e:	431a      	orrs	r2, r3
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	061b      	lsls	r3, r3, #24
 8004124:	431a      	orrs	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	071b      	lsls	r3, r3, #28
 800412a:	4926      	ldr	r1, [pc, #152]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800412c:	4313      	orrs	r3, r2
 800412e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d011      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	019a      	lsls	r2, r3, #6
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	041b      	lsls	r3, r3, #16
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	061b      	lsls	r3, r3, #24
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	071b      	lsls	r3, r3, #28
 800415a:	491a      	ldr	r1, [pc, #104]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004162:	4b18      	ldr	r3, [pc, #96]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a17      	ldr	r2, [pc, #92]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004168:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800416c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800416e:	f7fd ffc9 	bl	8002104 <HAL_GetTick>
 8004172:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004176:	f7fd ffc5 	bl	8002104 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b64      	cmp	r3, #100	; 0x64
 8004182:	d901      	bls.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e0d8      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004188:	4b0e      	ldr	r3, [pc, #56]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	2b01      	cmp	r3, #1
 8004198:	f040 80ce 	bne.w	8004338 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800419c:	4b09      	ldr	r3, [pc, #36]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a08      	ldr	r2, [pc, #32]	; (80041c4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80041a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a8:	f7fd ffac 	bl	8002104 <HAL_GetTick>
 80041ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80041ae:	e00b      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80041b0:	f7fd ffa8 	bl	8002104 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	; 0x64
 80041bc:	d904      	bls.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e0bb      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80041c2:	bf00      	nop
 80041c4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80041c8:	4b5e      	ldr	r3, [pc, #376]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041d4:	d0ec      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d009      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d02e      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d12a      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041fe:	4b51      	ldr	r3, [pc, #324]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004204:	0c1b      	lsrs	r3, r3, #16
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800420c:	4b4d      	ldr	r3, [pc, #308]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800420e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004212:	0f1b      	lsrs	r3, r3, #28
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	019a      	lsls	r2, r3, #6
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	041b      	lsls	r3, r3, #16
 8004224:	431a      	orrs	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	061b      	lsls	r3, r3, #24
 800422c:	431a      	orrs	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	071b      	lsls	r3, r3, #28
 8004232:	4944      	ldr	r1, [pc, #272]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004234:	4313      	orrs	r3, r2
 8004236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800423a:	4b42      	ldr	r3, [pc, #264]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800423c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004240:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004248:	3b01      	subs	r3, #1
 800424a:	021b      	lsls	r3, r3, #8
 800424c:	493d      	ldr	r1, [pc, #244]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d022      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004264:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004268:	d11d      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800426a:	4b36      	ldr	r3, [pc, #216]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800426c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004270:	0e1b      	lsrs	r3, r3, #24
 8004272:	f003 030f 	and.w	r3, r3, #15
 8004276:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004278:	4b32      	ldr	r3, [pc, #200]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800427a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427e:	0f1b      	lsrs	r3, r3, #28
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	019a      	lsls	r2, r3, #6
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	041b      	lsls	r3, r3, #16
 8004292:	431a      	orrs	r2, r3
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	061b      	lsls	r3, r3, #24
 8004298:	431a      	orrs	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	071b      	lsls	r3, r3, #28
 800429e:	4929      	ldr	r1, [pc, #164]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d028      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80042b2:	4b24      	ldr	r3, [pc, #144]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b8:	0e1b      	lsrs	r3, r3, #24
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80042c0:	4b20      	ldr	r3, [pc, #128]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c6:	0c1b      	lsrs	r3, r3, #16
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	019a      	lsls	r2, r3, #6
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	041b      	lsls	r3, r3, #16
 80042d8:	431a      	orrs	r2, r3
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	061b      	lsls	r3, r3, #24
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	071b      	lsls	r3, r3, #28
 80042e6:	4917      	ldr	r1, [pc, #92]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80042ee:	4b15      	ldr	r3, [pc, #84]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	4911      	ldr	r1, [pc, #68]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004304:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a0e      	ldr	r2, [pc, #56]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800430a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800430e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004310:	f7fd fef8 	bl	8002104 <HAL_GetTick>
 8004314:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004316:	e008      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004318:	f7fd fef4 	bl	8002104 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b64      	cmp	r3, #100	; 0x64
 8004324:	d901      	bls.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e007      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800432a:	4b06      	ldr	r3, [pc, #24]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004332:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004336:	d1ef      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3720      	adds	r7, #32
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40023800 	.word	0x40023800

08004348 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e040      	b.n	80043dc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7fd fce8 	bl	8001d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2224      	movs	r2, #36	; 0x24
 8004374:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 0201 	bic.w	r2, r2, #1
 8004384:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fbe8 	bl	8004b5c <UART_SetConfig>
 800438c:	4603      	mov	r3, r0
 800438e:	2b01      	cmp	r3, #1
 8004390:	d101      	bne.n	8004396 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e022      	b.n	80043dc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 fe3e 	bl	8005020 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685a      	ldr	r2, [r3, #4]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689a      	ldr	r2, [r3, #8]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0201 	orr.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fec5 	bl	8005164 <UART_CheckIdleState>
 80043da:	4603      	mov	r3, r0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b08b      	sub	sp, #44	; 0x2c
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	4613      	mov	r3, r2
 80043f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043f6:	2b20      	cmp	r3, #32
 80043f8:	d156      	bne.n	80044a8 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <HAL_UART_Transmit_IT+0x22>
 8004400:	88fb      	ldrh	r3, [r7, #6]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e04f      	b.n	80044aa <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004410:	2b01      	cmp	r3, #1
 8004412:	d101      	bne.n	8004418 <HAL_UART_Transmit_IT+0x34>
 8004414:	2302      	movs	r3, #2
 8004416:	e048      	b.n	80044aa <HAL_UART_Transmit_IT+0xc6>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	68ba      	ldr	r2, [r7, #8]
 8004424:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	88fa      	ldrh	r2, [r7, #6]
 800442a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	88fa      	ldrh	r2, [r7, #6]
 8004432:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2221      	movs	r2, #33	; 0x21
 8004448:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004452:	d107      	bne.n	8004464 <HAL_UART_Transmit_IT+0x80>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d103      	bne.n	8004464 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4a16      	ldr	r2, [pc, #88]	; (80044b8 <HAL_UART_Transmit_IT+0xd4>)
 8004460:	669a      	str	r2, [r3, #104]	; 0x68
 8004462:	e002      	b.n	800446a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4a15      	ldr	r2, [pc, #84]	; (80044bc <HAL_UART_Transmit_IT+0xd8>)
 8004468:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	e853 3f00 	ldrex	r3, [r3]
 800447e:	613b      	str	r3, [r7, #16]
   return(result);
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004486:	627b      	str	r3, [r7, #36]	; 0x24
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	461a      	mov	r2, r3
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	623b      	str	r3, [r7, #32]
 8004492:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004494:	69f9      	ldr	r1, [r7, #28]
 8004496:	6a3a      	ldr	r2, [r7, #32]
 8004498:	e841 2300 	strex	r3, r2, [r1]
 800449c:	61bb      	str	r3, [r7, #24]
   return(result);
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1e6      	bne.n	8004472 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	e000      	b.n	80044aa <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 80044a8:	2302      	movs	r3, #2
  }
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	372c      	adds	r7, #44	; 0x2c
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	080056bd 	.word	0x080056bd
 80044bc:	08005607 	.word	0x08005607

080044c0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08a      	sub	sp, #40	; 0x28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	4613      	mov	r3, r2
 80044cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044d2:	2b20      	cmp	r3, #32
 80044d4:	d13d      	bne.n	8004552 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d002      	beq.n	80044e2 <HAL_UART_Receive_IT+0x22>
 80044dc:	88fb      	ldrh	r3, [r7, #6]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e036      	b.n	8004554 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d101      	bne.n	80044f4 <HAL_UART_Receive_IT+0x34>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e02f      	b.n	8004554 <HAL_UART_Receive_IT+0x94>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d018      	beq.n	8004542 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	e853 3f00 	ldrex	r3, [r3]
 800451c:	613b      	str	r3, [r7, #16]
   return(result);
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	461a      	mov	r2, r3
 800452c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452e:	623b      	str	r3, [r7, #32]
 8004530:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004532:	69f9      	ldr	r1, [r7, #28]
 8004534:	6a3a      	ldr	r2, [r7, #32]
 8004536:	e841 2300 	strex	r3, r2, [r1]
 800453a:	61bb      	str	r3, [r7, #24]
   return(result);
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e6      	bne.n	8004510 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	461a      	mov	r2, r3
 8004546:	68b9      	ldr	r1, [r7, #8]
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 ff19 	bl	8005380 <UART_Start_Receive_IT>
 800454e:	4603      	mov	r3, r0
 8004550:	e000      	b.n	8004554 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004552:	2302      	movs	r3, #2
  }
}
 8004554:	4618      	mov	r0, r3
 8004556:	3728      	adds	r7, #40	; 0x28
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b0ba      	sub	sp, #232	; 0xe8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004582:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004586:	f640 030f 	movw	r3, #2063	; 0x80f
 800458a:	4013      	ands	r3, r2
 800458c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004590:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004594:	2b00      	cmp	r3, #0
 8004596:	d115      	bne.n	80045c4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800459c:	f003 0320 	and.w	r3, r3, #32
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00f      	beq.n	80045c4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80045a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045a8:	f003 0320 	and.w	r3, r3, #32
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 82a4 	beq.w	8004b02 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	4798      	blx	r3
      }
      return;
 80045c2:	e29e      	b.n	8004b02 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80045c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 8117 	beq.w	80047fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80045ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80045da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80045de:	4b85      	ldr	r3, [pc, #532]	; (80047f4 <HAL_UART_IRQHandler+0x298>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f000 810a 	beq.w	80047fc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80045e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d011      	beq.n	8004618 <HAL_UART_IRQHandler+0xbc>
 80045f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00b      	beq.n	8004618 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2201      	movs	r2, #1
 8004606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800460e:	f043 0201 	orr.w	r2, r3, #1
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d011      	beq.n	8004648 <HAL_UART_IRQHandler+0xec>
 8004624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00b      	beq.n	8004648 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2202      	movs	r2, #2
 8004636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800463e:	f043 0204 	orr.w	r2, r3, #4
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b00      	cmp	r3, #0
 8004652:	d011      	beq.n	8004678 <HAL_UART_IRQHandler+0x11c>
 8004654:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00b      	beq.n	8004678 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2204      	movs	r2, #4
 8004666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800466e:	f043 0202 	orr.w	r2, r3, #2
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800467c:	f003 0308 	and.w	r3, r3, #8
 8004680:	2b00      	cmp	r3, #0
 8004682:	d017      	beq.n	80046b4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b00      	cmp	r3, #0
 800468e:	d105      	bne.n	800469c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004694:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00b      	beq.n	80046b4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2208      	movs	r2, #8
 80046a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046aa:	f043 0208 	orr.w	r2, r3, #8
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80046b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d012      	beq.n	80046e6 <HAL_UART_IRQHandler+0x18a>
 80046c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00c      	beq.n	80046e6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046dc:	f043 0220 	orr.w	r2, r3, #32
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 820a 	beq.w	8004b06 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80046f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046f6:	f003 0320 	and.w	r3, r3, #32
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00d      	beq.n	800471a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b00      	cmp	r3, #0
 8004708:	d007      	beq.n	800471a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004720:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800472e:	2b40      	cmp	r3, #64	; 0x40
 8004730:	d005      	beq.n	800473e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004732:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004736:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800473a:	2b00      	cmp	r3, #0
 800473c:	d04f      	beq.n	80047de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fee8 	bl	8005514 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474e:	2b40      	cmp	r3, #64	; 0x40
 8004750:	d141      	bne.n	80047d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3308      	adds	r3, #8
 8004758:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004760:	e853 3f00 	ldrex	r3, [r3]
 8004764:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004768:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800476c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004770:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3308      	adds	r3, #8
 800477a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800477e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004782:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800478a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004796:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1d9      	bne.n	8004752 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d013      	beq.n	80047ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047aa:	4a13      	ldr	r2, [pc, #76]	; (80047f8 <HAL_UART_IRQHandler+0x29c>)
 80047ac:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fe fa85 	bl	8002cc2 <HAL_DMA_Abort_IT>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d017      	beq.n	80047ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80047c8:	4610      	mov	r0, r2
 80047ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047cc:	e00f      	b.n	80047ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f9a4 	bl	8004b1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d4:	e00b      	b.n	80047ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f9a0 	bl	8004b1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047dc:	e007      	b.n	80047ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f99c 	bl	8004b1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80047ec:	e18b      	b.n	8004b06 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ee:	bf00      	nop
    return;
 80047f0:	e189      	b.n	8004b06 <HAL_UART_IRQHandler+0x5aa>
 80047f2:	bf00      	nop
 80047f4:	04000120 	.word	0x04000120
 80047f8:	080055db 	.word	0x080055db

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004800:	2b01      	cmp	r3, #1
 8004802:	f040 8144 	bne.w	8004a8e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800480a:	f003 0310 	and.w	r3, r3, #16
 800480e:	2b00      	cmp	r3, #0
 8004810:	f000 813d 	beq.w	8004a8e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004818:	f003 0310 	and.w	r3, r3, #16
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8136 	beq.w	8004a8e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2210      	movs	r2, #16
 8004828:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004834:	2b40      	cmp	r3, #64	; 0x40
 8004836:	f040 80b2 	bne.w	800499e <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004846:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 815d 	beq.w	8004b0a <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004856:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800485a:	429a      	cmp	r2, r3
 800485c:	f080 8155 	bcs.w	8004b0a <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004866:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486e:	69db      	ldr	r3, [r3, #28]
 8004870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004874:	f000 8085 	beq.w	8004982 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004880:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004884:	e853 3f00 	ldrex	r3, [r3]
 8004888:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800488c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004890:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004894:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	461a      	mov	r2, r3
 800489e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80048a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80048a6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80048ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80048b2:	e841 2300 	strex	r3, r2, [r1]
 80048b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80048ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d1da      	bne.n	8004878 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	3308      	adds	r3, #8
 80048c8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048cc:	e853 3f00 	ldrex	r3, [r3]
 80048d0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80048d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048d4:	f023 0301 	bic.w	r3, r3, #1
 80048d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	3308      	adds	r3, #8
 80048e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80048e6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80048ea:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ec:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80048ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048f2:	e841 2300 	strex	r3, r2, [r1]
 80048f6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80048f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1e1      	bne.n	80048c2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	3308      	adds	r3, #8
 8004904:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004906:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004908:	e853 3f00 	ldrex	r3, [r3]
 800490c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800490e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004914:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3308      	adds	r3, #8
 800491e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004922:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004924:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004926:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004928:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800492a:	e841 2300 	strex	r3, r2, [r1]
 800492e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004930:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1e3      	bne.n	80048fe <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2220      	movs	r2, #32
 800493a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800494a:	e853 3f00 	ldrex	r3, [r3]
 800494e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004950:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004952:	f023 0310 	bic.w	r3, r3, #16
 8004956:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	461a      	mov	r2, r3
 8004960:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004964:	65bb      	str	r3, [r7, #88]	; 0x58
 8004966:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004968:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800496a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800496c:	e841 2300 	strex	r3, r2, [r1]
 8004970:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004972:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e4      	bne.n	8004942 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497c:	4618      	mov	r0, r3
 800497e:	f7fe f930 	bl	8002be2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800498e:	b29b      	uxth	r3, r3
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	b29b      	uxth	r3, r3
 8004994:	4619      	mov	r1, r3
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f8ca 	bl	8004b30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800499c:	e0b5      	b.n	8004b0a <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 80a7 	beq.w	8004b0e <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80049c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 80a2 	beq.w	8004b0e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d2:	e853 3f00 	ldrex	r3, [r3]
 80049d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80049d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	461a      	mov	r2, r3
 80049e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80049ec:	647b      	str	r3, [r7, #68]	; 0x44
 80049ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80049f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049f4:	e841 2300 	strex	r3, r2, [r1]
 80049f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80049fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1e4      	bne.n	80049ca <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3308      	adds	r3, #8
 8004a06:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0a:	e853 3f00 	ldrex	r3, [r3]
 8004a0e:	623b      	str	r3, [r7, #32]
   return(result);
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	f023 0301 	bic.w	r3, r3, #1
 8004a16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3308      	adds	r3, #8
 8004a20:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004a24:	633a      	str	r2, [r7, #48]	; 0x30
 8004a26:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a28:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a2c:	e841 2300 	strex	r3, r2, [r1]
 8004a30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1e3      	bne.n	8004a00 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	e853 3f00 	ldrex	r3, [r3]
 8004a56:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0310 	bic.w	r3, r3, #16
 8004a5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	461a      	mov	r2, r3
 8004a68:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a6c:	61fb      	str	r3, [r7, #28]
 8004a6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a70:	69b9      	ldr	r1, [r7, #24]
 8004a72:	69fa      	ldr	r2, [r7, #28]
 8004a74:	e841 2300 	strex	r3, r2, [r1]
 8004a78:	617b      	str	r3, [r7, #20]
   return(result);
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1e4      	bne.n	8004a4a <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a84:	4619      	mov	r1, r3
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f852 	bl	8004b30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004a8c:	e03f      	b.n	8004b0e <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00e      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x55c>
 8004a9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d008      	beq.n	8004ab8 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004aae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f000 f849 	bl	8004b48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ab6:	e02d      	b.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00e      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d008      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d01c      	beq.n	8004b12 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	4798      	blx	r3
    }
    return;
 8004ae0:	e017      	b.n	8004b12 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d012      	beq.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
 8004aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00c      	beq.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 fe3e 	bl	800577c <UART_EndTransmit_IT>
    return;
 8004b00:	e008      	b.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
      return;
 8004b02:	bf00      	nop
 8004b04:	e006      	b.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
    return;
 8004b06:	bf00      	nop
 8004b08:	e004      	b.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
      return;
 8004b0a:	bf00      	nop
 8004b0c:	e002      	b.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
      return;
 8004b0e:	bf00      	nop
 8004b10:	e000      	b.n	8004b14 <HAL_UART_IRQHandler+0x5b8>
    return;
 8004b12:	bf00      	nop
  }

}
 8004b14:	37e8      	adds	r7, #232	; 0xe8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop

08004b1c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b088      	sub	sp, #32
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b64:	2300      	movs	r3, #0
 8004b66:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	431a      	orrs	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	69db      	ldr	r3, [r3, #28]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	4ba7      	ldr	r3, [pc, #668]	; (8004e24 <UART_SetConfig+0x2c8>)
 8004b88:	4013      	ands	r3, r2
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6812      	ldr	r2, [r2, #0]
 8004b8e:	6979      	ldr	r1, [r7, #20]
 8004b90:	430b      	orrs	r3, r1
 8004b92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68da      	ldr	r2, [r3, #12]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a95      	ldr	r2, [pc, #596]	; (8004e28 <UART_SetConfig+0x2cc>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d120      	bne.n	8004c1a <UART_SetConfig+0xbe>
 8004bd8:	4b94      	ldr	r3, [pc, #592]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bde:	f003 0303 	and.w	r3, r3, #3
 8004be2:	2b03      	cmp	r3, #3
 8004be4:	d816      	bhi.n	8004c14 <UART_SetConfig+0xb8>
 8004be6:	a201      	add	r2, pc, #4	; (adr r2, 8004bec <UART_SetConfig+0x90>)
 8004be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bec:	08004bfd 	.word	0x08004bfd
 8004bf0:	08004c09 	.word	0x08004c09
 8004bf4:	08004c03 	.word	0x08004c03
 8004bf8:	08004c0f 	.word	0x08004c0f
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	77fb      	strb	r3, [r7, #31]
 8004c00:	e14f      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c02:	2302      	movs	r3, #2
 8004c04:	77fb      	strb	r3, [r7, #31]
 8004c06:	e14c      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c08:	2304      	movs	r3, #4
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e149      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c0e:	2308      	movs	r3, #8
 8004c10:	77fb      	strb	r3, [r7, #31]
 8004c12:	e146      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c14:	2310      	movs	r3, #16
 8004c16:	77fb      	strb	r3, [r7, #31]
 8004c18:	e143      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a84      	ldr	r2, [pc, #528]	; (8004e30 <UART_SetConfig+0x2d4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d132      	bne.n	8004c8a <UART_SetConfig+0x12e>
 8004c24:	4b81      	ldr	r3, [pc, #516]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b0c      	cmp	r3, #12
 8004c30:	d828      	bhi.n	8004c84 <UART_SetConfig+0x128>
 8004c32:	a201      	add	r2, pc, #4	; (adr r2, 8004c38 <UART_SetConfig+0xdc>)
 8004c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c38:	08004c6d 	.word	0x08004c6d
 8004c3c:	08004c85 	.word	0x08004c85
 8004c40:	08004c85 	.word	0x08004c85
 8004c44:	08004c85 	.word	0x08004c85
 8004c48:	08004c79 	.word	0x08004c79
 8004c4c:	08004c85 	.word	0x08004c85
 8004c50:	08004c85 	.word	0x08004c85
 8004c54:	08004c85 	.word	0x08004c85
 8004c58:	08004c73 	.word	0x08004c73
 8004c5c:	08004c85 	.word	0x08004c85
 8004c60:	08004c85 	.word	0x08004c85
 8004c64:	08004c85 	.word	0x08004c85
 8004c68:	08004c7f 	.word	0x08004c7f
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	77fb      	strb	r3, [r7, #31]
 8004c70:	e117      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c72:	2302      	movs	r3, #2
 8004c74:	77fb      	strb	r3, [r7, #31]
 8004c76:	e114      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c78:	2304      	movs	r3, #4
 8004c7a:	77fb      	strb	r3, [r7, #31]
 8004c7c:	e111      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c7e:	2308      	movs	r3, #8
 8004c80:	77fb      	strb	r3, [r7, #31]
 8004c82:	e10e      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c84:	2310      	movs	r3, #16
 8004c86:	77fb      	strb	r3, [r7, #31]
 8004c88:	e10b      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a69      	ldr	r2, [pc, #420]	; (8004e34 <UART_SetConfig+0x2d8>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d120      	bne.n	8004cd6 <UART_SetConfig+0x17a>
 8004c94:	4b65      	ldr	r3, [pc, #404]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004c9e:	2b30      	cmp	r3, #48	; 0x30
 8004ca0:	d013      	beq.n	8004cca <UART_SetConfig+0x16e>
 8004ca2:	2b30      	cmp	r3, #48	; 0x30
 8004ca4:	d814      	bhi.n	8004cd0 <UART_SetConfig+0x174>
 8004ca6:	2b20      	cmp	r3, #32
 8004ca8:	d009      	beq.n	8004cbe <UART_SetConfig+0x162>
 8004caa:	2b20      	cmp	r3, #32
 8004cac:	d810      	bhi.n	8004cd0 <UART_SetConfig+0x174>
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <UART_SetConfig+0x15c>
 8004cb2:	2b10      	cmp	r3, #16
 8004cb4:	d006      	beq.n	8004cc4 <UART_SetConfig+0x168>
 8004cb6:	e00b      	b.n	8004cd0 <UART_SetConfig+0x174>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	77fb      	strb	r3, [r7, #31]
 8004cbc:	e0f1      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	77fb      	strb	r3, [r7, #31]
 8004cc2:	e0ee      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	77fb      	strb	r3, [r7, #31]
 8004cc8:	e0eb      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004cca:	2308      	movs	r3, #8
 8004ccc:	77fb      	strb	r3, [r7, #31]
 8004cce:	e0e8      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	77fb      	strb	r3, [r7, #31]
 8004cd4:	e0e5      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a57      	ldr	r2, [pc, #348]	; (8004e38 <UART_SetConfig+0x2dc>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d120      	bne.n	8004d22 <UART_SetConfig+0x1c6>
 8004ce0:	4b52      	ldr	r3, [pc, #328]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004cea:	2bc0      	cmp	r3, #192	; 0xc0
 8004cec:	d013      	beq.n	8004d16 <UART_SetConfig+0x1ba>
 8004cee:	2bc0      	cmp	r3, #192	; 0xc0
 8004cf0:	d814      	bhi.n	8004d1c <UART_SetConfig+0x1c0>
 8004cf2:	2b80      	cmp	r3, #128	; 0x80
 8004cf4:	d009      	beq.n	8004d0a <UART_SetConfig+0x1ae>
 8004cf6:	2b80      	cmp	r3, #128	; 0x80
 8004cf8:	d810      	bhi.n	8004d1c <UART_SetConfig+0x1c0>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <UART_SetConfig+0x1a8>
 8004cfe:	2b40      	cmp	r3, #64	; 0x40
 8004d00:	d006      	beq.n	8004d10 <UART_SetConfig+0x1b4>
 8004d02:	e00b      	b.n	8004d1c <UART_SetConfig+0x1c0>
 8004d04:	2300      	movs	r3, #0
 8004d06:	77fb      	strb	r3, [r7, #31]
 8004d08:	e0cb      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	77fb      	strb	r3, [r7, #31]
 8004d0e:	e0c8      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d10:	2304      	movs	r3, #4
 8004d12:	77fb      	strb	r3, [r7, #31]
 8004d14:	e0c5      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d16:	2308      	movs	r3, #8
 8004d18:	77fb      	strb	r3, [r7, #31]
 8004d1a:	e0c2      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d1c:	2310      	movs	r3, #16
 8004d1e:	77fb      	strb	r3, [r7, #31]
 8004d20:	e0bf      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a45      	ldr	r2, [pc, #276]	; (8004e3c <UART_SetConfig+0x2e0>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d125      	bne.n	8004d78 <UART_SetConfig+0x21c>
 8004d2c:	4b3f      	ldr	r3, [pc, #252]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d3a:	d017      	beq.n	8004d6c <UART_SetConfig+0x210>
 8004d3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d40:	d817      	bhi.n	8004d72 <UART_SetConfig+0x216>
 8004d42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d46:	d00b      	beq.n	8004d60 <UART_SetConfig+0x204>
 8004d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d4c:	d811      	bhi.n	8004d72 <UART_SetConfig+0x216>
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <UART_SetConfig+0x1fe>
 8004d52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d56:	d006      	beq.n	8004d66 <UART_SetConfig+0x20a>
 8004d58:	e00b      	b.n	8004d72 <UART_SetConfig+0x216>
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	77fb      	strb	r3, [r7, #31]
 8004d5e:	e0a0      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d60:	2302      	movs	r3, #2
 8004d62:	77fb      	strb	r3, [r7, #31]
 8004d64:	e09d      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d66:	2304      	movs	r3, #4
 8004d68:	77fb      	strb	r3, [r7, #31]
 8004d6a:	e09a      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d6c:	2308      	movs	r3, #8
 8004d6e:	77fb      	strb	r3, [r7, #31]
 8004d70:	e097      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d72:	2310      	movs	r3, #16
 8004d74:	77fb      	strb	r3, [r7, #31]
 8004d76:	e094      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a30      	ldr	r2, [pc, #192]	; (8004e40 <UART_SetConfig+0x2e4>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d125      	bne.n	8004dce <UART_SetConfig+0x272>
 8004d82:	4b2a      	ldr	r3, [pc, #168]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d88:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004d8c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d90:	d017      	beq.n	8004dc2 <UART_SetConfig+0x266>
 8004d92:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d96:	d817      	bhi.n	8004dc8 <UART_SetConfig+0x26c>
 8004d98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d9c:	d00b      	beq.n	8004db6 <UART_SetConfig+0x25a>
 8004d9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004da2:	d811      	bhi.n	8004dc8 <UART_SetConfig+0x26c>
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <UART_SetConfig+0x254>
 8004da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dac:	d006      	beq.n	8004dbc <UART_SetConfig+0x260>
 8004dae:	e00b      	b.n	8004dc8 <UART_SetConfig+0x26c>
 8004db0:	2301      	movs	r3, #1
 8004db2:	77fb      	strb	r3, [r7, #31]
 8004db4:	e075      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004db6:	2302      	movs	r3, #2
 8004db8:	77fb      	strb	r3, [r7, #31]
 8004dba:	e072      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004dbc:	2304      	movs	r3, #4
 8004dbe:	77fb      	strb	r3, [r7, #31]
 8004dc0:	e06f      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004dc2:	2308      	movs	r3, #8
 8004dc4:	77fb      	strb	r3, [r7, #31]
 8004dc6:	e06c      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004dc8:	2310      	movs	r3, #16
 8004dca:	77fb      	strb	r3, [r7, #31]
 8004dcc:	e069      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a1c      	ldr	r2, [pc, #112]	; (8004e44 <UART_SetConfig+0x2e8>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d137      	bne.n	8004e48 <UART_SetConfig+0x2ec>
 8004dd8:	4b14      	ldr	r3, [pc, #80]	; (8004e2c <UART_SetConfig+0x2d0>)
 8004dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dde:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004de2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004de6:	d017      	beq.n	8004e18 <UART_SetConfig+0x2bc>
 8004de8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004dec:	d817      	bhi.n	8004e1e <UART_SetConfig+0x2c2>
 8004dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004df2:	d00b      	beq.n	8004e0c <UART_SetConfig+0x2b0>
 8004df4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004df8:	d811      	bhi.n	8004e1e <UART_SetConfig+0x2c2>
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d003      	beq.n	8004e06 <UART_SetConfig+0x2aa>
 8004dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e02:	d006      	beq.n	8004e12 <UART_SetConfig+0x2b6>
 8004e04:	e00b      	b.n	8004e1e <UART_SetConfig+0x2c2>
 8004e06:	2300      	movs	r3, #0
 8004e08:	77fb      	strb	r3, [r7, #31]
 8004e0a:	e04a      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	77fb      	strb	r3, [r7, #31]
 8004e10:	e047      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e12:	2304      	movs	r3, #4
 8004e14:	77fb      	strb	r3, [r7, #31]
 8004e16:	e044      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e18:	2308      	movs	r3, #8
 8004e1a:	77fb      	strb	r3, [r7, #31]
 8004e1c:	e041      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e1e:	2310      	movs	r3, #16
 8004e20:	77fb      	strb	r3, [r7, #31]
 8004e22:	e03e      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e24:	efff69f3 	.word	0xefff69f3
 8004e28:	40011000 	.word	0x40011000
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	40004400 	.word	0x40004400
 8004e34:	40004800 	.word	0x40004800
 8004e38:	40004c00 	.word	0x40004c00
 8004e3c:	40005000 	.word	0x40005000
 8004e40:	40011400 	.word	0x40011400
 8004e44:	40007800 	.word	0x40007800
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a71      	ldr	r2, [pc, #452]	; (8005014 <UART_SetConfig+0x4b8>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d125      	bne.n	8004e9e <UART_SetConfig+0x342>
 8004e52:	4b71      	ldr	r3, [pc, #452]	; (8005018 <UART_SetConfig+0x4bc>)
 8004e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004e5c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004e60:	d017      	beq.n	8004e92 <UART_SetConfig+0x336>
 8004e62:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004e66:	d817      	bhi.n	8004e98 <UART_SetConfig+0x33c>
 8004e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e6c:	d00b      	beq.n	8004e86 <UART_SetConfig+0x32a>
 8004e6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e72:	d811      	bhi.n	8004e98 <UART_SetConfig+0x33c>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <UART_SetConfig+0x324>
 8004e78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e7c:	d006      	beq.n	8004e8c <UART_SetConfig+0x330>
 8004e7e:	e00b      	b.n	8004e98 <UART_SetConfig+0x33c>
 8004e80:	2300      	movs	r3, #0
 8004e82:	77fb      	strb	r3, [r7, #31]
 8004e84:	e00d      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e86:	2302      	movs	r3, #2
 8004e88:	77fb      	strb	r3, [r7, #31]
 8004e8a:	e00a      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e8c:	2304      	movs	r3, #4
 8004e8e:	77fb      	strb	r3, [r7, #31]
 8004e90:	e007      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e92:	2308      	movs	r3, #8
 8004e94:	77fb      	strb	r3, [r7, #31]
 8004e96:	e004      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e98:	2310      	movs	r3, #16
 8004e9a:	77fb      	strb	r3, [r7, #31]
 8004e9c:	e001      	b.n	8004ea2 <UART_SetConfig+0x346>
 8004e9e:	2310      	movs	r3, #16
 8004ea0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	69db      	ldr	r3, [r3, #28]
 8004ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004eaa:	d15a      	bne.n	8004f62 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8004eac:	7ffb      	ldrb	r3, [r7, #31]
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	d827      	bhi.n	8004f02 <UART_SetConfig+0x3a6>
 8004eb2:	a201      	add	r2, pc, #4	; (adr r2, 8004eb8 <UART_SetConfig+0x35c>)
 8004eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb8:	08004edd 	.word	0x08004edd
 8004ebc:	08004ee5 	.word	0x08004ee5
 8004ec0:	08004eed 	.word	0x08004eed
 8004ec4:	08004f03 	.word	0x08004f03
 8004ec8:	08004ef3 	.word	0x08004ef3
 8004ecc:	08004f03 	.word	0x08004f03
 8004ed0:	08004f03 	.word	0x08004f03
 8004ed4:	08004f03 	.word	0x08004f03
 8004ed8:	08004efb 	.word	0x08004efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004edc:	f7fe fde4 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 8004ee0:	61b8      	str	r0, [r7, #24]
        break;
 8004ee2:	e013      	b.n	8004f0c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ee4:	f7fe fdf4 	bl	8003ad0 <HAL_RCC_GetPCLK2Freq>
 8004ee8:	61b8      	str	r0, [r7, #24]
        break;
 8004eea:	e00f      	b.n	8004f0c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004eec:	4b4b      	ldr	r3, [pc, #300]	; (800501c <UART_SetConfig+0x4c0>)
 8004eee:	61bb      	str	r3, [r7, #24]
        break;
 8004ef0:	e00c      	b.n	8004f0c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ef2:	f7fe fceb 	bl	80038cc <HAL_RCC_GetSysClockFreq>
 8004ef6:	61b8      	str	r0, [r7, #24]
        break;
 8004ef8:	e008      	b.n	8004f0c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004efe:	61bb      	str	r3, [r7, #24]
        break;
 8004f00:	e004      	b.n	8004f0c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	77bb      	strb	r3, [r7, #30]
        break;
 8004f0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d074      	beq.n	8004ffc <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	005a      	lsls	r2, r3, #1
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	085b      	lsrs	r3, r3, #1
 8004f1c:	441a      	add	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f26:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	2b0f      	cmp	r3, #15
 8004f2c:	d916      	bls.n	8004f5c <UART_SetConfig+0x400>
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f34:	d212      	bcs.n	8004f5c <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	f023 030f 	bic.w	r3, r3, #15
 8004f3e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	085b      	lsrs	r3, r3, #1
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	89fb      	ldrh	r3, [r7, #14]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	89fa      	ldrh	r2, [r7, #14]
 8004f58:	60da      	str	r2, [r3, #12]
 8004f5a:	e04f      	b.n	8004ffc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	77bb      	strb	r3, [r7, #30]
 8004f60:	e04c      	b.n	8004ffc <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f62:	7ffb      	ldrb	r3, [r7, #31]
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d828      	bhi.n	8004fba <UART_SetConfig+0x45e>
 8004f68:	a201      	add	r2, pc, #4	; (adr r2, 8004f70 <UART_SetConfig+0x414>)
 8004f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6e:	bf00      	nop
 8004f70:	08004f95 	.word	0x08004f95
 8004f74:	08004f9d 	.word	0x08004f9d
 8004f78:	08004fa5 	.word	0x08004fa5
 8004f7c:	08004fbb 	.word	0x08004fbb
 8004f80:	08004fab 	.word	0x08004fab
 8004f84:	08004fbb 	.word	0x08004fbb
 8004f88:	08004fbb 	.word	0x08004fbb
 8004f8c:	08004fbb 	.word	0x08004fbb
 8004f90:	08004fb3 	.word	0x08004fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f94:	f7fe fd88 	bl	8003aa8 <HAL_RCC_GetPCLK1Freq>
 8004f98:	61b8      	str	r0, [r7, #24]
        break;
 8004f9a:	e013      	b.n	8004fc4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f9c:	f7fe fd98 	bl	8003ad0 <HAL_RCC_GetPCLK2Freq>
 8004fa0:	61b8      	str	r0, [r7, #24]
        break;
 8004fa2:	e00f      	b.n	8004fc4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fa4:	4b1d      	ldr	r3, [pc, #116]	; (800501c <UART_SetConfig+0x4c0>)
 8004fa6:	61bb      	str	r3, [r7, #24]
        break;
 8004fa8:	e00c      	b.n	8004fc4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004faa:	f7fe fc8f 	bl	80038cc <HAL_RCC_GetSysClockFreq>
 8004fae:	61b8      	str	r0, [r7, #24]
        break;
 8004fb0:	e008      	b.n	8004fc4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fb6:	61bb      	str	r3, [r7, #24]
        break;
 8004fb8:	e004      	b.n	8004fc4 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	77bb      	strb	r3, [r7, #30]
        break;
 8004fc2:	bf00      	nop
    }

    if (pclk != 0U)
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d018      	beq.n	8004ffc <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	085a      	lsrs	r2, r3, #1
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	441a      	add	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	2b0f      	cmp	r3, #15
 8004fe2:	d909      	bls.n	8004ff8 <UART_SetConfig+0x49c>
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fea:	d205      	bcs.n	8004ff8 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60da      	str	r2, [r3, #12]
 8004ff6:	e001      	b.n	8004ffc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005008:	7fbb      	ldrb	r3, [r7, #30]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3720      	adds	r7, #32
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	40007c00 	.word	0x40007c00
 8005018:	40023800 	.word	0x40023800
 800501c:	00f42400 	.word	0x00f42400

08005020 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00a      	beq.n	800504a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504e:	f003 0302 	and.w	r3, r3, #2
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00a      	beq.n	800506c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005070:	f003 0304 	and.w	r3, r3, #4
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00a      	beq.n	800508e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00a      	beq.n	80050b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	430a      	orrs	r2, r1
 80050ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00a      	beq.n	80050d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d6:	f003 0320 	and.w	r3, r3, #32
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00a      	beq.n	80050f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	430a      	orrs	r2, r1
 80050f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01a      	beq.n	8005136 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800511e:	d10a      	bne.n	8005136 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	605a      	str	r2, [r3, #4]
  }
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b086      	sub	sp, #24
 8005168:	af02      	add	r7, sp, #8
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005174:	f7fc ffc6 	bl	8002104 <HAL_GetTick>
 8005178:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	2b08      	cmp	r3, #8
 8005186:	d10e      	bne.n	80051a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005188:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f82d 	bl	80051f6 <UART_WaitOnFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e023      	b.n	80051ee <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0304 	and.w	r3, r3, #4
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d10e      	bne.n	80051d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f817 	bl	80051f6 <UART_WaitOnFlagUntilTimeout>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051ce:	2303      	movs	r3, #3
 80051d0:	e00d      	b.n	80051ee <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2220      	movs	r2, #32
 80051d6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2220      	movs	r2, #32
 80051dc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b09c      	sub	sp, #112	; 0x70
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	60f8      	str	r0, [r7, #12]
 80051fe:	60b9      	str	r1, [r7, #8]
 8005200:	603b      	str	r3, [r7, #0]
 8005202:	4613      	mov	r3, r2
 8005204:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005206:	e0a5      	b.n	8005354 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005208:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800520a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520e:	f000 80a1 	beq.w	8005354 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005212:	f7fc ff77 	bl	8002104 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800521e:	429a      	cmp	r2, r3
 8005220:	d302      	bcc.n	8005228 <UART_WaitOnFlagUntilTimeout+0x32>
 8005222:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005224:	2b00      	cmp	r3, #0
 8005226:	d13e      	bne.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005230:	e853 3f00 	ldrex	r3, [r3]
 8005234:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005238:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800523c:	667b      	str	r3, [r7, #100]	; 0x64
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	461a      	mov	r2, r3
 8005244:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005246:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005248:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800524c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800524e:	e841 2300 	strex	r3, r2, [r1]
 8005252:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005254:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1e6      	bne.n	8005228 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3308      	adds	r3, #8
 8005260:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005262:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005264:	e853 3f00 	ldrex	r3, [r3]
 8005268:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800526a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526c:	f023 0301 	bic.w	r3, r3, #1
 8005270:	663b      	str	r3, [r7, #96]	; 0x60
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3308      	adds	r3, #8
 8005278:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800527a:	64ba      	str	r2, [r7, #72]	; 0x48
 800527c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005280:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005282:	e841 2300 	strex	r3, r2, [r1]
 8005286:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1e5      	bne.n	800525a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e067      	b.n	8005376 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0304 	and.w	r3, r3, #4
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d04f      	beq.n	8005354 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052c2:	d147      	bne.n	8005354 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d6:	e853 3f00 	ldrex	r3, [r3]
 80052da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80052e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	461a      	mov	r2, r3
 80052ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ec:	637b      	str	r3, [r7, #52]	; 0x34
 80052ee:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052f4:	e841 2300 	strex	r3, r2, [r1]
 80052f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80052fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1e6      	bne.n	80052ce <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3308      	adds	r3, #8
 8005306:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	613b      	str	r3, [r7, #16]
   return(result);
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	f023 0301 	bic.w	r3, r3, #1
 8005316:	66bb      	str	r3, [r7, #104]	; 0x68
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	3308      	adds	r3, #8
 800531e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005320:	623a      	str	r2, [r7, #32]
 8005322:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005324:	69f9      	ldr	r1, [r7, #28]
 8005326:	6a3a      	ldr	r2, [r7, #32]
 8005328:	e841 2300 	strex	r3, r2, [r1]
 800532c:	61bb      	str	r3, [r7, #24]
   return(result);
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1e5      	bne.n	8005300 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2220      	movs	r2, #32
 8005338:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2220      	movs	r2, #32
 800533e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e010      	b.n	8005376 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	69da      	ldr	r2, [r3, #28]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	4013      	ands	r3, r2
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	429a      	cmp	r2, r3
 8005362:	bf0c      	ite	eq
 8005364:	2301      	moveq	r3, #1
 8005366:	2300      	movne	r3, #0
 8005368:	b2db      	uxtb	r3, r3
 800536a:	461a      	mov	r2, r3
 800536c:	79fb      	ldrb	r3, [r7, #7]
 800536e:	429a      	cmp	r2, r3
 8005370:	f43f af4a 	beq.w	8005208 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3770      	adds	r7, #112	; 0x70
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
	...

08005380 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005380:	b480      	push	{r7}
 8005382:	b097      	sub	sp, #92	; 0x5c
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	4613      	mov	r3, r2
 800538c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	88fa      	ldrh	r2, [r7, #6]
 8005398:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	88fa      	ldrh	r2, [r7, #6]
 80053a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053b2:	d10e      	bne.n	80053d2 <UART_Start_Receive_IT+0x52>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d105      	bne.n	80053c8 <UART_Start_Receive_IT+0x48>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f240 12ff 	movw	r2, #511	; 0x1ff
 80053c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053c6:	e02d      	b.n	8005424 <UART_Start_Receive_IT+0xa4>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	22ff      	movs	r2, #255	; 0xff
 80053cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053d0:	e028      	b.n	8005424 <UART_Start_Receive_IT+0xa4>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10d      	bne.n	80053f6 <UART_Start_Receive_IT+0x76>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d104      	bne.n	80053ec <UART_Start_Receive_IT+0x6c>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	22ff      	movs	r2, #255	; 0xff
 80053e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053ea:	e01b      	b.n	8005424 <UART_Start_Receive_IT+0xa4>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	227f      	movs	r2, #127	; 0x7f
 80053f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053f4:	e016      	b.n	8005424 <UART_Start_Receive_IT+0xa4>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053fe:	d10d      	bne.n	800541c <UART_Start_Receive_IT+0x9c>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d104      	bne.n	8005412 <UART_Start_Receive_IT+0x92>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	227f      	movs	r2, #127	; 0x7f
 800540c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005410:	e008      	b.n	8005424 <UART_Start_Receive_IT+0xa4>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	223f      	movs	r2, #63	; 0x3f
 8005416:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800541a:	e003      	b.n	8005424 <UART_Start_Receive_IT+0xa4>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2222      	movs	r2, #34	; 0x22
 8005430:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	3308      	adds	r3, #8
 8005438:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800543c:	e853 3f00 	ldrex	r3, [r3]
 8005440:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005444:	f043 0301 	orr.w	r3, r3, #1
 8005448:	657b      	str	r3, [r7, #84]	; 0x54
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3308      	adds	r3, #8
 8005450:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005452:	64ba      	str	r2, [r7, #72]	; 0x48
 8005454:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005456:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005458:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800545a:	e841 2300 	strex	r3, r2, [r1]
 800545e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1e5      	bne.n	8005432 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800546e:	d107      	bne.n	8005480 <UART_Start_Receive_IT+0x100>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d103      	bne.n	8005480 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	4a24      	ldr	r2, [pc, #144]	; (800550c <UART_Start_Receive_IT+0x18c>)
 800547c:	665a      	str	r2, [r3, #100]	; 0x64
 800547e:	e002      	b.n	8005486 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4a23      	ldr	r2, [pc, #140]	; (8005510 <UART_Start_Receive_IT+0x190>)
 8005484:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d019      	beq.n	80054ca <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	e853 3f00 	ldrex	r3, [r3]
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80054aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	461a      	mov	r2, r3
 80054b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054b4:	637b      	str	r3, [r7, #52]	; 0x34
 80054b6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054bc:	e841 2300 	strex	r3, r2, [r1]
 80054c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80054c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e6      	bne.n	8005496 <UART_Start_Receive_IT+0x116>
 80054c8:	e018      	b.n	80054fc <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	e853 3f00 	ldrex	r3, [r3]
 80054d6:	613b      	str	r3, [r7, #16]
   return(result);
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f043 0320 	orr.w	r3, r3, #32
 80054de:	653b      	str	r3, [r7, #80]	; 0x50
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	461a      	mov	r2, r3
 80054e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054e8:	623b      	str	r3, [r7, #32]
 80054ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ec:	69f9      	ldr	r1, [r7, #28]
 80054ee:	6a3a      	ldr	r2, [r7, #32]
 80054f0:	e841 2300 	strex	r3, r2, [r1]
 80054f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1e6      	bne.n	80054ca <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	375c      	adds	r7, #92	; 0x5c
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	0800592d 	.word	0x0800592d
 8005510:	080057d1 	.word	0x080057d1

08005514 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005514:	b480      	push	{r7}
 8005516:	b095      	sub	sp, #84	; 0x54
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005524:	e853 3f00 	ldrex	r3, [r3]
 8005528:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800552a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005530:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800553a:	643b      	str	r3, [r7, #64]	; 0x40
 800553c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005540:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005542:	e841 2300 	strex	r3, r2, [r1]
 8005546:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1e6      	bne.n	800551c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	3308      	adds	r3, #8
 8005554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005556:	6a3b      	ldr	r3, [r7, #32]
 8005558:	e853 3f00 	ldrex	r3, [r3]
 800555c:	61fb      	str	r3, [r7, #28]
   return(result);
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	f023 0301 	bic.w	r3, r3, #1
 8005564:	64bb      	str	r3, [r7, #72]	; 0x48
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	3308      	adds	r3, #8
 800556c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800556e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005570:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005572:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005574:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005576:	e841 2300 	strex	r3, r2, [r1]
 800557a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1e5      	bne.n	800554e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005586:	2b01      	cmp	r3, #1
 8005588:	d118      	bne.n	80055bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	e853 3f00 	ldrex	r3, [r3]
 8005596:	60bb      	str	r3, [r7, #8]
   return(result);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f023 0310 	bic.w	r3, r3, #16
 800559e:	647b      	str	r3, [r7, #68]	; 0x44
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	461a      	mov	r2, r3
 80055a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055a8:	61bb      	str	r3, [r7, #24]
 80055aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	6979      	ldr	r1, [r7, #20]
 80055ae:	69ba      	ldr	r2, [r7, #24]
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	613b      	str	r3, [r7, #16]
   return(result);
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e6      	bne.n	800558a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2220      	movs	r2, #32
 80055c0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	665a      	str	r2, [r3, #100]	; 0x64
}
 80055ce:	bf00      	nop
 80055d0:	3754      	adds	r7, #84	; 0x54
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b084      	sub	sp, #16
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f7ff fa8f 	bl	8004b1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055fe:	bf00      	nop
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005606:	b480      	push	{r7}
 8005608:	b08f      	sub	sp, #60	; 0x3c
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005612:	2b21      	cmp	r3, #33	; 0x21
 8005614:	d14c      	bne.n	80056b0 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800561c:	b29b      	uxth	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d132      	bne.n	8005688 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	e853 3f00 	ldrex	r3, [r3]
 800562e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005636:	637b      	str	r3, [r7, #52]	; 0x34
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	461a      	mov	r2, r3
 800563e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005642:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005646:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800564e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e6      	bne.n	8005622 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	e853 3f00 	ldrex	r3, [r3]
 8005660:	60bb      	str	r3, [r7, #8]
   return(result);
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005668:	633b      	str	r3, [r7, #48]	; 0x30
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005672:	61bb      	str	r3, [r7, #24]
 8005674:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005676:	6979      	ldr	r1, [r7, #20]
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	e841 2300 	strex	r3, r2, [r1]
 800567e:	613b      	str	r3, [r7, #16]
   return(result);
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1e6      	bne.n	8005654 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005686:	e013      	b.n	80056b0 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568c:	781a      	ldrb	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	3b01      	subs	r3, #1
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80056b0:	bf00      	nop
 80056b2:	373c      	adds	r7, #60	; 0x3c
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr

080056bc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80056bc:	b480      	push	{r7}
 80056be:	b091      	sub	sp, #68	; 0x44
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056c8:	2b21      	cmp	r3, #33	; 0x21
 80056ca:	d151      	bne.n	8005770 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d132      	bne.n	800573e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	623b      	str	r3, [r7, #32]
   return(result);
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	461a      	mov	r2, r3
 80056f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f6:	633b      	str	r3, [r7, #48]	; 0x30
 80056f8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e6      	bne.n	80056d8 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	60fb      	str	r3, [r7, #12]
   return(result);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800571e:	637b      	str	r3, [r7, #52]	; 0x34
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	461a      	mov	r2, r3
 8005726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005728:	61fb      	str	r3, [r7, #28]
 800572a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	69b9      	ldr	r1, [r7, #24]
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	e841 2300 	strex	r3, r2, [r1]
 8005734:	617b      	str	r3, [r7, #20]
   return(result);
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1e6      	bne.n	800570a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800573c:	e018      	b.n	8005770 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005742:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005746:	881b      	ldrh	r3, [r3, #0]
 8005748:	461a      	mov	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005752:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005758:	1c9a      	adds	r2, r3, #2
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005764:	b29b      	uxth	r3, r3
 8005766:	3b01      	subs	r3, #1
 8005768:	b29a      	uxth	r2, r3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005770:	bf00      	nop
 8005772:	3744      	adds	r7, #68	; 0x44
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	60bb      	str	r3, [r7, #8]
   return(result);
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	461a      	mov	r2, r3
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	61bb      	str	r3, [r7, #24]
 80057a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a6:	6979      	ldr	r1, [r7, #20]
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	e841 2300 	strex	r3, r2, [r1]
 80057ae:	613b      	str	r3, [r7, #16]
   return(result);
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1e6      	bne.n	8005784 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7fc fbea 	bl	8001f9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057c8:	bf00      	nop
 80057ca:	3720      	adds	r7, #32
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b096      	sub	sp, #88	; 0x58
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80057de:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80057e6:	2b22      	cmp	r3, #34	; 0x22
 80057e8:	f040 8094 	bne.w	8005914 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80057f6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80057fa:	b2d9      	uxtb	r1, r3
 80057fc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005800:	b2da      	uxtb	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005806:	400a      	ands	r2, r1
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	d177      	bne.n	8005924 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583c:	e853 3f00 	ldrex	r3, [r3]
 8005840:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005844:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005848:	653b      	str	r3, [r7, #80]	; 0x50
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	461a      	mov	r2, r3
 8005850:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005852:	647b      	str	r3, [r7, #68]	; 0x44
 8005854:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005856:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005858:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1e6      	bne.n	8005834 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3308      	adds	r3, #8
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	623b      	str	r3, [r7, #32]
   return(result);
 8005876:	6a3b      	ldr	r3, [r7, #32]
 8005878:	f023 0301 	bic.w	r3, r3, #1
 800587c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3308      	adds	r3, #8
 8005884:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005886:	633a      	str	r2, [r7, #48]	; 0x30
 8005888:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800588c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e5      	bne.n	8005866 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2220      	movs	r2, #32
 800589e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d12e      	bne.n	800590c <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	e853 3f00 	ldrex	r3, [r3]
 80058c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f023 0310 	bic.w	r3, r3, #16
 80058c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	461a      	mov	r2, r3
 80058d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d6:	69b9      	ldr	r1, [r7, #24]
 80058d8:	69fa      	ldr	r2, [r7, #28]
 80058da:	e841 2300 	strex	r3, r2, [r1]
 80058de:	617b      	str	r3, [r7, #20]
   return(result);
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1e6      	bne.n	80058b4 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	69db      	ldr	r3, [r3, #28]
 80058ec:	f003 0310 	and.w	r3, r3, #16
 80058f0:	2b10      	cmp	r3, #16
 80058f2:	d103      	bne.n	80058fc <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2210      	movs	r2, #16
 80058fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005902:	4619      	mov	r1, r3
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff f913 	bl	8004b30 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800590a:	e00b      	b.n	8005924 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f7fc fae9 	bl	8001ee4 <HAL_UART_RxCpltCallback>
}
 8005912:	e007      	b.n	8005924 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0208 	orr.w	r2, r2, #8
 8005922:	619a      	str	r2, [r3, #24]
}
 8005924:	bf00      	nop
 8005926:	3758      	adds	r7, #88	; 0x58
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b096      	sub	sp, #88	; 0x58
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800593a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005942:	2b22      	cmp	r3, #34	; 0x22
 8005944:	f040 8094 	bne.w	8005a70 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005956:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005958:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800595c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005960:	4013      	ands	r3, r2
 8005962:	b29a      	uxth	r2, r3
 8005964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005966:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800596c:	1c9a      	adds	r2, r3, #2
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005978:	b29b      	uxth	r3, r3
 800597a:	3b01      	subs	r3, #1
 800597c:	b29a      	uxth	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800598a:	b29b      	uxth	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d177      	bne.n	8005a80 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800599e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	461a      	mov	r2, r3
 80059ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059ae:	643b      	str	r3, [r7, #64]	; 0x40
 80059b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059b6:	e841 2300 	strex	r3, r2, [r1]
 80059ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1e6      	bne.n	8005990 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3308      	adds	r3, #8
 80059c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	3308      	adds	r3, #8
 80059e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e5      	bne.n	80059c2 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2220      	movs	r2, #32
 80059fa:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d12e      	bne.n	8005a68 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	e853 3f00 	ldrex	r3, [r3]
 8005a1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f023 0310 	bic.w	r3, r3, #16
 8005a24:	647b      	str	r3, [r7, #68]	; 0x44
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a2e:	61bb      	str	r3, [r7, #24]
 8005a30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a32:	6979      	ldr	r1, [r7, #20]
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	e841 2300 	strex	r3, r2, [r1]
 8005a3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1e6      	bne.n	8005a10 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	f003 0310 	and.w	r3, r3, #16
 8005a4c:	2b10      	cmp	r3, #16
 8005a4e:	d103      	bne.n	8005a58 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2210      	movs	r2, #16
 8005a56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005a5e:	4619      	mov	r1, r3
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f7ff f865 	bl	8004b30 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005a66:	e00b      	b.n	8005a80 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f7fc fa3b 	bl	8001ee4 <HAL_UART_RxCpltCallback>
}
 8005a6e:	e007      	b.n	8005a80 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699a      	ldr	r2, [r3, #24]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0208 	orr.w	r2, r2, #8
 8005a7e:	619a      	str	r2, [r3, #24]
}
 8005a80:	bf00      	nop
 8005a82:	3758      	adds	r7, #88	; 0x58
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <__errno>:
 8005a88:	4b01      	ldr	r3, [pc, #4]	; (8005a90 <__errno+0x8>)
 8005a8a:	6818      	ldr	r0, [r3, #0]
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	20000038 	.word	0x20000038

08005a94 <__libc_init_array>:
 8005a94:	b570      	push	{r4, r5, r6, lr}
 8005a96:	4d0d      	ldr	r5, [pc, #52]	; (8005acc <__libc_init_array+0x38>)
 8005a98:	4c0d      	ldr	r4, [pc, #52]	; (8005ad0 <__libc_init_array+0x3c>)
 8005a9a:	1b64      	subs	r4, r4, r5
 8005a9c:	10a4      	asrs	r4, r4, #2
 8005a9e:	2600      	movs	r6, #0
 8005aa0:	42a6      	cmp	r6, r4
 8005aa2:	d109      	bne.n	8005ab8 <__libc_init_array+0x24>
 8005aa4:	4d0b      	ldr	r5, [pc, #44]	; (8005ad4 <__libc_init_array+0x40>)
 8005aa6:	4c0c      	ldr	r4, [pc, #48]	; (8005ad8 <__libc_init_array+0x44>)
 8005aa8:	f004 ffc4 	bl	800aa34 <_init>
 8005aac:	1b64      	subs	r4, r4, r5
 8005aae:	10a4      	asrs	r4, r4, #2
 8005ab0:	2600      	movs	r6, #0
 8005ab2:	42a6      	cmp	r6, r4
 8005ab4:	d105      	bne.n	8005ac2 <__libc_init_array+0x2e>
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005abc:	4798      	blx	r3
 8005abe:	3601      	adds	r6, #1
 8005ac0:	e7ee      	b.n	8005aa0 <__libc_init_array+0xc>
 8005ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ac6:	4798      	blx	r3
 8005ac8:	3601      	adds	r6, #1
 8005aca:	e7f2      	b.n	8005ab2 <__libc_init_array+0x1e>
 8005acc:	0800b51c 	.word	0x0800b51c
 8005ad0:	0800b51c 	.word	0x0800b51c
 8005ad4:	0800b51c 	.word	0x0800b51c
 8005ad8:	0800b520 	.word	0x0800b520

08005adc <memset>:
 8005adc:	4402      	add	r2, r0
 8005ade:	4603      	mov	r3, r0
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d100      	bne.n	8005ae6 <memset+0xa>
 8005ae4:	4770      	bx	lr
 8005ae6:	f803 1b01 	strb.w	r1, [r3], #1
 8005aea:	e7f9      	b.n	8005ae0 <memset+0x4>

08005aec <__cvt>:
 8005aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005aee:	ed2d 8b02 	vpush	{d8}
 8005af2:	eeb0 8b40 	vmov.f64	d8, d0
 8005af6:	b085      	sub	sp, #20
 8005af8:	4617      	mov	r7, r2
 8005afa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005afc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005afe:	ee18 2a90 	vmov	r2, s17
 8005b02:	f025 0520 	bic.w	r5, r5, #32
 8005b06:	2a00      	cmp	r2, #0
 8005b08:	bfb6      	itet	lt
 8005b0a:	222d      	movlt	r2, #45	; 0x2d
 8005b0c:	2200      	movge	r2, #0
 8005b0e:	eeb1 8b40 	vneglt.f64	d8, d0
 8005b12:	2d46      	cmp	r5, #70	; 0x46
 8005b14:	460c      	mov	r4, r1
 8005b16:	701a      	strb	r2, [r3, #0]
 8005b18:	d004      	beq.n	8005b24 <__cvt+0x38>
 8005b1a:	2d45      	cmp	r5, #69	; 0x45
 8005b1c:	d100      	bne.n	8005b20 <__cvt+0x34>
 8005b1e:	3401      	adds	r4, #1
 8005b20:	2102      	movs	r1, #2
 8005b22:	e000      	b.n	8005b26 <__cvt+0x3a>
 8005b24:	2103      	movs	r1, #3
 8005b26:	ab03      	add	r3, sp, #12
 8005b28:	9301      	str	r3, [sp, #4]
 8005b2a:	ab02      	add	r3, sp, #8
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	4622      	mov	r2, r4
 8005b30:	4633      	mov	r3, r6
 8005b32:	eeb0 0b48 	vmov.f64	d0, d8
 8005b36:	f001 fe07 	bl	8007748 <_dtoa_r>
 8005b3a:	2d47      	cmp	r5, #71	; 0x47
 8005b3c:	d109      	bne.n	8005b52 <__cvt+0x66>
 8005b3e:	07fb      	lsls	r3, r7, #31
 8005b40:	d407      	bmi.n	8005b52 <__cvt+0x66>
 8005b42:	9b03      	ldr	r3, [sp, #12]
 8005b44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b46:	1a1b      	subs	r3, r3, r0
 8005b48:	6013      	str	r3, [r2, #0]
 8005b4a:	b005      	add	sp, #20
 8005b4c:	ecbd 8b02 	vpop	{d8}
 8005b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b52:	2d46      	cmp	r5, #70	; 0x46
 8005b54:	eb00 0204 	add.w	r2, r0, r4
 8005b58:	d10c      	bne.n	8005b74 <__cvt+0x88>
 8005b5a:	7803      	ldrb	r3, [r0, #0]
 8005b5c:	2b30      	cmp	r3, #48	; 0x30
 8005b5e:	d107      	bne.n	8005b70 <__cvt+0x84>
 8005b60:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b68:	bf1c      	itt	ne
 8005b6a:	f1c4 0401 	rsbne	r4, r4, #1
 8005b6e:	6034      	strne	r4, [r6, #0]
 8005b70:	6833      	ldr	r3, [r6, #0]
 8005b72:	441a      	add	r2, r3
 8005b74:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b7c:	bf08      	it	eq
 8005b7e:	9203      	streq	r2, [sp, #12]
 8005b80:	2130      	movs	r1, #48	; 0x30
 8005b82:	9b03      	ldr	r3, [sp, #12]
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d2dc      	bcs.n	8005b42 <__cvt+0x56>
 8005b88:	1c5c      	adds	r4, r3, #1
 8005b8a:	9403      	str	r4, [sp, #12]
 8005b8c:	7019      	strb	r1, [r3, #0]
 8005b8e:	e7f8      	b.n	8005b82 <__cvt+0x96>

08005b90 <__exponent>:
 8005b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b92:	4603      	mov	r3, r0
 8005b94:	2900      	cmp	r1, #0
 8005b96:	bfb8      	it	lt
 8005b98:	4249      	neglt	r1, r1
 8005b9a:	f803 2b02 	strb.w	r2, [r3], #2
 8005b9e:	bfb4      	ite	lt
 8005ba0:	222d      	movlt	r2, #45	; 0x2d
 8005ba2:	222b      	movge	r2, #43	; 0x2b
 8005ba4:	2909      	cmp	r1, #9
 8005ba6:	7042      	strb	r2, [r0, #1]
 8005ba8:	dd2a      	ble.n	8005c00 <__exponent+0x70>
 8005baa:	f10d 0407 	add.w	r4, sp, #7
 8005bae:	46a4      	mov	ip, r4
 8005bb0:	270a      	movs	r7, #10
 8005bb2:	46a6      	mov	lr, r4
 8005bb4:	460a      	mov	r2, r1
 8005bb6:	fb91 f6f7 	sdiv	r6, r1, r7
 8005bba:	fb07 1516 	mls	r5, r7, r6, r1
 8005bbe:	3530      	adds	r5, #48	; 0x30
 8005bc0:	2a63      	cmp	r2, #99	; 0x63
 8005bc2:	f104 34ff 	add.w	r4, r4, #4294967295
 8005bc6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005bca:	4631      	mov	r1, r6
 8005bcc:	dcf1      	bgt.n	8005bb2 <__exponent+0x22>
 8005bce:	3130      	adds	r1, #48	; 0x30
 8005bd0:	f1ae 0502 	sub.w	r5, lr, #2
 8005bd4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005bd8:	1c44      	adds	r4, r0, #1
 8005bda:	4629      	mov	r1, r5
 8005bdc:	4561      	cmp	r1, ip
 8005bde:	d30a      	bcc.n	8005bf6 <__exponent+0x66>
 8005be0:	f10d 0209 	add.w	r2, sp, #9
 8005be4:	eba2 020e 	sub.w	r2, r2, lr
 8005be8:	4565      	cmp	r5, ip
 8005bea:	bf88      	it	hi
 8005bec:	2200      	movhi	r2, #0
 8005bee:	4413      	add	r3, r2
 8005bf0:	1a18      	subs	r0, r3, r0
 8005bf2:	b003      	add	sp, #12
 8005bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bfa:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005bfe:	e7ed      	b.n	8005bdc <__exponent+0x4c>
 8005c00:	2330      	movs	r3, #48	; 0x30
 8005c02:	3130      	adds	r1, #48	; 0x30
 8005c04:	7083      	strb	r3, [r0, #2]
 8005c06:	70c1      	strb	r1, [r0, #3]
 8005c08:	1d03      	adds	r3, r0, #4
 8005c0a:	e7f1      	b.n	8005bf0 <__exponent+0x60>
 8005c0c:	0000      	movs	r0, r0
	...

08005c10 <_printf_float>:
 8005c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c14:	b08b      	sub	sp, #44	; 0x2c
 8005c16:	460c      	mov	r4, r1
 8005c18:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005c1c:	4616      	mov	r6, r2
 8005c1e:	461f      	mov	r7, r3
 8005c20:	4605      	mov	r5, r0
 8005c22:	f002 fe83 	bl	800892c <_localeconv_r>
 8005c26:	f8d0 b000 	ldr.w	fp, [r0]
 8005c2a:	4658      	mov	r0, fp
 8005c2c:	f7fa fb08 	bl	8000240 <strlen>
 8005c30:	2300      	movs	r3, #0
 8005c32:	9308      	str	r3, [sp, #32]
 8005c34:	f8d8 3000 	ldr.w	r3, [r8]
 8005c38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005c3c:	6822      	ldr	r2, [r4, #0]
 8005c3e:	3307      	adds	r3, #7
 8005c40:	f023 0307 	bic.w	r3, r3, #7
 8005c44:	f103 0108 	add.w	r1, r3, #8
 8005c48:	f8c8 1000 	str.w	r1, [r8]
 8005c4c:	4682      	mov	sl, r0
 8005c4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c52:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8005c56:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8005eb8 <_printf_float+0x2a8>
 8005c5a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8005c5e:	eeb0 6bc0 	vabs.f64	d6, d0
 8005c62:	eeb4 6b47 	vcmp.f64	d6, d7
 8005c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6a:	dd24      	ble.n	8005cb6 <_printf_float+0xa6>
 8005c6c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c74:	d502      	bpl.n	8005c7c <_printf_float+0x6c>
 8005c76:	232d      	movs	r3, #45	; 0x2d
 8005c78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c7c:	4b90      	ldr	r3, [pc, #576]	; (8005ec0 <_printf_float+0x2b0>)
 8005c7e:	4891      	ldr	r0, [pc, #580]	; (8005ec4 <_printf_float+0x2b4>)
 8005c80:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005c84:	bf94      	ite	ls
 8005c86:	4698      	movls	r8, r3
 8005c88:	4680      	movhi	r8, r0
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	6123      	str	r3, [r4, #16]
 8005c8e:	f022 0204 	bic.w	r2, r2, #4
 8005c92:	2300      	movs	r3, #0
 8005c94:	6022      	str	r2, [r4, #0]
 8005c96:	9304      	str	r3, [sp, #16]
 8005c98:	9700      	str	r7, [sp, #0]
 8005c9a:	4633      	mov	r3, r6
 8005c9c:	aa09      	add	r2, sp, #36	; 0x24
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f000 f9d3 	bl	800604c <_printf_common>
 8005ca6:	3001      	adds	r0, #1
 8005ca8:	f040 808a 	bne.w	8005dc0 <_printf_float+0x1b0>
 8005cac:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb0:	b00b      	add	sp, #44	; 0x2c
 8005cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb6:	eeb4 0b40 	vcmp.f64	d0, d0
 8005cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cbe:	d709      	bvc.n	8005cd4 <_printf_float+0xc4>
 8005cc0:	ee10 3a90 	vmov	r3, s1
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	bfbc      	itt	lt
 8005cc8:	232d      	movlt	r3, #45	; 0x2d
 8005cca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005cce:	487e      	ldr	r0, [pc, #504]	; (8005ec8 <_printf_float+0x2b8>)
 8005cd0:	4b7e      	ldr	r3, [pc, #504]	; (8005ecc <_printf_float+0x2bc>)
 8005cd2:	e7d5      	b.n	8005c80 <_printf_float+0x70>
 8005cd4:	6863      	ldr	r3, [r4, #4]
 8005cd6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005cda:	9104      	str	r1, [sp, #16]
 8005cdc:	1c59      	adds	r1, r3, #1
 8005cde:	d13c      	bne.n	8005d5a <_printf_float+0x14a>
 8005ce0:	2306      	movs	r3, #6
 8005ce2:	6063      	str	r3, [r4, #4]
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9303      	str	r3, [sp, #12]
 8005ce8:	ab08      	add	r3, sp, #32
 8005cea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005cee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005cf2:	ab07      	add	r3, sp, #28
 8005cf4:	6861      	ldr	r1, [r4, #4]
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	6022      	str	r2, [r4, #0]
 8005cfa:	f10d 031b 	add.w	r3, sp, #27
 8005cfe:	4628      	mov	r0, r5
 8005d00:	f7ff fef4 	bl	8005aec <__cvt>
 8005d04:	9b04      	ldr	r3, [sp, #16]
 8005d06:	9907      	ldr	r1, [sp, #28]
 8005d08:	2b47      	cmp	r3, #71	; 0x47
 8005d0a:	4680      	mov	r8, r0
 8005d0c:	d108      	bne.n	8005d20 <_printf_float+0x110>
 8005d0e:	1cc8      	adds	r0, r1, #3
 8005d10:	db02      	blt.n	8005d18 <_printf_float+0x108>
 8005d12:	6863      	ldr	r3, [r4, #4]
 8005d14:	4299      	cmp	r1, r3
 8005d16:	dd41      	ble.n	8005d9c <_printf_float+0x18c>
 8005d18:	f1a9 0902 	sub.w	r9, r9, #2
 8005d1c:	fa5f f989 	uxtb.w	r9, r9
 8005d20:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005d24:	d820      	bhi.n	8005d68 <_printf_float+0x158>
 8005d26:	3901      	subs	r1, #1
 8005d28:	464a      	mov	r2, r9
 8005d2a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d2e:	9107      	str	r1, [sp, #28]
 8005d30:	f7ff ff2e 	bl	8005b90 <__exponent>
 8005d34:	9a08      	ldr	r2, [sp, #32]
 8005d36:	9004      	str	r0, [sp, #16]
 8005d38:	1813      	adds	r3, r2, r0
 8005d3a:	2a01      	cmp	r2, #1
 8005d3c:	6123      	str	r3, [r4, #16]
 8005d3e:	dc02      	bgt.n	8005d46 <_printf_float+0x136>
 8005d40:	6822      	ldr	r2, [r4, #0]
 8005d42:	07d2      	lsls	r2, r2, #31
 8005d44:	d501      	bpl.n	8005d4a <_printf_float+0x13a>
 8005d46:	3301      	adds	r3, #1
 8005d48:	6123      	str	r3, [r4, #16]
 8005d4a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0a2      	beq.n	8005c98 <_printf_float+0x88>
 8005d52:	232d      	movs	r3, #45	; 0x2d
 8005d54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d58:	e79e      	b.n	8005c98 <_printf_float+0x88>
 8005d5a:	9904      	ldr	r1, [sp, #16]
 8005d5c:	2947      	cmp	r1, #71	; 0x47
 8005d5e:	d1c1      	bne.n	8005ce4 <_printf_float+0xd4>
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d1bf      	bne.n	8005ce4 <_printf_float+0xd4>
 8005d64:	2301      	movs	r3, #1
 8005d66:	e7bc      	b.n	8005ce2 <_printf_float+0xd2>
 8005d68:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005d6c:	d118      	bne.n	8005da0 <_printf_float+0x190>
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	6863      	ldr	r3, [r4, #4]
 8005d72:	dd0b      	ble.n	8005d8c <_printf_float+0x17c>
 8005d74:	6121      	str	r1, [r4, #16]
 8005d76:	b913      	cbnz	r3, 8005d7e <_printf_float+0x16e>
 8005d78:	6822      	ldr	r2, [r4, #0]
 8005d7a:	07d0      	lsls	r0, r2, #31
 8005d7c:	d502      	bpl.n	8005d84 <_printf_float+0x174>
 8005d7e:	3301      	adds	r3, #1
 8005d80:	440b      	add	r3, r1
 8005d82:	6123      	str	r3, [r4, #16]
 8005d84:	2300      	movs	r3, #0
 8005d86:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d88:	9304      	str	r3, [sp, #16]
 8005d8a:	e7de      	b.n	8005d4a <_printf_float+0x13a>
 8005d8c:	b913      	cbnz	r3, 8005d94 <_printf_float+0x184>
 8005d8e:	6822      	ldr	r2, [r4, #0]
 8005d90:	07d2      	lsls	r2, r2, #31
 8005d92:	d501      	bpl.n	8005d98 <_printf_float+0x188>
 8005d94:	3302      	adds	r3, #2
 8005d96:	e7f4      	b.n	8005d82 <_printf_float+0x172>
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e7f2      	b.n	8005d82 <_printf_float+0x172>
 8005d9c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005da0:	9b08      	ldr	r3, [sp, #32]
 8005da2:	4299      	cmp	r1, r3
 8005da4:	db05      	blt.n	8005db2 <_printf_float+0x1a2>
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	6121      	str	r1, [r4, #16]
 8005daa:	07d8      	lsls	r0, r3, #31
 8005dac:	d5ea      	bpl.n	8005d84 <_printf_float+0x174>
 8005dae:	1c4b      	adds	r3, r1, #1
 8005db0:	e7e7      	b.n	8005d82 <_printf_float+0x172>
 8005db2:	2900      	cmp	r1, #0
 8005db4:	bfd4      	ite	le
 8005db6:	f1c1 0202 	rsble	r2, r1, #2
 8005dba:	2201      	movgt	r2, #1
 8005dbc:	4413      	add	r3, r2
 8005dbe:	e7e0      	b.n	8005d82 <_printf_float+0x172>
 8005dc0:	6823      	ldr	r3, [r4, #0]
 8005dc2:	055a      	lsls	r2, r3, #21
 8005dc4:	d407      	bmi.n	8005dd6 <_printf_float+0x1c6>
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	4642      	mov	r2, r8
 8005dca:	4631      	mov	r1, r6
 8005dcc:	4628      	mov	r0, r5
 8005dce:	47b8      	blx	r7
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	d12a      	bne.n	8005e2a <_printf_float+0x21a>
 8005dd4:	e76a      	b.n	8005cac <_printf_float+0x9c>
 8005dd6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005dda:	f240 80e2 	bls.w	8005fa2 <_printf_float+0x392>
 8005dde:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005de2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dea:	d133      	bne.n	8005e54 <_printf_float+0x244>
 8005dec:	4a38      	ldr	r2, [pc, #224]	; (8005ed0 <_printf_float+0x2c0>)
 8005dee:	2301      	movs	r3, #1
 8005df0:	4631      	mov	r1, r6
 8005df2:	4628      	mov	r0, r5
 8005df4:	47b8      	blx	r7
 8005df6:	3001      	adds	r0, #1
 8005df8:	f43f af58 	beq.w	8005cac <_printf_float+0x9c>
 8005dfc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	db02      	blt.n	8005e0a <_printf_float+0x1fa>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	07d8      	lsls	r0, r3, #31
 8005e08:	d50f      	bpl.n	8005e2a <_printf_float+0x21a>
 8005e0a:	4653      	mov	r3, sl
 8005e0c:	465a      	mov	r2, fp
 8005e0e:	4631      	mov	r1, r6
 8005e10:	4628      	mov	r0, r5
 8005e12:	47b8      	blx	r7
 8005e14:	3001      	adds	r0, #1
 8005e16:	f43f af49 	beq.w	8005cac <_printf_float+0x9c>
 8005e1a:	f04f 0800 	mov.w	r8, #0
 8005e1e:	f104 091a 	add.w	r9, r4, #26
 8005e22:	9b08      	ldr	r3, [sp, #32]
 8005e24:	3b01      	subs	r3, #1
 8005e26:	4543      	cmp	r3, r8
 8005e28:	dc09      	bgt.n	8005e3e <_printf_float+0x22e>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	079b      	lsls	r3, r3, #30
 8005e2e:	f100 8108 	bmi.w	8006042 <_printf_float+0x432>
 8005e32:	68e0      	ldr	r0, [r4, #12]
 8005e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e36:	4298      	cmp	r0, r3
 8005e38:	bfb8      	it	lt
 8005e3a:	4618      	movlt	r0, r3
 8005e3c:	e738      	b.n	8005cb0 <_printf_float+0xa0>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	464a      	mov	r2, r9
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f af2f 	beq.w	8005cac <_printf_float+0x9c>
 8005e4e:	f108 0801 	add.w	r8, r8, #1
 8005e52:	e7e6      	b.n	8005e22 <_printf_float+0x212>
 8005e54:	9b07      	ldr	r3, [sp, #28]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	dc3c      	bgt.n	8005ed4 <_printf_float+0x2c4>
 8005e5a:	4a1d      	ldr	r2, [pc, #116]	; (8005ed0 <_printf_float+0x2c0>)
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4628      	mov	r0, r5
 8005e62:	47b8      	blx	r7
 8005e64:	3001      	adds	r0, #1
 8005e66:	f43f af21 	beq.w	8005cac <_printf_float+0x9c>
 8005e6a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	d102      	bne.n	8005e78 <_printf_float+0x268>
 8005e72:	6823      	ldr	r3, [r4, #0]
 8005e74:	07d9      	lsls	r1, r3, #31
 8005e76:	d5d8      	bpl.n	8005e2a <_printf_float+0x21a>
 8005e78:	4653      	mov	r3, sl
 8005e7a:	465a      	mov	r2, fp
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	47b8      	blx	r7
 8005e82:	3001      	adds	r0, #1
 8005e84:	f43f af12 	beq.w	8005cac <_printf_float+0x9c>
 8005e88:	f04f 0900 	mov.w	r9, #0
 8005e8c:	f104 0a1a 	add.w	sl, r4, #26
 8005e90:	9b07      	ldr	r3, [sp, #28]
 8005e92:	425b      	negs	r3, r3
 8005e94:	454b      	cmp	r3, r9
 8005e96:	dc01      	bgt.n	8005e9c <_printf_float+0x28c>
 8005e98:	9b08      	ldr	r3, [sp, #32]
 8005e9a:	e795      	b.n	8005dc8 <_printf_float+0x1b8>
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	4652      	mov	r2, sl
 8005ea0:	4631      	mov	r1, r6
 8005ea2:	4628      	mov	r0, r5
 8005ea4:	47b8      	blx	r7
 8005ea6:	3001      	adds	r0, #1
 8005ea8:	f43f af00 	beq.w	8005cac <_printf_float+0x9c>
 8005eac:	f109 0901 	add.w	r9, r9, #1
 8005eb0:	e7ee      	b.n	8005e90 <_printf_float+0x280>
 8005eb2:	bf00      	nop
 8005eb4:	f3af 8000 	nop.w
 8005eb8:	ffffffff 	.word	0xffffffff
 8005ebc:	7fefffff 	.word	0x7fefffff
 8005ec0:	0800b050 	.word	0x0800b050
 8005ec4:	0800b054 	.word	0x0800b054
 8005ec8:	0800b05c 	.word	0x0800b05c
 8005ecc:	0800b058 	.word	0x0800b058
 8005ed0:	0800b461 	.word	0x0800b461
 8005ed4:	9a08      	ldr	r2, [sp, #32]
 8005ed6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	bfa8      	it	ge
 8005edc:	461a      	movge	r2, r3
 8005ede:	2a00      	cmp	r2, #0
 8005ee0:	4691      	mov	r9, r2
 8005ee2:	dc38      	bgt.n	8005f56 <_printf_float+0x346>
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	9305      	str	r3, [sp, #20]
 8005ee8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005eec:	f104 021a 	add.w	r2, r4, #26
 8005ef0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ef2:	9905      	ldr	r1, [sp, #20]
 8005ef4:	9304      	str	r3, [sp, #16]
 8005ef6:	eba3 0309 	sub.w	r3, r3, r9
 8005efa:	428b      	cmp	r3, r1
 8005efc:	dc33      	bgt.n	8005f66 <_printf_float+0x356>
 8005efe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	db3c      	blt.n	8005f80 <_printf_float+0x370>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	07da      	lsls	r2, r3, #31
 8005f0a:	d439      	bmi.n	8005f80 <_printf_float+0x370>
 8005f0c:	9a08      	ldr	r2, [sp, #32]
 8005f0e:	9b04      	ldr	r3, [sp, #16]
 8005f10:	9907      	ldr	r1, [sp, #28]
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	eba2 0901 	sub.w	r9, r2, r1
 8005f18:	4599      	cmp	r9, r3
 8005f1a:	bfa8      	it	ge
 8005f1c:	4699      	movge	r9, r3
 8005f1e:	f1b9 0f00 	cmp.w	r9, #0
 8005f22:	dc35      	bgt.n	8005f90 <_printf_float+0x380>
 8005f24:	f04f 0800 	mov.w	r8, #0
 8005f28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f2c:	f104 0a1a 	add.w	sl, r4, #26
 8005f30:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005f34:	1a9b      	subs	r3, r3, r2
 8005f36:	eba3 0309 	sub.w	r3, r3, r9
 8005f3a:	4543      	cmp	r3, r8
 8005f3c:	f77f af75 	ble.w	8005e2a <_printf_float+0x21a>
 8005f40:	2301      	movs	r3, #1
 8005f42:	4652      	mov	r2, sl
 8005f44:	4631      	mov	r1, r6
 8005f46:	4628      	mov	r0, r5
 8005f48:	47b8      	blx	r7
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	f43f aeae 	beq.w	8005cac <_printf_float+0x9c>
 8005f50:	f108 0801 	add.w	r8, r8, #1
 8005f54:	e7ec      	b.n	8005f30 <_printf_float+0x320>
 8005f56:	4613      	mov	r3, r2
 8005f58:	4631      	mov	r1, r6
 8005f5a:	4642      	mov	r2, r8
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	47b8      	blx	r7
 8005f60:	3001      	adds	r0, #1
 8005f62:	d1bf      	bne.n	8005ee4 <_printf_float+0x2d4>
 8005f64:	e6a2      	b.n	8005cac <_printf_float+0x9c>
 8005f66:	2301      	movs	r3, #1
 8005f68:	4631      	mov	r1, r6
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	9204      	str	r2, [sp, #16]
 8005f6e:	47b8      	blx	r7
 8005f70:	3001      	adds	r0, #1
 8005f72:	f43f ae9b 	beq.w	8005cac <_printf_float+0x9c>
 8005f76:	9b05      	ldr	r3, [sp, #20]
 8005f78:	9a04      	ldr	r2, [sp, #16]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	9305      	str	r3, [sp, #20]
 8005f7e:	e7b7      	b.n	8005ef0 <_printf_float+0x2e0>
 8005f80:	4653      	mov	r3, sl
 8005f82:	465a      	mov	r2, fp
 8005f84:	4631      	mov	r1, r6
 8005f86:	4628      	mov	r0, r5
 8005f88:	47b8      	blx	r7
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d1be      	bne.n	8005f0c <_printf_float+0x2fc>
 8005f8e:	e68d      	b.n	8005cac <_printf_float+0x9c>
 8005f90:	9a04      	ldr	r2, [sp, #16]
 8005f92:	464b      	mov	r3, r9
 8005f94:	4442      	add	r2, r8
 8005f96:	4631      	mov	r1, r6
 8005f98:	4628      	mov	r0, r5
 8005f9a:	47b8      	blx	r7
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	d1c1      	bne.n	8005f24 <_printf_float+0x314>
 8005fa0:	e684      	b.n	8005cac <_printf_float+0x9c>
 8005fa2:	9a08      	ldr	r2, [sp, #32]
 8005fa4:	2a01      	cmp	r2, #1
 8005fa6:	dc01      	bgt.n	8005fac <_printf_float+0x39c>
 8005fa8:	07db      	lsls	r3, r3, #31
 8005faa:	d537      	bpl.n	800601c <_printf_float+0x40c>
 8005fac:	2301      	movs	r3, #1
 8005fae:	4642      	mov	r2, r8
 8005fb0:	4631      	mov	r1, r6
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	47b8      	blx	r7
 8005fb6:	3001      	adds	r0, #1
 8005fb8:	f43f ae78 	beq.w	8005cac <_printf_float+0x9c>
 8005fbc:	4653      	mov	r3, sl
 8005fbe:	465a      	mov	r2, fp
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	f43f ae70 	beq.w	8005cac <_printf_float+0x9c>
 8005fcc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005fd0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fd8:	d01b      	beq.n	8006012 <_printf_float+0x402>
 8005fda:	9b08      	ldr	r3, [sp, #32]
 8005fdc:	f108 0201 	add.w	r2, r8, #1
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	4631      	mov	r1, r6
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	47b8      	blx	r7
 8005fe8:	3001      	adds	r0, #1
 8005fea:	d10e      	bne.n	800600a <_printf_float+0x3fa>
 8005fec:	e65e      	b.n	8005cac <_printf_float+0x9c>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	464a      	mov	r2, r9
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	47b8      	blx	r7
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	f43f ae57 	beq.w	8005cac <_printf_float+0x9c>
 8005ffe:	f108 0801 	add.w	r8, r8, #1
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	3b01      	subs	r3, #1
 8006006:	4543      	cmp	r3, r8
 8006008:	dcf1      	bgt.n	8005fee <_printf_float+0x3de>
 800600a:	9b04      	ldr	r3, [sp, #16]
 800600c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006010:	e6db      	b.n	8005dca <_printf_float+0x1ba>
 8006012:	f04f 0800 	mov.w	r8, #0
 8006016:	f104 091a 	add.w	r9, r4, #26
 800601a:	e7f2      	b.n	8006002 <_printf_float+0x3f2>
 800601c:	2301      	movs	r3, #1
 800601e:	4642      	mov	r2, r8
 8006020:	e7df      	b.n	8005fe2 <_printf_float+0x3d2>
 8006022:	2301      	movs	r3, #1
 8006024:	464a      	mov	r2, r9
 8006026:	4631      	mov	r1, r6
 8006028:	4628      	mov	r0, r5
 800602a:	47b8      	blx	r7
 800602c:	3001      	adds	r0, #1
 800602e:	f43f ae3d 	beq.w	8005cac <_printf_float+0x9c>
 8006032:	f108 0801 	add.w	r8, r8, #1
 8006036:	68e3      	ldr	r3, [r4, #12]
 8006038:	9909      	ldr	r1, [sp, #36]	; 0x24
 800603a:	1a5b      	subs	r3, r3, r1
 800603c:	4543      	cmp	r3, r8
 800603e:	dcf0      	bgt.n	8006022 <_printf_float+0x412>
 8006040:	e6f7      	b.n	8005e32 <_printf_float+0x222>
 8006042:	f04f 0800 	mov.w	r8, #0
 8006046:	f104 0919 	add.w	r9, r4, #25
 800604a:	e7f4      	b.n	8006036 <_printf_float+0x426>

0800604c <_printf_common>:
 800604c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006050:	4616      	mov	r6, r2
 8006052:	4699      	mov	r9, r3
 8006054:	688a      	ldr	r2, [r1, #8]
 8006056:	690b      	ldr	r3, [r1, #16]
 8006058:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800605c:	4293      	cmp	r3, r2
 800605e:	bfb8      	it	lt
 8006060:	4613      	movlt	r3, r2
 8006062:	6033      	str	r3, [r6, #0]
 8006064:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006068:	4607      	mov	r7, r0
 800606a:	460c      	mov	r4, r1
 800606c:	b10a      	cbz	r2, 8006072 <_printf_common+0x26>
 800606e:	3301      	adds	r3, #1
 8006070:	6033      	str	r3, [r6, #0]
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	0699      	lsls	r1, r3, #26
 8006076:	bf42      	ittt	mi
 8006078:	6833      	ldrmi	r3, [r6, #0]
 800607a:	3302      	addmi	r3, #2
 800607c:	6033      	strmi	r3, [r6, #0]
 800607e:	6825      	ldr	r5, [r4, #0]
 8006080:	f015 0506 	ands.w	r5, r5, #6
 8006084:	d106      	bne.n	8006094 <_printf_common+0x48>
 8006086:	f104 0a19 	add.w	sl, r4, #25
 800608a:	68e3      	ldr	r3, [r4, #12]
 800608c:	6832      	ldr	r2, [r6, #0]
 800608e:	1a9b      	subs	r3, r3, r2
 8006090:	42ab      	cmp	r3, r5
 8006092:	dc26      	bgt.n	80060e2 <_printf_common+0x96>
 8006094:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006098:	1e13      	subs	r3, r2, #0
 800609a:	6822      	ldr	r2, [r4, #0]
 800609c:	bf18      	it	ne
 800609e:	2301      	movne	r3, #1
 80060a0:	0692      	lsls	r2, r2, #26
 80060a2:	d42b      	bmi.n	80060fc <_printf_common+0xb0>
 80060a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060a8:	4649      	mov	r1, r9
 80060aa:	4638      	mov	r0, r7
 80060ac:	47c0      	blx	r8
 80060ae:	3001      	adds	r0, #1
 80060b0:	d01e      	beq.n	80060f0 <_printf_common+0xa4>
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	68e5      	ldr	r5, [r4, #12]
 80060b6:	6832      	ldr	r2, [r6, #0]
 80060b8:	f003 0306 	and.w	r3, r3, #6
 80060bc:	2b04      	cmp	r3, #4
 80060be:	bf08      	it	eq
 80060c0:	1aad      	subeq	r5, r5, r2
 80060c2:	68a3      	ldr	r3, [r4, #8]
 80060c4:	6922      	ldr	r2, [r4, #16]
 80060c6:	bf0c      	ite	eq
 80060c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060cc:	2500      	movne	r5, #0
 80060ce:	4293      	cmp	r3, r2
 80060d0:	bfc4      	itt	gt
 80060d2:	1a9b      	subgt	r3, r3, r2
 80060d4:	18ed      	addgt	r5, r5, r3
 80060d6:	2600      	movs	r6, #0
 80060d8:	341a      	adds	r4, #26
 80060da:	42b5      	cmp	r5, r6
 80060dc:	d11a      	bne.n	8006114 <_printf_common+0xc8>
 80060de:	2000      	movs	r0, #0
 80060e0:	e008      	b.n	80060f4 <_printf_common+0xa8>
 80060e2:	2301      	movs	r3, #1
 80060e4:	4652      	mov	r2, sl
 80060e6:	4649      	mov	r1, r9
 80060e8:	4638      	mov	r0, r7
 80060ea:	47c0      	blx	r8
 80060ec:	3001      	adds	r0, #1
 80060ee:	d103      	bne.n	80060f8 <_printf_common+0xac>
 80060f0:	f04f 30ff 	mov.w	r0, #4294967295
 80060f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f8:	3501      	adds	r5, #1
 80060fa:	e7c6      	b.n	800608a <_printf_common+0x3e>
 80060fc:	18e1      	adds	r1, r4, r3
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	2030      	movs	r0, #48	; 0x30
 8006102:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006106:	4422      	add	r2, r4
 8006108:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800610c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006110:	3302      	adds	r3, #2
 8006112:	e7c7      	b.n	80060a4 <_printf_common+0x58>
 8006114:	2301      	movs	r3, #1
 8006116:	4622      	mov	r2, r4
 8006118:	4649      	mov	r1, r9
 800611a:	4638      	mov	r0, r7
 800611c:	47c0      	blx	r8
 800611e:	3001      	adds	r0, #1
 8006120:	d0e6      	beq.n	80060f0 <_printf_common+0xa4>
 8006122:	3601      	adds	r6, #1
 8006124:	e7d9      	b.n	80060da <_printf_common+0x8e>
	...

08006128 <_printf_i>:
 8006128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800612c:	460c      	mov	r4, r1
 800612e:	4691      	mov	r9, r2
 8006130:	7e27      	ldrb	r7, [r4, #24]
 8006132:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006134:	2f78      	cmp	r7, #120	; 0x78
 8006136:	4680      	mov	r8, r0
 8006138:	469a      	mov	sl, r3
 800613a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800613e:	d807      	bhi.n	8006150 <_printf_i+0x28>
 8006140:	2f62      	cmp	r7, #98	; 0x62
 8006142:	d80a      	bhi.n	800615a <_printf_i+0x32>
 8006144:	2f00      	cmp	r7, #0
 8006146:	f000 80d8 	beq.w	80062fa <_printf_i+0x1d2>
 800614a:	2f58      	cmp	r7, #88	; 0x58
 800614c:	f000 80a3 	beq.w	8006296 <_printf_i+0x16e>
 8006150:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006154:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006158:	e03a      	b.n	80061d0 <_printf_i+0xa8>
 800615a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800615e:	2b15      	cmp	r3, #21
 8006160:	d8f6      	bhi.n	8006150 <_printf_i+0x28>
 8006162:	a001      	add	r0, pc, #4	; (adr r0, 8006168 <_printf_i+0x40>)
 8006164:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006168:	080061c1 	.word	0x080061c1
 800616c:	080061d5 	.word	0x080061d5
 8006170:	08006151 	.word	0x08006151
 8006174:	08006151 	.word	0x08006151
 8006178:	08006151 	.word	0x08006151
 800617c:	08006151 	.word	0x08006151
 8006180:	080061d5 	.word	0x080061d5
 8006184:	08006151 	.word	0x08006151
 8006188:	08006151 	.word	0x08006151
 800618c:	08006151 	.word	0x08006151
 8006190:	08006151 	.word	0x08006151
 8006194:	080062e1 	.word	0x080062e1
 8006198:	08006205 	.word	0x08006205
 800619c:	080062c3 	.word	0x080062c3
 80061a0:	08006151 	.word	0x08006151
 80061a4:	08006151 	.word	0x08006151
 80061a8:	08006303 	.word	0x08006303
 80061ac:	08006151 	.word	0x08006151
 80061b0:	08006205 	.word	0x08006205
 80061b4:	08006151 	.word	0x08006151
 80061b8:	08006151 	.word	0x08006151
 80061bc:	080062cb 	.word	0x080062cb
 80061c0:	680b      	ldr	r3, [r1, #0]
 80061c2:	1d1a      	adds	r2, r3, #4
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	600a      	str	r2, [r1, #0]
 80061c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80061cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061d0:	2301      	movs	r3, #1
 80061d2:	e0a3      	b.n	800631c <_printf_i+0x1f4>
 80061d4:	6825      	ldr	r5, [r4, #0]
 80061d6:	6808      	ldr	r0, [r1, #0]
 80061d8:	062e      	lsls	r6, r5, #24
 80061da:	f100 0304 	add.w	r3, r0, #4
 80061de:	d50a      	bpl.n	80061f6 <_printf_i+0xce>
 80061e0:	6805      	ldr	r5, [r0, #0]
 80061e2:	600b      	str	r3, [r1, #0]
 80061e4:	2d00      	cmp	r5, #0
 80061e6:	da03      	bge.n	80061f0 <_printf_i+0xc8>
 80061e8:	232d      	movs	r3, #45	; 0x2d
 80061ea:	426d      	negs	r5, r5
 80061ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061f0:	485e      	ldr	r0, [pc, #376]	; (800636c <_printf_i+0x244>)
 80061f2:	230a      	movs	r3, #10
 80061f4:	e019      	b.n	800622a <_printf_i+0x102>
 80061f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80061fa:	6805      	ldr	r5, [r0, #0]
 80061fc:	600b      	str	r3, [r1, #0]
 80061fe:	bf18      	it	ne
 8006200:	b22d      	sxthne	r5, r5
 8006202:	e7ef      	b.n	80061e4 <_printf_i+0xbc>
 8006204:	680b      	ldr	r3, [r1, #0]
 8006206:	6825      	ldr	r5, [r4, #0]
 8006208:	1d18      	adds	r0, r3, #4
 800620a:	6008      	str	r0, [r1, #0]
 800620c:	0628      	lsls	r0, r5, #24
 800620e:	d501      	bpl.n	8006214 <_printf_i+0xec>
 8006210:	681d      	ldr	r5, [r3, #0]
 8006212:	e002      	b.n	800621a <_printf_i+0xf2>
 8006214:	0669      	lsls	r1, r5, #25
 8006216:	d5fb      	bpl.n	8006210 <_printf_i+0xe8>
 8006218:	881d      	ldrh	r5, [r3, #0]
 800621a:	4854      	ldr	r0, [pc, #336]	; (800636c <_printf_i+0x244>)
 800621c:	2f6f      	cmp	r7, #111	; 0x6f
 800621e:	bf0c      	ite	eq
 8006220:	2308      	moveq	r3, #8
 8006222:	230a      	movne	r3, #10
 8006224:	2100      	movs	r1, #0
 8006226:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800622a:	6866      	ldr	r6, [r4, #4]
 800622c:	60a6      	str	r6, [r4, #8]
 800622e:	2e00      	cmp	r6, #0
 8006230:	bfa2      	ittt	ge
 8006232:	6821      	ldrge	r1, [r4, #0]
 8006234:	f021 0104 	bicge.w	r1, r1, #4
 8006238:	6021      	strge	r1, [r4, #0]
 800623a:	b90d      	cbnz	r5, 8006240 <_printf_i+0x118>
 800623c:	2e00      	cmp	r6, #0
 800623e:	d04d      	beq.n	80062dc <_printf_i+0x1b4>
 8006240:	4616      	mov	r6, r2
 8006242:	fbb5 f1f3 	udiv	r1, r5, r3
 8006246:	fb03 5711 	mls	r7, r3, r1, r5
 800624a:	5dc7      	ldrb	r7, [r0, r7]
 800624c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006250:	462f      	mov	r7, r5
 8006252:	42bb      	cmp	r3, r7
 8006254:	460d      	mov	r5, r1
 8006256:	d9f4      	bls.n	8006242 <_printf_i+0x11a>
 8006258:	2b08      	cmp	r3, #8
 800625a:	d10b      	bne.n	8006274 <_printf_i+0x14c>
 800625c:	6823      	ldr	r3, [r4, #0]
 800625e:	07df      	lsls	r7, r3, #31
 8006260:	d508      	bpl.n	8006274 <_printf_i+0x14c>
 8006262:	6923      	ldr	r3, [r4, #16]
 8006264:	6861      	ldr	r1, [r4, #4]
 8006266:	4299      	cmp	r1, r3
 8006268:	bfde      	ittt	le
 800626a:	2330      	movle	r3, #48	; 0x30
 800626c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006270:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006274:	1b92      	subs	r2, r2, r6
 8006276:	6122      	str	r2, [r4, #16]
 8006278:	f8cd a000 	str.w	sl, [sp]
 800627c:	464b      	mov	r3, r9
 800627e:	aa03      	add	r2, sp, #12
 8006280:	4621      	mov	r1, r4
 8006282:	4640      	mov	r0, r8
 8006284:	f7ff fee2 	bl	800604c <_printf_common>
 8006288:	3001      	adds	r0, #1
 800628a:	d14c      	bne.n	8006326 <_printf_i+0x1fe>
 800628c:	f04f 30ff 	mov.w	r0, #4294967295
 8006290:	b004      	add	sp, #16
 8006292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006296:	4835      	ldr	r0, [pc, #212]	; (800636c <_printf_i+0x244>)
 8006298:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800629c:	6823      	ldr	r3, [r4, #0]
 800629e:	680e      	ldr	r6, [r1, #0]
 80062a0:	061f      	lsls	r7, r3, #24
 80062a2:	f856 5b04 	ldr.w	r5, [r6], #4
 80062a6:	600e      	str	r6, [r1, #0]
 80062a8:	d514      	bpl.n	80062d4 <_printf_i+0x1ac>
 80062aa:	07d9      	lsls	r1, r3, #31
 80062ac:	bf44      	itt	mi
 80062ae:	f043 0320 	orrmi.w	r3, r3, #32
 80062b2:	6023      	strmi	r3, [r4, #0]
 80062b4:	b91d      	cbnz	r5, 80062be <_printf_i+0x196>
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	f023 0320 	bic.w	r3, r3, #32
 80062bc:	6023      	str	r3, [r4, #0]
 80062be:	2310      	movs	r3, #16
 80062c0:	e7b0      	b.n	8006224 <_printf_i+0xfc>
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	f043 0320 	orr.w	r3, r3, #32
 80062c8:	6023      	str	r3, [r4, #0]
 80062ca:	2378      	movs	r3, #120	; 0x78
 80062cc:	4828      	ldr	r0, [pc, #160]	; (8006370 <_printf_i+0x248>)
 80062ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062d2:	e7e3      	b.n	800629c <_printf_i+0x174>
 80062d4:	065e      	lsls	r6, r3, #25
 80062d6:	bf48      	it	mi
 80062d8:	b2ad      	uxthmi	r5, r5
 80062da:	e7e6      	b.n	80062aa <_printf_i+0x182>
 80062dc:	4616      	mov	r6, r2
 80062de:	e7bb      	b.n	8006258 <_printf_i+0x130>
 80062e0:	680b      	ldr	r3, [r1, #0]
 80062e2:	6826      	ldr	r6, [r4, #0]
 80062e4:	6960      	ldr	r0, [r4, #20]
 80062e6:	1d1d      	adds	r5, r3, #4
 80062e8:	600d      	str	r5, [r1, #0]
 80062ea:	0635      	lsls	r5, r6, #24
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	d501      	bpl.n	80062f4 <_printf_i+0x1cc>
 80062f0:	6018      	str	r0, [r3, #0]
 80062f2:	e002      	b.n	80062fa <_printf_i+0x1d2>
 80062f4:	0671      	lsls	r1, r6, #25
 80062f6:	d5fb      	bpl.n	80062f0 <_printf_i+0x1c8>
 80062f8:	8018      	strh	r0, [r3, #0]
 80062fa:	2300      	movs	r3, #0
 80062fc:	6123      	str	r3, [r4, #16]
 80062fe:	4616      	mov	r6, r2
 8006300:	e7ba      	b.n	8006278 <_printf_i+0x150>
 8006302:	680b      	ldr	r3, [r1, #0]
 8006304:	1d1a      	adds	r2, r3, #4
 8006306:	600a      	str	r2, [r1, #0]
 8006308:	681e      	ldr	r6, [r3, #0]
 800630a:	6862      	ldr	r2, [r4, #4]
 800630c:	2100      	movs	r1, #0
 800630e:	4630      	mov	r0, r6
 8006310:	f7f9 ff9e 	bl	8000250 <memchr>
 8006314:	b108      	cbz	r0, 800631a <_printf_i+0x1f2>
 8006316:	1b80      	subs	r0, r0, r6
 8006318:	6060      	str	r0, [r4, #4]
 800631a:	6863      	ldr	r3, [r4, #4]
 800631c:	6123      	str	r3, [r4, #16]
 800631e:	2300      	movs	r3, #0
 8006320:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006324:	e7a8      	b.n	8006278 <_printf_i+0x150>
 8006326:	6923      	ldr	r3, [r4, #16]
 8006328:	4632      	mov	r2, r6
 800632a:	4649      	mov	r1, r9
 800632c:	4640      	mov	r0, r8
 800632e:	47d0      	blx	sl
 8006330:	3001      	adds	r0, #1
 8006332:	d0ab      	beq.n	800628c <_printf_i+0x164>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	079b      	lsls	r3, r3, #30
 8006338:	d413      	bmi.n	8006362 <_printf_i+0x23a>
 800633a:	68e0      	ldr	r0, [r4, #12]
 800633c:	9b03      	ldr	r3, [sp, #12]
 800633e:	4298      	cmp	r0, r3
 8006340:	bfb8      	it	lt
 8006342:	4618      	movlt	r0, r3
 8006344:	e7a4      	b.n	8006290 <_printf_i+0x168>
 8006346:	2301      	movs	r3, #1
 8006348:	4632      	mov	r2, r6
 800634a:	4649      	mov	r1, r9
 800634c:	4640      	mov	r0, r8
 800634e:	47d0      	blx	sl
 8006350:	3001      	adds	r0, #1
 8006352:	d09b      	beq.n	800628c <_printf_i+0x164>
 8006354:	3501      	adds	r5, #1
 8006356:	68e3      	ldr	r3, [r4, #12]
 8006358:	9903      	ldr	r1, [sp, #12]
 800635a:	1a5b      	subs	r3, r3, r1
 800635c:	42ab      	cmp	r3, r5
 800635e:	dcf2      	bgt.n	8006346 <_printf_i+0x21e>
 8006360:	e7eb      	b.n	800633a <_printf_i+0x212>
 8006362:	2500      	movs	r5, #0
 8006364:	f104 0619 	add.w	r6, r4, #25
 8006368:	e7f5      	b.n	8006356 <_printf_i+0x22e>
 800636a:	bf00      	nop
 800636c:	0800b060 	.word	0x0800b060
 8006370:	0800b071 	.word	0x0800b071

08006374 <_scanf_float>:
 8006374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006378:	b087      	sub	sp, #28
 800637a:	4617      	mov	r7, r2
 800637c:	9303      	str	r3, [sp, #12]
 800637e:	688b      	ldr	r3, [r1, #8]
 8006380:	1e5a      	subs	r2, r3, #1
 8006382:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006386:	bf83      	ittte	hi
 8006388:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800638c:	195b      	addhi	r3, r3, r5
 800638e:	9302      	strhi	r3, [sp, #8]
 8006390:	2300      	movls	r3, #0
 8006392:	bf86      	itte	hi
 8006394:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006398:	608b      	strhi	r3, [r1, #8]
 800639a:	9302      	strls	r3, [sp, #8]
 800639c:	680b      	ldr	r3, [r1, #0]
 800639e:	468b      	mov	fp, r1
 80063a0:	2500      	movs	r5, #0
 80063a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80063a6:	f84b 3b1c 	str.w	r3, [fp], #28
 80063aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80063ae:	4680      	mov	r8, r0
 80063b0:	460c      	mov	r4, r1
 80063b2:	465e      	mov	r6, fp
 80063b4:	46aa      	mov	sl, r5
 80063b6:	46a9      	mov	r9, r5
 80063b8:	9501      	str	r5, [sp, #4]
 80063ba:	68a2      	ldr	r2, [r4, #8]
 80063bc:	b152      	cbz	r2, 80063d4 <_scanf_float+0x60>
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	2b4e      	cmp	r3, #78	; 0x4e
 80063c4:	d864      	bhi.n	8006490 <_scanf_float+0x11c>
 80063c6:	2b40      	cmp	r3, #64	; 0x40
 80063c8:	d83c      	bhi.n	8006444 <_scanf_float+0xd0>
 80063ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80063ce:	b2c8      	uxtb	r0, r1
 80063d0:	280e      	cmp	r0, #14
 80063d2:	d93a      	bls.n	800644a <_scanf_float+0xd6>
 80063d4:	f1b9 0f00 	cmp.w	r9, #0
 80063d8:	d003      	beq.n	80063e2 <_scanf_float+0x6e>
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063e6:	f1ba 0f01 	cmp.w	sl, #1
 80063ea:	f200 8113 	bhi.w	8006614 <_scanf_float+0x2a0>
 80063ee:	455e      	cmp	r6, fp
 80063f0:	f200 8105 	bhi.w	80065fe <_scanf_float+0x28a>
 80063f4:	2501      	movs	r5, #1
 80063f6:	4628      	mov	r0, r5
 80063f8:	b007      	add	sp, #28
 80063fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006402:	2a0d      	cmp	r2, #13
 8006404:	d8e6      	bhi.n	80063d4 <_scanf_float+0x60>
 8006406:	a101      	add	r1, pc, #4	; (adr r1, 800640c <_scanf_float+0x98>)
 8006408:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800640c:	0800654b 	.word	0x0800654b
 8006410:	080063d5 	.word	0x080063d5
 8006414:	080063d5 	.word	0x080063d5
 8006418:	080063d5 	.word	0x080063d5
 800641c:	080065ab 	.word	0x080065ab
 8006420:	08006583 	.word	0x08006583
 8006424:	080063d5 	.word	0x080063d5
 8006428:	080063d5 	.word	0x080063d5
 800642c:	08006559 	.word	0x08006559
 8006430:	080063d5 	.word	0x080063d5
 8006434:	080063d5 	.word	0x080063d5
 8006438:	080063d5 	.word	0x080063d5
 800643c:	080063d5 	.word	0x080063d5
 8006440:	08006511 	.word	0x08006511
 8006444:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006448:	e7db      	b.n	8006402 <_scanf_float+0x8e>
 800644a:	290e      	cmp	r1, #14
 800644c:	d8c2      	bhi.n	80063d4 <_scanf_float+0x60>
 800644e:	a001      	add	r0, pc, #4	; (adr r0, 8006454 <_scanf_float+0xe0>)
 8006450:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006454:	08006503 	.word	0x08006503
 8006458:	080063d5 	.word	0x080063d5
 800645c:	08006503 	.word	0x08006503
 8006460:	08006597 	.word	0x08006597
 8006464:	080063d5 	.word	0x080063d5
 8006468:	080064b1 	.word	0x080064b1
 800646c:	080064ed 	.word	0x080064ed
 8006470:	080064ed 	.word	0x080064ed
 8006474:	080064ed 	.word	0x080064ed
 8006478:	080064ed 	.word	0x080064ed
 800647c:	080064ed 	.word	0x080064ed
 8006480:	080064ed 	.word	0x080064ed
 8006484:	080064ed 	.word	0x080064ed
 8006488:	080064ed 	.word	0x080064ed
 800648c:	080064ed 	.word	0x080064ed
 8006490:	2b6e      	cmp	r3, #110	; 0x6e
 8006492:	d809      	bhi.n	80064a8 <_scanf_float+0x134>
 8006494:	2b60      	cmp	r3, #96	; 0x60
 8006496:	d8b2      	bhi.n	80063fe <_scanf_float+0x8a>
 8006498:	2b54      	cmp	r3, #84	; 0x54
 800649a:	d077      	beq.n	800658c <_scanf_float+0x218>
 800649c:	2b59      	cmp	r3, #89	; 0x59
 800649e:	d199      	bne.n	80063d4 <_scanf_float+0x60>
 80064a0:	2d07      	cmp	r5, #7
 80064a2:	d197      	bne.n	80063d4 <_scanf_float+0x60>
 80064a4:	2508      	movs	r5, #8
 80064a6:	e029      	b.n	80064fc <_scanf_float+0x188>
 80064a8:	2b74      	cmp	r3, #116	; 0x74
 80064aa:	d06f      	beq.n	800658c <_scanf_float+0x218>
 80064ac:	2b79      	cmp	r3, #121	; 0x79
 80064ae:	e7f6      	b.n	800649e <_scanf_float+0x12a>
 80064b0:	6821      	ldr	r1, [r4, #0]
 80064b2:	05c8      	lsls	r0, r1, #23
 80064b4:	d51a      	bpl.n	80064ec <_scanf_float+0x178>
 80064b6:	9b02      	ldr	r3, [sp, #8]
 80064b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80064bc:	6021      	str	r1, [r4, #0]
 80064be:	f109 0901 	add.w	r9, r9, #1
 80064c2:	b11b      	cbz	r3, 80064cc <_scanf_float+0x158>
 80064c4:	3b01      	subs	r3, #1
 80064c6:	3201      	adds	r2, #1
 80064c8:	9302      	str	r3, [sp, #8]
 80064ca:	60a2      	str	r2, [r4, #8]
 80064cc:	68a3      	ldr	r3, [r4, #8]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	60a3      	str	r3, [r4, #8]
 80064d2:	6923      	ldr	r3, [r4, #16]
 80064d4:	3301      	adds	r3, #1
 80064d6:	6123      	str	r3, [r4, #16]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	3b01      	subs	r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	607b      	str	r3, [r7, #4]
 80064e0:	f340 8084 	ble.w	80065ec <_scanf_float+0x278>
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	3301      	adds	r3, #1
 80064e8:	603b      	str	r3, [r7, #0]
 80064ea:	e766      	b.n	80063ba <_scanf_float+0x46>
 80064ec:	eb1a 0f05 	cmn.w	sl, r5
 80064f0:	f47f af70 	bne.w	80063d4 <_scanf_float+0x60>
 80064f4:	6822      	ldr	r2, [r4, #0]
 80064f6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80064fa:	6022      	str	r2, [r4, #0]
 80064fc:	f806 3b01 	strb.w	r3, [r6], #1
 8006500:	e7e4      	b.n	80064cc <_scanf_float+0x158>
 8006502:	6822      	ldr	r2, [r4, #0]
 8006504:	0610      	lsls	r0, r2, #24
 8006506:	f57f af65 	bpl.w	80063d4 <_scanf_float+0x60>
 800650a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800650e:	e7f4      	b.n	80064fa <_scanf_float+0x186>
 8006510:	f1ba 0f00 	cmp.w	sl, #0
 8006514:	d10e      	bne.n	8006534 <_scanf_float+0x1c0>
 8006516:	f1b9 0f00 	cmp.w	r9, #0
 800651a:	d10e      	bne.n	800653a <_scanf_float+0x1c6>
 800651c:	6822      	ldr	r2, [r4, #0]
 800651e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006522:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006526:	d108      	bne.n	800653a <_scanf_float+0x1c6>
 8006528:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800652c:	6022      	str	r2, [r4, #0]
 800652e:	f04f 0a01 	mov.w	sl, #1
 8006532:	e7e3      	b.n	80064fc <_scanf_float+0x188>
 8006534:	f1ba 0f02 	cmp.w	sl, #2
 8006538:	d055      	beq.n	80065e6 <_scanf_float+0x272>
 800653a:	2d01      	cmp	r5, #1
 800653c:	d002      	beq.n	8006544 <_scanf_float+0x1d0>
 800653e:	2d04      	cmp	r5, #4
 8006540:	f47f af48 	bne.w	80063d4 <_scanf_float+0x60>
 8006544:	3501      	adds	r5, #1
 8006546:	b2ed      	uxtb	r5, r5
 8006548:	e7d8      	b.n	80064fc <_scanf_float+0x188>
 800654a:	f1ba 0f01 	cmp.w	sl, #1
 800654e:	f47f af41 	bne.w	80063d4 <_scanf_float+0x60>
 8006552:	f04f 0a02 	mov.w	sl, #2
 8006556:	e7d1      	b.n	80064fc <_scanf_float+0x188>
 8006558:	b97d      	cbnz	r5, 800657a <_scanf_float+0x206>
 800655a:	f1b9 0f00 	cmp.w	r9, #0
 800655e:	f47f af3c 	bne.w	80063da <_scanf_float+0x66>
 8006562:	6822      	ldr	r2, [r4, #0]
 8006564:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006568:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800656c:	f47f af39 	bne.w	80063e2 <_scanf_float+0x6e>
 8006570:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006574:	6022      	str	r2, [r4, #0]
 8006576:	2501      	movs	r5, #1
 8006578:	e7c0      	b.n	80064fc <_scanf_float+0x188>
 800657a:	2d03      	cmp	r5, #3
 800657c:	d0e2      	beq.n	8006544 <_scanf_float+0x1d0>
 800657e:	2d05      	cmp	r5, #5
 8006580:	e7de      	b.n	8006540 <_scanf_float+0x1cc>
 8006582:	2d02      	cmp	r5, #2
 8006584:	f47f af26 	bne.w	80063d4 <_scanf_float+0x60>
 8006588:	2503      	movs	r5, #3
 800658a:	e7b7      	b.n	80064fc <_scanf_float+0x188>
 800658c:	2d06      	cmp	r5, #6
 800658e:	f47f af21 	bne.w	80063d4 <_scanf_float+0x60>
 8006592:	2507      	movs	r5, #7
 8006594:	e7b2      	b.n	80064fc <_scanf_float+0x188>
 8006596:	6822      	ldr	r2, [r4, #0]
 8006598:	0591      	lsls	r1, r2, #22
 800659a:	f57f af1b 	bpl.w	80063d4 <_scanf_float+0x60>
 800659e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80065a2:	6022      	str	r2, [r4, #0]
 80065a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80065a8:	e7a8      	b.n	80064fc <_scanf_float+0x188>
 80065aa:	6822      	ldr	r2, [r4, #0]
 80065ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80065b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80065b4:	d006      	beq.n	80065c4 <_scanf_float+0x250>
 80065b6:	0550      	lsls	r0, r2, #21
 80065b8:	f57f af0c 	bpl.w	80063d4 <_scanf_float+0x60>
 80065bc:	f1b9 0f00 	cmp.w	r9, #0
 80065c0:	f43f af0f 	beq.w	80063e2 <_scanf_float+0x6e>
 80065c4:	0591      	lsls	r1, r2, #22
 80065c6:	bf58      	it	pl
 80065c8:	9901      	ldrpl	r1, [sp, #4]
 80065ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80065ce:	bf58      	it	pl
 80065d0:	eba9 0101 	subpl.w	r1, r9, r1
 80065d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80065d8:	bf58      	it	pl
 80065da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80065de:	6022      	str	r2, [r4, #0]
 80065e0:	f04f 0900 	mov.w	r9, #0
 80065e4:	e78a      	b.n	80064fc <_scanf_float+0x188>
 80065e6:	f04f 0a03 	mov.w	sl, #3
 80065ea:	e787      	b.n	80064fc <_scanf_float+0x188>
 80065ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80065f0:	4639      	mov	r1, r7
 80065f2:	4640      	mov	r0, r8
 80065f4:	4798      	blx	r3
 80065f6:	2800      	cmp	r0, #0
 80065f8:	f43f aedf 	beq.w	80063ba <_scanf_float+0x46>
 80065fc:	e6ea      	b.n	80063d4 <_scanf_float+0x60>
 80065fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006602:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006606:	463a      	mov	r2, r7
 8006608:	4640      	mov	r0, r8
 800660a:	4798      	blx	r3
 800660c:	6923      	ldr	r3, [r4, #16]
 800660e:	3b01      	subs	r3, #1
 8006610:	6123      	str	r3, [r4, #16]
 8006612:	e6ec      	b.n	80063ee <_scanf_float+0x7a>
 8006614:	1e6b      	subs	r3, r5, #1
 8006616:	2b06      	cmp	r3, #6
 8006618:	d825      	bhi.n	8006666 <_scanf_float+0x2f2>
 800661a:	2d02      	cmp	r5, #2
 800661c:	d836      	bhi.n	800668c <_scanf_float+0x318>
 800661e:	455e      	cmp	r6, fp
 8006620:	f67f aee8 	bls.w	80063f4 <_scanf_float+0x80>
 8006624:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006628:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800662c:	463a      	mov	r2, r7
 800662e:	4640      	mov	r0, r8
 8006630:	4798      	blx	r3
 8006632:	6923      	ldr	r3, [r4, #16]
 8006634:	3b01      	subs	r3, #1
 8006636:	6123      	str	r3, [r4, #16]
 8006638:	e7f1      	b.n	800661e <_scanf_float+0x2aa>
 800663a:	9802      	ldr	r0, [sp, #8]
 800663c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006640:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006644:	9002      	str	r0, [sp, #8]
 8006646:	463a      	mov	r2, r7
 8006648:	4640      	mov	r0, r8
 800664a:	4798      	blx	r3
 800664c:	6923      	ldr	r3, [r4, #16]
 800664e:	3b01      	subs	r3, #1
 8006650:	6123      	str	r3, [r4, #16]
 8006652:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006656:	fa5f fa8a 	uxtb.w	sl, sl
 800665a:	f1ba 0f02 	cmp.w	sl, #2
 800665e:	d1ec      	bne.n	800663a <_scanf_float+0x2c6>
 8006660:	3d03      	subs	r5, #3
 8006662:	b2ed      	uxtb	r5, r5
 8006664:	1b76      	subs	r6, r6, r5
 8006666:	6823      	ldr	r3, [r4, #0]
 8006668:	05da      	lsls	r2, r3, #23
 800666a:	d52f      	bpl.n	80066cc <_scanf_float+0x358>
 800666c:	055b      	lsls	r3, r3, #21
 800666e:	d510      	bpl.n	8006692 <_scanf_float+0x31e>
 8006670:	455e      	cmp	r6, fp
 8006672:	f67f aebf 	bls.w	80063f4 <_scanf_float+0x80>
 8006676:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800667a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800667e:	463a      	mov	r2, r7
 8006680:	4640      	mov	r0, r8
 8006682:	4798      	blx	r3
 8006684:	6923      	ldr	r3, [r4, #16]
 8006686:	3b01      	subs	r3, #1
 8006688:	6123      	str	r3, [r4, #16]
 800668a:	e7f1      	b.n	8006670 <_scanf_float+0x2fc>
 800668c:	46aa      	mov	sl, r5
 800668e:	9602      	str	r6, [sp, #8]
 8006690:	e7df      	b.n	8006652 <_scanf_float+0x2de>
 8006692:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006696:	6923      	ldr	r3, [r4, #16]
 8006698:	2965      	cmp	r1, #101	; 0x65
 800669a:	f103 33ff 	add.w	r3, r3, #4294967295
 800669e:	f106 35ff 	add.w	r5, r6, #4294967295
 80066a2:	6123      	str	r3, [r4, #16]
 80066a4:	d00c      	beq.n	80066c0 <_scanf_float+0x34c>
 80066a6:	2945      	cmp	r1, #69	; 0x45
 80066a8:	d00a      	beq.n	80066c0 <_scanf_float+0x34c>
 80066aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066ae:	463a      	mov	r2, r7
 80066b0:	4640      	mov	r0, r8
 80066b2:	4798      	blx	r3
 80066b4:	6923      	ldr	r3, [r4, #16]
 80066b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80066ba:	3b01      	subs	r3, #1
 80066bc:	1eb5      	subs	r5, r6, #2
 80066be:	6123      	str	r3, [r4, #16]
 80066c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066c4:	463a      	mov	r2, r7
 80066c6:	4640      	mov	r0, r8
 80066c8:	4798      	blx	r3
 80066ca:	462e      	mov	r6, r5
 80066cc:	6825      	ldr	r5, [r4, #0]
 80066ce:	f015 0510 	ands.w	r5, r5, #16
 80066d2:	d14d      	bne.n	8006770 <_scanf_float+0x3fc>
 80066d4:	7035      	strb	r5, [r6, #0]
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80066dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066e0:	d11a      	bne.n	8006718 <_scanf_float+0x3a4>
 80066e2:	9b01      	ldr	r3, [sp, #4]
 80066e4:	454b      	cmp	r3, r9
 80066e6:	eba3 0209 	sub.w	r2, r3, r9
 80066ea:	d122      	bne.n	8006732 <_scanf_float+0x3be>
 80066ec:	2200      	movs	r2, #0
 80066ee:	4659      	mov	r1, fp
 80066f0:	4640      	mov	r0, r8
 80066f2:	f000 feef 	bl	80074d4 <_strtod_r>
 80066f6:	9b03      	ldr	r3, [sp, #12]
 80066f8:	6821      	ldr	r1, [r4, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f011 0f02 	tst.w	r1, #2
 8006700:	f103 0204 	add.w	r2, r3, #4
 8006704:	d020      	beq.n	8006748 <_scanf_float+0x3d4>
 8006706:	9903      	ldr	r1, [sp, #12]
 8006708:	600a      	str	r2, [r1, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	ed83 0b00 	vstr	d0, [r3]
 8006710:	68e3      	ldr	r3, [r4, #12]
 8006712:	3301      	adds	r3, #1
 8006714:	60e3      	str	r3, [r4, #12]
 8006716:	e66e      	b.n	80063f6 <_scanf_float+0x82>
 8006718:	9b04      	ldr	r3, [sp, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0e6      	beq.n	80066ec <_scanf_float+0x378>
 800671e:	9905      	ldr	r1, [sp, #20]
 8006720:	230a      	movs	r3, #10
 8006722:	462a      	mov	r2, r5
 8006724:	3101      	adds	r1, #1
 8006726:	4640      	mov	r0, r8
 8006728:	f000 ff5e 	bl	80075e8 <_strtol_r>
 800672c:	9b04      	ldr	r3, [sp, #16]
 800672e:	9e05      	ldr	r6, [sp, #20]
 8006730:	1ac2      	subs	r2, r0, r3
 8006732:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006736:	429e      	cmp	r6, r3
 8006738:	bf28      	it	cs
 800673a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800673e:	490d      	ldr	r1, [pc, #52]	; (8006774 <_scanf_float+0x400>)
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f821 	bl	8006788 <siprintf>
 8006746:	e7d1      	b.n	80066ec <_scanf_float+0x378>
 8006748:	f011 0f04 	tst.w	r1, #4
 800674c:	9903      	ldr	r1, [sp, #12]
 800674e:	600a      	str	r2, [r1, #0]
 8006750:	d1db      	bne.n	800670a <_scanf_float+0x396>
 8006752:	eeb4 0b40 	vcmp.f64	d0, d0
 8006756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800675a:	681e      	ldr	r6, [r3, #0]
 800675c:	d705      	bvc.n	800676a <_scanf_float+0x3f6>
 800675e:	4806      	ldr	r0, [pc, #24]	; (8006778 <_scanf_float+0x404>)
 8006760:	f000 f80c 	bl	800677c <nanf>
 8006764:	ed86 0a00 	vstr	s0, [r6]
 8006768:	e7d2      	b.n	8006710 <_scanf_float+0x39c>
 800676a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800676e:	e7f9      	b.n	8006764 <_scanf_float+0x3f0>
 8006770:	2500      	movs	r5, #0
 8006772:	e640      	b.n	80063f6 <_scanf_float+0x82>
 8006774:	0800b082 	.word	0x0800b082
 8006778:	0800b4b3 	.word	0x0800b4b3

0800677c <nanf>:
 800677c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006784 <nanf+0x8>
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	7fc00000 	.word	0x7fc00000

08006788 <siprintf>:
 8006788:	b40e      	push	{r1, r2, r3}
 800678a:	b500      	push	{lr}
 800678c:	b09c      	sub	sp, #112	; 0x70
 800678e:	ab1d      	add	r3, sp, #116	; 0x74
 8006790:	9002      	str	r0, [sp, #8]
 8006792:	9006      	str	r0, [sp, #24]
 8006794:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006798:	4809      	ldr	r0, [pc, #36]	; (80067c0 <siprintf+0x38>)
 800679a:	9107      	str	r1, [sp, #28]
 800679c:	9104      	str	r1, [sp, #16]
 800679e:	4909      	ldr	r1, [pc, #36]	; (80067c4 <siprintf+0x3c>)
 80067a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80067a4:	9105      	str	r1, [sp, #20]
 80067a6:	6800      	ldr	r0, [r0, #0]
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	a902      	add	r1, sp, #8
 80067ac:	f002 fece 	bl	800954c <_svfiprintf_r>
 80067b0:	9b02      	ldr	r3, [sp, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	701a      	strb	r2, [r3, #0]
 80067b6:	b01c      	add	sp, #112	; 0x70
 80067b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80067bc:	b003      	add	sp, #12
 80067be:	4770      	bx	lr
 80067c0:	20000038 	.word	0x20000038
 80067c4:	ffff0208 	.word	0xffff0208

080067c8 <siscanf>:
 80067c8:	b40e      	push	{r1, r2, r3}
 80067ca:	b510      	push	{r4, lr}
 80067cc:	b09f      	sub	sp, #124	; 0x7c
 80067ce:	ac21      	add	r4, sp, #132	; 0x84
 80067d0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80067d4:	f854 2b04 	ldr.w	r2, [r4], #4
 80067d8:	9201      	str	r2, [sp, #4]
 80067da:	f8ad 101c 	strh.w	r1, [sp, #28]
 80067de:	9004      	str	r0, [sp, #16]
 80067e0:	9008      	str	r0, [sp, #32]
 80067e2:	f7f9 fd2d 	bl	8000240 <strlen>
 80067e6:	4b0c      	ldr	r3, [pc, #48]	; (8006818 <siscanf+0x50>)
 80067e8:	9005      	str	r0, [sp, #20]
 80067ea:	9009      	str	r0, [sp, #36]	; 0x24
 80067ec:	930d      	str	r3, [sp, #52]	; 0x34
 80067ee:	480b      	ldr	r0, [pc, #44]	; (800681c <siscanf+0x54>)
 80067f0:	9a01      	ldr	r2, [sp, #4]
 80067f2:	6800      	ldr	r0, [r0, #0]
 80067f4:	9403      	str	r4, [sp, #12]
 80067f6:	2300      	movs	r3, #0
 80067f8:	9311      	str	r3, [sp, #68]	; 0x44
 80067fa:	9316      	str	r3, [sp, #88]	; 0x58
 80067fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006800:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006804:	a904      	add	r1, sp, #16
 8006806:	4623      	mov	r3, r4
 8006808:	f002 fffa 	bl	8009800 <__ssvfiscanf_r>
 800680c:	b01f      	add	sp, #124	; 0x7c
 800680e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006812:	b003      	add	sp, #12
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	08006843 	.word	0x08006843
 800681c:	20000038 	.word	0x20000038

08006820 <__sread>:
 8006820:	b510      	push	{r4, lr}
 8006822:	460c      	mov	r4, r1
 8006824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006828:	f003 faae 	bl	8009d88 <_read_r>
 800682c:	2800      	cmp	r0, #0
 800682e:	bfab      	itete	ge
 8006830:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006832:	89a3      	ldrhlt	r3, [r4, #12]
 8006834:	181b      	addge	r3, r3, r0
 8006836:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800683a:	bfac      	ite	ge
 800683c:	6563      	strge	r3, [r4, #84]	; 0x54
 800683e:	81a3      	strhlt	r3, [r4, #12]
 8006840:	bd10      	pop	{r4, pc}

08006842 <__seofread>:
 8006842:	2000      	movs	r0, #0
 8006844:	4770      	bx	lr

08006846 <__swrite>:
 8006846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800684a:	461f      	mov	r7, r3
 800684c:	898b      	ldrh	r3, [r1, #12]
 800684e:	05db      	lsls	r3, r3, #23
 8006850:	4605      	mov	r5, r0
 8006852:	460c      	mov	r4, r1
 8006854:	4616      	mov	r6, r2
 8006856:	d505      	bpl.n	8006864 <__swrite+0x1e>
 8006858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685c:	2302      	movs	r3, #2
 800685e:	2200      	movs	r2, #0
 8006860:	f002 f868 	bl	8008934 <_lseek_r>
 8006864:	89a3      	ldrh	r3, [r4, #12]
 8006866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800686a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800686e:	81a3      	strh	r3, [r4, #12]
 8006870:	4632      	mov	r2, r6
 8006872:	463b      	mov	r3, r7
 8006874:	4628      	mov	r0, r5
 8006876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800687a:	f000 beb7 	b.w	80075ec <_write_r>

0800687e <__sseek>:
 800687e:	b510      	push	{r4, lr}
 8006880:	460c      	mov	r4, r1
 8006882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006886:	f002 f855 	bl	8008934 <_lseek_r>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	bf15      	itete	ne
 8006890:	6560      	strne	r0, [r4, #84]	; 0x54
 8006892:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006896:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800689a:	81a3      	strheq	r3, [r4, #12]
 800689c:	bf18      	it	ne
 800689e:	81a3      	strhne	r3, [r4, #12]
 80068a0:	bd10      	pop	{r4, pc}

080068a2 <__sclose>:
 80068a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a6:	f000 beb3 	b.w	8007610 <_close_r>

080068aa <strncmp>:
 80068aa:	b510      	push	{r4, lr}
 80068ac:	b16a      	cbz	r2, 80068ca <strncmp+0x20>
 80068ae:	3901      	subs	r1, #1
 80068b0:	1884      	adds	r4, r0, r2
 80068b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80068b6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d103      	bne.n	80068c6 <strncmp+0x1c>
 80068be:	42a0      	cmp	r0, r4
 80068c0:	d001      	beq.n	80068c6 <strncmp+0x1c>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1f5      	bne.n	80068b2 <strncmp+0x8>
 80068c6:	1a98      	subs	r0, r3, r2
 80068c8:	bd10      	pop	{r4, pc}
 80068ca:	4610      	mov	r0, r2
 80068cc:	e7fc      	b.n	80068c8 <strncmp+0x1e>

080068ce <strncpy>:
 80068ce:	b510      	push	{r4, lr}
 80068d0:	3901      	subs	r1, #1
 80068d2:	4603      	mov	r3, r0
 80068d4:	b132      	cbz	r2, 80068e4 <strncpy+0x16>
 80068d6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80068da:	f803 4b01 	strb.w	r4, [r3], #1
 80068de:	3a01      	subs	r2, #1
 80068e0:	2c00      	cmp	r4, #0
 80068e2:	d1f7      	bne.n	80068d4 <strncpy+0x6>
 80068e4:	441a      	add	r2, r3
 80068e6:	2100      	movs	r1, #0
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d100      	bne.n	80068ee <strncpy+0x20>
 80068ec:	bd10      	pop	{r4, pc}
 80068ee:	f803 1b01 	strb.w	r1, [r3], #1
 80068f2:	e7f9      	b.n	80068e8 <strncpy+0x1a>

080068f4 <sulp>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	4604      	mov	r4, r0
 80068f8:	460d      	mov	r5, r1
 80068fa:	4616      	mov	r6, r2
 80068fc:	ec45 4b10 	vmov	d0, r4, r5
 8006900:	f002 fbbe 	bl	8009080 <__ulp>
 8006904:	b17e      	cbz	r6, 8006926 <sulp+0x32>
 8006906:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800690a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800690e:	2b00      	cmp	r3, #0
 8006910:	dd09      	ble.n	8006926 <sulp+0x32>
 8006912:	051b      	lsls	r3, r3, #20
 8006914:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006918:	2000      	movs	r0, #0
 800691a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800691e:	ec41 0b17 	vmov	d7, r0, r1
 8006922:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006926:	bd70      	pop	{r4, r5, r6, pc}

08006928 <_strtod_l>:
 8006928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692c:	ed2d 8b0c 	vpush	{d8-d13}
 8006930:	b09d      	sub	sp, #116	; 0x74
 8006932:	461f      	mov	r7, r3
 8006934:	2300      	movs	r3, #0
 8006936:	9318      	str	r3, [sp, #96]	; 0x60
 8006938:	4ba6      	ldr	r3, [pc, #664]	; (8006bd4 <_strtod_l+0x2ac>)
 800693a:	9213      	str	r2, [sp, #76]	; 0x4c
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	9308      	str	r3, [sp, #32]
 8006940:	4604      	mov	r4, r0
 8006942:	4618      	mov	r0, r3
 8006944:	468a      	mov	sl, r1
 8006946:	f7f9 fc7b 	bl	8000240 <strlen>
 800694a:	f04f 0800 	mov.w	r8, #0
 800694e:	4605      	mov	r5, r0
 8006950:	f04f 0900 	mov.w	r9, #0
 8006954:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8006958:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800695a:	781a      	ldrb	r2, [r3, #0]
 800695c:	2a2b      	cmp	r2, #43	; 0x2b
 800695e:	d04d      	beq.n	80069fc <_strtod_l+0xd4>
 8006960:	d83a      	bhi.n	80069d8 <_strtod_l+0xb0>
 8006962:	2a0d      	cmp	r2, #13
 8006964:	d833      	bhi.n	80069ce <_strtod_l+0xa6>
 8006966:	2a08      	cmp	r2, #8
 8006968:	d833      	bhi.n	80069d2 <_strtod_l+0xaa>
 800696a:	2a00      	cmp	r2, #0
 800696c:	d03d      	beq.n	80069ea <_strtod_l+0xc2>
 800696e:	2300      	movs	r3, #0
 8006970:	930b      	str	r3, [sp, #44]	; 0x2c
 8006972:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006974:	7833      	ldrb	r3, [r6, #0]
 8006976:	2b30      	cmp	r3, #48	; 0x30
 8006978:	f040 80b6 	bne.w	8006ae8 <_strtod_l+0x1c0>
 800697c:	7873      	ldrb	r3, [r6, #1]
 800697e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006982:	2b58      	cmp	r3, #88	; 0x58
 8006984:	d16d      	bne.n	8006a62 <_strtod_l+0x13a>
 8006986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006988:	9301      	str	r3, [sp, #4]
 800698a:	ab18      	add	r3, sp, #96	; 0x60
 800698c:	9702      	str	r7, [sp, #8]
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	4a91      	ldr	r2, [pc, #580]	; (8006bd8 <_strtod_l+0x2b0>)
 8006992:	ab19      	add	r3, sp, #100	; 0x64
 8006994:	a917      	add	r1, sp, #92	; 0x5c
 8006996:	4620      	mov	r0, r4
 8006998:	f001 fcc0 	bl	800831c <__gethex>
 800699c:	f010 0507 	ands.w	r5, r0, #7
 80069a0:	4607      	mov	r7, r0
 80069a2:	d005      	beq.n	80069b0 <_strtod_l+0x88>
 80069a4:	2d06      	cmp	r5, #6
 80069a6:	d12b      	bne.n	8006a00 <_strtod_l+0xd8>
 80069a8:	3601      	adds	r6, #1
 80069aa:	2300      	movs	r3, #0
 80069ac:	9617      	str	r6, [sp, #92]	; 0x5c
 80069ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80069b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f040 856e 	bne.w	8007494 <_strtod_l+0xb6c>
 80069b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069ba:	b1e3      	cbz	r3, 80069f6 <_strtod_l+0xce>
 80069bc:	ec49 8b17 	vmov	d7, r8, r9
 80069c0:	eeb1 0b47 	vneg.f64	d0, d7
 80069c4:	b01d      	add	sp, #116	; 0x74
 80069c6:	ecbd 8b0c 	vpop	{d8-d13}
 80069ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ce:	2a20      	cmp	r2, #32
 80069d0:	d1cd      	bne.n	800696e <_strtod_l+0x46>
 80069d2:	3301      	adds	r3, #1
 80069d4:	9317      	str	r3, [sp, #92]	; 0x5c
 80069d6:	e7bf      	b.n	8006958 <_strtod_l+0x30>
 80069d8:	2a2d      	cmp	r2, #45	; 0x2d
 80069da:	d1c8      	bne.n	800696e <_strtod_l+0x46>
 80069dc:	2201      	movs	r2, #1
 80069de:	920b      	str	r2, [sp, #44]	; 0x2c
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	9217      	str	r2, [sp, #92]	; 0x5c
 80069e4:	785b      	ldrb	r3, [r3, #1]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1c3      	bne.n	8006972 <_strtod_l+0x4a>
 80069ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069ec:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f040 854d 	bne.w	8007490 <_strtod_l+0xb68>
 80069f6:	ec49 8b10 	vmov	d0, r8, r9
 80069fa:	e7e3      	b.n	80069c4 <_strtod_l+0x9c>
 80069fc:	2200      	movs	r2, #0
 80069fe:	e7ee      	b.n	80069de <_strtod_l+0xb6>
 8006a00:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006a02:	b13a      	cbz	r2, 8006a14 <_strtod_l+0xec>
 8006a04:	2135      	movs	r1, #53	; 0x35
 8006a06:	a81a      	add	r0, sp, #104	; 0x68
 8006a08:	f002 fc46 	bl	8009298 <__copybits>
 8006a0c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f002 f80a 	bl	8008a28 <_Bfree>
 8006a14:	3d01      	subs	r5, #1
 8006a16:	2d05      	cmp	r5, #5
 8006a18:	d807      	bhi.n	8006a2a <_strtod_l+0x102>
 8006a1a:	e8df f005 	tbb	[pc, r5]
 8006a1e:	0b0e      	.short	0x0b0e
 8006a20:	030e1d18 	.word	0x030e1d18
 8006a24:	f04f 0900 	mov.w	r9, #0
 8006a28:	46c8      	mov	r8, r9
 8006a2a:	073b      	lsls	r3, r7, #28
 8006a2c:	d5c0      	bpl.n	80069b0 <_strtod_l+0x88>
 8006a2e:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006a32:	e7bd      	b.n	80069b0 <_strtod_l+0x88>
 8006a34:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8006a38:	e7f7      	b.n	8006a2a <_strtod_l+0x102>
 8006a3a:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8006a3e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006a40:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006a44:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006a48:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006a4c:	e7ed      	b.n	8006a2a <_strtod_l+0x102>
 8006a4e:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8006bdc <_strtod_l+0x2b4>
 8006a52:	f04f 0800 	mov.w	r8, #0
 8006a56:	e7e8      	b.n	8006a2a <_strtod_l+0x102>
 8006a58:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006a5c:	f04f 38ff 	mov.w	r8, #4294967295
 8006a60:	e7e3      	b.n	8006a2a <_strtod_l+0x102>
 8006a62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a64:	1c5a      	adds	r2, r3, #1
 8006a66:	9217      	str	r2, [sp, #92]	; 0x5c
 8006a68:	785b      	ldrb	r3, [r3, #1]
 8006a6a:	2b30      	cmp	r3, #48	; 0x30
 8006a6c:	d0f9      	beq.n	8006a62 <_strtod_l+0x13a>
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d09e      	beq.n	80069b0 <_strtod_l+0x88>
 8006a72:	2301      	movs	r3, #1
 8006a74:	9306      	str	r3, [sp, #24]
 8006a76:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a78:	930c      	str	r3, [sp, #48]	; 0x30
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	9304      	str	r3, [sp, #16]
 8006a7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006a80:	461e      	mov	r6, r3
 8006a82:	220a      	movs	r2, #10
 8006a84:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006a86:	f890 b000 	ldrb.w	fp, [r0]
 8006a8a:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8006a8e:	b2d9      	uxtb	r1, r3
 8006a90:	2909      	cmp	r1, #9
 8006a92:	d92b      	bls.n	8006aec <_strtod_l+0x1c4>
 8006a94:	9908      	ldr	r1, [sp, #32]
 8006a96:	462a      	mov	r2, r5
 8006a98:	f7ff ff07 	bl	80068aa <strncmp>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	d035      	beq.n	8006b0c <_strtod_l+0x1e4>
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	465a      	mov	r2, fp
 8006aa4:	4633      	mov	r3, r6
 8006aa6:	4683      	mov	fp, r0
 8006aa8:	4601      	mov	r1, r0
 8006aaa:	2a65      	cmp	r2, #101	; 0x65
 8006aac:	d001      	beq.n	8006ab2 <_strtod_l+0x18a>
 8006aae:	2a45      	cmp	r2, #69	; 0x45
 8006ab0:	d118      	bne.n	8006ae4 <_strtod_l+0x1bc>
 8006ab2:	b91b      	cbnz	r3, 8006abc <_strtod_l+0x194>
 8006ab4:	9b06      	ldr	r3, [sp, #24]
 8006ab6:	4303      	orrs	r3, r0
 8006ab8:	d097      	beq.n	80069ea <_strtod_l+0xc2>
 8006aba:	2300      	movs	r3, #0
 8006abc:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8006ac0:	f10a 0201 	add.w	r2, sl, #1
 8006ac4:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ac6:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8006aca:	2a2b      	cmp	r2, #43	; 0x2b
 8006acc:	d077      	beq.n	8006bbe <_strtod_l+0x296>
 8006ace:	2a2d      	cmp	r2, #45	; 0x2d
 8006ad0:	d07d      	beq.n	8006bce <_strtod_l+0x2a6>
 8006ad2:	f04f 0e00 	mov.w	lr, #0
 8006ad6:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006ada:	2d09      	cmp	r5, #9
 8006adc:	f240 8084 	bls.w	8006be8 <_strtod_l+0x2c0>
 8006ae0:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8006ae4:	2500      	movs	r5, #0
 8006ae6:	e09f      	b.n	8006c28 <_strtod_l+0x300>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	e7c3      	b.n	8006a74 <_strtod_l+0x14c>
 8006aec:	2e08      	cmp	r6, #8
 8006aee:	bfd5      	itete	le
 8006af0:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8006af2:	9904      	ldrgt	r1, [sp, #16]
 8006af4:	fb02 3301 	mlale	r3, r2, r1, r3
 8006af8:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006afc:	f100 0001 	add.w	r0, r0, #1
 8006b00:	bfd4      	ite	le
 8006b02:	930a      	strle	r3, [sp, #40]	; 0x28
 8006b04:	9304      	strgt	r3, [sp, #16]
 8006b06:	3601      	adds	r6, #1
 8006b08:	9017      	str	r0, [sp, #92]	; 0x5c
 8006b0a:	e7bb      	b.n	8006a84 <_strtod_l+0x15c>
 8006b0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b0e:	195a      	adds	r2, r3, r5
 8006b10:	9217      	str	r2, [sp, #92]	; 0x5c
 8006b12:	5d5a      	ldrb	r2, [r3, r5]
 8006b14:	b3ae      	cbz	r6, 8006b82 <_strtod_l+0x25a>
 8006b16:	4683      	mov	fp, r0
 8006b18:	4633      	mov	r3, r6
 8006b1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006b1e:	2909      	cmp	r1, #9
 8006b20:	d912      	bls.n	8006b48 <_strtod_l+0x220>
 8006b22:	2101      	movs	r1, #1
 8006b24:	e7c1      	b.n	8006aaa <_strtod_l+0x182>
 8006b26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	9217      	str	r2, [sp, #92]	; 0x5c
 8006b2c:	785a      	ldrb	r2, [r3, #1]
 8006b2e:	3001      	adds	r0, #1
 8006b30:	2a30      	cmp	r2, #48	; 0x30
 8006b32:	d0f8      	beq.n	8006b26 <_strtod_l+0x1fe>
 8006b34:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006b38:	2b08      	cmp	r3, #8
 8006b3a:	f200 84b0 	bhi.w	800749e <_strtod_l+0xb76>
 8006b3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b40:	930c      	str	r3, [sp, #48]	; 0x30
 8006b42:	4683      	mov	fp, r0
 8006b44:	2000      	movs	r0, #0
 8006b46:	4603      	mov	r3, r0
 8006b48:	3a30      	subs	r2, #48	; 0x30
 8006b4a:	f100 0101 	add.w	r1, r0, #1
 8006b4e:	d012      	beq.n	8006b76 <_strtod_l+0x24e>
 8006b50:	448b      	add	fp, r1
 8006b52:	eb00 0c03 	add.w	ip, r0, r3
 8006b56:	4619      	mov	r1, r3
 8006b58:	250a      	movs	r5, #10
 8006b5a:	4561      	cmp	r1, ip
 8006b5c:	d113      	bne.n	8006b86 <_strtod_l+0x25e>
 8006b5e:	1819      	adds	r1, r3, r0
 8006b60:	2908      	cmp	r1, #8
 8006b62:	f103 0301 	add.w	r3, r3, #1
 8006b66:	4403      	add	r3, r0
 8006b68:	dc1d      	bgt.n	8006ba6 <_strtod_l+0x27e>
 8006b6a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006b6c:	210a      	movs	r1, #10
 8006b6e:	fb01 2200 	mla	r2, r1, r0, r2
 8006b72:	920a      	str	r2, [sp, #40]	; 0x28
 8006b74:	2100      	movs	r1, #0
 8006b76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006b78:	1c50      	adds	r0, r2, #1
 8006b7a:	9017      	str	r0, [sp, #92]	; 0x5c
 8006b7c:	7852      	ldrb	r2, [r2, #1]
 8006b7e:	4608      	mov	r0, r1
 8006b80:	e7cb      	b.n	8006b1a <_strtod_l+0x1f2>
 8006b82:	4630      	mov	r0, r6
 8006b84:	e7d4      	b.n	8006b30 <_strtod_l+0x208>
 8006b86:	2908      	cmp	r1, #8
 8006b88:	dc04      	bgt.n	8006b94 <_strtod_l+0x26c>
 8006b8a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8006b8c:	436f      	muls	r7, r5
 8006b8e:	970a      	str	r7, [sp, #40]	; 0x28
 8006b90:	3101      	adds	r1, #1
 8006b92:	e7e2      	b.n	8006b5a <_strtod_l+0x232>
 8006b94:	f101 0e01 	add.w	lr, r1, #1
 8006b98:	f1be 0f10 	cmp.w	lr, #16
 8006b9c:	bfde      	ittt	le
 8006b9e:	9f04      	ldrle	r7, [sp, #16]
 8006ba0:	436f      	mulle	r7, r5
 8006ba2:	9704      	strle	r7, [sp, #16]
 8006ba4:	e7f4      	b.n	8006b90 <_strtod_l+0x268>
 8006ba6:	2b10      	cmp	r3, #16
 8006ba8:	bfdf      	itttt	le
 8006baa:	9804      	ldrle	r0, [sp, #16]
 8006bac:	210a      	movle	r1, #10
 8006bae:	fb01 2200 	mlale	r2, r1, r0, r2
 8006bb2:	9204      	strle	r2, [sp, #16]
 8006bb4:	e7de      	b.n	8006b74 <_strtod_l+0x24c>
 8006bb6:	f04f 0b00 	mov.w	fp, #0
 8006bba:	2101      	movs	r1, #1
 8006bbc:	e77a      	b.n	8006ab4 <_strtod_l+0x18c>
 8006bbe:	f04f 0e00 	mov.w	lr, #0
 8006bc2:	f10a 0202 	add.w	r2, sl, #2
 8006bc6:	9217      	str	r2, [sp, #92]	; 0x5c
 8006bc8:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8006bcc:	e783      	b.n	8006ad6 <_strtod_l+0x1ae>
 8006bce:	f04f 0e01 	mov.w	lr, #1
 8006bd2:	e7f6      	b.n	8006bc2 <_strtod_l+0x29a>
 8006bd4:	0800b2d8 	.word	0x0800b2d8
 8006bd8:	0800b088 	.word	0x0800b088
 8006bdc:	7ff00000 	.word	0x7ff00000
 8006be0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006be2:	1c55      	adds	r5, r2, #1
 8006be4:	9517      	str	r5, [sp, #92]	; 0x5c
 8006be6:	7852      	ldrb	r2, [r2, #1]
 8006be8:	2a30      	cmp	r2, #48	; 0x30
 8006bea:	d0f9      	beq.n	8006be0 <_strtod_l+0x2b8>
 8006bec:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8006bf0:	2d08      	cmp	r5, #8
 8006bf2:	f63f af77 	bhi.w	8006ae4 <_strtod_l+0x1bc>
 8006bf6:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006bfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006bfc:	9208      	str	r2, [sp, #32]
 8006bfe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006c00:	1c55      	adds	r5, r2, #1
 8006c02:	9517      	str	r5, [sp, #92]	; 0x5c
 8006c04:	7852      	ldrb	r2, [r2, #1]
 8006c06:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8006c0a:	2f09      	cmp	r7, #9
 8006c0c:	d937      	bls.n	8006c7e <_strtod_l+0x356>
 8006c0e:	9f08      	ldr	r7, [sp, #32]
 8006c10:	1bed      	subs	r5, r5, r7
 8006c12:	2d08      	cmp	r5, #8
 8006c14:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006c18:	dc02      	bgt.n	8006c20 <_strtod_l+0x2f8>
 8006c1a:	4565      	cmp	r5, ip
 8006c1c:	bfa8      	it	ge
 8006c1e:	4665      	movge	r5, ip
 8006c20:	f1be 0f00 	cmp.w	lr, #0
 8006c24:	d000      	beq.n	8006c28 <_strtod_l+0x300>
 8006c26:	426d      	negs	r5, r5
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d14f      	bne.n	8006ccc <_strtod_l+0x3a4>
 8006c2c:	9b06      	ldr	r3, [sp, #24]
 8006c2e:	4303      	orrs	r3, r0
 8006c30:	f47f aebe 	bne.w	80069b0 <_strtod_l+0x88>
 8006c34:	2900      	cmp	r1, #0
 8006c36:	f47f aed8 	bne.w	80069ea <_strtod_l+0xc2>
 8006c3a:	2a69      	cmp	r2, #105	; 0x69
 8006c3c:	d027      	beq.n	8006c8e <_strtod_l+0x366>
 8006c3e:	dc24      	bgt.n	8006c8a <_strtod_l+0x362>
 8006c40:	2a49      	cmp	r2, #73	; 0x49
 8006c42:	d024      	beq.n	8006c8e <_strtod_l+0x366>
 8006c44:	2a4e      	cmp	r2, #78	; 0x4e
 8006c46:	f47f aed0 	bne.w	80069ea <_strtod_l+0xc2>
 8006c4a:	499b      	ldr	r1, [pc, #620]	; (8006eb8 <_strtod_l+0x590>)
 8006c4c:	a817      	add	r0, sp, #92	; 0x5c
 8006c4e:	f001 fdbd 	bl	80087cc <__match>
 8006c52:	2800      	cmp	r0, #0
 8006c54:	f43f aec9 	beq.w	80069ea <_strtod_l+0xc2>
 8006c58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c5a:	781b      	ldrb	r3, [r3, #0]
 8006c5c:	2b28      	cmp	r3, #40	; 0x28
 8006c5e:	d12d      	bne.n	8006cbc <_strtod_l+0x394>
 8006c60:	4996      	ldr	r1, [pc, #600]	; (8006ebc <_strtod_l+0x594>)
 8006c62:	aa1a      	add	r2, sp, #104	; 0x68
 8006c64:	a817      	add	r0, sp, #92	; 0x5c
 8006c66:	f001 fdc5 	bl	80087f4 <__hexnan>
 8006c6a:	2805      	cmp	r0, #5
 8006c6c:	d126      	bne.n	8006cbc <_strtod_l+0x394>
 8006c6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c70:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006c74:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006c78:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006c7c:	e698      	b.n	80069b0 <_strtod_l+0x88>
 8006c7e:	250a      	movs	r5, #10
 8006c80:	fb05 250c 	mla	r5, r5, ip, r2
 8006c84:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8006c88:	e7b9      	b.n	8006bfe <_strtod_l+0x2d6>
 8006c8a:	2a6e      	cmp	r2, #110	; 0x6e
 8006c8c:	e7db      	b.n	8006c46 <_strtod_l+0x31e>
 8006c8e:	498c      	ldr	r1, [pc, #560]	; (8006ec0 <_strtod_l+0x598>)
 8006c90:	a817      	add	r0, sp, #92	; 0x5c
 8006c92:	f001 fd9b 	bl	80087cc <__match>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	f43f aea7 	beq.w	80069ea <_strtod_l+0xc2>
 8006c9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c9e:	4989      	ldr	r1, [pc, #548]	; (8006ec4 <_strtod_l+0x59c>)
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	a817      	add	r0, sp, #92	; 0x5c
 8006ca4:	9317      	str	r3, [sp, #92]	; 0x5c
 8006ca6:	f001 fd91 	bl	80087cc <__match>
 8006caa:	b910      	cbnz	r0, 8006cb2 <_strtod_l+0x38a>
 8006cac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006cae:	3301      	adds	r3, #1
 8006cb0:	9317      	str	r3, [sp, #92]	; 0x5c
 8006cb2:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8006ed8 <_strtod_l+0x5b0>
 8006cb6:	f04f 0800 	mov.w	r8, #0
 8006cba:	e679      	b.n	80069b0 <_strtod_l+0x88>
 8006cbc:	4882      	ldr	r0, [pc, #520]	; (8006ec8 <_strtod_l+0x5a0>)
 8006cbe:	f003 f877 	bl	8009db0 <nan>
 8006cc2:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006cc6:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006cca:	e671      	b.n	80069b0 <_strtod_l+0x88>
 8006ccc:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8006cd0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006cd4:	eba5 020b 	sub.w	r2, r5, fp
 8006cd8:	2e00      	cmp	r6, #0
 8006cda:	bf08      	it	eq
 8006cdc:	461e      	moveq	r6, r3
 8006cde:	2b10      	cmp	r3, #16
 8006ce0:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006ce4:	9206      	str	r2, [sp, #24]
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	bfa8      	it	ge
 8006cea:	2210      	movge	r2, #16
 8006cec:	2b09      	cmp	r3, #9
 8006cee:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8006cf2:	dd0e      	ble.n	8006d12 <_strtod_l+0x3ea>
 8006cf4:	4975      	ldr	r1, [pc, #468]	; (8006ecc <_strtod_l+0x5a4>)
 8006cf6:	eddd 7a04 	vldr	s15, [sp, #16]
 8006cfa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8006cfe:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8006d02:	ed9d 5b08 	vldr	d5, [sp, #32]
 8006d06:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006d0a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006d0e:	ec59 8b17 	vmov	r8, r9, d7
 8006d12:	2b0f      	cmp	r3, #15
 8006d14:	dc37      	bgt.n	8006d86 <_strtod_l+0x45e>
 8006d16:	9906      	ldr	r1, [sp, #24]
 8006d18:	2900      	cmp	r1, #0
 8006d1a:	f43f ae49 	beq.w	80069b0 <_strtod_l+0x88>
 8006d1e:	dd23      	ble.n	8006d68 <_strtod_l+0x440>
 8006d20:	2916      	cmp	r1, #22
 8006d22:	dc0b      	bgt.n	8006d3c <_strtod_l+0x414>
 8006d24:	4b69      	ldr	r3, [pc, #420]	; (8006ecc <_strtod_l+0x5a4>)
 8006d26:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006d2a:	ed93 7b00 	vldr	d7, [r3]
 8006d2e:	ec49 8b16 	vmov	d6, r8, r9
 8006d32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d36:	ec59 8b17 	vmov	r8, r9, d7
 8006d3a:	e639      	b.n	80069b0 <_strtod_l+0x88>
 8006d3c:	9806      	ldr	r0, [sp, #24]
 8006d3e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8006d42:	4281      	cmp	r1, r0
 8006d44:	db1f      	blt.n	8006d86 <_strtod_l+0x45e>
 8006d46:	4a61      	ldr	r2, [pc, #388]	; (8006ecc <_strtod_l+0x5a4>)
 8006d48:	f1c3 030f 	rsb	r3, r3, #15
 8006d4c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006d50:	ed91 7b00 	vldr	d7, [r1]
 8006d54:	ec49 8b16 	vmov	d6, r8, r9
 8006d58:	1ac3      	subs	r3, r0, r3
 8006d5a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006d5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006d62:	ed92 6b00 	vldr	d6, [r2]
 8006d66:	e7e4      	b.n	8006d32 <_strtod_l+0x40a>
 8006d68:	9906      	ldr	r1, [sp, #24]
 8006d6a:	3116      	adds	r1, #22
 8006d6c:	db0b      	blt.n	8006d86 <_strtod_l+0x45e>
 8006d6e:	4b57      	ldr	r3, [pc, #348]	; (8006ecc <_strtod_l+0x5a4>)
 8006d70:	ebab 0505 	sub.w	r5, fp, r5
 8006d74:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006d78:	ed95 7b00 	vldr	d7, [r5]
 8006d7c:	ec49 8b16 	vmov	d6, r8, r9
 8006d80:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006d84:	e7d7      	b.n	8006d36 <_strtod_l+0x40e>
 8006d86:	9906      	ldr	r1, [sp, #24]
 8006d88:	1a9a      	subs	r2, r3, r2
 8006d8a:	440a      	add	r2, r1
 8006d8c:	2a00      	cmp	r2, #0
 8006d8e:	dd74      	ble.n	8006e7a <_strtod_l+0x552>
 8006d90:	f012 000f 	ands.w	r0, r2, #15
 8006d94:	d00a      	beq.n	8006dac <_strtod_l+0x484>
 8006d96:	494d      	ldr	r1, [pc, #308]	; (8006ecc <_strtod_l+0x5a4>)
 8006d98:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006d9c:	ed91 7b00 	vldr	d7, [r1]
 8006da0:	ec49 8b16 	vmov	d6, r8, r9
 8006da4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006da8:	ec59 8b17 	vmov	r8, r9, d7
 8006dac:	f032 020f 	bics.w	r2, r2, #15
 8006db0:	d04f      	beq.n	8006e52 <_strtod_l+0x52a>
 8006db2:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8006db6:	dd22      	ble.n	8006dfe <_strtod_l+0x4d6>
 8006db8:	2500      	movs	r5, #0
 8006dba:	462e      	mov	r6, r5
 8006dbc:	950a      	str	r5, [sp, #40]	; 0x28
 8006dbe:	462f      	mov	r7, r5
 8006dc0:	2322      	movs	r3, #34	; 0x22
 8006dc2:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8006ed8 <_strtod_l+0x5b0>
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	f04f 0800 	mov.w	r8, #0
 8006dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f43f adee 	beq.w	80069b0 <_strtod_l+0x88>
 8006dd4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f001 fe26 	bl	8008a28 <_Bfree>
 8006ddc:	4639      	mov	r1, r7
 8006dde:	4620      	mov	r0, r4
 8006de0:	f001 fe22 	bl	8008a28 <_Bfree>
 8006de4:	4631      	mov	r1, r6
 8006de6:	4620      	mov	r0, r4
 8006de8:	f001 fe1e 	bl	8008a28 <_Bfree>
 8006dec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006dee:	4620      	mov	r0, r4
 8006df0:	f001 fe1a 	bl	8008a28 <_Bfree>
 8006df4:	4629      	mov	r1, r5
 8006df6:	4620      	mov	r0, r4
 8006df8:	f001 fe16 	bl	8008a28 <_Bfree>
 8006dfc:	e5d8      	b.n	80069b0 <_strtod_l+0x88>
 8006dfe:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8006e02:	2000      	movs	r0, #0
 8006e04:	4f32      	ldr	r7, [pc, #200]	; (8006ed0 <_strtod_l+0x5a8>)
 8006e06:	1112      	asrs	r2, r2, #4
 8006e08:	4601      	mov	r1, r0
 8006e0a:	2a01      	cmp	r2, #1
 8006e0c:	dc24      	bgt.n	8006e58 <_strtod_l+0x530>
 8006e0e:	b108      	cbz	r0, 8006e14 <_strtod_l+0x4ec>
 8006e10:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006e14:	4a2e      	ldr	r2, [pc, #184]	; (8006ed0 <_strtod_l+0x5a8>)
 8006e16:	482f      	ldr	r0, [pc, #188]	; (8006ed4 <_strtod_l+0x5ac>)
 8006e18:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8006e1c:	ed91 7b00 	vldr	d7, [r1]
 8006e20:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006e24:	ec49 8b16 	vmov	d6, r8, r9
 8006e28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006e30:	9905      	ldr	r1, [sp, #20]
 8006e32:	4a29      	ldr	r2, [pc, #164]	; (8006ed8 <_strtod_l+0x5b0>)
 8006e34:	400a      	ands	r2, r1
 8006e36:	4282      	cmp	r2, r0
 8006e38:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006e3c:	d8bc      	bhi.n	8006db8 <_strtod_l+0x490>
 8006e3e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8006e42:	4282      	cmp	r2, r0
 8006e44:	bf86      	itte	hi
 8006e46:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8006edc <_strtod_l+0x5b4>
 8006e4a:	f04f 38ff 	movhi.w	r8, #4294967295
 8006e4e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8006e52:	2200      	movs	r2, #0
 8006e54:	9204      	str	r2, [sp, #16]
 8006e56:	e07f      	b.n	8006f58 <_strtod_l+0x630>
 8006e58:	f012 0f01 	tst.w	r2, #1
 8006e5c:	d00a      	beq.n	8006e74 <_strtod_l+0x54c>
 8006e5e:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8006e62:	ed90 7b00 	vldr	d7, [r0]
 8006e66:	ed9d 6b04 	vldr	d6, [sp, #16]
 8006e6a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006e6e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006e72:	2001      	movs	r0, #1
 8006e74:	3101      	adds	r1, #1
 8006e76:	1052      	asrs	r2, r2, #1
 8006e78:	e7c7      	b.n	8006e0a <_strtod_l+0x4e2>
 8006e7a:	d0ea      	beq.n	8006e52 <_strtod_l+0x52a>
 8006e7c:	4252      	negs	r2, r2
 8006e7e:	f012 000f 	ands.w	r0, r2, #15
 8006e82:	d00a      	beq.n	8006e9a <_strtod_l+0x572>
 8006e84:	4911      	ldr	r1, [pc, #68]	; (8006ecc <_strtod_l+0x5a4>)
 8006e86:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006e8a:	ed91 7b00 	vldr	d7, [r1]
 8006e8e:	ec49 8b16 	vmov	d6, r8, r9
 8006e92:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006e96:	ec59 8b17 	vmov	r8, r9, d7
 8006e9a:	1112      	asrs	r2, r2, #4
 8006e9c:	d0d9      	beq.n	8006e52 <_strtod_l+0x52a>
 8006e9e:	2a1f      	cmp	r2, #31
 8006ea0:	dd1e      	ble.n	8006ee0 <_strtod_l+0x5b8>
 8006ea2:	2500      	movs	r5, #0
 8006ea4:	462e      	mov	r6, r5
 8006ea6:	950a      	str	r5, [sp, #40]	; 0x28
 8006ea8:	462f      	mov	r7, r5
 8006eaa:	2322      	movs	r3, #34	; 0x22
 8006eac:	f04f 0800 	mov.w	r8, #0
 8006eb0:	f04f 0900 	mov.w	r9, #0
 8006eb4:	6023      	str	r3, [r4, #0]
 8006eb6:	e789      	b.n	8006dcc <_strtod_l+0x4a4>
 8006eb8:	0800b05d 	.word	0x0800b05d
 8006ebc:	0800b09c 	.word	0x0800b09c
 8006ec0:	0800b055 	.word	0x0800b055
 8006ec4:	0800b1dc 	.word	0x0800b1dc
 8006ec8:	0800b4b3 	.word	0x0800b4b3
 8006ecc:	0800b378 	.word	0x0800b378
 8006ed0:	0800b350 	.word	0x0800b350
 8006ed4:	7ca00000 	.word	0x7ca00000
 8006ed8:	7ff00000 	.word	0x7ff00000
 8006edc:	7fefffff 	.word	0x7fefffff
 8006ee0:	f012 0110 	ands.w	r1, r2, #16
 8006ee4:	bf18      	it	ne
 8006ee6:	216a      	movne	r1, #106	; 0x6a
 8006ee8:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8006eec:	9104      	str	r1, [sp, #16]
 8006eee:	49c0      	ldr	r1, [pc, #768]	; (80071f0 <_strtod_l+0x8c8>)
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	07d7      	lsls	r7, r2, #31
 8006ef4:	d508      	bpl.n	8006f08 <_strtod_l+0x5e0>
 8006ef6:	ed9d 6b08 	vldr	d6, [sp, #32]
 8006efa:	ed91 7b00 	vldr	d7, [r1]
 8006efe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006f02:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006f06:	2001      	movs	r0, #1
 8006f08:	1052      	asrs	r2, r2, #1
 8006f0a:	f101 0108 	add.w	r1, r1, #8
 8006f0e:	d1f0      	bne.n	8006ef2 <_strtod_l+0x5ca>
 8006f10:	b108      	cbz	r0, 8006f16 <_strtod_l+0x5ee>
 8006f12:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8006f16:	9a04      	ldr	r2, [sp, #16]
 8006f18:	b1ba      	cbz	r2, 8006f4a <_strtod_l+0x622>
 8006f1a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006f1e:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8006f22:	2a00      	cmp	r2, #0
 8006f24:	4649      	mov	r1, r9
 8006f26:	dd10      	ble.n	8006f4a <_strtod_l+0x622>
 8006f28:	2a1f      	cmp	r2, #31
 8006f2a:	f340 8132 	ble.w	8007192 <_strtod_l+0x86a>
 8006f2e:	2a34      	cmp	r2, #52	; 0x34
 8006f30:	bfde      	ittt	le
 8006f32:	3a20      	suble	r2, #32
 8006f34:	f04f 30ff 	movle.w	r0, #4294967295
 8006f38:	fa00 f202 	lslle.w	r2, r0, r2
 8006f3c:	f04f 0800 	mov.w	r8, #0
 8006f40:	bfcc      	ite	gt
 8006f42:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006f46:	ea02 0901 	andle.w	r9, r2, r1
 8006f4a:	ec49 8b17 	vmov	d7, r8, r9
 8006f4e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f56:	d0a4      	beq.n	8006ea2 <_strtod_l+0x57a>
 8006f58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f5a:	9200      	str	r2, [sp, #0]
 8006f5c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006f5e:	4632      	mov	r2, r6
 8006f60:	4620      	mov	r0, r4
 8006f62:	f001 fdcd 	bl	8008b00 <__s2b>
 8006f66:	900a      	str	r0, [sp, #40]	; 0x28
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	f43f af25 	beq.w	8006db8 <_strtod_l+0x490>
 8006f6e:	9b06      	ldr	r3, [sp, #24]
 8006f70:	ebab 0505 	sub.w	r5, fp, r5
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	bfb4      	ite	lt
 8006f78:	462b      	movlt	r3, r5
 8006f7a:	2300      	movge	r3, #0
 8006f7c:	930c      	str	r3, [sp, #48]	; 0x30
 8006f7e:	9b06      	ldr	r3, [sp, #24]
 8006f80:	ed9f 9b95 	vldr	d9, [pc, #596]	; 80071d8 <_strtod_l+0x8b0>
 8006f84:	ed9f ab96 	vldr	d10, [pc, #600]	; 80071e0 <_strtod_l+0x8b8>
 8006f88:	ed9f bb97 	vldr	d11, [pc, #604]	; 80071e8 <_strtod_l+0x8c0>
 8006f8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006f90:	2500      	movs	r5, #0
 8006f92:	9312      	str	r3, [sp, #72]	; 0x48
 8006f94:	462e      	mov	r6, r5
 8006f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f98:	4620      	mov	r0, r4
 8006f9a:	6859      	ldr	r1, [r3, #4]
 8006f9c:	f001 fd04 	bl	80089a8 <_Balloc>
 8006fa0:	4607      	mov	r7, r0
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	f43f af0c 	beq.w	8006dc0 <_strtod_l+0x498>
 8006fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006faa:	691a      	ldr	r2, [r3, #16]
 8006fac:	3202      	adds	r2, #2
 8006fae:	f103 010c 	add.w	r1, r3, #12
 8006fb2:	0092      	lsls	r2, r2, #2
 8006fb4:	300c      	adds	r0, #12
 8006fb6:	f001 fce9 	bl	800898c <memcpy>
 8006fba:	ec49 8b10 	vmov	d0, r8, r9
 8006fbe:	aa1a      	add	r2, sp, #104	; 0x68
 8006fc0:	a919      	add	r1, sp, #100	; 0x64
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8006fc8:	f002 f8d6 	bl	8009178 <__d2b>
 8006fcc:	9018      	str	r0, [sp, #96]	; 0x60
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f aef6 	beq.w	8006dc0 <_strtod_l+0x498>
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f001 fe2c 	bl	8008c34 <__i2b>
 8006fdc:	4606      	mov	r6, r0
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	f43f aeee 	beq.w	8006dc0 <_strtod_l+0x498>
 8006fe4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006fe6:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	bfab      	itete	ge
 8006fec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006fee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006ff0:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8006ff4:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8006ff8:	bfac      	ite	ge
 8006ffa:	eb03 0b02 	addge.w	fp, r3, r2
 8006ffe:	eba2 0a03 	sublt.w	sl, r2, r3
 8007002:	9a04      	ldr	r2, [sp, #16]
 8007004:	1a9b      	subs	r3, r3, r2
 8007006:	440b      	add	r3, r1
 8007008:	4a7a      	ldr	r2, [pc, #488]	; (80071f4 <_strtod_l+0x8cc>)
 800700a:	3b01      	subs	r3, #1
 800700c:	4293      	cmp	r3, r2
 800700e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8007012:	f280 80d1 	bge.w	80071b8 <_strtod_l+0x890>
 8007016:	1ad2      	subs	r2, r2, r3
 8007018:	2a1f      	cmp	r2, #31
 800701a:	eba1 0102 	sub.w	r1, r1, r2
 800701e:	f04f 0001 	mov.w	r0, #1
 8007022:	f300 80bd 	bgt.w	80071a0 <_strtod_l+0x878>
 8007026:	fa00 f302 	lsl.w	r3, r0, r2
 800702a:	930e      	str	r3, [sp, #56]	; 0x38
 800702c:	2300      	movs	r3, #0
 800702e:	930d      	str	r3, [sp, #52]	; 0x34
 8007030:	eb0b 0301 	add.w	r3, fp, r1
 8007034:	9a04      	ldr	r2, [sp, #16]
 8007036:	459b      	cmp	fp, r3
 8007038:	448a      	add	sl, r1
 800703a:	4492      	add	sl, r2
 800703c:	465a      	mov	r2, fp
 800703e:	bfa8      	it	ge
 8007040:	461a      	movge	r2, r3
 8007042:	4552      	cmp	r2, sl
 8007044:	bfa8      	it	ge
 8007046:	4652      	movge	r2, sl
 8007048:	2a00      	cmp	r2, #0
 800704a:	bfc2      	ittt	gt
 800704c:	1a9b      	subgt	r3, r3, r2
 800704e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8007052:	ebab 0b02 	subgt.w	fp, fp, r2
 8007056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007058:	2a00      	cmp	r2, #0
 800705a:	dd18      	ble.n	800708e <_strtod_l+0x766>
 800705c:	4631      	mov	r1, r6
 800705e:	4620      	mov	r0, r4
 8007060:	9315      	str	r3, [sp, #84]	; 0x54
 8007062:	f001 fea3 	bl	8008dac <__pow5mult>
 8007066:	4606      	mov	r6, r0
 8007068:	2800      	cmp	r0, #0
 800706a:	f43f aea9 	beq.w	8006dc0 <_strtod_l+0x498>
 800706e:	4601      	mov	r1, r0
 8007070:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007072:	4620      	mov	r0, r4
 8007074:	f001 fdf4 	bl	8008c60 <__multiply>
 8007078:	9014      	str	r0, [sp, #80]	; 0x50
 800707a:	2800      	cmp	r0, #0
 800707c:	f43f aea0 	beq.w	8006dc0 <_strtod_l+0x498>
 8007080:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007082:	4620      	mov	r0, r4
 8007084:	f001 fcd0 	bl	8008a28 <_Bfree>
 8007088:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800708a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800708c:	9218      	str	r2, [sp, #96]	; 0x60
 800708e:	2b00      	cmp	r3, #0
 8007090:	f300 8097 	bgt.w	80071c2 <_strtod_l+0x89a>
 8007094:	9b06      	ldr	r3, [sp, #24]
 8007096:	2b00      	cmp	r3, #0
 8007098:	dd08      	ble.n	80070ac <_strtod_l+0x784>
 800709a:	4639      	mov	r1, r7
 800709c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800709e:	4620      	mov	r0, r4
 80070a0:	f001 fe84 	bl	8008dac <__pow5mult>
 80070a4:	4607      	mov	r7, r0
 80070a6:	2800      	cmp	r0, #0
 80070a8:	f43f ae8a 	beq.w	8006dc0 <_strtod_l+0x498>
 80070ac:	f1ba 0f00 	cmp.w	sl, #0
 80070b0:	dd08      	ble.n	80070c4 <_strtod_l+0x79c>
 80070b2:	4639      	mov	r1, r7
 80070b4:	4652      	mov	r2, sl
 80070b6:	4620      	mov	r0, r4
 80070b8:	f001 fed2 	bl	8008e60 <__lshift>
 80070bc:	4607      	mov	r7, r0
 80070be:	2800      	cmp	r0, #0
 80070c0:	f43f ae7e 	beq.w	8006dc0 <_strtod_l+0x498>
 80070c4:	f1bb 0f00 	cmp.w	fp, #0
 80070c8:	dd08      	ble.n	80070dc <_strtod_l+0x7b4>
 80070ca:	4631      	mov	r1, r6
 80070cc:	465a      	mov	r2, fp
 80070ce:	4620      	mov	r0, r4
 80070d0:	f001 fec6 	bl	8008e60 <__lshift>
 80070d4:	4606      	mov	r6, r0
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f43f ae72 	beq.w	8006dc0 <_strtod_l+0x498>
 80070dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80070de:	463a      	mov	r2, r7
 80070e0:	4620      	mov	r0, r4
 80070e2:	f001 ff45 	bl	8008f70 <__mdiff>
 80070e6:	4605      	mov	r5, r0
 80070e8:	2800      	cmp	r0, #0
 80070ea:	f43f ae69 	beq.w	8006dc0 <_strtod_l+0x498>
 80070ee:	2300      	movs	r3, #0
 80070f0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80070f4:	60c3      	str	r3, [r0, #12]
 80070f6:	4631      	mov	r1, r6
 80070f8:	f001 ff1e 	bl	8008f38 <__mcmp>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	da7f      	bge.n	8007200 <_strtod_l+0x8d8>
 8007100:	ea5a 0308 	orrs.w	r3, sl, r8
 8007104:	f040 80a5 	bne.w	8007252 <_strtod_l+0x92a>
 8007108:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800710c:	2b00      	cmp	r3, #0
 800710e:	f040 80a0 	bne.w	8007252 <_strtod_l+0x92a>
 8007112:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007116:	0d1b      	lsrs	r3, r3, #20
 8007118:	051b      	lsls	r3, r3, #20
 800711a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800711e:	f240 8098 	bls.w	8007252 <_strtod_l+0x92a>
 8007122:	696b      	ldr	r3, [r5, #20]
 8007124:	b91b      	cbnz	r3, 800712e <_strtod_l+0x806>
 8007126:	692b      	ldr	r3, [r5, #16]
 8007128:	2b01      	cmp	r3, #1
 800712a:	f340 8092 	ble.w	8007252 <_strtod_l+0x92a>
 800712e:	4629      	mov	r1, r5
 8007130:	2201      	movs	r2, #1
 8007132:	4620      	mov	r0, r4
 8007134:	f001 fe94 	bl	8008e60 <__lshift>
 8007138:	4631      	mov	r1, r6
 800713a:	4605      	mov	r5, r0
 800713c:	f001 fefc 	bl	8008f38 <__mcmp>
 8007140:	2800      	cmp	r0, #0
 8007142:	f340 8086 	ble.w	8007252 <_strtod_l+0x92a>
 8007146:	9904      	ldr	r1, [sp, #16]
 8007148:	4a2b      	ldr	r2, [pc, #172]	; (80071f8 <_strtod_l+0x8d0>)
 800714a:	464b      	mov	r3, r9
 800714c:	2900      	cmp	r1, #0
 800714e:	f000 80a1 	beq.w	8007294 <_strtod_l+0x96c>
 8007152:	ea02 0109 	and.w	r1, r2, r9
 8007156:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800715a:	f300 809b 	bgt.w	8007294 <_strtod_l+0x96c>
 800715e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007162:	f77f aea2 	ble.w	8006eaa <_strtod_l+0x582>
 8007166:	4a25      	ldr	r2, [pc, #148]	; (80071fc <_strtod_l+0x8d4>)
 8007168:	2300      	movs	r3, #0
 800716a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800716e:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8007172:	ec49 8b17 	vmov	d7, r8, r9
 8007176:	ee27 7b06 	vmul.f64	d7, d7, d6
 800717a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800717e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8007182:	4313      	orrs	r3, r2
 8007184:	bf08      	it	eq
 8007186:	2322      	moveq	r3, #34	; 0x22
 8007188:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800718c:	bf08      	it	eq
 800718e:	6023      	streq	r3, [r4, #0]
 8007190:	e620      	b.n	8006dd4 <_strtod_l+0x4ac>
 8007192:	f04f 31ff 	mov.w	r1, #4294967295
 8007196:	fa01 f202 	lsl.w	r2, r1, r2
 800719a:	ea02 0808 	and.w	r8, r2, r8
 800719e:	e6d4      	b.n	8006f4a <_strtod_l+0x622>
 80071a0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80071a4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80071a8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80071ac:	33e2      	adds	r3, #226	; 0xe2
 80071ae:	fa00 f303 	lsl.w	r3, r0, r3
 80071b2:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 80071b6:	e73b      	b.n	8007030 <_strtod_l+0x708>
 80071b8:	2000      	movs	r0, #0
 80071ba:	2301      	movs	r3, #1
 80071bc:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 80071c0:	e736      	b.n	8007030 <_strtod_l+0x708>
 80071c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80071c4:	461a      	mov	r2, r3
 80071c6:	4620      	mov	r0, r4
 80071c8:	f001 fe4a 	bl	8008e60 <__lshift>
 80071cc:	9018      	str	r0, [sp, #96]	; 0x60
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f47f af60 	bne.w	8007094 <_strtod_l+0x76c>
 80071d4:	e5f4      	b.n	8006dc0 <_strtod_l+0x498>
 80071d6:	bf00      	nop
 80071d8:	94a03595 	.word	0x94a03595
 80071dc:	3fcfffff 	.word	0x3fcfffff
 80071e0:	94a03595 	.word	0x94a03595
 80071e4:	3fdfffff 	.word	0x3fdfffff
 80071e8:	35afe535 	.word	0x35afe535
 80071ec:	3fe00000 	.word	0x3fe00000
 80071f0:	0800b0b0 	.word	0x0800b0b0
 80071f4:	fffffc02 	.word	0xfffffc02
 80071f8:	7ff00000 	.word	0x7ff00000
 80071fc:	39500000 	.word	0x39500000
 8007200:	46cb      	mov	fp, r9
 8007202:	d165      	bne.n	80072d0 <_strtod_l+0x9a8>
 8007204:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007208:	f1ba 0f00 	cmp.w	sl, #0
 800720c:	d02a      	beq.n	8007264 <_strtod_l+0x93c>
 800720e:	4aaa      	ldr	r2, [pc, #680]	; (80074b8 <_strtod_l+0xb90>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d12b      	bne.n	800726c <_strtod_l+0x944>
 8007214:	9b04      	ldr	r3, [sp, #16]
 8007216:	4641      	mov	r1, r8
 8007218:	b1fb      	cbz	r3, 800725a <_strtod_l+0x932>
 800721a:	4aa8      	ldr	r2, [pc, #672]	; (80074bc <_strtod_l+0xb94>)
 800721c:	ea09 0202 	and.w	r2, r9, r2
 8007220:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007224:	f04f 30ff 	mov.w	r0, #4294967295
 8007228:	d81a      	bhi.n	8007260 <_strtod_l+0x938>
 800722a:	0d12      	lsrs	r2, r2, #20
 800722c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007230:	fa00 f303 	lsl.w	r3, r0, r3
 8007234:	4299      	cmp	r1, r3
 8007236:	d119      	bne.n	800726c <_strtod_l+0x944>
 8007238:	4ba1      	ldr	r3, [pc, #644]	; (80074c0 <_strtod_l+0xb98>)
 800723a:	459b      	cmp	fp, r3
 800723c:	d102      	bne.n	8007244 <_strtod_l+0x91c>
 800723e:	3101      	adds	r1, #1
 8007240:	f43f adbe 	beq.w	8006dc0 <_strtod_l+0x498>
 8007244:	4b9d      	ldr	r3, [pc, #628]	; (80074bc <_strtod_l+0xb94>)
 8007246:	ea0b 0303 	and.w	r3, fp, r3
 800724a:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800724e:	f04f 0800 	mov.w	r8, #0
 8007252:	9b04      	ldr	r3, [sp, #16]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d186      	bne.n	8007166 <_strtod_l+0x83e>
 8007258:	e5bc      	b.n	8006dd4 <_strtod_l+0x4ac>
 800725a:	f04f 33ff 	mov.w	r3, #4294967295
 800725e:	e7e9      	b.n	8007234 <_strtod_l+0x90c>
 8007260:	4603      	mov	r3, r0
 8007262:	e7e7      	b.n	8007234 <_strtod_l+0x90c>
 8007264:	ea53 0308 	orrs.w	r3, r3, r8
 8007268:	f43f af6d 	beq.w	8007146 <_strtod_l+0x81e>
 800726c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800726e:	b1db      	cbz	r3, 80072a8 <_strtod_l+0x980>
 8007270:	ea13 0f0b 	tst.w	r3, fp
 8007274:	d0ed      	beq.n	8007252 <_strtod_l+0x92a>
 8007276:	9a04      	ldr	r2, [sp, #16]
 8007278:	4640      	mov	r0, r8
 800727a:	4649      	mov	r1, r9
 800727c:	f1ba 0f00 	cmp.w	sl, #0
 8007280:	d016      	beq.n	80072b0 <_strtod_l+0x988>
 8007282:	f7ff fb37 	bl	80068f4 <sulp>
 8007286:	ed9d 7b08 	vldr	d7, [sp, #32]
 800728a:	ee37 7b00 	vadd.f64	d7, d7, d0
 800728e:	ec59 8b17 	vmov	r8, r9, d7
 8007292:	e7de      	b.n	8007252 <_strtod_l+0x92a>
 8007294:	4013      	ands	r3, r2
 8007296:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800729a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800729e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80072a2:	f04f 38ff 	mov.w	r8, #4294967295
 80072a6:	e7d4      	b.n	8007252 <_strtod_l+0x92a>
 80072a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072aa:	ea13 0f08 	tst.w	r3, r8
 80072ae:	e7e1      	b.n	8007274 <_strtod_l+0x94c>
 80072b0:	f7ff fb20 	bl	80068f4 <sulp>
 80072b4:	ed9d 7b08 	vldr	d7, [sp, #32]
 80072b8:	ee37 7b40 	vsub.f64	d7, d7, d0
 80072bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80072c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c8:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80072cc:	d1c1      	bne.n	8007252 <_strtod_l+0x92a>
 80072ce:	e5ec      	b.n	8006eaa <_strtod_l+0x582>
 80072d0:	4631      	mov	r1, r6
 80072d2:	4628      	mov	r0, r5
 80072d4:	f001 ffac 	bl	8009230 <__ratio>
 80072d8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80072dc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80072e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072e4:	d867      	bhi.n	80073b6 <_strtod_l+0xa8e>
 80072e6:	f1ba 0f00 	cmp.w	sl, #0
 80072ea:	d044      	beq.n	8007376 <_strtod_l+0xa4e>
 80072ec:	4b75      	ldr	r3, [pc, #468]	; (80074c4 <_strtod_l+0xb9c>)
 80072ee:	2200      	movs	r2, #0
 80072f0:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 80072f4:	4971      	ldr	r1, [pc, #452]	; (80074bc <_strtod_l+0xb94>)
 80072f6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80074d0 <_strtod_l+0xba8>
 80072fa:	ea0b 0001 	and.w	r0, fp, r1
 80072fe:	4560      	cmp	r0, ip
 8007300:	900d      	str	r0, [sp, #52]	; 0x34
 8007302:	f040 808b 	bne.w	800741c <_strtod_l+0xaf4>
 8007306:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800730a:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800730e:	ec49 8b10 	vmov	d0, r8, r9
 8007312:	ec43 2b1c 	vmov	d12, r2, r3
 8007316:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800731a:	f001 feb1 	bl	8009080 <__ulp>
 800731e:	ec49 8b1d 	vmov	d13, r8, r9
 8007322:	eeac db00 	vfma.f64	d13, d12, d0
 8007326:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800732a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800732c:	4963      	ldr	r1, [pc, #396]	; (80074bc <_strtod_l+0xb94>)
 800732e:	4a66      	ldr	r2, [pc, #408]	; (80074c8 <_strtod_l+0xba0>)
 8007330:	4019      	ands	r1, r3
 8007332:	4291      	cmp	r1, r2
 8007334:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8007338:	d947      	bls.n	80073ca <_strtod_l+0xaa2>
 800733a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800733c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007340:	4293      	cmp	r3, r2
 8007342:	d103      	bne.n	800734c <_strtod_l+0xa24>
 8007344:	9b08      	ldr	r3, [sp, #32]
 8007346:	3301      	adds	r3, #1
 8007348:	f43f ad3a 	beq.w	8006dc0 <_strtod_l+0x498>
 800734c:	f8df 9170 	ldr.w	r9, [pc, #368]	; 80074c0 <_strtod_l+0xb98>
 8007350:	f04f 38ff 	mov.w	r8, #4294967295
 8007354:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007356:	4620      	mov	r0, r4
 8007358:	f001 fb66 	bl	8008a28 <_Bfree>
 800735c:	4639      	mov	r1, r7
 800735e:	4620      	mov	r0, r4
 8007360:	f001 fb62 	bl	8008a28 <_Bfree>
 8007364:	4631      	mov	r1, r6
 8007366:	4620      	mov	r0, r4
 8007368:	f001 fb5e 	bl	8008a28 <_Bfree>
 800736c:	4629      	mov	r1, r5
 800736e:	4620      	mov	r0, r4
 8007370:	f001 fb5a 	bl	8008a28 <_Bfree>
 8007374:	e60f      	b.n	8006f96 <_strtod_l+0x66e>
 8007376:	f1b8 0f00 	cmp.w	r8, #0
 800737a:	d112      	bne.n	80073a2 <_strtod_l+0xa7a>
 800737c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007380:	b9b3      	cbnz	r3, 80073b0 <_strtod_l+0xa88>
 8007382:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8007386:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800738a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800738e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8007392:	d401      	bmi.n	8007398 <_strtod_l+0xa70>
 8007394:	ee20 8b08 	vmul.f64	d8, d0, d8
 8007398:	eeb1 7b48 	vneg.f64	d7, d8
 800739c:	ec53 2b17 	vmov	r2, r3, d7
 80073a0:	e7a8      	b.n	80072f4 <_strtod_l+0x9cc>
 80073a2:	f1b8 0f01 	cmp.w	r8, #1
 80073a6:	d103      	bne.n	80073b0 <_strtod_l+0xa88>
 80073a8:	f1b9 0f00 	cmp.w	r9, #0
 80073ac:	f43f ad7d 	beq.w	8006eaa <_strtod_l+0x582>
 80073b0:	4b46      	ldr	r3, [pc, #280]	; (80074cc <_strtod_l+0xba4>)
 80073b2:	2200      	movs	r2, #0
 80073b4:	e79c      	b.n	80072f0 <_strtod_l+0x9c8>
 80073b6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80073ba:	ee20 8b08 	vmul.f64	d8, d0, d8
 80073be:	f1ba 0f00 	cmp.w	sl, #0
 80073c2:	d0e9      	beq.n	8007398 <_strtod_l+0xa70>
 80073c4:	ec53 2b18 	vmov	r2, r3, d8
 80073c8:	e794      	b.n	80072f4 <_strtod_l+0x9cc>
 80073ca:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80073ce:	9b04      	ldr	r3, [sp, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1bf      	bne.n	8007354 <_strtod_l+0xa2c>
 80073d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80073d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80073da:	0d1b      	lsrs	r3, r3, #20
 80073dc:	051b      	lsls	r3, r3, #20
 80073de:	429a      	cmp	r2, r3
 80073e0:	d1b8      	bne.n	8007354 <_strtod_l+0xa2c>
 80073e2:	ec51 0b18 	vmov	r0, r1, d8
 80073e6:	f7f9 f957 	bl	8000698 <__aeabi_d2lz>
 80073ea:	f7f9 f90f 	bl	800060c <__aeabi_l2d>
 80073ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073f2:	ec41 0b17 	vmov	d7, r0, r1
 80073f6:	ea43 0308 	orr.w	r3, r3, r8
 80073fa:	ea53 030a 	orrs.w	r3, r3, sl
 80073fe:	ee38 8b47 	vsub.f64	d8, d8, d7
 8007402:	d03e      	beq.n	8007482 <_strtod_l+0xb5a>
 8007404:	eeb4 8bca 	vcmpe.f64	d8, d10
 8007408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800740c:	f53f ace2 	bmi.w	8006dd4 <_strtod_l+0x4ac>
 8007410:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8007414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007418:	dd9c      	ble.n	8007354 <_strtod_l+0xa2c>
 800741a:	e4db      	b.n	8006dd4 <_strtod_l+0x4ac>
 800741c:	9904      	ldr	r1, [sp, #16]
 800741e:	b301      	cbz	r1, 8007462 <_strtod_l+0xb3a>
 8007420:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007422:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8007426:	d81c      	bhi.n	8007462 <_strtod_l+0xb3a>
 8007428:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80074b0 <_strtod_l+0xb88>
 800742c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007434:	d811      	bhi.n	800745a <_strtod_l+0xb32>
 8007436:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800743a:	ee18 3a10 	vmov	r3, s16
 800743e:	2b01      	cmp	r3, #1
 8007440:	bf38      	it	cc
 8007442:	2301      	movcc	r3, #1
 8007444:	ee08 3a10 	vmov	s16, r3
 8007448:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800744c:	f1ba 0f00 	cmp.w	sl, #0
 8007450:	d114      	bne.n	800747c <_strtod_l+0xb54>
 8007452:	eeb1 7b48 	vneg.f64	d7, d8
 8007456:	ec53 2b17 	vmov	r2, r3, d7
 800745a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800745c:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8007460:	1a0b      	subs	r3, r1, r0
 8007462:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007466:	ec43 2b1c 	vmov	d12, r2, r3
 800746a:	f001 fe09 	bl	8009080 <__ulp>
 800746e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007472:	eeac 7b00 	vfma.f64	d7, d12, d0
 8007476:	ec59 8b17 	vmov	r8, r9, d7
 800747a:	e7a8      	b.n	80073ce <_strtod_l+0xaa6>
 800747c:	ec53 2b18 	vmov	r2, r3, d8
 8007480:	e7eb      	b.n	800745a <_strtod_l+0xb32>
 8007482:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8007486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800748a:	f57f af63 	bpl.w	8007354 <_strtod_l+0xa2c>
 800748e:	e4a1      	b.n	8006dd4 <_strtod_l+0x4ac>
 8007490:	2300      	movs	r3, #0
 8007492:	930b      	str	r3, [sp, #44]	; 0x2c
 8007494:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007496:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007498:	6013      	str	r3, [r2, #0]
 800749a:	f7ff ba8d 	b.w	80069b8 <_strtod_l+0x90>
 800749e:	2a65      	cmp	r2, #101	; 0x65
 80074a0:	f43f ab89 	beq.w	8006bb6 <_strtod_l+0x28e>
 80074a4:	2a45      	cmp	r2, #69	; 0x45
 80074a6:	f43f ab86 	beq.w	8006bb6 <_strtod_l+0x28e>
 80074aa:	2101      	movs	r1, #1
 80074ac:	f7ff bbbe 	b.w	8006c2c <_strtod_l+0x304>
 80074b0:	ffc00000 	.word	0xffc00000
 80074b4:	41dfffff 	.word	0x41dfffff
 80074b8:	000fffff 	.word	0x000fffff
 80074bc:	7ff00000 	.word	0x7ff00000
 80074c0:	7fefffff 	.word	0x7fefffff
 80074c4:	3ff00000 	.word	0x3ff00000
 80074c8:	7c9fffff 	.word	0x7c9fffff
 80074cc:	bff00000 	.word	0xbff00000
 80074d0:	7fe00000 	.word	0x7fe00000

080074d4 <_strtod_r>:
 80074d4:	4b01      	ldr	r3, [pc, #4]	; (80074dc <_strtod_r+0x8>)
 80074d6:	f7ff ba27 	b.w	8006928 <_strtod_l>
 80074da:	bf00      	nop
 80074dc:	200000a0 	.word	0x200000a0

080074e0 <_strtol_l.isra.0>:
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074e6:	d001      	beq.n	80074ec <_strtol_l.isra.0+0xc>
 80074e8:	2b24      	cmp	r3, #36	; 0x24
 80074ea:	d906      	bls.n	80074fa <_strtol_l.isra.0+0x1a>
 80074ec:	f7fe facc 	bl	8005a88 <__errno>
 80074f0:	2316      	movs	r3, #22
 80074f2:	6003      	str	r3, [r0, #0]
 80074f4:	2000      	movs	r0, #0
 80074f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074fa:	4f3a      	ldr	r7, [pc, #232]	; (80075e4 <_strtol_l.isra.0+0x104>)
 80074fc:	468e      	mov	lr, r1
 80074fe:	4676      	mov	r6, lr
 8007500:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007504:	5de5      	ldrb	r5, [r4, r7]
 8007506:	f015 0508 	ands.w	r5, r5, #8
 800750a:	d1f8      	bne.n	80074fe <_strtol_l.isra.0+0x1e>
 800750c:	2c2d      	cmp	r4, #45	; 0x2d
 800750e:	d134      	bne.n	800757a <_strtol_l.isra.0+0x9a>
 8007510:	f89e 4000 	ldrb.w	r4, [lr]
 8007514:	f04f 0801 	mov.w	r8, #1
 8007518:	f106 0e02 	add.w	lr, r6, #2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d05c      	beq.n	80075da <_strtol_l.isra.0+0xfa>
 8007520:	2b10      	cmp	r3, #16
 8007522:	d10c      	bne.n	800753e <_strtol_l.isra.0+0x5e>
 8007524:	2c30      	cmp	r4, #48	; 0x30
 8007526:	d10a      	bne.n	800753e <_strtol_l.isra.0+0x5e>
 8007528:	f89e 4000 	ldrb.w	r4, [lr]
 800752c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007530:	2c58      	cmp	r4, #88	; 0x58
 8007532:	d14d      	bne.n	80075d0 <_strtol_l.isra.0+0xf0>
 8007534:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007538:	2310      	movs	r3, #16
 800753a:	f10e 0e02 	add.w	lr, lr, #2
 800753e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007542:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007546:	2600      	movs	r6, #0
 8007548:	fbbc f9f3 	udiv	r9, ip, r3
 800754c:	4635      	mov	r5, r6
 800754e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007552:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007556:	2f09      	cmp	r7, #9
 8007558:	d818      	bhi.n	800758c <_strtol_l.isra.0+0xac>
 800755a:	463c      	mov	r4, r7
 800755c:	42a3      	cmp	r3, r4
 800755e:	dd24      	ble.n	80075aa <_strtol_l.isra.0+0xca>
 8007560:	2e00      	cmp	r6, #0
 8007562:	db1f      	blt.n	80075a4 <_strtol_l.isra.0+0xc4>
 8007564:	45a9      	cmp	r9, r5
 8007566:	d31d      	bcc.n	80075a4 <_strtol_l.isra.0+0xc4>
 8007568:	d101      	bne.n	800756e <_strtol_l.isra.0+0x8e>
 800756a:	45a2      	cmp	sl, r4
 800756c:	db1a      	blt.n	80075a4 <_strtol_l.isra.0+0xc4>
 800756e:	fb05 4503 	mla	r5, r5, r3, r4
 8007572:	2601      	movs	r6, #1
 8007574:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007578:	e7eb      	b.n	8007552 <_strtol_l.isra.0+0x72>
 800757a:	2c2b      	cmp	r4, #43	; 0x2b
 800757c:	bf08      	it	eq
 800757e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007582:	46a8      	mov	r8, r5
 8007584:	bf08      	it	eq
 8007586:	f106 0e02 	addeq.w	lr, r6, #2
 800758a:	e7c7      	b.n	800751c <_strtol_l.isra.0+0x3c>
 800758c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007590:	2f19      	cmp	r7, #25
 8007592:	d801      	bhi.n	8007598 <_strtol_l.isra.0+0xb8>
 8007594:	3c37      	subs	r4, #55	; 0x37
 8007596:	e7e1      	b.n	800755c <_strtol_l.isra.0+0x7c>
 8007598:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800759c:	2f19      	cmp	r7, #25
 800759e:	d804      	bhi.n	80075aa <_strtol_l.isra.0+0xca>
 80075a0:	3c57      	subs	r4, #87	; 0x57
 80075a2:	e7db      	b.n	800755c <_strtol_l.isra.0+0x7c>
 80075a4:	f04f 36ff 	mov.w	r6, #4294967295
 80075a8:	e7e4      	b.n	8007574 <_strtol_l.isra.0+0x94>
 80075aa:	2e00      	cmp	r6, #0
 80075ac:	da05      	bge.n	80075ba <_strtol_l.isra.0+0xda>
 80075ae:	2322      	movs	r3, #34	; 0x22
 80075b0:	6003      	str	r3, [r0, #0]
 80075b2:	4665      	mov	r5, ip
 80075b4:	b942      	cbnz	r2, 80075c8 <_strtol_l.isra.0+0xe8>
 80075b6:	4628      	mov	r0, r5
 80075b8:	e79d      	b.n	80074f6 <_strtol_l.isra.0+0x16>
 80075ba:	f1b8 0f00 	cmp.w	r8, #0
 80075be:	d000      	beq.n	80075c2 <_strtol_l.isra.0+0xe2>
 80075c0:	426d      	negs	r5, r5
 80075c2:	2a00      	cmp	r2, #0
 80075c4:	d0f7      	beq.n	80075b6 <_strtol_l.isra.0+0xd6>
 80075c6:	b10e      	cbz	r6, 80075cc <_strtol_l.isra.0+0xec>
 80075c8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80075cc:	6011      	str	r1, [r2, #0]
 80075ce:	e7f2      	b.n	80075b6 <_strtol_l.isra.0+0xd6>
 80075d0:	2430      	movs	r4, #48	; 0x30
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d1b3      	bne.n	800753e <_strtol_l.isra.0+0x5e>
 80075d6:	2308      	movs	r3, #8
 80075d8:	e7b1      	b.n	800753e <_strtol_l.isra.0+0x5e>
 80075da:	2c30      	cmp	r4, #48	; 0x30
 80075dc:	d0a4      	beq.n	8007528 <_strtol_l.isra.0+0x48>
 80075de:	230a      	movs	r3, #10
 80075e0:	e7ad      	b.n	800753e <_strtol_l.isra.0+0x5e>
 80075e2:	bf00      	nop
 80075e4:	0800b0d9 	.word	0x0800b0d9

080075e8 <_strtol_r>:
 80075e8:	f7ff bf7a 	b.w	80074e0 <_strtol_l.isra.0>

080075ec <_write_r>:
 80075ec:	b538      	push	{r3, r4, r5, lr}
 80075ee:	4d07      	ldr	r5, [pc, #28]	; (800760c <_write_r+0x20>)
 80075f0:	4604      	mov	r4, r0
 80075f2:	4608      	mov	r0, r1
 80075f4:	4611      	mov	r1, r2
 80075f6:	2200      	movs	r2, #0
 80075f8:	602a      	str	r2, [r5, #0]
 80075fa:	461a      	mov	r2, r3
 80075fc:	f7fa fabf 	bl	8001b7e <_write>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	d102      	bne.n	800760a <_write_r+0x1e>
 8007604:	682b      	ldr	r3, [r5, #0]
 8007606:	b103      	cbz	r3, 800760a <_write_r+0x1e>
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	bd38      	pop	{r3, r4, r5, pc}
 800760c:	20010618 	.word	0x20010618

08007610 <_close_r>:
 8007610:	b538      	push	{r3, r4, r5, lr}
 8007612:	4d06      	ldr	r5, [pc, #24]	; (800762c <_close_r+0x1c>)
 8007614:	2300      	movs	r3, #0
 8007616:	4604      	mov	r4, r0
 8007618:	4608      	mov	r0, r1
 800761a:	602b      	str	r3, [r5, #0]
 800761c:	f7fa facb 	bl	8001bb6 <_close>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	d102      	bne.n	800762a <_close_r+0x1a>
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	b103      	cbz	r3, 800762a <_close_r+0x1a>
 8007628:	6023      	str	r3, [r4, #0]
 800762a:	bd38      	pop	{r3, r4, r5, pc}
 800762c:	20010618 	.word	0x20010618

08007630 <quorem>:
 8007630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	6903      	ldr	r3, [r0, #16]
 8007636:	690c      	ldr	r4, [r1, #16]
 8007638:	42a3      	cmp	r3, r4
 800763a:	4607      	mov	r7, r0
 800763c:	f2c0 8081 	blt.w	8007742 <quorem+0x112>
 8007640:	3c01      	subs	r4, #1
 8007642:	f101 0814 	add.w	r8, r1, #20
 8007646:	f100 0514 	add.w	r5, r0, #20
 800764a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800764e:	9301      	str	r3, [sp, #4]
 8007650:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007654:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007658:	3301      	adds	r3, #1
 800765a:	429a      	cmp	r2, r3
 800765c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007660:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007664:	fbb2 f6f3 	udiv	r6, r2, r3
 8007668:	d331      	bcc.n	80076ce <quorem+0x9e>
 800766a:	f04f 0e00 	mov.w	lr, #0
 800766e:	4640      	mov	r0, r8
 8007670:	46ac      	mov	ip, r5
 8007672:	46f2      	mov	sl, lr
 8007674:	f850 2b04 	ldr.w	r2, [r0], #4
 8007678:	b293      	uxth	r3, r2
 800767a:	fb06 e303 	mla	r3, r6, r3, lr
 800767e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007682:	b29b      	uxth	r3, r3
 8007684:	ebaa 0303 	sub.w	r3, sl, r3
 8007688:	0c12      	lsrs	r2, r2, #16
 800768a:	f8dc a000 	ldr.w	sl, [ip]
 800768e:	fb06 e202 	mla	r2, r6, r2, lr
 8007692:	fa13 f38a 	uxtah	r3, r3, sl
 8007696:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800769a:	fa1f fa82 	uxth.w	sl, r2
 800769e:	f8dc 2000 	ldr.w	r2, [ip]
 80076a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80076a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076b0:	4581      	cmp	r9, r0
 80076b2:	f84c 3b04 	str.w	r3, [ip], #4
 80076b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80076ba:	d2db      	bcs.n	8007674 <quorem+0x44>
 80076bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80076c0:	b92b      	cbnz	r3, 80076ce <quorem+0x9e>
 80076c2:	9b01      	ldr	r3, [sp, #4]
 80076c4:	3b04      	subs	r3, #4
 80076c6:	429d      	cmp	r5, r3
 80076c8:	461a      	mov	r2, r3
 80076ca:	d32e      	bcc.n	800772a <quorem+0xfa>
 80076cc:	613c      	str	r4, [r7, #16]
 80076ce:	4638      	mov	r0, r7
 80076d0:	f001 fc32 	bl	8008f38 <__mcmp>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	db24      	blt.n	8007722 <quorem+0xf2>
 80076d8:	3601      	adds	r6, #1
 80076da:	4628      	mov	r0, r5
 80076dc:	f04f 0c00 	mov.w	ip, #0
 80076e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80076e4:	f8d0 e000 	ldr.w	lr, [r0]
 80076e8:	b293      	uxth	r3, r2
 80076ea:	ebac 0303 	sub.w	r3, ip, r3
 80076ee:	0c12      	lsrs	r2, r2, #16
 80076f0:	fa13 f38e 	uxtah	r3, r3, lr
 80076f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80076f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007702:	45c1      	cmp	r9, r8
 8007704:	f840 3b04 	str.w	r3, [r0], #4
 8007708:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800770c:	d2e8      	bcs.n	80076e0 <quorem+0xb0>
 800770e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007716:	b922      	cbnz	r2, 8007722 <quorem+0xf2>
 8007718:	3b04      	subs	r3, #4
 800771a:	429d      	cmp	r5, r3
 800771c:	461a      	mov	r2, r3
 800771e:	d30a      	bcc.n	8007736 <quorem+0x106>
 8007720:	613c      	str	r4, [r7, #16]
 8007722:	4630      	mov	r0, r6
 8007724:	b003      	add	sp, #12
 8007726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772a:	6812      	ldr	r2, [r2, #0]
 800772c:	3b04      	subs	r3, #4
 800772e:	2a00      	cmp	r2, #0
 8007730:	d1cc      	bne.n	80076cc <quorem+0x9c>
 8007732:	3c01      	subs	r4, #1
 8007734:	e7c7      	b.n	80076c6 <quorem+0x96>
 8007736:	6812      	ldr	r2, [r2, #0]
 8007738:	3b04      	subs	r3, #4
 800773a:	2a00      	cmp	r2, #0
 800773c:	d1f0      	bne.n	8007720 <quorem+0xf0>
 800773e:	3c01      	subs	r4, #1
 8007740:	e7eb      	b.n	800771a <quorem+0xea>
 8007742:	2000      	movs	r0, #0
 8007744:	e7ee      	b.n	8007724 <quorem+0xf4>
	...

08007748 <_dtoa_r>:
 8007748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774c:	ec59 8b10 	vmov	r8, r9, d0
 8007750:	b095      	sub	sp, #84	; 0x54
 8007752:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007754:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8007756:	9107      	str	r1, [sp, #28]
 8007758:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800775c:	4606      	mov	r6, r0
 800775e:	9209      	str	r2, [sp, #36]	; 0x24
 8007760:	9310      	str	r3, [sp, #64]	; 0x40
 8007762:	b975      	cbnz	r5, 8007782 <_dtoa_r+0x3a>
 8007764:	2010      	movs	r0, #16
 8007766:	f001 f8f7 	bl	8008958 <malloc>
 800776a:	4602      	mov	r2, r0
 800776c:	6270      	str	r0, [r6, #36]	; 0x24
 800776e:	b920      	cbnz	r0, 800777a <_dtoa_r+0x32>
 8007770:	4bab      	ldr	r3, [pc, #684]	; (8007a20 <_dtoa_r+0x2d8>)
 8007772:	21ea      	movs	r1, #234	; 0xea
 8007774:	48ab      	ldr	r0, [pc, #684]	; (8007a24 <_dtoa_r+0x2dc>)
 8007776:	f002 fc33 	bl	8009fe0 <__assert_func>
 800777a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800777e:	6005      	str	r5, [r0, #0]
 8007780:	60c5      	str	r5, [r0, #12]
 8007782:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007784:	6819      	ldr	r1, [r3, #0]
 8007786:	b151      	cbz	r1, 800779e <_dtoa_r+0x56>
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	604a      	str	r2, [r1, #4]
 800778c:	2301      	movs	r3, #1
 800778e:	4093      	lsls	r3, r2
 8007790:	608b      	str	r3, [r1, #8]
 8007792:	4630      	mov	r0, r6
 8007794:	f001 f948 	bl	8008a28 <_Bfree>
 8007798:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800779a:	2200      	movs	r2, #0
 800779c:	601a      	str	r2, [r3, #0]
 800779e:	f1b9 0300 	subs.w	r3, r9, #0
 80077a2:	bfbb      	ittet	lt
 80077a4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80077a8:	9303      	strlt	r3, [sp, #12]
 80077aa:	2300      	movge	r3, #0
 80077ac:	2201      	movlt	r2, #1
 80077ae:	bfac      	ite	ge
 80077b0:	6023      	strge	r3, [r4, #0]
 80077b2:	6022      	strlt	r2, [r4, #0]
 80077b4:	4b9c      	ldr	r3, [pc, #624]	; (8007a28 <_dtoa_r+0x2e0>)
 80077b6:	9c03      	ldr	r4, [sp, #12]
 80077b8:	43a3      	bics	r3, r4
 80077ba:	d11a      	bne.n	80077f2 <_dtoa_r+0xaa>
 80077bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80077be:	f242 730f 	movw	r3, #9999	; 0x270f
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80077c8:	ea53 0308 	orrs.w	r3, r3, r8
 80077cc:	f000 8512 	beq.w	80081f4 <_dtoa_r+0xaac>
 80077d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80077d2:	b953      	cbnz	r3, 80077ea <_dtoa_r+0xa2>
 80077d4:	4b95      	ldr	r3, [pc, #596]	; (8007a2c <_dtoa_r+0x2e4>)
 80077d6:	e01f      	b.n	8007818 <_dtoa_r+0xd0>
 80077d8:	4b95      	ldr	r3, [pc, #596]	; (8007a30 <_dtoa_r+0x2e8>)
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	3308      	adds	r3, #8
 80077de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80077e0:	6013      	str	r3, [r2, #0]
 80077e2:	9800      	ldr	r0, [sp, #0]
 80077e4:	b015      	add	sp, #84	; 0x54
 80077e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ea:	4b90      	ldr	r3, [pc, #576]	; (8007a2c <_dtoa_r+0x2e4>)
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	3303      	adds	r3, #3
 80077f0:	e7f5      	b.n	80077de <_dtoa_r+0x96>
 80077f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80077f6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80077fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077fe:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007802:	d10b      	bne.n	800781c <_dtoa_r+0xd4>
 8007804:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007806:	2301      	movs	r3, #1
 8007808:	6013      	str	r3, [r2, #0]
 800780a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800780c:	2b00      	cmp	r3, #0
 800780e:	f000 84ee 	beq.w	80081ee <_dtoa_r+0xaa6>
 8007812:	4888      	ldr	r0, [pc, #544]	; (8007a34 <_dtoa_r+0x2ec>)
 8007814:	6018      	str	r0, [r3, #0]
 8007816:	1e43      	subs	r3, r0, #1
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	e7e2      	b.n	80077e2 <_dtoa_r+0x9a>
 800781c:	a913      	add	r1, sp, #76	; 0x4c
 800781e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007822:	aa12      	add	r2, sp, #72	; 0x48
 8007824:	4630      	mov	r0, r6
 8007826:	f001 fca7 	bl	8009178 <__d2b>
 800782a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800782e:	4605      	mov	r5, r0
 8007830:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007832:	2900      	cmp	r1, #0
 8007834:	d047      	beq.n	80078c6 <_dtoa_r+0x17e>
 8007836:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007838:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800783c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007840:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8007844:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007848:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800784c:	2400      	movs	r4, #0
 800784e:	ec43 2b16 	vmov	d6, r2, r3
 8007852:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8007856:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8007a08 <_dtoa_r+0x2c0>
 800785a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800785e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8007a10 <_dtoa_r+0x2c8>
 8007862:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007866:	eeb0 7b46 	vmov.f64	d7, d6
 800786a:	ee06 1a90 	vmov	s13, r1
 800786e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8007872:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8007a18 <_dtoa_r+0x2d0>
 8007876:	eea5 7b06 	vfma.f64	d7, d5, d6
 800787a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800787e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007886:	ee16 ba90 	vmov	fp, s13
 800788a:	9411      	str	r4, [sp, #68]	; 0x44
 800788c:	d508      	bpl.n	80078a0 <_dtoa_r+0x158>
 800788e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007892:	eeb4 6b47 	vcmp.f64	d6, d7
 8007896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800789a:	bf18      	it	ne
 800789c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80078a0:	f1bb 0f16 	cmp.w	fp, #22
 80078a4:	d832      	bhi.n	800790c <_dtoa_r+0x1c4>
 80078a6:	4b64      	ldr	r3, [pc, #400]	; (8007a38 <_dtoa_r+0x2f0>)
 80078a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80078ac:	ed93 7b00 	vldr	d7, [r3]
 80078b0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80078b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80078b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078bc:	d501      	bpl.n	80078c2 <_dtoa_r+0x17a>
 80078be:	f10b 3bff 	add.w	fp, fp, #4294967295
 80078c2:	2300      	movs	r3, #0
 80078c4:	e023      	b.n	800790e <_dtoa_r+0x1c6>
 80078c6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80078c8:	4401      	add	r1, r0
 80078ca:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80078ce:	2b20      	cmp	r3, #32
 80078d0:	bfc3      	ittte	gt
 80078d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80078d6:	fa04 f303 	lslgt.w	r3, r4, r3
 80078da:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80078de:	f1c3 0320 	rsble	r3, r3, #32
 80078e2:	bfc6      	itte	gt
 80078e4:	fa28 f804 	lsrgt.w	r8, r8, r4
 80078e8:	ea43 0308 	orrgt.w	r3, r3, r8
 80078ec:	fa08 f303 	lslle.w	r3, r8, r3
 80078f0:	ee07 3a90 	vmov	s15, r3
 80078f4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80078f8:	3901      	subs	r1, #1
 80078fa:	ed8d 7b00 	vstr	d7, [sp]
 80078fe:	9c01      	ldr	r4, [sp, #4]
 8007900:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007904:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8007908:	2401      	movs	r4, #1
 800790a:	e7a0      	b.n	800784e <_dtoa_r+0x106>
 800790c:	2301      	movs	r3, #1
 800790e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007910:	1a43      	subs	r3, r0, r1
 8007912:	1e5a      	subs	r2, r3, #1
 8007914:	bf45      	ittet	mi
 8007916:	f1c3 0301 	rsbmi	r3, r3, #1
 800791a:	9305      	strmi	r3, [sp, #20]
 800791c:	2300      	movpl	r3, #0
 800791e:	2300      	movmi	r3, #0
 8007920:	9206      	str	r2, [sp, #24]
 8007922:	bf54      	ite	pl
 8007924:	9305      	strpl	r3, [sp, #20]
 8007926:	9306      	strmi	r3, [sp, #24]
 8007928:	f1bb 0f00 	cmp.w	fp, #0
 800792c:	db18      	blt.n	8007960 <_dtoa_r+0x218>
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007934:	445b      	add	r3, fp
 8007936:	9306      	str	r3, [sp, #24]
 8007938:	2300      	movs	r3, #0
 800793a:	9a07      	ldr	r2, [sp, #28]
 800793c:	2a09      	cmp	r2, #9
 800793e:	d849      	bhi.n	80079d4 <_dtoa_r+0x28c>
 8007940:	2a05      	cmp	r2, #5
 8007942:	bfc4      	itt	gt
 8007944:	3a04      	subgt	r2, #4
 8007946:	9207      	strgt	r2, [sp, #28]
 8007948:	9a07      	ldr	r2, [sp, #28]
 800794a:	f1a2 0202 	sub.w	r2, r2, #2
 800794e:	bfcc      	ite	gt
 8007950:	2400      	movgt	r4, #0
 8007952:	2401      	movle	r4, #1
 8007954:	2a03      	cmp	r2, #3
 8007956:	d848      	bhi.n	80079ea <_dtoa_r+0x2a2>
 8007958:	e8df f002 	tbb	[pc, r2]
 800795c:	3a2c2e0b 	.word	0x3a2c2e0b
 8007960:	9b05      	ldr	r3, [sp, #20]
 8007962:	2200      	movs	r2, #0
 8007964:	eba3 030b 	sub.w	r3, r3, fp
 8007968:	9305      	str	r3, [sp, #20]
 800796a:	920e      	str	r2, [sp, #56]	; 0x38
 800796c:	f1cb 0300 	rsb	r3, fp, #0
 8007970:	e7e3      	b.n	800793a <_dtoa_r+0x1f2>
 8007972:	2200      	movs	r2, #0
 8007974:	9208      	str	r2, [sp, #32]
 8007976:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007978:	2a00      	cmp	r2, #0
 800797a:	dc39      	bgt.n	80079f0 <_dtoa_r+0x2a8>
 800797c:	f04f 0a01 	mov.w	sl, #1
 8007980:	46d1      	mov	r9, sl
 8007982:	4652      	mov	r2, sl
 8007984:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007988:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800798a:	2100      	movs	r1, #0
 800798c:	6079      	str	r1, [r7, #4]
 800798e:	2004      	movs	r0, #4
 8007990:	f100 0c14 	add.w	ip, r0, #20
 8007994:	4594      	cmp	ip, r2
 8007996:	6879      	ldr	r1, [r7, #4]
 8007998:	d92f      	bls.n	80079fa <_dtoa_r+0x2b2>
 800799a:	4630      	mov	r0, r6
 800799c:	930c      	str	r3, [sp, #48]	; 0x30
 800799e:	f001 f803 	bl	80089a8 <_Balloc>
 80079a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079a4:	9000      	str	r0, [sp, #0]
 80079a6:	4602      	mov	r2, r0
 80079a8:	2800      	cmp	r0, #0
 80079aa:	d149      	bne.n	8007a40 <_dtoa_r+0x2f8>
 80079ac:	4b23      	ldr	r3, [pc, #140]	; (8007a3c <_dtoa_r+0x2f4>)
 80079ae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80079b2:	e6df      	b.n	8007774 <_dtoa_r+0x2c>
 80079b4:	2201      	movs	r2, #1
 80079b6:	e7dd      	b.n	8007974 <_dtoa_r+0x22c>
 80079b8:	2200      	movs	r2, #0
 80079ba:	9208      	str	r2, [sp, #32]
 80079bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079be:	eb0b 0a02 	add.w	sl, fp, r2
 80079c2:	f10a 0901 	add.w	r9, sl, #1
 80079c6:	464a      	mov	r2, r9
 80079c8:	2a01      	cmp	r2, #1
 80079ca:	bfb8      	it	lt
 80079cc:	2201      	movlt	r2, #1
 80079ce:	e7db      	b.n	8007988 <_dtoa_r+0x240>
 80079d0:	2201      	movs	r2, #1
 80079d2:	e7f2      	b.n	80079ba <_dtoa_r+0x272>
 80079d4:	2401      	movs	r4, #1
 80079d6:	2200      	movs	r2, #0
 80079d8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80079dc:	f04f 3aff 	mov.w	sl, #4294967295
 80079e0:	2100      	movs	r1, #0
 80079e2:	46d1      	mov	r9, sl
 80079e4:	2212      	movs	r2, #18
 80079e6:	9109      	str	r1, [sp, #36]	; 0x24
 80079e8:	e7ce      	b.n	8007988 <_dtoa_r+0x240>
 80079ea:	2201      	movs	r2, #1
 80079ec:	9208      	str	r2, [sp, #32]
 80079ee:	e7f5      	b.n	80079dc <_dtoa_r+0x294>
 80079f0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80079f4:	46d1      	mov	r9, sl
 80079f6:	4652      	mov	r2, sl
 80079f8:	e7c6      	b.n	8007988 <_dtoa_r+0x240>
 80079fa:	3101      	adds	r1, #1
 80079fc:	6079      	str	r1, [r7, #4]
 80079fe:	0040      	lsls	r0, r0, #1
 8007a00:	e7c6      	b.n	8007990 <_dtoa_r+0x248>
 8007a02:	bf00      	nop
 8007a04:	f3af 8000 	nop.w
 8007a08:	636f4361 	.word	0x636f4361
 8007a0c:	3fd287a7 	.word	0x3fd287a7
 8007a10:	8b60c8b3 	.word	0x8b60c8b3
 8007a14:	3fc68a28 	.word	0x3fc68a28
 8007a18:	509f79fb 	.word	0x509f79fb
 8007a1c:	3fd34413 	.word	0x3fd34413
 8007a20:	0800b1e6 	.word	0x0800b1e6
 8007a24:	0800b1fd 	.word	0x0800b1fd
 8007a28:	7ff00000 	.word	0x7ff00000
 8007a2c:	0800b1e2 	.word	0x0800b1e2
 8007a30:	0800b1d9 	.word	0x0800b1d9
 8007a34:	0800b462 	.word	0x0800b462
 8007a38:	0800b378 	.word	0x0800b378
 8007a3c:	0800b25c 	.word	0x0800b25c
 8007a40:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007a42:	9900      	ldr	r1, [sp, #0]
 8007a44:	6011      	str	r1, [r2, #0]
 8007a46:	f1b9 0f0e 	cmp.w	r9, #14
 8007a4a:	d872      	bhi.n	8007b32 <_dtoa_r+0x3ea>
 8007a4c:	2c00      	cmp	r4, #0
 8007a4e:	d070      	beq.n	8007b32 <_dtoa_r+0x3ea>
 8007a50:	f1bb 0f00 	cmp.w	fp, #0
 8007a54:	f340 80a6 	ble.w	8007ba4 <_dtoa_r+0x45c>
 8007a58:	49ca      	ldr	r1, [pc, #808]	; (8007d84 <_dtoa_r+0x63c>)
 8007a5a:	f00b 020f 	and.w	r2, fp, #15
 8007a5e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007a62:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007a66:	ed92 7b00 	vldr	d7, [r2]
 8007a6a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8007a6e:	f000 808d 	beq.w	8007b8c <_dtoa_r+0x444>
 8007a72:	4ac5      	ldr	r2, [pc, #788]	; (8007d88 <_dtoa_r+0x640>)
 8007a74:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8007a78:	ed92 6b08 	vldr	d6, [r2, #32]
 8007a7c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8007a80:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007a84:	f001 010f 	and.w	r1, r1, #15
 8007a88:	2203      	movs	r2, #3
 8007a8a:	48bf      	ldr	r0, [pc, #764]	; (8007d88 <_dtoa_r+0x640>)
 8007a8c:	2900      	cmp	r1, #0
 8007a8e:	d17f      	bne.n	8007b90 <_dtoa_r+0x448>
 8007a90:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007a94:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007a98:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007a9e:	2900      	cmp	r1, #0
 8007aa0:	f000 80b2 	beq.w	8007c08 <_dtoa_r+0x4c0>
 8007aa4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007aa8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007aac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ab4:	f140 80a8 	bpl.w	8007c08 <_dtoa_r+0x4c0>
 8007ab8:	f1b9 0f00 	cmp.w	r9, #0
 8007abc:	f000 80a4 	beq.w	8007c08 <_dtoa_r+0x4c0>
 8007ac0:	f1ba 0f00 	cmp.w	sl, #0
 8007ac4:	dd31      	ble.n	8007b2a <_dtoa_r+0x3e2>
 8007ac6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007aca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ace:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007ad2:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007ad6:	3201      	adds	r2, #1
 8007ad8:	4650      	mov	r0, sl
 8007ada:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007ade:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007ae2:	ee07 2a90 	vmov	s15, r2
 8007ae6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007aea:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007aee:	ed8d 5b02 	vstr	d5, [sp, #8]
 8007af2:	9c03      	ldr	r4, [sp, #12]
 8007af4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007af8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8007afc:	2800      	cmp	r0, #0
 8007afe:	f040 8086 	bne.w	8007c0e <_dtoa_r+0x4c6>
 8007b02:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007b06:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007b0a:	ec42 1b17 	vmov	d7, r1, r2
 8007b0e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b16:	f300 8272 	bgt.w	8007ffe <_dtoa_r+0x8b6>
 8007b1a:	eeb1 7b47 	vneg.f64	d7, d7
 8007b1e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b26:	f100 8267 	bmi.w	8007ff8 <_dtoa_r+0x8b0>
 8007b2a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8007b2e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007b32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007b34:	2a00      	cmp	r2, #0
 8007b36:	f2c0 8129 	blt.w	8007d8c <_dtoa_r+0x644>
 8007b3a:	f1bb 0f0e 	cmp.w	fp, #14
 8007b3e:	f300 8125 	bgt.w	8007d8c <_dtoa_r+0x644>
 8007b42:	4b90      	ldr	r3, [pc, #576]	; (8007d84 <_dtoa_r+0x63c>)
 8007b44:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007b48:	ed93 6b00 	vldr	d6, [r3]
 8007b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f280 80c3 	bge.w	8007cda <_dtoa_r+0x592>
 8007b54:	f1b9 0f00 	cmp.w	r9, #0
 8007b58:	f300 80bf 	bgt.w	8007cda <_dtoa_r+0x592>
 8007b5c:	f040 824c 	bne.w	8007ff8 <_dtoa_r+0x8b0>
 8007b60:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007b64:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007b68:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b74:	464c      	mov	r4, r9
 8007b76:	464f      	mov	r7, r9
 8007b78:	f280 8222 	bge.w	8007fc0 <_dtoa_r+0x878>
 8007b7c:	f8dd 8000 	ldr.w	r8, [sp]
 8007b80:	2331      	movs	r3, #49	; 0x31
 8007b82:	f808 3b01 	strb.w	r3, [r8], #1
 8007b86:	f10b 0b01 	add.w	fp, fp, #1
 8007b8a:	e21e      	b.n	8007fca <_dtoa_r+0x882>
 8007b8c:	2202      	movs	r2, #2
 8007b8e:	e77c      	b.n	8007a8a <_dtoa_r+0x342>
 8007b90:	07cc      	lsls	r4, r1, #31
 8007b92:	d504      	bpl.n	8007b9e <_dtoa_r+0x456>
 8007b94:	ed90 6b00 	vldr	d6, [r0]
 8007b98:	3201      	adds	r2, #1
 8007b9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b9e:	1049      	asrs	r1, r1, #1
 8007ba0:	3008      	adds	r0, #8
 8007ba2:	e773      	b.n	8007a8c <_dtoa_r+0x344>
 8007ba4:	d02e      	beq.n	8007c04 <_dtoa_r+0x4bc>
 8007ba6:	f1cb 0100 	rsb	r1, fp, #0
 8007baa:	4a76      	ldr	r2, [pc, #472]	; (8007d84 <_dtoa_r+0x63c>)
 8007bac:	f001 000f 	and.w	r0, r1, #15
 8007bb0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007bb4:	ed92 7b00 	vldr	d7, [r2]
 8007bb8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8007bbc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007bc0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007bc4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8007bc8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8007bcc:	486e      	ldr	r0, [pc, #440]	; (8007d88 <_dtoa_r+0x640>)
 8007bce:	1109      	asrs	r1, r1, #4
 8007bd0:	2400      	movs	r4, #0
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	b939      	cbnz	r1, 8007be6 <_dtoa_r+0x49e>
 8007bd6:	2c00      	cmp	r4, #0
 8007bd8:	f43f af60 	beq.w	8007a9c <_dtoa_r+0x354>
 8007bdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007be0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007be4:	e75a      	b.n	8007a9c <_dtoa_r+0x354>
 8007be6:	07cf      	lsls	r7, r1, #31
 8007be8:	d509      	bpl.n	8007bfe <_dtoa_r+0x4b6>
 8007bea:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8007bee:	ed90 7b00 	vldr	d7, [r0]
 8007bf2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007bf6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007bfa:	3201      	adds	r2, #1
 8007bfc:	2401      	movs	r4, #1
 8007bfe:	1049      	asrs	r1, r1, #1
 8007c00:	3008      	adds	r0, #8
 8007c02:	e7e7      	b.n	8007bd4 <_dtoa_r+0x48c>
 8007c04:	2202      	movs	r2, #2
 8007c06:	e749      	b.n	8007a9c <_dtoa_r+0x354>
 8007c08:	465f      	mov	r7, fp
 8007c0a:	4648      	mov	r0, r9
 8007c0c:	e765      	b.n	8007ada <_dtoa_r+0x392>
 8007c0e:	ec42 1b17 	vmov	d7, r1, r2
 8007c12:	4a5c      	ldr	r2, [pc, #368]	; (8007d84 <_dtoa_r+0x63c>)
 8007c14:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007c18:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007c1c:	9a00      	ldr	r2, [sp, #0]
 8007c1e:	1814      	adds	r4, r2, r0
 8007c20:	9a08      	ldr	r2, [sp, #32]
 8007c22:	b352      	cbz	r2, 8007c7a <_dtoa_r+0x532>
 8007c24:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007c28:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007c2c:	f8dd 8000 	ldr.w	r8, [sp]
 8007c30:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007c34:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007c38:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007c3c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007c40:	ee14 2a90 	vmov	r2, s9
 8007c44:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007c48:	3230      	adds	r2, #48	; 0x30
 8007c4a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007c4e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c56:	f808 2b01 	strb.w	r2, [r8], #1
 8007c5a:	d439      	bmi.n	8007cd0 <_dtoa_r+0x588>
 8007c5c:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007c60:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c68:	d472      	bmi.n	8007d50 <_dtoa_r+0x608>
 8007c6a:	45a0      	cmp	r8, r4
 8007c6c:	f43f af5d 	beq.w	8007b2a <_dtoa_r+0x3e2>
 8007c70:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007c74:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007c78:	e7e0      	b.n	8007c3c <_dtoa_r+0x4f4>
 8007c7a:	f8dd 8000 	ldr.w	r8, [sp]
 8007c7e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007c82:	4621      	mov	r1, r4
 8007c84:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007c88:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007c8c:	ee14 2a90 	vmov	r2, s9
 8007c90:	3230      	adds	r2, #48	; 0x30
 8007c92:	f808 2b01 	strb.w	r2, [r8], #1
 8007c96:	45a0      	cmp	r8, r4
 8007c98:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007c9c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007ca0:	d118      	bne.n	8007cd4 <_dtoa_r+0x58c>
 8007ca2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007ca6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007caa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cb2:	dc4d      	bgt.n	8007d50 <_dtoa_r+0x608>
 8007cb4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007cb8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cc0:	f57f af33 	bpl.w	8007b2a <_dtoa_r+0x3e2>
 8007cc4:	4688      	mov	r8, r1
 8007cc6:	3901      	subs	r1, #1
 8007cc8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007ccc:	2b30      	cmp	r3, #48	; 0x30
 8007cce:	d0f9      	beq.n	8007cc4 <_dtoa_r+0x57c>
 8007cd0:	46bb      	mov	fp, r7
 8007cd2:	e02a      	b.n	8007d2a <_dtoa_r+0x5e2>
 8007cd4:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007cd8:	e7d6      	b.n	8007c88 <_dtoa_r+0x540>
 8007cda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007cde:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007ce2:	f8dd 8000 	ldr.w	r8, [sp]
 8007ce6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007cea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007cee:	ee15 3a10 	vmov	r3, s10
 8007cf2:	3330      	adds	r3, #48	; 0x30
 8007cf4:	f808 3b01 	strb.w	r3, [r8], #1
 8007cf8:	9b00      	ldr	r3, [sp, #0]
 8007cfa:	eba8 0303 	sub.w	r3, r8, r3
 8007cfe:	4599      	cmp	r9, r3
 8007d00:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007d04:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007d08:	d133      	bne.n	8007d72 <_dtoa_r+0x62a>
 8007d0a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007d0e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d16:	dc1a      	bgt.n	8007d4e <_dtoa_r+0x606>
 8007d18:	eeb4 7b46 	vcmp.f64	d7, d6
 8007d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d20:	d103      	bne.n	8007d2a <_dtoa_r+0x5e2>
 8007d22:	ee15 3a10 	vmov	r3, s10
 8007d26:	07d9      	lsls	r1, r3, #31
 8007d28:	d411      	bmi.n	8007d4e <_dtoa_r+0x606>
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	4630      	mov	r0, r6
 8007d2e:	f000 fe7b 	bl	8008a28 <_Bfree>
 8007d32:	2300      	movs	r3, #0
 8007d34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d36:	f888 3000 	strb.w	r3, [r8]
 8007d3a:	f10b 0301 	add.w	r3, fp, #1
 8007d3e:	6013      	str	r3, [r2, #0]
 8007d40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f43f ad4d 	beq.w	80077e2 <_dtoa_r+0x9a>
 8007d48:	f8c3 8000 	str.w	r8, [r3]
 8007d4c:	e549      	b.n	80077e2 <_dtoa_r+0x9a>
 8007d4e:	465f      	mov	r7, fp
 8007d50:	4643      	mov	r3, r8
 8007d52:	4698      	mov	r8, r3
 8007d54:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d58:	2a39      	cmp	r2, #57	; 0x39
 8007d5a:	d106      	bne.n	8007d6a <_dtoa_r+0x622>
 8007d5c:	9a00      	ldr	r2, [sp, #0]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d1f7      	bne.n	8007d52 <_dtoa_r+0x60a>
 8007d62:	9900      	ldr	r1, [sp, #0]
 8007d64:	2230      	movs	r2, #48	; 0x30
 8007d66:	3701      	adds	r7, #1
 8007d68:	700a      	strb	r2, [r1, #0]
 8007d6a:	781a      	ldrb	r2, [r3, #0]
 8007d6c:	3201      	adds	r2, #1
 8007d6e:	701a      	strb	r2, [r3, #0]
 8007d70:	e7ae      	b.n	8007cd0 <_dtoa_r+0x588>
 8007d72:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007d76:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d7e:	d1b2      	bne.n	8007ce6 <_dtoa_r+0x59e>
 8007d80:	e7d3      	b.n	8007d2a <_dtoa_r+0x5e2>
 8007d82:	bf00      	nop
 8007d84:	0800b378 	.word	0x0800b378
 8007d88:	0800b350 	.word	0x0800b350
 8007d8c:	9908      	ldr	r1, [sp, #32]
 8007d8e:	2900      	cmp	r1, #0
 8007d90:	f000 80d1 	beq.w	8007f36 <_dtoa_r+0x7ee>
 8007d94:	9907      	ldr	r1, [sp, #28]
 8007d96:	2901      	cmp	r1, #1
 8007d98:	f300 80b4 	bgt.w	8007f04 <_dtoa_r+0x7bc>
 8007d9c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007d9e:	2900      	cmp	r1, #0
 8007da0:	f000 80ac 	beq.w	8007efc <_dtoa_r+0x7b4>
 8007da4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007da8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007dac:	461c      	mov	r4, r3
 8007dae:	930a      	str	r3, [sp, #40]	; 0x28
 8007db0:	9b05      	ldr	r3, [sp, #20]
 8007db2:	4413      	add	r3, r2
 8007db4:	9305      	str	r3, [sp, #20]
 8007db6:	9b06      	ldr	r3, [sp, #24]
 8007db8:	2101      	movs	r1, #1
 8007dba:	4413      	add	r3, r2
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	9306      	str	r3, [sp, #24]
 8007dc0:	f000 ff38 	bl	8008c34 <__i2b>
 8007dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dc6:	4607      	mov	r7, r0
 8007dc8:	f1b8 0f00 	cmp.w	r8, #0
 8007dcc:	dd0d      	ble.n	8007dea <_dtoa_r+0x6a2>
 8007dce:	9a06      	ldr	r2, [sp, #24]
 8007dd0:	2a00      	cmp	r2, #0
 8007dd2:	dd0a      	ble.n	8007dea <_dtoa_r+0x6a2>
 8007dd4:	4542      	cmp	r2, r8
 8007dd6:	9905      	ldr	r1, [sp, #20]
 8007dd8:	bfa8      	it	ge
 8007dda:	4642      	movge	r2, r8
 8007ddc:	1a89      	subs	r1, r1, r2
 8007dde:	9105      	str	r1, [sp, #20]
 8007de0:	9906      	ldr	r1, [sp, #24]
 8007de2:	eba8 0802 	sub.w	r8, r8, r2
 8007de6:	1a8a      	subs	r2, r1, r2
 8007de8:	9206      	str	r2, [sp, #24]
 8007dea:	b303      	cbz	r3, 8007e2e <_dtoa_r+0x6e6>
 8007dec:	9a08      	ldr	r2, [sp, #32]
 8007dee:	2a00      	cmp	r2, #0
 8007df0:	f000 80a6 	beq.w	8007f40 <_dtoa_r+0x7f8>
 8007df4:	2c00      	cmp	r4, #0
 8007df6:	dd13      	ble.n	8007e20 <_dtoa_r+0x6d8>
 8007df8:	4639      	mov	r1, r7
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	930c      	str	r3, [sp, #48]	; 0x30
 8007e00:	f000 ffd4 	bl	8008dac <__pow5mult>
 8007e04:	462a      	mov	r2, r5
 8007e06:	4601      	mov	r1, r0
 8007e08:	4607      	mov	r7, r0
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f000 ff28 	bl	8008c60 <__multiply>
 8007e10:	4629      	mov	r1, r5
 8007e12:	900a      	str	r0, [sp, #40]	; 0x28
 8007e14:	4630      	mov	r0, r6
 8007e16:	f000 fe07 	bl	8008a28 <_Bfree>
 8007e1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e1e:	4615      	mov	r5, r2
 8007e20:	1b1a      	subs	r2, r3, r4
 8007e22:	d004      	beq.n	8007e2e <_dtoa_r+0x6e6>
 8007e24:	4629      	mov	r1, r5
 8007e26:	4630      	mov	r0, r6
 8007e28:	f000 ffc0 	bl	8008dac <__pow5mult>
 8007e2c:	4605      	mov	r5, r0
 8007e2e:	2101      	movs	r1, #1
 8007e30:	4630      	mov	r0, r6
 8007e32:	f000 feff 	bl	8008c34 <__i2b>
 8007e36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	f340 8082 	ble.w	8007f44 <_dtoa_r+0x7fc>
 8007e40:	461a      	mov	r2, r3
 8007e42:	4601      	mov	r1, r0
 8007e44:	4630      	mov	r0, r6
 8007e46:	f000 ffb1 	bl	8008dac <__pow5mult>
 8007e4a:	9b07      	ldr	r3, [sp, #28]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	4604      	mov	r4, r0
 8007e50:	dd7b      	ble.n	8007f4a <_dtoa_r+0x802>
 8007e52:	2300      	movs	r3, #0
 8007e54:	930a      	str	r3, [sp, #40]	; 0x28
 8007e56:	6922      	ldr	r2, [r4, #16]
 8007e58:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007e5c:	6910      	ldr	r0, [r2, #16]
 8007e5e:	f000 fe99 	bl	8008b94 <__hi0bits>
 8007e62:	f1c0 0020 	rsb	r0, r0, #32
 8007e66:	9b06      	ldr	r3, [sp, #24]
 8007e68:	4418      	add	r0, r3
 8007e6a:	f010 001f 	ands.w	r0, r0, #31
 8007e6e:	f000 808d 	beq.w	8007f8c <_dtoa_r+0x844>
 8007e72:	f1c0 0220 	rsb	r2, r0, #32
 8007e76:	2a04      	cmp	r2, #4
 8007e78:	f340 8086 	ble.w	8007f88 <_dtoa_r+0x840>
 8007e7c:	f1c0 001c 	rsb	r0, r0, #28
 8007e80:	9b05      	ldr	r3, [sp, #20]
 8007e82:	4403      	add	r3, r0
 8007e84:	9305      	str	r3, [sp, #20]
 8007e86:	9b06      	ldr	r3, [sp, #24]
 8007e88:	4403      	add	r3, r0
 8007e8a:	4480      	add	r8, r0
 8007e8c:	9306      	str	r3, [sp, #24]
 8007e8e:	9b05      	ldr	r3, [sp, #20]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	dd05      	ble.n	8007ea0 <_dtoa_r+0x758>
 8007e94:	4629      	mov	r1, r5
 8007e96:	461a      	mov	r2, r3
 8007e98:	4630      	mov	r0, r6
 8007e9a:	f000 ffe1 	bl	8008e60 <__lshift>
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	9b06      	ldr	r3, [sp, #24]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	dd05      	ble.n	8007eb2 <_dtoa_r+0x76a>
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	4630      	mov	r0, r6
 8007eac:	f000 ffd8 	bl	8008e60 <__lshift>
 8007eb0:	4604      	mov	r4, r0
 8007eb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d06b      	beq.n	8007f90 <_dtoa_r+0x848>
 8007eb8:	4621      	mov	r1, r4
 8007eba:	4628      	mov	r0, r5
 8007ebc:	f001 f83c 	bl	8008f38 <__mcmp>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	da65      	bge.n	8007f90 <_dtoa_r+0x848>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	4629      	mov	r1, r5
 8007ec8:	220a      	movs	r2, #10
 8007eca:	4630      	mov	r0, r6
 8007ecc:	f000 fdce 	bl	8008a6c <__multadd>
 8007ed0:	9b08      	ldr	r3, [sp, #32]
 8007ed2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ed6:	4605      	mov	r5, r0
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	f000 8192 	beq.w	8008202 <_dtoa_r+0xaba>
 8007ede:	4639      	mov	r1, r7
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	220a      	movs	r2, #10
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	f000 fdc1 	bl	8008a6c <__multadd>
 8007eea:	f1ba 0f00 	cmp.w	sl, #0
 8007eee:	4607      	mov	r7, r0
 8007ef0:	f300 808e 	bgt.w	8008010 <_dtoa_r+0x8c8>
 8007ef4:	9b07      	ldr	r3, [sp, #28]
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	dc51      	bgt.n	8007f9e <_dtoa_r+0x856>
 8007efa:	e089      	b.n	8008010 <_dtoa_r+0x8c8>
 8007efc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007efe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007f02:	e751      	b.n	8007da8 <_dtoa_r+0x660>
 8007f04:	f109 34ff 	add.w	r4, r9, #4294967295
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	bfbf      	itttt	lt
 8007f0c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007f0e:	1ae3      	sublt	r3, r4, r3
 8007f10:	18d2      	addlt	r2, r2, r3
 8007f12:	4613      	movlt	r3, r2
 8007f14:	bfb7      	itett	lt
 8007f16:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007f18:	1b1c      	subge	r4, r3, r4
 8007f1a:	4623      	movlt	r3, r4
 8007f1c:	2400      	movlt	r4, #0
 8007f1e:	f1b9 0f00 	cmp.w	r9, #0
 8007f22:	bfb5      	itete	lt
 8007f24:	9a05      	ldrlt	r2, [sp, #20]
 8007f26:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8007f2a:	eba2 0809 	sublt.w	r8, r2, r9
 8007f2e:	464a      	movge	r2, r9
 8007f30:	bfb8      	it	lt
 8007f32:	2200      	movlt	r2, #0
 8007f34:	e73b      	b.n	8007dae <_dtoa_r+0x666>
 8007f36:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007f3a:	9f08      	ldr	r7, [sp, #32]
 8007f3c:	461c      	mov	r4, r3
 8007f3e:	e743      	b.n	8007dc8 <_dtoa_r+0x680>
 8007f40:	461a      	mov	r2, r3
 8007f42:	e76f      	b.n	8007e24 <_dtoa_r+0x6dc>
 8007f44:	9b07      	ldr	r3, [sp, #28]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	dc18      	bgt.n	8007f7c <_dtoa_r+0x834>
 8007f4a:	9b02      	ldr	r3, [sp, #8]
 8007f4c:	b9b3      	cbnz	r3, 8007f7c <_dtoa_r+0x834>
 8007f4e:	9b03      	ldr	r3, [sp, #12]
 8007f50:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007f54:	b9a2      	cbnz	r2, 8007f80 <_dtoa_r+0x838>
 8007f56:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007f5a:	0d12      	lsrs	r2, r2, #20
 8007f5c:	0512      	lsls	r2, r2, #20
 8007f5e:	b18a      	cbz	r2, 8007f84 <_dtoa_r+0x83c>
 8007f60:	9b05      	ldr	r3, [sp, #20]
 8007f62:	3301      	adds	r3, #1
 8007f64:	9305      	str	r3, [sp, #20]
 8007f66:	9b06      	ldr	r3, [sp, #24]
 8007f68:	3301      	adds	r3, #1
 8007f6a:	9306      	str	r3, [sp, #24]
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f47f af6f 	bne.w	8007e56 <_dtoa_r+0x70e>
 8007f78:	2001      	movs	r0, #1
 8007f7a:	e774      	b.n	8007e66 <_dtoa_r+0x71e>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	e7f6      	b.n	8007f6e <_dtoa_r+0x826>
 8007f80:	9b02      	ldr	r3, [sp, #8]
 8007f82:	e7f4      	b.n	8007f6e <_dtoa_r+0x826>
 8007f84:	920a      	str	r2, [sp, #40]	; 0x28
 8007f86:	e7f3      	b.n	8007f70 <_dtoa_r+0x828>
 8007f88:	d081      	beq.n	8007e8e <_dtoa_r+0x746>
 8007f8a:	4610      	mov	r0, r2
 8007f8c:	301c      	adds	r0, #28
 8007f8e:	e777      	b.n	8007e80 <_dtoa_r+0x738>
 8007f90:	f1b9 0f00 	cmp.w	r9, #0
 8007f94:	dc37      	bgt.n	8008006 <_dtoa_r+0x8be>
 8007f96:	9b07      	ldr	r3, [sp, #28]
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	dd34      	ble.n	8008006 <_dtoa_r+0x8be>
 8007f9c:	46ca      	mov	sl, r9
 8007f9e:	f1ba 0f00 	cmp.w	sl, #0
 8007fa2:	d10d      	bne.n	8007fc0 <_dtoa_r+0x878>
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	4653      	mov	r3, sl
 8007fa8:	2205      	movs	r2, #5
 8007faa:	4630      	mov	r0, r6
 8007fac:	f000 fd5e 	bl	8008a6c <__multadd>
 8007fb0:	4601      	mov	r1, r0
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	f000 ffbf 	bl	8008f38 <__mcmp>
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	f73f adde 	bgt.w	8007b7c <_dtoa_r+0x434>
 8007fc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fc2:	f8dd 8000 	ldr.w	r8, [sp]
 8007fc6:	ea6f 0b03 	mvn.w	fp, r3
 8007fca:	f04f 0900 	mov.w	r9, #0
 8007fce:	4621      	mov	r1, r4
 8007fd0:	4630      	mov	r0, r6
 8007fd2:	f000 fd29 	bl	8008a28 <_Bfree>
 8007fd6:	2f00      	cmp	r7, #0
 8007fd8:	f43f aea7 	beq.w	8007d2a <_dtoa_r+0x5e2>
 8007fdc:	f1b9 0f00 	cmp.w	r9, #0
 8007fe0:	d005      	beq.n	8007fee <_dtoa_r+0x8a6>
 8007fe2:	45b9      	cmp	r9, r7
 8007fe4:	d003      	beq.n	8007fee <_dtoa_r+0x8a6>
 8007fe6:	4649      	mov	r1, r9
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f000 fd1d 	bl	8008a28 <_Bfree>
 8007fee:	4639      	mov	r1, r7
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	f000 fd19 	bl	8008a28 <_Bfree>
 8007ff6:	e698      	b.n	8007d2a <_dtoa_r+0x5e2>
 8007ff8:	2400      	movs	r4, #0
 8007ffa:	4627      	mov	r7, r4
 8007ffc:	e7e0      	b.n	8007fc0 <_dtoa_r+0x878>
 8007ffe:	46bb      	mov	fp, r7
 8008000:	4604      	mov	r4, r0
 8008002:	4607      	mov	r7, r0
 8008004:	e5ba      	b.n	8007b7c <_dtoa_r+0x434>
 8008006:	9b08      	ldr	r3, [sp, #32]
 8008008:	46ca      	mov	sl, r9
 800800a:	2b00      	cmp	r3, #0
 800800c:	f000 8100 	beq.w	8008210 <_dtoa_r+0xac8>
 8008010:	f1b8 0f00 	cmp.w	r8, #0
 8008014:	dd05      	ble.n	8008022 <_dtoa_r+0x8da>
 8008016:	4639      	mov	r1, r7
 8008018:	4642      	mov	r2, r8
 800801a:	4630      	mov	r0, r6
 800801c:	f000 ff20 	bl	8008e60 <__lshift>
 8008020:	4607      	mov	r7, r0
 8008022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008024:	2b00      	cmp	r3, #0
 8008026:	d05d      	beq.n	80080e4 <_dtoa_r+0x99c>
 8008028:	6879      	ldr	r1, [r7, #4]
 800802a:	4630      	mov	r0, r6
 800802c:	f000 fcbc 	bl	80089a8 <_Balloc>
 8008030:	4680      	mov	r8, r0
 8008032:	b928      	cbnz	r0, 8008040 <_dtoa_r+0x8f8>
 8008034:	4b82      	ldr	r3, [pc, #520]	; (8008240 <_dtoa_r+0xaf8>)
 8008036:	4602      	mov	r2, r0
 8008038:	f240 21ea 	movw	r1, #746	; 0x2ea
 800803c:	f7ff bb9a 	b.w	8007774 <_dtoa_r+0x2c>
 8008040:	693a      	ldr	r2, [r7, #16]
 8008042:	3202      	adds	r2, #2
 8008044:	0092      	lsls	r2, r2, #2
 8008046:	f107 010c 	add.w	r1, r7, #12
 800804a:	300c      	adds	r0, #12
 800804c:	f000 fc9e 	bl	800898c <memcpy>
 8008050:	2201      	movs	r2, #1
 8008052:	4641      	mov	r1, r8
 8008054:	4630      	mov	r0, r6
 8008056:	f000 ff03 	bl	8008e60 <__lshift>
 800805a:	9b00      	ldr	r3, [sp, #0]
 800805c:	3301      	adds	r3, #1
 800805e:	9305      	str	r3, [sp, #20]
 8008060:	9b00      	ldr	r3, [sp, #0]
 8008062:	4453      	add	r3, sl
 8008064:	9309      	str	r3, [sp, #36]	; 0x24
 8008066:	9b02      	ldr	r3, [sp, #8]
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	46b9      	mov	r9, r7
 800806e:	9308      	str	r3, [sp, #32]
 8008070:	4607      	mov	r7, r0
 8008072:	9b05      	ldr	r3, [sp, #20]
 8008074:	4621      	mov	r1, r4
 8008076:	3b01      	subs	r3, #1
 8008078:	4628      	mov	r0, r5
 800807a:	9302      	str	r3, [sp, #8]
 800807c:	f7ff fad8 	bl	8007630 <quorem>
 8008080:	4603      	mov	r3, r0
 8008082:	3330      	adds	r3, #48	; 0x30
 8008084:	9006      	str	r0, [sp, #24]
 8008086:	4649      	mov	r1, r9
 8008088:	4628      	mov	r0, r5
 800808a:	930a      	str	r3, [sp, #40]	; 0x28
 800808c:	f000 ff54 	bl	8008f38 <__mcmp>
 8008090:	463a      	mov	r2, r7
 8008092:	4682      	mov	sl, r0
 8008094:	4621      	mov	r1, r4
 8008096:	4630      	mov	r0, r6
 8008098:	f000 ff6a 	bl	8008f70 <__mdiff>
 800809c:	68c2      	ldr	r2, [r0, #12]
 800809e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080a0:	4680      	mov	r8, r0
 80080a2:	bb0a      	cbnz	r2, 80080e8 <_dtoa_r+0x9a0>
 80080a4:	4601      	mov	r1, r0
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 ff46 	bl	8008f38 <__mcmp>
 80080ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080ae:	4602      	mov	r2, r0
 80080b0:	4641      	mov	r1, r8
 80080b2:	4630      	mov	r0, r6
 80080b4:	920e      	str	r2, [sp, #56]	; 0x38
 80080b6:	930a      	str	r3, [sp, #40]	; 0x28
 80080b8:	f000 fcb6 	bl	8008a28 <_Bfree>
 80080bc:	9b07      	ldr	r3, [sp, #28]
 80080be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80080c0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80080c4:	ea43 0102 	orr.w	r1, r3, r2
 80080c8:	9b08      	ldr	r3, [sp, #32]
 80080ca:	430b      	orrs	r3, r1
 80080cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080ce:	d10d      	bne.n	80080ec <_dtoa_r+0x9a4>
 80080d0:	2b39      	cmp	r3, #57	; 0x39
 80080d2:	d029      	beq.n	8008128 <_dtoa_r+0x9e0>
 80080d4:	f1ba 0f00 	cmp.w	sl, #0
 80080d8:	dd01      	ble.n	80080de <_dtoa_r+0x996>
 80080da:	9b06      	ldr	r3, [sp, #24]
 80080dc:	3331      	adds	r3, #49	; 0x31
 80080de:	9a02      	ldr	r2, [sp, #8]
 80080e0:	7013      	strb	r3, [r2, #0]
 80080e2:	e774      	b.n	8007fce <_dtoa_r+0x886>
 80080e4:	4638      	mov	r0, r7
 80080e6:	e7b8      	b.n	800805a <_dtoa_r+0x912>
 80080e8:	2201      	movs	r2, #1
 80080ea:	e7e1      	b.n	80080b0 <_dtoa_r+0x968>
 80080ec:	f1ba 0f00 	cmp.w	sl, #0
 80080f0:	db06      	blt.n	8008100 <_dtoa_r+0x9b8>
 80080f2:	9907      	ldr	r1, [sp, #28]
 80080f4:	ea41 0a0a 	orr.w	sl, r1, sl
 80080f8:	9908      	ldr	r1, [sp, #32]
 80080fa:	ea5a 0101 	orrs.w	r1, sl, r1
 80080fe:	d120      	bne.n	8008142 <_dtoa_r+0x9fa>
 8008100:	2a00      	cmp	r2, #0
 8008102:	ddec      	ble.n	80080de <_dtoa_r+0x996>
 8008104:	4629      	mov	r1, r5
 8008106:	2201      	movs	r2, #1
 8008108:	4630      	mov	r0, r6
 800810a:	9305      	str	r3, [sp, #20]
 800810c:	f000 fea8 	bl	8008e60 <__lshift>
 8008110:	4621      	mov	r1, r4
 8008112:	4605      	mov	r5, r0
 8008114:	f000 ff10 	bl	8008f38 <__mcmp>
 8008118:	2800      	cmp	r0, #0
 800811a:	9b05      	ldr	r3, [sp, #20]
 800811c:	dc02      	bgt.n	8008124 <_dtoa_r+0x9dc>
 800811e:	d1de      	bne.n	80080de <_dtoa_r+0x996>
 8008120:	07da      	lsls	r2, r3, #31
 8008122:	d5dc      	bpl.n	80080de <_dtoa_r+0x996>
 8008124:	2b39      	cmp	r3, #57	; 0x39
 8008126:	d1d8      	bne.n	80080da <_dtoa_r+0x992>
 8008128:	9a02      	ldr	r2, [sp, #8]
 800812a:	2339      	movs	r3, #57	; 0x39
 800812c:	7013      	strb	r3, [r2, #0]
 800812e:	4643      	mov	r3, r8
 8008130:	4698      	mov	r8, r3
 8008132:	3b01      	subs	r3, #1
 8008134:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008138:	2a39      	cmp	r2, #57	; 0x39
 800813a:	d051      	beq.n	80081e0 <_dtoa_r+0xa98>
 800813c:	3201      	adds	r2, #1
 800813e:	701a      	strb	r2, [r3, #0]
 8008140:	e745      	b.n	8007fce <_dtoa_r+0x886>
 8008142:	2a00      	cmp	r2, #0
 8008144:	dd03      	ble.n	800814e <_dtoa_r+0xa06>
 8008146:	2b39      	cmp	r3, #57	; 0x39
 8008148:	d0ee      	beq.n	8008128 <_dtoa_r+0x9e0>
 800814a:	3301      	adds	r3, #1
 800814c:	e7c7      	b.n	80080de <_dtoa_r+0x996>
 800814e:	9a05      	ldr	r2, [sp, #20]
 8008150:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008152:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008156:	428a      	cmp	r2, r1
 8008158:	d02b      	beq.n	80081b2 <_dtoa_r+0xa6a>
 800815a:	4629      	mov	r1, r5
 800815c:	2300      	movs	r3, #0
 800815e:	220a      	movs	r2, #10
 8008160:	4630      	mov	r0, r6
 8008162:	f000 fc83 	bl	8008a6c <__multadd>
 8008166:	45b9      	cmp	r9, r7
 8008168:	4605      	mov	r5, r0
 800816a:	f04f 0300 	mov.w	r3, #0
 800816e:	f04f 020a 	mov.w	r2, #10
 8008172:	4649      	mov	r1, r9
 8008174:	4630      	mov	r0, r6
 8008176:	d107      	bne.n	8008188 <_dtoa_r+0xa40>
 8008178:	f000 fc78 	bl	8008a6c <__multadd>
 800817c:	4681      	mov	r9, r0
 800817e:	4607      	mov	r7, r0
 8008180:	9b05      	ldr	r3, [sp, #20]
 8008182:	3301      	adds	r3, #1
 8008184:	9305      	str	r3, [sp, #20]
 8008186:	e774      	b.n	8008072 <_dtoa_r+0x92a>
 8008188:	f000 fc70 	bl	8008a6c <__multadd>
 800818c:	4639      	mov	r1, r7
 800818e:	4681      	mov	r9, r0
 8008190:	2300      	movs	r3, #0
 8008192:	220a      	movs	r2, #10
 8008194:	4630      	mov	r0, r6
 8008196:	f000 fc69 	bl	8008a6c <__multadd>
 800819a:	4607      	mov	r7, r0
 800819c:	e7f0      	b.n	8008180 <_dtoa_r+0xa38>
 800819e:	f1ba 0f00 	cmp.w	sl, #0
 80081a2:	9a00      	ldr	r2, [sp, #0]
 80081a4:	bfcc      	ite	gt
 80081a6:	46d0      	movgt	r8, sl
 80081a8:	f04f 0801 	movle.w	r8, #1
 80081ac:	4490      	add	r8, r2
 80081ae:	f04f 0900 	mov.w	r9, #0
 80081b2:	4629      	mov	r1, r5
 80081b4:	2201      	movs	r2, #1
 80081b6:	4630      	mov	r0, r6
 80081b8:	9302      	str	r3, [sp, #8]
 80081ba:	f000 fe51 	bl	8008e60 <__lshift>
 80081be:	4621      	mov	r1, r4
 80081c0:	4605      	mov	r5, r0
 80081c2:	f000 feb9 	bl	8008f38 <__mcmp>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	dcb1      	bgt.n	800812e <_dtoa_r+0x9e6>
 80081ca:	d102      	bne.n	80081d2 <_dtoa_r+0xa8a>
 80081cc:	9b02      	ldr	r3, [sp, #8]
 80081ce:	07db      	lsls	r3, r3, #31
 80081d0:	d4ad      	bmi.n	800812e <_dtoa_r+0x9e6>
 80081d2:	4643      	mov	r3, r8
 80081d4:	4698      	mov	r8, r3
 80081d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081da:	2a30      	cmp	r2, #48	; 0x30
 80081dc:	d0fa      	beq.n	80081d4 <_dtoa_r+0xa8c>
 80081de:	e6f6      	b.n	8007fce <_dtoa_r+0x886>
 80081e0:	9a00      	ldr	r2, [sp, #0]
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d1a4      	bne.n	8008130 <_dtoa_r+0x9e8>
 80081e6:	f10b 0b01 	add.w	fp, fp, #1
 80081ea:	2331      	movs	r3, #49	; 0x31
 80081ec:	e778      	b.n	80080e0 <_dtoa_r+0x998>
 80081ee:	4b15      	ldr	r3, [pc, #84]	; (8008244 <_dtoa_r+0xafc>)
 80081f0:	f7ff bb12 	b.w	8007818 <_dtoa_r+0xd0>
 80081f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f47f aaee 	bne.w	80077d8 <_dtoa_r+0x90>
 80081fc:	4b12      	ldr	r3, [pc, #72]	; (8008248 <_dtoa_r+0xb00>)
 80081fe:	f7ff bb0b 	b.w	8007818 <_dtoa_r+0xd0>
 8008202:	f1ba 0f00 	cmp.w	sl, #0
 8008206:	dc03      	bgt.n	8008210 <_dtoa_r+0xac8>
 8008208:	9b07      	ldr	r3, [sp, #28]
 800820a:	2b02      	cmp	r3, #2
 800820c:	f73f aec7 	bgt.w	8007f9e <_dtoa_r+0x856>
 8008210:	f8dd 8000 	ldr.w	r8, [sp]
 8008214:	4621      	mov	r1, r4
 8008216:	4628      	mov	r0, r5
 8008218:	f7ff fa0a 	bl	8007630 <quorem>
 800821c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008220:	f808 3b01 	strb.w	r3, [r8], #1
 8008224:	9a00      	ldr	r2, [sp, #0]
 8008226:	eba8 0202 	sub.w	r2, r8, r2
 800822a:	4592      	cmp	sl, r2
 800822c:	ddb7      	ble.n	800819e <_dtoa_r+0xa56>
 800822e:	4629      	mov	r1, r5
 8008230:	2300      	movs	r3, #0
 8008232:	220a      	movs	r2, #10
 8008234:	4630      	mov	r0, r6
 8008236:	f000 fc19 	bl	8008a6c <__multadd>
 800823a:	4605      	mov	r5, r0
 800823c:	e7ea      	b.n	8008214 <_dtoa_r+0xacc>
 800823e:	bf00      	nop
 8008240:	0800b25c 	.word	0x0800b25c
 8008244:	0800b461 	.word	0x0800b461
 8008248:	0800b1d9 	.word	0x0800b1d9

0800824c <rshift>:
 800824c:	6903      	ldr	r3, [r0, #16]
 800824e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008252:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008256:	ea4f 1261 	mov.w	r2, r1, asr #5
 800825a:	f100 0414 	add.w	r4, r0, #20
 800825e:	dd45      	ble.n	80082ec <rshift+0xa0>
 8008260:	f011 011f 	ands.w	r1, r1, #31
 8008264:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008268:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800826c:	d10c      	bne.n	8008288 <rshift+0x3c>
 800826e:	f100 0710 	add.w	r7, r0, #16
 8008272:	4629      	mov	r1, r5
 8008274:	42b1      	cmp	r1, r6
 8008276:	d334      	bcc.n	80082e2 <rshift+0x96>
 8008278:	1a9b      	subs	r3, r3, r2
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	1eea      	subs	r2, r5, #3
 800827e:	4296      	cmp	r6, r2
 8008280:	bf38      	it	cc
 8008282:	2300      	movcc	r3, #0
 8008284:	4423      	add	r3, r4
 8008286:	e015      	b.n	80082b4 <rshift+0x68>
 8008288:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800828c:	f1c1 0820 	rsb	r8, r1, #32
 8008290:	40cf      	lsrs	r7, r1
 8008292:	f105 0e04 	add.w	lr, r5, #4
 8008296:	46a1      	mov	r9, r4
 8008298:	4576      	cmp	r6, lr
 800829a:	46f4      	mov	ip, lr
 800829c:	d815      	bhi.n	80082ca <rshift+0x7e>
 800829e:	1a9b      	subs	r3, r3, r2
 80082a0:	009a      	lsls	r2, r3, #2
 80082a2:	3a04      	subs	r2, #4
 80082a4:	3501      	adds	r5, #1
 80082a6:	42ae      	cmp	r6, r5
 80082a8:	bf38      	it	cc
 80082aa:	2200      	movcc	r2, #0
 80082ac:	18a3      	adds	r3, r4, r2
 80082ae:	50a7      	str	r7, [r4, r2]
 80082b0:	b107      	cbz	r7, 80082b4 <rshift+0x68>
 80082b2:	3304      	adds	r3, #4
 80082b4:	1b1a      	subs	r2, r3, r4
 80082b6:	42a3      	cmp	r3, r4
 80082b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80082bc:	bf08      	it	eq
 80082be:	2300      	moveq	r3, #0
 80082c0:	6102      	str	r2, [r0, #16]
 80082c2:	bf08      	it	eq
 80082c4:	6143      	streq	r3, [r0, #20]
 80082c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082ca:	f8dc c000 	ldr.w	ip, [ip]
 80082ce:	fa0c fc08 	lsl.w	ip, ip, r8
 80082d2:	ea4c 0707 	orr.w	r7, ip, r7
 80082d6:	f849 7b04 	str.w	r7, [r9], #4
 80082da:	f85e 7b04 	ldr.w	r7, [lr], #4
 80082de:	40cf      	lsrs	r7, r1
 80082e0:	e7da      	b.n	8008298 <rshift+0x4c>
 80082e2:	f851 cb04 	ldr.w	ip, [r1], #4
 80082e6:	f847 cf04 	str.w	ip, [r7, #4]!
 80082ea:	e7c3      	b.n	8008274 <rshift+0x28>
 80082ec:	4623      	mov	r3, r4
 80082ee:	e7e1      	b.n	80082b4 <rshift+0x68>

080082f0 <__hexdig_fun>:
 80082f0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80082f4:	2b09      	cmp	r3, #9
 80082f6:	d802      	bhi.n	80082fe <__hexdig_fun+0xe>
 80082f8:	3820      	subs	r0, #32
 80082fa:	b2c0      	uxtb	r0, r0
 80082fc:	4770      	bx	lr
 80082fe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008302:	2b05      	cmp	r3, #5
 8008304:	d801      	bhi.n	800830a <__hexdig_fun+0x1a>
 8008306:	3847      	subs	r0, #71	; 0x47
 8008308:	e7f7      	b.n	80082fa <__hexdig_fun+0xa>
 800830a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800830e:	2b05      	cmp	r3, #5
 8008310:	d801      	bhi.n	8008316 <__hexdig_fun+0x26>
 8008312:	3827      	subs	r0, #39	; 0x27
 8008314:	e7f1      	b.n	80082fa <__hexdig_fun+0xa>
 8008316:	2000      	movs	r0, #0
 8008318:	4770      	bx	lr
	...

0800831c <__gethex>:
 800831c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008320:	ed2d 8b02 	vpush	{d8}
 8008324:	b089      	sub	sp, #36	; 0x24
 8008326:	ee08 0a10 	vmov	s16, r0
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	4bbc      	ldr	r3, [pc, #752]	; (8008620 <__gethex+0x304>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	9301      	str	r3, [sp, #4]
 8008332:	4618      	mov	r0, r3
 8008334:	468b      	mov	fp, r1
 8008336:	4690      	mov	r8, r2
 8008338:	f7f7 ff82 	bl	8000240 <strlen>
 800833c:	9b01      	ldr	r3, [sp, #4]
 800833e:	f8db 2000 	ldr.w	r2, [fp]
 8008342:	4403      	add	r3, r0
 8008344:	4682      	mov	sl, r0
 8008346:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800834a:	9305      	str	r3, [sp, #20]
 800834c:	1c93      	adds	r3, r2, #2
 800834e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008352:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008356:	32fe      	adds	r2, #254	; 0xfe
 8008358:	18d1      	adds	r1, r2, r3
 800835a:	461f      	mov	r7, r3
 800835c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008360:	9100      	str	r1, [sp, #0]
 8008362:	2830      	cmp	r0, #48	; 0x30
 8008364:	d0f8      	beq.n	8008358 <__gethex+0x3c>
 8008366:	f7ff ffc3 	bl	80082f0 <__hexdig_fun>
 800836a:	4604      	mov	r4, r0
 800836c:	2800      	cmp	r0, #0
 800836e:	d13a      	bne.n	80083e6 <__gethex+0xca>
 8008370:	9901      	ldr	r1, [sp, #4]
 8008372:	4652      	mov	r2, sl
 8008374:	4638      	mov	r0, r7
 8008376:	f7fe fa98 	bl	80068aa <strncmp>
 800837a:	4605      	mov	r5, r0
 800837c:	2800      	cmp	r0, #0
 800837e:	d168      	bne.n	8008452 <__gethex+0x136>
 8008380:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008384:	eb07 060a 	add.w	r6, r7, sl
 8008388:	f7ff ffb2 	bl	80082f0 <__hexdig_fun>
 800838c:	2800      	cmp	r0, #0
 800838e:	d062      	beq.n	8008456 <__gethex+0x13a>
 8008390:	4633      	mov	r3, r6
 8008392:	7818      	ldrb	r0, [r3, #0]
 8008394:	2830      	cmp	r0, #48	; 0x30
 8008396:	461f      	mov	r7, r3
 8008398:	f103 0301 	add.w	r3, r3, #1
 800839c:	d0f9      	beq.n	8008392 <__gethex+0x76>
 800839e:	f7ff ffa7 	bl	80082f0 <__hexdig_fun>
 80083a2:	2301      	movs	r3, #1
 80083a4:	fab0 f480 	clz	r4, r0
 80083a8:	0964      	lsrs	r4, r4, #5
 80083aa:	4635      	mov	r5, r6
 80083ac:	9300      	str	r3, [sp, #0]
 80083ae:	463a      	mov	r2, r7
 80083b0:	4616      	mov	r6, r2
 80083b2:	3201      	adds	r2, #1
 80083b4:	7830      	ldrb	r0, [r6, #0]
 80083b6:	f7ff ff9b 	bl	80082f0 <__hexdig_fun>
 80083ba:	2800      	cmp	r0, #0
 80083bc:	d1f8      	bne.n	80083b0 <__gethex+0x94>
 80083be:	9901      	ldr	r1, [sp, #4]
 80083c0:	4652      	mov	r2, sl
 80083c2:	4630      	mov	r0, r6
 80083c4:	f7fe fa71 	bl	80068aa <strncmp>
 80083c8:	b980      	cbnz	r0, 80083ec <__gethex+0xd0>
 80083ca:	b94d      	cbnz	r5, 80083e0 <__gethex+0xc4>
 80083cc:	eb06 050a 	add.w	r5, r6, sl
 80083d0:	462a      	mov	r2, r5
 80083d2:	4616      	mov	r6, r2
 80083d4:	3201      	adds	r2, #1
 80083d6:	7830      	ldrb	r0, [r6, #0]
 80083d8:	f7ff ff8a 	bl	80082f0 <__hexdig_fun>
 80083dc:	2800      	cmp	r0, #0
 80083de:	d1f8      	bne.n	80083d2 <__gethex+0xb6>
 80083e0:	1bad      	subs	r5, r5, r6
 80083e2:	00ad      	lsls	r5, r5, #2
 80083e4:	e004      	b.n	80083f0 <__gethex+0xd4>
 80083e6:	2400      	movs	r4, #0
 80083e8:	4625      	mov	r5, r4
 80083ea:	e7e0      	b.n	80083ae <__gethex+0x92>
 80083ec:	2d00      	cmp	r5, #0
 80083ee:	d1f7      	bne.n	80083e0 <__gethex+0xc4>
 80083f0:	7833      	ldrb	r3, [r6, #0]
 80083f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80083f6:	2b50      	cmp	r3, #80	; 0x50
 80083f8:	d13b      	bne.n	8008472 <__gethex+0x156>
 80083fa:	7873      	ldrb	r3, [r6, #1]
 80083fc:	2b2b      	cmp	r3, #43	; 0x2b
 80083fe:	d02c      	beq.n	800845a <__gethex+0x13e>
 8008400:	2b2d      	cmp	r3, #45	; 0x2d
 8008402:	d02e      	beq.n	8008462 <__gethex+0x146>
 8008404:	1c71      	adds	r1, r6, #1
 8008406:	f04f 0900 	mov.w	r9, #0
 800840a:	7808      	ldrb	r0, [r1, #0]
 800840c:	f7ff ff70 	bl	80082f0 <__hexdig_fun>
 8008410:	1e43      	subs	r3, r0, #1
 8008412:	b2db      	uxtb	r3, r3
 8008414:	2b18      	cmp	r3, #24
 8008416:	d82c      	bhi.n	8008472 <__gethex+0x156>
 8008418:	f1a0 0210 	sub.w	r2, r0, #16
 800841c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008420:	f7ff ff66 	bl	80082f0 <__hexdig_fun>
 8008424:	1e43      	subs	r3, r0, #1
 8008426:	b2db      	uxtb	r3, r3
 8008428:	2b18      	cmp	r3, #24
 800842a:	d91d      	bls.n	8008468 <__gethex+0x14c>
 800842c:	f1b9 0f00 	cmp.w	r9, #0
 8008430:	d000      	beq.n	8008434 <__gethex+0x118>
 8008432:	4252      	negs	r2, r2
 8008434:	4415      	add	r5, r2
 8008436:	f8cb 1000 	str.w	r1, [fp]
 800843a:	b1e4      	cbz	r4, 8008476 <__gethex+0x15a>
 800843c:	9b00      	ldr	r3, [sp, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	bf14      	ite	ne
 8008442:	2700      	movne	r7, #0
 8008444:	2706      	moveq	r7, #6
 8008446:	4638      	mov	r0, r7
 8008448:	b009      	add	sp, #36	; 0x24
 800844a:	ecbd 8b02 	vpop	{d8}
 800844e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008452:	463e      	mov	r6, r7
 8008454:	4625      	mov	r5, r4
 8008456:	2401      	movs	r4, #1
 8008458:	e7ca      	b.n	80083f0 <__gethex+0xd4>
 800845a:	f04f 0900 	mov.w	r9, #0
 800845e:	1cb1      	adds	r1, r6, #2
 8008460:	e7d3      	b.n	800840a <__gethex+0xee>
 8008462:	f04f 0901 	mov.w	r9, #1
 8008466:	e7fa      	b.n	800845e <__gethex+0x142>
 8008468:	230a      	movs	r3, #10
 800846a:	fb03 0202 	mla	r2, r3, r2, r0
 800846e:	3a10      	subs	r2, #16
 8008470:	e7d4      	b.n	800841c <__gethex+0x100>
 8008472:	4631      	mov	r1, r6
 8008474:	e7df      	b.n	8008436 <__gethex+0x11a>
 8008476:	1bf3      	subs	r3, r6, r7
 8008478:	3b01      	subs	r3, #1
 800847a:	4621      	mov	r1, r4
 800847c:	2b07      	cmp	r3, #7
 800847e:	dc0b      	bgt.n	8008498 <__gethex+0x17c>
 8008480:	ee18 0a10 	vmov	r0, s16
 8008484:	f000 fa90 	bl	80089a8 <_Balloc>
 8008488:	4604      	mov	r4, r0
 800848a:	b940      	cbnz	r0, 800849e <__gethex+0x182>
 800848c:	4b65      	ldr	r3, [pc, #404]	; (8008624 <__gethex+0x308>)
 800848e:	4602      	mov	r2, r0
 8008490:	21de      	movs	r1, #222	; 0xde
 8008492:	4865      	ldr	r0, [pc, #404]	; (8008628 <__gethex+0x30c>)
 8008494:	f001 fda4 	bl	8009fe0 <__assert_func>
 8008498:	3101      	adds	r1, #1
 800849a:	105b      	asrs	r3, r3, #1
 800849c:	e7ee      	b.n	800847c <__gethex+0x160>
 800849e:	f100 0914 	add.w	r9, r0, #20
 80084a2:	f04f 0b00 	mov.w	fp, #0
 80084a6:	f1ca 0301 	rsb	r3, sl, #1
 80084aa:	f8cd 9008 	str.w	r9, [sp, #8]
 80084ae:	f8cd b000 	str.w	fp, [sp]
 80084b2:	9306      	str	r3, [sp, #24]
 80084b4:	42b7      	cmp	r7, r6
 80084b6:	d340      	bcc.n	800853a <__gethex+0x21e>
 80084b8:	9802      	ldr	r0, [sp, #8]
 80084ba:	9b00      	ldr	r3, [sp, #0]
 80084bc:	f840 3b04 	str.w	r3, [r0], #4
 80084c0:	eba0 0009 	sub.w	r0, r0, r9
 80084c4:	1080      	asrs	r0, r0, #2
 80084c6:	0146      	lsls	r6, r0, #5
 80084c8:	6120      	str	r0, [r4, #16]
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 fb62 	bl	8008b94 <__hi0bits>
 80084d0:	1a30      	subs	r0, r6, r0
 80084d2:	f8d8 6000 	ldr.w	r6, [r8]
 80084d6:	42b0      	cmp	r0, r6
 80084d8:	dd63      	ble.n	80085a2 <__gethex+0x286>
 80084da:	1b87      	subs	r7, r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	4620      	mov	r0, r4
 80084e0:	f000 fefd 	bl	80092de <__any_on>
 80084e4:	4682      	mov	sl, r0
 80084e6:	b1a8      	cbz	r0, 8008514 <__gethex+0x1f8>
 80084e8:	1e7b      	subs	r3, r7, #1
 80084ea:	1159      	asrs	r1, r3, #5
 80084ec:	f003 021f 	and.w	r2, r3, #31
 80084f0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80084f4:	f04f 0a01 	mov.w	sl, #1
 80084f8:	fa0a f202 	lsl.w	r2, sl, r2
 80084fc:	420a      	tst	r2, r1
 80084fe:	d009      	beq.n	8008514 <__gethex+0x1f8>
 8008500:	4553      	cmp	r3, sl
 8008502:	dd05      	ble.n	8008510 <__gethex+0x1f4>
 8008504:	1eb9      	subs	r1, r7, #2
 8008506:	4620      	mov	r0, r4
 8008508:	f000 fee9 	bl	80092de <__any_on>
 800850c:	2800      	cmp	r0, #0
 800850e:	d145      	bne.n	800859c <__gethex+0x280>
 8008510:	f04f 0a02 	mov.w	sl, #2
 8008514:	4639      	mov	r1, r7
 8008516:	4620      	mov	r0, r4
 8008518:	f7ff fe98 	bl	800824c <rshift>
 800851c:	443d      	add	r5, r7
 800851e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008522:	42ab      	cmp	r3, r5
 8008524:	da4c      	bge.n	80085c0 <__gethex+0x2a4>
 8008526:	ee18 0a10 	vmov	r0, s16
 800852a:	4621      	mov	r1, r4
 800852c:	f000 fa7c 	bl	8008a28 <_Bfree>
 8008530:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008532:	2300      	movs	r3, #0
 8008534:	6013      	str	r3, [r2, #0]
 8008536:	27a3      	movs	r7, #163	; 0xa3
 8008538:	e785      	b.n	8008446 <__gethex+0x12a>
 800853a:	1e73      	subs	r3, r6, #1
 800853c:	9a05      	ldr	r2, [sp, #20]
 800853e:	9303      	str	r3, [sp, #12]
 8008540:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008544:	4293      	cmp	r3, r2
 8008546:	d019      	beq.n	800857c <__gethex+0x260>
 8008548:	f1bb 0f20 	cmp.w	fp, #32
 800854c:	d107      	bne.n	800855e <__gethex+0x242>
 800854e:	9b02      	ldr	r3, [sp, #8]
 8008550:	9a00      	ldr	r2, [sp, #0]
 8008552:	f843 2b04 	str.w	r2, [r3], #4
 8008556:	9302      	str	r3, [sp, #8]
 8008558:	2300      	movs	r3, #0
 800855a:	9300      	str	r3, [sp, #0]
 800855c:	469b      	mov	fp, r3
 800855e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008562:	f7ff fec5 	bl	80082f0 <__hexdig_fun>
 8008566:	9b00      	ldr	r3, [sp, #0]
 8008568:	f000 000f 	and.w	r0, r0, #15
 800856c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008570:	4303      	orrs	r3, r0
 8008572:	9300      	str	r3, [sp, #0]
 8008574:	f10b 0b04 	add.w	fp, fp, #4
 8008578:	9b03      	ldr	r3, [sp, #12]
 800857a:	e00d      	b.n	8008598 <__gethex+0x27c>
 800857c:	9b03      	ldr	r3, [sp, #12]
 800857e:	9a06      	ldr	r2, [sp, #24]
 8008580:	4413      	add	r3, r2
 8008582:	42bb      	cmp	r3, r7
 8008584:	d3e0      	bcc.n	8008548 <__gethex+0x22c>
 8008586:	4618      	mov	r0, r3
 8008588:	9901      	ldr	r1, [sp, #4]
 800858a:	9307      	str	r3, [sp, #28]
 800858c:	4652      	mov	r2, sl
 800858e:	f7fe f98c 	bl	80068aa <strncmp>
 8008592:	9b07      	ldr	r3, [sp, #28]
 8008594:	2800      	cmp	r0, #0
 8008596:	d1d7      	bne.n	8008548 <__gethex+0x22c>
 8008598:	461e      	mov	r6, r3
 800859a:	e78b      	b.n	80084b4 <__gethex+0x198>
 800859c:	f04f 0a03 	mov.w	sl, #3
 80085a0:	e7b8      	b.n	8008514 <__gethex+0x1f8>
 80085a2:	da0a      	bge.n	80085ba <__gethex+0x29e>
 80085a4:	1a37      	subs	r7, r6, r0
 80085a6:	4621      	mov	r1, r4
 80085a8:	ee18 0a10 	vmov	r0, s16
 80085ac:	463a      	mov	r2, r7
 80085ae:	f000 fc57 	bl	8008e60 <__lshift>
 80085b2:	1bed      	subs	r5, r5, r7
 80085b4:	4604      	mov	r4, r0
 80085b6:	f100 0914 	add.w	r9, r0, #20
 80085ba:	f04f 0a00 	mov.w	sl, #0
 80085be:	e7ae      	b.n	800851e <__gethex+0x202>
 80085c0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80085c4:	42a8      	cmp	r0, r5
 80085c6:	dd72      	ble.n	80086ae <__gethex+0x392>
 80085c8:	1b45      	subs	r5, r0, r5
 80085ca:	42ae      	cmp	r6, r5
 80085cc:	dc36      	bgt.n	800863c <__gethex+0x320>
 80085ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80085d2:	2b02      	cmp	r3, #2
 80085d4:	d02a      	beq.n	800862c <__gethex+0x310>
 80085d6:	2b03      	cmp	r3, #3
 80085d8:	d02c      	beq.n	8008634 <__gethex+0x318>
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d115      	bne.n	800860a <__gethex+0x2ee>
 80085de:	42ae      	cmp	r6, r5
 80085e0:	d113      	bne.n	800860a <__gethex+0x2ee>
 80085e2:	2e01      	cmp	r6, #1
 80085e4:	d10b      	bne.n	80085fe <__gethex+0x2e2>
 80085e6:	9a04      	ldr	r2, [sp, #16]
 80085e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80085ec:	6013      	str	r3, [r2, #0]
 80085ee:	2301      	movs	r3, #1
 80085f0:	6123      	str	r3, [r4, #16]
 80085f2:	f8c9 3000 	str.w	r3, [r9]
 80085f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80085f8:	2762      	movs	r7, #98	; 0x62
 80085fa:	601c      	str	r4, [r3, #0]
 80085fc:	e723      	b.n	8008446 <__gethex+0x12a>
 80085fe:	1e71      	subs	r1, r6, #1
 8008600:	4620      	mov	r0, r4
 8008602:	f000 fe6c 	bl	80092de <__any_on>
 8008606:	2800      	cmp	r0, #0
 8008608:	d1ed      	bne.n	80085e6 <__gethex+0x2ca>
 800860a:	ee18 0a10 	vmov	r0, s16
 800860e:	4621      	mov	r1, r4
 8008610:	f000 fa0a 	bl	8008a28 <_Bfree>
 8008614:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008616:	2300      	movs	r3, #0
 8008618:	6013      	str	r3, [r2, #0]
 800861a:	2750      	movs	r7, #80	; 0x50
 800861c:	e713      	b.n	8008446 <__gethex+0x12a>
 800861e:	bf00      	nop
 8008620:	0800b2d8 	.word	0x0800b2d8
 8008624:	0800b25c 	.word	0x0800b25c
 8008628:	0800b26d 	.word	0x0800b26d
 800862c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1eb      	bne.n	800860a <__gethex+0x2ee>
 8008632:	e7d8      	b.n	80085e6 <__gethex+0x2ca>
 8008634:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1d5      	bne.n	80085e6 <__gethex+0x2ca>
 800863a:	e7e6      	b.n	800860a <__gethex+0x2ee>
 800863c:	1e6f      	subs	r7, r5, #1
 800863e:	f1ba 0f00 	cmp.w	sl, #0
 8008642:	d131      	bne.n	80086a8 <__gethex+0x38c>
 8008644:	b127      	cbz	r7, 8008650 <__gethex+0x334>
 8008646:	4639      	mov	r1, r7
 8008648:	4620      	mov	r0, r4
 800864a:	f000 fe48 	bl	80092de <__any_on>
 800864e:	4682      	mov	sl, r0
 8008650:	117b      	asrs	r3, r7, #5
 8008652:	2101      	movs	r1, #1
 8008654:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008658:	f007 071f 	and.w	r7, r7, #31
 800865c:	fa01 f707 	lsl.w	r7, r1, r7
 8008660:	421f      	tst	r7, r3
 8008662:	4629      	mov	r1, r5
 8008664:	4620      	mov	r0, r4
 8008666:	bf18      	it	ne
 8008668:	f04a 0a02 	orrne.w	sl, sl, #2
 800866c:	1b76      	subs	r6, r6, r5
 800866e:	f7ff fded 	bl	800824c <rshift>
 8008672:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008676:	2702      	movs	r7, #2
 8008678:	f1ba 0f00 	cmp.w	sl, #0
 800867c:	d048      	beq.n	8008710 <__gethex+0x3f4>
 800867e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008682:	2b02      	cmp	r3, #2
 8008684:	d015      	beq.n	80086b2 <__gethex+0x396>
 8008686:	2b03      	cmp	r3, #3
 8008688:	d017      	beq.n	80086ba <__gethex+0x39e>
 800868a:	2b01      	cmp	r3, #1
 800868c:	d109      	bne.n	80086a2 <__gethex+0x386>
 800868e:	f01a 0f02 	tst.w	sl, #2
 8008692:	d006      	beq.n	80086a2 <__gethex+0x386>
 8008694:	f8d9 0000 	ldr.w	r0, [r9]
 8008698:	ea4a 0a00 	orr.w	sl, sl, r0
 800869c:	f01a 0f01 	tst.w	sl, #1
 80086a0:	d10e      	bne.n	80086c0 <__gethex+0x3a4>
 80086a2:	f047 0710 	orr.w	r7, r7, #16
 80086a6:	e033      	b.n	8008710 <__gethex+0x3f4>
 80086a8:	f04f 0a01 	mov.w	sl, #1
 80086ac:	e7d0      	b.n	8008650 <__gethex+0x334>
 80086ae:	2701      	movs	r7, #1
 80086b0:	e7e2      	b.n	8008678 <__gethex+0x35c>
 80086b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086b4:	f1c3 0301 	rsb	r3, r3, #1
 80086b8:	9315      	str	r3, [sp, #84]	; 0x54
 80086ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d0f0      	beq.n	80086a2 <__gethex+0x386>
 80086c0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80086c4:	f104 0314 	add.w	r3, r4, #20
 80086c8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80086cc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80086d0:	f04f 0c00 	mov.w	ip, #0
 80086d4:	4618      	mov	r0, r3
 80086d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086da:	f1b2 3fff 	cmp.w	r2, #4294967295
 80086de:	d01c      	beq.n	800871a <__gethex+0x3fe>
 80086e0:	3201      	adds	r2, #1
 80086e2:	6002      	str	r2, [r0, #0]
 80086e4:	2f02      	cmp	r7, #2
 80086e6:	f104 0314 	add.w	r3, r4, #20
 80086ea:	d13f      	bne.n	800876c <__gethex+0x450>
 80086ec:	f8d8 2000 	ldr.w	r2, [r8]
 80086f0:	3a01      	subs	r2, #1
 80086f2:	42b2      	cmp	r2, r6
 80086f4:	d10a      	bne.n	800870c <__gethex+0x3f0>
 80086f6:	1171      	asrs	r1, r6, #5
 80086f8:	2201      	movs	r2, #1
 80086fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80086fe:	f006 061f 	and.w	r6, r6, #31
 8008702:	fa02 f606 	lsl.w	r6, r2, r6
 8008706:	421e      	tst	r6, r3
 8008708:	bf18      	it	ne
 800870a:	4617      	movne	r7, r2
 800870c:	f047 0720 	orr.w	r7, r7, #32
 8008710:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008712:	601c      	str	r4, [r3, #0]
 8008714:	9b04      	ldr	r3, [sp, #16]
 8008716:	601d      	str	r5, [r3, #0]
 8008718:	e695      	b.n	8008446 <__gethex+0x12a>
 800871a:	4299      	cmp	r1, r3
 800871c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008720:	d8d8      	bhi.n	80086d4 <__gethex+0x3b8>
 8008722:	68a3      	ldr	r3, [r4, #8]
 8008724:	459b      	cmp	fp, r3
 8008726:	db19      	blt.n	800875c <__gethex+0x440>
 8008728:	6861      	ldr	r1, [r4, #4]
 800872a:	ee18 0a10 	vmov	r0, s16
 800872e:	3101      	adds	r1, #1
 8008730:	f000 f93a 	bl	80089a8 <_Balloc>
 8008734:	4681      	mov	r9, r0
 8008736:	b918      	cbnz	r0, 8008740 <__gethex+0x424>
 8008738:	4b1a      	ldr	r3, [pc, #104]	; (80087a4 <__gethex+0x488>)
 800873a:	4602      	mov	r2, r0
 800873c:	2184      	movs	r1, #132	; 0x84
 800873e:	e6a8      	b.n	8008492 <__gethex+0x176>
 8008740:	6922      	ldr	r2, [r4, #16]
 8008742:	3202      	adds	r2, #2
 8008744:	f104 010c 	add.w	r1, r4, #12
 8008748:	0092      	lsls	r2, r2, #2
 800874a:	300c      	adds	r0, #12
 800874c:	f000 f91e 	bl	800898c <memcpy>
 8008750:	4621      	mov	r1, r4
 8008752:	ee18 0a10 	vmov	r0, s16
 8008756:	f000 f967 	bl	8008a28 <_Bfree>
 800875a:	464c      	mov	r4, r9
 800875c:	6923      	ldr	r3, [r4, #16]
 800875e:	1c5a      	adds	r2, r3, #1
 8008760:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008764:	6122      	str	r2, [r4, #16]
 8008766:	2201      	movs	r2, #1
 8008768:	615a      	str	r2, [r3, #20]
 800876a:	e7bb      	b.n	80086e4 <__gethex+0x3c8>
 800876c:	6922      	ldr	r2, [r4, #16]
 800876e:	455a      	cmp	r2, fp
 8008770:	dd0b      	ble.n	800878a <__gethex+0x46e>
 8008772:	2101      	movs	r1, #1
 8008774:	4620      	mov	r0, r4
 8008776:	f7ff fd69 	bl	800824c <rshift>
 800877a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800877e:	3501      	adds	r5, #1
 8008780:	42ab      	cmp	r3, r5
 8008782:	f6ff aed0 	blt.w	8008526 <__gethex+0x20a>
 8008786:	2701      	movs	r7, #1
 8008788:	e7c0      	b.n	800870c <__gethex+0x3f0>
 800878a:	f016 061f 	ands.w	r6, r6, #31
 800878e:	d0fa      	beq.n	8008786 <__gethex+0x46a>
 8008790:	449a      	add	sl, r3
 8008792:	f1c6 0620 	rsb	r6, r6, #32
 8008796:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800879a:	f000 f9fb 	bl	8008b94 <__hi0bits>
 800879e:	42b0      	cmp	r0, r6
 80087a0:	dbe7      	blt.n	8008772 <__gethex+0x456>
 80087a2:	e7f0      	b.n	8008786 <__gethex+0x46a>
 80087a4:	0800b25c 	.word	0x0800b25c

080087a8 <L_shift>:
 80087a8:	f1c2 0208 	rsb	r2, r2, #8
 80087ac:	0092      	lsls	r2, r2, #2
 80087ae:	b570      	push	{r4, r5, r6, lr}
 80087b0:	f1c2 0620 	rsb	r6, r2, #32
 80087b4:	6843      	ldr	r3, [r0, #4]
 80087b6:	6804      	ldr	r4, [r0, #0]
 80087b8:	fa03 f506 	lsl.w	r5, r3, r6
 80087bc:	432c      	orrs	r4, r5
 80087be:	40d3      	lsrs	r3, r2
 80087c0:	6004      	str	r4, [r0, #0]
 80087c2:	f840 3f04 	str.w	r3, [r0, #4]!
 80087c6:	4288      	cmp	r0, r1
 80087c8:	d3f4      	bcc.n	80087b4 <L_shift+0xc>
 80087ca:	bd70      	pop	{r4, r5, r6, pc}

080087cc <__match>:
 80087cc:	b530      	push	{r4, r5, lr}
 80087ce:	6803      	ldr	r3, [r0, #0]
 80087d0:	3301      	adds	r3, #1
 80087d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087d6:	b914      	cbnz	r4, 80087de <__match+0x12>
 80087d8:	6003      	str	r3, [r0, #0]
 80087da:	2001      	movs	r0, #1
 80087dc:	bd30      	pop	{r4, r5, pc}
 80087de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087e2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80087e6:	2d19      	cmp	r5, #25
 80087e8:	bf98      	it	ls
 80087ea:	3220      	addls	r2, #32
 80087ec:	42a2      	cmp	r2, r4
 80087ee:	d0f0      	beq.n	80087d2 <__match+0x6>
 80087f0:	2000      	movs	r0, #0
 80087f2:	e7f3      	b.n	80087dc <__match+0x10>

080087f4 <__hexnan>:
 80087f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087f8:	680b      	ldr	r3, [r1, #0]
 80087fa:	6801      	ldr	r1, [r0, #0]
 80087fc:	115e      	asrs	r6, r3, #5
 80087fe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008802:	f013 031f 	ands.w	r3, r3, #31
 8008806:	b087      	sub	sp, #28
 8008808:	bf18      	it	ne
 800880a:	3604      	addne	r6, #4
 800880c:	2500      	movs	r5, #0
 800880e:	1f37      	subs	r7, r6, #4
 8008810:	4682      	mov	sl, r0
 8008812:	4690      	mov	r8, r2
 8008814:	9301      	str	r3, [sp, #4]
 8008816:	f846 5c04 	str.w	r5, [r6, #-4]
 800881a:	46b9      	mov	r9, r7
 800881c:	463c      	mov	r4, r7
 800881e:	9502      	str	r5, [sp, #8]
 8008820:	46ab      	mov	fp, r5
 8008822:	784a      	ldrb	r2, [r1, #1]
 8008824:	1c4b      	adds	r3, r1, #1
 8008826:	9303      	str	r3, [sp, #12]
 8008828:	b342      	cbz	r2, 800887c <__hexnan+0x88>
 800882a:	4610      	mov	r0, r2
 800882c:	9105      	str	r1, [sp, #20]
 800882e:	9204      	str	r2, [sp, #16]
 8008830:	f7ff fd5e 	bl	80082f0 <__hexdig_fun>
 8008834:	2800      	cmp	r0, #0
 8008836:	d14f      	bne.n	80088d8 <__hexnan+0xe4>
 8008838:	9a04      	ldr	r2, [sp, #16]
 800883a:	9905      	ldr	r1, [sp, #20]
 800883c:	2a20      	cmp	r2, #32
 800883e:	d818      	bhi.n	8008872 <__hexnan+0x7e>
 8008840:	9b02      	ldr	r3, [sp, #8]
 8008842:	459b      	cmp	fp, r3
 8008844:	dd13      	ble.n	800886e <__hexnan+0x7a>
 8008846:	454c      	cmp	r4, r9
 8008848:	d206      	bcs.n	8008858 <__hexnan+0x64>
 800884a:	2d07      	cmp	r5, #7
 800884c:	dc04      	bgt.n	8008858 <__hexnan+0x64>
 800884e:	462a      	mov	r2, r5
 8008850:	4649      	mov	r1, r9
 8008852:	4620      	mov	r0, r4
 8008854:	f7ff ffa8 	bl	80087a8 <L_shift>
 8008858:	4544      	cmp	r4, r8
 800885a:	d950      	bls.n	80088fe <__hexnan+0x10a>
 800885c:	2300      	movs	r3, #0
 800885e:	f1a4 0904 	sub.w	r9, r4, #4
 8008862:	f844 3c04 	str.w	r3, [r4, #-4]
 8008866:	f8cd b008 	str.w	fp, [sp, #8]
 800886a:	464c      	mov	r4, r9
 800886c:	461d      	mov	r5, r3
 800886e:	9903      	ldr	r1, [sp, #12]
 8008870:	e7d7      	b.n	8008822 <__hexnan+0x2e>
 8008872:	2a29      	cmp	r2, #41	; 0x29
 8008874:	d156      	bne.n	8008924 <__hexnan+0x130>
 8008876:	3102      	adds	r1, #2
 8008878:	f8ca 1000 	str.w	r1, [sl]
 800887c:	f1bb 0f00 	cmp.w	fp, #0
 8008880:	d050      	beq.n	8008924 <__hexnan+0x130>
 8008882:	454c      	cmp	r4, r9
 8008884:	d206      	bcs.n	8008894 <__hexnan+0xa0>
 8008886:	2d07      	cmp	r5, #7
 8008888:	dc04      	bgt.n	8008894 <__hexnan+0xa0>
 800888a:	462a      	mov	r2, r5
 800888c:	4649      	mov	r1, r9
 800888e:	4620      	mov	r0, r4
 8008890:	f7ff ff8a 	bl	80087a8 <L_shift>
 8008894:	4544      	cmp	r4, r8
 8008896:	d934      	bls.n	8008902 <__hexnan+0x10e>
 8008898:	f1a8 0204 	sub.w	r2, r8, #4
 800889c:	4623      	mov	r3, r4
 800889e:	f853 1b04 	ldr.w	r1, [r3], #4
 80088a2:	f842 1f04 	str.w	r1, [r2, #4]!
 80088a6:	429f      	cmp	r7, r3
 80088a8:	d2f9      	bcs.n	800889e <__hexnan+0xaa>
 80088aa:	1b3b      	subs	r3, r7, r4
 80088ac:	f023 0303 	bic.w	r3, r3, #3
 80088b0:	3304      	adds	r3, #4
 80088b2:	3401      	adds	r4, #1
 80088b4:	3e03      	subs	r6, #3
 80088b6:	42b4      	cmp	r4, r6
 80088b8:	bf88      	it	hi
 80088ba:	2304      	movhi	r3, #4
 80088bc:	4443      	add	r3, r8
 80088be:	2200      	movs	r2, #0
 80088c0:	f843 2b04 	str.w	r2, [r3], #4
 80088c4:	429f      	cmp	r7, r3
 80088c6:	d2fb      	bcs.n	80088c0 <__hexnan+0xcc>
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	b91b      	cbnz	r3, 80088d4 <__hexnan+0xe0>
 80088cc:	4547      	cmp	r7, r8
 80088ce:	d127      	bne.n	8008920 <__hexnan+0x12c>
 80088d0:	2301      	movs	r3, #1
 80088d2:	603b      	str	r3, [r7, #0]
 80088d4:	2005      	movs	r0, #5
 80088d6:	e026      	b.n	8008926 <__hexnan+0x132>
 80088d8:	3501      	adds	r5, #1
 80088da:	2d08      	cmp	r5, #8
 80088dc:	f10b 0b01 	add.w	fp, fp, #1
 80088e0:	dd06      	ble.n	80088f0 <__hexnan+0xfc>
 80088e2:	4544      	cmp	r4, r8
 80088e4:	d9c3      	bls.n	800886e <__hexnan+0x7a>
 80088e6:	2300      	movs	r3, #0
 80088e8:	f844 3c04 	str.w	r3, [r4, #-4]
 80088ec:	2501      	movs	r5, #1
 80088ee:	3c04      	subs	r4, #4
 80088f0:	6822      	ldr	r2, [r4, #0]
 80088f2:	f000 000f 	and.w	r0, r0, #15
 80088f6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80088fa:	6022      	str	r2, [r4, #0]
 80088fc:	e7b7      	b.n	800886e <__hexnan+0x7a>
 80088fe:	2508      	movs	r5, #8
 8008900:	e7b5      	b.n	800886e <__hexnan+0x7a>
 8008902:	9b01      	ldr	r3, [sp, #4]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d0df      	beq.n	80088c8 <__hexnan+0xd4>
 8008908:	f04f 32ff 	mov.w	r2, #4294967295
 800890c:	f1c3 0320 	rsb	r3, r3, #32
 8008910:	fa22 f303 	lsr.w	r3, r2, r3
 8008914:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008918:	401a      	ands	r2, r3
 800891a:	f846 2c04 	str.w	r2, [r6, #-4]
 800891e:	e7d3      	b.n	80088c8 <__hexnan+0xd4>
 8008920:	3f04      	subs	r7, #4
 8008922:	e7d1      	b.n	80088c8 <__hexnan+0xd4>
 8008924:	2004      	movs	r0, #4
 8008926:	b007      	add	sp, #28
 8008928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800892c <_localeconv_r>:
 800892c:	4800      	ldr	r0, [pc, #0]	; (8008930 <_localeconv_r+0x4>)
 800892e:	4770      	bx	lr
 8008930:	20000190 	.word	0x20000190

08008934 <_lseek_r>:
 8008934:	b538      	push	{r3, r4, r5, lr}
 8008936:	4d07      	ldr	r5, [pc, #28]	; (8008954 <_lseek_r+0x20>)
 8008938:	4604      	mov	r4, r0
 800893a:	4608      	mov	r0, r1
 800893c:	4611      	mov	r1, r2
 800893e:	2200      	movs	r2, #0
 8008940:	602a      	str	r2, [r5, #0]
 8008942:	461a      	mov	r2, r3
 8008944:	f7f9 f95e 	bl	8001c04 <_lseek>
 8008948:	1c43      	adds	r3, r0, #1
 800894a:	d102      	bne.n	8008952 <_lseek_r+0x1e>
 800894c:	682b      	ldr	r3, [r5, #0]
 800894e:	b103      	cbz	r3, 8008952 <_lseek_r+0x1e>
 8008950:	6023      	str	r3, [r4, #0]
 8008952:	bd38      	pop	{r3, r4, r5, pc}
 8008954:	20010618 	.word	0x20010618

08008958 <malloc>:
 8008958:	4b02      	ldr	r3, [pc, #8]	; (8008964 <malloc+0xc>)
 800895a:	4601      	mov	r1, r0
 800895c:	6818      	ldr	r0, [r3, #0]
 800895e:	f000 bd3f 	b.w	80093e0 <_malloc_r>
 8008962:	bf00      	nop
 8008964:	20000038 	.word	0x20000038

08008968 <__ascii_mbtowc>:
 8008968:	b082      	sub	sp, #8
 800896a:	b901      	cbnz	r1, 800896e <__ascii_mbtowc+0x6>
 800896c:	a901      	add	r1, sp, #4
 800896e:	b142      	cbz	r2, 8008982 <__ascii_mbtowc+0x1a>
 8008970:	b14b      	cbz	r3, 8008986 <__ascii_mbtowc+0x1e>
 8008972:	7813      	ldrb	r3, [r2, #0]
 8008974:	600b      	str	r3, [r1, #0]
 8008976:	7812      	ldrb	r2, [r2, #0]
 8008978:	1e10      	subs	r0, r2, #0
 800897a:	bf18      	it	ne
 800897c:	2001      	movne	r0, #1
 800897e:	b002      	add	sp, #8
 8008980:	4770      	bx	lr
 8008982:	4610      	mov	r0, r2
 8008984:	e7fb      	b.n	800897e <__ascii_mbtowc+0x16>
 8008986:	f06f 0001 	mvn.w	r0, #1
 800898a:	e7f8      	b.n	800897e <__ascii_mbtowc+0x16>

0800898c <memcpy>:
 800898c:	440a      	add	r2, r1
 800898e:	4291      	cmp	r1, r2
 8008990:	f100 33ff 	add.w	r3, r0, #4294967295
 8008994:	d100      	bne.n	8008998 <memcpy+0xc>
 8008996:	4770      	bx	lr
 8008998:	b510      	push	{r4, lr}
 800899a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800899e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089a2:	4291      	cmp	r1, r2
 80089a4:	d1f9      	bne.n	800899a <memcpy+0xe>
 80089a6:	bd10      	pop	{r4, pc}

080089a8 <_Balloc>:
 80089a8:	b570      	push	{r4, r5, r6, lr}
 80089aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80089ac:	4604      	mov	r4, r0
 80089ae:	460d      	mov	r5, r1
 80089b0:	b976      	cbnz	r6, 80089d0 <_Balloc+0x28>
 80089b2:	2010      	movs	r0, #16
 80089b4:	f7ff ffd0 	bl	8008958 <malloc>
 80089b8:	4602      	mov	r2, r0
 80089ba:	6260      	str	r0, [r4, #36]	; 0x24
 80089bc:	b920      	cbnz	r0, 80089c8 <_Balloc+0x20>
 80089be:	4b18      	ldr	r3, [pc, #96]	; (8008a20 <_Balloc+0x78>)
 80089c0:	4818      	ldr	r0, [pc, #96]	; (8008a24 <_Balloc+0x7c>)
 80089c2:	2166      	movs	r1, #102	; 0x66
 80089c4:	f001 fb0c 	bl	8009fe0 <__assert_func>
 80089c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089cc:	6006      	str	r6, [r0, #0]
 80089ce:	60c6      	str	r6, [r0, #12]
 80089d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80089d2:	68f3      	ldr	r3, [r6, #12]
 80089d4:	b183      	cbz	r3, 80089f8 <_Balloc+0x50>
 80089d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089d8:	68db      	ldr	r3, [r3, #12]
 80089da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80089de:	b9b8      	cbnz	r0, 8008a10 <_Balloc+0x68>
 80089e0:	2101      	movs	r1, #1
 80089e2:	fa01 f605 	lsl.w	r6, r1, r5
 80089e6:	1d72      	adds	r2, r6, #5
 80089e8:	0092      	lsls	r2, r2, #2
 80089ea:	4620      	mov	r0, r4
 80089ec:	f000 fc98 	bl	8009320 <_calloc_r>
 80089f0:	b160      	cbz	r0, 8008a0c <_Balloc+0x64>
 80089f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80089f6:	e00e      	b.n	8008a16 <_Balloc+0x6e>
 80089f8:	2221      	movs	r2, #33	; 0x21
 80089fa:	2104      	movs	r1, #4
 80089fc:	4620      	mov	r0, r4
 80089fe:	f000 fc8f 	bl	8009320 <_calloc_r>
 8008a02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a04:	60f0      	str	r0, [r6, #12]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d1e4      	bne.n	80089d6 <_Balloc+0x2e>
 8008a0c:	2000      	movs	r0, #0
 8008a0e:	bd70      	pop	{r4, r5, r6, pc}
 8008a10:	6802      	ldr	r2, [r0, #0]
 8008a12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a16:	2300      	movs	r3, #0
 8008a18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a1c:	e7f7      	b.n	8008a0e <_Balloc+0x66>
 8008a1e:	bf00      	nop
 8008a20:	0800b1e6 	.word	0x0800b1e6
 8008a24:	0800b2ec 	.word	0x0800b2ec

08008a28 <_Bfree>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	460c      	mov	r4, r1
 8008a30:	b976      	cbnz	r6, 8008a50 <_Bfree+0x28>
 8008a32:	2010      	movs	r0, #16
 8008a34:	f7ff ff90 	bl	8008958 <malloc>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	6268      	str	r0, [r5, #36]	; 0x24
 8008a3c:	b920      	cbnz	r0, 8008a48 <_Bfree+0x20>
 8008a3e:	4b09      	ldr	r3, [pc, #36]	; (8008a64 <_Bfree+0x3c>)
 8008a40:	4809      	ldr	r0, [pc, #36]	; (8008a68 <_Bfree+0x40>)
 8008a42:	218a      	movs	r1, #138	; 0x8a
 8008a44:	f001 facc 	bl	8009fe0 <__assert_func>
 8008a48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a4c:	6006      	str	r6, [r0, #0]
 8008a4e:	60c6      	str	r6, [r0, #12]
 8008a50:	b13c      	cbz	r4, 8008a62 <_Bfree+0x3a>
 8008a52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a54:	6862      	ldr	r2, [r4, #4]
 8008a56:	68db      	ldr	r3, [r3, #12]
 8008a58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a5c:	6021      	str	r1, [r4, #0]
 8008a5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a62:	bd70      	pop	{r4, r5, r6, pc}
 8008a64:	0800b1e6 	.word	0x0800b1e6
 8008a68:	0800b2ec 	.word	0x0800b2ec

08008a6c <__multadd>:
 8008a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a70:	690e      	ldr	r6, [r1, #16]
 8008a72:	4607      	mov	r7, r0
 8008a74:	4698      	mov	r8, r3
 8008a76:	460c      	mov	r4, r1
 8008a78:	f101 0014 	add.w	r0, r1, #20
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	6805      	ldr	r5, [r0, #0]
 8008a80:	b2a9      	uxth	r1, r5
 8008a82:	fb02 8101 	mla	r1, r2, r1, r8
 8008a86:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008a8a:	0c2d      	lsrs	r5, r5, #16
 8008a8c:	fb02 c505 	mla	r5, r2, r5, ip
 8008a90:	b289      	uxth	r1, r1
 8008a92:	3301      	adds	r3, #1
 8008a94:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008a98:	429e      	cmp	r6, r3
 8008a9a:	f840 1b04 	str.w	r1, [r0], #4
 8008a9e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008aa2:	dcec      	bgt.n	8008a7e <__multadd+0x12>
 8008aa4:	f1b8 0f00 	cmp.w	r8, #0
 8008aa8:	d022      	beq.n	8008af0 <__multadd+0x84>
 8008aaa:	68a3      	ldr	r3, [r4, #8]
 8008aac:	42b3      	cmp	r3, r6
 8008aae:	dc19      	bgt.n	8008ae4 <__multadd+0x78>
 8008ab0:	6861      	ldr	r1, [r4, #4]
 8008ab2:	4638      	mov	r0, r7
 8008ab4:	3101      	adds	r1, #1
 8008ab6:	f7ff ff77 	bl	80089a8 <_Balloc>
 8008aba:	4605      	mov	r5, r0
 8008abc:	b928      	cbnz	r0, 8008aca <__multadd+0x5e>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	4b0d      	ldr	r3, [pc, #52]	; (8008af8 <__multadd+0x8c>)
 8008ac2:	480e      	ldr	r0, [pc, #56]	; (8008afc <__multadd+0x90>)
 8008ac4:	21b5      	movs	r1, #181	; 0xb5
 8008ac6:	f001 fa8b 	bl	8009fe0 <__assert_func>
 8008aca:	6922      	ldr	r2, [r4, #16]
 8008acc:	3202      	adds	r2, #2
 8008ace:	f104 010c 	add.w	r1, r4, #12
 8008ad2:	0092      	lsls	r2, r2, #2
 8008ad4:	300c      	adds	r0, #12
 8008ad6:	f7ff ff59 	bl	800898c <memcpy>
 8008ada:	4621      	mov	r1, r4
 8008adc:	4638      	mov	r0, r7
 8008ade:	f7ff ffa3 	bl	8008a28 <_Bfree>
 8008ae2:	462c      	mov	r4, r5
 8008ae4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008ae8:	3601      	adds	r6, #1
 8008aea:	f8c3 8014 	str.w	r8, [r3, #20]
 8008aee:	6126      	str	r6, [r4, #16]
 8008af0:	4620      	mov	r0, r4
 8008af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008af6:	bf00      	nop
 8008af8:	0800b25c 	.word	0x0800b25c
 8008afc:	0800b2ec 	.word	0x0800b2ec

08008b00 <__s2b>:
 8008b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b04:	460c      	mov	r4, r1
 8008b06:	4615      	mov	r5, r2
 8008b08:	461f      	mov	r7, r3
 8008b0a:	2209      	movs	r2, #9
 8008b0c:	3308      	adds	r3, #8
 8008b0e:	4606      	mov	r6, r0
 8008b10:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b14:	2100      	movs	r1, #0
 8008b16:	2201      	movs	r2, #1
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	db09      	blt.n	8008b30 <__s2b+0x30>
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	f7ff ff43 	bl	80089a8 <_Balloc>
 8008b22:	b940      	cbnz	r0, 8008b36 <__s2b+0x36>
 8008b24:	4602      	mov	r2, r0
 8008b26:	4b19      	ldr	r3, [pc, #100]	; (8008b8c <__s2b+0x8c>)
 8008b28:	4819      	ldr	r0, [pc, #100]	; (8008b90 <__s2b+0x90>)
 8008b2a:	21ce      	movs	r1, #206	; 0xce
 8008b2c:	f001 fa58 	bl	8009fe0 <__assert_func>
 8008b30:	0052      	lsls	r2, r2, #1
 8008b32:	3101      	adds	r1, #1
 8008b34:	e7f0      	b.n	8008b18 <__s2b+0x18>
 8008b36:	9b08      	ldr	r3, [sp, #32]
 8008b38:	6143      	str	r3, [r0, #20]
 8008b3a:	2d09      	cmp	r5, #9
 8008b3c:	f04f 0301 	mov.w	r3, #1
 8008b40:	6103      	str	r3, [r0, #16]
 8008b42:	dd16      	ble.n	8008b72 <__s2b+0x72>
 8008b44:	f104 0909 	add.w	r9, r4, #9
 8008b48:	46c8      	mov	r8, r9
 8008b4a:	442c      	add	r4, r5
 8008b4c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b50:	4601      	mov	r1, r0
 8008b52:	3b30      	subs	r3, #48	; 0x30
 8008b54:	220a      	movs	r2, #10
 8008b56:	4630      	mov	r0, r6
 8008b58:	f7ff ff88 	bl	8008a6c <__multadd>
 8008b5c:	45a0      	cmp	r8, r4
 8008b5e:	d1f5      	bne.n	8008b4c <__s2b+0x4c>
 8008b60:	f1a5 0408 	sub.w	r4, r5, #8
 8008b64:	444c      	add	r4, r9
 8008b66:	1b2d      	subs	r5, r5, r4
 8008b68:	1963      	adds	r3, r4, r5
 8008b6a:	42bb      	cmp	r3, r7
 8008b6c:	db04      	blt.n	8008b78 <__s2b+0x78>
 8008b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b72:	340a      	adds	r4, #10
 8008b74:	2509      	movs	r5, #9
 8008b76:	e7f6      	b.n	8008b66 <__s2b+0x66>
 8008b78:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b7c:	4601      	mov	r1, r0
 8008b7e:	3b30      	subs	r3, #48	; 0x30
 8008b80:	220a      	movs	r2, #10
 8008b82:	4630      	mov	r0, r6
 8008b84:	f7ff ff72 	bl	8008a6c <__multadd>
 8008b88:	e7ee      	b.n	8008b68 <__s2b+0x68>
 8008b8a:	bf00      	nop
 8008b8c:	0800b25c 	.word	0x0800b25c
 8008b90:	0800b2ec 	.word	0x0800b2ec

08008b94 <__hi0bits>:
 8008b94:	0c03      	lsrs	r3, r0, #16
 8008b96:	041b      	lsls	r3, r3, #16
 8008b98:	b9d3      	cbnz	r3, 8008bd0 <__hi0bits+0x3c>
 8008b9a:	0400      	lsls	r0, r0, #16
 8008b9c:	2310      	movs	r3, #16
 8008b9e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008ba2:	bf04      	itt	eq
 8008ba4:	0200      	lsleq	r0, r0, #8
 8008ba6:	3308      	addeq	r3, #8
 8008ba8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008bac:	bf04      	itt	eq
 8008bae:	0100      	lsleq	r0, r0, #4
 8008bb0:	3304      	addeq	r3, #4
 8008bb2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008bb6:	bf04      	itt	eq
 8008bb8:	0080      	lsleq	r0, r0, #2
 8008bba:	3302      	addeq	r3, #2
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	db05      	blt.n	8008bcc <__hi0bits+0x38>
 8008bc0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008bc4:	f103 0301 	add.w	r3, r3, #1
 8008bc8:	bf08      	it	eq
 8008bca:	2320      	moveq	r3, #32
 8008bcc:	4618      	mov	r0, r3
 8008bce:	4770      	bx	lr
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	e7e4      	b.n	8008b9e <__hi0bits+0xa>

08008bd4 <__lo0bits>:
 8008bd4:	6803      	ldr	r3, [r0, #0]
 8008bd6:	f013 0207 	ands.w	r2, r3, #7
 8008bda:	4601      	mov	r1, r0
 8008bdc:	d00b      	beq.n	8008bf6 <__lo0bits+0x22>
 8008bde:	07da      	lsls	r2, r3, #31
 8008be0:	d424      	bmi.n	8008c2c <__lo0bits+0x58>
 8008be2:	0798      	lsls	r0, r3, #30
 8008be4:	bf49      	itett	mi
 8008be6:	085b      	lsrmi	r3, r3, #1
 8008be8:	089b      	lsrpl	r3, r3, #2
 8008bea:	2001      	movmi	r0, #1
 8008bec:	600b      	strmi	r3, [r1, #0]
 8008bee:	bf5c      	itt	pl
 8008bf0:	600b      	strpl	r3, [r1, #0]
 8008bf2:	2002      	movpl	r0, #2
 8008bf4:	4770      	bx	lr
 8008bf6:	b298      	uxth	r0, r3
 8008bf8:	b9b0      	cbnz	r0, 8008c28 <__lo0bits+0x54>
 8008bfa:	0c1b      	lsrs	r3, r3, #16
 8008bfc:	2010      	movs	r0, #16
 8008bfe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c02:	bf04      	itt	eq
 8008c04:	0a1b      	lsreq	r3, r3, #8
 8008c06:	3008      	addeq	r0, #8
 8008c08:	071a      	lsls	r2, r3, #28
 8008c0a:	bf04      	itt	eq
 8008c0c:	091b      	lsreq	r3, r3, #4
 8008c0e:	3004      	addeq	r0, #4
 8008c10:	079a      	lsls	r2, r3, #30
 8008c12:	bf04      	itt	eq
 8008c14:	089b      	lsreq	r3, r3, #2
 8008c16:	3002      	addeq	r0, #2
 8008c18:	07da      	lsls	r2, r3, #31
 8008c1a:	d403      	bmi.n	8008c24 <__lo0bits+0x50>
 8008c1c:	085b      	lsrs	r3, r3, #1
 8008c1e:	f100 0001 	add.w	r0, r0, #1
 8008c22:	d005      	beq.n	8008c30 <__lo0bits+0x5c>
 8008c24:	600b      	str	r3, [r1, #0]
 8008c26:	4770      	bx	lr
 8008c28:	4610      	mov	r0, r2
 8008c2a:	e7e8      	b.n	8008bfe <__lo0bits+0x2a>
 8008c2c:	2000      	movs	r0, #0
 8008c2e:	4770      	bx	lr
 8008c30:	2020      	movs	r0, #32
 8008c32:	4770      	bx	lr

08008c34 <__i2b>:
 8008c34:	b510      	push	{r4, lr}
 8008c36:	460c      	mov	r4, r1
 8008c38:	2101      	movs	r1, #1
 8008c3a:	f7ff feb5 	bl	80089a8 <_Balloc>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	b928      	cbnz	r0, 8008c4e <__i2b+0x1a>
 8008c42:	4b05      	ldr	r3, [pc, #20]	; (8008c58 <__i2b+0x24>)
 8008c44:	4805      	ldr	r0, [pc, #20]	; (8008c5c <__i2b+0x28>)
 8008c46:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008c4a:	f001 f9c9 	bl	8009fe0 <__assert_func>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	6144      	str	r4, [r0, #20]
 8008c52:	6103      	str	r3, [r0, #16]
 8008c54:	bd10      	pop	{r4, pc}
 8008c56:	bf00      	nop
 8008c58:	0800b25c 	.word	0x0800b25c
 8008c5c:	0800b2ec 	.word	0x0800b2ec

08008c60 <__multiply>:
 8008c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c64:	4614      	mov	r4, r2
 8008c66:	690a      	ldr	r2, [r1, #16]
 8008c68:	6923      	ldr	r3, [r4, #16]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	bfb8      	it	lt
 8008c6e:	460b      	movlt	r3, r1
 8008c70:	460d      	mov	r5, r1
 8008c72:	bfbc      	itt	lt
 8008c74:	4625      	movlt	r5, r4
 8008c76:	461c      	movlt	r4, r3
 8008c78:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008c7c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008c80:	68ab      	ldr	r3, [r5, #8]
 8008c82:	6869      	ldr	r1, [r5, #4]
 8008c84:	eb0a 0709 	add.w	r7, sl, r9
 8008c88:	42bb      	cmp	r3, r7
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	bfb8      	it	lt
 8008c8e:	3101      	addlt	r1, #1
 8008c90:	f7ff fe8a 	bl	80089a8 <_Balloc>
 8008c94:	b930      	cbnz	r0, 8008ca4 <__multiply+0x44>
 8008c96:	4602      	mov	r2, r0
 8008c98:	4b42      	ldr	r3, [pc, #264]	; (8008da4 <__multiply+0x144>)
 8008c9a:	4843      	ldr	r0, [pc, #268]	; (8008da8 <__multiply+0x148>)
 8008c9c:	f240 115d 	movw	r1, #349	; 0x15d
 8008ca0:	f001 f99e 	bl	8009fe0 <__assert_func>
 8008ca4:	f100 0614 	add.w	r6, r0, #20
 8008ca8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008cac:	4633      	mov	r3, r6
 8008cae:	2200      	movs	r2, #0
 8008cb0:	4543      	cmp	r3, r8
 8008cb2:	d31e      	bcc.n	8008cf2 <__multiply+0x92>
 8008cb4:	f105 0c14 	add.w	ip, r5, #20
 8008cb8:	f104 0314 	add.w	r3, r4, #20
 8008cbc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008cc0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008cc4:	9202      	str	r2, [sp, #8]
 8008cc6:	ebac 0205 	sub.w	r2, ip, r5
 8008cca:	3a15      	subs	r2, #21
 8008ccc:	f022 0203 	bic.w	r2, r2, #3
 8008cd0:	3204      	adds	r2, #4
 8008cd2:	f105 0115 	add.w	r1, r5, #21
 8008cd6:	458c      	cmp	ip, r1
 8008cd8:	bf38      	it	cc
 8008cda:	2204      	movcc	r2, #4
 8008cdc:	9201      	str	r2, [sp, #4]
 8008cde:	9a02      	ldr	r2, [sp, #8]
 8008ce0:	9303      	str	r3, [sp, #12]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d808      	bhi.n	8008cf8 <__multiply+0x98>
 8008ce6:	2f00      	cmp	r7, #0
 8008ce8:	dc55      	bgt.n	8008d96 <__multiply+0x136>
 8008cea:	6107      	str	r7, [r0, #16]
 8008cec:	b005      	add	sp, #20
 8008cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf2:	f843 2b04 	str.w	r2, [r3], #4
 8008cf6:	e7db      	b.n	8008cb0 <__multiply+0x50>
 8008cf8:	f8b3 a000 	ldrh.w	sl, [r3]
 8008cfc:	f1ba 0f00 	cmp.w	sl, #0
 8008d00:	d020      	beq.n	8008d44 <__multiply+0xe4>
 8008d02:	f105 0e14 	add.w	lr, r5, #20
 8008d06:	46b1      	mov	r9, r6
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008d0e:	f8d9 b000 	ldr.w	fp, [r9]
 8008d12:	b2a1      	uxth	r1, r4
 8008d14:	fa1f fb8b 	uxth.w	fp, fp
 8008d18:	fb0a b101 	mla	r1, sl, r1, fp
 8008d1c:	4411      	add	r1, r2
 8008d1e:	f8d9 2000 	ldr.w	r2, [r9]
 8008d22:	0c24      	lsrs	r4, r4, #16
 8008d24:	0c12      	lsrs	r2, r2, #16
 8008d26:	fb0a 2404 	mla	r4, sl, r4, r2
 8008d2a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008d2e:	b289      	uxth	r1, r1
 8008d30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008d34:	45f4      	cmp	ip, lr
 8008d36:	f849 1b04 	str.w	r1, [r9], #4
 8008d3a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008d3e:	d8e4      	bhi.n	8008d0a <__multiply+0xaa>
 8008d40:	9901      	ldr	r1, [sp, #4]
 8008d42:	5072      	str	r2, [r6, r1]
 8008d44:	9a03      	ldr	r2, [sp, #12]
 8008d46:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008d4a:	3304      	adds	r3, #4
 8008d4c:	f1b9 0f00 	cmp.w	r9, #0
 8008d50:	d01f      	beq.n	8008d92 <__multiply+0x132>
 8008d52:	6834      	ldr	r4, [r6, #0]
 8008d54:	f105 0114 	add.w	r1, r5, #20
 8008d58:	46b6      	mov	lr, r6
 8008d5a:	f04f 0a00 	mov.w	sl, #0
 8008d5e:	880a      	ldrh	r2, [r1, #0]
 8008d60:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008d64:	fb09 b202 	mla	r2, r9, r2, fp
 8008d68:	4492      	add	sl, r2
 8008d6a:	b2a4      	uxth	r4, r4
 8008d6c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008d70:	f84e 4b04 	str.w	r4, [lr], #4
 8008d74:	f851 4b04 	ldr.w	r4, [r1], #4
 8008d78:	f8be 2000 	ldrh.w	r2, [lr]
 8008d7c:	0c24      	lsrs	r4, r4, #16
 8008d7e:	fb09 2404 	mla	r4, r9, r4, r2
 8008d82:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008d86:	458c      	cmp	ip, r1
 8008d88:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008d8c:	d8e7      	bhi.n	8008d5e <__multiply+0xfe>
 8008d8e:	9a01      	ldr	r2, [sp, #4]
 8008d90:	50b4      	str	r4, [r6, r2]
 8008d92:	3604      	adds	r6, #4
 8008d94:	e7a3      	b.n	8008cde <__multiply+0x7e>
 8008d96:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d1a5      	bne.n	8008cea <__multiply+0x8a>
 8008d9e:	3f01      	subs	r7, #1
 8008da0:	e7a1      	b.n	8008ce6 <__multiply+0x86>
 8008da2:	bf00      	nop
 8008da4:	0800b25c 	.word	0x0800b25c
 8008da8:	0800b2ec 	.word	0x0800b2ec

08008dac <__pow5mult>:
 8008dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008db0:	4615      	mov	r5, r2
 8008db2:	f012 0203 	ands.w	r2, r2, #3
 8008db6:	4606      	mov	r6, r0
 8008db8:	460f      	mov	r7, r1
 8008dba:	d007      	beq.n	8008dcc <__pow5mult+0x20>
 8008dbc:	4c25      	ldr	r4, [pc, #148]	; (8008e54 <__pow5mult+0xa8>)
 8008dbe:	3a01      	subs	r2, #1
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008dc6:	f7ff fe51 	bl	8008a6c <__multadd>
 8008dca:	4607      	mov	r7, r0
 8008dcc:	10ad      	asrs	r5, r5, #2
 8008dce:	d03d      	beq.n	8008e4c <__pow5mult+0xa0>
 8008dd0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008dd2:	b97c      	cbnz	r4, 8008df4 <__pow5mult+0x48>
 8008dd4:	2010      	movs	r0, #16
 8008dd6:	f7ff fdbf 	bl	8008958 <malloc>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	6270      	str	r0, [r6, #36]	; 0x24
 8008dde:	b928      	cbnz	r0, 8008dec <__pow5mult+0x40>
 8008de0:	4b1d      	ldr	r3, [pc, #116]	; (8008e58 <__pow5mult+0xac>)
 8008de2:	481e      	ldr	r0, [pc, #120]	; (8008e5c <__pow5mult+0xb0>)
 8008de4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008de8:	f001 f8fa 	bl	8009fe0 <__assert_func>
 8008dec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008df0:	6004      	str	r4, [r0, #0]
 8008df2:	60c4      	str	r4, [r0, #12]
 8008df4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008df8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008dfc:	b94c      	cbnz	r4, 8008e12 <__pow5mult+0x66>
 8008dfe:	f240 2171 	movw	r1, #625	; 0x271
 8008e02:	4630      	mov	r0, r6
 8008e04:	f7ff ff16 	bl	8008c34 <__i2b>
 8008e08:	2300      	movs	r3, #0
 8008e0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e0e:	4604      	mov	r4, r0
 8008e10:	6003      	str	r3, [r0, #0]
 8008e12:	f04f 0900 	mov.w	r9, #0
 8008e16:	07eb      	lsls	r3, r5, #31
 8008e18:	d50a      	bpl.n	8008e30 <__pow5mult+0x84>
 8008e1a:	4639      	mov	r1, r7
 8008e1c:	4622      	mov	r2, r4
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7ff ff1e 	bl	8008c60 <__multiply>
 8008e24:	4639      	mov	r1, r7
 8008e26:	4680      	mov	r8, r0
 8008e28:	4630      	mov	r0, r6
 8008e2a:	f7ff fdfd 	bl	8008a28 <_Bfree>
 8008e2e:	4647      	mov	r7, r8
 8008e30:	106d      	asrs	r5, r5, #1
 8008e32:	d00b      	beq.n	8008e4c <__pow5mult+0xa0>
 8008e34:	6820      	ldr	r0, [r4, #0]
 8008e36:	b938      	cbnz	r0, 8008e48 <__pow5mult+0x9c>
 8008e38:	4622      	mov	r2, r4
 8008e3a:	4621      	mov	r1, r4
 8008e3c:	4630      	mov	r0, r6
 8008e3e:	f7ff ff0f 	bl	8008c60 <__multiply>
 8008e42:	6020      	str	r0, [r4, #0]
 8008e44:	f8c0 9000 	str.w	r9, [r0]
 8008e48:	4604      	mov	r4, r0
 8008e4a:	e7e4      	b.n	8008e16 <__pow5mult+0x6a>
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e52:	bf00      	nop
 8008e54:	0800b440 	.word	0x0800b440
 8008e58:	0800b1e6 	.word	0x0800b1e6
 8008e5c:	0800b2ec 	.word	0x0800b2ec

08008e60 <__lshift>:
 8008e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e64:	460c      	mov	r4, r1
 8008e66:	6849      	ldr	r1, [r1, #4]
 8008e68:	6923      	ldr	r3, [r4, #16]
 8008e6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e6e:	68a3      	ldr	r3, [r4, #8]
 8008e70:	4607      	mov	r7, r0
 8008e72:	4691      	mov	r9, r2
 8008e74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e78:	f108 0601 	add.w	r6, r8, #1
 8008e7c:	42b3      	cmp	r3, r6
 8008e7e:	db0b      	blt.n	8008e98 <__lshift+0x38>
 8008e80:	4638      	mov	r0, r7
 8008e82:	f7ff fd91 	bl	80089a8 <_Balloc>
 8008e86:	4605      	mov	r5, r0
 8008e88:	b948      	cbnz	r0, 8008e9e <__lshift+0x3e>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	4b28      	ldr	r3, [pc, #160]	; (8008f30 <__lshift+0xd0>)
 8008e8e:	4829      	ldr	r0, [pc, #164]	; (8008f34 <__lshift+0xd4>)
 8008e90:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008e94:	f001 f8a4 	bl	8009fe0 <__assert_func>
 8008e98:	3101      	adds	r1, #1
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	e7ee      	b.n	8008e7c <__lshift+0x1c>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	f100 0114 	add.w	r1, r0, #20
 8008ea4:	f100 0210 	add.w	r2, r0, #16
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	4553      	cmp	r3, sl
 8008eac:	db33      	blt.n	8008f16 <__lshift+0xb6>
 8008eae:	6920      	ldr	r0, [r4, #16]
 8008eb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008eb4:	f104 0314 	add.w	r3, r4, #20
 8008eb8:	f019 091f 	ands.w	r9, r9, #31
 8008ebc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ec0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ec4:	d02b      	beq.n	8008f1e <__lshift+0xbe>
 8008ec6:	f1c9 0e20 	rsb	lr, r9, #32
 8008eca:	468a      	mov	sl, r1
 8008ecc:	2200      	movs	r2, #0
 8008ece:	6818      	ldr	r0, [r3, #0]
 8008ed0:	fa00 f009 	lsl.w	r0, r0, r9
 8008ed4:	4302      	orrs	r2, r0
 8008ed6:	f84a 2b04 	str.w	r2, [sl], #4
 8008eda:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ede:	459c      	cmp	ip, r3
 8008ee0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ee4:	d8f3      	bhi.n	8008ece <__lshift+0x6e>
 8008ee6:	ebac 0304 	sub.w	r3, ip, r4
 8008eea:	3b15      	subs	r3, #21
 8008eec:	f023 0303 	bic.w	r3, r3, #3
 8008ef0:	3304      	adds	r3, #4
 8008ef2:	f104 0015 	add.w	r0, r4, #21
 8008ef6:	4584      	cmp	ip, r0
 8008ef8:	bf38      	it	cc
 8008efa:	2304      	movcc	r3, #4
 8008efc:	50ca      	str	r2, [r1, r3]
 8008efe:	b10a      	cbz	r2, 8008f04 <__lshift+0xa4>
 8008f00:	f108 0602 	add.w	r6, r8, #2
 8008f04:	3e01      	subs	r6, #1
 8008f06:	4638      	mov	r0, r7
 8008f08:	612e      	str	r6, [r5, #16]
 8008f0a:	4621      	mov	r1, r4
 8008f0c:	f7ff fd8c 	bl	8008a28 <_Bfree>
 8008f10:	4628      	mov	r0, r5
 8008f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f16:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	e7c5      	b.n	8008eaa <__lshift+0x4a>
 8008f1e:	3904      	subs	r1, #4
 8008f20:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f24:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f28:	459c      	cmp	ip, r3
 8008f2a:	d8f9      	bhi.n	8008f20 <__lshift+0xc0>
 8008f2c:	e7ea      	b.n	8008f04 <__lshift+0xa4>
 8008f2e:	bf00      	nop
 8008f30:	0800b25c 	.word	0x0800b25c
 8008f34:	0800b2ec 	.word	0x0800b2ec

08008f38 <__mcmp>:
 8008f38:	b530      	push	{r4, r5, lr}
 8008f3a:	6902      	ldr	r2, [r0, #16]
 8008f3c:	690c      	ldr	r4, [r1, #16]
 8008f3e:	1b12      	subs	r2, r2, r4
 8008f40:	d10e      	bne.n	8008f60 <__mcmp+0x28>
 8008f42:	f100 0314 	add.w	r3, r0, #20
 8008f46:	3114      	adds	r1, #20
 8008f48:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008f4c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008f50:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008f54:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008f58:	42a5      	cmp	r5, r4
 8008f5a:	d003      	beq.n	8008f64 <__mcmp+0x2c>
 8008f5c:	d305      	bcc.n	8008f6a <__mcmp+0x32>
 8008f5e:	2201      	movs	r2, #1
 8008f60:	4610      	mov	r0, r2
 8008f62:	bd30      	pop	{r4, r5, pc}
 8008f64:	4283      	cmp	r3, r0
 8008f66:	d3f3      	bcc.n	8008f50 <__mcmp+0x18>
 8008f68:	e7fa      	b.n	8008f60 <__mcmp+0x28>
 8008f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f6e:	e7f7      	b.n	8008f60 <__mcmp+0x28>

08008f70 <__mdiff>:
 8008f70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f74:	460c      	mov	r4, r1
 8008f76:	4606      	mov	r6, r0
 8008f78:	4611      	mov	r1, r2
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	4617      	mov	r7, r2
 8008f7e:	f7ff ffdb 	bl	8008f38 <__mcmp>
 8008f82:	1e05      	subs	r5, r0, #0
 8008f84:	d110      	bne.n	8008fa8 <__mdiff+0x38>
 8008f86:	4629      	mov	r1, r5
 8008f88:	4630      	mov	r0, r6
 8008f8a:	f7ff fd0d 	bl	80089a8 <_Balloc>
 8008f8e:	b930      	cbnz	r0, 8008f9e <__mdiff+0x2e>
 8008f90:	4b39      	ldr	r3, [pc, #228]	; (8009078 <__mdiff+0x108>)
 8008f92:	4602      	mov	r2, r0
 8008f94:	f240 2132 	movw	r1, #562	; 0x232
 8008f98:	4838      	ldr	r0, [pc, #224]	; (800907c <__mdiff+0x10c>)
 8008f9a:	f001 f821 	bl	8009fe0 <__assert_func>
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fa4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa8:	bfa4      	itt	ge
 8008faa:	463b      	movge	r3, r7
 8008fac:	4627      	movge	r7, r4
 8008fae:	4630      	mov	r0, r6
 8008fb0:	6879      	ldr	r1, [r7, #4]
 8008fb2:	bfa6      	itte	ge
 8008fb4:	461c      	movge	r4, r3
 8008fb6:	2500      	movge	r5, #0
 8008fb8:	2501      	movlt	r5, #1
 8008fba:	f7ff fcf5 	bl	80089a8 <_Balloc>
 8008fbe:	b920      	cbnz	r0, 8008fca <__mdiff+0x5a>
 8008fc0:	4b2d      	ldr	r3, [pc, #180]	; (8009078 <__mdiff+0x108>)
 8008fc2:	4602      	mov	r2, r0
 8008fc4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008fc8:	e7e6      	b.n	8008f98 <__mdiff+0x28>
 8008fca:	693e      	ldr	r6, [r7, #16]
 8008fcc:	60c5      	str	r5, [r0, #12]
 8008fce:	6925      	ldr	r5, [r4, #16]
 8008fd0:	f107 0114 	add.w	r1, r7, #20
 8008fd4:	f104 0914 	add.w	r9, r4, #20
 8008fd8:	f100 0e14 	add.w	lr, r0, #20
 8008fdc:	f107 0210 	add.w	r2, r7, #16
 8008fe0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008fe4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008fe8:	46f2      	mov	sl, lr
 8008fea:	2700      	movs	r7, #0
 8008fec:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ff0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008ff4:	fa1f f883 	uxth.w	r8, r3
 8008ff8:	fa17 f78b 	uxtah	r7, r7, fp
 8008ffc:	0c1b      	lsrs	r3, r3, #16
 8008ffe:	eba7 0808 	sub.w	r8, r7, r8
 8009002:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009006:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800900a:	fa1f f888 	uxth.w	r8, r8
 800900e:	141f      	asrs	r7, r3, #16
 8009010:	454d      	cmp	r5, r9
 8009012:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009016:	f84a 3b04 	str.w	r3, [sl], #4
 800901a:	d8e7      	bhi.n	8008fec <__mdiff+0x7c>
 800901c:	1b2b      	subs	r3, r5, r4
 800901e:	3b15      	subs	r3, #21
 8009020:	f023 0303 	bic.w	r3, r3, #3
 8009024:	3304      	adds	r3, #4
 8009026:	3415      	adds	r4, #21
 8009028:	42a5      	cmp	r5, r4
 800902a:	bf38      	it	cc
 800902c:	2304      	movcc	r3, #4
 800902e:	4419      	add	r1, r3
 8009030:	4473      	add	r3, lr
 8009032:	469e      	mov	lr, r3
 8009034:	460d      	mov	r5, r1
 8009036:	4565      	cmp	r5, ip
 8009038:	d30e      	bcc.n	8009058 <__mdiff+0xe8>
 800903a:	f10c 0203 	add.w	r2, ip, #3
 800903e:	1a52      	subs	r2, r2, r1
 8009040:	f022 0203 	bic.w	r2, r2, #3
 8009044:	3903      	subs	r1, #3
 8009046:	458c      	cmp	ip, r1
 8009048:	bf38      	it	cc
 800904a:	2200      	movcc	r2, #0
 800904c:	441a      	add	r2, r3
 800904e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009052:	b17b      	cbz	r3, 8009074 <__mdiff+0x104>
 8009054:	6106      	str	r6, [r0, #16]
 8009056:	e7a5      	b.n	8008fa4 <__mdiff+0x34>
 8009058:	f855 8b04 	ldr.w	r8, [r5], #4
 800905c:	fa17 f488 	uxtah	r4, r7, r8
 8009060:	1422      	asrs	r2, r4, #16
 8009062:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009066:	b2a4      	uxth	r4, r4
 8009068:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800906c:	f84e 4b04 	str.w	r4, [lr], #4
 8009070:	1417      	asrs	r7, r2, #16
 8009072:	e7e0      	b.n	8009036 <__mdiff+0xc6>
 8009074:	3e01      	subs	r6, #1
 8009076:	e7ea      	b.n	800904e <__mdiff+0xde>
 8009078:	0800b25c 	.word	0x0800b25c
 800907c:	0800b2ec 	.word	0x0800b2ec

08009080 <__ulp>:
 8009080:	b082      	sub	sp, #8
 8009082:	ed8d 0b00 	vstr	d0, [sp]
 8009086:	9b01      	ldr	r3, [sp, #4]
 8009088:	4912      	ldr	r1, [pc, #72]	; (80090d4 <__ulp+0x54>)
 800908a:	4019      	ands	r1, r3
 800908c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009090:	2900      	cmp	r1, #0
 8009092:	dd05      	ble.n	80090a0 <__ulp+0x20>
 8009094:	2200      	movs	r2, #0
 8009096:	460b      	mov	r3, r1
 8009098:	ec43 2b10 	vmov	d0, r2, r3
 800909c:	b002      	add	sp, #8
 800909e:	4770      	bx	lr
 80090a0:	4249      	negs	r1, r1
 80090a2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80090a6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80090aa:	f04f 0200 	mov.w	r2, #0
 80090ae:	f04f 0300 	mov.w	r3, #0
 80090b2:	da04      	bge.n	80090be <__ulp+0x3e>
 80090b4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80090b8:	fa41 f300 	asr.w	r3, r1, r0
 80090bc:	e7ec      	b.n	8009098 <__ulp+0x18>
 80090be:	f1a0 0114 	sub.w	r1, r0, #20
 80090c2:	291e      	cmp	r1, #30
 80090c4:	bfda      	itte	le
 80090c6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80090ca:	fa20 f101 	lsrle.w	r1, r0, r1
 80090ce:	2101      	movgt	r1, #1
 80090d0:	460a      	mov	r2, r1
 80090d2:	e7e1      	b.n	8009098 <__ulp+0x18>
 80090d4:	7ff00000 	.word	0x7ff00000

080090d8 <__b2d>:
 80090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090da:	6905      	ldr	r5, [r0, #16]
 80090dc:	f100 0714 	add.w	r7, r0, #20
 80090e0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80090e4:	1f2e      	subs	r6, r5, #4
 80090e6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80090ea:	4620      	mov	r0, r4
 80090ec:	f7ff fd52 	bl	8008b94 <__hi0bits>
 80090f0:	f1c0 0320 	rsb	r3, r0, #32
 80090f4:	280a      	cmp	r0, #10
 80090f6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009174 <__b2d+0x9c>
 80090fa:	600b      	str	r3, [r1, #0]
 80090fc:	dc14      	bgt.n	8009128 <__b2d+0x50>
 80090fe:	f1c0 0e0b 	rsb	lr, r0, #11
 8009102:	fa24 f10e 	lsr.w	r1, r4, lr
 8009106:	42b7      	cmp	r7, r6
 8009108:	ea41 030c 	orr.w	r3, r1, ip
 800910c:	bf34      	ite	cc
 800910e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009112:	2100      	movcs	r1, #0
 8009114:	3015      	adds	r0, #21
 8009116:	fa04 f000 	lsl.w	r0, r4, r0
 800911a:	fa21 f10e 	lsr.w	r1, r1, lr
 800911e:	ea40 0201 	orr.w	r2, r0, r1
 8009122:	ec43 2b10 	vmov	d0, r2, r3
 8009126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009128:	42b7      	cmp	r7, r6
 800912a:	bf3a      	itte	cc
 800912c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009130:	f1a5 0608 	subcc.w	r6, r5, #8
 8009134:	2100      	movcs	r1, #0
 8009136:	380b      	subs	r0, #11
 8009138:	d017      	beq.n	800916a <__b2d+0x92>
 800913a:	f1c0 0c20 	rsb	ip, r0, #32
 800913e:	fa04 f500 	lsl.w	r5, r4, r0
 8009142:	42be      	cmp	r6, r7
 8009144:	fa21 f40c 	lsr.w	r4, r1, ip
 8009148:	ea45 0504 	orr.w	r5, r5, r4
 800914c:	bf8c      	ite	hi
 800914e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009152:	2400      	movls	r4, #0
 8009154:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009158:	fa01 f000 	lsl.w	r0, r1, r0
 800915c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009160:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009164:	ea40 0204 	orr.w	r2, r0, r4
 8009168:	e7db      	b.n	8009122 <__b2d+0x4a>
 800916a:	ea44 030c 	orr.w	r3, r4, ip
 800916e:	460a      	mov	r2, r1
 8009170:	e7d7      	b.n	8009122 <__b2d+0x4a>
 8009172:	bf00      	nop
 8009174:	3ff00000 	.word	0x3ff00000

08009178 <__d2b>:
 8009178:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800917c:	4689      	mov	r9, r1
 800917e:	2101      	movs	r1, #1
 8009180:	ec57 6b10 	vmov	r6, r7, d0
 8009184:	4690      	mov	r8, r2
 8009186:	f7ff fc0f 	bl	80089a8 <_Balloc>
 800918a:	4604      	mov	r4, r0
 800918c:	b930      	cbnz	r0, 800919c <__d2b+0x24>
 800918e:	4602      	mov	r2, r0
 8009190:	4b25      	ldr	r3, [pc, #148]	; (8009228 <__d2b+0xb0>)
 8009192:	4826      	ldr	r0, [pc, #152]	; (800922c <__d2b+0xb4>)
 8009194:	f240 310a 	movw	r1, #778	; 0x30a
 8009198:	f000 ff22 	bl	8009fe0 <__assert_func>
 800919c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80091a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091a4:	bb35      	cbnz	r5, 80091f4 <__d2b+0x7c>
 80091a6:	2e00      	cmp	r6, #0
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	d028      	beq.n	80091fe <__d2b+0x86>
 80091ac:	4668      	mov	r0, sp
 80091ae:	9600      	str	r6, [sp, #0]
 80091b0:	f7ff fd10 	bl	8008bd4 <__lo0bits>
 80091b4:	9900      	ldr	r1, [sp, #0]
 80091b6:	b300      	cbz	r0, 80091fa <__d2b+0x82>
 80091b8:	9a01      	ldr	r2, [sp, #4]
 80091ba:	f1c0 0320 	rsb	r3, r0, #32
 80091be:	fa02 f303 	lsl.w	r3, r2, r3
 80091c2:	430b      	orrs	r3, r1
 80091c4:	40c2      	lsrs	r2, r0
 80091c6:	6163      	str	r3, [r4, #20]
 80091c8:	9201      	str	r2, [sp, #4]
 80091ca:	9b01      	ldr	r3, [sp, #4]
 80091cc:	61a3      	str	r3, [r4, #24]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	bf14      	ite	ne
 80091d2:	2202      	movne	r2, #2
 80091d4:	2201      	moveq	r2, #1
 80091d6:	6122      	str	r2, [r4, #16]
 80091d8:	b1d5      	cbz	r5, 8009210 <__d2b+0x98>
 80091da:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80091de:	4405      	add	r5, r0
 80091e0:	f8c9 5000 	str.w	r5, [r9]
 80091e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80091e8:	f8c8 0000 	str.w	r0, [r8]
 80091ec:	4620      	mov	r0, r4
 80091ee:	b003      	add	sp, #12
 80091f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091f8:	e7d5      	b.n	80091a6 <__d2b+0x2e>
 80091fa:	6161      	str	r1, [r4, #20]
 80091fc:	e7e5      	b.n	80091ca <__d2b+0x52>
 80091fe:	a801      	add	r0, sp, #4
 8009200:	f7ff fce8 	bl	8008bd4 <__lo0bits>
 8009204:	9b01      	ldr	r3, [sp, #4]
 8009206:	6163      	str	r3, [r4, #20]
 8009208:	2201      	movs	r2, #1
 800920a:	6122      	str	r2, [r4, #16]
 800920c:	3020      	adds	r0, #32
 800920e:	e7e3      	b.n	80091d8 <__d2b+0x60>
 8009210:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009214:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009218:	f8c9 0000 	str.w	r0, [r9]
 800921c:	6918      	ldr	r0, [r3, #16]
 800921e:	f7ff fcb9 	bl	8008b94 <__hi0bits>
 8009222:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009226:	e7df      	b.n	80091e8 <__d2b+0x70>
 8009228:	0800b25c 	.word	0x0800b25c
 800922c:	0800b2ec 	.word	0x0800b2ec

08009230 <__ratio>:
 8009230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	468a      	mov	sl, r1
 8009236:	4669      	mov	r1, sp
 8009238:	4683      	mov	fp, r0
 800923a:	f7ff ff4d 	bl	80090d8 <__b2d>
 800923e:	a901      	add	r1, sp, #4
 8009240:	4650      	mov	r0, sl
 8009242:	ec59 8b10 	vmov	r8, r9, d0
 8009246:	ee10 6a10 	vmov	r6, s0
 800924a:	f7ff ff45 	bl	80090d8 <__b2d>
 800924e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009252:	f8da 2010 	ldr.w	r2, [sl, #16]
 8009256:	eba3 0c02 	sub.w	ip, r3, r2
 800925a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800925e:	1a9b      	subs	r3, r3, r2
 8009260:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009264:	ec55 4b10 	vmov	r4, r5, d0
 8009268:	2b00      	cmp	r3, #0
 800926a:	ee10 0a10 	vmov	r0, s0
 800926e:	bfce      	itee	gt
 8009270:	464a      	movgt	r2, r9
 8009272:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009276:	462a      	movle	r2, r5
 8009278:	464f      	mov	r7, r9
 800927a:	4629      	mov	r1, r5
 800927c:	bfcc      	ite	gt
 800927e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009282:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009286:	ec47 6b17 	vmov	d7, r6, r7
 800928a:	ec41 0b16 	vmov	d6, r0, r1
 800928e:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8009292:	b003      	add	sp, #12
 8009294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009298 <__copybits>:
 8009298:	3901      	subs	r1, #1
 800929a:	b570      	push	{r4, r5, r6, lr}
 800929c:	1149      	asrs	r1, r1, #5
 800929e:	6914      	ldr	r4, [r2, #16]
 80092a0:	3101      	adds	r1, #1
 80092a2:	f102 0314 	add.w	r3, r2, #20
 80092a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092aa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092ae:	1f05      	subs	r5, r0, #4
 80092b0:	42a3      	cmp	r3, r4
 80092b2:	d30c      	bcc.n	80092ce <__copybits+0x36>
 80092b4:	1aa3      	subs	r3, r4, r2
 80092b6:	3b11      	subs	r3, #17
 80092b8:	f023 0303 	bic.w	r3, r3, #3
 80092bc:	3211      	adds	r2, #17
 80092be:	42a2      	cmp	r2, r4
 80092c0:	bf88      	it	hi
 80092c2:	2300      	movhi	r3, #0
 80092c4:	4418      	add	r0, r3
 80092c6:	2300      	movs	r3, #0
 80092c8:	4288      	cmp	r0, r1
 80092ca:	d305      	bcc.n	80092d8 <__copybits+0x40>
 80092cc:	bd70      	pop	{r4, r5, r6, pc}
 80092ce:	f853 6b04 	ldr.w	r6, [r3], #4
 80092d2:	f845 6f04 	str.w	r6, [r5, #4]!
 80092d6:	e7eb      	b.n	80092b0 <__copybits+0x18>
 80092d8:	f840 3b04 	str.w	r3, [r0], #4
 80092dc:	e7f4      	b.n	80092c8 <__copybits+0x30>

080092de <__any_on>:
 80092de:	f100 0214 	add.w	r2, r0, #20
 80092e2:	6900      	ldr	r0, [r0, #16]
 80092e4:	114b      	asrs	r3, r1, #5
 80092e6:	4298      	cmp	r0, r3
 80092e8:	b510      	push	{r4, lr}
 80092ea:	db11      	blt.n	8009310 <__any_on+0x32>
 80092ec:	dd0a      	ble.n	8009304 <__any_on+0x26>
 80092ee:	f011 011f 	ands.w	r1, r1, #31
 80092f2:	d007      	beq.n	8009304 <__any_on+0x26>
 80092f4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80092f8:	fa24 f001 	lsr.w	r0, r4, r1
 80092fc:	fa00 f101 	lsl.w	r1, r0, r1
 8009300:	428c      	cmp	r4, r1
 8009302:	d10b      	bne.n	800931c <__any_on+0x3e>
 8009304:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009308:	4293      	cmp	r3, r2
 800930a:	d803      	bhi.n	8009314 <__any_on+0x36>
 800930c:	2000      	movs	r0, #0
 800930e:	bd10      	pop	{r4, pc}
 8009310:	4603      	mov	r3, r0
 8009312:	e7f7      	b.n	8009304 <__any_on+0x26>
 8009314:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009318:	2900      	cmp	r1, #0
 800931a:	d0f5      	beq.n	8009308 <__any_on+0x2a>
 800931c:	2001      	movs	r0, #1
 800931e:	e7f6      	b.n	800930e <__any_on+0x30>

08009320 <_calloc_r>:
 8009320:	b513      	push	{r0, r1, r4, lr}
 8009322:	434a      	muls	r2, r1
 8009324:	4611      	mov	r1, r2
 8009326:	9201      	str	r2, [sp, #4]
 8009328:	f000 f85a 	bl	80093e0 <_malloc_r>
 800932c:	4604      	mov	r4, r0
 800932e:	b118      	cbz	r0, 8009338 <_calloc_r+0x18>
 8009330:	9a01      	ldr	r2, [sp, #4]
 8009332:	2100      	movs	r1, #0
 8009334:	f7fc fbd2 	bl	8005adc <memset>
 8009338:	4620      	mov	r0, r4
 800933a:	b002      	add	sp, #8
 800933c:	bd10      	pop	{r4, pc}
	...

08009340 <_free_r>:
 8009340:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009342:	2900      	cmp	r1, #0
 8009344:	d048      	beq.n	80093d8 <_free_r+0x98>
 8009346:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800934a:	9001      	str	r0, [sp, #4]
 800934c:	2b00      	cmp	r3, #0
 800934e:	f1a1 0404 	sub.w	r4, r1, #4
 8009352:	bfb8      	it	lt
 8009354:	18e4      	addlt	r4, r4, r3
 8009356:	f001 f847 	bl	800a3e8 <__malloc_lock>
 800935a:	4a20      	ldr	r2, [pc, #128]	; (80093dc <_free_r+0x9c>)
 800935c:	9801      	ldr	r0, [sp, #4]
 800935e:	6813      	ldr	r3, [r2, #0]
 8009360:	4615      	mov	r5, r2
 8009362:	b933      	cbnz	r3, 8009372 <_free_r+0x32>
 8009364:	6063      	str	r3, [r4, #4]
 8009366:	6014      	str	r4, [r2, #0]
 8009368:	b003      	add	sp, #12
 800936a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800936e:	f001 b841 	b.w	800a3f4 <__malloc_unlock>
 8009372:	42a3      	cmp	r3, r4
 8009374:	d90b      	bls.n	800938e <_free_r+0x4e>
 8009376:	6821      	ldr	r1, [r4, #0]
 8009378:	1862      	adds	r2, r4, r1
 800937a:	4293      	cmp	r3, r2
 800937c:	bf04      	itt	eq
 800937e:	681a      	ldreq	r2, [r3, #0]
 8009380:	685b      	ldreq	r3, [r3, #4]
 8009382:	6063      	str	r3, [r4, #4]
 8009384:	bf04      	itt	eq
 8009386:	1852      	addeq	r2, r2, r1
 8009388:	6022      	streq	r2, [r4, #0]
 800938a:	602c      	str	r4, [r5, #0]
 800938c:	e7ec      	b.n	8009368 <_free_r+0x28>
 800938e:	461a      	mov	r2, r3
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	b10b      	cbz	r3, 8009398 <_free_r+0x58>
 8009394:	42a3      	cmp	r3, r4
 8009396:	d9fa      	bls.n	800938e <_free_r+0x4e>
 8009398:	6811      	ldr	r1, [r2, #0]
 800939a:	1855      	adds	r5, r2, r1
 800939c:	42a5      	cmp	r5, r4
 800939e:	d10b      	bne.n	80093b8 <_free_r+0x78>
 80093a0:	6824      	ldr	r4, [r4, #0]
 80093a2:	4421      	add	r1, r4
 80093a4:	1854      	adds	r4, r2, r1
 80093a6:	42a3      	cmp	r3, r4
 80093a8:	6011      	str	r1, [r2, #0]
 80093aa:	d1dd      	bne.n	8009368 <_free_r+0x28>
 80093ac:	681c      	ldr	r4, [r3, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	6053      	str	r3, [r2, #4]
 80093b2:	4421      	add	r1, r4
 80093b4:	6011      	str	r1, [r2, #0]
 80093b6:	e7d7      	b.n	8009368 <_free_r+0x28>
 80093b8:	d902      	bls.n	80093c0 <_free_r+0x80>
 80093ba:	230c      	movs	r3, #12
 80093bc:	6003      	str	r3, [r0, #0]
 80093be:	e7d3      	b.n	8009368 <_free_r+0x28>
 80093c0:	6825      	ldr	r5, [r4, #0]
 80093c2:	1961      	adds	r1, r4, r5
 80093c4:	428b      	cmp	r3, r1
 80093c6:	bf04      	itt	eq
 80093c8:	6819      	ldreq	r1, [r3, #0]
 80093ca:	685b      	ldreq	r3, [r3, #4]
 80093cc:	6063      	str	r3, [r4, #4]
 80093ce:	bf04      	itt	eq
 80093d0:	1949      	addeq	r1, r1, r5
 80093d2:	6021      	streq	r1, [r4, #0]
 80093d4:	6054      	str	r4, [r2, #4]
 80093d6:	e7c7      	b.n	8009368 <_free_r+0x28>
 80093d8:	b003      	add	sp, #12
 80093da:	bd30      	pop	{r4, r5, pc}
 80093dc:	20000230 	.word	0x20000230

080093e0 <_malloc_r>:
 80093e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e2:	1ccd      	adds	r5, r1, #3
 80093e4:	f025 0503 	bic.w	r5, r5, #3
 80093e8:	3508      	adds	r5, #8
 80093ea:	2d0c      	cmp	r5, #12
 80093ec:	bf38      	it	cc
 80093ee:	250c      	movcc	r5, #12
 80093f0:	2d00      	cmp	r5, #0
 80093f2:	4606      	mov	r6, r0
 80093f4:	db01      	blt.n	80093fa <_malloc_r+0x1a>
 80093f6:	42a9      	cmp	r1, r5
 80093f8:	d903      	bls.n	8009402 <_malloc_r+0x22>
 80093fa:	230c      	movs	r3, #12
 80093fc:	6033      	str	r3, [r6, #0]
 80093fe:	2000      	movs	r0, #0
 8009400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009402:	f000 fff1 	bl	800a3e8 <__malloc_lock>
 8009406:	4921      	ldr	r1, [pc, #132]	; (800948c <_malloc_r+0xac>)
 8009408:	680a      	ldr	r2, [r1, #0]
 800940a:	4614      	mov	r4, r2
 800940c:	b99c      	cbnz	r4, 8009436 <_malloc_r+0x56>
 800940e:	4f20      	ldr	r7, [pc, #128]	; (8009490 <_malloc_r+0xb0>)
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	b923      	cbnz	r3, 800941e <_malloc_r+0x3e>
 8009414:	4621      	mov	r1, r4
 8009416:	4630      	mov	r0, r6
 8009418:	f000 fcd2 	bl	8009dc0 <_sbrk_r>
 800941c:	6038      	str	r0, [r7, #0]
 800941e:	4629      	mov	r1, r5
 8009420:	4630      	mov	r0, r6
 8009422:	f000 fccd 	bl	8009dc0 <_sbrk_r>
 8009426:	1c43      	adds	r3, r0, #1
 8009428:	d123      	bne.n	8009472 <_malloc_r+0x92>
 800942a:	230c      	movs	r3, #12
 800942c:	6033      	str	r3, [r6, #0]
 800942e:	4630      	mov	r0, r6
 8009430:	f000 ffe0 	bl	800a3f4 <__malloc_unlock>
 8009434:	e7e3      	b.n	80093fe <_malloc_r+0x1e>
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	1b5b      	subs	r3, r3, r5
 800943a:	d417      	bmi.n	800946c <_malloc_r+0x8c>
 800943c:	2b0b      	cmp	r3, #11
 800943e:	d903      	bls.n	8009448 <_malloc_r+0x68>
 8009440:	6023      	str	r3, [r4, #0]
 8009442:	441c      	add	r4, r3
 8009444:	6025      	str	r5, [r4, #0]
 8009446:	e004      	b.n	8009452 <_malloc_r+0x72>
 8009448:	6863      	ldr	r3, [r4, #4]
 800944a:	42a2      	cmp	r2, r4
 800944c:	bf0c      	ite	eq
 800944e:	600b      	streq	r3, [r1, #0]
 8009450:	6053      	strne	r3, [r2, #4]
 8009452:	4630      	mov	r0, r6
 8009454:	f000 ffce 	bl	800a3f4 <__malloc_unlock>
 8009458:	f104 000b 	add.w	r0, r4, #11
 800945c:	1d23      	adds	r3, r4, #4
 800945e:	f020 0007 	bic.w	r0, r0, #7
 8009462:	1ac2      	subs	r2, r0, r3
 8009464:	d0cc      	beq.n	8009400 <_malloc_r+0x20>
 8009466:	1a1b      	subs	r3, r3, r0
 8009468:	50a3      	str	r3, [r4, r2]
 800946a:	e7c9      	b.n	8009400 <_malloc_r+0x20>
 800946c:	4622      	mov	r2, r4
 800946e:	6864      	ldr	r4, [r4, #4]
 8009470:	e7cc      	b.n	800940c <_malloc_r+0x2c>
 8009472:	1cc4      	adds	r4, r0, #3
 8009474:	f024 0403 	bic.w	r4, r4, #3
 8009478:	42a0      	cmp	r0, r4
 800947a:	d0e3      	beq.n	8009444 <_malloc_r+0x64>
 800947c:	1a21      	subs	r1, r4, r0
 800947e:	4630      	mov	r0, r6
 8009480:	f000 fc9e 	bl	8009dc0 <_sbrk_r>
 8009484:	3001      	adds	r0, #1
 8009486:	d1dd      	bne.n	8009444 <_malloc_r+0x64>
 8009488:	e7cf      	b.n	800942a <_malloc_r+0x4a>
 800948a:	bf00      	nop
 800948c:	20000230 	.word	0x20000230
 8009490:	20000234 	.word	0x20000234

08009494 <__ssputs_r>:
 8009494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009498:	688e      	ldr	r6, [r1, #8]
 800949a:	429e      	cmp	r6, r3
 800949c:	4682      	mov	sl, r0
 800949e:	460c      	mov	r4, r1
 80094a0:	4690      	mov	r8, r2
 80094a2:	461f      	mov	r7, r3
 80094a4:	d838      	bhi.n	8009518 <__ssputs_r+0x84>
 80094a6:	898a      	ldrh	r2, [r1, #12]
 80094a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80094ac:	d032      	beq.n	8009514 <__ssputs_r+0x80>
 80094ae:	6825      	ldr	r5, [r4, #0]
 80094b0:	6909      	ldr	r1, [r1, #16]
 80094b2:	eba5 0901 	sub.w	r9, r5, r1
 80094b6:	6965      	ldr	r5, [r4, #20]
 80094b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094c0:	3301      	adds	r3, #1
 80094c2:	444b      	add	r3, r9
 80094c4:	106d      	asrs	r5, r5, #1
 80094c6:	429d      	cmp	r5, r3
 80094c8:	bf38      	it	cc
 80094ca:	461d      	movcc	r5, r3
 80094cc:	0553      	lsls	r3, r2, #21
 80094ce:	d531      	bpl.n	8009534 <__ssputs_r+0xa0>
 80094d0:	4629      	mov	r1, r5
 80094d2:	f7ff ff85 	bl	80093e0 <_malloc_r>
 80094d6:	4606      	mov	r6, r0
 80094d8:	b950      	cbnz	r0, 80094f0 <__ssputs_r+0x5c>
 80094da:	230c      	movs	r3, #12
 80094dc:	f8ca 3000 	str.w	r3, [sl]
 80094e0:	89a3      	ldrh	r3, [r4, #12]
 80094e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094e6:	81a3      	strh	r3, [r4, #12]
 80094e8:	f04f 30ff 	mov.w	r0, #4294967295
 80094ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f0:	6921      	ldr	r1, [r4, #16]
 80094f2:	464a      	mov	r2, r9
 80094f4:	f7ff fa4a 	bl	800898c <memcpy>
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80094fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009502:	81a3      	strh	r3, [r4, #12]
 8009504:	6126      	str	r6, [r4, #16]
 8009506:	6165      	str	r5, [r4, #20]
 8009508:	444e      	add	r6, r9
 800950a:	eba5 0509 	sub.w	r5, r5, r9
 800950e:	6026      	str	r6, [r4, #0]
 8009510:	60a5      	str	r5, [r4, #8]
 8009512:	463e      	mov	r6, r7
 8009514:	42be      	cmp	r6, r7
 8009516:	d900      	bls.n	800951a <__ssputs_r+0x86>
 8009518:	463e      	mov	r6, r7
 800951a:	4632      	mov	r2, r6
 800951c:	6820      	ldr	r0, [r4, #0]
 800951e:	4641      	mov	r1, r8
 8009520:	f000 ff48 	bl	800a3b4 <memmove>
 8009524:	68a3      	ldr	r3, [r4, #8]
 8009526:	6822      	ldr	r2, [r4, #0]
 8009528:	1b9b      	subs	r3, r3, r6
 800952a:	4432      	add	r2, r6
 800952c:	60a3      	str	r3, [r4, #8]
 800952e:	6022      	str	r2, [r4, #0]
 8009530:	2000      	movs	r0, #0
 8009532:	e7db      	b.n	80094ec <__ssputs_r+0x58>
 8009534:	462a      	mov	r2, r5
 8009536:	f000 ff63 	bl	800a400 <_realloc_r>
 800953a:	4606      	mov	r6, r0
 800953c:	2800      	cmp	r0, #0
 800953e:	d1e1      	bne.n	8009504 <__ssputs_r+0x70>
 8009540:	6921      	ldr	r1, [r4, #16]
 8009542:	4650      	mov	r0, sl
 8009544:	f7ff fefc 	bl	8009340 <_free_r>
 8009548:	e7c7      	b.n	80094da <__ssputs_r+0x46>
	...

0800954c <_svfiprintf_r>:
 800954c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009550:	4698      	mov	r8, r3
 8009552:	898b      	ldrh	r3, [r1, #12]
 8009554:	061b      	lsls	r3, r3, #24
 8009556:	b09d      	sub	sp, #116	; 0x74
 8009558:	4607      	mov	r7, r0
 800955a:	460d      	mov	r5, r1
 800955c:	4614      	mov	r4, r2
 800955e:	d50e      	bpl.n	800957e <_svfiprintf_r+0x32>
 8009560:	690b      	ldr	r3, [r1, #16]
 8009562:	b963      	cbnz	r3, 800957e <_svfiprintf_r+0x32>
 8009564:	2140      	movs	r1, #64	; 0x40
 8009566:	f7ff ff3b 	bl	80093e0 <_malloc_r>
 800956a:	6028      	str	r0, [r5, #0]
 800956c:	6128      	str	r0, [r5, #16]
 800956e:	b920      	cbnz	r0, 800957a <_svfiprintf_r+0x2e>
 8009570:	230c      	movs	r3, #12
 8009572:	603b      	str	r3, [r7, #0]
 8009574:	f04f 30ff 	mov.w	r0, #4294967295
 8009578:	e0d1      	b.n	800971e <_svfiprintf_r+0x1d2>
 800957a:	2340      	movs	r3, #64	; 0x40
 800957c:	616b      	str	r3, [r5, #20]
 800957e:	2300      	movs	r3, #0
 8009580:	9309      	str	r3, [sp, #36]	; 0x24
 8009582:	2320      	movs	r3, #32
 8009584:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009588:	f8cd 800c 	str.w	r8, [sp, #12]
 800958c:	2330      	movs	r3, #48	; 0x30
 800958e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009738 <_svfiprintf_r+0x1ec>
 8009592:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009596:	f04f 0901 	mov.w	r9, #1
 800959a:	4623      	mov	r3, r4
 800959c:	469a      	mov	sl, r3
 800959e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095a2:	b10a      	cbz	r2, 80095a8 <_svfiprintf_r+0x5c>
 80095a4:	2a25      	cmp	r2, #37	; 0x25
 80095a6:	d1f9      	bne.n	800959c <_svfiprintf_r+0x50>
 80095a8:	ebba 0b04 	subs.w	fp, sl, r4
 80095ac:	d00b      	beq.n	80095c6 <_svfiprintf_r+0x7a>
 80095ae:	465b      	mov	r3, fp
 80095b0:	4622      	mov	r2, r4
 80095b2:	4629      	mov	r1, r5
 80095b4:	4638      	mov	r0, r7
 80095b6:	f7ff ff6d 	bl	8009494 <__ssputs_r>
 80095ba:	3001      	adds	r0, #1
 80095bc:	f000 80aa 	beq.w	8009714 <_svfiprintf_r+0x1c8>
 80095c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095c2:	445a      	add	r2, fp
 80095c4:	9209      	str	r2, [sp, #36]	; 0x24
 80095c6:	f89a 3000 	ldrb.w	r3, [sl]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f000 80a2 	beq.w	8009714 <_svfiprintf_r+0x1c8>
 80095d0:	2300      	movs	r3, #0
 80095d2:	f04f 32ff 	mov.w	r2, #4294967295
 80095d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095da:	f10a 0a01 	add.w	sl, sl, #1
 80095de:	9304      	str	r3, [sp, #16]
 80095e0:	9307      	str	r3, [sp, #28]
 80095e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095e6:	931a      	str	r3, [sp, #104]	; 0x68
 80095e8:	4654      	mov	r4, sl
 80095ea:	2205      	movs	r2, #5
 80095ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f0:	4851      	ldr	r0, [pc, #324]	; (8009738 <_svfiprintf_r+0x1ec>)
 80095f2:	f7f6 fe2d 	bl	8000250 <memchr>
 80095f6:	9a04      	ldr	r2, [sp, #16]
 80095f8:	b9d8      	cbnz	r0, 8009632 <_svfiprintf_r+0xe6>
 80095fa:	06d0      	lsls	r0, r2, #27
 80095fc:	bf44      	itt	mi
 80095fe:	2320      	movmi	r3, #32
 8009600:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009604:	0711      	lsls	r1, r2, #28
 8009606:	bf44      	itt	mi
 8009608:	232b      	movmi	r3, #43	; 0x2b
 800960a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800960e:	f89a 3000 	ldrb.w	r3, [sl]
 8009612:	2b2a      	cmp	r3, #42	; 0x2a
 8009614:	d015      	beq.n	8009642 <_svfiprintf_r+0xf6>
 8009616:	9a07      	ldr	r2, [sp, #28]
 8009618:	4654      	mov	r4, sl
 800961a:	2000      	movs	r0, #0
 800961c:	f04f 0c0a 	mov.w	ip, #10
 8009620:	4621      	mov	r1, r4
 8009622:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009626:	3b30      	subs	r3, #48	; 0x30
 8009628:	2b09      	cmp	r3, #9
 800962a:	d94e      	bls.n	80096ca <_svfiprintf_r+0x17e>
 800962c:	b1b0      	cbz	r0, 800965c <_svfiprintf_r+0x110>
 800962e:	9207      	str	r2, [sp, #28]
 8009630:	e014      	b.n	800965c <_svfiprintf_r+0x110>
 8009632:	eba0 0308 	sub.w	r3, r0, r8
 8009636:	fa09 f303 	lsl.w	r3, r9, r3
 800963a:	4313      	orrs	r3, r2
 800963c:	9304      	str	r3, [sp, #16]
 800963e:	46a2      	mov	sl, r4
 8009640:	e7d2      	b.n	80095e8 <_svfiprintf_r+0x9c>
 8009642:	9b03      	ldr	r3, [sp, #12]
 8009644:	1d19      	adds	r1, r3, #4
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	9103      	str	r1, [sp, #12]
 800964a:	2b00      	cmp	r3, #0
 800964c:	bfbb      	ittet	lt
 800964e:	425b      	neglt	r3, r3
 8009650:	f042 0202 	orrlt.w	r2, r2, #2
 8009654:	9307      	strge	r3, [sp, #28]
 8009656:	9307      	strlt	r3, [sp, #28]
 8009658:	bfb8      	it	lt
 800965a:	9204      	strlt	r2, [sp, #16]
 800965c:	7823      	ldrb	r3, [r4, #0]
 800965e:	2b2e      	cmp	r3, #46	; 0x2e
 8009660:	d10c      	bne.n	800967c <_svfiprintf_r+0x130>
 8009662:	7863      	ldrb	r3, [r4, #1]
 8009664:	2b2a      	cmp	r3, #42	; 0x2a
 8009666:	d135      	bne.n	80096d4 <_svfiprintf_r+0x188>
 8009668:	9b03      	ldr	r3, [sp, #12]
 800966a:	1d1a      	adds	r2, r3, #4
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	9203      	str	r2, [sp, #12]
 8009670:	2b00      	cmp	r3, #0
 8009672:	bfb8      	it	lt
 8009674:	f04f 33ff 	movlt.w	r3, #4294967295
 8009678:	3402      	adds	r4, #2
 800967a:	9305      	str	r3, [sp, #20]
 800967c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009748 <_svfiprintf_r+0x1fc>
 8009680:	7821      	ldrb	r1, [r4, #0]
 8009682:	2203      	movs	r2, #3
 8009684:	4650      	mov	r0, sl
 8009686:	f7f6 fde3 	bl	8000250 <memchr>
 800968a:	b140      	cbz	r0, 800969e <_svfiprintf_r+0x152>
 800968c:	2340      	movs	r3, #64	; 0x40
 800968e:	eba0 000a 	sub.w	r0, r0, sl
 8009692:	fa03 f000 	lsl.w	r0, r3, r0
 8009696:	9b04      	ldr	r3, [sp, #16]
 8009698:	4303      	orrs	r3, r0
 800969a:	3401      	adds	r4, #1
 800969c:	9304      	str	r3, [sp, #16]
 800969e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a2:	4826      	ldr	r0, [pc, #152]	; (800973c <_svfiprintf_r+0x1f0>)
 80096a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80096a8:	2206      	movs	r2, #6
 80096aa:	f7f6 fdd1 	bl	8000250 <memchr>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	d038      	beq.n	8009724 <_svfiprintf_r+0x1d8>
 80096b2:	4b23      	ldr	r3, [pc, #140]	; (8009740 <_svfiprintf_r+0x1f4>)
 80096b4:	bb1b      	cbnz	r3, 80096fe <_svfiprintf_r+0x1b2>
 80096b6:	9b03      	ldr	r3, [sp, #12]
 80096b8:	3307      	adds	r3, #7
 80096ba:	f023 0307 	bic.w	r3, r3, #7
 80096be:	3308      	adds	r3, #8
 80096c0:	9303      	str	r3, [sp, #12]
 80096c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096c4:	4433      	add	r3, r6
 80096c6:	9309      	str	r3, [sp, #36]	; 0x24
 80096c8:	e767      	b.n	800959a <_svfiprintf_r+0x4e>
 80096ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80096ce:	460c      	mov	r4, r1
 80096d0:	2001      	movs	r0, #1
 80096d2:	e7a5      	b.n	8009620 <_svfiprintf_r+0xd4>
 80096d4:	2300      	movs	r3, #0
 80096d6:	3401      	adds	r4, #1
 80096d8:	9305      	str	r3, [sp, #20]
 80096da:	4619      	mov	r1, r3
 80096dc:	f04f 0c0a 	mov.w	ip, #10
 80096e0:	4620      	mov	r0, r4
 80096e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096e6:	3a30      	subs	r2, #48	; 0x30
 80096e8:	2a09      	cmp	r2, #9
 80096ea:	d903      	bls.n	80096f4 <_svfiprintf_r+0x1a8>
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d0c5      	beq.n	800967c <_svfiprintf_r+0x130>
 80096f0:	9105      	str	r1, [sp, #20]
 80096f2:	e7c3      	b.n	800967c <_svfiprintf_r+0x130>
 80096f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80096f8:	4604      	mov	r4, r0
 80096fa:	2301      	movs	r3, #1
 80096fc:	e7f0      	b.n	80096e0 <_svfiprintf_r+0x194>
 80096fe:	ab03      	add	r3, sp, #12
 8009700:	9300      	str	r3, [sp, #0]
 8009702:	462a      	mov	r2, r5
 8009704:	4b0f      	ldr	r3, [pc, #60]	; (8009744 <_svfiprintf_r+0x1f8>)
 8009706:	a904      	add	r1, sp, #16
 8009708:	4638      	mov	r0, r7
 800970a:	f7fc fa81 	bl	8005c10 <_printf_float>
 800970e:	1c42      	adds	r2, r0, #1
 8009710:	4606      	mov	r6, r0
 8009712:	d1d6      	bne.n	80096c2 <_svfiprintf_r+0x176>
 8009714:	89ab      	ldrh	r3, [r5, #12]
 8009716:	065b      	lsls	r3, r3, #25
 8009718:	f53f af2c 	bmi.w	8009574 <_svfiprintf_r+0x28>
 800971c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800971e:	b01d      	add	sp, #116	; 0x74
 8009720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009724:	ab03      	add	r3, sp, #12
 8009726:	9300      	str	r3, [sp, #0]
 8009728:	462a      	mov	r2, r5
 800972a:	4b06      	ldr	r3, [pc, #24]	; (8009744 <_svfiprintf_r+0x1f8>)
 800972c:	a904      	add	r1, sp, #16
 800972e:	4638      	mov	r0, r7
 8009730:	f7fc fcfa 	bl	8006128 <_printf_i>
 8009734:	e7eb      	b.n	800970e <_svfiprintf_r+0x1c2>
 8009736:	bf00      	nop
 8009738:	0800b44c 	.word	0x0800b44c
 800973c:	0800b456 	.word	0x0800b456
 8009740:	08005c11 	.word	0x08005c11
 8009744:	08009495 	.word	0x08009495
 8009748:	0800b452 	.word	0x0800b452

0800974c <_sungetc_r>:
 800974c:	b538      	push	{r3, r4, r5, lr}
 800974e:	1c4b      	adds	r3, r1, #1
 8009750:	4614      	mov	r4, r2
 8009752:	d103      	bne.n	800975c <_sungetc_r+0x10>
 8009754:	f04f 35ff 	mov.w	r5, #4294967295
 8009758:	4628      	mov	r0, r5
 800975a:	bd38      	pop	{r3, r4, r5, pc}
 800975c:	8993      	ldrh	r3, [r2, #12]
 800975e:	f023 0320 	bic.w	r3, r3, #32
 8009762:	8193      	strh	r3, [r2, #12]
 8009764:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009766:	6852      	ldr	r2, [r2, #4]
 8009768:	b2cd      	uxtb	r5, r1
 800976a:	b18b      	cbz	r3, 8009790 <_sungetc_r+0x44>
 800976c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800976e:	4293      	cmp	r3, r2
 8009770:	dd08      	ble.n	8009784 <_sungetc_r+0x38>
 8009772:	6823      	ldr	r3, [r4, #0]
 8009774:	1e5a      	subs	r2, r3, #1
 8009776:	6022      	str	r2, [r4, #0]
 8009778:	f803 5c01 	strb.w	r5, [r3, #-1]
 800977c:	6863      	ldr	r3, [r4, #4]
 800977e:	3301      	adds	r3, #1
 8009780:	6063      	str	r3, [r4, #4]
 8009782:	e7e9      	b.n	8009758 <_sungetc_r+0xc>
 8009784:	4621      	mov	r1, r4
 8009786:	f000 fbe3 	bl	8009f50 <__submore>
 800978a:	2800      	cmp	r0, #0
 800978c:	d0f1      	beq.n	8009772 <_sungetc_r+0x26>
 800978e:	e7e1      	b.n	8009754 <_sungetc_r+0x8>
 8009790:	6921      	ldr	r1, [r4, #16]
 8009792:	6823      	ldr	r3, [r4, #0]
 8009794:	b151      	cbz	r1, 80097ac <_sungetc_r+0x60>
 8009796:	4299      	cmp	r1, r3
 8009798:	d208      	bcs.n	80097ac <_sungetc_r+0x60>
 800979a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800979e:	42a9      	cmp	r1, r5
 80097a0:	d104      	bne.n	80097ac <_sungetc_r+0x60>
 80097a2:	3b01      	subs	r3, #1
 80097a4:	3201      	adds	r2, #1
 80097a6:	6023      	str	r3, [r4, #0]
 80097a8:	6062      	str	r2, [r4, #4]
 80097aa:	e7d5      	b.n	8009758 <_sungetc_r+0xc>
 80097ac:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80097b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097b4:	6363      	str	r3, [r4, #52]	; 0x34
 80097b6:	2303      	movs	r3, #3
 80097b8:	63a3      	str	r3, [r4, #56]	; 0x38
 80097ba:	4623      	mov	r3, r4
 80097bc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80097c0:	6023      	str	r3, [r4, #0]
 80097c2:	2301      	movs	r3, #1
 80097c4:	e7dc      	b.n	8009780 <_sungetc_r+0x34>

080097c6 <__ssrefill_r>:
 80097c6:	b510      	push	{r4, lr}
 80097c8:	460c      	mov	r4, r1
 80097ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80097cc:	b169      	cbz	r1, 80097ea <__ssrefill_r+0x24>
 80097ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097d2:	4299      	cmp	r1, r3
 80097d4:	d001      	beq.n	80097da <__ssrefill_r+0x14>
 80097d6:	f7ff fdb3 	bl	8009340 <_free_r>
 80097da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097dc:	6063      	str	r3, [r4, #4]
 80097de:	2000      	movs	r0, #0
 80097e0:	6360      	str	r0, [r4, #52]	; 0x34
 80097e2:	b113      	cbz	r3, 80097ea <__ssrefill_r+0x24>
 80097e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80097e6:	6023      	str	r3, [r4, #0]
 80097e8:	bd10      	pop	{r4, pc}
 80097ea:	6923      	ldr	r3, [r4, #16]
 80097ec:	6023      	str	r3, [r4, #0]
 80097ee:	2300      	movs	r3, #0
 80097f0:	6063      	str	r3, [r4, #4]
 80097f2:	89a3      	ldrh	r3, [r4, #12]
 80097f4:	f043 0320 	orr.w	r3, r3, #32
 80097f8:	81a3      	strh	r3, [r4, #12]
 80097fa:	f04f 30ff 	mov.w	r0, #4294967295
 80097fe:	e7f3      	b.n	80097e8 <__ssrefill_r+0x22>

08009800 <__ssvfiscanf_r>:
 8009800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009804:	460c      	mov	r4, r1
 8009806:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800980a:	2100      	movs	r1, #0
 800980c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009810:	49b2      	ldr	r1, [pc, #712]	; (8009adc <__ssvfiscanf_r+0x2dc>)
 8009812:	91a0      	str	r1, [sp, #640]	; 0x280
 8009814:	f10d 0804 	add.w	r8, sp, #4
 8009818:	49b1      	ldr	r1, [pc, #708]	; (8009ae0 <__ssvfiscanf_r+0x2e0>)
 800981a:	4fb2      	ldr	r7, [pc, #712]	; (8009ae4 <__ssvfiscanf_r+0x2e4>)
 800981c:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8009ae8 <__ssvfiscanf_r+0x2e8>
 8009820:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009824:	4606      	mov	r6, r0
 8009826:	91a1      	str	r1, [sp, #644]	; 0x284
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	f892 a000 	ldrb.w	sl, [r2]
 800982e:	f1ba 0f00 	cmp.w	sl, #0
 8009832:	f000 8151 	beq.w	8009ad8 <__ssvfiscanf_r+0x2d8>
 8009836:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800983a:	f013 0308 	ands.w	r3, r3, #8
 800983e:	f102 0501 	add.w	r5, r2, #1
 8009842:	d019      	beq.n	8009878 <__ssvfiscanf_r+0x78>
 8009844:	6863      	ldr	r3, [r4, #4]
 8009846:	2b00      	cmp	r3, #0
 8009848:	dd0f      	ble.n	800986a <__ssvfiscanf_r+0x6a>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	781a      	ldrb	r2, [r3, #0]
 800984e:	5cba      	ldrb	r2, [r7, r2]
 8009850:	0712      	lsls	r2, r2, #28
 8009852:	d401      	bmi.n	8009858 <__ssvfiscanf_r+0x58>
 8009854:	462a      	mov	r2, r5
 8009856:	e7e8      	b.n	800982a <__ssvfiscanf_r+0x2a>
 8009858:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800985a:	3201      	adds	r2, #1
 800985c:	9245      	str	r2, [sp, #276]	; 0x114
 800985e:	6862      	ldr	r2, [r4, #4]
 8009860:	3301      	adds	r3, #1
 8009862:	3a01      	subs	r2, #1
 8009864:	6062      	str	r2, [r4, #4]
 8009866:	6023      	str	r3, [r4, #0]
 8009868:	e7ec      	b.n	8009844 <__ssvfiscanf_r+0x44>
 800986a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800986c:	4621      	mov	r1, r4
 800986e:	4630      	mov	r0, r6
 8009870:	4798      	blx	r3
 8009872:	2800      	cmp	r0, #0
 8009874:	d0e9      	beq.n	800984a <__ssvfiscanf_r+0x4a>
 8009876:	e7ed      	b.n	8009854 <__ssvfiscanf_r+0x54>
 8009878:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800987c:	f040 8083 	bne.w	8009986 <__ssvfiscanf_r+0x186>
 8009880:	9341      	str	r3, [sp, #260]	; 0x104
 8009882:	9343      	str	r3, [sp, #268]	; 0x10c
 8009884:	7853      	ldrb	r3, [r2, #1]
 8009886:	2b2a      	cmp	r3, #42	; 0x2a
 8009888:	bf02      	ittt	eq
 800988a:	2310      	moveq	r3, #16
 800988c:	1c95      	addeq	r5, r2, #2
 800988e:	9341      	streq	r3, [sp, #260]	; 0x104
 8009890:	220a      	movs	r2, #10
 8009892:	46ab      	mov	fp, r5
 8009894:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8009898:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800989c:	2b09      	cmp	r3, #9
 800989e:	d91d      	bls.n	80098dc <__ssvfiscanf_r+0xdc>
 80098a0:	4891      	ldr	r0, [pc, #580]	; (8009ae8 <__ssvfiscanf_r+0x2e8>)
 80098a2:	2203      	movs	r2, #3
 80098a4:	f7f6 fcd4 	bl	8000250 <memchr>
 80098a8:	b140      	cbz	r0, 80098bc <__ssvfiscanf_r+0xbc>
 80098aa:	2301      	movs	r3, #1
 80098ac:	eba0 0009 	sub.w	r0, r0, r9
 80098b0:	fa03 f000 	lsl.w	r0, r3, r0
 80098b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80098b6:	4318      	orrs	r0, r3
 80098b8:	9041      	str	r0, [sp, #260]	; 0x104
 80098ba:	465d      	mov	r5, fp
 80098bc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80098c0:	2b78      	cmp	r3, #120	; 0x78
 80098c2:	d806      	bhi.n	80098d2 <__ssvfiscanf_r+0xd2>
 80098c4:	2b57      	cmp	r3, #87	; 0x57
 80098c6:	d810      	bhi.n	80098ea <__ssvfiscanf_r+0xea>
 80098c8:	2b25      	cmp	r3, #37	; 0x25
 80098ca:	d05c      	beq.n	8009986 <__ssvfiscanf_r+0x186>
 80098cc:	d856      	bhi.n	800997c <__ssvfiscanf_r+0x17c>
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d074      	beq.n	80099bc <__ssvfiscanf_r+0x1bc>
 80098d2:	2303      	movs	r3, #3
 80098d4:	9347      	str	r3, [sp, #284]	; 0x11c
 80098d6:	230a      	movs	r3, #10
 80098d8:	9342      	str	r3, [sp, #264]	; 0x108
 80098da:	e081      	b.n	80099e0 <__ssvfiscanf_r+0x1e0>
 80098dc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80098de:	fb02 1303 	mla	r3, r2, r3, r1
 80098e2:	3b30      	subs	r3, #48	; 0x30
 80098e4:	9343      	str	r3, [sp, #268]	; 0x10c
 80098e6:	465d      	mov	r5, fp
 80098e8:	e7d3      	b.n	8009892 <__ssvfiscanf_r+0x92>
 80098ea:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80098ee:	2a20      	cmp	r2, #32
 80098f0:	d8ef      	bhi.n	80098d2 <__ssvfiscanf_r+0xd2>
 80098f2:	a101      	add	r1, pc, #4	; (adr r1, 80098f8 <__ssvfiscanf_r+0xf8>)
 80098f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80098f8:	080099cb 	.word	0x080099cb
 80098fc:	080098d3 	.word	0x080098d3
 8009900:	080098d3 	.word	0x080098d3
 8009904:	08009a29 	.word	0x08009a29
 8009908:	080098d3 	.word	0x080098d3
 800990c:	080098d3 	.word	0x080098d3
 8009910:	080098d3 	.word	0x080098d3
 8009914:	080098d3 	.word	0x080098d3
 8009918:	080098d3 	.word	0x080098d3
 800991c:	080098d3 	.word	0x080098d3
 8009920:	080098d3 	.word	0x080098d3
 8009924:	08009a3f 	.word	0x08009a3f
 8009928:	08009a15 	.word	0x08009a15
 800992c:	08009983 	.word	0x08009983
 8009930:	08009983 	.word	0x08009983
 8009934:	08009983 	.word	0x08009983
 8009938:	080098d3 	.word	0x080098d3
 800993c:	08009a19 	.word	0x08009a19
 8009940:	080098d3 	.word	0x080098d3
 8009944:	080098d3 	.word	0x080098d3
 8009948:	080098d3 	.word	0x080098d3
 800994c:	080098d3 	.word	0x080098d3
 8009950:	08009a4f 	.word	0x08009a4f
 8009954:	08009a21 	.word	0x08009a21
 8009958:	080099c3 	.word	0x080099c3
 800995c:	080098d3 	.word	0x080098d3
 8009960:	080098d3 	.word	0x080098d3
 8009964:	08009a4b 	.word	0x08009a4b
 8009968:	080098d3 	.word	0x080098d3
 800996c:	08009a15 	.word	0x08009a15
 8009970:	080098d3 	.word	0x080098d3
 8009974:	080098d3 	.word	0x080098d3
 8009978:	080099cb 	.word	0x080099cb
 800997c:	3b45      	subs	r3, #69	; 0x45
 800997e:	2b02      	cmp	r3, #2
 8009980:	d8a7      	bhi.n	80098d2 <__ssvfiscanf_r+0xd2>
 8009982:	2305      	movs	r3, #5
 8009984:	e02b      	b.n	80099de <__ssvfiscanf_r+0x1de>
 8009986:	6863      	ldr	r3, [r4, #4]
 8009988:	2b00      	cmp	r3, #0
 800998a:	dd0d      	ble.n	80099a8 <__ssvfiscanf_r+0x1a8>
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	781a      	ldrb	r2, [r3, #0]
 8009990:	4552      	cmp	r2, sl
 8009992:	f040 80a1 	bne.w	8009ad8 <__ssvfiscanf_r+0x2d8>
 8009996:	3301      	adds	r3, #1
 8009998:	6862      	ldr	r2, [r4, #4]
 800999a:	6023      	str	r3, [r4, #0]
 800999c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800999e:	3a01      	subs	r2, #1
 80099a0:	3301      	adds	r3, #1
 80099a2:	6062      	str	r2, [r4, #4]
 80099a4:	9345      	str	r3, [sp, #276]	; 0x114
 80099a6:	e755      	b.n	8009854 <__ssvfiscanf_r+0x54>
 80099a8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80099aa:	4621      	mov	r1, r4
 80099ac:	4630      	mov	r0, r6
 80099ae:	4798      	blx	r3
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d0eb      	beq.n	800998c <__ssvfiscanf_r+0x18c>
 80099b4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80099b6:	2800      	cmp	r0, #0
 80099b8:	f040 8084 	bne.w	8009ac4 <__ssvfiscanf_r+0x2c4>
 80099bc:	f04f 30ff 	mov.w	r0, #4294967295
 80099c0:	e086      	b.n	8009ad0 <__ssvfiscanf_r+0x2d0>
 80099c2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80099c4:	f042 0220 	orr.w	r2, r2, #32
 80099c8:	9241      	str	r2, [sp, #260]	; 0x104
 80099ca:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80099cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099d0:	9241      	str	r2, [sp, #260]	; 0x104
 80099d2:	2210      	movs	r2, #16
 80099d4:	2b6f      	cmp	r3, #111	; 0x6f
 80099d6:	9242      	str	r2, [sp, #264]	; 0x108
 80099d8:	bf34      	ite	cc
 80099da:	2303      	movcc	r3, #3
 80099dc:	2304      	movcs	r3, #4
 80099de:	9347      	str	r3, [sp, #284]	; 0x11c
 80099e0:	6863      	ldr	r3, [r4, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	dd41      	ble.n	8009a6a <__ssvfiscanf_r+0x26a>
 80099e6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80099e8:	0659      	lsls	r1, r3, #25
 80099ea:	d404      	bmi.n	80099f6 <__ssvfiscanf_r+0x1f6>
 80099ec:	6823      	ldr	r3, [r4, #0]
 80099ee:	781a      	ldrb	r2, [r3, #0]
 80099f0:	5cba      	ldrb	r2, [r7, r2]
 80099f2:	0712      	lsls	r2, r2, #28
 80099f4:	d440      	bmi.n	8009a78 <__ssvfiscanf_r+0x278>
 80099f6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80099f8:	2b02      	cmp	r3, #2
 80099fa:	dc4f      	bgt.n	8009a9c <__ssvfiscanf_r+0x29c>
 80099fc:	466b      	mov	r3, sp
 80099fe:	4622      	mov	r2, r4
 8009a00:	a941      	add	r1, sp, #260	; 0x104
 8009a02:	4630      	mov	r0, r6
 8009a04:	f000 f874 	bl	8009af0 <_scanf_chars>
 8009a08:	2801      	cmp	r0, #1
 8009a0a:	d065      	beq.n	8009ad8 <__ssvfiscanf_r+0x2d8>
 8009a0c:	2802      	cmp	r0, #2
 8009a0e:	f47f af21 	bne.w	8009854 <__ssvfiscanf_r+0x54>
 8009a12:	e7cf      	b.n	80099b4 <__ssvfiscanf_r+0x1b4>
 8009a14:	220a      	movs	r2, #10
 8009a16:	e7dd      	b.n	80099d4 <__ssvfiscanf_r+0x1d4>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	9342      	str	r3, [sp, #264]	; 0x108
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	e7de      	b.n	80099de <__ssvfiscanf_r+0x1de>
 8009a20:	2308      	movs	r3, #8
 8009a22:	9342      	str	r3, [sp, #264]	; 0x108
 8009a24:	2304      	movs	r3, #4
 8009a26:	e7da      	b.n	80099de <__ssvfiscanf_r+0x1de>
 8009a28:	4629      	mov	r1, r5
 8009a2a:	4640      	mov	r0, r8
 8009a2c:	f000 f9d8 	bl	8009de0 <__sccl>
 8009a30:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a36:	9341      	str	r3, [sp, #260]	; 0x104
 8009a38:	4605      	mov	r5, r0
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e7cf      	b.n	80099de <__ssvfiscanf_r+0x1de>
 8009a3e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a44:	9341      	str	r3, [sp, #260]	; 0x104
 8009a46:	2300      	movs	r3, #0
 8009a48:	e7c9      	b.n	80099de <__ssvfiscanf_r+0x1de>
 8009a4a:	2302      	movs	r3, #2
 8009a4c:	e7c7      	b.n	80099de <__ssvfiscanf_r+0x1de>
 8009a4e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009a50:	06c3      	lsls	r3, r0, #27
 8009a52:	f53f aeff 	bmi.w	8009854 <__ssvfiscanf_r+0x54>
 8009a56:	9b00      	ldr	r3, [sp, #0]
 8009a58:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009a5a:	1d19      	adds	r1, r3, #4
 8009a5c:	9100      	str	r1, [sp, #0]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	07c0      	lsls	r0, r0, #31
 8009a62:	bf4c      	ite	mi
 8009a64:	801a      	strhmi	r2, [r3, #0]
 8009a66:	601a      	strpl	r2, [r3, #0]
 8009a68:	e6f4      	b.n	8009854 <__ssvfiscanf_r+0x54>
 8009a6a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	4630      	mov	r0, r6
 8009a70:	4798      	blx	r3
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d0b7      	beq.n	80099e6 <__ssvfiscanf_r+0x1e6>
 8009a76:	e79d      	b.n	80099b4 <__ssvfiscanf_r+0x1b4>
 8009a78:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009a7a:	3201      	adds	r2, #1
 8009a7c:	9245      	str	r2, [sp, #276]	; 0x114
 8009a7e:	6862      	ldr	r2, [r4, #4]
 8009a80:	3a01      	subs	r2, #1
 8009a82:	2a00      	cmp	r2, #0
 8009a84:	6062      	str	r2, [r4, #4]
 8009a86:	dd02      	ble.n	8009a8e <__ssvfiscanf_r+0x28e>
 8009a88:	3301      	adds	r3, #1
 8009a8a:	6023      	str	r3, [r4, #0]
 8009a8c:	e7ae      	b.n	80099ec <__ssvfiscanf_r+0x1ec>
 8009a8e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009a90:	4621      	mov	r1, r4
 8009a92:	4630      	mov	r0, r6
 8009a94:	4798      	blx	r3
 8009a96:	2800      	cmp	r0, #0
 8009a98:	d0a8      	beq.n	80099ec <__ssvfiscanf_r+0x1ec>
 8009a9a:	e78b      	b.n	80099b4 <__ssvfiscanf_r+0x1b4>
 8009a9c:	2b04      	cmp	r3, #4
 8009a9e:	dc06      	bgt.n	8009aae <__ssvfiscanf_r+0x2ae>
 8009aa0:	466b      	mov	r3, sp
 8009aa2:	4622      	mov	r2, r4
 8009aa4:	a941      	add	r1, sp, #260	; 0x104
 8009aa6:	4630      	mov	r0, r6
 8009aa8:	f000 f87a 	bl	8009ba0 <_scanf_i>
 8009aac:	e7ac      	b.n	8009a08 <__ssvfiscanf_r+0x208>
 8009aae:	4b0f      	ldr	r3, [pc, #60]	; (8009aec <__ssvfiscanf_r+0x2ec>)
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f43f aecf 	beq.w	8009854 <__ssvfiscanf_r+0x54>
 8009ab6:	466b      	mov	r3, sp
 8009ab8:	4622      	mov	r2, r4
 8009aba:	a941      	add	r1, sp, #260	; 0x104
 8009abc:	4630      	mov	r0, r6
 8009abe:	f7fc fc59 	bl	8006374 <_scanf_float>
 8009ac2:	e7a1      	b.n	8009a08 <__ssvfiscanf_r+0x208>
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009aca:	bf18      	it	ne
 8009acc:	f04f 30ff 	movne.w	r0, #4294967295
 8009ad0:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8009ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad8:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009ada:	e7f9      	b.n	8009ad0 <__ssvfiscanf_r+0x2d0>
 8009adc:	0800974d 	.word	0x0800974d
 8009ae0:	080097c7 	.word	0x080097c7
 8009ae4:	0800b0d9 	.word	0x0800b0d9
 8009ae8:	0800b452 	.word	0x0800b452
 8009aec:	08006375 	.word	0x08006375

08009af0 <_scanf_chars>:
 8009af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af4:	4615      	mov	r5, r2
 8009af6:	688a      	ldr	r2, [r1, #8]
 8009af8:	4680      	mov	r8, r0
 8009afa:	460c      	mov	r4, r1
 8009afc:	b932      	cbnz	r2, 8009b0c <_scanf_chars+0x1c>
 8009afe:	698a      	ldr	r2, [r1, #24]
 8009b00:	2a00      	cmp	r2, #0
 8009b02:	bf0c      	ite	eq
 8009b04:	2201      	moveq	r2, #1
 8009b06:	f04f 32ff 	movne.w	r2, #4294967295
 8009b0a:	608a      	str	r2, [r1, #8]
 8009b0c:	6822      	ldr	r2, [r4, #0]
 8009b0e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009b9c <_scanf_chars+0xac>
 8009b12:	06d1      	lsls	r1, r2, #27
 8009b14:	bf5f      	itttt	pl
 8009b16:	681a      	ldrpl	r2, [r3, #0]
 8009b18:	1d11      	addpl	r1, r2, #4
 8009b1a:	6019      	strpl	r1, [r3, #0]
 8009b1c:	6816      	ldrpl	r6, [r2, #0]
 8009b1e:	2700      	movs	r7, #0
 8009b20:	69a0      	ldr	r0, [r4, #24]
 8009b22:	b188      	cbz	r0, 8009b48 <_scanf_chars+0x58>
 8009b24:	2801      	cmp	r0, #1
 8009b26:	d107      	bne.n	8009b38 <_scanf_chars+0x48>
 8009b28:	682b      	ldr	r3, [r5, #0]
 8009b2a:	781a      	ldrb	r2, [r3, #0]
 8009b2c:	6963      	ldr	r3, [r4, #20]
 8009b2e:	5c9b      	ldrb	r3, [r3, r2]
 8009b30:	b953      	cbnz	r3, 8009b48 <_scanf_chars+0x58>
 8009b32:	bb27      	cbnz	r7, 8009b7e <_scanf_chars+0x8e>
 8009b34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b38:	2802      	cmp	r0, #2
 8009b3a:	d120      	bne.n	8009b7e <_scanf_chars+0x8e>
 8009b3c:	682b      	ldr	r3, [r5, #0]
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009b44:	071b      	lsls	r3, r3, #28
 8009b46:	d41a      	bmi.n	8009b7e <_scanf_chars+0x8e>
 8009b48:	6823      	ldr	r3, [r4, #0]
 8009b4a:	06da      	lsls	r2, r3, #27
 8009b4c:	bf5e      	ittt	pl
 8009b4e:	682b      	ldrpl	r3, [r5, #0]
 8009b50:	781b      	ldrbpl	r3, [r3, #0]
 8009b52:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009b56:	682a      	ldr	r2, [r5, #0]
 8009b58:	686b      	ldr	r3, [r5, #4]
 8009b5a:	3201      	adds	r2, #1
 8009b5c:	602a      	str	r2, [r5, #0]
 8009b5e:	68a2      	ldr	r2, [r4, #8]
 8009b60:	3b01      	subs	r3, #1
 8009b62:	3a01      	subs	r2, #1
 8009b64:	606b      	str	r3, [r5, #4]
 8009b66:	3701      	adds	r7, #1
 8009b68:	60a2      	str	r2, [r4, #8]
 8009b6a:	b142      	cbz	r2, 8009b7e <_scanf_chars+0x8e>
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	dcd7      	bgt.n	8009b20 <_scanf_chars+0x30>
 8009b70:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009b74:	4629      	mov	r1, r5
 8009b76:	4640      	mov	r0, r8
 8009b78:	4798      	blx	r3
 8009b7a:	2800      	cmp	r0, #0
 8009b7c:	d0d0      	beq.n	8009b20 <_scanf_chars+0x30>
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	f013 0310 	ands.w	r3, r3, #16
 8009b84:	d105      	bne.n	8009b92 <_scanf_chars+0xa2>
 8009b86:	68e2      	ldr	r2, [r4, #12]
 8009b88:	3201      	adds	r2, #1
 8009b8a:	60e2      	str	r2, [r4, #12]
 8009b8c:	69a2      	ldr	r2, [r4, #24]
 8009b8e:	b102      	cbz	r2, 8009b92 <_scanf_chars+0xa2>
 8009b90:	7033      	strb	r3, [r6, #0]
 8009b92:	6923      	ldr	r3, [r4, #16]
 8009b94:	441f      	add	r7, r3
 8009b96:	6127      	str	r7, [r4, #16]
 8009b98:	2000      	movs	r0, #0
 8009b9a:	e7cb      	b.n	8009b34 <_scanf_chars+0x44>
 8009b9c:	0800b0d9 	.word	0x0800b0d9

08009ba0 <_scanf_i>:
 8009ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba4:	4698      	mov	r8, r3
 8009ba6:	4b74      	ldr	r3, [pc, #464]	; (8009d78 <_scanf_i+0x1d8>)
 8009ba8:	460c      	mov	r4, r1
 8009baa:	4682      	mov	sl, r0
 8009bac:	4616      	mov	r6, r2
 8009bae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009bb2:	b087      	sub	sp, #28
 8009bb4:	ab03      	add	r3, sp, #12
 8009bb6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009bba:	4b70      	ldr	r3, [pc, #448]	; (8009d7c <_scanf_i+0x1dc>)
 8009bbc:	69a1      	ldr	r1, [r4, #24]
 8009bbe:	4a70      	ldr	r2, [pc, #448]	; (8009d80 <_scanf_i+0x1e0>)
 8009bc0:	2903      	cmp	r1, #3
 8009bc2:	bf18      	it	ne
 8009bc4:	461a      	movne	r2, r3
 8009bc6:	68a3      	ldr	r3, [r4, #8]
 8009bc8:	9201      	str	r2, [sp, #4]
 8009bca:	1e5a      	subs	r2, r3, #1
 8009bcc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009bd0:	bf88      	it	hi
 8009bd2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009bd6:	4627      	mov	r7, r4
 8009bd8:	bf82      	ittt	hi
 8009bda:	eb03 0905 	addhi.w	r9, r3, r5
 8009bde:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009be2:	60a3      	strhi	r3, [r4, #8]
 8009be4:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009be8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009bec:	bf98      	it	ls
 8009bee:	f04f 0900 	movls.w	r9, #0
 8009bf2:	6023      	str	r3, [r4, #0]
 8009bf4:	463d      	mov	r5, r7
 8009bf6:	f04f 0b00 	mov.w	fp, #0
 8009bfa:	6831      	ldr	r1, [r6, #0]
 8009bfc:	ab03      	add	r3, sp, #12
 8009bfe:	7809      	ldrb	r1, [r1, #0]
 8009c00:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009c04:	2202      	movs	r2, #2
 8009c06:	f7f6 fb23 	bl	8000250 <memchr>
 8009c0a:	b328      	cbz	r0, 8009c58 <_scanf_i+0xb8>
 8009c0c:	f1bb 0f01 	cmp.w	fp, #1
 8009c10:	d159      	bne.n	8009cc6 <_scanf_i+0x126>
 8009c12:	6862      	ldr	r2, [r4, #4]
 8009c14:	b92a      	cbnz	r2, 8009c22 <_scanf_i+0x82>
 8009c16:	6822      	ldr	r2, [r4, #0]
 8009c18:	2308      	movs	r3, #8
 8009c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c1e:	6063      	str	r3, [r4, #4]
 8009c20:	6022      	str	r2, [r4, #0]
 8009c22:	6822      	ldr	r2, [r4, #0]
 8009c24:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009c28:	6022      	str	r2, [r4, #0]
 8009c2a:	68a2      	ldr	r2, [r4, #8]
 8009c2c:	1e51      	subs	r1, r2, #1
 8009c2e:	60a1      	str	r1, [r4, #8]
 8009c30:	b192      	cbz	r2, 8009c58 <_scanf_i+0xb8>
 8009c32:	6832      	ldr	r2, [r6, #0]
 8009c34:	1c51      	adds	r1, r2, #1
 8009c36:	6031      	str	r1, [r6, #0]
 8009c38:	7812      	ldrb	r2, [r2, #0]
 8009c3a:	f805 2b01 	strb.w	r2, [r5], #1
 8009c3e:	6872      	ldr	r2, [r6, #4]
 8009c40:	3a01      	subs	r2, #1
 8009c42:	2a00      	cmp	r2, #0
 8009c44:	6072      	str	r2, [r6, #4]
 8009c46:	dc07      	bgt.n	8009c58 <_scanf_i+0xb8>
 8009c48:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009c4c:	4631      	mov	r1, r6
 8009c4e:	4650      	mov	r0, sl
 8009c50:	4790      	blx	r2
 8009c52:	2800      	cmp	r0, #0
 8009c54:	f040 8085 	bne.w	8009d62 <_scanf_i+0x1c2>
 8009c58:	f10b 0b01 	add.w	fp, fp, #1
 8009c5c:	f1bb 0f03 	cmp.w	fp, #3
 8009c60:	d1cb      	bne.n	8009bfa <_scanf_i+0x5a>
 8009c62:	6863      	ldr	r3, [r4, #4]
 8009c64:	b90b      	cbnz	r3, 8009c6a <_scanf_i+0xca>
 8009c66:	230a      	movs	r3, #10
 8009c68:	6063      	str	r3, [r4, #4]
 8009c6a:	6863      	ldr	r3, [r4, #4]
 8009c6c:	4945      	ldr	r1, [pc, #276]	; (8009d84 <_scanf_i+0x1e4>)
 8009c6e:	6960      	ldr	r0, [r4, #20]
 8009c70:	1ac9      	subs	r1, r1, r3
 8009c72:	f000 f8b5 	bl	8009de0 <__sccl>
 8009c76:	f04f 0b00 	mov.w	fp, #0
 8009c7a:	68a3      	ldr	r3, [r4, #8]
 8009c7c:	6822      	ldr	r2, [r4, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d03d      	beq.n	8009cfe <_scanf_i+0x15e>
 8009c82:	6831      	ldr	r1, [r6, #0]
 8009c84:	6960      	ldr	r0, [r4, #20]
 8009c86:	f891 c000 	ldrb.w	ip, [r1]
 8009c8a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	d035      	beq.n	8009cfe <_scanf_i+0x15e>
 8009c92:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009c96:	d124      	bne.n	8009ce2 <_scanf_i+0x142>
 8009c98:	0510      	lsls	r0, r2, #20
 8009c9a:	d522      	bpl.n	8009ce2 <_scanf_i+0x142>
 8009c9c:	f10b 0b01 	add.w	fp, fp, #1
 8009ca0:	f1b9 0f00 	cmp.w	r9, #0
 8009ca4:	d003      	beq.n	8009cae <_scanf_i+0x10e>
 8009ca6:	3301      	adds	r3, #1
 8009ca8:	f109 39ff 	add.w	r9, r9, #4294967295
 8009cac:	60a3      	str	r3, [r4, #8]
 8009cae:	6873      	ldr	r3, [r6, #4]
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	6073      	str	r3, [r6, #4]
 8009cb6:	dd1b      	ble.n	8009cf0 <_scanf_i+0x150>
 8009cb8:	6833      	ldr	r3, [r6, #0]
 8009cba:	3301      	adds	r3, #1
 8009cbc:	6033      	str	r3, [r6, #0]
 8009cbe:	68a3      	ldr	r3, [r4, #8]
 8009cc0:	3b01      	subs	r3, #1
 8009cc2:	60a3      	str	r3, [r4, #8]
 8009cc4:	e7d9      	b.n	8009c7a <_scanf_i+0xda>
 8009cc6:	f1bb 0f02 	cmp.w	fp, #2
 8009cca:	d1ae      	bne.n	8009c2a <_scanf_i+0x8a>
 8009ccc:	6822      	ldr	r2, [r4, #0]
 8009cce:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009cd2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009cd6:	d1bf      	bne.n	8009c58 <_scanf_i+0xb8>
 8009cd8:	2310      	movs	r3, #16
 8009cda:	6063      	str	r3, [r4, #4]
 8009cdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ce0:	e7a2      	b.n	8009c28 <_scanf_i+0x88>
 8009ce2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009ce6:	6022      	str	r2, [r4, #0]
 8009ce8:	780b      	ldrb	r3, [r1, #0]
 8009cea:	f805 3b01 	strb.w	r3, [r5], #1
 8009cee:	e7de      	b.n	8009cae <_scanf_i+0x10e>
 8009cf0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009cf4:	4631      	mov	r1, r6
 8009cf6:	4650      	mov	r0, sl
 8009cf8:	4798      	blx	r3
 8009cfa:	2800      	cmp	r0, #0
 8009cfc:	d0df      	beq.n	8009cbe <_scanf_i+0x11e>
 8009cfe:	6823      	ldr	r3, [r4, #0]
 8009d00:	05d9      	lsls	r1, r3, #23
 8009d02:	d50d      	bpl.n	8009d20 <_scanf_i+0x180>
 8009d04:	42bd      	cmp	r5, r7
 8009d06:	d909      	bls.n	8009d1c <_scanf_i+0x17c>
 8009d08:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009d0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d10:	4632      	mov	r2, r6
 8009d12:	4650      	mov	r0, sl
 8009d14:	4798      	blx	r3
 8009d16:	f105 39ff 	add.w	r9, r5, #4294967295
 8009d1a:	464d      	mov	r5, r9
 8009d1c:	42bd      	cmp	r5, r7
 8009d1e:	d028      	beq.n	8009d72 <_scanf_i+0x1d2>
 8009d20:	6822      	ldr	r2, [r4, #0]
 8009d22:	f012 0210 	ands.w	r2, r2, #16
 8009d26:	d113      	bne.n	8009d50 <_scanf_i+0x1b0>
 8009d28:	702a      	strb	r2, [r5, #0]
 8009d2a:	6863      	ldr	r3, [r4, #4]
 8009d2c:	9e01      	ldr	r6, [sp, #4]
 8009d2e:	4639      	mov	r1, r7
 8009d30:	4650      	mov	r0, sl
 8009d32:	47b0      	blx	r6
 8009d34:	f8d8 3000 	ldr.w	r3, [r8]
 8009d38:	6821      	ldr	r1, [r4, #0]
 8009d3a:	1d1a      	adds	r2, r3, #4
 8009d3c:	f8c8 2000 	str.w	r2, [r8]
 8009d40:	f011 0f20 	tst.w	r1, #32
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	d00f      	beq.n	8009d68 <_scanf_i+0x1c8>
 8009d48:	6018      	str	r0, [r3, #0]
 8009d4a:	68e3      	ldr	r3, [r4, #12]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	60e3      	str	r3, [r4, #12]
 8009d50:	1bed      	subs	r5, r5, r7
 8009d52:	44ab      	add	fp, r5
 8009d54:	6925      	ldr	r5, [r4, #16]
 8009d56:	445d      	add	r5, fp
 8009d58:	6125      	str	r5, [r4, #16]
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	b007      	add	sp, #28
 8009d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d62:	f04f 0b00 	mov.w	fp, #0
 8009d66:	e7ca      	b.n	8009cfe <_scanf_i+0x15e>
 8009d68:	07ca      	lsls	r2, r1, #31
 8009d6a:	bf4c      	ite	mi
 8009d6c:	8018      	strhmi	r0, [r3, #0]
 8009d6e:	6018      	strpl	r0, [r3, #0]
 8009d70:	e7eb      	b.n	8009d4a <_scanf_i+0x1aa>
 8009d72:	2001      	movs	r0, #1
 8009d74:	e7f2      	b.n	8009d5c <_scanf_i+0x1bc>
 8009d76:	bf00      	nop
 8009d78:	0800b028 	.word	0x0800b028
 8009d7c:	08009f4d 	.word	0x08009f4d
 8009d80:	080075e9 	.word	0x080075e9
 8009d84:	0800b476 	.word	0x0800b476

08009d88 <_read_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	4d07      	ldr	r5, [pc, #28]	; (8009da8 <_read_r+0x20>)
 8009d8c:	4604      	mov	r4, r0
 8009d8e:	4608      	mov	r0, r1
 8009d90:	4611      	mov	r1, r2
 8009d92:	2200      	movs	r2, #0
 8009d94:	602a      	str	r2, [r5, #0]
 8009d96:	461a      	mov	r2, r3
 8009d98:	f7f7 fed4 	bl	8001b44 <_read>
 8009d9c:	1c43      	adds	r3, r0, #1
 8009d9e:	d102      	bne.n	8009da6 <_read_r+0x1e>
 8009da0:	682b      	ldr	r3, [r5, #0]
 8009da2:	b103      	cbz	r3, 8009da6 <_read_r+0x1e>
 8009da4:	6023      	str	r3, [r4, #0]
 8009da6:	bd38      	pop	{r3, r4, r5, pc}
 8009da8:	20010618 	.word	0x20010618
 8009dac:	00000000 	.word	0x00000000

08009db0 <nan>:
 8009db0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009db8 <nan+0x8>
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	00000000 	.word	0x00000000
 8009dbc:	7ff80000 	.word	0x7ff80000

08009dc0 <_sbrk_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4d06      	ldr	r5, [pc, #24]	; (8009ddc <_sbrk_r+0x1c>)
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	4608      	mov	r0, r1
 8009dca:	602b      	str	r3, [r5, #0]
 8009dcc:	f7f7 ff28 	bl	8001c20 <_sbrk>
 8009dd0:	1c43      	adds	r3, r0, #1
 8009dd2:	d102      	bne.n	8009dda <_sbrk_r+0x1a>
 8009dd4:	682b      	ldr	r3, [r5, #0]
 8009dd6:	b103      	cbz	r3, 8009dda <_sbrk_r+0x1a>
 8009dd8:	6023      	str	r3, [r4, #0]
 8009dda:	bd38      	pop	{r3, r4, r5, pc}
 8009ddc:	20010618 	.word	0x20010618

08009de0 <__sccl>:
 8009de0:	b570      	push	{r4, r5, r6, lr}
 8009de2:	780b      	ldrb	r3, [r1, #0]
 8009de4:	4604      	mov	r4, r0
 8009de6:	2b5e      	cmp	r3, #94	; 0x5e
 8009de8:	bf0b      	itete	eq
 8009dea:	784b      	ldrbeq	r3, [r1, #1]
 8009dec:	1c48      	addne	r0, r1, #1
 8009dee:	1c88      	addeq	r0, r1, #2
 8009df0:	2200      	movne	r2, #0
 8009df2:	bf08      	it	eq
 8009df4:	2201      	moveq	r2, #1
 8009df6:	1e61      	subs	r1, r4, #1
 8009df8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009dfc:	f801 2f01 	strb.w	r2, [r1, #1]!
 8009e00:	42a9      	cmp	r1, r5
 8009e02:	d1fb      	bne.n	8009dfc <__sccl+0x1c>
 8009e04:	b90b      	cbnz	r3, 8009e0a <__sccl+0x2a>
 8009e06:	3801      	subs	r0, #1
 8009e08:	bd70      	pop	{r4, r5, r6, pc}
 8009e0a:	f082 0101 	eor.w	r1, r2, #1
 8009e0e:	54e1      	strb	r1, [r4, r3]
 8009e10:	1c42      	adds	r2, r0, #1
 8009e12:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8009e16:	2d2d      	cmp	r5, #45	; 0x2d
 8009e18:	f102 36ff 	add.w	r6, r2, #4294967295
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	d006      	beq.n	8009e2e <__sccl+0x4e>
 8009e20:	2d5d      	cmp	r5, #93	; 0x5d
 8009e22:	d0f1      	beq.n	8009e08 <__sccl+0x28>
 8009e24:	b90d      	cbnz	r5, 8009e2a <__sccl+0x4a>
 8009e26:	4630      	mov	r0, r6
 8009e28:	e7ee      	b.n	8009e08 <__sccl+0x28>
 8009e2a:	462b      	mov	r3, r5
 8009e2c:	e7ef      	b.n	8009e0e <__sccl+0x2e>
 8009e2e:	7816      	ldrb	r6, [r2, #0]
 8009e30:	2e5d      	cmp	r6, #93	; 0x5d
 8009e32:	d0fa      	beq.n	8009e2a <__sccl+0x4a>
 8009e34:	42b3      	cmp	r3, r6
 8009e36:	dcf8      	bgt.n	8009e2a <__sccl+0x4a>
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	4286      	cmp	r6, r0
 8009e3e:	5421      	strb	r1, [r4, r0]
 8009e40:	dcfb      	bgt.n	8009e3a <__sccl+0x5a>
 8009e42:	43d8      	mvns	r0, r3
 8009e44:	4430      	add	r0, r6
 8009e46:	1c5d      	adds	r5, r3, #1
 8009e48:	42b3      	cmp	r3, r6
 8009e4a:	bfa8      	it	ge
 8009e4c:	2000      	movge	r0, #0
 8009e4e:	182b      	adds	r3, r5, r0
 8009e50:	3202      	adds	r2, #2
 8009e52:	e7de      	b.n	8009e12 <__sccl+0x32>

08009e54 <_strtoul_l.isra.0>:
 8009e54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e58:	4e3b      	ldr	r6, [pc, #236]	; (8009f48 <_strtoul_l.isra.0+0xf4>)
 8009e5a:	4686      	mov	lr, r0
 8009e5c:	468c      	mov	ip, r1
 8009e5e:	4660      	mov	r0, ip
 8009e60:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8009e64:	5da5      	ldrb	r5, [r4, r6]
 8009e66:	f015 0508 	ands.w	r5, r5, #8
 8009e6a:	d1f8      	bne.n	8009e5e <_strtoul_l.isra.0+0xa>
 8009e6c:	2c2d      	cmp	r4, #45	; 0x2d
 8009e6e:	d134      	bne.n	8009eda <_strtoul_l.isra.0+0x86>
 8009e70:	f89c 4000 	ldrb.w	r4, [ip]
 8009e74:	f04f 0801 	mov.w	r8, #1
 8009e78:	f100 0c02 	add.w	ip, r0, #2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d05e      	beq.n	8009f3e <_strtoul_l.isra.0+0xea>
 8009e80:	2b10      	cmp	r3, #16
 8009e82:	d10c      	bne.n	8009e9e <_strtoul_l.isra.0+0x4a>
 8009e84:	2c30      	cmp	r4, #48	; 0x30
 8009e86:	d10a      	bne.n	8009e9e <_strtoul_l.isra.0+0x4a>
 8009e88:	f89c 0000 	ldrb.w	r0, [ip]
 8009e8c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009e90:	2858      	cmp	r0, #88	; 0x58
 8009e92:	d14f      	bne.n	8009f34 <_strtoul_l.isra.0+0xe0>
 8009e94:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8009e98:	2310      	movs	r3, #16
 8009e9a:	f10c 0c02 	add.w	ip, ip, #2
 8009e9e:	f04f 37ff 	mov.w	r7, #4294967295
 8009ea2:	2500      	movs	r5, #0
 8009ea4:	fbb7 f7f3 	udiv	r7, r7, r3
 8009ea8:	fb03 f907 	mul.w	r9, r3, r7
 8009eac:	ea6f 0909 	mvn.w	r9, r9
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8009eb6:	2e09      	cmp	r6, #9
 8009eb8:	d818      	bhi.n	8009eec <_strtoul_l.isra.0+0x98>
 8009eba:	4634      	mov	r4, r6
 8009ebc:	42a3      	cmp	r3, r4
 8009ebe:	dd24      	ble.n	8009f0a <_strtoul_l.isra.0+0xb6>
 8009ec0:	2d00      	cmp	r5, #0
 8009ec2:	db1f      	blt.n	8009f04 <_strtoul_l.isra.0+0xb0>
 8009ec4:	4287      	cmp	r7, r0
 8009ec6:	d31d      	bcc.n	8009f04 <_strtoul_l.isra.0+0xb0>
 8009ec8:	d101      	bne.n	8009ece <_strtoul_l.isra.0+0x7a>
 8009eca:	45a1      	cmp	r9, r4
 8009ecc:	db1a      	blt.n	8009f04 <_strtoul_l.isra.0+0xb0>
 8009ece:	fb00 4003 	mla	r0, r0, r3, r4
 8009ed2:	2501      	movs	r5, #1
 8009ed4:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8009ed8:	e7eb      	b.n	8009eb2 <_strtoul_l.isra.0+0x5e>
 8009eda:	2c2b      	cmp	r4, #43	; 0x2b
 8009edc:	bf08      	it	eq
 8009ede:	f89c 4000 	ldrbeq.w	r4, [ip]
 8009ee2:	46a8      	mov	r8, r5
 8009ee4:	bf08      	it	eq
 8009ee6:	f100 0c02 	addeq.w	ip, r0, #2
 8009eea:	e7c7      	b.n	8009e7c <_strtoul_l.isra.0+0x28>
 8009eec:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8009ef0:	2e19      	cmp	r6, #25
 8009ef2:	d801      	bhi.n	8009ef8 <_strtoul_l.isra.0+0xa4>
 8009ef4:	3c37      	subs	r4, #55	; 0x37
 8009ef6:	e7e1      	b.n	8009ebc <_strtoul_l.isra.0+0x68>
 8009ef8:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8009efc:	2e19      	cmp	r6, #25
 8009efe:	d804      	bhi.n	8009f0a <_strtoul_l.isra.0+0xb6>
 8009f00:	3c57      	subs	r4, #87	; 0x57
 8009f02:	e7db      	b.n	8009ebc <_strtoul_l.isra.0+0x68>
 8009f04:	f04f 35ff 	mov.w	r5, #4294967295
 8009f08:	e7e4      	b.n	8009ed4 <_strtoul_l.isra.0+0x80>
 8009f0a:	2d00      	cmp	r5, #0
 8009f0c:	da07      	bge.n	8009f1e <_strtoul_l.isra.0+0xca>
 8009f0e:	2322      	movs	r3, #34	; 0x22
 8009f10:	f8ce 3000 	str.w	r3, [lr]
 8009f14:	f04f 30ff 	mov.w	r0, #4294967295
 8009f18:	b942      	cbnz	r2, 8009f2c <_strtoul_l.isra.0+0xd8>
 8009f1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f1e:	f1b8 0f00 	cmp.w	r8, #0
 8009f22:	d000      	beq.n	8009f26 <_strtoul_l.isra.0+0xd2>
 8009f24:	4240      	negs	r0, r0
 8009f26:	2a00      	cmp	r2, #0
 8009f28:	d0f7      	beq.n	8009f1a <_strtoul_l.isra.0+0xc6>
 8009f2a:	b10d      	cbz	r5, 8009f30 <_strtoul_l.isra.0+0xdc>
 8009f2c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8009f30:	6011      	str	r1, [r2, #0]
 8009f32:	e7f2      	b.n	8009f1a <_strtoul_l.isra.0+0xc6>
 8009f34:	2430      	movs	r4, #48	; 0x30
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1b1      	bne.n	8009e9e <_strtoul_l.isra.0+0x4a>
 8009f3a:	2308      	movs	r3, #8
 8009f3c:	e7af      	b.n	8009e9e <_strtoul_l.isra.0+0x4a>
 8009f3e:	2c30      	cmp	r4, #48	; 0x30
 8009f40:	d0a2      	beq.n	8009e88 <_strtoul_l.isra.0+0x34>
 8009f42:	230a      	movs	r3, #10
 8009f44:	e7ab      	b.n	8009e9e <_strtoul_l.isra.0+0x4a>
 8009f46:	bf00      	nop
 8009f48:	0800b0d9 	.word	0x0800b0d9

08009f4c <_strtoul_r>:
 8009f4c:	f7ff bf82 	b.w	8009e54 <_strtoul_l.isra.0>

08009f50 <__submore>:
 8009f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f54:	460c      	mov	r4, r1
 8009f56:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009f58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f5c:	4299      	cmp	r1, r3
 8009f5e:	d11d      	bne.n	8009f9c <__submore+0x4c>
 8009f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009f64:	f7ff fa3c 	bl	80093e0 <_malloc_r>
 8009f68:	b918      	cbnz	r0, 8009f72 <__submore+0x22>
 8009f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f76:	63a3      	str	r3, [r4, #56]	; 0x38
 8009f78:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009f7c:	6360      	str	r0, [r4, #52]	; 0x34
 8009f7e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009f82:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009f86:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009f8a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009f8e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8009f92:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009f96:	6020      	str	r0, [r4, #0]
 8009f98:	2000      	movs	r0, #0
 8009f9a:	e7e8      	b.n	8009f6e <__submore+0x1e>
 8009f9c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009f9e:	0077      	lsls	r7, r6, #1
 8009fa0:	463a      	mov	r2, r7
 8009fa2:	f000 fa2d 	bl	800a400 <_realloc_r>
 8009fa6:	4605      	mov	r5, r0
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	d0de      	beq.n	8009f6a <__submore+0x1a>
 8009fac:	eb00 0806 	add.w	r8, r0, r6
 8009fb0:	4601      	mov	r1, r0
 8009fb2:	4632      	mov	r2, r6
 8009fb4:	4640      	mov	r0, r8
 8009fb6:	f7fe fce9 	bl	800898c <memcpy>
 8009fba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009fbe:	f8c4 8000 	str.w	r8, [r4]
 8009fc2:	e7e9      	b.n	8009f98 <__submore+0x48>

08009fc4 <__ascii_wctomb>:
 8009fc4:	b149      	cbz	r1, 8009fda <__ascii_wctomb+0x16>
 8009fc6:	2aff      	cmp	r2, #255	; 0xff
 8009fc8:	bf85      	ittet	hi
 8009fca:	238a      	movhi	r3, #138	; 0x8a
 8009fcc:	6003      	strhi	r3, [r0, #0]
 8009fce:	700a      	strbls	r2, [r1, #0]
 8009fd0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009fd4:	bf98      	it	ls
 8009fd6:	2001      	movls	r0, #1
 8009fd8:	4770      	bx	lr
 8009fda:	4608      	mov	r0, r1
 8009fdc:	4770      	bx	lr
	...

08009fe0 <__assert_func>:
 8009fe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fe2:	4614      	mov	r4, r2
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	4b09      	ldr	r3, [pc, #36]	; (800a00c <__assert_func+0x2c>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4605      	mov	r5, r0
 8009fec:	68d8      	ldr	r0, [r3, #12]
 8009fee:	b14c      	cbz	r4, 800a004 <__assert_func+0x24>
 8009ff0:	4b07      	ldr	r3, [pc, #28]	; (800a010 <__assert_func+0x30>)
 8009ff2:	9100      	str	r1, [sp, #0]
 8009ff4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ff8:	4906      	ldr	r1, [pc, #24]	; (800a014 <__assert_func+0x34>)
 8009ffa:	462b      	mov	r3, r5
 8009ffc:	f000 f9a6 	bl	800a34c <fiprintf>
 800a000:	f000 fc3e 	bl	800a880 <abort>
 800a004:	4b04      	ldr	r3, [pc, #16]	; (800a018 <__assert_func+0x38>)
 800a006:	461c      	mov	r4, r3
 800a008:	e7f3      	b.n	8009ff2 <__assert_func+0x12>
 800a00a:	bf00      	nop
 800a00c:	20000038 	.word	0x20000038
 800a010:	0800b478 	.word	0x0800b478
 800a014:	0800b485 	.word	0x0800b485
 800a018:	0800b4b3 	.word	0x0800b4b3

0800a01c <__sflush_r>:
 800a01c:	898a      	ldrh	r2, [r1, #12]
 800a01e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a022:	4605      	mov	r5, r0
 800a024:	0710      	lsls	r0, r2, #28
 800a026:	460c      	mov	r4, r1
 800a028:	d458      	bmi.n	800a0dc <__sflush_r+0xc0>
 800a02a:	684b      	ldr	r3, [r1, #4]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	dc05      	bgt.n	800a03c <__sflush_r+0x20>
 800a030:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a032:	2b00      	cmp	r3, #0
 800a034:	dc02      	bgt.n	800a03c <__sflush_r+0x20>
 800a036:	2000      	movs	r0, #0
 800a038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a03e:	2e00      	cmp	r6, #0
 800a040:	d0f9      	beq.n	800a036 <__sflush_r+0x1a>
 800a042:	2300      	movs	r3, #0
 800a044:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a048:	682f      	ldr	r7, [r5, #0]
 800a04a:	602b      	str	r3, [r5, #0]
 800a04c:	d032      	beq.n	800a0b4 <__sflush_r+0x98>
 800a04e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a050:	89a3      	ldrh	r3, [r4, #12]
 800a052:	075a      	lsls	r2, r3, #29
 800a054:	d505      	bpl.n	800a062 <__sflush_r+0x46>
 800a056:	6863      	ldr	r3, [r4, #4]
 800a058:	1ac0      	subs	r0, r0, r3
 800a05a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a05c:	b10b      	cbz	r3, 800a062 <__sflush_r+0x46>
 800a05e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a060:	1ac0      	subs	r0, r0, r3
 800a062:	2300      	movs	r3, #0
 800a064:	4602      	mov	r2, r0
 800a066:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a068:	6a21      	ldr	r1, [r4, #32]
 800a06a:	4628      	mov	r0, r5
 800a06c:	47b0      	blx	r6
 800a06e:	1c43      	adds	r3, r0, #1
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	d106      	bne.n	800a082 <__sflush_r+0x66>
 800a074:	6829      	ldr	r1, [r5, #0]
 800a076:	291d      	cmp	r1, #29
 800a078:	d82c      	bhi.n	800a0d4 <__sflush_r+0xb8>
 800a07a:	4a2a      	ldr	r2, [pc, #168]	; (800a124 <__sflush_r+0x108>)
 800a07c:	40ca      	lsrs	r2, r1
 800a07e:	07d6      	lsls	r6, r2, #31
 800a080:	d528      	bpl.n	800a0d4 <__sflush_r+0xb8>
 800a082:	2200      	movs	r2, #0
 800a084:	6062      	str	r2, [r4, #4]
 800a086:	04d9      	lsls	r1, r3, #19
 800a088:	6922      	ldr	r2, [r4, #16]
 800a08a:	6022      	str	r2, [r4, #0]
 800a08c:	d504      	bpl.n	800a098 <__sflush_r+0x7c>
 800a08e:	1c42      	adds	r2, r0, #1
 800a090:	d101      	bne.n	800a096 <__sflush_r+0x7a>
 800a092:	682b      	ldr	r3, [r5, #0]
 800a094:	b903      	cbnz	r3, 800a098 <__sflush_r+0x7c>
 800a096:	6560      	str	r0, [r4, #84]	; 0x54
 800a098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a09a:	602f      	str	r7, [r5, #0]
 800a09c:	2900      	cmp	r1, #0
 800a09e:	d0ca      	beq.n	800a036 <__sflush_r+0x1a>
 800a0a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0a4:	4299      	cmp	r1, r3
 800a0a6:	d002      	beq.n	800a0ae <__sflush_r+0x92>
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	f7ff f949 	bl	8009340 <_free_r>
 800a0ae:	2000      	movs	r0, #0
 800a0b0:	6360      	str	r0, [r4, #52]	; 0x34
 800a0b2:	e7c1      	b.n	800a038 <__sflush_r+0x1c>
 800a0b4:	6a21      	ldr	r1, [r4, #32]
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	47b0      	blx	r6
 800a0bc:	1c41      	adds	r1, r0, #1
 800a0be:	d1c7      	bne.n	800a050 <__sflush_r+0x34>
 800a0c0:	682b      	ldr	r3, [r5, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d0c4      	beq.n	800a050 <__sflush_r+0x34>
 800a0c6:	2b1d      	cmp	r3, #29
 800a0c8:	d001      	beq.n	800a0ce <__sflush_r+0xb2>
 800a0ca:	2b16      	cmp	r3, #22
 800a0cc:	d101      	bne.n	800a0d2 <__sflush_r+0xb6>
 800a0ce:	602f      	str	r7, [r5, #0]
 800a0d0:	e7b1      	b.n	800a036 <__sflush_r+0x1a>
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0d8:	81a3      	strh	r3, [r4, #12]
 800a0da:	e7ad      	b.n	800a038 <__sflush_r+0x1c>
 800a0dc:	690f      	ldr	r7, [r1, #16]
 800a0de:	2f00      	cmp	r7, #0
 800a0e0:	d0a9      	beq.n	800a036 <__sflush_r+0x1a>
 800a0e2:	0793      	lsls	r3, r2, #30
 800a0e4:	680e      	ldr	r6, [r1, #0]
 800a0e6:	bf08      	it	eq
 800a0e8:	694b      	ldreq	r3, [r1, #20]
 800a0ea:	600f      	str	r7, [r1, #0]
 800a0ec:	bf18      	it	ne
 800a0ee:	2300      	movne	r3, #0
 800a0f0:	eba6 0807 	sub.w	r8, r6, r7
 800a0f4:	608b      	str	r3, [r1, #8]
 800a0f6:	f1b8 0f00 	cmp.w	r8, #0
 800a0fa:	dd9c      	ble.n	800a036 <__sflush_r+0x1a>
 800a0fc:	6a21      	ldr	r1, [r4, #32]
 800a0fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a100:	4643      	mov	r3, r8
 800a102:	463a      	mov	r2, r7
 800a104:	4628      	mov	r0, r5
 800a106:	47b0      	blx	r6
 800a108:	2800      	cmp	r0, #0
 800a10a:	dc06      	bgt.n	800a11a <__sflush_r+0xfe>
 800a10c:	89a3      	ldrh	r3, [r4, #12]
 800a10e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a112:	81a3      	strh	r3, [r4, #12]
 800a114:	f04f 30ff 	mov.w	r0, #4294967295
 800a118:	e78e      	b.n	800a038 <__sflush_r+0x1c>
 800a11a:	4407      	add	r7, r0
 800a11c:	eba8 0800 	sub.w	r8, r8, r0
 800a120:	e7e9      	b.n	800a0f6 <__sflush_r+0xda>
 800a122:	bf00      	nop
 800a124:	20400001 	.word	0x20400001

0800a128 <_fflush_r>:
 800a128:	b538      	push	{r3, r4, r5, lr}
 800a12a:	690b      	ldr	r3, [r1, #16]
 800a12c:	4605      	mov	r5, r0
 800a12e:	460c      	mov	r4, r1
 800a130:	b913      	cbnz	r3, 800a138 <_fflush_r+0x10>
 800a132:	2500      	movs	r5, #0
 800a134:	4628      	mov	r0, r5
 800a136:	bd38      	pop	{r3, r4, r5, pc}
 800a138:	b118      	cbz	r0, 800a142 <_fflush_r+0x1a>
 800a13a:	6983      	ldr	r3, [r0, #24]
 800a13c:	b90b      	cbnz	r3, 800a142 <_fflush_r+0x1a>
 800a13e:	f000 f887 	bl	800a250 <__sinit>
 800a142:	4b14      	ldr	r3, [pc, #80]	; (800a194 <_fflush_r+0x6c>)
 800a144:	429c      	cmp	r4, r3
 800a146:	d11b      	bne.n	800a180 <_fflush_r+0x58>
 800a148:	686c      	ldr	r4, [r5, #4]
 800a14a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d0ef      	beq.n	800a132 <_fflush_r+0xa>
 800a152:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a154:	07d0      	lsls	r0, r2, #31
 800a156:	d404      	bmi.n	800a162 <_fflush_r+0x3a>
 800a158:	0599      	lsls	r1, r3, #22
 800a15a:	d402      	bmi.n	800a162 <_fflush_r+0x3a>
 800a15c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a15e:	f000 f927 	bl	800a3b0 <__retarget_lock_acquire_recursive>
 800a162:	4628      	mov	r0, r5
 800a164:	4621      	mov	r1, r4
 800a166:	f7ff ff59 	bl	800a01c <__sflush_r>
 800a16a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a16c:	07da      	lsls	r2, r3, #31
 800a16e:	4605      	mov	r5, r0
 800a170:	d4e0      	bmi.n	800a134 <_fflush_r+0xc>
 800a172:	89a3      	ldrh	r3, [r4, #12]
 800a174:	059b      	lsls	r3, r3, #22
 800a176:	d4dd      	bmi.n	800a134 <_fflush_r+0xc>
 800a178:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a17a:	f000 f91a 	bl	800a3b2 <__retarget_lock_release_recursive>
 800a17e:	e7d9      	b.n	800a134 <_fflush_r+0xc>
 800a180:	4b05      	ldr	r3, [pc, #20]	; (800a198 <_fflush_r+0x70>)
 800a182:	429c      	cmp	r4, r3
 800a184:	d101      	bne.n	800a18a <_fflush_r+0x62>
 800a186:	68ac      	ldr	r4, [r5, #8]
 800a188:	e7df      	b.n	800a14a <_fflush_r+0x22>
 800a18a:	4b04      	ldr	r3, [pc, #16]	; (800a19c <_fflush_r+0x74>)
 800a18c:	429c      	cmp	r4, r3
 800a18e:	bf08      	it	eq
 800a190:	68ec      	ldreq	r4, [r5, #12]
 800a192:	e7da      	b.n	800a14a <_fflush_r+0x22>
 800a194:	0800b4d4 	.word	0x0800b4d4
 800a198:	0800b4f4 	.word	0x0800b4f4
 800a19c:	0800b4b4 	.word	0x0800b4b4

0800a1a0 <std>:
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	b510      	push	{r4, lr}
 800a1a4:	4604      	mov	r4, r0
 800a1a6:	e9c0 3300 	strd	r3, r3, [r0]
 800a1aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1ae:	6083      	str	r3, [r0, #8]
 800a1b0:	8181      	strh	r1, [r0, #12]
 800a1b2:	6643      	str	r3, [r0, #100]	; 0x64
 800a1b4:	81c2      	strh	r2, [r0, #14]
 800a1b6:	6183      	str	r3, [r0, #24]
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	2208      	movs	r2, #8
 800a1bc:	305c      	adds	r0, #92	; 0x5c
 800a1be:	f7fb fc8d 	bl	8005adc <memset>
 800a1c2:	4b05      	ldr	r3, [pc, #20]	; (800a1d8 <std+0x38>)
 800a1c4:	6263      	str	r3, [r4, #36]	; 0x24
 800a1c6:	4b05      	ldr	r3, [pc, #20]	; (800a1dc <std+0x3c>)
 800a1c8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1ca:	4b05      	ldr	r3, [pc, #20]	; (800a1e0 <std+0x40>)
 800a1cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a1ce:	4b05      	ldr	r3, [pc, #20]	; (800a1e4 <std+0x44>)
 800a1d0:	6224      	str	r4, [r4, #32]
 800a1d2:	6323      	str	r3, [r4, #48]	; 0x30
 800a1d4:	bd10      	pop	{r4, pc}
 800a1d6:	bf00      	nop
 800a1d8:	08006821 	.word	0x08006821
 800a1dc:	08006847 	.word	0x08006847
 800a1e0:	0800687f 	.word	0x0800687f
 800a1e4:	080068a3 	.word	0x080068a3

0800a1e8 <_cleanup_r>:
 800a1e8:	4901      	ldr	r1, [pc, #4]	; (800a1f0 <_cleanup_r+0x8>)
 800a1ea:	f000 b8c1 	b.w	800a370 <_fwalk_reent>
 800a1ee:	bf00      	nop
 800a1f0:	0800a129 	.word	0x0800a129

0800a1f4 <__sfmoreglue>:
 800a1f4:	b570      	push	{r4, r5, r6, lr}
 800a1f6:	1e4a      	subs	r2, r1, #1
 800a1f8:	2568      	movs	r5, #104	; 0x68
 800a1fa:	4355      	muls	r5, r2
 800a1fc:	460e      	mov	r6, r1
 800a1fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a202:	f7ff f8ed 	bl	80093e0 <_malloc_r>
 800a206:	4604      	mov	r4, r0
 800a208:	b140      	cbz	r0, 800a21c <__sfmoreglue+0x28>
 800a20a:	2100      	movs	r1, #0
 800a20c:	e9c0 1600 	strd	r1, r6, [r0]
 800a210:	300c      	adds	r0, #12
 800a212:	60a0      	str	r0, [r4, #8]
 800a214:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a218:	f7fb fc60 	bl	8005adc <memset>
 800a21c:	4620      	mov	r0, r4
 800a21e:	bd70      	pop	{r4, r5, r6, pc}

0800a220 <__sfp_lock_acquire>:
 800a220:	4801      	ldr	r0, [pc, #4]	; (800a228 <__sfp_lock_acquire+0x8>)
 800a222:	f000 b8c5 	b.w	800a3b0 <__retarget_lock_acquire_recursive>
 800a226:	bf00      	nop
 800a228:	20010624 	.word	0x20010624

0800a22c <__sfp_lock_release>:
 800a22c:	4801      	ldr	r0, [pc, #4]	; (800a234 <__sfp_lock_release+0x8>)
 800a22e:	f000 b8c0 	b.w	800a3b2 <__retarget_lock_release_recursive>
 800a232:	bf00      	nop
 800a234:	20010624 	.word	0x20010624

0800a238 <__sinit_lock_acquire>:
 800a238:	4801      	ldr	r0, [pc, #4]	; (800a240 <__sinit_lock_acquire+0x8>)
 800a23a:	f000 b8b9 	b.w	800a3b0 <__retarget_lock_acquire_recursive>
 800a23e:	bf00      	nop
 800a240:	2001061f 	.word	0x2001061f

0800a244 <__sinit_lock_release>:
 800a244:	4801      	ldr	r0, [pc, #4]	; (800a24c <__sinit_lock_release+0x8>)
 800a246:	f000 b8b4 	b.w	800a3b2 <__retarget_lock_release_recursive>
 800a24a:	bf00      	nop
 800a24c:	2001061f 	.word	0x2001061f

0800a250 <__sinit>:
 800a250:	b510      	push	{r4, lr}
 800a252:	4604      	mov	r4, r0
 800a254:	f7ff fff0 	bl	800a238 <__sinit_lock_acquire>
 800a258:	69a3      	ldr	r3, [r4, #24]
 800a25a:	b11b      	cbz	r3, 800a264 <__sinit+0x14>
 800a25c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a260:	f7ff bff0 	b.w	800a244 <__sinit_lock_release>
 800a264:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a268:	6523      	str	r3, [r4, #80]	; 0x50
 800a26a:	4b13      	ldr	r3, [pc, #76]	; (800a2b8 <__sinit+0x68>)
 800a26c:	4a13      	ldr	r2, [pc, #76]	; (800a2bc <__sinit+0x6c>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	62a2      	str	r2, [r4, #40]	; 0x28
 800a272:	42a3      	cmp	r3, r4
 800a274:	bf04      	itt	eq
 800a276:	2301      	moveq	r3, #1
 800a278:	61a3      	streq	r3, [r4, #24]
 800a27a:	4620      	mov	r0, r4
 800a27c:	f000 f820 	bl	800a2c0 <__sfp>
 800a280:	6060      	str	r0, [r4, #4]
 800a282:	4620      	mov	r0, r4
 800a284:	f000 f81c 	bl	800a2c0 <__sfp>
 800a288:	60a0      	str	r0, [r4, #8]
 800a28a:	4620      	mov	r0, r4
 800a28c:	f000 f818 	bl	800a2c0 <__sfp>
 800a290:	2200      	movs	r2, #0
 800a292:	60e0      	str	r0, [r4, #12]
 800a294:	2104      	movs	r1, #4
 800a296:	6860      	ldr	r0, [r4, #4]
 800a298:	f7ff ff82 	bl	800a1a0 <std>
 800a29c:	68a0      	ldr	r0, [r4, #8]
 800a29e:	2201      	movs	r2, #1
 800a2a0:	2109      	movs	r1, #9
 800a2a2:	f7ff ff7d 	bl	800a1a0 <std>
 800a2a6:	68e0      	ldr	r0, [r4, #12]
 800a2a8:	2202      	movs	r2, #2
 800a2aa:	2112      	movs	r1, #18
 800a2ac:	f7ff ff78 	bl	800a1a0 <std>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	61a3      	str	r3, [r4, #24]
 800a2b4:	e7d2      	b.n	800a25c <__sinit+0xc>
 800a2b6:	bf00      	nop
 800a2b8:	0800b04c 	.word	0x0800b04c
 800a2bc:	0800a1e9 	.word	0x0800a1e9

0800a2c0 <__sfp>:
 800a2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2c2:	4607      	mov	r7, r0
 800a2c4:	f7ff ffac 	bl	800a220 <__sfp_lock_acquire>
 800a2c8:	4b1e      	ldr	r3, [pc, #120]	; (800a344 <__sfp+0x84>)
 800a2ca:	681e      	ldr	r6, [r3, #0]
 800a2cc:	69b3      	ldr	r3, [r6, #24]
 800a2ce:	b913      	cbnz	r3, 800a2d6 <__sfp+0x16>
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	f7ff ffbd 	bl	800a250 <__sinit>
 800a2d6:	3648      	adds	r6, #72	; 0x48
 800a2d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	d503      	bpl.n	800a2e8 <__sfp+0x28>
 800a2e0:	6833      	ldr	r3, [r6, #0]
 800a2e2:	b30b      	cbz	r3, 800a328 <__sfp+0x68>
 800a2e4:	6836      	ldr	r6, [r6, #0]
 800a2e6:	e7f7      	b.n	800a2d8 <__sfp+0x18>
 800a2e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a2ec:	b9d5      	cbnz	r5, 800a324 <__sfp+0x64>
 800a2ee:	4b16      	ldr	r3, [pc, #88]	; (800a348 <__sfp+0x88>)
 800a2f0:	60e3      	str	r3, [r4, #12]
 800a2f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a2f6:	6665      	str	r5, [r4, #100]	; 0x64
 800a2f8:	f000 f859 	bl	800a3ae <__retarget_lock_init_recursive>
 800a2fc:	f7ff ff96 	bl	800a22c <__sfp_lock_release>
 800a300:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a304:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a308:	6025      	str	r5, [r4, #0]
 800a30a:	61a5      	str	r5, [r4, #24]
 800a30c:	2208      	movs	r2, #8
 800a30e:	4629      	mov	r1, r5
 800a310:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a314:	f7fb fbe2 	bl	8005adc <memset>
 800a318:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a31c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a320:	4620      	mov	r0, r4
 800a322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a324:	3468      	adds	r4, #104	; 0x68
 800a326:	e7d9      	b.n	800a2dc <__sfp+0x1c>
 800a328:	2104      	movs	r1, #4
 800a32a:	4638      	mov	r0, r7
 800a32c:	f7ff ff62 	bl	800a1f4 <__sfmoreglue>
 800a330:	4604      	mov	r4, r0
 800a332:	6030      	str	r0, [r6, #0]
 800a334:	2800      	cmp	r0, #0
 800a336:	d1d5      	bne.n	800a2e4 <__sfp+0x24>
 800a338:	f7ff ff78 	bl	800a22c <__sfp_lock_release>
 800a33c:	230c      	movs	r3, #12
 800a33e:	603b      	str	r3, [r7, #0]
 800a340:	e7ee      	b.n	800a320 <__sfp+0x60>
 800a342:	bf00      	nop
 800a344:	0800b04c 	.word	0x0800b04c
 800a348:	ffff0001 	.word	0xffff0001

0800a34c <fiprintf>:
 800a34c:	b40e      	push	{r1, r2, r3}
 800a34e:	b503      	push	{r0, r1, lr}
 800a350:	4601      	mov	r1, r0
 800a352:	ab03      	add	r3, sp, #12
 800a354:	4805      	ldr	r0, [pc, #20]	; (800a36c <fiprintf+0x20>)
 800a356:	f853 2b04 	ldr.w	r2, [r3], #4
 800a35a:	6800      	ldr	r0, [r0, #0]
 800a35c:	9301      	str	r3, [sp, #4]
 800a35e:	f000 f89f 	bl	800a4a0 <_vfiprintf_r>
 800a362:	b002      	add	sp, #8
 800a364:	f85d eb04 	ldr.w	lr, [sp], #4
 800a368:	b003      	add	sp, #12
 800a36a:	4770      	bx	lr
 800a36c:	20000038 	.word	0x20000038

0800a370 <_fwalk_reent>:
 800a370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a374:	4606      	mov	r6, r0
 800a376:	4688      	mov	r8, r1
 800a378:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a37c:	2700      	movs	r7, #0
 800a37e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a382:	f1b9 0901 	subs.w	r9, r9, #1
 800a386:	d505      	bpl.n	800a394 <_fwalk_reent+0x24>
 800a388:	6824      	ldr	r4, [r4, #0]
 800a38a:	2c00      	cmp	r4, #0
 800a38c:	d1f7      	bne.n	800a37e <_fwalk_reent+0xe>
 800a38e:	4638      	mov	r0, r7
 800a390:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a394:	89ab      	ldrh	r3, [r5, #12]
 800a396:	2b01      	cmp	r3, #1
 800a398:	d907      	bls.n	800a3aa <_fwalk_reent+0x3a>
 800a39a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a39e:	3301      	adds	r3, #1
 800a3a0:	d003      	beq.n	800a3aa <_fwalk_reent+0x3a>
 800a3a2:	4629      	mov	r1, r5
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	47c0      	blx	r8
 800a3a8:	4307      	orrs	r7, r0
 800a3aa:	3568      	adds	r5, #104	; 0x68
 800a3ac:	e7e9      	b.n	800a382 <_fwalk_reent+0x12>

0800a3ae <__retarget_lock_init_recursive>:
 800a3ae:	4770      	bx	lr

0800a3b0 <__retarget_lock_acquire_recursive>:
 800a3b0:	4770      	bx	lr

0800a3b2 <__retarget_lock_release_recursive>:
 800a3b2:	4770      	bx	lr

0800a3b4 <memmove>:
 800a3b4:	4288      	cmp	r0, r1
 800a3b6:	b510      	push	{r4, lr}
 800a3b8:	eb01 0402 	add.w	r4, r1, r2
 800a3bc:	d902      	bls.n	800a3c4 <memmove+0x10>
 800a3be:	4284      	cmp	r4, r0
 800a3c0:	4623      	mov	r3, r4
 800a3c2:	d807      	bhi.n	800a3d4 <memmove+0x20>
 800a3c4:	1e43      	subs	r3, r0, #1
 800a3c6:	42a1      	cmp	r1, r4
 800a3c8:	d008      	beq.n	800a3dc <memmove+0x28>
 800a3ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3d2:	e7f8      	b.n	800a3c6 <memmove+0x12>
 800a3d4:	4402      	add	r2, r0
 800a3d6:	4601      	mov	r1, r0
 800a3d8:	428a      	cmp	r2, r1
 800a3da:	d100      	bne.n	800a3de <memmove+0x2a>
 800a3dc:	bd10      	pop	{r4, pc}
 800a3de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3e6:	e7f7      	b.n	800a3d8 <memmove+0x24>

0800a3e8 <__malloc_lock>:
 800a3e8:	4801      	ldr	r0, [pc, #4]	; (800a3f0 <__malloc_lock+0x8>)
 800a3ea:	f7ff bfe1 	b.w	800a3b0 <__retarget_lock_acquire_recursive>
 800a3ee:	bf00      	nop
 800a3f0:	20010620 	.word	0x20010620

0800a3f4 <__malloc_unlock>:
 800a3f4:	4801      	ldr	r0, [pc, #4]	; (800a3fc <__malloc_unlock+0x8>)
 800a3f6:	f7ff bfdc 	b.w	800a3b2 <__retarget_lock_release_recursive>
 800a3fa:	bf00      	nop
 800a3fc:	20010620 	.word	0x20010620

0800a400 <_realloc_r>:
 800a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a402:	4607      	mov	r7, r0
 800a404:	4614      	mov	r4, r2
 800a406:	460e      	mov	r6, r1
 800a408:	b921      	cbnz	r1, 800a414 <_realloc_r+0x14>
 800a40a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a40e:	4611      	mov	r1, r2
 800a410:	f7fe bfe6 	b.w	80093e0 <_malloc_r>
 800a414:	b922      	cbnz	r2, 800a420 <_realloc_r+0x20>
 800a416:	f7fe ff93 	bl	8009340 <_free_r>
 800a41a:	4625      	mov	r5, r4
 800a41c:	4628      	mov	r0, r5
 800a41e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a420:	f000 fa9a 	bl	800a958 <_malloc_usable_size_r>
 800a424:	42a0      	cmp	r0, r4
 800a426:	d20f      	bcs.n	800a448 <_realloc_r+0x48>
 800a428:	4621      	mov	r1, r4
 800a42a:	4638      	mov	r0, r7
 800a42c:	f7fe ffd8 	bl	80093e0 <_malloc_r>
 800a430:	4605      	mov	r5, r0
 800a432:	2800      	cmp	r0, #0
 800a434:	d0f2      	beq.n	800a41c <_realloc_r+0x1c>
 800a436:	4631      	mov	r1, r6
 800a438:	4622      	mov	r2, r4
 800a43a:	f7fe faa7 	bl	800898c <memcpy>
 800a43e:	4631      	mov	r1, r6
 800a440:	4638      	mov	r0, r7
 800a442:	f7fe ff7d 	bl	8009340 <_free_r>
 800a446:	e7e9      	b.n	800a41c <_realloc_r+0x1c>
 800a448:	4635      	mov	r5, r6
 800a44a:	e7e7      	b.n	800a41c <_realloc_r+0x1c>

0800a44c <__sfputc_r>:
 800a44c:	6893      	ldr	r3, [r2, #8]
 800a44e:	3b01      	subs	r3, #1
 800a450:	2b00      	cmp	r3, #0
 800a452:	b410      	push	{r4}
 800a454:	6093      	str	r3, [r2, #8]
 800a456:	da08      	bge.n	800a46a <__sfputc_r+0x1e>
 800a458:	6994      	ldr	r4, [r2, #24]
 800a45a:	42a3      	cmp	r3, r4
 800a45c:	db01      	blt.n	800a462 <__sfputc_r+0x16>
 800a45e:	290a      	cmp	r1, #10
 800a460:	d103      	bne.n	800a46a <__sfputc_r+0x1e>
 800a462:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a466:	f000 b94b 	b.w	800a700 <__swbuf_r>
 800a46a:	6813      	ldr	r3, [r2, #0]
 800a46c:	1c58      	adds	r0, r3, #1
 800a46e:	6010      	str	r0, [r2, #0]
 800a470:	7019      	strb	r1, [r3, #0]
 800a472:	4608      	mov	r0, r1
 800a474:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a478:	4770      	bx	lr

0800a47a <__sfputs_r>:
 800a47a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47c:	4606      	mov	r6, r0
 800a47e:	460f      	mov	r7, r1
 800a480:	4614      	mov	r4, r2
 800a482:	18d5      	adds	r5, r2, r3
 800a484:	42ac      	cmp	r4, r5
 800a486:	d101      	bne.n	800a48c <__sfputs_r+0x12>
 800a488:	2000      	movs	r0, #0
 800a48a:	e007      	b.n	800a49c <__sfputs_r+0x22>
 800a48c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a490:	463a      	mov	r2, r7
 800a492:	4630      	mov	r0, r6
 800a494:	f7ff ffda 	bl	800a44c <__sfputc_r>
 800a498:	1c43      	adds	r3, r0, #1
 800a49a:	d1f3      	bne.n	800a484 <__sfputs_r+0xa>
 800a49c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4a0 <_vfiprintf_r>:
 800a4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a4:	460d      	mov	r5, r1
 800a4a6:	b09d      	sub	sp, #116	; 0x74
 800a4a8:	4614      	mov	r4, r2
 800a4aa:	4698      	mov	r8, r3
 800a4ac:	4606      	mov	r6, r0
 800a4ae:	b118      	cbz	r0, 800a4b8 <_vfiprintf_r+0x18>
 800a4b0:	6983      	ldr	r3, [r0, #24]
 800a4b2:	b90b      	cbnz	r3, 800a4b8 <_vfiprintf_r+0x18>
 800a4b4:	f7ff fecc 	bl	800a250 <__sinit>
 800a4b8:	4b89      	ldr	r3, [pc, #548]	; (800a6e0 <_vfiprintf_r+0x240>)
 800a4ba:	429d      	cmp	r5, r3
 800a4bc:	d11b      	bne.n	800a4f6 <_vfiprintf_r+0x56>
 800a4be:	6875      	ldr	r5, [r6, #4]
 800a4c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4c2:	07d9      	lsls	r1, r3, #31
 800a4c4:	d405      	bmi.n	800a4d2 <_vfiprintf_r+0x32>
 800a4c6:	89ab      	ldrh	r3, [r5, #12]
 800a4c8:	059a      	lsls	r2, r3, #22
 800a4ca:	d402      	bmi.n	800a4d2 <_vfiprintf_r+0x32>
 800a4cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4ce:	f7ff ff6f 	bl	800a3b0 <__retarget_lock_acquire_recursive>
 800a4d2:	89ab      	ldrh	r3, [r5, #12]
 800a4d4:	071b      	lsls	r3, r3, #28
 800a4d6:	d501      	bpl.n	800a4dc <_vfiprintf_r+0x3c>
 800a4d8:	692b      	ldr	r3, [r5, #16]
 800a4da:	b9eb      	cbnz	r3, 800a518 <_vfiprintf_r+0x78>
 800a4dc:	4629      	mov	r1, r5
 800a4de:	4630      	mov	r0, r6
 800a4e0:	f000 f960 	bl	800a7a4 <__swsetup_r>
 800a4e4:	b1c0      	cbz	r0, 800a518 <_vfiprintf_r+0x78>
 800a4e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4e8:	07dc      	lsls	r4, r3, #31
 800a4ea:	d50e      	bpl.n	800a50a <_vfiprintf_r+0x6a>
 800a4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f0:	b01d      	add	sp, #116	; 0x74
 800a4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f6:	4b7b      	ldr	r3, [pc, #492]	; (800a6e4 <_vfiprintf_r+0x244>)
 800a4f8:	429d      	cmp	r5, r3
 800a4fa:	d101      	bne.n	800a500 <_vfiprintf_r+0x60>
 800a4fc:	68b5      	ldr	r5, [r6, #8]
 800a4fe:	e7df      	b.n	800a4c0 <_vfiprintf_r+0x20>
 800a500:	4b79      	ldr	r3, [pc, #484]	; (800a6e8 <_vfiprintf_r+0x248>)
 800a502:	429d      	cmp	r5, r3
 800a504:	bf08      	it	eq
 800a506:	68f5      	ldreq	r5, [r6, #12]
 800a508:	e7da      	b.n	800a4c0 <_vfiprintf_r+0x20>
 800a50a:	89ab      	ldrh	r3, [r5, #12]
 800a50c:	0598      	lsls	r0, r3, #22
 800a50e:	d4ed      	bmi.n	800a4ec <_vfiprintf_r+0x4c>
 800a510:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a512:	f7ff ff4e 	bl	800a3b2 <__retarget_lock_release_recursive>
 800a516:	e7e9      	b.n	800a4ec <_vfiprintf_r+0x4c>
 800a518:	2300      	movs	r3, #0
 800a51a:	9309      	str	r3, [sp, #36]	; 0x24
 800a51c:	2320      	movs	r3, #32
 800a51e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a522:	f8cd 800c 	str.w	r8, [sp, #12]
 800a526:	2330      	movs	r3, #48	; 0x30
 800a528:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a6ec <_vfiprintf_r+0x24c>
 800a52c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a530:	f04f 0901 	mov.w	r9, #1
 800a534:	4623      	mov	r3, r4
 800a536:	469a      	mov	sl, r3
 800a538:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a53c:	b10a      	cbz	r2, 800a542 <_vfiprintf_r+0xa2>
 800a53e:	2a25      	cmp	r2, #37	; 0x25
 800a540:	d1f9      	bne.n	800a536 <_vfiprintf_r+0x96>
 800a542:	ebba 0b04 	subs.w	fp, sl, r4
 800a546:	d00b      	beq.n	800a560 <_vfiprintf_r+0xc0>
 800a548:	465b      	mov	r3, fp
 800a54a:	4622      	mov	r2, r4
 800a54c:	4629      	mov	r1, r5
 800a54e:	4630      	mov	r0, r6
 800a550:	f7ff ff93 	bl	800a47a <__sfputs_r>
 800a554:	3001      	adds	r0, #1
 800a556:	f000 80aa 	beq.w	800a6ae <_vfiprintf_r+0x20e>
 800a55a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a55c:	445a      	add	r2, fp
 800a55e:	9209      	str	r2, [sp, #36]	; 0x24
 800a560:	f89a 3000 	ldrb.w	r3, [sl]
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 80a2 	beq.w	800a6ae <_vfiprintf_r+0x20e>
 800a56a:	2300      	movs	r3, #0
 800a56c:	f04f 32ff 	mov.w	r2, #4294967295
 800a570:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a574:	f10a 0a01 	add.w	sl, sl, #1
 800a578:	9304      	str	r3, [sp, #16]
 800a57a:	9307      	str	r3, [sp, #28]
 800a57c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a580:	931a      	str	r3, [sp, #104]	; 0x68
 800a582:	4654      	mov	r4, sl
 800a584:	2205      	movs	r2, #5
 800a586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a58a:	4858      	ldr	r0, [pc, #352]	; (800a6ec <_vfiprintf_r+0x24c>)
 800a58c:	f7f5 fe60 	bl	8000250 <memchr>
 800a590:	9a04      	ldr	r2, [sp, #16]
 800a592:	b9d8      	cbnz	r0, 800a5cc <_vfiprintf_r+0x12c>
 800a594:	06d1      	lsls	r1, r2, #27
 800a596:	bf44      	itt	mi
 800a598:	2320      	movmi	r3, #32
 800a59a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a59e:	0713      	lsls	r3, r2, #28
 800a5a0:	bf44      	itt	mi
 800a5a2:	232b      	movmi	r3, #43	; 0x2b
 800a5a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a5ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a5ae:	d015      	beq.n	800a5dc <_vfiprintf_r+0x13c>
 800a5b0:	9a07      	ldr	r2, [sp, #28]
 800a5b2:	4654      	mov	r4, sl
 800a5b4:	2000      	movs	r0, #0
 800a5b6:	f04f 0c0a 	mov.w	ip, #10
 800a5ba:	4621      	mov	r1, r4
 800a5bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5c0:	3b30      	subs	r3, #48	; 0x30
 800a5c2:	2b09      	cmp	r3, #9
 800a5c4:	d94e      	bls.n	800a664 <_vfiprintf_r+0x1c4>
 800a5c6:	b1b0      	cbz	r0, 800a5f6 <_vfiprintf_r+0x156>
 800a5c8:	9207      	str	r2, [sp, #28]
 800a5ca:	e014      	b.n	800a5f6 <_vfiprintf_r+0x156>
 800a5cc:	eba0 0308 	sub.w	r3, r0, r8
 800a5d0:	fa09 f303 	lsl.w	r3, r9, r3
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	9304      	str	r3, [sp, #16]
 800a5d8:	46a2      	mov	sl, r4
 800a5da:	e7d2      	b.n	800a582 <_vfiprintf_r+0xe2>
 800a5dc:	9b03      	ldr	r3, [sp, #12]
 800a5de:	1d19      	adds	r1, r3, #4
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	9103      	str	r1, [sp, #12]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	bfbb      	ittet	lt
 800a5e8:	425b      	neglt	r3, r3
 800a5ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a5ee:	9307      	strge	r3, [sp, #28]
 800a5f0:	9307      	strlt	r3, [sp, #28]
 800a5f2:	bfb8      	it	lt
 800a5f4:	9204      	strlt	r2, [sp, #16]
 800a5f6:	7823      	ldrb	r3, [r4, #0]
 800a5f8:	2b2e      	cmp	r3, #46	; 0x2e
 800a5fa:	d10c      	bne.n	800a616 <_vfiprintf_r+0x176>
 800a5fc:	7863      	ldrb	r3, [r4, #1]
 800a5fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a600:	d135      	bne.n	800a66e <_vfiprintf_r+0x1ce>
 800a602:	9b03      	ldr	r3, [sp, #12]
 800a604:	1d1a      	adds	r2, r3, #4
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	9203      	str	r2, [sp, #12]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	bfb8      	it	lt
 800a60e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a612:	3402      	adds	r4, #2
 800a614:	9305      	str	r3, [sp, #20]
 800a616:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a6fc <_vfiprintf_r+0x25c>
 800a61a:	7821      	ldrb	r1, [r4, #0]
 800a61c:	2203      	movs	r2, #3
 800a61e:	4650      	mov	r0, sl
 800a620:	f7f5 fe16 	bl	8000250 <memchr>
 800a624:	b140      	cbz	r0, 800a638 <_vfiprintf_r+0x198>
 800a626:	2340      	movs	r3, #64	; 0x40
 800a628:	eba0 000a 	sub.w	r0, r0, sl
 800a62c:	fa03 f000 	lsl.w	r0, r3, r0
 800a630:	9b04      	ldr	r3, [sp, #16]
 800a632:	4303      	orrs	r3, r0
 800a634:	3401      	adds	r4, #1
 800a636:	9304      	str	r3, [sp, #16]
 800a638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a63c:	482c      	ldr	r0, [pc, #176]	; (800a6f0 <_vfiprintf_r+0x250>)
 800a63e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a642:	2206      	movs	r2, #6
 800a644:	f7f5 fe04 	bl	8000250 <memchr>
 800a648:	2800      	cmp	r0, #0
 800a64a:	d03f      	beq.n	800a6cc <_vfiprintf_r+0x22c>
 800a64c:	4b29      	ldr	r3, [pc, #164]	; (800a6f4 <_vfiprintf_r+0x254>)
 800a64e:	bb1b      	cbnz	r3, 800a698 <_vfiprintf_r+0x1f8>
 800a650:	9b03      	ldr	r3, [sp, #12]
 800a652:	3307      	adds	r3, #7
 800a654:	f023 0307 	bic.w	r3, r3, #7
 800a658:	3308      	adds	r3, #8
 800a65a:	9303      	str	r3, [sp, #12]
 800a65c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a65e:	443b      	add	r3, r7
 800a660:	9309      	str	r3, [sp, #36]	; 0x24
 800a662:	e767      	b.n	800a534 <_vfiprintf_r+0x94>
 800a664:	fb0c 3202 	mla	r2, ip, r2, r3
 800a668:	460c      	mov	r4, r1
 800a66a:	2001      	movs	r0, #1
 800a66c:	e7a5      	b.n	800a5ba <_vfiprintf_r+0x11a>
 800a66e:	2300      	movs	r3, #0
 800a670:	3401      	adds	r4, #1
 800a672:	9305      	str	r3, [sp, #20]
 800a674:	4619      	mov	r1, r3
 800a676:	f04f 0c0a 	mov.w	ip, #10
 800a67a:	4620      	mov	r0, r4
 800a67c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a680:	3a30      	subs	r2, #48	; 0x30
 800a682:	2a09      	cmp	r2, #9
 800a684:	d903      	bls.n	800a68e <_vfiprintf_r+0x1ee>
 800a686:	2b00      	cmp	r3, #0
 800a688:	d0c5      	beq.n	800a616 <_vfiprintf_r+0x176>
 800a68a:	9105      	str	r1, [sp, #20]
 800a68c:	e7c3      	b.n	800a616 <_vfiprintf_r+0x176>
 800a68e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a692:	4604      	mov	r4, r0
 800a694:	2301      	movs	r3, #1
 800a696:	e7f0      	b.n	800a67a <_vfiprintf_r+0x1da>
 800a698:	ab03      	add	r3, sp, #12
 800a69a:	9300      	str	r3, [sp, #0]
 800a69c:	462a      	mov	r2, r5
 800a69e:	4b16      	ldr	r3, [pc, #88]	; (800a6f8 <_vfiprintf_r+0x258>)
 800a6a0:	a904      	add	r1, sp, #16
 800a6a2:	4630      	mov	r0, r6
 800a6a4:	f7fb fab4 	bl	8005c10 <_printf_float>
 800a6a8:	4607      	mov	r7, r0
 800a6aa:	1c78      	adds	r0, r7, #1
 800a6ac:	d1d6      	bne.n	800a65c <_vfiprintf_r+0x1bc>
 800a6ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6b0:	07d9      	lsls	r1, r3, #31
 800a6b2:	d405      	bmi.n	800a6c0 <_vfiprintf_r+0x220>
 800a6b4:	89ab      	ldrh	r3, [r5, #12]
 800a6b6:	059a      	lsls	r2, r3, #22
 800a6b8:	d402      	bmi.n	800a6c0 <_vfiprintf_r+0x220>
 800a6ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6bc:	f7ff fe79 	bl	800a3b2 <__retarget_lock_release_recursive>
 800a6c0:	89ab      	ldrh	r3, [r5, #12]
 800a6c2:	065b      	lsls	r3, r3, #25
 800a6c4:	f53f af12 	bmi.w	800a4ec <_vfiprintf_r+0x4c>
 800a6c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6ca:	e711      	b.n	800a4f0 <_vfiprintf_r+0x50>
 800a6cc:	ab03      	add	r3, sp, #12
 800a6ce:	9300      	str	r3, [sp, #0]
 800a6d0:	462a      	mov	r2, r5
 800a6d2:	4b09      	ldr	r3, [pc, #36]	; (800a6f8 <_vfiprintf_r+0x258>)
 800a6d4:	a904      	add	r1, sp, #16
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f7fb fd26 	bl	8006128 <_printf_i>
 800a6dc:	e7e4      	b.n	800a6a8 <_vfiprintf_r+0x208>
 800a6de:	bf00      	nop
 800a6e0:	0800b4d4 	.word	0x0800b4d4
 800a6e4:	0800b4f4 	.word	0x0800b4f4
 800a6e8:	0800b4b4 	.word	0x0800b4b4
 800a6ec:	0800b44c 	.word	0x0800b44c
 800a6f0:	0800b456 	.word	0x0800b456
 800a6f4:	08005c11 	.word	0x08005c11
 800a6f8:	0800a47b 	.word	0x0800a47b
 800a6fc:	0800b452 	.word	0x0800b452

0800a700 <__swbuf_r>:
 800a700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a702:	460e      	mov	r6, r1
 800a704:	4614      	mov	r4, r2
 800a706:	4605      	mov	r5, r0
 800a708:	b118      	cbz	r0, 800a712 <__swbuf_r+0x12>
 800a70a:	6983      	ldr	r3, [r0, #24]
 800a70c:	b90b      	cbnz	r3, 800a712 <__swbuf_r+0x12>
 800a70e:	f7ff fd9f 	bl	800a250 <__sinit>
 800a712:	4b21      	ldr	r3, [pc, #132]	; (800a798 <__swbuf_r+0x98>)
 800a714:	429c      	cmp	r4, r3
 800a716:	d12b      	bne.n	800a770 <__swbuf_r+0x70>
 800a718:	686c      	ldr	r4, [r5, #4]
 800a71a:	69a3      	ldr	r3, [r4, #24]
 800a71c:	60a3      	str	r3, [r4, #8]
 800a71e:	89a3      	ldrh	r3, [r4, #12]
 800a720:	071a      	lsls	r2, r3, #28
 800a722:	d52f      	bpl.n	800a784 <__swbuf_r+0x84>
 800a724:	6923      	ldr	r3, [r4, #16]
 800a726:	b36b      	cbz	r3, 800a784 <__swbuf_r+0x84>
 800a728:	6923      	ldr	r3, [r4, #16]
 800a72a:	6820      	ldr	r0, [r4, #0]
 800a72c:	1ac0      	subs	r0, r0, r3
 800a72e:	6963      	ldr	r3, [r4, #20]
 800a730:	b2f6      	uxtb	r6, r6
 800a732:	4283      	cmp	r3, r0
 800a734:	4637      	mov	r7, r6
 800a736:	dc04      	bgt.n	800a742 <__swbuf_r+0x42>
 800a738:	4621      	mov	r1, r4
 800a73a:	4628      	mov	r0, r5
 800a73c:	f7ff fcf4 	bl	800a128 <_fflush_r>
 800a740:	bb30      	cbnz	r0, 800a790 <__swbuf_r+0x90>
 800a742:	68a3      	ldr	r3, [r4, #8]
 800a744:	3b01      	subs	r3, #1
 800a746:	60a3      	str	r3, [r4, #8]
 800a748:	6823      	ldr	r3, [r4, #0]
 800a74a:	1c5a      	adds	r2, r3, #1
 800a74c:	6022      	str	r2, [r4, #0]
 800a74e:	701e      	strb	r6, [r3, #0]
 800a750:	6963      	ldr	r3, [r4, #20]
 800a752:	3001      	adds	r0, #1
 800a754:	4283      	cmp	r3, r0
 800a756:	d004      	beq.n	800a762 <__swbuf_r+0x62>
 800a758:	89a3      	ldrh	r3, [r4, #12]
 800a75a:	07db      	lsls	r3, r3, #31
 800a75c:	d506      	bpl.n	800a76c <__swbuf_r+0x6c>
 800a75e:	2e0a      	cmp	r6, #10
 800a760:	d104      	bne.n	800a76c <__swbuf_r+0x6c>
 800a762:	4621      	mov	r1, r4
 800a764:	4628      	mov	r0, r5
 800a766:	f7ff fcdf 	bl	800a128 <_fflush_r>
 800a76a:	b988      	cbnz	r0, 800a790 <__swbuf_r+0x90>
 800a76c:	4638      	mov	r0, r7
 800a76e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a770:	4b0a      	ldr	r3, [pc, #40]	; (800a79c <__swbuf_r+0x9c>)
 800a772:	429c      	cmp	r4, r3
 800a774:	d101      	bne.n	800a77a <__swbuf_r+0x7a>
 800a776:	68ac      	ldr	r4, [r5, #8]
 800a778:	e7cf      	b.n	800a71a <__swbuf_r+0x1a>
 800a77a:	4b09      	ldr	r3, [pc, #36]	; (800a7a0 <__swbuf_r+0xa0>)
 800a77c:	429c      	cmp	r4, r3
 800a77e:	bf08      	it	eq
 800a780:	68ec      	ldreq	r4, [r5, #12]
 800a782:	e7ca      	b.n	800a71a <__swbuf_r+0x1a>
 800a784:	4621      	mov	r1, r4
 800a786:	4628      	mov	r0, r5
 800a788:	f000 f80c 	bl	800a7a4 <__swsetup_r>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d0cb      	beq.n	800a728 <__swbuf_r+0x28>
 800a790:	f04f 37ff 	mov.w	r7, #4294967295
 800a794:	e7ea      	b.n	800a76c <__swbuf_r+0x6c>
 800a796:	bf00      	nop
 800a798:	0800b4d4 	.word	0x0800b4d4
 800a79c:	0800b4f4 	.word	0x0800b4f4
 800a7a0:	0800b4b4 	.word	0x0800b4b4

0800a7a4 <__swsetup_r>:
 800a7a4:	4b32      	ldr	r3, [pc, #200]	; (800a870 <__swsetup_r+0xcc>)
 800a7a6:	b570      	push	{r4, r5, r6, lr}
 800a7a8:	681d      	ldr	r5, [r3, #0]
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	b125      	cbz	r5, 800a7ba <__swsetup_r+0x16>
 800a7b0:	69ab      	ldr	r3, [r5, #24]
 800a7b2:	b913      	cbnz	r3, 800a7ba <__swsetup_r+0x16>
 800a7b4:	4628      	mov	r0, r5
 800a7b6:	f7ff fd4b 	bl	800a250 <__sinit>
 800a7ba:	4b2e      	ldr	r3, [pc, #184]	; (800a874 <__swsetup_r+0xd0>)
 800a7bc:	429c      	cmp	r4, r3
 800a7be:	d10f      	bne.n	800a7e0 <__swsetup_r+0x3c>
 800a7c0:	686c      	ldr	r4, [r5, #4]
 800a7c2:	89a3      	ldrh	r3, [r4, #12]
 800a7c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7c8:	0719      	lsls	r1, r3, #28
 800a7ca:	d42c      	bmi.n	800a826 <__swsetup_r+0x82>
 800a7cc:	06dd      	lsls	r5, r3, #27
 800a7ce:	d411      	bmi.n	800a7f4 <__swsetup_r+0x50>
 800a7d0:	2309      	movs	r3, #9
 800a7d2:	6033      	str	r3, [r6, #0]
 800a7d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a7d8:	81a3      	strh	r3, [r4, #12]
 800a7da:	f04f 30ff 	mov.w	r0, #4294967295
 800a7de:	e03e      	b.n	800a85e <__swsetup_r+0xba>
 800a7e0:	4b25      	ldr	r3, [pc, #148]	; (800a878 <__swsetup_r+0xd4>)
 800a7e2:	429c      	cmp	r4, r3
 800a7e4:	d101      	bne.n	800a7ea <__swsetup_r+0x46>
 800a7e6:	68ac      	ldr	r4, [r5, #8]
 800a7e8:	e7eb      	b.n	800a7c2 <__swsetup_r+0x1e>
 800a7ea:	4b24      	ldr	r3, [pc, #144]	; (800a87c <__swsetup_r+0xd8>)
 800a7ec:	429c      	cmp	r4, r3
 800a7ee:	bf08      	it	eq
 800a7f0:	68ec      	ldreq	r4, [r5, #12]
 800a7f2:	e7e6      	b.n	800a7c2 <__swsetup_r+0x1e>
 800a7f4:	0758      	lsls	r0, r3, #29
 800a7f6:	d512      	bpl.n	800a81e <__swsetup_r+0x7a>
 800a7f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7fa:	b141      	cbz	r1, 800a80e <__swsetup_r+0x6a>
 800a7fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a800:	4299      	cmp	r1, r3
 800a802:	d002      	beq.n	800a80a <__swsetup_r+0x66>
 800a804:	4630      	mov	r0, r6
 800a806:	f7fe fd9b 	bl	8009340 <_free_r>
 800a80a:	2300      	movs	r3, #0
 800a80c:	6363      	str	r3, [r4, #52]	; 0x34
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a814:	81a3      	strh	r3, [r4, #12]
 800a816:	2300      	movs	r3, #0
 800a818:	6063      	str	r3, [r4, #4]
 800a81a:	6923      	ldr	r3, [r4, #16]
 800a81c:	6023      	str	r3, [r4, #0]
 800a81e:	89a3      	ldrh	r3, [r4, #12]
 800a820:	f043 0308 	orr.w	r3, r3, #8
 800a824:	81a3      	strh	r3, [r4, #12]
 800a826:	6923      	ldr	r3, [r4, #16]
 800a828:	b94b      	cbnz	r3, 800a83e <__swsetup_r+0x9a>
 800a82a:	89a3      	ldrh	r3, [r4, #12]
 800a82c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a830:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a834:	d003      	beq.n	800a83e <__swsetup_r+0x9a>
 800a836:	4621      	mov	r1, r4
 800a838:	4630      	mov	r0, r6
 800a83a:	f000 f84d 	bl	800a8d8 <__smakebuf_r>
 800a83e:	89a0      	ldrh	r0, [r4, #12]
 800a840:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a844:	f010 0301 	ands.w	r3, r0, #1
 800a848:	d00a      	beq.n	800a860 <__swsetup_r+0xbc>
 800a84a:	2300      	movs	r3, #0
 800a84c:	60a3      	str	r3, [r4, #8]
 800a84e:	6963      	ldr	r3, [r4, #20]
 800a850:	425b      	negs	r3, r3
 800a852:	61a3      	str	r3, [r4, #24]
 800a854:	6923      	ldr	r3, [r4, #16]
 800a856:	b943      	cbnz	r3, 800a86a <__swsetup_r+0xc6>
 800a858:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a85c:	d1ba      	bne.n	800a7d4 <__swsetup_r+0x30>
 800a85e:	bd70      	pop	{r4, r5, r6, pc}
 800a860:	0781      	lsls	r1, r0, #30
 800a862:	bf58      	it	pl
 800a864:	6963      	ldrpl	r3, [r4, #20]
 800a866:	60a3      	str	r3, [r4, #8]
 800a868:	e7f4      	b.n	800a854 <__swsetup_r+0xb0>
 800a86a:	2000      	movs	r0, #0
 800a86c:	e7f7      	b.n	800a85e <__swsetup_r+0xba>
 800a86e:	bf00      	nop
 800a870:	20000038 	.word	0x20000038
 800a874:	0800b4d4 	.word	0x0800b4d4
 800a878:	0800b4f4 	.word	0x0800b4f4
 800a87c:	0800b4b4 	.word	0x0800b4b4

0800a880 <abort>:
 800a880:	b508      	push	{r3, lr}
 800a882:	2006      	movs	r0, #6
 800a884:	f000 f898 	bl	800a9b8 <raise>
 800a888:	2001      	movs	r0, #1
 800a88a:	f7f7 f951 	bl	8001b30 <_exit>

0800a88e <__swhatbuf_r>:
 800a88e:	b570      	push	{r4, r5, r6, lr}
 800a890:	460e      	mov	r6, r1
 800a892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a896:	2900      	cmp	r1, #0
 800a898:	b096      	sub	sp, #88	; 0x58
 800a89a:	4614      	mov	r4, r2
 800a89c:	461d      	mov	r5, r3
 800a89e:	da07      	bge.n	800a8b0 <__swhatbuf_r+0x22>
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	602b      	str	r3, [r5, #0]
 800a8a4:	89b3      	ldrh	r3, [r6, #12]
 800a8a6:	061a      	lsls	r2, r3, #24
 800a8a8:	d410      	bmi.n	800a8cc <__swhatbuf_r+0x3e>
 800a8aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8ae:	e00e      	b.n	800a8ce <__swhatbuf_r+0x40>
 800a8b0:	466a      	mov	r2, sp
 800a8b2:	f000 f89d 	bl	800a9f0 <_fstat_r>
 800a8b6:	2800      	cmp	r0, #0
 800a8b8:	dbf2      	blt.n	800a8a0 <__swhatbuf_r+0x12>
 800a8ba:	9a01      	ldr	r2, [sp, #4]
 800a8bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a8c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a8c4:	425a      	negs	r2, r3
 800a8c6:	415a      	adcs	r2, r3
 800a8c8:	602a      	str	r2, [r5, #0]
 800a8ca:	e7ee      	b.n	800a8aa <__swhatbuf_r+0x1c>
 800a8cc:	2340      	movs	r3, #64	; 0x40
 800a8ce:	2000      	movs	r0, #0
 800a8d0:	6023      	str	r3, [r4, #0]
 800a8d2:	b016      	add	sp, #88	; 0x58
 800a8d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a8d8 <__smakebuf_r>:
 800a8d8:	898b      	ldrh	r3, [r1, #12]
 800a8da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a8dc:	079d      	lsls	r5, r3, #30
 800a8de:	4606      	mov	r6, r0
 800a8e0:	460c      	mov	r4, r1
 800a8e2:	d507      	bpl.n	800a8f4 <__smakebuf_r+0x1c>
 800a8e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a8e8:	6023      	str	r3, [r4, #0]
 800a8ea:	6123      	str	r3, [r4, #16]
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	6163      	str	r3, [r4, #20]
 800a8f0:	b002      	add	sp, #8
 800a8f2:	bd70      	pop	{r4, r5, r6, pc}
 800a8f4:	ab01      	add	r3, sp, #4
 800a8f6:	466a      	mov	r2, sp
 800a8f8:	f7ff ffc9 	bl	800a88e <__swhatbuf_r>
 800a8fc:	9900      	ldr	r1, [sp, #0]
 800a8fe:	4605      	mov	r5, r0
 800a900:	4630      	mov	r0, r6
 800a902:	f7fe fd6d 	bl	80093e0 <_malloc_r>
 800a906:	b948      	cbnz	r0, 800a91c <__smakebuf_r+0x44>
 800a908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a90c:	059a      	lsls	r2, r3, #22
 800a90e:	d4ef      	bmi.n	800a8f0 <__smakebuf_r+0x18>
 800a910:	f023 0303 	bic.w	r3, r3, #3
 800a914:	f043 0302 	orr.w	r3, r3, #2
 800a918:	81a3      	strh	r3, [r4, #12]
 800a91a:	e7e3      	b.n	800a8e4 <__smakebuf_r+0xc>
 800a91c:	4b0d      	ldr	r3, [pc, #52]	; (800a954 <__smakebuf_r+0x7c>)
 800a91e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	6020      	str	r0, [r4, #0]
 800a924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a928:	81a3      	strh	r3, [r4, #12]
 800a92a:	9b00      	ldr	r3, [sp, #0]
 800a92c:	6163      	str	r3, [r4, #20]
 800a92e:	9b01      	ldr	r3, [sp, #4]
 800a930:	6120      	str	r0, [r4, #16]
 800a932:	b15b      	cbz	r3, 800a94c <__smakebuf_r+0x74>
 800a934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a938:	4630      	mov	r0, r6
 800a93a:	f000 f86b 	bl	800aa14 <_isatty_r>
 800a93e:	b128      	cbz	r0, 800a94c <__smakebuf_r+0x74>
 800a940:	89a3      	ldrh	r3, [r4, #12]
 800a942:	f023 0303 	bic.w	r3, r3, #3
 800a946:	f043 0301 	orr.w	r3, r3, #1
 800a94a:	81a3      	strh	r3, [r4, #12]
 800a94c:	89a0      	ldrh	r0, [r4, #12]
 800a94e:	4305      	orrs	r5, r0
 800a950:	81a5      	strh	r5, [r4, #12]
 800a952:	e7cd      	b.n	800a8f0 <__smakebuf_r+0x18>
 800a954:	0800a1e9 	.word	0x0800a1e9

0800a958 <_malloc_usable_size_r>:
 800a958:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a95c:	1f18      	subs	r0, r3, #4
 800a95e:	2b00      	cmp	r3, #0
 800a960:	bfbc      	itt	lt
 800a962:	580b      	ldrlt	r3, [r1, r0]
 800a964:	18c0      	addlt	r0, r0, r3
 800a966:	4770      	bx	lr

0800a968 <_raise_r>:
 800a968:	291f      	cmp	r1, #31
 800a96a:	b538      	push	{r3, r4, r5, lr}
 800a96c:	4604      	mov	r4, r0
 800a96e:	460d      	mov	r5, r1
 800a970:	d904      	bls.n	800a97c <_raise_r+0x14>
 800a972:	2316      	movs	r3, #22
 800a974:	6003      	str	r3, [r0, #0]
 800a976:	f04f 30ff 	mov.w	r0, #4294967295
 800a97a:	bd38      	pop	{r3, r4, r5, pc}
 800a97c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a97e:	b112      	cbz	r2, 800a986 <_raise_r+0x1e>
 800a980:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a984:	b94b      	cbnz	r3, 800a99a <_raise_r+0x32>
 800a986:	4620      	mov	r0, r4
 800a988:	f000 f830 	bl	800a9ec <_getpid_r>
 800a98c:	462a      	mov	r2, r5
 800a98e:	4601      	mov	r1, r0
 800a990:	4620      	mov	r0, r4
 800a992:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a996:	f000 b817 	b.w	800a9c8 <_kill_r>
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d00a      	beq.n	800a9b4 <_raise_r+0x4c>
 800a99e:	1c59      	adds	r1, r3, #1
 800a9a0:	d103      	bne.n	800a9aa <_raise_r+0x42>
 800a9a2:	2316      	movs	r3, #22
 800a9a4:	6003      	str	r3, [r0, #0]
 800a9a6:	2001      	movs	r0, #1
 800a9a8:	e7e7      	b.n	800a97a <_raise_r+0x12>
 800a9aa:	2400      	movs	r4, #0
 800a9ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	4798      	blx	r3
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	e7e0      	b.n	800a97a <_raise_r+0x12>

0800a9b8 <raise>:
 800a9b8:	4b02      	ldr	r3, [pc, #8]	; (800a9c4 <raise+0xc>)
 800a9ba:	4601      	mov	r1, r0
 800a9bc:	6818      	ldr	r0, [r3, #0]
 800a9be:	f7ff bfd3 	b.w	800a968 <_raise_r>
 800a9c2:	bf00      	nop
 800a9c4:	20000038 	.word	0x20000038

0800a9c8 <_kill_r>:
 800a9c8:	b538      	push	{r3, r4, r5, lr}
 800a9ca:	4d07      	ldr	r5, [pc, #28]	; (800a9e8 <_kill_r+0x20>)
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	4608      	mov	r0, r1
 800a9d2:	4611      	mov	r1, r2
 800a9d4:	602b      	str	r3, [r5, #0]
 800a9d6:	f7f7 f89b 	bl	8001b10 <_kill>
 800a9da:	1c43      	adds	r3, r0, #1
 800a9dc:	d102      	bne.n	800a9e4 <_kill_r+0x1c>
 800a9de:	682b      	ldr	r3, [r5, #0]
 800a9e0:	b103      	cbz	r3, 800a9e4 <_kill_r+0x1c>
 800a9e2:	6023      	str	r3, [r4, #0]
 800a9e4:	bd38      	pop	{r3, r4, r5, pc}
 800a9e6:	bf00      	nop
 800a9e8:	20010618 	.word	0x20010618

0800a9ec <_getpid_r>:
 800a9ec:	f7f7 b888 	b.w	8001b00 <_getpid>

0800a9f0 <_fstat_r>:
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	4d07      	ldr	r5, [pc, #28]	; (800aa10 <_fstat_r+0x20>)
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	4608      	mov	r0, r1
 800a9fa:	4611      	mov	r1, r2
 800a9fc:	602b      	str	r3, [r5, #0]
 800a9fe:	f7f7 f8e6 	bl	8001bce <_fstat>
 800aa02:	1c43      	adds	r3, r0, #1
 800aa04:	d102      	bne.n	800aa0c <_fstat_r+0x1c>
 800aa06:	682b      	ldr	r3, [r5, #0]
 800aa08:	b103      	cbz	r3, 800aa0c <_fstat_r+0x1c>
 800aa0a:	6023      	str	r3, [r4, #0]
 800aa0c:	bd38      	pop	{r3, r4, r5, pc}
 800aa0e:	bf00      	nop
 800aa10:	20010618 	.word	0x20010618

0800aa14 <_isatty_r>:
 800aa14:	b538      	push	{r3, r4, r5, lr}
 800aa16:	4d06      	ldr	r5, [pc, #24]	; (800aa30 <_isatty_r+0x1c>)
 800aa18:	2300      	movs	r3, #0
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	4608      	mov	r0, r1
 800aa1e:	602b      	str	r3, [r5, #0]
 800aa20:	f7f7 f8e5 	bl	8001bee <_isatty>
 800aa24:	1c43      	adds	r3, r0, #1
 800aa26:	d102      	bne.n	800aa2e <_isatty_r+0x1a>
 800aa28:	682b      	ldr	r3, [r5, #0]
 800aa2a:	b103      	cbz	r3, 800aa2e <_isatty_r+0x1a>
 800aa2c:	6023      	str	r3, [r4, #0]
 800aa2e:	bd38      	pop	{r3, r4, r5, pc}
 800aa30:	20010618 	.word	0x20010618

0800aa34 <_init>:
 800aa34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa36:	bf00      	nop
 800aa38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa3a:	bc08      	pop	{r3}
 800aa3c:	469e      	mov	lr, r3
 800aa3e:	4770      	bx	lr

0800aa40 <_fini>:
 800aa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa42:	bf00      	nop
 800aa44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa46:	bc08      	pop	{r3}
 800aa48:	469e      	mov	lr, r3
 800aa4a:	4770      	bx	lr
