#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May  9 17:25:49 2017
# Process ID: 7528
# Current directory: /home/rodralez/my/docencia/control/github
# Command line: vivado
# Log file: /home/rodralez/my/docencia/control/github/vivado.log
# Journal file: /home/rodralez/my/docencia/control/github/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_spi_test /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/project_spi_test -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins processing_system7_0/SPI0_SS_I]
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
regenerate_bd_layout
save_bd_design
close_project
create_project project_1 /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/tamu.edu_user_ZedboardOLED_1.0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv tamu.edu:user:ZedboardOLED:1.0 ZedboardOLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ZedboardOLED_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
create_bd_port -dir O SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
endgroup
startgroup
create_bd_port -dir O SCLK
connect_bd_net [get_bd_pins /ZedboardOLED_0/SCLK] [get_bd_ports SCLK]
endgroup
startgroup
create_bd_port -dir O DC
connect_bd_net [get_bd_pins /ZedboardOLED_0/DC] [get_bd_ports DC]
endgroup
startgroup
create_bd_port -dir O RES
connect_bd_net [get_bd_pins /ZedboardOLED_0/RES] [get_bd_ports RES]
endgroup
startgroup
create_bd_port -dir O VBAT
connect_bd_net [get_bd_pins /ZedboardOLED_0/VBAT] [get_bd_ports VBAT]
endgroup
startgroup
create_bd_port -dir O VDD
connect_bd_net [get_bd_pins /ZedboardOLED_0/VDD] [get_bd_ports VDD]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master/oled_constraints.xdc
import_files -fileset constrs_1 /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master/oled_constraints.xdc
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
file mkdir /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk
file copy -force /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
