ARM GAS  /tmp/cc6Z6mIk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_nn_mat_mult_nt_t_s8.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_nn_mat_mult_nt_t_s8,"ax",%progbits
  18              		.align	1
  19              		.global	arm_nn_mat_mult_nt_t_s8
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_nn_mat_mult_nt_t_s8:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * SPDX-FileCopyrightText: Copyright 2020-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Title:        arm_nn_mat_mult_s8_nt_t_s8
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Description:  Matrix multiplication support function with the right-hand-side (rhs) matrix trans
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * $Date:        5 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * $Revision:    V.2.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * -------------------------------------------------------------------- */
ARM GAS  /tmp/cc6Z6mIk.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** #include "arm_nnsupportfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** /**
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * @ingroup groupSupport
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  */
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** /**
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * @addtogroup supportConvolution
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * @{
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  */
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** /*
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * s8 matrix multiplication with the right-hand-side matrix transposed
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  * Refer header file for details.
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  *
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****  */
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int8_t *rhs,
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t *bias,
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             int8_t *dst,
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t *dst_multipliers,
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t *dst_shifts,
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t lhs_rows,
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t rhs_rows,
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t rhs_cols,
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t lhs_offset,
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t dst_offset,
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t activation_min,
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t activation_max,
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                                             const int32_t rhs_cols_offset)
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** {
  30              		.loc 1 62 1 view -0
  31              		.cfi_startproc
  32              		@ args = 40, pretend = 0, frame = 104
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 62 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 9BB0     		sub	sp, sp, #108
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 144
  50 0006 1990     		str	r0, [sp, #100]
  51 0008 1491     		str	r1, [sp, #80]
  52 000a 1892     		str	r2, [sp, #96]
  53 000c 1793     		str	r3, [sp, #92]
ARM GAS  /tmp/cc6Z6mIk.s 			page 3


  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     if (rhs_cols_offset < rhs_cols)
  54              		.loc 1 63 5 is_stmt 1 view .LVU2
  55              		.loc 1 63 8 is_stmt 0 view .LVU3
  56 000e 2D9B     		ldr	r3, [sp, #180]
  57              	.LVL1:
  58              		.loc 1 63 8 view .LVU4
  59 0010 289A     		ldr	r2, [sp, #160]
  60              	.LVL2:
  61              		.loc 1 63 8 view .LVU5
  62 0012 9342     		cmp	r3, r2
  63 0014 C0F21584 		blt	.L45
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         return ARM_CMSIS_NN_ARG_ERROR;
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** #if defined(ARM_MATH_MVEI)
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     int8_t *out_ref = dst;
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     const int8_t *in_ref = lhs;
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     (void)out_ref;
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     (void)in_ref;
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     int32_t offset = rhs_cols_offset;
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     int i_items = 0;
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     for (; i_items <= (lhs_rows - 4); i_items += 4)
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int i = 0; i < rhs_rows; i++)
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t acc_n0 = 0;
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t acc_n1 = 0;
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t acc_n2 = 0;
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t acc_n3 = 0;
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *lhs_vec = lhs;
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *ip_row_1 = lhs + offset;
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *ip_row_2 = lhs + (2 * offset);
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *ip_row_3 = lhs + (3 * offset);
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *col_base = rhs + i * rhs_cols;
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t sum_tmp = 0;
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     #if defined(ARM_MATH_AUTOVECTORIZE)
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (int j = 0; j < rhs_cols; j++)
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t col = col_base[j];
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 sum_tmp += col;
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 acc_n0 += lhs_vec[j] * col;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 acc_n1 += ip_row_1[j] * col;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 acc_n2 += ip_row_2[j] * col;
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 acc_n3 += ip_row_3[j] * col;
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     #else
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             __ASM volatile(" .p2align 2                             \n"
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q0, [%[col]], #16    \n"
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   wlstp.8         lr, %[cnt], 1f       \n"
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "2:                                      \n"
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vaddva.s8      %[sum], q0            \n"
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q1, [%[row0]], #16   \n"
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vmladava.s8    %[out0], q0, q1       \n"
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q2, [%[row1]], #16   \n"
ARM GAS  /tmp/cc6Z6mIk.s 			page 4


 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vmladava.s8     %[out1], q0, q2      \n"
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q3, [%[row2]], #16   \n"
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vmladava.s8     %[out2], q0, q3      \n"
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q4, [%[row3]], #16   \n"
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vmladava.s8     %[out3], q0, q4      \n"
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q0, [%[col]], #16    \n"
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   letp            lr, 2b               \n"
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "1:                                      \n"
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            : [col] "+r"(col_base),
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [sum] "+Te"(sum_tmp),
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [row0] "+r"(lhs_vec),
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [row1] "+r"(ip_row_1),
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [row2] "+r"(ip_row_2),
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [row3] "+r"(ip_row_3),
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [out0] "+Te"(acc_n0),
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [out1] "+Te"(acc_n1),
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [out2] "+Te"(acc_n2),
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                              [out3] "+Te"(acc_n3)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            : [cnt] "r"(rhs_cols)
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            : "q0", "q1", "q2", "q3", "q4", "memory", "r14");
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     #endif
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32x4_t res = {acc_n0, acc_n1, acc_n2, acc_n3};
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             sum_tmp *= lhs_offset;
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 sum_tmp += bias[i];
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res = vaddq_n_s32(res, sum_tmp);
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res = arm_requantize_mve(res, dst_multipliers[i], dst_shifts[i]);
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res = vaddq_n_s32(res, dst_offset);
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res = vmaxq_s32(res, vdupq_n_s32(activation_min));
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res = vminq_s32(res, vdupq_n_s32(activation_max));
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const uint32x4_t scatter_offset = {0, (uint32_t)rhs_rows, (uint32_t)rhs_rows * 2, (uint
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             vstrbq_scatter_offset_s32(dst, scatter_offset, res);
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst++;
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         lhs += 4 * offset;
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         dst += (3 * rhs_rows);
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     for (; i_items < lhs_rows; i_items++)
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t acc[4];
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         const int32_t *multipliers = dst_multipliers;
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         const int32_t *shifts = dst_shifts;
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int i = 0; i < rhs_rows; i++)
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t acc_n0 = 0;
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *lhs_vec = lhs;
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *col_base = rhs + i * rhs_cols;
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t sum_tmp = 0;
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     #if defined(ARM_MATH_AUTOVECTORIZE)
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (int j = 0; j < rhs_cols; j++)
ARM GAS  /tmp/cc6Z6mIk.s 			page 5


 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t col = col_base[j];
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 sum_tmp += col;
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 acc_n0 += lhs_vec[j] * col;
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     #else
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             __ASM volatile(" .p2align 2                             \n"
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q0, [%[col]], #16    \n"
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   wlstp.8         lr, %[cnt], 1f       \n"
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "2:                                      \n"
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vaddva.s8      %[sum], q0            \n"
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q1, [%[row0]], #16   \n"
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vmladava.s8    %[out0], q0, q1       \n"
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   vldrb.8         q0, [%[col]], #16    \n"
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "   letp            lr, 2b               \n"
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            "1:                                      \n"
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            : [col] "+r"(col_base), [sum] "+Te"(sum_tmp), [row0] "+r"(lhs_vec), [out
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            : [cnt] "r"(rhs_cols)
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                            : "q0", "q1", "memory", "r14");
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     #endif
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             sum_tmp *= lhs_offset;
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             sum_tmp += acc_n0;
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 sum_tmp += bias[i];
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int32_t index = i & 0x3;
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             acc[index] = sum_tmp;
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (index == 3)
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32x4_t res = vldrwq_s32(acc);
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res = arm_requantize_mve_32x4(res, vldrwq_s32(multipliers), vldrwq_s32(shifts));
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 multipliers += 4;
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 shifts += 4;
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res = vaddq_n_s32(res, dst_offset);
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res = vmaxq_s32(res, vdupq_n_s32(activation_min));
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res = vminq_s32(res, vdupq_n_s32(activation_max));
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 vstrbq_s32(dst, res);
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 dst += 4;
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         lhs += offset;
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int i = 0; i < (rhs_rows & 0x3); i++)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t acc_n0 = acc[i];
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             acc_n0 = arm_nn_requantize(acc_n0, multipliers[i], shifts[i]);
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             acc_n0 += dst_offset;
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             acc_n0 = MAX(acc_n0, activation_min);
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             acc_n0 = MIN(acc_n0, activation_max);
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             *dst++ = (int8_t)acc_n0;
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** #elif defined(ARM_MATH_DSP)
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     const int32_t off0 = rhs_cols - 4;
ARM GAS  /tmp/cc6Z6mIk.s 			page 6


  64              		.loc 1 223 5 is_stmt 1 view .LVU6
  65              		.loc 1 223 19 is_stmt 0 view .LVU7
  66 0018 131F     		subs	r3, r2, #4
  67 001a 0093     		str	r3, [sp]
  68              	.LVL3:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     const int32_t lhs_off0 = rhs_cols_offset - 4;
  69              		.loc 1 224 5 is_stmt 1 view .LVU8
  70              		.loc 1 224 19 is_stmt 0 view .LVU9
  71 001c 2D9B     		ldr	r3, [sp, #180]
  72              	.LVL4:
  73              		.loc 1 224 19 view .LVU10
  74 001e 043B     		subs	r3, r3, #4
  75 0020 0293     		str	r3, [sp, #8]
  76              	.LVL5:
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
  77              		.loc 1 226 5 is_stmt 1 view .LVU11
  78              	.LBB534:
  79              		.loc 1 226 10 view .LVU12
  80              		.loc 1 226 18 is_stmt 0 view .LVU13
  81 0022 0023     		movs	r3, #0
  82              	.LVL6:
  83              		.loc 1 226 18 view .LVU14
  84 0024 1393     		str	r3, [sp, #76]
  85              		.loc 1 226 5 view .LVU15
  86 0026 59E2     		b	.L3
  87              	.LVL7:
  88              	.L4:
  89              	.LBB535:
  90              	.LBB536:
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         const int8_t *lhs_ptr = &lhs[0];
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int8_t *dst_ptr = &dst[0];
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_offset_contribution0 = 0;
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_offset_contribution1 = 0;
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int32_t x = 0; x < rhs_cols; ++x)
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution0 += rhs[x];
  91              		.loc 1 236 13 is_stmt 1 discriminator 3 view .LVU16
  92              		.loc 1 236 44 is_stmt 0 discriminator 3 view .LVU17
  93 0028 E556     		ldrsb	r5, [r4, r3]
  94              		.loc 1 236 38 discriminator 3 view .LVU18
  95 002a 2944     		add	r1, r1, r5
  96              	.LVL8:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution1 += rhs[x + rhs_cols];
  97              		.loc 1 237 13 is_stmt 1 discriminator 3 view .LVU19
  98              		.loc 1 237 47 is_stmt 0 discriminator 3 view .LVU20
  99 002c 1D18     		adds	r5, r3, r0
 100              		.loc 1 237 44 discriminator 3 view .LVU21
 101 002e 6557     		ldrsb	r5, [r4, r5]
 102              		.loc 1 237 38 discriminator 3 view .LVU22
 103 0030 2A44     		add	r2, r2, r5
 104              	.LVL9:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 105              		.loc 1 234 43 is_stmt 1 discriminator 3 view .LVU23
ARM GAS  /tmp/cc6Z6mIk.s 			page 7


 106 0032 0133     		adds	r3, r3, #1
 107              	.LVL10:
 108              	.L36:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 109              		.loc 1 234 29 discriminator 1 view .LVU24
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 110              		.loc 1 234 9 is_stmt 0 discriminator 1 view .LVU25
 111 0034 8342     		cmp	r3, r0
 112 0036 F7DB     		blt	.L4
 113              	.LBE536:
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         lhs_offset_contribution0 *= lhs_offset;
 114              		.loc 1 240 9 is_stmt 1 view .LVU26
 115              		.loc 1 240 34 is_stmt 0 view .LVU27
 116 0038 299B     		ldr	r3, [sp, #164]
 117              	.LVL11:
 118              		.loc 1 240 34 view .LVU28
 119 003a 03FB01F1 		mul	r1, r3, r1
 120              	.LVL12:
 121              		.loc 1 240 34 view .LVU29
 122 003e 1691     		str	r1, [sp, #88]
 123              	.LVL13:
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         lhs_offset_contribution1 *= lhs_offset;
 124              		.loc 1 241 9 is_stmt 1 view .LVU30
 125              		.loc 1 241 34 is_stmt 0 view .LVU31
 126 0040 03FB02F0 		mul	r0, r3, r2
 127 0044 1590     		str	r0, [sp, #84]
 128              	.LVL14:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         if (bias)
 129              		.loc 1 242 9 is_stmt 1 view .LVU32
 130              		.loc 1 242 12 is_stmt 0 view .LVU33
 131 0046 189A     		ldr	r2, [sp, #96]
 132 0048 4AB1     		cbz	r2, .L5
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution0 += bias[rhs_rows_idx];
 133              		.loc 1 244 13 is_stmt 1 view .LVU34
 134              		.loc 1 244 45 is_stmt 0 view .LVU35
 135 004a 139C     		ldr	r4, [sp, #76]
 136              	.LVL15:
 137              		.loc 1 244 45 view .LVU36
 138 004c 52F82430 		ldr	r3, [r2, r4, lsl #2]
 139              		.loc 1 244 38 view .LVU37
 140 0050 1944     		add	r1, r1, r3
 141              	.LVL16:
 142              		.loc 1 244 38 view .LVU38
 143 0052 1691     		str	r1, [sp, #88]
 144              	.LVL17:
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 145              		.loc 1 245 13 is_stmt 1 view .LVU39
 146              		.loc 1 245 45 is_stmt 0 view .LVU40
 147 0054 631C     		adds	r3, r4, #1
 148 0056 52F82330 		ldr	r3, [r2, r3, lsl #2]
 149              		.loc 1 245 38 view .LVU41
 150 005a 1844     		add	r0, r0, r3
 151              	.LVL18:
 152              		.loc 1 245 38 view .LVU42
ARM GAS  /tmp/cc6Z6mIk.s 			page 8


 153 005c 1590     		str	r0, [sp, #84]
 154              	.LVL19:
 155              	.L5:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 247:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 248:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_rows_idx = lhs_rows >> 1;
 156              		.loc 1 248 9 is_stmt 1 view .LVU43
 157              		.loc 1 248 17 is_stmt 0 view .LVU44
 158 005e 269B     		ldr	r3, [sp, #152]
 159 0060 5B10     		asrs	r3, r3, #1
 160 0062 0893     		str	r3, [sp, #32]
 161              	.LVL20:
 249:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         while (lhs_rows_idx)
 162              		.loc 1 250 9 is_stmt 1 view .LVU45
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int8_t *dst_ptr = &dst[0];
 163              		.loc 1 228 23 is_stmt 0 view .LVU46
 164 0064 199D     		ldr	r5, [sp, #100]
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 165              		.loc 1 229 17 view .LVU47
 166 0066 179B     		ldr	r3, [sp, #92]
 167              	.LVL21:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 168              		.loc 1 229 17 view .LVU48
 169 0068 0B93     		str	r3, [sp, #44]
 170              		.loc 1 250 15 view .LVU49
 171 006a 56E1     		b	.L6
 172              	.LVL22:
 173              	.L65:
 174              		.loc 1 250 15 view .LVU50
 175 006c 3946     		mov	r1, r7
 176 006e 0493     		str	r3, [sp, #16]
 177 0070 DDF8A0B0 		ldr	fp, [sp, #160]
 178              	.LBB537:
 179 0074 2CE0     		b	.L8
 180              	.LVL23:
 181              	.L9:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = lhs_offset_contribution0;
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res01 = lhs_offset_contribution1;
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res10 = lhs_offset_contribution0;
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res11 = lhs_offset_contribution1;
 258:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t rhs_cols_idx = 0;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t val0, val1, val2, val3, val4, val5;
 262:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 264:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 270:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
ARM GAS  /tmp/cc6Z6mIk.s 			page 9


 271:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 272:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 273:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val3, val2, res00);
 275:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 277:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 278:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 280:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 281:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res10, res11
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4((const int8_t *)&lhs_ptr[lhs_off0]);
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 284:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val3, val2, res00);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 302:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res10, res11
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4((const int8_t *)&lhs_ptr[lhs_off0]);
 308:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 313:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 315:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 317:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 318:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 319:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 321:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 322:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 323:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 324:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val3, val2, res00);
 325:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 326:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 327:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
ARM GAS  /tmp/cc6Z6mIk.s 			page 10


 328:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 329:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 330:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 331:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res10, res11
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4((const int8_t *)&lhs_ptr[lhs_off0]);
 333:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 334:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 335:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 336:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 337:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 338:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 339:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 340:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 342:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 343:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 344:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 345:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 347:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 348:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 349:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val3, val2, res00);
 350:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 351:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 352:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 353:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 354:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 355:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 356:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res10, res11
 357:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4((const int8_t *)&lhs_ptr[lhs_off0]);
 358:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 359:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 360:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 361:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 362:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 363:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 364:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 365:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 367:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 368:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 182              		.loc 1 368 17 is_stmt 1 view .LVU51
 183              	.LBB538:
 184              	.LBI538:
 185              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  /tmp/cc6Z6mIk.s 			page 11


  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
ARM GAS  /tmp/cc6Z6mIk.s 			page 12


  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/cc6Z6mIk.s 			page 13


 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
ARM GAS  /tmp/cc6Z6mIk.s 			page 14


 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
ARM GAS  /tmp/cc6Z6mIk.s 			page 15


 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
ARM GAS  /tmp/cc6Z6mIk.s 			page 16


 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
ARM GAS  /tmp/cc6Z6mIk.s 			page 17


 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
ARM GAS  /tmp/cc6Z6mIk.s 			page 18


 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
ARM GAS  /tmp/cc6Z6mIk.s 			page 19


 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
ARM GAS  /tmp/cc6Z6mIk.s 			page 20


 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
ARM GAS  /tmp/cc6Z6mIk.s 			page 21


 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 186              		.loc 2 586 30 view .LVU52
 187              	.LBB539:
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 188              		.loc 2 588 5 view .LVU53
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 189              		.loc 2 589 5 view .LVU54
 190 0076 54F8047B 		ldr	r7, [r4], #4	@ unaligned
 191              	.LVL24:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 192              		.loc 2 590 5 view .LVU55
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 193              		.loc 2 592 5 view .LVU56
 194              		.loc 2 592 5 is_stmt 0 view .LVU57
 195              	.LBE539:
 196              	.LBE538:
 369:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 197              		.loc 1 369 17 is_stmt 1 view .LVU58
 198              	.LBB540:
 199              	.LBI540:
 200              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
ARM GAS  /tmp/cc6Z6mIk.s 			page 22


  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
ARM GAS  /tmp/cc6Z6mIk.s 			page 23


  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
ARM GAS  /tmp/cc6Z6mIk.s 			page 24


 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // ACLE intrinsics under groups __ARM_FEATURE_QBIT, __ARM_FEATURE_DSP , __ARM_FEATURE_SAT, __ARM_FE
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Just __ARM_FEATURE_DSP is checked to collect all intrinsics from the above mentioned group
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if (defined(__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Common intrinsics
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLABB __smlabb
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLATT __smlatt
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QADD __qadd
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB8 __qsub8
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB16 __qsub16
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SADD16 __sadd16
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Compiler specifc variants of intrinsics. Create a new section or file for IAR if needed
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULBB __smulbb
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULTT __smultt
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ROR __ror
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16 __sxtb16
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16 __sxtab16
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16_RORn(ARG1, ARG2) SXTB16(ROR(ARG1, ARG2))
ARM GAS  /tmp/cc6Z6mIk.s 			page 25


 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16_RORn(ARG1, ARG2, ARG3) SXTAB16(ARG1, ROR(ARG2, ARG3))
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMLAD __smlad
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // PKH<XY> translates into pkh<xy> on AC6
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #elif defined(__GNUC__)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __ASM("pkhbt %0, %1, %2, lsl %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(ARG3
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 if (ARG3 == 0)                                                                     
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2));            
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 else                                                                               
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2, asr %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTAB16(uint32_t op1, uint32_t op2)
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
 201              		.loc 3 237 31 view .LVU59
 202              	.LBB541:
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 203              		.loc 3 239 5 view .LVU60
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 204              		.loc 3 241 5 view .LVU61
 205              		.syntax unified
 206              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 207 007a 2FFA87F8 		sxtb16 r8, r7
 208              	@ 0 "" 2
 209              	.LVL25:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 210              		.loc 3 242 5 view .LVU62
 211              		.loc 3 242 5 is_stmt 0 view .LVU63
 212              		.thumb
 213              		.syntax unified
 214              	.LBE541:
 215              	.LBE540:
 370:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 216              		.loc 1 370 17 is_stmt 1 view .LVU64
ARM GAS  /tmp/cc6Z6mIk.s 			page 26


 217              	.LBB542:
 218              	.LBI542:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 219              		.loc 2 586 30 view .LVU65
 220              	.LBB543:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 221              		.loc 2 588 5 view .LVU66
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 222              		.loc 2 589 5 view .LVU67
 223 007e 55F8049B 		ldr	r9, [r5], #4	@ unaligned
 224              	.LVL26:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 225              		.loc 2 590 5 view .LVU68
 226              		.loc 2 592 5 view .LVU69
 227              		.loc 2 592 5 is_stmt 0 view .LVU70
 228              	.LBE543:
 229              	.LBE542:
 371:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 230              		.loc 1 371 17 is_stmt 1 view .LVU71
 231              	.LBB544:
 232              	.LBI544:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 233              		.loc 3 237 31 view .LVU72
 234              	.LBB545:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 235              		.loc 3 239 5 view .LVU73
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 236              		.loc 3 241 5 view .LVU74
 237              		.syntax unified
 238              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 239 0082 2FFA89F6 		sxtb16 r6, r9
 240              	@ 0 "" 2
 241              	.LVL27:
 242              		.loc 3 242 5 view .LVU75
 243              		.loc 3 242 5 is_stmt 0 view .LVU76
 244              		.thumb
 245              		.syntax unified
 246              	.LBE545:
 247              	.LBE544:
 372:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 248              		.loc 1 372 17 is_stmt 1 view .LVU77
 249              		.loc 1 372 17 is_stmt 0 view .LVU78
 250              	.LBE537:
 251              	.LBE535:
 252              	.LBE534:
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 27


 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 253              		.loc 2 615 5 is_stmt 1 view .LVU79
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 254              		.loc 2 616 5 view .LVU80
 255 0086 009B     		ldr	r3, [sp]
 256 0088 54F803E0 		ldr	lr, [r4, r3]	@ unaligned
 257              	.LVL28:
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 258              		.loc 2 618 5 view .LVU81
 259              	.LBB934:
 260              	.LBB912:
 261              	.LBB755:
 373:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 262              		.loc 1 373 17 view .LVU82
 263              	.LBB546:
 264              	.LBI546:
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // __smlad is defined by GCC, but results in a performance drop(Tested on Arm GNU Toolchain version
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SMLAD(uint32_t op1, uint32_t op2, uint32_t op3)
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t ROR(uint32_t op1, uint32_t op2)
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     op2 %= 32U;
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return op1;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (op1 >> op2) | (op1 << (32U - op2));
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
 265              		.loc 3 264 31 view .LVU83
 266              	.LBB547:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 267              		.loc 3 266 5 view .LVU84
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 268              		.loc 3 267 5 view .LVU85
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
ARM GAS  /tmp/cc6Z6mIk.s 			page 28


 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 269              		.loc 3 269 9 view .LVU86
 270              		.syntax unified
 271              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 272 008c 2FFA97F7 		sxtb16 r7, r7, ROR #8
 273              	@ 0 "" 2
 274              	.LVL29:
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     else
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         result = SXTB16(ROR(op1, rotate));
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return result;
 275              		.loc 3 275 5 view .LVU87
 276              		.loc 3 275 5 is_stmt 0 view .LVU88
 277              		.thumb
 278              		.syntax unified
 279              	.LBE547:
 280              	.LBE546:
 374:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 281              		.loc 1 374 17 is_stmt 1 view .LVU89
 282              	.LBB548:
 283              	.LBI548:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 284              		.loc 3 264 31 view .LVU90
 285              	.LBB549:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 286              		.loc 3 266 5 view .LVU91
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 287              		.loc 3 267 5 view .LVU92
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 288              		.loc 3 269 9 view .LVU93
 289              		.syntax unified
 290              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 291 0090 2FFA99F9 		sxtb16 r9, r9, ROR #8
 292              	@ 0 "" 2
 293              	.LVL30:
 294              		.loc 3 275 5 view .LVU94
 295              		.loc 3 275 5 is_stmt 0 view .LVU95
 296              		.thumb
 297              		.syntax unified
 298              	.LBE549:
 299              	.LBE548:
 375:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 376:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 377:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val3, val2, res00);
 300              		.loc 1 377 17 is_stmt 1 view .LVU96
 301              	.LBB550:
 302              	.LBI550:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 303              		.loc 3 246 31 view .LVU97
 304              	.LBB551:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 305              		.loc 3 248 5 view .LVU98
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 306              		.loc 3 250 5 view .LVU99
 307              		.syntax unified
ARM GAS  /tmp/cc6Z6mIk.s 			page 29


 308              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 309 0094 26FB0800 		smlad r0, r6, r8, r0
 310              	@ 0 "" 2
 311              	.LVL31:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 312              		.loc 3 251 5 view .LVU100
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 313              		.loc 3 251 5 is_stmt 0 view .LVU101
 314              		.thumb
 315              		.syntax unified
 316              	.LBE551:
 317              	.LBE550:
 378:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 318              		.loc 1 378 17 is_stmt 1 view .LVU102
 319              	.LBB552:
 320              	.LBI552:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 321              		.loc 3 237 31 view .LVU103
 322              	.LBB553:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 323              		.loc 3 239 5 view .LVU104
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 324              		.loc 3 241 5 view .LVU105
 325              		.syntax unified
 326              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 327 0098 2FFA8EFA 		sxtb16 r10, lr
 328              	@ 0 "" 2
 329              	.LVL32:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 330              		.loc 3 242 5 view .LVU106
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 331              		.loc 3 242 5 is_stmt 0 view .LVU107
 332              		.thumb
 333              		.syntax unified
 334              	.LBE553:
 335              	.LBE552:
 379:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 336              		.loc 1 379 17 is_stmt 1 view .LVU108
 337              	.LBB554:
 338              	.LBI554:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 339              		.loc 3 246 31 view .LVU109
 340              	.LBB555:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 341              		.loc 3 248 5 view .LVU110
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 342              		.loc 3 250 5 view .LVU111
 343              		.syntax unified
 344              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 345 009c 29FB0700 		smlad r0, r9, r7, r0
 346              	@ 0 "" 2
 347              	.LVL33:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 348              		.loc 3 251 5 view .LVU112
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 349              		.loc 3 251 5 is_stmt 0 view .LVU113
 350              		.thumb
ARM GAS  /tmp/cc6Z6mIk.s 			page 30


 351              		.syntax unified
 352              	.LBE555:
 353              	.LBE554:
 380:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 354              		.loc 1 380 17 is_stmt 1 view .LVU114
 355              	.LBB556:
 356              	.LBI556:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 357              		.loc 3 264 31 view .LVU115
 358              	.LBB557:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 359              		.loc 3 266 5 view .LVU116
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 360              		.loc 3 267 5 view .LVU117
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 361              		.loc 3 269 9 view .LVU118
 362              		.syntax unified
 363              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 364 00a0 2FFA9EFE 		sxtb16 lr, lr, ROR #8
 365              	@ 0 "" 2
 366              	.LVL34:
 367              		.loc 3 275 5 view .LVU119
 368              		.loc 3 275 5 is_stmt 0 view .LVU120
 369              		.thumb
 370              		.syntax unified
 371              	.LBE557:
 372              	.LBE556:
 381:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 373              		.loc 1 381 17 is_stmt 1 view .LVU121
 374              	.LBB558:
 375              	.LBI558:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 376              		.loc 3 246 31 view .LVU122
 377              	.LBB559:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 378              		.loc 3 248 5 view .LVU123
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 379              		.loc 3 250 5 view .LVU124
 380              		.syntax unified
 381              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 382 00a4 26FB0A11 		smlad r1, r6, r10, r1
 383              	@ 0 "" 2
 384              	.LVL35:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 385              		.loc 3 251 5 view .LVU125
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 386              		.loc 3 251 5 is_stmt 0 view .LVU126
 387              		.thumb
 388              		.syntax unified
 389              	.LBE559:
 390              	.LBE558:
 382:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 391              		.loc 1 382 17 is_stmt 1 view .LVU127
 392              	.LBB560:
 393              	.LBI560:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 394              		.loc 3 246 31 view .LVU128
ARM GAS  /tmp/cc6Z6mIk.s 			page 31


 395              	.LBB561:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 396              		.loc 3 248 5 view .LVU129
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 397              		.loc 3 250 5 view .LVU130
 398              		.syntax unified
 399              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 400 00a8 29FB0E11 		smlad r1, r9, lr, r1
 401              	@ 0 "" 2
 402              	.LVL36:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 403              		.loc 3 251 5 view .LVU131
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 404              		.loc 3 251 5 is_stmt 0 view .LVU132
 405              		.thumb
 406              		.syntax unified
 407              	.LBE561:
 408              	.LBE560:
 383:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 384:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res10, res11
 385:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4((const int8_t *)&lhs_ptr[lhs_off0]);
 409              		.loc 1 385 17 is_stmt 1 view .LVU133
 410              		.loc 1 385 17 is_stmt 0 view .LVU134
 411              	.LBE755:
 412              	.LBE912:
 413              	.LBE934:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 414              		.loc 2 615 5 is_stmt 1 view .LVU135
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 415              		.loc 2 616 5 view .LVU136
 416 00ac 029B     		ldr	r3, [sp, #8]
 417 00ae EE58     		ldr	r6, [r5, r3]	@ unaligned
 418              	.LVL37:
 419              		.loc 2 618 5 view .LVU137
 420              	.LBB935:
 421              	.LBB913:
 422              	.LBB756:
 386:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 423              		.loc 1 386 17 view .LVU138
 424              	.LBB562:
 425              	.LBI562:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 426              		.loc 3 237 31 view .LVU139
 427              	.LBB563:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 428              		.loc 3 239 5 view .LVU140
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 429              		.loc 3 241 5 view .LVU141
 430              		.syntax unified
 431              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 432 00b0 2FFA86F9 		sxtb16 r9, r6
 433              	@ 0 "" 2
 434              	.LVL38:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 435              		.loc 3 242 5 view .LVU142
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 436              		.loc 3 242 5 is_stmt 0 view .LVU143
ARM GAS  /tmp/cc6Z6mIk.s 			page 32


 437              		.thumb
 438              		.syntax unified
 439              	.LBE563:
 440              	.LBE562:
 387:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 441              		.loc 1 387 17 is_stmt 1 view .LVU144
 442              	.LBB564:
 443              	.LBI564:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 444              		.loc 3 264 31 view .LVU145
 445              	.LBB565:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 446              		.loc 3 266 5 view .LVU146
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 447              		.loc 3 267 5 view .LVU147
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 448              		.loc 3 269 9 view .LVU148
 449              		.syntax unified
 450              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 451 00b4 2FFA96F6 		sxtb16 r6, r6, ROR #8
 452              	@ 0 "" 2
 453              	.LVL39:
 454              		.loc 3 275 5 view .LVU149
 455              		.loc 3 275 5 is_stmt 0 view .LVU150
 456              		.thumb
 457              		.syntax unified
 458              	.LBE565:
 459              	.LBE564:
 388:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 460              		.loc 1 388 17 is_stmt 1 view .LVU151
 461              	.LBB566:
 462              	.LBI566:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 463              		.loc 3 246 31 view .LVU152
 464              	.LBB567:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 465              		.loc 3 248 5 view .LVU153
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 466              		.loc 3 250 5 view .LVU154
 467              		.syntax unified
 468              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 469 00b8 29FB0828 		smlad r8, r9, r8, r2
 470              	@ 0 "" 2
 471              	.LVL40:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 472              		.loc 3 251 5 view .LVU155
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 473              		.loc 3 251 5 is_stmt 0 view .LVU156
 474              		.thumb
 475              		.syntax unified
 476              	.LBE567:
 477              	.LBE566:
 389:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 478              		.loc 1 389 17 is_stmt 1 view .LVU157
 479              	.LBB568:
 480              	.LBI568:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
ARM GAS  /tmp/cc6Z6mIk.s 			page 33


 481              		.loc 3 246 31 view .LVU158
 482              	.LBB569:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 483              		.loc 3 248 5 view .LVU159
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 484              		.loc 3 250 5 view .LVU160
 485 00bc 049B     		ldr	r3, [sp, #16]
 486              		.syntax unified
 487              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 488 00be 29FB0A33 		smlad r3, r9, r10, r3
 489              	@ 0 "" 2
 490              	.LVL41:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 491              		.loc 3 251 5 view .LVU161
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 492              		.loc 3 251 5 is_stmt 0 view .LVU162
 493              		.thumb
 494              		.syntax unified
 495              	.LBE569:
 496              	.LBE568:
 390:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 497              		.loc 1 390 17 is_stmt 1 view .LVU163
 498              	.LBB570:
 499              	.LBI570:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 500              		.loc 3 246 31 view .LVU164
 501              	.LBB571:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 502              		.loc 3 248 5 view .LVU165
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 503              		.loc 3 250 5 view .LVU166
 504              		.syntax unified
 505              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 506 00c2 26FB0782 		smlad r2, r6, r7, r8
 507              	@ 0 "" 2
 508              	.LVL42:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 509              		.loc 3 251 5 view .LVU167
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 510              		.loc 3 251 5 is_stmt 0 view .LVU168
 511              		.thumb
 512              		.syntax unified
 513              	.LBE571:
 514              	.LBE570:
 391:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 515              		.loc 1 391 17 is_stmt 1 view .LVU169
 516              	.LBB572:
 517              	.LBI572:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 518              		.loc 3 246 31 view .LVU170
 519              	.LBB573:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 520              		.loc 3 248 5 view .LVU171
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 521              		.loc 3 250 5 view .LVU172
 522              		.syntax unified
 523              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
ARM GAS  /tmp/cc6Z6mIk.s 			page 34


 524 00c6 26FB0E33 		smlad r3, r6, lr, r3
 525              	@ 0 "" 2
 526              	.LVL43:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 527              		.loc 3 251 5 view .LVU173
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 528              		.loc 3 251 5 is_stmt 0 view .LVU174
 529              		.thumb
 530              		.syntax unified
 531              	.LBE573:
 532              	.LBE572:
 533              		.loc 1 391 23 view .LVU175
 534 00ca 0493     		str	r3, [sp, #16]
 535              	.LVL44:
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 536              		.loc 1 366 52 is_stmt 1 view .LVU176
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 537              		.loc 1 366 65 is_stmt 0 view .LVU177
 538 00cc 0CF1040C 		add	ip, ip, #4
 539              	.LVL45:
 540              	.L8:
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 541              		.loc 1 366 20 is_stmt 1 discriminator 1 view .LVU178
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 542              		.loc 1 366 33 is_stmt 0 discriminator 1 view .LVU179
 543 00d0 ABF10306 		sub	r6, fp, #3
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 544              		.loc 1 366 13 discriminator 1 view .LVU180
 545 00d4 6645     		cmp	r6, ip
 546 00d6 CEDC     		bgt	.L9
 366:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 547              		.loc 1 366 13 discriminator 1 view .LVU181
 548 00d8 049B     		ldr	r3, [sp, #16]
 549 00da DDF8A080 		ldr	r8, [sp, #160]
 550 00de DDF8B490 		ldr	r9, [sp, #180]
 551 00e2 13E0     		b	.L10
 552              	.LVL46:
 553              	.L11:
 554              	.LBB574:
 392:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 393:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 394:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 395:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 396:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value0 = rhs_ptr[0];
 555              		.loc 1 396 17 is_stmt 1 discriminator 2 view .LVU182
 556              		.loc 1 396 24 is_stmt 0 discriminator 2 view .LVU183
 557 00e4 94F900E0 		ldrsb	lr, [r4]
 558              	.LVL47:
 397:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value1 = rhs_ptr[rhs_cols];
 559              		.loc 1 397 17 is_stmt 1 discriminator 2 view .LVU184
 560              		.loc 1 397 24 is_stmt 0 discriminator 2 view .LVU185
 561 00e8 14F90860 		ldrsb	r6, [r4, r8]
 562              	.LVL48:
 398:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t lhs_value = lhs_ptr[0];
 563              		.loc 1 398 17 is_stmt 1 discriminator 2 view .LVU186
 564              		.loc 1 398 24 is_stmt 0 discriminator 2 view .LVU187
 565 00ec 95F90070 		ldrsb	r7, [r5]
ARM GAS  /tmp/cc6Z6mIk.s 			page 35


 566              	.LVL49:
 399:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 400:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 += lhs_value * rhs_value0;
 567              		.loc 1 400 17 is_stmt 1 discriminator 2 view .LVU188
 568              		.loc 1 400 23 is_stmt 0 discriminator 2 view .LVU189
 569 00f0 0EFB0700 		mla	r0, lr, r7, r0
 570              	.LVL50:
 401:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 += lhs_value * rhs_value1;
 571              		.loc 1 401 17 is_stmt 1 discriminator 2 view .LVU190
 572              		.loc 1 401 23 is_stmt 0 discriminator 2 view .LVU191
 573 00f4 06FB0711 		mla	r1, r6, r7, r1
 574              	.LVL51:
 402:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 403:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 lhs_value = lhs_ptr[rhs_cols_offset];
 575              		.loc 1 403 17 is_stmt 1 discriminator 2 view .LVU192
 576              		.loc 1 403 27 is_stmt 0 discriminator 2 view .LVU193
 577 00f8 15F90970 		ldrsb	r7, [r5, r9]
 578              	.LVL52:
 404:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 += lhs_value * rhs_value0;
 579              		.loc 1 404 17 is_stmt 1 discriminator 2 view .LVU194
 580              		.loc 1 404 23 is_stmt 0 discriminator 2 view .LVU195
 581 00fc 07FB0E22 		mla	r2, r7, lr, r2
 582              	.LVL53:
 405:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 += lhs_value * rhs_value1;
 583              		.loc 1 405 17 is_stmt 1 discriminator 2 view .LVU196
 584              		.loc 1 405 23 is_stmt 0 discriminator 2 view .LVU197
 585 0100 07FB0633 		mla	r3, r7, r6, r3
 586              	.LVL54:
 406:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 407:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++rhs_ptr;
 587              		.loc 1 407 17 is_stmt 1 discriminator 2 view .LVU198
 588 0104 0134     		adds	r4, r4, #1
 589              	.LVL55:
 408:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 590              		.loc 1 408 17 discriminator 2 view .LVU199
 591 0106 0135     		adds	r5, r5, #1
 592              	.LVL56:
 593              		.loc 1 408 17 is_stmt 0 discriminator 2 view .LVU200
 594              	.LBE574:
 394:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 595              		.loc 1 394 45 is_stmt 1 discriminator 2 view .LVU201
 596 0108 0CF1010C 		add	ip, ip, #1
 597              	.LVL57:
 598              	.L10:
 394:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 599              		.loc 1 394 20 discriminator 1 view .LVU202
 394:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 600              		.loc 1 394 13 is_stmt 0 discriminator 1 view .LVU203
 601 010c C445     		cmp	ip, r8
 602 010e E9DB     		blt	.L11
 409:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 410:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Quantize down
 412:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx
 603              		.loc 1 412 13 is_stmt 1 view .LVU204
 604              		.loc 1 412 61 is_stmt 0 view .LVU205
 605 0110 139C     		ldr	r4, [sp, #76]
ARM GAS  /tmp/cc6Z6mIk.s 			page 36


 606              	.LVL58:
 607              		.loc 1 412 61 view .LVU206
 608 0112 A346     		mov	fp, r4
 609              		.loc 1 412 21 view .LVU207
 610 0114 249E     		ldr	r6, [sp, #144]
 611 0116 56F824A0 		ldr	r10, [r6, r4, lsl #2]
 612 011a 259E     		ldr	r6, [sp, #148]
 613 011c 56F824C0 		ldr	ip, [r6, r4, lsl #2]
 614              	.LVL59:
 615              	.LBB575:
 616              	.LBI575:
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
ARM GAS  /tmp/cc6Z6mIk.s 			page 37


 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
ARM GAS  /tmp/cc6Z6mIk.s 			page 38


 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
ARM GAS  /tmp/cc6Z6mIk.s 			page 39


 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
ARM GAS  /tmp/cc6Z6mIk.s 			page 40


 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 617              		.loc 2 882 30 is_stmt 1 view .LVU208
 618              	.LBB576:
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 41


 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 619              		.loc 2 893 5 view .LVU209
 620              		.loc 2 893 87 is_stmt 0 view .LVU210
 621 0120 2CEAEC74 		bic	r4, ip, ip, asr #31
 622 0124 0F94     		str	r4, [sp, #60]
 623              		.loc 2 893 12 view .LVU211
 624 0126 A040     		lsls	r0, r0, r4
 625              	.LVL60:
 626              	.LBB577:
 627              	.LBI577:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628              		.loc 2 823 30 is_stmt 1 view .LVU212
 629              	.LBB578:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 630              		.loc 2 825 5 view .LVU213
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 631              		.loc 2 826 5 view .LVU214
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 632              		.loc 2 829 5 view .LVU215
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 633              		.loc 2 830 5 view .LVU216
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 634              		.loc 2 833 5 view .LVU217
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 635              		.loc 2 833 26 is_stmt 0 view .LVU218
 636 0128 4FF08044 		mov	r4, #1073741824
 637 012c 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 638              		.loc 2 833 39 view .LVU219
 639 0130 0646     		mov	r6, r0
 640 0132 C717     		asrs	r7, r0, #31
 641 0134 CDE90467 		strd	r6, [sp, #16]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 642              		.loc 2 833 51 view .LVU220
 643 0138 5646     		mov	r6, r10
 644 013a F717     		asrs	r7, r6, #31
 645 013c CDE91067 		strd	r6, [sp, #64]
 646 0140 00FB07F8 		mul	r8, r0, r7
 647 0144 059E     		ldr	r6, [sp, #20]
 648 0146 0AFB0688 		mla	r8, r10, r6, r8
 649 014a A0FB0A67 		umull	r6, r7, r0, r10
 650 014e 4744     		add	r7, r7, r8
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 651              		.loc 2 833 37 view .LVU221
 652 0150 A419     		adds	r4, r4, r6
 653 0152 4EEB070E 		adc	lr, lr, r7
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 654              		.loc 2 837 5 is_stmt 1 view .LVU222
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 655              		.loc 2 837 39 is_stmt 0 view .LVU223
 656 0156 E40F     		lsrs	r4, r4, #31
 657 0158 44EA4E0E 		orr	lr, r4, lr, lsl #1
 658              	.LVL61:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 659              		.loc 2 839 5 is_stmt 1 view .LVU224
ARM GAS  /tmp/cc6Z6mIk.s 			page 42


 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 660              		.loc 2 839 5 is_stmt 0 view .LVU225
 661              	.LBE578:
 662              	.LBE577:
 663              		.loc 2 893 12 view .LVU226
 664 015c BCF1000F 		cmp	ip, #0
 665 0160 40F39981 		ble	.L58
 666 0164 0020     		movs	r0, #0
 667 0166 0A90     		str	r0, [sp, #40]
 668              	.L12:
 669              	.LVL62:
 670              	.LBB579:
 671              	.LBI579:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 672              		.loc 2 850 30 is_stmt 1 view .LVU227
 673              	.LBB580:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 674              		.loc 2 852 5 view .LVU228
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 675              		.loc 2 853 5 view .LVU229
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 676              		.loc 2 853 39 is_stmt 0 view .LVU230
 677 0168 0120     		movs	r0, #1
 678 016a 0A9E     		ldr	r6, [sp, #40]
 679 016c B040     		lsls	r0, r0, r6
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 680              		.loc 2 853 19 view .LVU231
 681 016e 441E     		subs	r4, r0, #1
 682 0170 1294     		str	r4, [sp, #72]
 683              	.LVL63:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 684              		.loc 2 854 5 is_stmt 1 view .LVU232
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 685              		.loc 2 854 13 is_stmt 0 view .LVU233
 686 0172 0EEA0400 		and	r0, lr, r4
 687              	.LVL64:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 688              		.loc 2 857 5 is_stmt 1 view .LVU234
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 689              		.loc 2 860 5 view .LVU235
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 690              		.loc 2 860 13 is_stmt 0 view .LVU236
 691 0176 6410     		asrs	r4, r4, #1
 692              	.LVL65:
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 693              		.loc 2 860 13 view .LVU237
 694 0178 0494     		str	r4, [sp, #16]
 695              	.LVL66:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 696              		.loc 2 861 5 is_stmt 1 view .LVU238
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 697              		.loc 2 861 8 is_stmt 0 view .LVU239
 698 017a 5EFA06F6 		asrs	r6, lr, r6
 699              	.LVL67:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 700              		.loc 2 861 8 view .LVU240
 701 017e 0996     		str	r6, [sp, #36]
ARM GAS  /tmp/cc6Z6mIk.s 			page 43


 702 0180 00F18D81 		bmi	.L59
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 703              		.loc 2 860 13 view .LVU241
 704 0184 049C     		ldr	r4, [sp, #16]
 705              	.L13:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 706              		.loc 2 865 5 is_stmt 1 view .LVU242
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 707              		.loc 2 865 8 is_stmt 0 view .LVU243
 708 0186 A042     		cmp	r0, r4
 709 0188 02DD     		ble	.L14
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 710              		.loc 2 867 9 is_stmt 1 view .LVU244
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 711              		.loc 2 867 15 is_stmt 0 view .LVU245
 712 018a 0998     		ldr	r0, [sp, #36]
 713              	.LVL68:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 714              		.loc 2 867 15 view .LVU246
 715 018c 0130     		adds	r0, r0, #1
 716 018e 0990     		str	r0, [sp, #36]
 717              	.LVL69:
 718              	.L14:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 719              		.loc 2 870 5 is_stmt 1 view .LVU247
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 720              		.loc 2 870 5 is_stmt 0 view .LVU248
 721              	.LBE580:
 722              	.LBE579:
 723              	.LBE576:
 724              	.LBE575:
 413:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 725              		.loc 1 413 13 is_stmt 1 view .LVU249
 726              		.loc 1 413 61 is_stmt 0 view .LVU250
 727 0190 0BF10100 		add	r0, fp, #1
 728              		.loc 1 413 21 view .LVU251
 729 0194 249C     		ldr	r4, [sp, #144]
 730 0196 54F82040 		ldr	r4, [r4, r0, lsl #2]
 731 019a 259E     		ldr	r6, [sp, #148]
 732 019c 56F820B0 		ldr	fp, [r6, r0, lsl #2]
 733              	.LVL70:
 734              	.LBB584:
 735              	.LBI584:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 736              		.loc 2 882 30 is_stmt 1 view .LVU252
 737              	.LBB585:
 738              		.loc 2 893 5 view .LVU253
 739              		.loc 2 893 87 is_stmt 0 view .LVU254
 740 01a0 2BEAEB70 		bic	r0, fp, fp, asr #31
 741 01a4 0E90     		str	r0, [sp, #56]
 742              		.loc 2 893 12 view .LVU255
 743 01a6 8140     		lsls	r1, r1, r0
 744              	.LVL71:
 745              	.LBB586:
 746              	.LBI586:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 747              		.loc 2 823 30 is_stmt 1 view .LVU256
ARM GAS  /tmp/cc6Z6mIk.s 			page 44


 748              	.LBB587:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 749              		.loc 2 825 5 view .LVU257
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 750              		.loc 2 826 5 view .LVU258
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 751              		.loc 2 829 5 view .LVU259
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 752              		.loc 2 830 5 view .LVU260
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 753              		.loc 2 833 5 view .LVU261
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 754              		.loc 2 833 26 is_stmt 0 view .LVU262
 755 01a8 4FF0804C 		mov	ip, #1073741824
 756 01ac 4FF00008 		mov	r8, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757              		.loc 2 833 39 view .LVU263
 758 01b0 0E46     		mov	r6, r1
 759 01b2 CF17     		asrs	r7, r1, #31
 760 01b4 CDE90667 		strd	r6, [sp, #24]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 761              		.loc 2 833 51 view .LVU264
 762 01b8 2646     		mov	r6, r4
 763 01ba E717     		asrs	r7, r4, #31
 764 01bc CDE90C67 		strd	r6, [sp, #48]
 765 01c0 01FB07F6 		mul	r6, r1, r7
 766 01c4 0798     		ldr	r0, [sp, #28]
 767 01c6 04FB0066 		mla	r6, r4, r0, r6
 768 01ca A1FB0401 		umull	r0, r1, r1, r4
 769 01ce 3144     		add	r1, r1, r6
 770              	.LVL72:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771              		.loc 2 833 37 view .LVU265
 772 01d0 1CEB000C 		adds	ip, ip, r0
 773 01d4 48EB0108 		adc	r8, r8, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774              		.loc 2 837 5 is_stmt 1 view .LVU266
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 775              		.loc 2 837 39 is_stmt 0 view .LVU267
 776 01d8 4FEADC7C 		lsr	ip, ip, #31
 777 01dc 4CEA480C 		orr	ip, ip, r8, lsl #1
 778              	.LVL73:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 779              		.loc 2 839 5 is_stmt 1 view .LVU268
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 780              		.loc 2 839 5 is_stmt 0 view .LVU269
 781              	.LBE587:
 782              	.LBE586:
 783              		.loc 2 893 12 view .LVU270
 784 01e0 BBF1000F 		cmp	fp, #0
 785 01e4 40F35D81 		ble	.L60
 786 01e8 4FF0000B 		mov	fp, #0
 787              	.LVL74:
 788              	.L15:
 789              	.LBB588:
 790              	.LBI588:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
ARM GAS  /tmp/cc6Z6mIk.s 			page 45


 791              		.loc 2 850 30 is_stmt 1 view .LVU271
 792              	.LBB589:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 793              		.loc 2 852 5 view .LVU272
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 794              		.loc 2 853 5 view .LVU273
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 795              		.loc 2 853 39 is_stmt 0 view .LVU274
 796 01ec 4FF00109 		mov	r9, #1
 797 01f0 09FA0BF9 		lsl	r9, r9, fp
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 798              		.loc 2 853 19 view .LVU275
 799 01f4 09F1FF39 		add	r9, r9, #-1
 800              	.LVL75:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 801              		.loc 2 854 5 is_stmt 1 view .LVU276
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802              		.loc 2 854 13 is_stmt 0 view .LVU277
 803 01f8 0CEA0901 		and	r1, ip, r9
 804              	.LVL76:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 805              		.loc 2 857 5 is_stmt 1 view .LVU278
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 806              		.loc 2 860 5 view .LVU279
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 807              		.loc 2 860 13 is_stmt 0 view .LVU280
 808 01fc 4FEA6908 		asr	r8, r9, #1
 809              	.LVL77:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 810              		.loc 2 861 5 is_stmt 1 view .LVU281
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 811              		.loc 2 861 8 is_stmt 0 view .LVU282
 812 0200 5CFA0BF0 		asrs	r0, ip, fp
 813              	.LVL78:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 814              		.loc 2 861 8 view .LVU283
 815 0204 0690     		str	r0, [sp, #24]
 816 0206 00F14F81 		bmi	.L61
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 817              		.loc 2 860 13 view .LVU284
 818 020a 4046     		mov	r0, r8
 819              	.LVL79:
 820              	.L16:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 821              		.loc 2 865 5 is_stmt 1 view .LVU285
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 822              		.loc 2 865 8 is_stmt 0 view .LVU286
 823 020c 8142     		cmp	r1, r0
 824 020e 02DD     		ble	.L17
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 825              		.loc 2 867 9 is_stmt 1 view .LVU287
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 826              		.loc 2 867 15 is_stmt 0 view .LVU288
 827 0210 0699     		ldr	r1, [sp, #24]
 828              	.LVL80:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 829              		.loc 2 867 15 view .LVU289
ARM GAS  /tmp/cc6Z6mIk.s 			page 46


 830 0212 0131     		adds	r1, r1, #1
 831 0214 0691     		str	r1, [sp, #24]
 832              	.LVL81:
 833              	.L17:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 834              		.loc 2 870 5 is_stmt 1 view .LVU290
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 835              		.loc 2 870 5 is_stmt 0 view .LVU291
 836              	.LBE589:
 837              	.LBE588:
 838              	.LBE585:
 839              	.LBE584:
 414:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 = arm_nn_requantize(res10, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx
 840              		.loc 1 414 13 is_stmt 1 view .LVU292
 841              	.LBB593:
 842              	.LBI593:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 843              		.loc 2 882 30 view .LVU293
 844              	.LBB594:
 845              		.loc 2 893 5 view .LVU294
 846              		.loc 2 893 12 is_stmt 0 view .LVU295
 847 0216 0F99     		ldr	r1, [sp, #60]
 848 0218 8A40     		lsls	r2, r2, r1
 849              	.LVL82:
 850              	.LBB595:
 851              	.LBI595:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852              		.loc 2 823 30 is_stmt 1 view .LVU296
 853              	.LBB596:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 854              		.loc 2 825 5 view .LVU297
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 855              		.loc 2 826 5 view .LVU298
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 856              		.loc 2 829 5 view .LVU299
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 857              		.loc 2 830 5 view .LVU300
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 858              		.loc 2 833 5 view .LVU301
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859              		.loc 2 833 26 is_stmt 0 view .LVU302
 860 021a 4FF0804C 		mov	ip, #1073741824
 861 021e 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 862              		.loc 2 833 39 view .LVU303
 863 0222 D117     		asrs	r1, r2, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 864              		.loc 2 833 51 view .LVU304
 865 0224 119E     		ldr	r6, [sp, #68]
 866 0226 02FB06F6 		mul	r6, r2, r6
 867 022a 0AFB0166 		mla	r6, r10, r1, r6
 868 022e A2FB0A01 		umull	r0, r1, r2, r10
 869 0232 3144     		add	r1, r1, r6
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870              		.loc 2 833 37 view .LVU305
 871 0234 1CEB000C 		adds	ip, ip, r0
 872 0238 4EEB010E 		adc	lr, lr, r1
ARM GAS  /tmp/cc6Z6mIk.s 			page 47


 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873              		.loc 2 837 5 is_stmt 1 view .LVU306
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 874              		.loc 2 837 39 is_stmt 0 view .LVU307
 875 023c 4FEADC7C 		lsr	ip, ip, #31
 876 0240 4CEA4E0C 		orr	ip, ip, lr, lsl #1
 877              	.LVL83:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 878              		.loc 2 839 5 is_stmt 1 view .LVU308
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 879              		.loc 2 839 5 is_stmt 0 view .LVU309
 880              	.LBE596:
 881              	.LBE595:
 882              	.LBB597:
 883              	.LBI597:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884              		.loc 2 850 30 is_stmt 1 view .LVU310
 885              	.LBB598:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 886              		.loc 2 852 5 view .LVU311
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 887              		.loc 2 853 5 view .LVU312
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888              		.loc 2 854 5 view .LVU313
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 889              		.loc 2 854 13 is_stmt 0 view .LVU314
 890 0244 129A     		ldr	r2, [sp, #72]
 891 0246 0CEA0202 		and	r2, ip, r2
 892              	.LVL84:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 893              		.loc 2 857 5 is_stmt 1 view .LVU315
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 894              		.loc 2 860 5 view .LVU316
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 895              		.loc 2 861 5 view .LVU317
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 896              		.loc 2 861 8 is_stmt 0 view .LVU318
 897 024a 0A99     		ldr	r1, [sp, #40]
 898 024c 5CFA01FC 		asrs	ip, ip, r1
 899              	.LVL85:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 900              		.loc 2 861 8 view .LVU319
 901 0250 00F12D81 		bmi	.L62
 902              	.L18:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 903              		.loc 2 865 5 is_stmt 1 view .LVU320
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 904              		.loc 2 865 8 is_stmt 0 view .LVU321
 905 0254 0499     		ldr	r1, [sp, #16]
 906 0256 8A42     		cmp	r2, r1
 907 0258 01DD     		ble	.L19
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 908              		.loc 2 867 9 is_stmt 1 view .LVU322
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 909              		.loc 2 867 15 is_stmt 0 view .LVU323
 910 025a 0CF1010C 		add	ip, ip, #1
 911              	.LVL86:
ARM GAS  /tmp/cc6Z6mIk.s 			page 48


 912              	.L19:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 913              		.loc 2 870 5 is_stmt 1 view .LVU324
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 914              		.loc 2 870 5 is_stmt 0 view .LVU325
 915              	.LBE598:
 916              	.LBE597:
 917              	.LBE594:
 918              	.LBE593:
 415:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 = arm_nn_requantize(res11, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 919              		.loc 1 415 13 is_stmt 1 view .LVU326
 920              	.LBB602:
 921              	.LBI602:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 922              		.loc 2 882 30 view .LVU327
 923              	.LBB603:
 924              		.loc 2 893 5 view .LVU328
 925              		.loc 2 893 12 is_stmt 0 view .LVU329
 926 025e 0E9A     		ldr	r2, [sp, #56]
 927 0260 03FA02F6 		lsl	r6, r3, r2
 928              	.LVL87:
 929              	.LBB604:
 930              	.LBI604:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 931              		.loc 2 823 30 is_stmt 1 view .LVU330
 932              	.LBB605:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 933              		.loc 2 825 5 view .LVU331
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 934              		.loc 2 826 5 view .LVU332
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 935              		.loc 2 829 5 view .LVU333
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 936              		.loc 2 830 5 view .LVU334
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 937              		.loc 2 833 5 view .LVU335
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 938              		.loc 2 833 26 is_stmt 0 view .LVU336
 939 0264 4FF08041 		mov	r1, #1073741824
 940 0268 0020     		movs	r0, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 941              		.loc 2 833 39 view .LVU337
 942 026a F317     		asrs	r3, r6, #31
 943              	.LVL88:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 944              		.loc 2 833 51 view .LVU338
 945 026c 0D9F     		ldr	r7, [sp, #52]
 946 026e 06FB07F7 		mul	r7, r6, r7
 947 0272 04FB0377 		mla	r7, r4, r3, r7
 948 0276 A6FB0423 		umull	r2, r3, r6, r4
 949 027a 3B44     		add	r3, r3, r7
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 950              		.loc 2 833 37 view .LVU339
 951 027c 8918     		adds	r1, r1, r2
 952 027e 43EB0000 		adc	r0, r3, r0
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 953              		.loc 2 837 5 is_stmt 1 view .LVU340
ARM GAS  /tmp/cc6Z6mIk.s 			page 49


 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 954              		.loc 2 837 39 is_stmt 0 view .LVU341
 955 0282 C90F     		lsrs	r1, r1, #31
 956 0284 41EA4001 		orr	r1, r1, r0, lsl #1
 957              	.LVL89:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 958              		.loc 2 839 5 is_stmt 1 view .LVU342
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 959              		.loc 2 839 5 is_stmt 0 view .LVU343
 960              	.LBE605:
 961              	.LBE604:
 962              	.LBB606:
 963              	.LBI606:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 964              		.loc 2 850 30 is_stmt 1 view .LVU344
 965              	.LBB607:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 966              		.loc 2 852 5 view .LVU345
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 967              		.loc 2 853 5 view .LVU346
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 968              		.loc 2 854 5 view .LVU347
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 969              		.loc 2 854 13 is_stmt 0 view .LVU348
 970 0288 01EA0909 		and	r9, r1, r9
 971              	.LVL90:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 972              		.loc 2 857 5 is_stmt 1 view .LVU349
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 973              		.loc 2 860 5 view .LVU350
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 974              		.loc 2 861 5 view .LVU351
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 975              		.loc 2 861 8 is_stmt 0 view .LVU352
 976 028c 51FA0BF1 		asrs	r1, r1, fp
 977              	.LVL91:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 978              		.loc 2 861 8 view .LVU353
 979 0290 00F11181 		bmi	.L63
 980              	.L20:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 981              		.loc 2 865 5 is_stmt 1 view .LVU354
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 982              		.loc 2 865 8 is_stmt 0 view .LVU355
 983 0294 C145     		cmp	r9, r8
 984 0296 00DD     		ble	.L21
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 985              		.loc 2 867 9 is_stmt 1 view .LVU356
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 986              		.loc 2 867 15 is_stmt 0 view .LVU357
 987 0298 0131     		adds	r1, r1, #1
 988              	.LVL92:
 989              	.L21:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 990              		.loc 2 870 5 is_stmt 1 view .LVU358
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 991              		.loc 2 870 5 is_stmt 0 view .LVU359
ARM GAS  /tmp/cc6Z6mIk.s 			page 50


 992              	.LBE607:
 993              	.LBE606:
 994              	.LBE603:
 995              	.LBE602:
 416:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 417:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Add offset
 418:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 += dst_offset;
 996              		.loc 1 418 13 is_stmt 1 view .LVU360
 997              		.loc 1 418 19 is_stmt 0 view .LVU361
 998 029a 099B     		ldr	r3, [sp, #36]
 999 029c 2A9A     		ldr	r2, [sp, #168]
 1000 029e 1344     		add	r3, r3, r2
 1001 02a0 9E46     		mov	lr, r3
 1002              	.LVL93:
 419:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 += dst_offset;
 1003              		.loc 1 419 13 is_stmt 1 view .LVU362
 1004              		.loc 1 419 19 is_stmt 0 view .LVU363
 1005 02a2 069B     		ldr	r3, [sp, #24]
 1006              	.LVL94:
 1007              		.loc 1 419 19 view .LVU364
 1008 02a4 1344     		add	r3, r3, r2
 1009 02a6 9846     		mov	r8, r3
 1010              	.LVL95:
 420:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 += dst_offset;
 1011              		.loc 1 420 13 is_stmt 1 view .LVU365
 1012              		.loc 1 420 19 is_stmt 0 view .LVU366
 1013 02a8 1346     		mov	r3, r2
 1014              	.LVL96:
 1015              		.loc 1 420 19 view .LVU367
 1016 02aa 6344     		add	r3, r3, ip
 1017              	.LVL97:
 421:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 += dst_offset;
 1018              		.loc 1 421 13 is_stmt 1 view .LVU368
 1019              		.loc 1 421 19 is_stmt 0 view .LVU369
 1020 02ac 1144     		add	r1, r1, r2
 1021              	.LVL98:
 422:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 423:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Clamp the result
 424:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MAX(res00, activation_min);
 1022              		.loc 1 424 13 is_stmt 1 view .LVU370
 1023              		.loc 1 424 19 is_stmt 0 view .LVU371
 1024 02ae 2B9A     		ldr	r2, [sp, #172]
 1025 02b0 9645     		cmp	lr, r2
 1026 02b2 B8BF     		it	lt
 1027 02b4 9646     		movlt	lr, r2
 1028              	.LVL99:
 425:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 1029              		.loc 1 425 13 is_stmt 1 view .LVU372
 1030              		.loc 1 425 19 is_stmt 0 view .LVU373
 1031 02b6 2C9A     		ldr	r2, [sp, #176]
 1032 02b8 9645     		cmp	lr, r2
 1033 02ba A8BF     		it	ge
 1034 02bc 9646     		movge	lr, r2
 1035              	.LVL100:
 426:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MAX(res01, activation_min);
 1036              		.loc 1 426 13 is_stmt 1 view .LVU374
 1037              		.loc 1 426 19 is_stmt 0 view .LVU375
ARM GAS  /tmp/cc6Z6mIk.s 			page 51


 1038 02be 2B9A     		ldr	r2, [sp, #172]
 1039 02c0 9045     		cmp	r8, r2
 1040 02c2 B8BF     		it	lt
 1041 02c4 9046     		movlt	r8, r2
 1042              	.LVL101:
 427:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MIN(res01, activation_max);
 1043              		.loc 1 427 13 is_stmt 1 view .LVU376
 1044              		.loc 1 427 19 is_stmt 0 view .LVU377
 1045 02c6 2C9A     		ldr	r2, [sp, #176]
 1046 02c8 9045     		cmp	r8, r2
 1047 02ca A8BF     		it	ge
 1048 02cc 9046     		movge	r8, r2
 1049              	.LVL102:
 428:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 = MAX(res10, activation_min);
 1050              		.loc 1 428 13 is_stmt 1 view .LVU378
 1051              		.loc 1 428 19 is_stmt 0 view .LVU379
 1052 02ce 2B9A     		ldr	r2, [sp, #172]
 1053 02d0 9A42     		cmp	r2, r3
 1054 02d2 B8BF     		it	lt
 1055 02d4 1A46     		movlt	r2, r3
 1056 02d6 9446     		mov	ip, r2
 1057              	.LVL103:
 429:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 = MIN(res10, activation_max);
 1058              		.loc 1 429 13 is_stmt 1 view .LVU380
 1059              		.loc 1 429 19 is_stmt 0 view .LVU381
 1060 02d8 2C9B     		ldr	r3, [sp, #176]
 1061 02da 9A42     		cmp	r2, r3
 1062 02dc A8BF     		it	ge
 1063 02de 9C46     		movge	ip, r3
 1064              	.LVL104:
 430:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 = MAX(res11, activation_min);
 1065              		.loc 1 430 13 is_stmt 1 view .LVU382
 1066              		.loc 1 430 19 is_stmt 0 view .LVU383
 1067 02e0 2B9B     		ldr	r3, [sp, #172]
 1068 02e2 9942     		cmp	r1, r3
 1069 02e4 B8BF     		it	lt
 1070 02e6 1946     		movlt	r1, r3
 1071              	.LVL105:
 431:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 = MIN(res11, activation_max);
 1072              		.loc 1 431 13 is_stmt 1 view .LVU384
 1073              		.loc 1 431 19 is_stmt 0 view .LVU385
 1074 02e8 2C9B     		ldr	r3, [sp, #176]
 1075 02ea 9942     		cmp	r1, r3
 1076 02ec A8BF     		it	ge
 1077 02ee 1946     		movge	r1, r3
 1078              	.LVL106:
 432:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 433:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res00;
 1079              		.loc 1 433 13 is_stmt 1 view .LVU386
 1080              		.loc 1 433 24 is_stmt 0 view .LVU387
 1081 02f0 0B9A     		ldr	r2, [sp, #44]
 1082 02f2 82F800E0 		strb	lr, [r2]
 434:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res01;
 1083              		.loc 1 434 13 is_stmt 1 view .LVU388
 1084              		.loc 1 434 24 is_stmt 0 view .LVU389
 1085 02f6 82F80180 		strb	r8, [r2, #1]
 435:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
ARM GAS  /tmp/cc6Z6mIk.s 			page 52


 1086              		.loc 1 435 13 is_stmt 1 view .LVU390
 1087              		.loc 1 435 21 is_stmt 0 view .LVU391
 1088 02fa 279B     		ldr	r3, [sp, #156]
 1089 02fc D318     		adds	r3, r2, r3
 1090              	.LVL107:
 436:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res10;
 1091              		.loc 1 436 13 is_stmt 1 view .LVU392
 1092              		.loc 1 436 24 is_stmt 0 view .LVU393
 1093 02fe 2798     		ldr	r0, [sp, #156]
 1094 0300 02F800C0 		strb	ip, [r2, r0]
 437:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res11;
 1095              		.loc 1 437 13 is_stmt 1 view .LVU394
 1096              		.loc 1 437 24 is_stmt 0 view .LVU395
 1097 0304 5970     		strb	r1, [r3, #1]
 438:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 1098              		.loc 1 438 13 is_stmt 1 view .LVU396
 1099              		.loc 1 438 21 is_stmt 0 view .LVU397
 1100 0306 0344     		add	r3, r3, r0
 1101              	.LVL108:
 1102              		.loc 1 438 21 view .LVU398
 1103 0308 0B93     		str	r3, [sp, #44]
 1104              	.LVL109:
 439:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 440:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr -= rhs_cols;
 1105              		.loc 1 440 13 is_stmt 1 view .LVU399
 441:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr += 2 * rhs_cols_offset;
 1106              		.loc 1 441 13 view .LVU400
 1107              		.loc 1 441 21 is_stmt 0 view .LVU401
 1108 030a 289B     		ldr	r3, [sp, #160]
 1109              	.LVL110:
 1110              		.loc 1 441 21 view .LVU402
 1111 030c 2D9A     		ldr	r2, [sp, #180]
 1112 030e C3EB4203 		rsb	r3, r3, r2, lsl #1
 1113 0312 1D44     		add	r5, r5, r3
 1114              	.LVL111:
 442:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_rows_idx--;
 1115              		.loc 1 443 13 is_stmt 1 view .LVU403
 1116              		.loc 1 443 25 is_stmt 0 view .LVU404
 1117 0314 089B     		ldr	r3, [sp, #32]
 1118 0316 013B     		subs	r3, r3, #1
 1119 0318 0893     		str	r3, [sp, #32]
 1120              	.LVL112:
 1121              	.L6:
 1122              		.loc 1 443 25 view .LVU405
 1123              	.LBE756:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 1124              		.loc 1 250 15 is_stmt 1 view .LVU406
 1125 031a 089B     		ldr	r3, [sp, #32]
 1126 031c 002B     		cmp	r3, #0
 1127 031e 00F0CD80 		beq	.L64
 1128              	.LBB757:
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1129              		.loc 1 252 27 is_stmt 0 view .LVU407
 1130 0322 149C     		ldr	r4, [sp, #80]
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1131              		.loc 1 257 21 view .LVU408
ARM GAS  /tmp/cc6Z6mIk.s 			page 53


 1132 0324 1599     		ldr	r1, [sp, #84]
 1133 0326 0B46     		mov	r3, r1
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res11 = lhs_offset_contribution1;
 1134              		.loc 1 256 21 view .LVU409
 1135 0328 1698     		ldr	r0, [sp, #88]
 1136 032a 0246     		mov	r2, r0
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1137              		.loc 1 259 21 view .LVU410
 1138 032c 4FF0000C 		mov	ip, #0
 1139 0330 0F46     		mov	r7, r1
 1140              	.L22:
 1141              	.LVL113:
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 1142              		.loc 1 263 20 is_stmt 1 discriminator 1 view .LVU411
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 1143              		.loc 1 263 33 is_stmt 0 discriminator 1 view .LVU412
 1144 0332 2899     		ldr	r1, [sp, #160]
 1145 0334 0F39     		subs	r1, r1, #15
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 1146              		.loc 1 263 13 discriminator 1 view .LVU413
 1147 0336 6145     		cmp	r1, ip
 1148 0338 7FF798AE 		ble	.L65
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 1149              		.loc 1 265 17 is_stmt 1 view .LVU414
 1150              	.LVL114:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 1151              		.loc 1 265 17 is_stmt 0 view .LVU415
 1152              	.LBE757:
 1153              	.LBE913:
 1154              	.LBE935:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1155              		.loc 2 588 5 is_stmt 1 view .LVU416
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1156              		.loc 2 589 5 view .LVU417
 1157 033c D4F80080 		ldr	r8, [r4]	@ unaligned
 1158              	.LVL115:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1159              		.loc 2 590 5 view .LVU418
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1160              		.loc 2 592 5 view .LVU419
 1161              	.LBB936:
 1162              	.LBB914:
 1163              	.LBB758:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 1164              		.loc 1 266 17 view .LVU420
 1165              	.LBB611:
 1166              	.LBI611:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1167              		.loc 3 237 31 view .LVU421
 1168              	.LBB612:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1169              		.loc 3 239 5 view .LVU422
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1170              		.loc 3 241 5 view .LVU423
 1171              		.syntax unified
 1172              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1173 0340 2FFA88F9 		sxtb16 r9, r8
ARM GAS  /tmp/cc6Z6mIk.s 			page 54


 1174              	@ 0 "" 2
 1175              	.LVL116:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1176              		.loc 3 242 5 view .LVU424
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1177              		.loc 3 242 5 is_stmt 0 view .LVU425
 1178              		.thumb
 1179              		.syntax unified
 1180              	.LBE612:
 1181              	.LBE611:
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1182              		.loc 1 267 17 is_stmt 1 view .LVU426
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1183              		.loc 1 267 17 is_stmt 0 view .LVU427
 1184              	.LBE758:
 1185              	.LBE914:
 1186              	.LBE936:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1187              		.loc 2 588 5 is_stmt 1 view .LVU428
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1188              		.loc 2 589 5 view .LVU429
 1189 0344 2968     		ldr	r1, [r5]	@ unaligned
 1190              	.LVL117:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1191              		.loc 2 590 5 view .LVU430
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1192              		.loc 2 592 5 view .LVU431
 1193              	.LBB937:
 1194              	.LBB915:
 1195              	.LBB759:
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 1196              		.loc 1 268 17 view .LVU432
 1197              	.LBB613:
 1198              	.LBI613:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1199              		.loc 3 237 31 view .LVU433
 1200              	.LBB614:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1201              		.loc 3 239 5 view .LVU434
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1202              		.loc 3 241 5 view .LVU435
 1203              		.syntax unified
 1204              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1205 0346 2FFA81FB 		sxtb16 fp, r1
 1206              	@ 0 "" 2
 1207              	.LVL118:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1208              		.loc 3 242 5 view .LVU436
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1209              		.loc 3 242 5 is_stmt 0 view .LVU437
 1210              		.thumb
 1211              		.syntax unified
 1212              	.LBE614:
 1213              	.LBE613:
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 1214              		.loc 1 269 17 is_stmt 1 view .LVU438
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
ARM GAS  /tmp/cc6Z6mIk.s 			page 55


 1215              		.loc 1 269 17 is_stmt 0 view .LVU439
 1216              	.LBE759:
 1217              	.LBE915:
 1218              	.LBE937:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 1219              		.loc 2 615 5 is_stmt 1 view .LVU440
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1220              		.loc 2 616 5 view .LVU441
 1221 034a 289E     		ldr	r6, [sp, #160]
 1222 034c A659     		ldr	r6, [r4, r6]	@ unaligned
 1223              	.LVL119:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1224              		.loc 2 618 5 view .LVU442
 1225              	.LBB938:
 1226              	.LBB916:
 1227              	.LBB760:
 270:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 1228              		.loc 1 270 17 view .LVU443
 1229              	.LBB615:
 1230              	.LBI615:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1231              		.loc 3 264 31 view .LVU444
 1232              	.LBB616:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1233              		.loc 3 266 5 view .LVU445
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1234              		.loc 3 267 5 view .LVU446
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1235              		.loc 3 269 9 view .LVU447
 1236              		.syntax unified
 1237              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1238 034e 2FFA98F8 		sxtb16 r8, r8, ROR #8
 1239              	@ 0 "" 2
 1240              	.LVL120:
 1241              		.loc 3 275 5 view .LVU448
 1242              		.loc 3 275 5 is_stmt 0 view .LVU449
 1243              		.thumb
 1244              		.syntax unified
 1245              	.LBE616:
 1246              	.LBE615:
 271:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1247              		.loc 1 271 17 is_stmt 1 view .LVU450
 1248              	.LBB617:
 1249              	.LBI617:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1250              		.loc 3 264 31 view .LVU451
 1251              	.LBB618:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1252              		.loc 3 266 5 view .LVU452
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1253              		.loc 3 267 5 view .LVU453
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1254              		.loc 3 269 9 view .LVU454
 1255              		.syntax unified
 1256              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1257 0352 2FFA91F1 		sxtb16 r1, r1, ROR #8
 1258              	@ 0 "" 2
ARM GAS  /tmp/cc6Z6mIk.s 			page 56


 1259              	.LVL121:
 1260              		.loc 3 275 5 view .LVU455
 1261              		.loc 3 275 5 is_stmt 0 view .LVU456
 1262              		.thumb
 1263              		.syntax unified
 1264              	.LBE618:
 1265              	.LBE617:
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 1266              		.loc 1 274 17 is_stmt 1 view .LVU457
 1267              	.LBB619:
 1268              	.LBI619:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1269              		.loc 3 246 31 view .LVU458
 1270              	.LBB620:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1271              		.loc 3 248 5 view .LVU459
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1272              		.loc 3 250 5 view .LVU460
 1273              		.syntax unified
 1274              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1275 0356 2BFB0900 		smlad r0, fp, r9, r0
 1276              	@ 0 "" 2
 1277              	.LVL122:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1278              		.loc 3 251 5 view .LVU461
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1279              		.loc 3 251 5 is_stmt 0 view .LVU462
 1280              		.thumb
 1281              		.syntax unified
 1282              	.LBE620:
 1283              	.LBE619:
 275:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 1284              		.loc 1 275 17 is_stmt 1 view .LVU463
 1285              	.LBB621:
 1286              	.LBI621:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1287              		.loc 3 237 31 view .LVU464
 1288              	.LBB622:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1289              		.loc 3 239 5 view .LVU465
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1290              		.loc 3 241 5 view .LVU466
 1291              		.syntax unified
 1292              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1293 035a 2FFA86FA 		sxtb16 r10, r6
 1294              	@ 0 "" 2
 1295              	.LVL123:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1296              		.loc 3 242 5 view .LVU467
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1297              		.loc 3 242 5 is_stmt 0 view .LVU468
 1298              		.thumb
 1299              		.syntax unified
 1300              	.LBE622:
 1301              	.LBE621:
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 1302              		.loc 1 276 17 is_stmt 1 view .LVU469
ARM GAS  /tmp/cc6Z6mIk.s 			page 57


 1303              	.LBB623:
 1304              	.LBI623:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1305              		.loc 3 246 31 view .LVU470
 1306              	.LBB624:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1307              		.loc 3 248 5 view .LVU471
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1308              		.loc 3 250 5 view .LVU472
 1309              		.syntax unified
 1310              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1311 035e 21FB0800 		smlad r0, r1, r8, r0
 1312              	@ 0 "" 2
 1313              	.LVL124:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1314              		.loc 3 251 5 view .LVU473
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1315              		.loc 3 251 5 is_stmt 0 view .LVU474
 1316              		.thumb
 1317              		.syntax unified
 1318              	.LBE624:
 1319              	.LBE623:
 277:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 1320              		.loc 1 277 17 is_stmt 1 view .LVU475
 1321              	.LBB625:
 1322              	.LBI625:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1323              		.loc 3 264 31 view .LVU476
 1324              	.LBB626:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1325              		.loc 3 266 5 view .LVU477
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1326              		.loc 3 267 5 view .LVU478
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1327              		.loc 3 269 9 view .LVU479
 1328              		.syntax unified
 1329              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1330 0362 2FFA96FE 		sxtb16 lr, r6, ROR #8
 1331              	@ 0 "" 2
 1332              	.LVL125:
 1333              		.loc 3 275 5 view .LVU480
 1334              		.loc 3 275 5 is_stmt 0 view .LVU481
 1335              		.thumb
 1336              		.syntax unified
 1337              	.LBE626:
 1338              	.LBE625:
 278:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 1339              		.loc 1 278 17 is_stmt 1 view .LVU482
 1340              	.LBB627:
 1341              	.LBI627:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1342              		.loc 3 246 31 view .LVU483
 1343              	.LBB628:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1344              		.loc 3 248 5 view .LVU484
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1345              		.loc 3 250 5 view .LVU485
ARM GAS  /tmp/cc6Z6mIk.s 			page 58


 1346              		.syntax unified
 1347              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1348 0366 2BFB0A77 		smlad r7, fp, r10, r7
 1349              	@ 0 "" 2
 1350              	.LVL126:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1351              		.loc 3 251 5 view .LVU486
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1352              		.loc 3 251 5 is_stmt 0 view .LVU487
 1353              		.thumb
 1354              		.syntax unified
 1355              	.LBE628:
 1356              	.LBE627:
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1357              		.loc 1 279 17 is_stmt 1 view .LVU488
 1358              	.LBB629:
 1359              	.LBI629:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1360              		.loc 3 246 31 view .LVU489
 1361              	.LBB630:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1362              		.loc 3 248 5 view .LVU490
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1363              		.loc 3 250 5 view .LVU491
 1364              		.syntax unified
 1365              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1366 036a 21FB0E71 		smlad r1, r1, lr, r7
 1367              	@ 0 "" 2
 1368              	.LVL127:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1369              		.loc 3 251 5 view .LVU492
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1370              		.loc 3 251 5 is_stmt 0 view .LVU493
 1371              		.thumb
 1372              		.syntax unified
 1373              	.LBE630:
 1374              	.LBE629:
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1375              		.loc 1 282 17 is_stmt 1 view .LVU494
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1376              		.loc 1 282 17 is_stmt 0 view .LVU495
 1377              	.LBE760:
 1378              	.LBE916:
 1379              	.LBE938:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 1380              		.loc 2 615 5 is_stmt 1 view .LVU496
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1381              		.loc 2 616 5 view .LVU497
 1382 036e 2D9E     		ldr	r6, [sp, #180]
 1383 0370 AE59     		ldr	r6, [r5, r6]	@ unaligned
 1384              	.LVL128:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1385              		.loc 2 618 5 view .LVU498
 1386              	.LBB939:
 1387              	.LBB917:
 1388              	.LBB761:
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
ARM GAS  /tmp/cc6Z6mIk.s 			page 59


 1389              		.loc 1 283 17 view .LVU499
 1390              	.LBB631:
 1391              	.LBI631:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1392              		.loc 3 237 31 view .LVU500
 1393              	.LBB632:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1394              		.loc 3 239 5 view .LVU501
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1395              		.loc 3 241 5 view .LVU502
 1396              		.syntax unified
 1397              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1398 0372 2FFA86F7 		sxtb16 r7, r6
 1399              	@ 0 "" 2
 1400              	.LVL129:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1401              		.loc 3 242 5 view .LVU503
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1402              		.loc 3 242 5 is_stmt 0 view .LVU504
 1403              		.thumb
 1404              		.syntax unified
 1405              	.LBE632:
 1406              	.LBE631:
 284:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 1407              		.loc 1 284 17 is_stmt 1 view .LVU505
 1408              	.LBB633:
 1409              	.LBI633:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1410              		.loc 3 264 31 view .LVU506
 1411              	.LBB634:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1412              		.loc 3 266 5 view .LVU507
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1413              		.loc 3 267 5 view .LVU508
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1414              		.loc 3 269 9 view .LVU509
 1415              		.syntax unified
 1416              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1417 0376 2FFA96F6 		sxtb16 r6, r6, ROR #8
 1418              	@ 0 "" 2
 1419              	.LVL130:
 1420              		.loc 3 275 5 view .LVU510
 1421              		.loc 3 275 5 is_stmt 0 view .LVU511
 1422              		.thumb
 1423              		.syntax unified
 1424              	.LBE634:
 1425              	.LBE633:
 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 1426              		.loc 1 285 17 is_stmt 1 view .LVU512
 1427              	.LBB635:
 1428              	.LBI635:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1429              		.loc 3 246 31 view .LVU513
 1430              	.LBB636:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1431              		.loc 3 248 5 view .LVU514
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
ARM GAS  /tmp/cc6Z6mIk.s 			page 60


 1432              		.loc 3 250 5 view .LVU515
 1433              		.syntax unified
 1434              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1435 037a 27FB0922 		smlad r2, r7, r9, r2
 1436              	@ 0 "" 2
 1437              	.LVL131:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1438              		.loc 3 251 5 view .LVU516
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1439              		.loc 3 251 5 is_stmt 0 view .LVU517
 1440              		.thumb
 1441              		.syntax unified
 1442              	.LBE636:
 1443              	.LBE635:
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 1444              		.loc 1 286 17 is_stmt 1 view .LVU518
 1445              	.LBB637:
 1446              	.LBI637:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1447              		.loc 3 246 31 view .LVU519
 1448              	.LBB638:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1449              		.loc 3 248 5 view .LVU520
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1450              		.loc 3 250 5 view .LVU521
 1451              		.syntax unified
 1452              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1453 037e 27FB0A33 		smlad r3, r7, r10, r3
 1454              	@ 0 "" 2
 1455              	.LVL132:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1456              		.loc 3 251 5 view .LVU522
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1457              		.loc 3 251 5 is_stmt 0 view .LVU523
 1458              		.thumb
 1459              		.syntax unified
 1460              	.LBE638:
 1461              	.LBE637:
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 1462              		.loc 1 287 17 is_stmt 1 view .LVU524
 1463              	.LBB639:
 1464              	.LBI639:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1465              		.loc 3 246 31 view .LVU525
 1466              	.LBB640:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1467              		.loc 3 248 5 view .LVU526
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1468              		.loc 3 250 5 view .LVU527
 1469              		.syntax unified
 1470              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1471 0382 26FB0822 		smlad r2, r6, r8, r2
 1472              	@ 0 "" 2
 1473              	.LVL133:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1474              		.loc 3 251 5 view .LVU528
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
ARM GAS  /tmp/cc6Z6mIk.s 			page 61


 1475              		.loc 3 251 5 is_stmt 0 view .LVU529
 1476              		.thumb
 1477              		.syntax unified
 1478              	.LBE640:
 1479              	.LBE639:
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 1480              		.loc 1 288 17 is_stmt 1 view .LVU530
 1481              	.LBB641:
 1482              	.LBI641:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1483              		.loc 2 586 30 view .LVU531
 1484              	.LBB642:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1485              		.loc 2 588 5 view .LVU532
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1486              		.loc 2 589 5 view .LVU533
 1487 0386 D4F80480 		ldr	r8, [r4, #4]	@ unaligned
 1488              	.LVL134:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1489              		.loc 2 590 5 view .LVU534
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1490              		.loc 2 590 12 is_stmt 0 view .LVU535
 1491 038a 04F10807 		add	r7, r4, #8
 1492              	.LVL135:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1493              		.loc 2 592 5 is_stmt 1 view .LVU536
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1494              		.loc 2 592 5 is_stmt 0 view .LVU537
 1495              	.LBE642:
 1496              	.LBE641:
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1497              		.loc 1 289 17 is_stmt 1 view .LVU538
 1498              	.LBB643:
 1499              	.LBI643:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1500              		.loc 3 246 31 view .LVU539
 1501              	.LBB644:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1502              		.loc 3 248 5 view .LVU540
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1503              		.loc 3 250 5 view .LVU541
 1504              		.syntax unified
 1505              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1506 038e 26FB0E36 		smlad r6, r6, lr, r3
 1507              	@ 0 "" 2
 1508              	.LVL136:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1509              		.loc 3 251 5 view .LVU542
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1510              		.loc 3 251 5 is_stmt 0 view .LVU543
 1511              		.thumb
 1512              		.syntax unified
 1513              	.LBE644:
 1514              	.LBE643:
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 1515              		.loc 1 291 17 is_stmt 1 view .LVU544
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
ARM GAS  /tmp/cc6Z6mIk.s 			page 62


 1516              		.loc 1 291 17 is_stmt 0 view .LVU545
 1517              	.LBE761:
 1518              	.LBE917:
 1519              	.LBE939:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 1520              		.loc 2 615 5 is_stmt 1 view .LVU546
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1521              		.loc 2 616 5 view .LVU547
 1522 0392 009B     		ldr	r3, [sp]
 1523 0394 FB58     		ldr	r3, [r7, r3]	@ unaligned
 1524              	.LVL137:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1525              		.loc 2 618 5 view .LVU548
 1526              	.LBB940:
 1527              	.LBB918:
 1528              	.LBB762:
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 1529              		.loc 1 292 17 view .LVU549
 1530              	.LBB645:
 1531              	.LBI645:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1532              		.loc 3 237 31 view .LVU550
 1533              	.LBB646:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1534              		.loc 3 239 5 view .LVU551
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1535              		.loc 3 241 5 view .LVU552
 1536              		.syntax unified
 1537              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1538 0396 2FFA88F7 		sxtb16 r7, r8
 1539              	@ 0 "" 2
 1540              	.LVL138:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1541              		.loc 3 242 5 view .LVU553
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1542              		.loc 3 242 5 is_stmt 0 view .LVU554
 1543              		.thumb
 1544              		.syntax unified
 1545              	.LBE646:
 1546              	.LBE645:
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1547              		.loc 1 293 17 is_stmt 1 view .LVU555
 1548              	.LBB647:
 1549              	.LBI647:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1550              		.loc 2 586 30 view .LVU556
 1551              	.LBB648:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1552              		.loc 2 588 5 view .LVU557
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1553              		.loc 2 589 5 view .LVU558
 1554 039a D5F80490 		ldr	r9, [r5, #4]	@ unaligned
 1555              	.LVL139:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1556              		.loc 2 590 5 view .LVU559
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1557              		.loc 2 590 12 is_stmt 0 view .LVU560
ARM GAS  /tmp/cc6Z6mIk.s 			page 63


 1558 039e 05F1080A 		add	r10, r5, #8
 1559              	.LVL140:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1560              		.loc 2 592 5 is_stmt 1 view .LVU561
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1561              		.loc 2 592 5 is_stmt 0 view .LVU562
 1562              	.LBE648:
 1563              	.LBE647:
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 1564              		.loc 1 294 17 is_stmt 1 view .LVU563
 1565              	.LBB649:
 1566              	.LBI649:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1567              		.loc 3 237 31 view .LVU564
 1568              	.LBB650:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1569              		.loc 3 239 5 view .LVU565
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1570              		.loc 3 241 5 view .LVU566
 1571              		.syntax unified
 1572              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1573 03a2 2FFA89FE 		sxtb16 lr, r9
 1574              	@ 0 "" 2
 1575              	.LVL141:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1576              		.loc 3 242 5 view .LVU567
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1577              		.loc 3 242 5 is_stmt 0 view .LVU568
 1578              		.thumb
 1579              		.syntax unified
 1580              	.LBE650:
 1581              	.LBE649:
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 1582              		.loc 1 295 17 is_stmt 1 view .LVU569
 1583              	.LBB651:
 1584              	.LBI651:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1585              		.loc 3 264 31 view .LVU570
 1586              	.LBB652:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1587              		.loc 3 266 5 view .LVU571
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1588              		.loc 3 267 5 view .LVU572
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1589              		.loc 3 269 9 view .LVU573
 1590              		.syntax unified
 1591              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1592 03a6 2FFA98F8 		sxtb16 r8, r8, ROR #8
 1593              	@ 0 "" 2
 1594              	.LVL142:
 1595              		.loc 3 275 5 view .LVU574
 1596              		.loc 3 275 5 is_stmt 0 view .LVU575
 1597              		.thumb
 1598              		.syntax unified
 1599              	.LBE652:
 1600              	.LBE651:
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 64


 1601              		.loc 1 296 17 is_stmt 1 view .LVU576
 1602              	.LBB653:
 1603              	.LBI653:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1604              		.loc 3 264 31 view .LVU577
 1605              	.LBB654:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1606              		.loc 3 266 5 view .LVU578
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1607              		.loc 3 267 5 view .LVU579
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1608              		.loc 3 269 9 view .LVU580
 1609              		.syntax unified
 1610              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1611 03aa 2FFA99F9 		sxtb16 r9, r9, ROR #8
 1612              	@ 0 "" 2
 1613              	.LVL143:
 1614              		.loc 3 275 5 view .LVU581
 1615              		.loc 3 275 5 is_stmt 0 view .LVU582
 1616              		.thumb
 1617              		.syntax unified
 1618              	.LBE654:
 1619              	.LBE653:
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 1620              		.loc 1 299 17 is_stmt 1 view .LVU583
 1621              	.LBB655:
 1622              	.LBI655:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1623              		.loc 3 246 31 view .LVU584
 1624              	.LBB656:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1625              		.loc 3 248 5 view .LVU585
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1626              		.loc 3 250 5 view .LVU586
 1627              		.syntax unified
 1628              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1629 03ae 2EFB0700 		smlad r0, lr, r7, r0
 1630              	@ 0 "" 2
 1631              	.LVL144:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1632              		.loc 3 251 5 view .LVU587
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1633              		.loc 3 251 5 is_stmt 0 view .LVU588
 1634              		.thumb
 1635              		.syntax unified
 1636              	.LBE656:
 1637              	.LBE655:
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 1638              		.loc 1 300 17 is_stmt 1 view .LVU589
 1639              	.LBB657:
 1640              	.LBI657:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1641              		.loc 3 237 31 view .LVU590
 1642              	.LBB658:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1643              		.loc 3 239 5 view .LVU591
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
ARM GAS  /tmp/cc6Z6mIk.s 			page 65


 1644              		.loc 3 241 5 view .LVU592
 1645              		.syntax unified
 1646              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1647 03b2 2FFA83FB 		sxtb16 fp, r3
 1648              	@ 0 "" 2
 1649              	.LVL145:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1650              		.loc 3 242 5 view .LVU593
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1651              		.loc 3 242 5 is_stmt 0 view .LVU594
 1652              		.thumb
 1653              		.syntax unified
 1654              	.LBE658:
 1655              	.LBE657:
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 1656              		.loc 1 301 17 is_stmt 1 view .LVU595
 1657              	.LBB659:
 1658              	.LBI659:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1659              		.loc 3 246 31 view .LVU596
 1660              	.LBB660:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1661              		.loc 3 248 5 view .LVU597
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1662              		.loc 3 250 5 view .LVU598
 1663              		.syntax unified
 1664              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1665 03b6 29FB0800 		smlad r0, r9, r8, r0
 1666              	@ 0 "" 2
 1667              	.LVL146:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1668              		.loc 3 251 5 view .LVU599
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1669              		.loc 3 251 5 is_stmt 0 view .LVU600
 1670              		.thumb
 1671              		.syntax unified
 1672              	.LBE660:
 1673              	.LBE659:
 302:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 1674              		.loc 1 302 17 is_stmt 1 view .LVU601
 1675              	.LBB661:
 1676              	.LBI661:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1677              		.loc 3 264 31 view .LVU602
 1678              	.LBB662:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1679              		.loc 3 266 5 view .LVU603
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1680              		.loc 3 267 5 view .LVU604
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1681              		.loc 3 269 9 view .LVU605
 1682              		.syntax unified
 1683              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1684 03ba 2FFA93F3 		sxtb16 r3, r3, ROR #8
 1685              	@ 0 "" 2
 1686              	.LVL147:
 1687              		.loc 3 275 5 view .LVU606
ARM GAS  /tmp/cc6Z6mIk.s 			page 66


 1688              		.loc 3 275 5 is_stmt 0 view .LVU607
 1689              		.thumb
 1690              		.syntax unified
 1691              	.LBE662:
 1692              	.LBE661:
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 1693              		.loc 1 303 17 is_stmt 1 view .LVU608
 1694              	.LBB663:
 1695              	.LBI663:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1696              		.loc 3 246 31 view .LVU609
 1697              	.LBB664:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1698              		.loc 3 248 5 view .LVU610
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1699              		.loc 3 250 5 view .LVU611
 1700              		.syntax unified
 1701              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1702 03be 2EFB0B11 		smlad r1, lr, fp, r1
 1703              	@ 0 "" 2
 1704              	.LVL148:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1705              		.loc 3 251 5 view .LVU612
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1706              		.loc 3 251 5 is_stmt 0 view .LVU613
 1707              		.thumb
 1708              		.syntax unified
 1709              	.LBE664:
 1710              	.LBE663:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1711              		.loc 1 304 17 is_stmt 1 view .LVU614
 1712              	.LBB665:
 1713              	.LBI665:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1714              		.loc 3 246 31 view .LVU615
 1715              	.LBB666:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1716              		.loc 3 248 5 view .LVU616
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1717              		.loc 3 250 5 view .LVU617
 1718              		.syntax unified
 1719              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1720 03c2 29FB0319 		smlad r9, r9, r3, r1
 1721              	@ 0 "" 2
 1722              	.LVL149:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1723              		.loc 3 251 5 view .LVU618
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1724              		.loc 3 251 5 is_stmt 0 view .LVU619
 1725              		.thumb
 1726              		.syntax unified
 1727              	.LBE666:
 1728              	.LBE665:
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1729              		.loc 1 307 17 is_stmt 1 view .LVU620
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1730              		.loc 1 307 17 is_stmt 0 view .LVU621
ARM GAS  /tmp/cc6Z6mIk.s 			page 67


 1731              	.LBE762:
 1732              	.LBE918:
 1733              	.LBE940:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 1734              		.loc 2 615 5 is_stmt 1 view .LVU622
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1735              		.loc 2 616 5 view .LVU623
 1736 03c6 0299     		ldr	r1, [sp, #8]
 1737 03c8 5AF80110 		ldr	r1, [r10, r1]	@ unaligned
 1738              	.LVL150:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1739              		.loc 2 618 5 view .LVU624
 1740              	.LBB941:
 1741              	.LBB919:
 1742              	.LBB763:
 308:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 1743              		.loc 1 308 17 view .LVU625
 1744              	.LBB667:
 1745              	.LBI667:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1746              		.loc 3 237 31 view .LVU626
 1747              	.LBB668:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1748              		.loc 3 239 5 view .LVU627
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1749              		.loc 3 241 5 view .LVU628
 1750              		.syntax unified
 1751              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1752 03cc 2FFA81FE 		sxtb16 lr, r1
 1753              	@ 0 "" 2
 1754              	.LVL151:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1755              		.loc 3 242 5 view .LVU629
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1756              		.loc 3 242 5 is_stmt 0 view .LVU630
 1757              		.thumb
 1758              		.syntax unified
 1759              	.LBE668:
 1760              	.LBE667:
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 1761              		.loc 1 309 17 is_stmt 1 view .LVU631
 1762              	.LBB669:
 1763              	.LBI669:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1764              		.loc 3 264 31 view .LVU632
 1765              	.LBB670:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1766              		.loc 3 266 5 view .LVU633
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1767              		.loc 3 267 5 view .LVU634
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1768              		.loc 3 269 9 view .LVU635
 1769              		.syntax unified
 1770              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1771 03d0 2FFA91F1 		sxtb16 r1, r1, ROR #8
 1772              	@ 0 "" 2
 1773              	.LVL152:
ARM GAS  /tmp/cc6Z6mIk.s 			page 68


 1774              		.loc 3 275 5 view .LVU636
 1775              		.loc 3 275 5 is_stmt 0 view .LVU637
 1776              		.thumb
 1777              		.syntax unified
 1778              	.LBE670:
 1779              	.LBE669:
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 1780              		.loc 1 310 17 is_stmt 1 view .LVU638
 1781              	.LBB671:
 1782              	.LBI671:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1783              		.loc 3 246 31 view .LVU639
 1784              	.LBB672:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1785              		.loc 3 248 5 view .LVU640
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1786              		.loc 3 250 5 view .LVU641
 1787              		.syntax unified
 1788              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1789 03d4 2EFB0722 		smlad r2, lr, r7, r2
 1790              	@ 0 "" 2
 1791              	.LVL153:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1792              		.loc 3 251 5 view .LVU642
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1793              		.loc 3 251 5 is_stmt 0 view .LVU643
 1794              		.thumb
 1795              		.syntax unified
 1796              	.LBE672:
 1797              	.LBE671:
 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 1798              		.loc 1 311 17 is_stmt 1 view .LVU644
 1799              	.LBB673:
 1800              	.LBI673:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1801              		.loc 3 246 31 view .LVU645
 1802              	.LBB674:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1803              		.loc 3 248 5 view .LVU646
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1804              		.loc 3 250 5 view .LVU647
 1805              		.syntax unified
 1806              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1807 03d8 2EFB0B66 		smlad r6, lr, fp, r6
 1808              	@ 0 "" 2
 1809              	.LVL154:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1810              		.loc 3 251 5 view .LVU648
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1811              		.loc 3 251 5 is_stmt 0 view .LVU649
 1812              		.thumb
 1813              		.syntax unified
 1814              	.LBE674:
 1815              	.LBE673:
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 1816              		.loc 1 312 17 is_stmt 1 view .LVU650
 1817              	.LBB675:
ARM GAS  /tmp/cc6Z6mIk.s 			page 69


 1818              	.LBI675:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1819              		.loc 3 246 31 view .LVU651
 1820              	.LBB676:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1821              		.loc 3 248 5 view .LVU652
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1822              		.loc 3 250 5 view .LVU653
 1823              		.syntax unified
 1824              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1825 03dc 21FB0828 		smlad r8, r1, r8, r2
 1826              	@ 0 "" 2
 1827              	.LVL155:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1828              		.loc 3 251 5 view .LVU654
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1829              		.loc 3 251 5 is_stmt 0 view .LVU655
 1830              		.thumb
 1831              		.syntax unified
 1832              	.LBE676:
 1833              	.LBE675:
 313:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 1834              		.loc 1 313 17 is_stmt 1 view .LVU656
 1835              	.LBB677:
 1836              	.LBI677:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1837              		.loc 2 586 30 view .LVU657
 1838              	.LBB678:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1839              		.loc 2 588 5 view .LVU658
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1840              		.loc 2 589 5 view .LVU659
 1841 03e0 D4F808A0 		ldr	r10, [r4, #8]	@ unaligned
 1842              	.LVL156:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1843              		.loc 2 590 5 view .LVU660
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1844              		.loc 2 590 12 is_stmt 0 view .LVU661
 1845 03e4 04F10C02 		add	r2, r4, #12
 1846              	.LVL157:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1847              		.loc 2 592 5 is_stmt 1 view .LVU662
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1848              		.loc 2 592 5 is_stmt 0 view .LVU663
 1849              	.LBE678:
 1850              	.LBE677:
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1851              		.loc 1 314 17 is_stmt 1 view .LVU664
 1852              	.LBB679:
 1853              	.LBI679:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1854              		.loc 3 246 31 view .LVU665
 1855              	.LBB680:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1856              		.loc 3 248 5 view .LVU666
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1857              		.loc 3 250 5 view .LVU667
ARM GAS  /tmp/cc6Z6mIk.s 			page 70


 1858              		.syntax unified
 1859              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1860 03e8 21FB0363 		smlad r3, r1, r3, r6
 1861              	@ 0 "" 2
 1862              	.LVL158:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1863              		.loc 3 251 5 view .LVU668
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1864              		.loc 3 251 5 is_stmt 0 view .LVU669
 1865              		.thumb
 1866              		.syntax unified
 1867              	.LBE680:
 1868              	.LBE679:
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 1869              		.loc 1 316 17 is_stmt 1 view .LVU670
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 1870              		.loc 1 316 17 is_stmt 0 view .LVU671
 1871              	.LBE763:
 1872              	.LBE919:
 1873              	.LBE941:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 1874              		.loc 2 615 5 is_stmt 1 view .LVU672
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1875              		.loc 2 616 5 view .LVU673
 1876 03ec 0099     		ldr	r1, [sp]
 1877              	.LVL159:
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1878              		.loc 2 616 5 is_stmt 0 view .LVU674
 1879 03ee 52F801E0 		ldr	lr, [r2, r1]	@ unaligned
 1880              	.LVL160:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1881              		.loc 2 618 5 is_stmt 1 view .LVU675
 1882              	.LBB942:
 1883              	.LBB920:
 1884              	.LBB764:
 317:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 1885              		.loc 1 317 17 view .LVU676
 1886              	.LBB681:
 1887              	.LBI681:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1888              		.loc 3 237 31 view .LVU677
 1889              	.LBB682:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1890              		.loc 3 239 5 view .LVU678
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1891              		.loc 3 241 5 view .LVU679
 1892              		.syntax unified
 1893              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1894 03f2 2FFA8AF6 		sxtb16 r6, r10
 1895              	@ 0 "" 2
 1896              	.LVL161:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1897              		.loc 3 242 5 view .LVU680
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1898              		.loc 3 242 5 is_stmt 0 view .LVU681
 1899              		.thumb
 1900              		.syntax unified
ARM GAS  /tmp/cc6Z6mIk.s 			page 71


 1901              	.LBE682:
 1902              	.LBE681:
 318:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 1903              		.loc 1 318 17 is_stmt 1 view .LVU682
 1904              	.LBB683:
 1905              	.LBI683:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1906              		.loc 2 586 30 view .LVU683
 1907              	.LBB684:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1908              		.loc 2 588 5 view .LVU684
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1909              		.loc 2 589 5 view .LVU685
 1910 03f6 D5F808B0 		ldr	fp, [r5, #8]	@ unaligned
 1911              	.LVL162:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1912              		.loc 2 590 5 view .LVU686
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1913              		.loc 2 590 12 is_stmt 0 view .LVU687
 1914 03fa 05F10C07 		add	r7, r5, #12
 1915              	.LVL163:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1916              		.loc 2 592 5 is_stmt 1 view .LVU688
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1917              		.loc 2 592 5 is_stmt 0 view .LVU689
 1918              	.LBE684:
 1919              	.LBE683:
 319:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 1920              		.loc 1 319 17 is_stmt 1 view .LVU690
 1921              	.LBB685:
 1922              	.LBI685:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1923              		.loc 3 237 31 view .LVU691
 1924              	.LBB686:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1925              		.loc 3 239 5 view .LVU692
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1926              		.loc 3 241 5 view .LVU693
 1927              		.syntax unified
 1928              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1929 03fe 2FFA8BF1 		sxtb16 r1, fp
 1930              	@ 0 "" 2
 1931              	.LVL164:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1932              		.loc 3 242 5 view .LVU694
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1933              		.loc 3 242 5 is_stmt 0 view .LVU695
 1934              		.thumb
 1935              		.syntax unified
 1936              	.LBE686:
 1937              	.LBE685:
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 1938              		.loc 1 320 17 is_stmt 1 view .LVU696
 1939              	.LBB687:
 1940              	.LBI687:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1941              		.loc 3 264 31 view .LVU697
ARM GAS  /tmp/cc6Z6mIk.s 			page 72


 1942              	.LBB688:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1943              		.loc 3 266 5 view .LVU698
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1944              		.loc 3 267 5 view .LVU699
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1945              		.loc 3 269 9 view .LVU700
 1946              		.syntax unified
 1947              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1948 0402 2FFA9AFA 		sxtb16 r10, r10, ROR #8
 1949              	@ 0 "" 2
 1950              	.LVL165:
 1951              		.loc 3 275 5 view .LVU701
 1952              		.loc 3 275 5 is_stmt 0 view .LVU702
 1953              		.thumb
 1954              		.syntax unified
 1955              	.LBE688:
 1956              	.LBE687:
 321:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 1957              		.loc 1 321 17 is_stmt 1 view .LVU703
 1958              	.LBB689:
 1959              	.LBI689:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1960              		.loc 3 264 31 view .LVU704
 1961              	.LBB690:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1962              		.loc 3 266 5 view .LVU705
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1963              		.loc 3 267 5 view .LVU706
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1964              		.loc 3 269 9 view .LVU707
 1965              		.syntax unified
 1966              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1967 0406 2FFA9BFB 		sxtb16 fp, fp, ROR #8
 1968              	@ 0 "" 2
 1969              	.LVL166:
 1970              		.loc 3 275 5 view .LVU708
 1971              		.loc 3 275 5 is_stmt 0 view .LVU709
 1972              		.thumb
 1973              		.syntax unified
 1974              	.LBE690:
 1975              	.LBE689:
 324:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 1976              		.loc 1 324 17 is_stmt 1 view .LVU710
 1977              	.LBB691:
 1978              	.LBI691:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1979              		.loc 3 246 31 view .LVU711
 1980              	.LBB692:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1981              		.loc 3 248 5 view .LVU712
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1982              		.loc 3 250 5 view .LVU713
 1983              		.syntax unified
 1984              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1985 040a 21FB0600 		smlad r0, r1, r6, r0
 1986              	@ 0 "" 2
ARM GAS  /tmp/cc6Z6mIk.s 			page 73


 1987              	.LVL167:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1988              		.loc 3 251 5 view .LVU714
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1989              		.loc 3 251 5 is_stmt 0 view .LVU715
 1990              		.thumb
 1991              		.syntax unified
 1992              	.LBE692:
 1993              	.LBE691:
 325:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 1994              		.loc 1 325 17 is_stmt 1 view .LVU716
 1995              	.LBB693:
 1996              	.LBI693:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1997              		.loc 3 237 31 view .LVU717
 1998              	.LBB694:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1999              		.loc 3 239 5 view .LVU718
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2000              		.loc 3 241 5 view .LVU719
 2001              		.syntax unified
 2002              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2003 040e 2FFA8EF2 		sxtb16 r2, lr
 2004              	@ 0 "" 2
 2005              	.LVL168:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2006              		.loc 3 242 5 view .LVU720
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2007              		.loc 3 242 5 is_stmt 0 view .LVU721
 2008              		.thumb
 2009              		.syntax unified
 2010              	.LBE694:
 2011              	.LBE693:
 326:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 2012              		.loc 1 326 17 is_stmt 1 view .LVU722
 2013              	.LBB695:
 2014              	.LBI695:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2015              		.loc 3 246 31 view .LVU723
 2016              	.LBB696:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2017              		.loc 3 248 5 view .LVU724
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2018              		.loc 3 250 5 view .LVU725
 2019              		.syntax unified
 2020              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2021 0412 2BFB0A00 		smlad r0, fp, r10, r0
 2022              	@ 0 "" 2
 2023              	.LVL169:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2024              		.loc 3 251 5 view .LVU726
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2025              		.loc 3 251 5 is_stmt 0 view .LVU727
 2026              		.thumb
 2027              		.syntax unified
 2028              	.LBE696:
 2029              	.LBE695:
ARM GAS  /tmp/cc6Z6mIk.s 			page 74


 327:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 2030              		.loc 1 327 17 is_stmt 1 view .LVU728
 2031              	.LBB697:
 2032              	.LBI697:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2033              		.loc 3 264 31 view .LVU729
 2034              	.LBB698:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2035              		.loc 3 266 5 view .LVU730
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2036              		.loc 3 267 5 view .LVU731
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2037              		.loc 3 269 9 view .LVU732
 2038              		.syntax unified
 2039              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2040 0416 2FFA9EFE 		sxtb16 lr, lr, ROR #8
 2041              	@ 0 "" 2
 2042              	.LVL170:
 2043              		.loc 3 275 5 view .LVU733
 2044              		.loc 3 275 5 is_stmt 0 view .LVU734
 2045              		.thumb
 2046              		.syntax unified
 2047              	.LBE698:
 2048              	.LBE697:
 328:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 2049              		.loc 1 328 17 is_stmt 1 view .LVU735
 2050              	.LBB699:
 2051              	.LBI699:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2052              		.loc 3 246 31 view .LVU736
 2053              	.LBB700:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2054              		.loc 3 248 5 view .LVU737
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2055              		.loc 3 250 5 view .LVU738
 2056              		.syntax unified
 2057              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2058 041a 21FB0299 		smlad r9, r1, r2, r9
 2059              	@ 0 "" 2
 2060              	.LVL171:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2061              		.loc 3 251 5 view .LVU739
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2062              		.loc 3 251 5 is_stmt 0 view .LVU740
 2063              		.thumb
 2064              		.syntax unified
 2065              	.LBE700:
 2066              	.LBE699:
 329:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2067              		.loc 1 329 17 is_stmt 1 view .LVU741
 2068              	.LBB701:
 2069              	.LBI701:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2070              		.loc 3 246 31 view .LVU742
 2071              	.LBB702:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2072              		.loc 3 248 5 view .LVU743
ARM GAS  /tmp/cc6Z6mIk.s 			page 75


 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2073              		.loc 3 250 5 view .LVU744
 2074              		.syntax unified
 2075              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2076 041e 2BFB0E9B 		smlad fp, fp, lr, r9
 2077              	@ 0 "" 2
 2078              	.LVL172:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2079              		.loc 3 251 5 view .LVU745
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2080              		.loc 3 251 5 is_stmt 0 view .LVU746
 2081              		.thumb
 2082              		.syntax unified
 2083              	.LBE702:
 2084              	.LBE701:
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2085              		.loc 1 332 17 is_stmt 1 view .LVU747
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2086              		.loc 1 332 17 is_stmt 0 view .LVU748
 2087              	.LBE764:
 2088              	.LBE920:
 2089              	.LBE942:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 2090              		.loc 2 615 5 is_stmt 1 view .LVU749
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2091              		.loc 2 616 5 view .LVU750
 2092 0422 0299     		ldr	r1, [sp, #8]
 2093              	.LVL173:
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2094              		.loc 2 616 5 is_stmt 0 view .LVU751
 2095 0424 7958     		ldr	r1, [r7, r1]	@ unaligned
 2096              	.LVL174:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2097              		.loc 2 618 5 is_stmt 1 view .LVU752
 2098              	.LBB943:
 2099              	.LBB921:
 2100              	.LBB765:
 333:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 2101              		.loc 1 333 17 view .LVU753
 2102              	.LBB703:
 2103              	.LBI703:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2104              		.loc 3 237 31 view .LVU754
 2105              	.LBB704:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2106              		.loc 3 239 5 view .LVU755
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2107              		.loc 3 241 5 view .LVU756
 2108              		.syntax unified
 2109              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2110 0426 2FFA81F9 		sxtb16 r9, r1
 2111              	@ 0 "" 2
 2112              	.LVL175:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2113              		.loc 3 242 5 view .LVU757
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2114              		.loc 3 242 5 is_stmt 0 view .LVU758
ARM GAS  /tmp/cc6Z6mIk.s 			page 76


 2115              		.thumb
 2116              		.syntax unified
 2117              	.LBE704:
 2118              	.LBE703:
 334:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 2119              		.loc 1 334 17 is_stmt 1 view .LVU759
 2120              	.LBB705:
 2121              	.LBI705:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2122              		.loc 3 264 31 view .LVU760
 2123              	.LBB706:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2124              		.loc 3 266 5 view .LVU761
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2125              		.loc 3 267 5 view .LVU762
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2126              		.loc 3 269 9 view .LVU763
 2127              		.syntax unified
 2128              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2129 042a 2FFA91F1 		sxtb16 r1, r1, ROR #8
 2130              	@ 0 "" 2
 2131              	.LVL176:
 2132              		.loc 3 275 5 view .LVU764
 2133              		.loc 3 275 5 is_stmt 0 view .LVU765
 2134              		.thumb
 2135              		.syntax unified
 2136              	.LBE706:
 2137              	.LBE705:
 335:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 2138              		.loc 1 335 17 is_stmt 1 view .LVU766
 2139              	.LBB707:
 2140              	.LBI707:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2141              		.loc 3 246 31 view .LVU767
 2142              	.LBB708:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2143              		.loc 3 248 5 view .LVU768
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2144              		.loc 3 250 5 view .LVU769
 2145              		.syntax unified
 2146              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2147 042e 29FB0688 		smlad r8, r9, r6, r8
 2148              	@ 0 "" 2
 2149              	.LVL177:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2150              		.loc 3 251 5 view .LVU770
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2151              		.loc 3 251 5 is_stmt 0 view .LVU771
 2152              		.thumb
 2153              		.syntax unified
 2154              	.LBE708:
 2155              	.LBE707:
 336:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 2156              		.loc 1 336 17 is_stmt 1 view .LVU772
 2157              	.LBB709:
 2158              	.LBI709:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
ARM GAS  /tmp/cc6Z6mIk.s 			page 77


 2159              		.loc 3 246 31 view .LVU773
 2160              	.LBB710:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2161              		.loc 3 248 5 view .LVU774
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2162              		.loc 3 250 5 view .LVU775
 2163              		.syntax unified
 2164              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2165 0432 29FB0233 		smlad r3, r9, r2, r3
 2166              	@ 0 "" 2
 2167              	.LVL178:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2168              		.loc 3 251 5 view .LVU776
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2169              		.loc 3 251 5 is_stmt 0 view .LVU777
 2170              		.thumb
 2171              		.syntax unified
 2172              	.LBE710:
 2173              	.LBE709:
 337:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 2174              		.loc 1 337 17 is_stmt 1 view .LVU778
 2175              	.LBB711:
 2176              	.LBI711:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2177              		.loc 3 246 31 view .LVU779
 2178              	.LBB712:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2179              		.loc 3 248 5 view .LVU780
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2180              		.loc 3 250 5 view .LVU781
 2181              		.syntax unified
 2182              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2183 0436 21FB0A88 		smlad r8, r1, r10, r8
 2184              	@ 0 "" 2
 2185              	.LVL179:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2186              		.loc 3 251 5 view .LVU782
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2187              		.loc 3 251 5 is_stmt 0 view .LVU783
 2188              		.thumb
 2189              		.syntax unified
 2190              	.LBE712:
 2191              	.LBE711:
 338:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 2192              		.loc 1 338 17 is_stmt 1 view .LVU784
 2193              	.LBB713:
 2194              	.LBI713:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2195              		.loc 2 586 30 view .LVU785
 2196              	.LBB714:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 2197              		.loc 2 588 5 view .LVU786
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 2198              		.loc 2 589 5 view .LVU787
 2199 043a E268     		ldr	r2, [r4, #12]	@ unaligned
 2200              	.LVL180:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 78


 2201              		.loc 2 590 5 view .LVU788
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2202              		.loc 2 590 12 is_stmt 0 view .LVU789
 2203 043c 1034     		adds	r4, r4, #16
 2204              	.LVL181:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2205              		.loc 2 592 5 is_stmt 1 view .LVU790
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2206              		.loc 2 592 5 is_stmt 0 view .LVU791
 2207              	.LBE714:
 2208              	.LBE713:
 339:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2209              		.loc 1 339 17 is_stmt 1 view .LVU792
 2210              	.LBB715:
 2211              	.LBI715:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2212              		.loc 3 246 31 view .LVU793
 2213              	.LBB716:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2214              		.loc 3 248 5 view .LVU794
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2215              		.loc 3 250 5 view .LVU795
 2216              		.syntax unified
 2217              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2218 043e 21FB0E3E 		smlad lr, r1, lr, r3
 2219              	@ 0 "" 2
 2220              	.LVL182:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2221              		.loc 3 251 5 view .LVU796
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2222              		.loc 3 251 5 is_stmt 0 view .LVU797
 2223              		.thumb
 2224              		.syntax unified
 2225              	.LBE716:
 2226              	.LBE715:
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 2227              		.loc 1 341 17 is_stmt 1 view .LVU798
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16(val1);
 2228              		.loc 1 341 17 is_stmt 0 view .LVU799
 2229              	.LBE765:
 2230              	.LBE921:
 2231              	.LBE943:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 2232              		.loc 2 615 5 is_stmt 1 view .LVU800
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2233              		.loc 2 616 5 view .LVU801
 2234 0442 0099     		ldr	r1, [sp]
 2235              	.LVL183:
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2236              		.loc 2 616 5 is_stmt 0 view .LVU802
 2237 0444 54F80190 		ldr	r9, [r4, r1]	@ unaligned
 2238              	.LVL184:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2239              		.loc 2 618 5 is_stmt 1 view .LVU803
 2240              	.LBB944:
 2241              	.LBB922:
 2242              	.LBB766:
ARM GAS  /tmp/cc6Z6mIk.s 			page 79


 342:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 2243              		.loc 1 342 17 view .LVU804
 2244              	.LBB717:
 2245              	.LBI717:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2246              		.loc 3 237 31 view .LVU805
 2247              	.LBB718:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2248              		.loc 3 239 5 view .LVU806
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2249              		.loc 3 241 5 view .LVU807
 2250              		.syntax unified
 2251              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2252 0448 2FFA82FA 		sxtb16 r10, r2
 2253              	@ 0 "" 2
 2254              	.LVL185:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2255              		.loc 3 242 5 view .LVU808
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2256              		.loc 3 242 5 is_stmt 0 view .LVU809
 2257              		.thumb
 2258              		.syntax unified
 2259              	.LBE718:
 2260              	.LBE717:
 343:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2261              		.loc 1 343 17 is_stmt 1 view .LVU810
 2262              	.LBB719:
 2263              	.LBI719:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2264              		.loc 2 586 30 view .LVU811
 2265              	.LBB720:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 2266              		.loc 2 588 5 view .LVU812
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 2267              		.loc 2 589 5 view .LVU813
 2268 044c EF68     		ldr	r7, [r5, #12]	@ unaligned
 2269              	.LVL186:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2270              		.loc 2 590 5 view .LVU814
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2271              		.loc 2 590 12 is_stmt 0 view .LVU815
 2272 044e 1035     		adds	r5, r5, #16
 2273              	.LVL187:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2274              		.loc 2 592 5 is_stmt 1 view .LVU816
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2275              		.loc 2 592 5 is_stmt 0 view .LVU817
 2276              	.LBE720:
 2277              	.LBE719:
 344:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 2278              		.loc 1 344 17 is_stmt 1 view .LVU818
 2279              	.LBB721:
 2280              	.LBI721:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2281              		.loc 3 237 31 view .LVU819
 2282              	.LBB722:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 80


 2283              		.loc 3 239 5 view .LVU820
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2284              		.loc 3 241 5 view .LVU821
 2285              		.syntax unified
 2286              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2287 0450 2FFA87F1 		sxtb16 r1, r7
 2288              	@ 0 "" 2
 2289              	.LVL188:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2290              		.loc 3 242 5 view .LVU822
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2291              		.loc 3 242 5 is_stmt 0 view .LVU823
 2292              		.thumb
 2293              		.syntax unified
 2294              	.LBE722:
 2295              	.LBE721:
 345:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 2296              		.loc 1 345 17 is_stmt 1 view .LVU824
 2297              	.LBB723:
 2298              	.LBI723:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2299              		.loc 3 264 31 view .LVU825
 2300              	.LBB724:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2301              		.loc 3 266 5 view .LVU826
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2302              		.loc 3 267 5 view .LVU827
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2303              		.loc 3 269 9 view .LVU828
 2304              		.syntax unified
 2305              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2306 0454 2FFA92F2 		sxtb16 r2, r2, ROR #8
 2307              	@ 0 "" 2
 2308              	.LVL189:
 2309              		.loc 3 275 5 view .LVU829
 2310              		.loc 3 275 5 is_stmt 0 view .LVU830
 2311              		.thumb
 2312              		.syntax unified
 2313              	.LBE724:
 2314              	.LBE723:
 346:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2315              		.loc 1 346 17 is_stmt 1 view .LVU831
 2316              	.LBB725:
 2317              	.LBI725:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2318              		.loc 3 264 31 view .LVU832
 2319              	.LBB726:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2320              		.loc 3 266 5 view .LVU833
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2321              		.loc 3 267 5 view .LVU834
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2322              		.loc 3 269 9 view .LVU835
 2323              		.syntax unified
 2324              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2325 0458 2FFA97F7 		sxtb16 r7, r7, ROR #8
 2326              	@ 0 "" 2
ARM GAS  /tmp/cc6Z6mIk.s 			page 81


 2327              	.LVL190:
 2328              		.loc 3 275 5 view .LVU836
 2329              		.loc 3 275 5 is_stmt 0 view .LVU837
 2330              		.thumb
 2331              		.syntax unified
 2332              	.LBE726:
 2333              	.LBE725:
 349:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val4);
 2334              		.loc 1 349 17 is_stmt 1 view .LVU838
 2335              	.LBB727:
 2336              	.LBI727:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2337              		.loc 3 246 31 view .LVU839
 2338              	.LBB728:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2339              		.loc 3 248 5 view .LVU840
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2340              		.loc 3 250 5 view .LVU841
 2341              		.syntax unified
 2342              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2343 045c 21FB0A00 		smlad r0, r1, r10, r0
 2344              	@ 0 "" 2
 2345              	.LVL191:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2346              		.loc 3 251 5 view .LVU842
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2347              		.loc 3 251 5 is_stmt 0 view .LVU843
 2348              		.thumb
 2349              		.syntax unified
 2350              	.LBE728:
 2351              	.LBE727:
 350:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val0, val1, res00);
 2352              		.loc 1 350 17 is_stmt 1 view .LVU844
 2353              	.LBB729:
 2354              	.LBI729:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2355              		.loc 3 237 31 view .LVU845
 2356              	.LBB730:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2357              		.loc 3 239 5 view .LVU846
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2358              		.loc 3 241 5 view .LVU847
 2359              		.syntax unified
 2360              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2361 0460 2FFA89F6 		sxtb16 r6, r9
 2362              	@ 0 "" 2
 2363              	.LVL192:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2364              		.loc 3 242 5 view .LVU848
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2365              		.loc 3 242 5 is_stmt 0 view .LVU849
 2366              		.thumb
 2367              		.syntax unified
 2368              	.LBE730:
 2369              	.LBE729:
 351:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16_RORn(val4, 8);
 2370              		.loc 1 351 17 is_stmt 1 view .LVU850
ARM GAS  /tmp/cc6Z6mIk.s 			page 82


 2371              	.LBB731:
 2372              	.LBI731:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2373              		.loc 3 246 31 view .LVU851
 2374              	.LBB732:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2375              		.loc 3 248 5 view .LVU852
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2376              		.loc 3 250 5 view .LVU853
 2377              		.syntax unified
 2378              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2379 0464 27FB0200 		smlad r0, r7, r2, r0
 2380              	@ 0 "" 2
 2381              	.LVL193:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2382              		.loc 3 251 5 view .LVU854
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2383              		.loc 3 251 5 is_stmt 0 view .LVU855
 2384              		.thumb
 2385              		.syntax unified
 2386              	.LBE732:
 2387              	.LBE731:
 352:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val3, val5, res01);
 2388              		.loc 1 352 17 is_stmt 1 view .LVU856
 2389              	.LBB733:
 2390              	.LBI733:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2391              		.loc 3 264 31 view .LVU857
 2392              	.LBB734:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2393              		.loc 3 266 5 view .LVU858
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2394              		.loc 3 267 5 view .LVU859
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2395              		.loc 3 269 9 view .LVU860
 2396              		.syntax unified
 2397              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2398 0468 2FFA99F9 		sxtb16 r9, r9, ROR #8
 2399              	@ 0 "" 2
 2400              	.LVL194:
 2401              		.loc 3 275 5 view .LVU861
 2402              		.loc 3 275 5 is_stmt 0 view .LVU862
 2403              		.thumb
 2404              		.syntax unified
 2405              	.LBE734:
 2406              	.LBE733:
 353:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val0, val4, res01);
 2407              		.loc 1 353 17 is_stmt 1 view .LVU863
 2408              	.LBB735:
 2409              	.LBI735:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2410              		.loc 3 246 31 view .LVU864
 2411              	.LBB736:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2412              		.loc 3 248 5 view .LVU865
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2413              		.loc 3 250 5 view .LVU866
ARM GAS  /tmp/cc6Z6mIk.s 			page 83


 2414              		.syntax unified
 2415              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2416 046c 21FB06BB 		smlad fp, r1, r6, fp
 2417              	@ 0 "" 2
 2418              	.LVL195:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2419              		.loc 3 251 5 view .LVU867
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2420              		.loc 3 251 5 is_stmt 0 view .LVU868
 2421              		.thumb
 2422              		.syntax unified
 2423              	.LBE736:
 2424              	.LBE735:
 354:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2425              		.loc 1 354 17 is_stmt 1 view .LVU869
 2426              	.LBB737:
 2427              	.LBI737:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2428              		.loc 3 246 31 view .LVU870
 2429              	.LBB738:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2430              		.loc 3 248 5 view .LVU871
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2431              		.loc 3 250 5 view .LVU872
 2432              		.syntax unified
 2433              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2434 0470 27FB09B7 		smlad r7, r7, r9, fp
 2435              	@ 0 "" 2
 2436              	.LVL196:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2437              		.loc 3 251 5 view .LVU873
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2438              		.loc 3 251 5 is_stmt 0 view .LVU874
 2439              		.thumb
 2440              		.syntax unified
 2441              	.LBE738:
 2442              	.LBE737:
 357:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2443              		.loc 1 357 17 is_stmt 1 view .LVU875
 357:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2444              		.loc 1 357 17 is_stmt 0 view .LVU876
 2445              	.LBE766:
 2446              	.LBE922:
 2447              	.LBE944:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 2448              		.loc 2 615 5 is_stmt 1 view .LVU877
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2449              		.loc 2 616 5 view .LVU878
 2450 0474 0299     		ldr	r1, [sp, #8]
 2451              	.LVL197:
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2452              		.loc 2 616 5 is_stmt 0 view .LVU879
 2453 0476 6B58     		ldr	r3, [r5, r1]	@ unaligned
 2454              	.LVL198:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2455              		.loc 2 618 5 is_stmt 1 view .LVU880
 2456              	.LBB945:
ARM GAS  /tmp/cc6Z6mIk.s 			page 84


 2457              	.LBB923:
 2458              	.LBB767:
 358:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 2459              		.loc 1 358 17 view .LVU881
 2460              	.LBB739:
 2461              	.LBI739:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2462              		.loc 3 237 31 view .LVU882
 2463              	.LBB740:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2464              		.loc 3 239 5 view .LVU883
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2465              		.loc 3 241 5 view .LVU884
 2466              		.syntax unified
 2467              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2468 0478 2FFA83F1 		sxtb16 r1, r3
 2469              	@ 0 "" 2
 2470              	.LVL199:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2471              		.loc 3 242 5 view .LVU885
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2472              		.loc 3 242 5 is_stmt 0 view .LVU886
 2473              		.thumb
 2474              		.syntax unified
 2475              	.LBE740:
 2476              	.LBE739:
 359:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val3, val2, res10);
 2477              		.loc 1 359 17 is_stmt 1 view .LVU887
 2478              	.LBB741:
 2479              	.LBI741:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2480              		.loc 3 264 31 view .LVU888
 2481              	.LBB742:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2482              		.loc 3 266 5 view .LVU889
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2483              		.loc 3 267 5 view .LVU890
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2484              		.loc 3 269 9 view .LVU891
 2485              		.syntax unified
 2486              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2487 047c 2FFA93F3 		sxtb16 r3, r3, ROR #8
 2488              	@ 0 "" 2
 2489              	.LVL200:
 2490              		.loc 3 275 5 view .LVU892
 2491              		.loc 3 275 5 is_stmt 0 view .LVU893
 2492              		.thumb
 2493              		.syntax unified
 2494              	.LBE742:
 2495              	.LBE741:
 360:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val3, val5, res11);
 2496              		.loc 1 360 17 is_stmt 1 view .LVU894
 2497              	.LBB743:
 2498              	.LBI743:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2499              		.loc 3 246 31 view .LVU895
 2500              	.LBB744:
ARM GAS  /tmp/cc6Z6mIk.s 			page 85


 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2501              		.loc 3 248 5 view .LVU896
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2502              		.loc 3 250 5 view .LVU897
 2503              		.syntax unified
 2504              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2505 0480 21FB0A8A 		smlad r10, r1, r10, r8
 2506              	@ 0 "" 2
 2507              	.LVL201:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2508              		.loc 3 251 5 view .LVU898
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2509              		.loc 3 251 5 is_stmt 0 view .LVU899
 2510              		.thumb
 2511              		.syntax unified
 2512              	.LBE744:
 2513              	.LBE743:
 361:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 = SMLAD(val0, val1, res10);
 2514              		.loc 1 361 17 is_stmt 1 view .LVU900
 2515              	.LBB745:
 2516              	.LBI745:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2517              		.loc 3 246 31 view .LVU901
 2518              	.LBB746:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2519              		.loc 3 248 5 view .LVU902
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2520              		.loc 3 250 5 view .LVU903
 2521              		.syntax unified
 2522              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2523 0484 21FB06EE 		smlad lr, r1, r6, lr
 2524              	@ 0 "" 2
 2525              	.LVL202:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2526              		.loc 3 251 5 view .LVU904
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2527              		.loc 3 251 5 is_stmt 0 view .LVU905
 2528              		.thumb
 2529              		.syntax unified
 2530              	.LBE746:
 2531              	.LBE745:
 362:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 = SMLAD(val0, val4, res11);
 2532              		.loc 1 362 17 is_stmt 1 view .LVU906
 2533              	.LBB747:
 2534              	.LBI747:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2535              		.loc 3 246 31 view .LVU907
 2536              	.LBB748:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2537              		.loc 3 248 5 view .LVU908
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2538              		.loc 3 250 5 view .LVU909
 2539              		.syntax unified
 2540              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2541 0488 23FB02A2 		smlad r2, r3, r2, r10
 2542              	@ 0 "" 2
 2543              	.LVL203:
ARM GAS  /tmp/cc6Z6mIk.s 			page 86


 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2544              		.loc 3 251 5 view .LVU910
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2545              		.loc 3 251 5 is_stmt 0 view .LVU911
 2546              		.thumb
 2547              		.syntax unified
 2548              	.LBE748:
 2549              	.LBE747:
 363:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 2550              		.loc 1 363 17 is_stmt 1 view .LVU912
 2551              	.LBB749:
 2552              	.LBI749:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2553              		.loc 3 246 31 view .LVU913
 2554              	.LBB750:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2555              		.loc 3 248 5 view .LVU914
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2556              		.loc 3 250 5 view .LVU915
 2557              		.syntax unified
 2558              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2559 048c 23FB09E3 		smlad r3, r3, r9, lr
 2560              	@ 0 "" 2
 2561              	.LVL204:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2562              		.loc 3 251 5 view .LVU916
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2563              		.loc 3 251 5 is_stmt 0 view .LVU917
 2564              		.thumb
 2565              		.syntax unified
 2566              	.LBE750:
 2567              	.LBE749:
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 2568              		.loc 1 263 53 is_stmt 1 view .LVU918
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 2569              		.loc 1 263 66 is_stmt 0 view .LVU919
 2570 0490 0CF1100C 		add	ip, ip, #16
 2571              	.LVL205:
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 2572              		.loc 1 263 66 view .LVU920
 2573 0494 4DE7     		b	.L22
 2574              	.LVL206:
 2575              	.L58:
 2576              	.LBB751:
 2577              	.LBB583:
 2578              		.loc 2 893 12 view .LVU921
 2579 0496 CCF10000 		rsb	r0, ip, #0
 2580 049a 0A90     		str	r0, [sp, #40]
 2581 049c 64E6     		b	.L12
 2582              	.LVL207:
 2583              	.L59:
 2584              	.LBB582:
 2585              	.LBB581:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2586              		.loc 2 863 9 is_stmt 1 view .LVU922
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2587              		.loc 2 863 18 is_stmt 0 view .LVU923
ARM GAS  /tmp/cc6Z6mIk.s 			page 87


 2588 049e 0134     		adds	r4, r4, #1
 2589              	.LVL208:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2590              		.loc 2 863 18 view .LVU924
 2591 04a0 71E6     		b	.L13
 2592              	.LVL209:
 2593              	.L60:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2594              		.loc 2 863 18 view .LVU925
 2595              	.LBE581:
 2596              	.LBE582:
 2597              	.LBE583:
 2598              	.LBE751:
 2599              	.LBB752:
 2600              	.LBB592:
 2601              		.loc 2 893 12 view .LVU926
 2602 04a2 CBF1000B 		rsb	fp, fp, #0
 2603              	.LVL210:
 2604              		.loc 2 893 12 view .LVU927
 2605 04a6 A1E6     		b	.L15
 2606              	.LVL211:
 2607              	.L61:
 2608              	.LBB591:
 2609              	.LBB590:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2610              		.loc 2 863 9 is_stmt 1 view .LVU928
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2611              		.loc 2 863 18 is_stmt 0 view .LVU929
 2612 04a8 08F10100 		add	r0, r8, #1
 2613              	.LVL212:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2614              		.loc 2 863 18 view .LVU930
 2615 04ac AEE6     		b	.L16
 2616              	.LVL213:
 2617              	.L62:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2618              		.loc 2 863 18 view .LVU931
 2619              	.LBE590:
 2620              	.LBE591:
 2621              	.LBE592:
 2622              	.LBE752:
 2623              	.LBB753:
 2624              	.LBB601:
 2625              	.LBB600:
 2626              	.LBB599:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2627              		.loc 2 863 9 is_stmt 1 view .LVU932
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2628              		.loc 2 863 18 is_stmt 0 view .LVU933
 2629 04ae 0499     		ldr	r1, [sp, #16]
 2630              	.LVL214:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2631              		.loc 2 863 18 view .LVU934
 2632 04b0 0131     		adds	r1, r1, #1
 2633 04b2 0491     		str	r1, [sp, #16]
 2634              	.LVL215:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/cc6Z6mIk.s 			page 88


 2635              		.loc 2 863 18 view .LVU935
 2636 04b4 CEE6     		b	.L18
 2637              	.LVL216:
 2638              	.L63:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2639              		.loc 2 863 18 view .LVU936
 2640              	.LBE599:
 2641              	.LBE600:
 2642              	.LBE601:
 2643              	.LBE753:
 2644              	.LBB754:
 2645              	.LBB610:
 2646              	.LBB609:
 2647              	.LBB608:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2648              		.loc 2 863 9 is_stmt 1 view .LVU937
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2649              		.loc 2 863 18 is_stmt 0 view .LVU938
 2650 04b6 08F10108 		add	r8, r8, #1
 2651              	.LVL217:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2652              		.loc 2 863 18 view .LVU939
 2653 04ba EBE6     		b	.L20
 2654              	.LVL218:
 2655              	.L64:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2656              		.loc 2 863 18 view .LVU940
 2657              	.LBE608:
 2658              	.LBE609:
 2659              	.LBE610:
 2660              	.LBE754:
 2661              	.LBE767:
 444:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 445:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 446:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         // Left-over rows
 447:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         if (lhs_rows % 2)
 2662              		.loc 1 447 9 is_stmt 1 view .LVU941
 2663              		.loc 1 447 12 is_stmt 0 view .LVU942
 2664 04bc 269B     		ldr	r3, [sp, #152]
 2665              	.LVL219:
 2666              		.loc 1 447 12 view .LVU943
 2667 04be 13F0010F 		tst	r3, #1
 2668 04c2 40F08980 		bne	.L66
 2669              	.LVL220:
 2670              	.L24:
 448:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 449:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 450:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 451:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = lhs_offset_contribution0;
 452:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res01 = lhs_offset_contribution1;
 453:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 454:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t rhs_cols_idx = 0;
 455:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 456:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t val0, val1, val2, val3, val4, val5;
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 458:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 459:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
ARM GAS  /tmp/cc6Z6mIk.s 			page 89


 460:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 461:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 462:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 463:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 464:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 465:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 466:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 467:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 468:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 469:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 470:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val5, val3, res00);
 471:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 472:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 473:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 474:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 475:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 476:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 477:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 478:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 479:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 480:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 481:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 482:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 483:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 484:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 485:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 486:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val5, val3, res00);
 487:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 488:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 489:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 490:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 491:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 492:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 493:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 494:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 495:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 496:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 497:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 498:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 499:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 500:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 501:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 502:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val5, val3, res00);
 503:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 504:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 505:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 506:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 507:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 508:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 509:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 510:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 511:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 512:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 513:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 514:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 515:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 516:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 90


 517:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 518:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val5, val3, res00);
 519:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 520:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 521:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 522:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 523:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (; rhs_cols_idx <= (rhs_cols - 4); rhs_cols_idx += 4)
 525:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 526:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = arm_nn_read_s8x4_ia((const int8_t **)&rhs_ptr);
 527:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 529:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 530:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 531:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 532:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 533:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 534:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 535:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 536:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 // 4 x MAC res00, res01
 537:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val5, val3, res00);
 538:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 539:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 540:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 541:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 542:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 543:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Left-over accumulations
 544:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 545:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 546:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value0 = rhs_ptr[0];
 547:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value1 = rhs_ptr[rhs_cols];
 548:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t lhs_value = lhs_ptr[0];
 549:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 550:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 += lhs_value * rhs_value0;
 551:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 += lhs_value * rhs_value1;
 552:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 553:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++rhs_ptr;
 554:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 555:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 556:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 557:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Quantize down
 558:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx
 559:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 560:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 561:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Add offset
 562:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 += dst_offset;
 563:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 += dst_offset;
 564:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 565:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Clamp the result
 566:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MAX(res00, activation_min);
 567:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 568:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MAX(res01, activation_min);
 569:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MIN(res01, activation_max);
 570:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 571:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res00;
 572:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res01;
 573:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
ARM GAS  /tmp/cc6Z6mIk.s 			page 91


 574:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         rhs += 2 * rhs_cols;
 2671              		.loc 1 575 9 is_stmt 1 discriminator 2 view .LVU944
 2672              		.loc 1 575 13 is_stmt 0 discriminator 2 view .LVU945
 2673 04c6 149B     		ldr	r3, [sp, #80]
 2674 04c8 289A     		ldr	r2, [sp, #160]
 2675 04ca 03EB4203 		add	r3, r3, r2, lsl #1
 2676 04ce 1493     		str	r3, [sp, #80]
 2677              	.LVL221:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         dst += 2;
 2678              		.loc 1 576 9 is_stmt 1 discriminator 2 view .LVU946
 2679              		.loc 1 576 13 is_stmt 0 discriminator 2 view .LVU947
 2680 04d0 179B     		ldr	r3, [sp, #92]
 2681              	.LVL222:
 2682              		.loc 1 576 13 discriminator 2 view .LVU948
 2683 04d2 0233     		adds	r3, r3, #2
 2684 04d4 1793     		str	r3, [sp, #92]
 2685              	.LVL223:
 2686              		.loc 1 576 13 discriminator 2 view .LVU949
 2687              	.LBE923:
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 2688              		.loc 1 226 68 is_stmt 1 discriminator 2 view .LVU950
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 2689              		.loc 1 226 81 is_stmt 0 discriminator 2 view .LVU951
 2690 04d6 139B     		ldr	r3, [sp, #76]
 2691              	.LVL224:
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 2692              		.loc 1 226 81 discriminator 2 view .LVU952
 2693 04d8 0233     		adds	r3, r3, #2
 2694 04da 1393     		str	r3, [sp, #76]
 2695              	.LVL225:
 2696              	.L3:
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 2697              		.loc 1 226 36 is_stmt 1 discriminator 1 view .LVU953
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 2698              		.loc 1 226 49 is_stmt 0 discriminator 1 view .LVU954
 2699 04dc 279B     		ldr	r3, [sp, #156]
 2700 04de 013B     		subs	r3, r3, #1
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 2701              		.loc 1 226 5 discriminator 1 view .LVU955
 2702 04e0 139A     		ldr	r2, [sp, #76]
 2703 04e2 9342     		cmp	r3, r2
 2704 04e4 40F32F81 		ble	.L67
 2705              	.LBB924:
 2706              	.LBB768:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 2707              		.loc 1 234 22 view .LVU956
 2708 04e8 0023     		movs	r3, #0
 2709              	.LBE768:
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2710              		.loc 1 232 17 view .LVU957
 2711 04ea 1A46     		mov	r2, r3
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_offset_contribution1 = 0;
 2712              		.loc 1 231 17 view .LVU958
 2713 04ec 1946     		mov	r1, r3
 2714 04ee 149C     		ldr	r4, [sp, #80]
 2715 04f0 2898     		ldr	r0, [sp, #160]
ARM GAS  /tmp/cc6Z6mIk.s 			page 92


 2716 04f2 9FE5     		b	.L36
 2717              	.LVL226:
 2718              	.L25:
 2719              	.LBB769:
 459:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 2720              		.loc 1 459 17 is_stmt 1 view .LVU959
 459:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 2721              		.loc 1 459 17 is_stmt 0 view .LVU960
 2722              	.LBE769:
 2723              	.LBE924:
 2724              	.LBE945:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 2725              		.loc 2 588 5 is_stmt 1 view .LVU961
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 2726              		.loc 2 589 5 view .LVU962
 2727 04f4 1868     		ldr	r0, [r3]	@ unaligned
 2728              	.LVL227:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2729              		.loc 2 590 5 view .LVU963
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2730              		.loc 2 592 5 view .LVU964
 2731              	.LBB946:
 2732              	.LBB925:
 2733              	.LBB903:
 460:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 2734              		.loc 1 460 17 view .LVU965
 460:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 2735              		.loc 1 460 17 is_stmt 0 view .LVU966
 2736              	.LBE903:
 2737              	.LBE925:
 2738              	.LBE946:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 2739              		.loc 2 615 5 is_stmt 1 view .LVU967
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2740              		.loc 2 616 5 view .LVU968
 2741 04f6 53F806C0 		ldr	ip, [r3, r6]	@ unaligned
 2742              	.LVL228:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2743              		.loc 2 618 5 view .LVU969
 2744              	.LBB947:
 2745              	.LBB926:
 2746              	.LBB904:
 461:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2747              		.loc 1 461 17 view .LVU970
 461:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2748              		.loc 1 461 17 is_stmt 0 view .LVU971
 2749              	.LBE904:
 2750              	.LBE926:
 2751              	.LBE947:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 2752              		.loc 2 588 5 is_stmt 1 view .LVU972
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 2753              		.loc 2 589 5 view .LVU973
 2754 04fa 2F68     		ldr	r7, [r5]	@ unaligned
 2755              	.LVL229:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2756              		.loc 2 590 5 view .LVU974
ARM GAS  /tmp/cc6Z6mIk.s 			page 93


 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2757              		.loc 2 592 5 view .LVU975
 2758              	.LBB948:
 2759              	.LBB927:
 2760              	.LBB905:
 462:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 2761              		.loc 1 462 17 view .LVU976
 2762              	.LBB770:
 2763              	.LBI770:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2764              		.loc 3 237 31 view .LVU977
 2765              	.LBB771:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2766              		.loc 3 239 5 view .LVU978
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2767              		.loc 3 241 5 view .LVU979
 2768              		.syntax unified
 2769              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2770 04fc 2FFA80FA 		sxtb16 r10, r0
 2771              	@ 0 "" 2
 2772              	.LVL230:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2773              		.loc 3 242 5 view .LVU980
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2774              		.loc 3 242 5 is_stmt 0 view .LVU981
 2775              		.thumb
 2776              		.syntax unified
 2777              	.LBE771:
 2778              	.LBE770:
 463:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 2779              		.loc 1 463 17 is_stmt 1 view .LVU982
 2780              	.LBB772:
 2781              	.LBI772:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2782              		.loc 3 237 31 view .LVU983
 2783              	.LBB773:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2784              		.loc 3 239 5 view .LVU984
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2785              		.loc 3 241 5 view .LVU985
 2786              		.syntax unified
 2787              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2788 0500 2FFA87F8 		sxtb16 r8, r7
 2789              	@ 0 "" 2
 2790              	.LVL231:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2791              		.loc 3 242 5 view .LVU986
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2792              		.loc 3 242 5 is_stmt 0 view .LVU987
 2793              		.thumb
 2794              		.syntax unified
 2795              	.LBE773:
 2796              	.LBE772:
 464:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 2797              		.loc 1 464 17 is_stmt 1 view .LVU988
 2798              	.LBB774:
 2799              	.LBI774:
ARM GAS  /tmp/cc6Z6mIk.s 			page 94


 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2800              		.loc 3 237 31 view .LVU989
 2801              	.LBB775:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2802              		.loc 3 239 5 view .LVU990
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2803              		.loc 3 241 5 view .LVU991
 2804              		.syntax unified
 2805              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2806 0504 2FFA8CF9 		sxtb16 r9, ip
 2807              	@ 0 "" 2
 2808              	.LVL232:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2809              		.loc 3 242 5 view .LVU992
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2810              		.loc 3 242 5 is_stmt 0 view .LVU993
 2811              		.thumb
 2812              		.syntax unified
 2813              	.LBE775:
 2814              	.LBE774:
 465:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 2815              		.loc 1 465 17 is_stmt 1 view .LVU994
 2816              	.LBB776:
 2817              	.LBI776:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2818              		.loc 3 264 31 view .LVU995
 2819              	.LBB777:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2820              		.loc 3 266 5 view .LVU996
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2821              		.loc 3 267 5 view .LVU997
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2822              		.loc 3 269 9 view .LVU998
 2823              		.syntax unified
 2824              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2825 0508 2FFA90F0 		sxtb16 r0, r0, ROR #8
 2826              	@ 0 "" 2
 2827              	.LVL233:
 2828              		.loc 3 275 5 view .LVU999
 2829              		.loc 3 275 5 is_stmt 0 view .LVU1000
 2830              		.thumb
 2831              		.syntax unified
 2832              	.LBE777:
 2833              	.LBE776:
 466:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 2834              		.loc 1 466 17 is_stmt 1 view .LVU1001
 2835              	.LBB778:
 2836              	.LBI778:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2837              		.loc 3 264 31 view .LVU1002
 2838              	.LBB779:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2839              		.loc 3 266 5 view .LVU1003
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2840              		.loc 3 267 5 view .LVU1004
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2841              		.loc 3 269 9 view .LVU1005
ARM GAS  /tmp/cc6Z6mIk.s 			page 95


 2842              		.syntax unified
 2843              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2844 050c 2FFA97F7 		sxtb16 r7, r7, ROR #8
 2845              	@ 0 "" 2
 2846              	.LVL234:
 2847              		.loc 3 275 5 view .LVU1006
 2848              		.loc 3 275 5 is_stmt 0 view .LVU1007
 2849              		.thumb
 2850              		.syntax unified
 2851              	.LBE779:
 2852              	.LBE778:
 467:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2853              		.loc 1 467 17 is_stmt 1 view .LVU1008
 2854              	.LBB780:
 2855              	.LBI780:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2856              		.loc 3 264 31 view .LVU1009
 2857              	.LBB781:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 2858              		.loc 3 266 5 view .LVU1010
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 2859              		.loc 3 267 5 view .LVU1011
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2860              		.loc 3 269 9 view .LVU1012
 2861              		.syntax unified
 2862              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2863 0510 2FFA9CFC 		sxtb16 ip, ip, ROR #8
 2864              	@ 0 "" 2
 2865              	.LVL235:
 2866              		.loc 3 275 5 view .LVU1013
 2867              		.loc 3 275 5 is_stmt 0 view .LVU1014
 2868              		.thumb
 2869              		.syntax unified
 2870              	.LBE781:
 2871              	.LBE780:
 470:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 2872              		.loc 1 470 17 is_stmt 1 view .LVU1015
 2873              	.LBB782:
 2874              	.LBI782:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2875              		.loc 3 246 31 view .LVU1016
 2876              	.LBB783:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2877              		.loc 3 248 5 view .LVU1017
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2878              		.loc 3 250 5 view .LVU1018
 2879              		.syntax unified
 2880              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2881 0514 28FB0A11 		smlad r1, r8, r10, r1
 2882              	@ 0 "" 2
 2883              	.LVL236:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2884              		.loc 3 251 5 view .LVU1019
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2885              		.loc 3 251 5 is_stmt 0 view .LVU1020
 2886              		.thumb
 2887              		.syntax unified
ARM GAS  /tmp/cc6Z6mIk.s 			page 96


 2888              	.LBE783:
 2889              	.LBE782:
 471:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 2890              		.loc 1 471 17 is_stmt 1 view .LVU1021
 2891              	.LBB784:
 2892              	.LBI784:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2893              		.loc 3 246 31 view .LVU1022
 2894              	.LBB785:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2895              		.loc 3 248 5 view .LVU1023
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2896              		.loc 3 250 5 view .LVU1024
 2897              		.syntax unified
 2898              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2899 0518 27FB0010 		smlad r0, r7, r0, r1
 2900              	@ 0 "" 2
 2901              	.LVL237:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2902              		.loc 3 251 5 view .LVU1025
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2903              		.loc 3 251 5 is_stmt 0 view .LVU1026
 2904              		.thumb
 2905              		.syntax unified
 2906              	.LBE785:
 2907              	.LBE784:
 472:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 2908              		.loc 1 472 17 is_stmt 1 view .LVU1027
 2909              	.LBB786:
 2910              	.LBI786:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2911              		.loc 3 246 31 view .LVU1028
 2912              	.LBB787:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2913              		.loc 3 248 5 view .LVU1029
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2914              		.loc 3 250 5 view .LVU1030
 2915              		.syntax unified
 2916              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2917 051c 28FB0922 		smlad r2, r8, r9, r2
 2918              	@ 0 "" 2
 2919              	.LVL238:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2920              		.loc 3 251 5 view .LVU1031
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2921              		.loc 3 251 5 is_stmt 0 view .LVU1032
 2922              		.thumb
 2923              		.syntax unified
 2924              	.LBE787:
 2925              	.LBE786:
 473:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 2926              		.loc 1 473 17 is_stmt 1 view .LVU1033
 2927              	.LBB788:
 2928              	.LBI788:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2929              		.loc 3 246 31 view .LVU1034
 2930              	.LBB789:
ARM GAS  /tmp/cc6Z6mIk.s 			page 97


 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2931              		.loc 3 248 5 view .LVU1035
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2932              		.loc 3 250 5 view .LVU1036
 2933              		.syntax unified
 2934              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2935 0520 27FB0C22 		smlad r2, r7, ip, r2
 2936              	@ 0 "" 2
 2937              	.LVL239:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2938              		.loc 3 251 5 view .LVU1037
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 2939              		.loc 3 251 5 is_stmt 0 view .LVU1038
 2940              		.thumb
 2941              		.syntax unified
 2942              	.LBE789:
 2943              	.LBE788:
 475:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 2944              		.loc 1 475 17 is_stmt 1 view .LVU1039
 2945              	.LBB790:
 2946              	.LBI790:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2947              		.loc 2 586 30 view .LVU1040
 2948              	.LBB791:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 2949              		.loc 2 588 5 view .LVU1041
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 2950              		.loc 2 589 5 view .LVU1042
 2951 0524 5968     		ldr	r1, [r3, #4]	@ unaligned
 2952              	.LVL240:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2953              		.loc 2 590 5 view .LVU1043
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2954              		.loc 2 590 12 is_stmt 0 view .LVU1044
 2955 0526 03F10807 		add	r7, r3, #8
 2956              	.LVL241:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2957              		.loc 2 592 5 is_stmt 1 view .LVU1045
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2958              		.loc 2 592 5 is_stmt 0 view .LVU1046
 2959              	.LBE791:
 2960              	.LBE790:
 476:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 2961              		.loc 1 476 17 is_stmt 1 view .LVU1047
 476:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 2962              		.loc 1 476 17 is_stmt 0 view .LVU1048
 2963              	.LBE905:
 2964              	.LBE927:
 2965              	.LBE948:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 2966              		.loc 2 615 5 is_stmt 1 view .LVU1049
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2967              		.loc 2 616 5 view .LVU1050
 2968 052a 57F80480 		ldr	r8, [r7, r4]	@ unaligned
 2969              	.LVL242:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2970              		.loc 2 618 5 view .LVU1051
ARM GAS  /tmp/cc6Z6mIk.s 			page 98


 2971              	.LBB949:
 2972              	.LBB928:
 2973              	.LBB906:
 477:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2974              		.loc 1 477 17 view .LVU1052
 477:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 2975              		.loc 1 477 17 is_stmt 0 view .LVU1053
 2976              	.LBE906:
 2977              	.LBE928:
 2978              	.LBE949:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 2979              		.loc 2 588 5 is_stmt 1 view .LVU1054
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 2980              		.loc 2 589 5 view .LVU1055
 2981 052e 6F68     		ldr	r7, [r5, #4]	@ unaligned
 2982              	.LVL243:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2983              		.loc 2 590 5 view .LVU1056
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2984              		.loc 2 592 5 view .LVU1057
 2985              	.LBB950:
 2986              	.LBB929:
 2987              	.LBB907:
 478:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 2988              		.loc 1 478 17 view .LVU1058
 2989              	.LBB792:
 2990              	.LBI792:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 2991              		.loc 3 237 31 view .LVU1059
 2992              	.LBB793:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 2993              		.loc 3 239 5 view .LVU1060
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 2994              		.loc 3 241 5 view .LVU1061
 2995              		.syntax unified
 2996              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 2997 0530 2FFA81FC 		sxtb16 ip, r1
 2998              	@ 0 "" 2
 2999              	.LVL244:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3000              		.loc 3 242 5 view .LVU1062
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3001              		.loc 3 242 5 is_stmt 0 view .LVU1063
 3002              		.thumb
 3003              		.syntax unified
 3004              	.LBE793:
 3005              	.LBE792:
 479:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 3006              		.loc 1 479 17 is_stmt 1 view .LVU1064
 3007              	.LBB794:
 3008              	.LBI794:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3009              		.loc 3 237 31 view .LVU1065
 3010              	.LBB795:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3011              		.loc 3 239 5 view .LVU1066
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
ARM GAS  /tmp/cc6Z6mIk.s 			page 99


 3012              		.loc 3 241 5 view .LVU1067
 3013              		.syntax unified
 3014              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3015 0534 2FFA87F9 		sxtb16 r9, r7
 3016              	@ 0 "" 2
 3017              	.LVL245:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3018              		.loc 3 242 5 view .LVU1068
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3019              		.loc 3 242 5 is_stmt 0 view .LVU1069
 3020              		.thumb
 3021              		.syntax unified
 3022              	.LBE795:
 3023              	.LBE794:
 480:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 3024              		.loc 1 480 17 is_stmt 1 view .LVU1070
 3025              	.LBB796:
 3026              	.LBI796:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3027              		.loc 3 237 31 view .LVU1071
 3028              	.LBB797:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3029              		.loc 3 239 5 view .LVU1072
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3030              		.loc 3 241 5 view .LVU1073
 3031              		.syntax unified
 3032              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3033 0538 2FFA88FA 		sxtb16 r10, r8
 3034              	@ 0 "" 2
 3035              	.LVL246:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3036              		.loc 3 242 5 view .LVU1074
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3037              		.loc 3 242 5 is_stmt 0 view .LVU1075
 3038              		.thumb
 3039              		.syntax unified
 3040              	.LBE797:
 3041              	.LBE796:
 481:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 3042              		.loc 1 481 17 is_stmt 1 view .LVU1076
 3043              	.LBB798:
 3044              	.LBI798:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3045              		.loc 3 264 31 view .LVU1077
 3046              	.LBB799:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3047              		.loc 3 266 5 view .LVU1078
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3048              		.loc 3 267 5 view .LVU1079
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3049              		.loc 3 269 9 view .LVU1080
 3050              		.syntax unified
 3051              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3052 053c 2FFA91F1 		sxtb16 r1, r1, ROR #8
 3053              	@ 0 "" 2
 3054              	.LVL247:
 3055              		.loc 3 275 5 view .LVU1081
ARM GAS  /tmp/cc6Z6mIk.s 			page 100


 3056              		.loc 3 275 5 is_stmt 0 view .LVU1082
 3057              		.thumb
 3058              		.syntax unified
 3059              	.LBE799:
 3060              	.LBE798:
 482:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 3061              		.loc 1 482 17 is_stmt 1 view .LVU1083
 3062              	.LBB800:
 3063              	.LBI800:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3064              		.loc 3 264 31 view .LVU1084
 3065              	.LBB801:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3066              		.loc 3 266 5 view .LVU1085
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3067              		.loc 3 267 5 view .LVU1086
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3068              		.loc 3 269 9 view .LVU1087
 3069              		.syntax unified
 3070              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3071 0540 2FFA97F7 		sxtb16 r7, r7, ROR #8
 3072              	@ 0 "" 2
 3073              	.LVL248:
 3074              		.loc 3 275 5 view .LVU1088
 3075              		.loc 3 275 5 is_stmt 0 view .LVU1089
 3076              		.thumb
 3077              		.syntax unified
 3078              	.LBE801:
 3079              	.LBE800:
 483:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3080              		.loc 1 483 17 is_stmt 1 view .LVU1090
 3081              	.LBB802:
 3082              	.LBI802:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3083              		.loc 3 264 31 view .LVU1091
 3084              	.LBB803:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3085              		.loc 3 266 5 view .LVU1092
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3086              		.loc 3 267 5 view .LVU1093
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3087              		.loc 3 269 9 view .LVU1094
 3088              		.syntax unified
 3089              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3090 0544 2FFA98F8 		sxtb16 r8, r8, ROR #8
 3091              	@ 0 "" 2
 3092              	.LVL249:
 3093              		.loc 3 275 5 view .LVU1095
 3094              		.loc 3 275 5 is_stmt 0 view .LVU1096
 3095              		.thumb
 3096              		.syntax unified
 3097              	.LBE803:
 3098              	.LBE802:
 486:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 3099              		.loc 1 486 17 is_stmt 1 view .LVU1097
 3100              	.LBB804:
 3101              	.LBI804:
ARM GAS  /tmp/cc6Z6mIk.s 			page 101


 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3102              		.loc 3 246 31 view .LVU1098
 3103              	.LBB805:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3104              		.loc 3 248 5 view .LVU1099
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3105              		.loc 3 250 5 view .LVU1100
 3106              		.syntax unified
 3107              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3108 0548 29FB0C00 		smlad r0, r9, ip, r0
 3109              	@ 0 "" 2
 3110              	.LVL250:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3111              		.loc 3 251 5 view .LVU1101
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3112              		.loc 3 251 5 is_stmt 0 view .LVU1102
 3113              		.thumb
 3114              		.syntax unified
 3115              	.LBE805:
 3116              	.LBE804:
 487:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 3117              		.loc 1 487 17 is_stmt 1 view .LVU1103
 3118              	.LBB806:
 3119              	.LBI806:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3120              		.loc 3 246 31 view .LVU1104
 3121              	.LBB807:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3122              		.loc 3 248 5 view .LVU1105
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3123              		.loc 3 250 5 view .LVU1106
 3124              		.syntax unified
 3125              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3126 054c 27FB010C 		smlad ip, r7, r1, r0
 3127              	@ 0 "" 2
 3128              	.LVL251:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3129              		.loc 3 251 5 view .LVU1107
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3130              		.loc 3 251 5 is_stmt 0 view .LVU1108
 3131              		.thumb
 3132              		.syntax unified
 3133              	.LBE807:
 3134              	.LBE806:
 488:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 3135              		.loc 1 488 17 is_stmt 1 view .LVU1109
 3136              	.LBB808:
 3137              	.LBI808:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3138              		.loc 3 246 31 view .LVU1110
 3139              	.LBB809:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3140              		.loc 3 248 5 view .LVU1111
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3141              		.loc 3 250 5 view .LVU1112
 3142              		.syntax unified
 3143              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
ARM GAS  /tmp/cc6Z6mIk.s 			page 102


 3144 0550 29FB0A22 		smlad r2, r9, r10, r2
 3145              	@ 0 "" 2
 3146              	.LVL252:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3147              		.loc 3 251 5 view .LVU1113
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3148              		.loc 3 251 5 is_stmt 0 view .LVU1114
 3149              		.thumb
 3150              		.syntax unified
 3151              	.LBE809:
 3152              	.LBE808:
 489:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3153              		.loc 1 489 17 is_stmt 1 view .LVU1115
 3154              	.LBB810:
 3155              	.LBI810:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3156              		.loc 3 246 31 view .LVU1116
 3157              	.LBB811:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3158              		.loc 3 248 5 view .LVU1117
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3159              		.loc 3 250 5 view .LVU1118
 3160              		.syntax unified
 3161              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3162 0554 27FB0822 		smlad r2, r7, r8, r2
 3163              	@ 0 "" 2
 3164              	.LVL253:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3165              		.loc 3 251 5 view .LVU1119
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3166              		.loc 3 251 5 is_stmt 0 view .LVU1120
 3167              		.thumb
 3168              		.syntax unified
 3169              	.LBE811:
 3170              	.LBE810:
 491:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 3171              		.loc 1 491 17 is_stmt 1 view .LVU1121
 3172              	.LBB812:
 3173              	.LBI812:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3174              		.loc 2 586 30 view .LVU1122
 3175              	.LBB813:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 3176              		.loc 2 588 5 view .LVU1123
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 3177              		.loc 2 589 5 view .LVU1124
 3178 0558 9968     		ldr	r1, [r3, #8]	@ unaligned
 3179              	.LVL254:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3180              		.loc 2 590 5 view .LVU1125
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3181              		.loc 2 590 12 is_stmt 0 view .LVU1126
 3182 055a 03F10C00 		add	r0, r3, #12
 3183              	.LVL255:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3184              		.loc 2 592 5 is_stmt 1 view .LVU1127
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/cc6Z6mIk.s 			page 103


 3185              		.loc 2 592 5 is_stmt 0 view .LVU1128
 3186              	.LBE813:
 3187              	.LBE812:
 492:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 3188              		.loc 1 492 17 is_stmt 1 view .LVU1129
 492:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 3189              		.loc 1 492 17 is_stmt 0 view .LVU1130
 3190              	.LBE907:
 3191              	.LBE929:
 3192              	.LBE950:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 3193              		.loc 2 615 5 is_stmt 1 view .LVU1131
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3194              		.loc 2 616 5 view .LVU1132
 3195 055e 50F80480 		ldr	r8, [r0, r4]	@ unaligned
 3196              	.LVL256:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3197              		.loc 2 618 5 view .LVU1133
 3198              	.LBB951:
 3199              	.LBB930:
 3200              	.LBB908:
 493:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 3201              		.loc 1 493 17 view .LVU1134
 493:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 3202              		.loc 1 493 17 is_stmt 0 view .LVU1135
 3203              	.LBE908:
 3204              	.LBE930:
 3205              	.LBE951:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 3206              		.loc 2 588 5 is_stmt 1 view .LVU1136
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 3207              		.loc 2 589 5 view .LVU1137
 3208 0562 A868     		ldr	r0, [r5, #8]	@ unaligned
 3209              	.LVL257:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3210              		.loc 2 590 5 view .LVU1138
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3211              		.loc 2 592 5 view .LVU1139
 3212              	.LBB952:
 3213              	.LBB931:
 3214              	.LBB909:
 494:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 3215              		.loc 1 494 17 view .LVU1140
 3216              	.LBB814:
 3217              	.LBI814:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3218              		.loc 3 237 31 view .LVU1141
 3219              	.LBB815:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3220              		.loc 3 239 5 view .LVU1142
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3221              		.loc 3 241 5 view .LVU1143
 3222              		.syntax unified
 3223              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3224 0564 2FFA81F7 		sxtb16 r7, r1
 3225              	@ 0 "" 2
 3226              	.LVL258:
ARM GAS  /tmp/cc6Z6mIk.s 			page 104


 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3227              		.loc 3 242 5 view .LVU1144
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3228              		.loc 3 242 5 is_stmt 0 view .LVU1145
 3229              		.thumb
 3230              		.syntax unified
 3231              	.LBE815:
 3232              	.LBE814:
 495:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 3233              		.loc 1 495 17 is_stmt 1 view .LVU1146
 3234              	.LBB816:
 3235              	.LBI816:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3236              		.loc 3 237 31 view .LVU1147
 3237              	.LBB817:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3238              		.loc 3 239 5 view .LVU1148
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3239              		.loc 3 241 5 view .LVU1149
 3240              		.syntax unified
 3241              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3242 0568 2FFA80F9 		sxtb16 r9, r0
 3243              	@ 0 "" 2
 3244              	.LVL259:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3245              		.loc 3 242 5 view .LVU1150
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3246              		.loc 3 242 5 is_stmt 0 view .LVU1151
 3247              		.thumb
 3248              		.syntax unified
 3249              	.LBE817:
 3250              	.LBE816:
 496:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 3251              		.loc 1 496 17 is_stmt 1 view .LVU1152
 3252              	.LBB818:
 3253              	.LBI818:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3254              		.loc 3 237 31 view .LVU1153
 3255              	.LBB819:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3256              		.loc 3 239 5 view .LVU1154
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3257              		.loc 3 241 5 view .LVU1155
 3258              		.syntax unified
 3259              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3260 056c 2FFA88FA 		sxtb16 r10, r8
 3261              	@ 0 "" 2
 3262              	.LVL260:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3263              		.loc 3 242 5 view .LVU1156
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3264              		.loc 3 242 5 is_stmt 0 view .LVU1157
 3265              		.thumb
 3266              		.syntax unified
 3267              	.LBE819:
 3268              	.LBE818:
 497:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
ARM GAS  /tmp/cc6Z6mIk.s 			page 105


 3269              		.loc 1 497 17 is_stmt 1 view .LVU1158
 3270              	.LBB820:
 3271              	.LBI820:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3272              		.loc 3 264 31 view .LVU1159
 3273              	.LBB821:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3274              		.loc 3 266 5 view .LVU1160
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3275              		.loc 3 267 5 view .LVU1161
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3276              		.loc 3 269 9 view .LVU1162
 3277              		.syntax unified
 3278              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3279 0570 2FFA91F1 		sxtb16 r1, r1, ROR #8
 3280              	@ 0 "" 2
 3281              	.LVL261:
 3282              		.loc 3 275 5 view .LVU1163
 3283              		.loc 3 275 5 is_stmt 0 view .LVU1164
 3284              		.thumb
 3285              		.syntax unified
 3286              	.LBE821:
 3287              	.LBE820:
 498:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 3288              		.loc 1 498 17 is_stmt 1 view .LVU1165
 3289              	.LBB822:
 3290              	.LBI822:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3291              		.loc 3 264 31 view .LVU1166
 3292              	.LBB823:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3293              		.loc 3 266 5 view .LVU1167
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3294              		.loc 3 267 5 view .LVU1168
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3295              		.loc 3 269 9 view .LVU1169
 3296              		.syntax unified
 3297              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3298 0574 2FFA90F0 		sxtb16 r0, r0, ROR #8
 3299              	@ 0 "" 2
 3300              	.LVL262:
 3301              		.loc 3 275 5 view .LVU1170
 3302              		.loc 3 275 5 is_stmt 0 view .LVU1171
 3303              		.thumb
 3304              		.syntax unified
 3305              	.LBE823:
 3306              	.LBE822:
 499:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3307              		.loc 1 499 17 is_stmt 1 view .LVU1172
 3308              	.LBB824:
 3309              	.LBI824:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3310              		.loc 3 264 31 view .LVU1173
 3311              	.LBB825:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3312              		.loc 3 266 5 view .LVU1174
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
ARM GAS  /tmp/cc6Z6mIk.s 			page 106


 3313              		.loc 3 267 5 view .LVU1175
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3314              		.loc 3 269 9 view .LVU1176
 3315              		.syntax unified
 3316              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3317 0578 2FFA98F8 		sxtb16 r8, r8, ROR #8
 3318              	@ 0 "" 2
 3319              	.LVL263:
 3320              		.loc 3 275 5 view .LVU1177
 3321              		.loc 3 275 5 is_stmt 0 view .LVU1178
 3322              		.thumb
 3323              		.syntax unified
 3324              	.LBE825:
 3325              	.LBE824:
 502:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 3326              		.loc 1 502 17 is_stmt 1 view .LVU1179
 3327              	.LBB826:
 3328              	.LBI826:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3329              		.loc 3 246 31 view .LVU1180
 3330              	.LBB827:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3331              		.loc 3 248 5 view .LVU1181
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3332              		.loc 3 250 5 view .LVU1182
 3333              		.syntax unified
 3334              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3335 057c 29FB07C7 		smlad r7, r9, r7, ip
 3336              	@ 0 "" 2
 3337              	.LVL264:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3338              		.loc 3 251 5 view .LVU1183
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3339              		.loc 3 251 5 is_stmt 0 view .LVU1184
 3340              		.thumb
 3341              		.syntax unified
 3342              	.LBE827:
 3343              	.LBE826:
 503:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 3344              		.loc 1 503 17 is_stmt 1 view .LVU1185
 3345              	.LBB828:
 3346              	.LBI828:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3347              		.loc 3 246 31 view .LVU1186
 3348              	.LBB829:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3349              		.loc 3 248 5 view .LVU1187
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3350              		.loc 3 250 5 view .LVU1188
 3351              		.syntax unified
 3352              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3353 0580 20FB0177 		smlad r7, r0, r1, r7
 3354              	@ 0 "" 2
 3355              	.LVL265:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3356              		.loc 3 251 5 view .LVU1189
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
ARM GAS  /tmp/cc6Z6mIk.s 			page 107


 3357              		.loc 3 251 5 is_stmt 0 view .LVU1190
 3358              		.thumb
 3359              		.syntax unified
 3360              	.LBE829:
 3361              	.LBE828:
 504:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 3362              		.loc 1 504 17 is_stmt 1 view .LVU1191
 3363              	.LBB830:
 3364              	.LBI830:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3365              		.loc 3 246 31 view .LVU1192
 3366              	.LBB831:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3367              		.loc 3 248 5 view .LVU1193
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3368              		.loc 3 250 5 view .LVU1194
 3369              		.syntax unified
 3370              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3371 0584 29FB0A22 		smlad r2, r9, r10, r2
 3372              	@ 0 "" 2
 3373              	.LVL266:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3374              		.loc 3 251 5 view .LVU1195
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3375              		.loc 3 251 5 is_stmt 0 view .LVU1196
 3376              		.thumb
 3377              		.syntax unified
 3378              	.LBE831:
 3379              	.LBE830:
 505:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3380              		.loc 1 505 17 is_stmt 1 view .LVU1197
 3381              	.LBB832:
 3382              	.LBI832:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3383              		.loc 3 246 31 view .LVU1198
 3384              	.LBB833:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3385              		.loc 3 248 5 view .LVU1199
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3386              		.loc 3 250 5 view .LVU1200
 3387              		.syntax unified
 3388              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3389 0588 20FB0820 		smlad r0, r0, r8, r2
 3390              	@ 0 "" 2
 3391              	.LVL267:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3392              		.loc 3 251 5 view .LVU1201
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3393              		.loc 3 251 5 is_stmt 0 view .LVU1202
 3394              		.thumb
 3395              		.syntax unified
 3396              	.LBE833:
 3397              	.LBE832:
 507:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 3398              		.loc 1 507 17 is_stmt 1 view .LVU1203
 3399              	.LBB834:
 3400              	.LBI834:
ARM GAS  /tmp/cc6Z6mIk.s 			page 108


 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3401              		.loc 2 586 30 view .LVU1204
 3402              	.LBB835:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 3403              		.loc 2 588 5 view .LVU1205
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 3404              		.loc 2 589 5 view .LVU1206
 3405 058c D968     		ldr	r1, [r3, #12]	@ unaligned
 3406              	.LVL268:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3407              		.loc 2 590 5 view .LVU1207
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3408              		.loc 2 590 12 is_stmt 0 view .LVU1208
 3409 058e 1033     		adds	r3, r3, #16
 3410              	.LVL269:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3411              		.loc 2 592 5 is_stmt 1 view .LVU1209
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3412              		.loc 2 592 5 is_stmt 0 view .LVU1210
 3413              	.LBE835:
 3414              	.LBE834:
 508:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 3415              		.loc 1 508 17 is_stmt 1 view .LVU1211
 508:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 3416              		.loc 1 508 17 is_stmt 0 view .LVU1212
 3417              	.LBE909:
 3418              	.LBE931:
 3419              	.LBE952:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 3420              		.loc 2 615 5 is_stmt 1 view .LVU1213
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3421              		.loc 2 616 5 view .LVU1214
 3422 0590 53F804C0 		ldr	ip, [r3, r4]	@ unaligned
 3423              	.LVL270:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3424              		.loc 2 618 5 view .LVU1215
 3425              	.LBB953:
 3426              	.LBB932:
 3427              	.LBB910:
 509:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 3428              		.loc 1 509 17 view .LVU1216
 3429              	.LBB836:
 3430              	.LBI836:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3431              		.loc 2 586 30 view .LVU1217
 3432              	.LBB837:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 3433              		.loc 2 588 5 view .LVU1218
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 3434              		.loc 2 589 5 view .LVU1219
 3435 0594 EA68     		ldr	r2, [r5, #12]	@ unaligned
 3436              	.LVL271:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3437              		.loc 2 590 5 view .LVU1220
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3438              		.loc 2 590 12 is_stmt 0 view .LVU1221
 3439 0596 1035     		adds	r5, r5, #16
ARM GAS  /tmp/cc6Z6mIk.s 			page 109


 3440              	.LVL272:
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3441              		.loc 2 592 5 is_stmt 1 view .LVU1222
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3442              		.loc 2 592 5 is_stmt 0 view .LVU1223
 3443              	.LBE837:
 3444              	.LBE836:
 510:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 3445              		.loc 1 510 17 is_stmt 1 view .LVU1224
 3446              	.LBB838:
 3447              	.LBI838:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3448              		.loc 3 237 31 view .LVU1225
 3449              	.LBB839:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3450              		.loc 3 239 5 view .LVU1226
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3451              		.loc 3 241 5 view .LVU1227
 3452              		.syntax unified
 3453              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3454 0598 2FFA81FA 		sxtb16 r10, r1
 3455              	@ 0 "" 2
 3456              	.LVL273:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3457              		.loc 3 242 5 view .LVU1228
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3458              		.loc 3 242 5 is_stmt 0 view .LVU1229
 3459              		.thumb
 3460              		.syntax unified
 3461              	.LBE839:
 3462              	.LBE838:
 511:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 3463              		.loc 1 511 17 is_stmt 1 view .LVU1230
 3464              	.LBB840:
 3465              	.LBI840:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3466              		.loc 3 237 31 view .LVU1231
 3467              	.LBB841:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3468              		.loc 3 239 5 view .LVU1232
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3469              		.loc 3 241 5 view .LVU1233
 3470              		.syntax unified
 3471              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3472 059c 2FFA82F8 		sxtb16 r8, r2
 3473              	@ 0 "" 2
 3474              	.LVL274:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3475              		.loc 3 242 5 view .LVU1234
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3476              		.loc 3 242 5 is_stmt 0 view .LVU1235
 3477              		.thumb
 3478              		.syntax unified
 3479              	.LBE841:
 3480              	.LBE840:
 512:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 3481              		.loc 1 512 17 is_stmt 1 view .LVU1236
ARM GAS  /tmp/cc6Z6mIk.s 			page 110


 3482              	.LBB842:
 3483              	.LBI842:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3484              		.loc 3 237 31 view .LVU1237
 3485              	.LBB843:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3486              		.loc 3 239 5 view .LVU1238
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3487              		.loc 3 241 5 view .LVU1239
 3488              		.syntax unified
 3489              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3490 05a0 2FFA8CF9 		sxtb16 r9, ip
 3491              	@ 0 "" 2
 3492              	.LVL275:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3493              		.loc 3 242 5 view .LVU1240
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3494              		.loc 3 242 5 is_stmt 0 view .LVU1241
 3495              		.thumb
 3496              		.syntax unified
 3497              	.LBE843:
 3498              	.LBE842:
 513:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 3499              		.loc 1 513 17 is_stmt 1 view .LVU1242
 3500              	.LBB844:
 3501              	.LBI844:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3502              		.loc 3 264 31 view .LVU1243
 3503              	.LBB845:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3504              		.loc 3 266 5 view .LVU1244
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3505              		.loc 3 267 5 view .LVU1245
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3506              		.loc 3 269 9 view .LVU1246
 3507              		.syntax unified
 3508              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3509 05a4 2FFA91F1 		sxtb16 r1, r1, ROR #8
 3510              	@ 0 "" 2
 3511              	.LVL276:
 3512              		.loc 3 275 5 view .LVU1247
 3513              		.loc 3 275 5 is_stmt 0 view .LVU1248
 3514              		.thumb
 3515              		.syntax unified
 3516              	.LBE845:
 3517              	.LBE844:
 514:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 3518              		.loc 1 514 17 is_stmt 1 view .LVU1249
 3519              	.LBB846:
 3520              	.LBI846:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3521              		.loc 3 264 31 view .LVU1250
 3522              	.LBB847:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3523              		.loc 3 266 5 view .LVU1251
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3524              		.loc 3 267 5 view .LVU1252
ARM GAS  /tmp/cc6Z6mIk.s 			page 111


 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3525              		.loc 3 269 9 view .LVU1253
 3526              		.syntax unified
 3527              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3528 05a8 2FFA92F2 		sxtb16 r2, r2, ROR #8
 3529              	@ 0 "" 2
 3530              	.LVL277:
 3531              		.loc 3 275 5 view .LVU1254
 3532              		.loc 3 275 5 is_stmt 0 view .LVU1255
 3533              		.thumb
 3534              		.syntax unified
 3535              	.LBE847:
 3536              	.LBE846:
 515:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3537              		.loc 1 515 17 is_stmt 1 view .LVU1256
 3538              	.LBB848:
 3539              	.LBI848:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3540              		.loc 3 264 31 view .LVU1257
 3541              	.LBB849:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3542              		.loc 3 266 5 view .LVU1258
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3543              		.loc 3 267 5 view .LVU1259
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3544              		.loc 3 269 9 view .LVU1260
 3545              		.syntax unified
 3546              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3547 05ac 2FFA9CFC 		sxtb16 ip, ip, ROR #8
 3548              	@ 0 "" 2
 3549              	.LVL278:
 3550              		.loc 3 275 5 view .LVU1261
 3551              		.loc 3 275 5 is_stmt 0 view .LVU1262
 3552              		.thumb
 3553              		.syntax unified
 3554              	.LBE849:
 3555              	.LBE848:
 518:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 3556              		.loc 1 518 17 is_stmt 1 view .LVU1263
 3557              	.LBB850:
 3558              	.LBI850:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3559              		.loc 3 246 31 view .LVU1264
 3560              	.LBB851:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3561              		.loc 3 248 5 view .LVU1265
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3562              		.loc 3 250 5 view .LVU1266
 3563              		.syntax unified
 3564              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3565 05b0 28FB0A77 		smlad r7, r8, r10, r7
 3566              	@ 0 "" 2
 3567              	.LVL279:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3568              		.loc 3 251 5 view .LVU1267
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3569              		.loc 3 251 5 is_stmt 0 view .LVU1268
ARM GAS  /tmp/cc6Z6mIk.s 			page 112


 3570              		.thumb
 3571              		.syntax unified
 3572              	.LBE851:
 3573              	.LBE850:
 519:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 3574              		.loc 1 519 17 is_stmt 1 view .LVU1269
 3575              	.LBB852:
 3576              	.LBI852:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3577              		.loc 3 246 31 view .LVU1270
 3578              	.LBB853:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3579              		.loc 3 248 5 view .LVU1271
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3580              		.loc 3 250 5 view .LVU1272
 3581              		.syntax unified
 3582              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3583 05b4 22FB0171 		smlad r1, r2, r1, r7
 3584              	@ 0 "" 2
 3585              	.LVL280:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3586              		.loc 3 251 5 view .LVU1273
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3587              		.loc 3 251 5 is_stmt 0 view .LVU1274
 3588              		.thumb
 3589              		.syntax unified
 3590              	.LBE853:
 3591              	.LBE852:
 520:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 3592              		.loc 1 520 17 is_stmt 1 view .LVU1275
 3593              	.LBB854:
 3594              	.LBI854:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3595              		.loc 3 246 31 view .LVU1276
 3596              	.LBB855:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3597              		.loc 3 248 5 view .LVU1277
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3598              		.loc 3 250 5 view .LVU1278
 3599              		.syntax unified
 3600              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3601 05b8 28FB0900 		smlad r0, r8, r9, r0
 3602              	@ 0 "" 2
 3603              	.LVL281:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3604              		.loc 3 251 5 view .LVU1279
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3605              		.loc 3 251 5 is_stmt 0 view .LVU1280
 3606              		.thumb
 3607              		.syntax unified
 3608              	.LBE855:
 3609              	.LBE854:
 521:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 3610              		.loc 1 521 17 is_stmt 1 view .LVU1281
 3611              	.LBB856:
 3612              	.LBI856:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
ARM GAS  /tmp/cc6Z6mIk.s 			page 113


 3613              		.loc 3 246 31 view .LVU1282
 3614              	.LBB857:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3615              		.loc 3 248 5 view .LVU1283
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3616              		.loc 3 250 5 view .LVU1284
 3617              		.syntax unified
 3618              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3619 05bc 22FB0C02 		smlad r2, r2, ip, r0
 3620              	@ 0 "" 2
 3621              	.LVL282:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3622              		.loc 3 251 5 view .LVU1285
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3623              		.loc 3 251 5 is_stmt 0 view .LVU1286
 3624              		.thumb
 3625              		.syntax unified
 3626              	.LBE857:
 3627              	.LBE856:
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3628              		.loc 1 457 53 is_stmt 1 view .LVU1287
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3629              		.loc 1 457 66 is_stmt 0 view .LVU1288
 3630 05c0 0EF1100E 		add	lr, lr, #16
 3631              	.LVL283:
 3632              	.L23:
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3633              		.loc 1 457 20 is_stmt 1 discriminator 1 view .LVU1289
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3634              		.loc 1 457 33 is_stmt 0 discriminator 1 view .LVU1290
 3635 05c4 A6F10F00 		sub	r0, r6, #15
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3636              		.loc 1 457 13 discriminator 1 view .LVU1291
 3637 05c8 7045     		cmp	r0, lr
 3638 05ca 93DC     		bgt	.L25
 457:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3639              		.loc 1 457 13 discriminator 1 view .LVU1292
 3640 05cc 0846     		mov	r0, r1
 3641 05ce 9046     		mov	r8, r2
 3642 05d0 DDF800C0 		ldr	ip, [sp]
 3643 05d4 289F     		ldr	r7, [sp, #160]
 3644 05d6 24E0     		b	.L26
 3645              	.LVL284:
 3646              	.L66:
 449:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3647              		.loc 1 449 27 view .LVU1293
 3648 05d8 149B     		ldr	r3, [sp, #80]
 454:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3649              		.loc 1 454 21 view .LVU1294
 3650 05da DDF820E0 		ldr	lr, [sp, #32]
 3651 05de 1699     		ldr	r1, [sp, #88]
 3652 05e0 159A     		ldr	r2, [sp, #84]
 3653 05e2 009C     		ldr	r4, [sp]
 3654 05e4 289E     		ldr	r6, [sp, #160]
 3655 05e6 EDE7     		b	.L23
 3656              	.LVL285:
 3657              	.L27:
ARM GAS  /tmp/cc6Z6mIk.s 			page 114


 526:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = arm_nn_read_s8x4((const int8_t *)&rhs_ptr[off0]);
 3658              		.loc 1 526 17 is_stmt 1 view .LVU1295
 3659              	.LBB858:
 3660              	.LBI858:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3661              		.loc 2 586 30 view .LVU1296
 3662              	.LBB859:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 3663              		.loc 2 588 5 view .LVU1297
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 3664              		.loc 2 589 5 view .LVU1298
 3665 05e8 53F8044B 		ldr	r4, [r3], #4	@ unaligned
 3666              	.LVL286:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3667              		.loc 2 590 5 view .LVU1299
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3668              		.loc 2 592 5 view .LVU1300
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3669              		.loc 2 592 5 is_stmt 0 view .LVU1301
 3670              	.LBE859:
 3671              	.LBE858:
 527:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 3672              		.loc 1 527 17 is_stmt 1 view .LVU1302
 527:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = arm_nn_read_s8x4_ia((const int8_t **)&lhs_ptr);
 3673              		.loc 1 527 17 is_stmt 0 view .LVU1303
 3674              	.LBE910:
 3675              	.LBE932:
 3676              	.LBE953:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 3677              		.loc 2 615 5 is_stmt 1 view .LVU1304
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3678              		.loc 2 616 5 view .LVU1305
 3679 05ec 53F80C60 		ldr	r6, [r3, ip]	@ unaligned
 3680              	.LVL287:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3681              		.loc 2 618 5 view .LVU1306
 3682              	.LBB954:
 3683              	.LBB933:
 3684              	.LBB911:
 528:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val3 = SXTB16(val0);
 3685              		.loc 1 528 17 view .LVU1307
 3686              	.LBB860:
 3687              	.LBI860:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3688              		.loc 2 586 30 view .LVU1308
 3689              	.LBB861:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 3690              		.loc 2 588 5 view .LVU1309
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 3691              		.loc 2 589 5 view .LVU1310
 3692 05f0 55F8042B 		ldr	r2, [r5], #4	@ unaligned
 3693              	.LVL288:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3694              		.loc 2 590 5 view .LVU1311
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3695              		.loc 2 592 5 view .LVU1312
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/cc6Z6mIk.s 			page 115


 3696              		.loc 2 592 5 is_stmt 0 view .LVU1313
 3697              	.LBE861:
 3698              	.LBE860:
 529:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val5 = SXTB16(val2);
 3699              		.loc 1 529 17 is_stmt 1 view .LVU1314
 3700              	.LBB862:
 3701              	.LBI862:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3702              		.loc 3 237 31 view .LVU1315
 3703              	.LBB863:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3704              		.loc 3 239 5 view .LVU1316
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3705              		.loc 3 241 5 view .LVU1317
 3706              		.syntax unified
 3707              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3708 05f4 2FFA84FA 		sxtb16 r10, r4
 3709              	@ 0 "" 2
 3710              	.LVL289:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3711              		.loc 3 242 5 view .LVU1318
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3712              		.loc 3 242 5 is_stmt 0 view .LVU1319
 3713              		.thumb
 3714              		.syntax unified
 3715              	.LBE863:
 3716              	.LBE862:
 530:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val4 = SXTB16(val1);
 3717              		.loc 1 530 17 is_stmt 1 view .LVU1320
 3718              	.LBB864:
 3719              	.LBI864:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3720              		.loc 3 237 31 view .LVU1321
 3721              	.LBB865:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3722              		.loc 3 239 5 view .LVU1322
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3723              		.loc 3 241 5 view .LVU1323
 3724              		.syntax unified
 3725              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3726 05f8 2FFA82F1 		sxtb16 r1, r2
 3727              	@ 0 "" 2
 3728              	.LVL290:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3729              		.loc 3 242 5 view .LVU1324
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3730              		.loc 3 242 5 is_stmt 0 view .LVU1325
 3731              		.thumb
 3732              		.syntax unified
 3733              	.LBE865:
 3734              	.LBE864:
 531:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val0 = SXTB16_RORn(val0, 8);
 3735              		.loc 1 531 17 is_stmt 1 view .LVU1326
 3736              	.LBB866:
 3737              	.LBI866:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3738              		.loc 3 237 31 view .LVU1327
ARM GAS  /tmp/cc6Z6mIk.s 			page 116


 3739              	.LBB867:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3740              		.loc 3 239 5 view .LVU1328
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3741              		.loc 3 241 5 view .LVU1329
 3742              		.syntax unified
 3743              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3744 05fc 2FFA86F9 		sxtb16 r9, r6
 3745              	@ 0 "" 2
 3746              	.LVL291:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3747              		.loc 3 242 5 view .LVU1330
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3748              		.loc 3 242 5 is_stmt 0 view .LVU1331
 3749              		.thumb
 3750              		.syntax unified
 3751              	.LBE867:
 3752              	.LBE866:
 532:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val2 = SXTB16_RORn(val2, 8);
 3753              		.loc 1 532 17 is_stmt 1 view .LVU1332
 3754              	.LBB868:
 3755              	.LBI868:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3756              		.loc 3 264 31 view .LVU1333
 3757              	.LBB869:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3758              		.loc 3 266 5 view .LVU1334
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3759              		.loc 3 267 5 view .LVU1335
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3760              		.loc 3 269 9 view .LVU1336
 3761              		.syntax unified
 3762              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3763 0600 2FFA94F4 		sxtb16 r4, r4, ROR #8
 3764              	@ 0 "" 2
 3765              	.LVL292:
 3766              		.loc 3 275 5 view .LVU1337
 3767              		.loc 3 275 5 is_stmt 0 view .LVU1338
 3768              		.thumb
 3769              		.syntax unified
 3770              	.LBE869:
 3771              	.LBE868:
 533:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 val1 = SXTB16_RORn(val1, 8);
 3772              		.loc 1 533 17 is_stmt 1 view .LVU1339
 3773              	.LBB870:
 3774              	.LBI870:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3775              		.loc 3 264 31 view .LVU1340
 3776              	.LBB871:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3777              		.loc 3 266 5 view .LVU1341
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3778              		.loc 3 267 5 view .LVU1342
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3779              		.loc 3 269 9 view .LVU1343
 3780              		.syntax unified
 3781              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
ARM GAS  /tmp/cc6Z6mIk.s 			page 117


 3782 0604 2FFA92F2 		sxtb16 r2, r2, ROR #8
 3783              	@ 0 "" 2
 3784              	.LVL293:
 3785              		.loc 3 275 5 view .LVU1344
 3786              		.loc 3 275 5 is_stmt 0 view .LVU1345
 3787              		.thumb
 3788              		.syntax unified
 3789              	.LBE871:
 3790              	.LBE870:
 534:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3791              		.loc 1 534 17 is_stmt 1 view .LVU1346
 3792              	.LBB872:
 3793              	.LBI872:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3794              		.loc 3 264 31 view .LVU1347
 3795              	.LBB873:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 3796              		.loc 3 266 5 view .LVU1348
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 3797              		.loc 3 267 5 view .LVU1349
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 3798              		.loc 3 269 9 view .LVU1350
 3799              		.syntax unified
 3800              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3801 0608 2FFA96F6 		sxtb16 r6, r6, ROR #8
 3802              	@ 0 "" 2
 3803              	.LVL294:
 3804              		.loc 3 275 5 view .LVU1351
 3805              		.loc 3 275 5 is_stmt 0 view .LVU1352
 3806              		.thumb
 3807              		.syntax unified
 3808              	.LBE873:
 3809              	.LBE872:
 537:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = SMLAD(val2, val0, res00);
 3810              		.loc 1 537 17 is_stmt 1 view .LVU1353
 3811              	.LBB874:
 3812              	.LBI874:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3813              		.loc 3 246 31 view .LVU1354
 3814              	.LBB875:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3815              		.loc 3 248 5 view .LVU1355
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3816              		.loc 3 250 5 view .LVU1356
 3817              		.syntax unified
 3818              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3819 060c 21FB0A00 		smlad r0, r1, r10, r0
 3820              	@ 0 "" 2
 3821              	.LVL295:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3822              		.loc 3 251 5 view .LVU1357
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3823              		.loc 3 251 5 is_stmt 0 view .LVU1358
 3824              		.thumb
 3825              		.syntax unified
 3826              	.LBE875:
 3827              	.LBE874:
ARM GAS  /tmp/cc6Z6mIk.s 			page 118


 538:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val5, val4, res01);
 3828              		.loc 1 538 17 is_stmt 1 view .LVU1359
 3829              	.LBB876:
 3830              	.LBI876:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3831              		.loc 3 246 31 view .LVU1360
 3832              	.LBB877:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3833              		.loc 3 248 5 view .LVU1361
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3834              		.loc 3 250 5 view .LVU1362
 3835              		.syntax unified
 3836              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3837 0610 22FB0400 		smlad r0, r2, r4, r0
 3838              	@ 0 "" 2
 3839              	.LVL296:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3840              		.loc 3 251 5 view .LVU1363
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3841              		.loc 3 251 5 is_stmt 0 view .LVU1364
 3842              		.thumb
 3843              		.syntax unified
 3844              	.LBE877:
 3845              	.LBE876:
 539:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 = SMLAD(val2, val1, res01);
 3846              		.loc 1 539 17 is_stmt 1 view .LVU1365
 3847              	.LBB878:
 3848              	.LBI878:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3849              		.loc 3 246 31 view .LVU1366
 3850              	.LBB879:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3851              		.loc 3 248 5 view .LVU1367
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3852              		.loc 3 250 5 view .LVU1368
 3853              		.syntax unified
 3854              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3855 0614 21FB0981 		smlad r1, r1, r9, r8
 3856              	@ 0 "" 2
 3857              	.LVL297:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3858              		.loc 3 251 5 view .LVU1369
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3859              		.loc 3 251 5 is_stmt 0 view .LVU1370
 3860              		.thumb
 3861              		.syntax unified
 3862              	.LBE879:
 3863              	.LBE878:
 540:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 3864              		.loc 1 540 17 is_stmt 1 view .LVU1371
 3865              	.LBB880:
 3866              	.LBI880:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 3867              		.loc 3 246 31 view .LVU1372
 3868              	.LBB881:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 3869              		.loc 3 248 5 view .LVU1373
ARM GAS  /tmp/cc6Z6mIk.s 			page 119


 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 3870              		.loc 3 250 5 view .LVU1374
 3871              		.syntax unified
 3872              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 3873 0618 22FB0612 		smlad r2, r2, r6, r1
 3874              	@ 0 "" 2
 3875              	.LVL298:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3876              		.loc 3 251 5 view .LVU1375
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 3877              		.loc 3 251 5 is_stmt 0 view .LVU1376
 3878              		.thumb
 3879              		.syntax unified
 3880              	.LBE881:
 3881              	.LBE880:
 540:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 3882              		.loc 1 540 23 view .LVU1377
 3883 061c 9046     		mov	r8, r2
 3884              	.LVL299:
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3885              		.loc 1 524 52 is_stmt 1 view .LVU1378
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3886              		.loc 1 524 65 is_stmt 0 view .LVU1379
 3887 061e 0EF1040E 		add	lr, lr, #4
 3888              	.LVL300:
 3889              	.L26:
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3890              		.loc 1 524 20 is_stmt 1 discriminator 1 view .LVU1380
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3891              		.loc 1 524 33 is_stmt 0 discriminator 1 view .LVU1381
 3892 0622 FA1E     		subs	r2, r7, #3
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3893              		.loc 1 524 13 discriminator 1 view .LVU1382
 3894 0624 7245     		cmp	r2, lr
 3895 0626 DFDC     		bgt	.L27
 524:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3896              		.loc 1 524 13 discriminator 1 view .LVU1383
 3897 0628 4446     		mov	r4, r8
 3898 062a 2899     		ldr	r1, [sp, #160]
 3899 062c 0BE0     		b	.L28
 3900              	.LVL301:
 3901              	.L29:
 3902              	.LBB882:
 546:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value1 = rhs_ptr[rhs_cols];
 3903              		.loc 1 546 17 is_stmt 1 discriminator 2 view .LVU1384
 546:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value1 = rhs_ptr[rhs_cols];
 3904              		.loc 1 546 24 is_stmt 0 discriminator 2 view .LVU1385
 3905 062e 93F90070 		ldrsb	r7, [r3]
 3906              	.LVL302:
 547:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t lhs_value = lhs_ptr[0];
 3907              		.loc 1 547 17 is_stmt 1 discriminator 2 view .LVU1386
 547:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t lhs_value = lhs_ptr[0];
 3908              		.loc 1 547 24 is_stmt 0 discriminator 2 view .LVU1387
 3909 0632 5E56     		ldrsb	r6, [r3, r1]
 3910              	.LVL303:
 548:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3911              		.loc 1 548 17 is_stmt 1 discriminator 2 view .LVU1388
ARM GAS  /tmp/cc6Z6mIk.s 			page 120


 548:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3912              		.loc 1 548 24 is_stmt 0 discriminator 2 view .LVU1389
 3913 0634 15F9012B 		ldrsb	r2, [r5], #1
 3914              	.LVL304:
 550:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 += lhs_value * rhs_value1;
 3915              		.loc 1 550 17 is_stmt 1 discriminator 2 view .LVU1390
 550:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 += lhs_value * rhs_value1;
 3916              		.loc 1 550 23 is_stmt 0 discriminator 2 view .LVU1391
 3917 0638 02FB0700 		mla	r0, r2, r7, r0
 3918              	.LVL305:
 551:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3919              		.loc 1 551 17 is_stmt 1 discriminator 2 view .LVU1392
 551:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 3920              		.loc 1 551 23 is_stmt 0 discriminator 2 view .LVU1393
 3921 063c 02FB0644 		mla	r4, r2, r6, r4
 3922              	.LVL306:
 553:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 3923              		.loc 1 553 17 is_stmt 1 discriminator 2 view .LVU1394
 3924 0640 0133     		adds	r3, r3, #1
 3925              	.LVL307:
 554:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 3926              		.loc 1 554 17 discriminator 2 view .LVU1395
 554:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 3927              		.loc 1 554 17 is_stmt 0 discriminator 2 view .LVU1396
 3928              	.LBE882:
 544:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3929              		.loc 1 544 45 is_stmt 1 discriminator 2 view .LVU1397
 3930 0642 0EF1010E 		add	lr, lr, #1
 3931              	.LVL308:
 3932              	.L28:
 544:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3933              		.loc 1 544 20 discriminator 1 view .LVU1398
 544:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3934              		.loc 1 544 13 is_stmt 0 discriminator 1 view .LVU1399
 3935 0646 8E45     		cmp	lr, r1
 3936 0648 F1DB     		blt	.L29
 544:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 3937              		.loc 1 544 13 discriminator 1 view .LVU1400
 3938 064a 1594     		str	r4, [sp, #84]
 3939              	.LVL309:
 558:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 3940              		.loc 1 558 13 is_stmt 1 view .LVU1401
 558:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 3941              		.loc 1 558 61 is_stmt 0 view .LVU1402
 3942 064c 139B     		ldr	r3, [sp, #76]
 3943              	.LVL310:
 558:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 3944              		.loc 1 558 61 view .LVU1403
 3945 064e 9846     		mov	r8, r3
 558:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 3946              		.loc 1 558 21 view .LVU1404
 3947 0650 249A     		ldr	r2, [sp, #144]
 3948 0652 52F82360 		ldr	r6, [r2, r3, lsl #2]
 3949 0656 259A     		ldr	r2, [sp, #148]
 3950 0658 52F82350 		ldr	r5, [r2, r3, lsl #2]
 3951              	.LVL311:
 3952              	.LBB883:
ARM GAS  /tmp/cc6Z6mIk.s 			page 121


 3953              	.LBI883:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3954              		.loc 2 882 30 is_stmt 1 view .LVU1405
 3955              	.LBB884:
 3956              		.loc 2 893 5 view .LVU1406
 3957              		.loc 2 893 87 is_stmt 0 view .LVU1407
 3958 065c 25EAE572 		bic	r2, r5, r5, asr #31
 3959              		.loc 2 893 12 view .LVU1408
 3960 0660 0446     		mov	r4, r0
 3961              	.LVL312:
 3962              		.loc 2 893 12 view .LVU1409
 3963 0662 9440     		lsls	r4, r4, r2
 3964              	.LVL313:
 3965              	.LBB885:
 3966              	.LBI885:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3967              		.loc 2 823 30 is_stmt 1 view .LVU1410
 3968              	.LBB886:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 3969              		.loc 2 825 5 view .LVU1411
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3970              		.loc 2 826 5 view .LVU1412
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 3971              		.loc 2 829 5 view .LVU1413
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3972              		.loc 2 830 5 view .LVU1414
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3973              		.loc 2 833 5 view .LVU1415
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3974              		.loc 2 833 26 is_stmt 0 view .LVU1416
 3975 0664 4FF08047 		mov	r7, #1073741824
 3976 0668 4FF0000C 		mov	ip, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3977              		.loc 2 833 39 view .LVU1417
 3978 066c E317     		asrs	r3, r4, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3979              		.loc 2 833 51 view .LVU1418
 3980 066e F117     		asrs	r1, r6, #31
 3981 0670 06FB03F3 		mul	r3, r6, r3
 3982 0674 04FB0131 		mla	r1, r4, r1, r3
 3983 0678 A6FB0434 		umull	r3, r4, r6, r4
 3984 067c 0C44     		add	r4, r4, r1
 3985              	.LVL314:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3986              		.loc 2 833 37 view .LVU1419
 3987 067e FA18     		adds	r2, r7, r3
 3988              	.LVL315:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3989              		.loc 2 833 37 view .LVU1420
 3990 0680 4CEB0403 		adc	r3, ip, r4
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3991              		.loc 2 837 5 is_stmt 1 view .LVU1421
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3992              		.loc 2 837 39 is_stmt 0 view .LVU1422
 3993 0684 D20F     		lsrs	r2, r2, #31
 3994 0686 42EA4302 		orr	r2, r2, r3, lsl #1
 3995              	.LVL316:
ARM GAS  /tmp/cc6Z6mIk.s 			page 122


 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3996              		.loc 2 839 5 is_stmt 1 view .LVU1423
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3997              		.loc 2 839 5 is_stmt 0 view .LVU1424
 3998              	.LBE886:
 3999              	.LBE885:
 4000              		.loc 2 893 12 view .LVU1425
 4001 068a 6545     		cmp	r5, ip
 4002 068c 52DD     		ble	.L68
 4003 068e 0899     		ldr	r1, [sp, #32]
 4004              	.L30:
 4005              	.LVL317:
 4006              	.LBB887:
 4007              	.LBI887:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4008              		.loc 2 850 30 is_stmt 1 view .LVU1426
 4009              	.LBB888:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 4010              		.loc 2 852 5 view .LVU1427
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4011              		.loc 2 853 5 view .LVU1428
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4012              		.loc 2 853 39 is_stmt 0 view .LVU1429
 4013 0690 0123     		movs	r3, #1
 4014 0692 8B40     		lsls	r3, r3, r1
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4015              		.loc 2 853 19 view .LVU1430
 4016 0694 013B     		subs	r3, r3, #1
 4017              	.LVL318:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4018              		.loc 2 854 5 is_stmt 1 view .LVU1431
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4019              		.loc 2 854 13 is_stmt 0 view .LVU1432
 4020 0696 02EA0300 		and	r0, r2, r3
 4021              	.LVL319:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4022              		.loc 2 857 5 is_stmt 1 view .LVU1433
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4023              		.loc 2 860 5 view .LVU1434
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4024              		.loc 2 860 13 is_stmt 0 view .LVU1435
 4025 069a 5B10     		asrs	r3, r3, #1
 4026              	.LVL320:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4027              		.loc 2 861 5 is_stmt 1 view .LVU1436
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4028              		.loc 2 861 8 is_stmt 0 view .LVU1437
 4029 069c 52FA01FE 		asrs	lr, r2, r1
 4030              	.LVL321:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4031              		.loc 2 861 8 view .LVU1438
 4032 06a0 4AD4     		bmi	.L69
 4033              	.L31:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4034              		.loc 2 865 5 is_stmt 1 view .LVU1439
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4035              		.loc 2 865 8 is_stmt 0 view .LVU1440
ARM GAS  /tmp/cc6Z6mIk.s 			page 123


 4036 06a2 9842     		cmp	r0, r3
 4037 06a4 01DD     		ble	.L32
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4038              		.loc 2 867 9 is_stmt 1 view .LVU1441
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4039              		.loc 2 867 15 is_stmt 0 view .LVU1442
 4040 06a6 0EF1010E 		add	lr, lr, #1
 4041              	.LVL322:
 4042              	.L32:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4043              		.loc 2 870 5 is_stmt 1 view .LVU1443
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4044              		.loc 2 870 5 is_stmt 0 view .LVU1444
 4045              	.LBE888:
 4046              	.LBE887:
 4047              	.LBE884:
 4048              	.LBE883:
 559:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4049              		.loc 1 559 13 is_stmt 1 view .LVU1445
 559:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4050              		.loc 1 559 61 is_stmt 0 view .LVU1446
 4051 06aa 08F10103 		add	r3, r8, #1
 559:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4052              		.loc 1 559 21 view .LVU1447
 4053 06ae 249A     		ldr	r2, [sp, #144]
 4054 06b0 52F82350 		ldr	r5, [r2, r3, lsl #2]
 4055 06b4 259A     		ldr	r2, [sp, #148]
 4056 06b6 52F82360 		ldr	r6, [r2, r3, lsl #2]
 4057              	.LVL323:
 4058              	.LBB892:
 4059              	.LBI892:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4060              		.loc 2 882 30 is_stmt 1 view .LVU1448
 4061              	.LBB893:
 4062              		.loc 2 893 5 view .LVU1449
 4063              		.loc 2 893 87 is_stmt 0 view .LVU1450
 4064 06ba 26EAE672 		bic	r2, r6, r6, asr #31
 4065              		.loc 2 893 12 view .LVU1451
 4066 06be 159C     		ldr	r4, [sp, #84]
 4067 06c0 9440     		lsls	r4, r4, r2
 4068              	.LVL324:
 4069              	.LBB894:
 4070              	.LBI894:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4071              		.loc 2 823 30 is_stmt 1 view .LVU1452
 4072              	.LBB895:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 4073              		.loc 2 825 5 view .LVU1453
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4074              		.loc 2 826 5 view .LVU1454
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 4075              		.loc 2 829 5 view .LVU1455
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4076              		.loc 2 830 5 view .LVU1456
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4077              		.loc 2 833 5 view .LVU1457
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 124


 4078              		.loc 2 833 26 is_stmt 0 view .LVU1458
 4079 06c2 4FF08047 		mov	r7, #1073741824
 4080 06c6 4FF0000C 		mov	ip, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4081              		.loc 2 833 39 view .LVU1459
 4082 06ca E317     		asrs	r3, r4, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4083              		.loc 2 833 51 view .LVU1460
 4084 06cc E917     		asrs	r1, r5, #31
 4085 06ce 05FB03F3 		mul	r3, r5, r3
 4086 06d2 04FB0131 		mla	r1, r4, r1, r3
 4087 06d6 A5FB0445 		umull	r4, r5, r5, r4
 4088              	.LVL325:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4089              		.loc 2 833 51 view .LVU1461
 4090 06da 0D44     		add	r5, r5, r1
 4091              	.LVL326:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4092              		.loc 2 833 37 view .LVU1462
 4093 06dc 3A19     		adds	r2, r7, r4
 4094              	.LVL327:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4095              		.loc 2 833 37 view .LVU1463
 4096 06de 4CEB0503 		adc	r3, ip, r5
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4097              		.loc 2 837 5 is_stmt 1 view .LVU1464
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4098              		.loc 2 837 39 is_stmt 0 view .LVU1465
 4099 06e2 D20F     		lsrs	r2, r2, #31
 4100 06e4 42EA4303 		orr	r3, r2, r3, lsl #1
 4101              	.LVL328:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4102              		.loc 2 839 5 is_stmt 1 view .LVU1466
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4103              		.loc 2 839 5 is_stmt 0 view .LVU1467
 4104              	.LBE895:
 4105              	.LBE894:
 4106              		.loc 2 893 12 view .LVU1468
 4107 06e8 6645     		cmp	r6, ip
 4108 06ea 27DD     		ble	.L70
 4109              	.LVL329:
 4110              	.L33:
 4111              	.LBB896:
 4112              	.LBI896:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4113              		.loc 2 850 30 is_stmt 1 view .LVU1469
 4114              	.LBB897:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 4115              		.loc 2 852 5 view .LVU1470
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4116              		.loc 2 853 5 view .LVU1471
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4117              		.loc 2 853 39 is_stmt 0 view .LVU1472
 4118 06ec 0122     		movs	r2, #1
 4119 06ee 0898     		ldr	r0, [sp, #32]
 4120 06f0 8240     		lsls	r2, r2, r0
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/cc6Z6mIk.s 			page 125


 4121              		.loc 2 853 19 view .LVU1473
 4122 06f2 013A     		subs	r2, r2, #1
 4123              	.LVL330:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4124              		.loc 2 854 5 is_stmt 1 view .LVU1474
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4125              		.loc 2 854 13 is_stmt 0 view .LVU1475
 4126 06f4 03EA0201 		and	r1, r3, r2
 4127              	.LVL331:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4128              		.loc 2 857 5 is_stmt 1 view .LVU1476
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4129              		.loc 2 860 5 view .LVU1477
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4130              		.loc 2 860 13 is_stmt 0 view .LVU1478
 4131 06f8 5210     		asrs	r2, r2, #1
 4132              	.LVL332:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4133              		.loc 2 861 5 is_stmt 1 view .LVU1479
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4134              		.loc 2 861 8 is_stmt 0 view .LVU1480
 4135 06fa 0341     		asrs	r3, r3, r0
 4136              	.LVL333:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4137              		.loc 2 861 8 view .LVU1481
 4138 06fc 21D4     		bmi	.L71
 4139              	.L34:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4140              		.loc 2 865 5 is_stmt 1 view .LVU1482
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4141              		.loc 2 865 8 is_stmt 0 view .LVU1483
 4142 06fe 9142     		cmp	r1, r2
 4143 0700 00DD     		ble	.L35
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4144              		.loc 2 867 9 is_stmt 1 view .LVU1484
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4145              		.loc 2 867 15 is_stmt 0 view .LVU1485
 4146 0702 0133     		adds	r3, r3, #1
 4147              	.LVL334:
 4148              	.L35:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4149              		.loc 2 870 5 is_stmt 1 view .LVU1486
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4150              		.loc 2 870 5 is_stmt 0 view .LVU1487
 4151              	.LBE897:
 4152              	.LBE896:
 4153              	.LBE893:
 4154              	.LBE892:
 562:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 += dst_offset;
 4155              		.loc 1 562 13 is_stmt 1 view .LVU1488
 562:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 += dst_offset;
 4156              		.loc 1 562 19 is_stmt 0 view .LVU1489
 4157 0704 2A9A     		ldr	r2, [sp, #168]
 4158 0706 7244     		add	r2, r2, lr
 4159              	.LVL335:
 563:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4160              		.loc 1 563 13 is_stmt 1 view .LVU1490
ARM GAS  /tmp/cc6Z6mIk.s 			page 126


 563:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4161              		.loc 1 563 19 is_stmt 0 view .LVU1491
 4162 0708 2A99     		ldr	r1, [sp, #168]
 4163 070a 0B44     		add	r3, r3, r1
 4164              	.LVL336:
 566:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 4165              		.loc 1 566 13 is_stmt 1 view .LVU1492
 566:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 4166              		.loc 1 566 19 is_stmt 0 view .LVU1493
 4167 070c 2B99     		ldr	r1, [sp, #172]
 4168 070e 8A42     		cmp	r2, r1
 4169 0710 B8BF     		it	lt
 4170 0712 0A46     		movlt	r2, r1
 4171              	.LVL337:
 567:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MAX(res01, activation_min);
 4172              		.loc 1 567 13 is_stmt 1 view .LVU1494
 567:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MAX(res01, activation_min);
 4173              		.loc 1 567 19 is_stmt 0 view .LVU1495
 4174 0714 2C99     		ldr	r1, [sp, #176]
 4175 0716 8A42     		cmp	r2, r1
 4176 0718 A8BF     		it	ge
 4177 071a 0A46     		movge	r2, r1
 4178              	.LVL338:
 568:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MIN(res01, activation_max);
 4179              		.loc 1 568 13 is_stmt 1 view .LVU1496
 568:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MIN(res01, activation_max);
 4180              		.loc 1 568 19 is_stmt 0 view .LVU1497
 4181 071c 2B99     		ldr	r1, [sp, #172]
 4182 071e 8B42     		cmp	r3, r1
 4183 0720 B8BF     		it	lt
 4184 0722 0B46     		movlt	r3, r1
 4185              	.LVL339:
 569:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4186              		.loc 1 569 13 is_stmt 1 view .LVU1498
 569:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4187              		.loc 1 569 19 is_stmt 0 view .LVU1499
 4188 0724 2C99     		ldr	r1, [sp, #176]
 4189 0726 8B42     		cmp	r3, r1
 4190 0728 A8BF     		it	ge
 4191 072a 0B46     		movge	r3, r1
 4192              	.LVL340:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res01;
 4193              		.loc 1 571 13 is_stmt 1 view .LVU1500
 571:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res01;
 4194              		.loc 1 571 24 is_stmt 0 view .LVU1501
 4195 072c 0B99     		ldr	r1, [sp, #44]
 4196 072e 0A70     		strb	r2, [r1]
 572:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 4197              		.loc 1 572 13 is_stmt 1 view .LVU1502
 572:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 4198              		.loc 1 572 24 is_stmt 0 view .LVU1503
 4199 0730 4B70     		strb	r3, [r1, #1]
 572:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 4200              		.loc 1 572 24 view .LVU1504
 4201 0732 C8E6     		b	.L24
 4202              	.LVL341:
 4203              	.L68:
ARM GAS  /tmp/cc6Z6mIk.s 			page 127


 4204              	.LBB901:
 4205              	.LBB891:
 4206              		.loc 2 893 12 view .LVU1505
 4207 0734 6942     		rsbs	r1, r5, #0
 4208 0736 ABE7     		b	.L30
 4209              	.LVL342:
 4210              	.L69:
 4211              	.LBB890:
 4212              	.LBB889:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4213              		.loc 2 863 9 is_stmt 1 view .LVU1506
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4214              		.loc 2 863 18 is_stmt 0 view .LVU1507
 4215 0738 0133     		adds	r3, r3, #1
 4216              	.LVL343:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4217              		.loc 2 863 18 view .LVU1508
 4218 073a B2E7     		b	.L31
 4219              	.LVL344:
 4220              	.L70:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4221              		.loc 2 863 18 view .LVU1509
 4222              	.LBE889:
 4223              	.LBE890:
 4224              	.LBE891:
 4225              	.LBE901:
 4226              	.LBB902:
 4227              	.LBB900:
 4228              		.loc 2 893 12 view .LVU1510
 4229 073c 7242     		rsbs	r2, r6, #0
 4230 073e 0892     		str	r2, [sp, #32]
 4231              	.LVL345:
 4232              		.loc 2 893 12 view .LVU1511
 4233 0740 D4E7     		b	.L33
 4234              	.LVL346:
 4235              	.L71:
 4236              	.LBB899:
 4237              	.LBB898:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4238              		.loc 2 863 9 is_stmt 1 view .LVU1512
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4239              		.loc 2 863 18 is_stmt 0 view .LVU1513
 4240 0742 0132     		adds	r2, r2, #1
 4241              	.LVL347:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4242              		.loc 2 863 18 view .LVU1514
 4243 0744 DBE7     		b	.L34
 4244              	.LVL348:
 4245              	.L67:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4246              		.loc 2 863 18 view .LVU1515
 4247              	.LBE898:
 4248              	.LBE899:
 4249              	.LBE900:
 4250              	.LBE902:
 4251              	.LBE911:
 4252              	.LBE933:
ARM GAS  /tmp/cc6Z6mIk.s 			page 128


 4253              	.LBE954:
 577:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 578:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 579:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     if (rhs_rows % 2)
 4254              		.loc 1 579 5 is_stmt 1 view .LVU1516
 4255              		.loc 1 579 9 is_stmt 0 view .LVU1517
 4256 0746 DDF89C80 		ldr	r8, [sp, #156]
 4257              		.loc 1 579 8 view .LVU1518
 4258 074a 18F0010F 		tst	r8, #1
 4259 074e 6CD1     		bne	.L54
 580:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 581:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         const int8_t *lhs_ptr = &lhs[0];
 582:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int8_t *dst_ptr = &dst[0];
 583:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 585:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 586:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 587:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = 0;
 588:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 589:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 590:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = bias[rhs_rows - 1];
 591:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 592:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 593:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 594:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 595:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t rhs_value = rhs_ptr[0];
 596:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 597:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 598:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 += lhs_value * rhs_value;
 599:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 600:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++rhs_ptr;
 601:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 602:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 603:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr -= rhs_cols;
 604:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr += rhs_cols_offset;
 605:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 606:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Quantize down
 607:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1
 608:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 609:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Add offset
 610:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 += dst_offset;
 611:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 612:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Clamp the result
 613:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MAX(res00, activation_min);
 614:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 615:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 616:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res00;
 617:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 618:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 619:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** #else
 621:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     (void)rhs_cols_offset;
 622:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 623:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 624:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         const int8_t *lhs_ptr = &lhs[0];
 625:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int8_t *dst_ptr = &dst[0];
 626:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 129


 627:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_offset_contribution0 = 0;
 628:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_offset_contribution1 = 0;
 629:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 630:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int32_t x = 0; x < rhs_cols; ++x)
 631:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 632:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution0 += rhs[x];
 633:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution1 += rhs[x + rhs_cols];
 634:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 635:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 636:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         lhs_offset_contribution0 *= lhs_offset;
 637:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         lhs_offset_contribution1 *= lhs_offset;
 638:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         if (bias)
 639:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 640:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution0 += bias[rhs_rows_idx];
 641:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 642:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 643:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 644:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int32_t lhs_rows_idx = lhs_rows >> 1;
 645:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 646:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         while (lhs_rows_idx)
 647:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 648:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 649:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 650:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = lhs_offset_contribution0;
 651:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res01 = lhs_offset_contribution1;
 652:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res10 = lhs_offset_contribution0;
 653:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res11 = lhs_offset_contribution1;
 654:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 655:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (int32_t rhs_cols_idx = rhs_cols; rhs_cols_idx != 0; rhs_cols_idx--)
 656:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 657:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value0 = rhs_ptr[0];
 658:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value1 = rhs_ptr[rhs_cols];
 659:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t lhs_value = lhs_ptr[0];
 660:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 661:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 += lhs_value * rhs_value0;
 662:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 += lhs_value * rhs_value1;
 663:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 664:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 lhs_value = lhs_ptr[rhs_cols_offset];
 665:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res10 += lhs_value * rhs_value0;
 666:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res11 += lhs_value * rhs_value1;
 667:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++rhs_ptr;
 669:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 670:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 671:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 672:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Quantize down
 673:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx
 674:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 675:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 = arm_nn_requantize(res10, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx
 676:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 = arm_nn_requantize(res11, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 677:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 678:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Add offset
 679:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 += dst_offset;
 680:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 += dst_offset;
 681:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 += dst_offset;
 682:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 += dst_offset;
 683:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 130


 684:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Clamp the result
 685:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MAX(res00, activation_min);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 687:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MAX(res01, activation_min);
 688:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MIN(res01, activation_max);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 = MAX(res10, activation_min);
 690:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res10 = MIN(res10, activation_max);
 691:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 = MAX(res11, activation_min);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res11 = MIN(res11, activation_max);
 693:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res00;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res01;
 696:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 697:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res10;
 698:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res11;
 699:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 700:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 701:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr -= rhs_cols;
 702:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr += 2 * rhs_cols_offset;
 703:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 704:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_rows_idx--;
 705:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 706:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 707:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         // Left-over rows
 708:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         if (lhs_rows % 2)
 709:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 710:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 711:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 712:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = lhs_offset_contribution0;
 713:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res01 = lhs_offset_contribution1;
 714:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 715:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (int32_t rhs_cols_idx = rhs_cols; rhs_cols_idx != 0; rhs_cols_idx--)
 716:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 717:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value0 = rhs_ptr[0];
 718:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t rhs_value1 = rhs_ptr[rhs_cols];
 719:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int8_t lhs_value = lhs_ptr[0];
 720:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 721:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 += lhs_value * rhs_value0;
 722:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res01 += lhs_value * rhs_value1;
 723:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 724:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++rhs_ptr;
 725:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 726:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 727:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 728:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Quantize down
 729:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx], dst_shifts[rhs_rows_idx
 730:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows
 731:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 732:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Add offset
 733:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 += dst_offset;
 734:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 += dst_offset;
 735:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 736:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Clamp the result
 737:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MAX(res00, activation_min);
 738:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 739:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MAX(res01, activation_min);
 740:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res01 = MIN(res01, activation_max);
ARM GAS  /tmp/cc6Z6mIk.s 			page 131


 741:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 742:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res00;
 743:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[1] = (int8_t)res01;
 744:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 745:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 746:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         rhs += 2 * rhs_cols;
 747:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         dst += 2;
 748:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 749:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 750:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     if (rhs_rows % 2)
 751:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     {
 752:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         const int8_t *lhs_ptr = &lhs[0];
 753:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         int8_t *dst_ptr = &dst[0];
 754:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 755:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 756:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 757:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 758:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = 0;
 759:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 760:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 761:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 = bias[rhs_rows - 1];
 762:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 763:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 764:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             for (int32_t rhs_cols_idx = rhs_cols; rhs_cols_idx != 0; rhs_cols_idx--)
 765:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 766:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t rhs_value = rhs_ptr[0];
 767:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 768:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 769:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 res00 += lhs_value * rhs_value;
 770:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++rhs_ptr;
 772:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 773:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 774:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr -= rhs_cols;
 775:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr += rhs_cols_offset;
 776:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Quantize down
 778:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1
 779:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 780:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Add offset
 781:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 += dst_offset;
 782:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 783:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             // Clamp the result
 784:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MAX(res00, activation_min);
 785:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 786:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 787:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr[0] = (int8_t)res00;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 789:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 790:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 791:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** #endif
 792:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     return ARM_CMSIS_NN_SUCCESS;
 4260              		.loc 1 792 12 view .LVU1519
 4261 0750 0020     		movs	r0, #0
 4262              	.LVL349:
 4263              	.L2:
 793:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** }
ARM GAS  /tmp/cc6Z6mIk.s 			page 132


 4264              		.loc 1 793 1 view .LVU1520
 4265 0752 1BB0     		add	sp, sp, #108
 4266              	.LCFI2:
 4267              		.cfi_remember_state
 4268              		.cfi_def_cfa_offset 36
 4269              		@ sp needed
 4270 0754 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4271              	.LVL350:
 4272              	.L40:
 4273              	.LCFI3:
 4274              		.cfi_restore_state
 4275              	.LBB955:
 4276              	.LBB956:
 4277              	.LBB957:
 4278              	.LBB958:
 4279              	.LBB959:
 595:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 4280              		.loc 1 595 17 is_stmt 1 discriminator 3 view .LVU1521
 595:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 int32_t lhs_value = lhs_ptr[0] + lhs_offset;
 4281              		.loc 1 595 44 is_stmt 0 discriminator 3 view .LVU1522
 4282 0758 16F9017B 		ldrsb	r7, [r6], #1
 4283              	.LVL351:
 596:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4284              		.loc 1 596 17 is_stmt 1 discriminator 3 view .LVU1523
 596:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4285              		.loc 1 596 44 is_stmt 0 discriminator 3 view .LVU1524
 4286 075c 12F9013B 		ldrsb	r3, [r2], #1
 4287              	.LVL352:
 596:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4288              		.loc 1 596 25 discriminator 3 view .LVU1525
 4289 0760 0344     		add	r3, r3, r0
 4290              	.LVL353:
 598:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4291              		.loc 1 598 17 is_stmt 1 discriminator 3 view .LVU1526
 598:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4292              		.loc 1 598 23 is_stmt 0 discriminator 3 view .LVU1527
 4293 0762 03FB0744 		mla	r4, r3, r7, r4
 4294              	.LVL354:
 600:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****                 ++lhs_ptr;
 4295              		.loc 1 600 17 is_stmt 1 discriminator 3 view .LVU1528
 601:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 4296              		.loc 1 601 17 discriminator 3 view .LVU1529
 601:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 4297              		.loc 1 601 17 is_stmt 0 discriminator 3 view .LVU1530
 4298              	.LBE959:
 593:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 4299              		.loc 1 593 69 is_stmt 1 discriminator 3 view .LVU1531
 4300 0766 0135     		adds	r5, r5, #1
 4301              	.LVL355:
 4302              	.L39:
 593:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 4303              		.loc 1 593 44 discriminator 1 view .LVU1532
 593:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 4304              		.loc 1 593 13 is_stmt 0 discriminator 1 view .LVU1533
 4305 0768 8D42     		cmp	r5, r1
 4306 076a F5DB     		blt	.L40
 593:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
ARM GAS  /tmp/cc6Z6mIk.s 			page 133


 4307              		.loc 1 593 13 discriminator 1 view .LVU1534
 4308              	.LBE958:
 603:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             lhs_ptr += rhs_cols_offset;
 4309              		.loc 1 603 13 is_stmt 1 discriminator 2 view .LVU1535
 4310              	.LVL356:
 604:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4311              		.loc 1 604 13 discriminator 2 view .LVU1536
 604:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4312              		.loc 1 604 21 is_stmt 0 discriminator 2 view .LVU1537
 4313 076c 2D9B     		ldr	r3, [sp, #180]
 4314 076e 5B1A     		subs	r3, r3, r1
 4315 0770 1A44     		add	r2, r2, r3
 4316              	.LVL357:
 607:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4317              		.loc 1 607 13 is_stmt 1 discriminator 2 view .LVU1538
 607:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4318              		.loc 1 607 61 is_stmt 0 discriminator 2 view .LVU1539
 4319 0772 08F18043 		add	r3, r8, #1073741824
 4320 0776 013B     		subs	r3, r3, #1
 607:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4321              		.loc 1 607 21 discriminator 2 view .LVU1540
 4322 0778 249D     		ldr	r5, [sp, #144]
 4323              	.LVL358:
 607:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4324              		.loc 1 607 21 discriminator 2 view .LVU1541
 4325 077a 55F82350 		ldr	r5, [r5, r3, lsl #2]
 4326 077e 259E     		ldr	r6, [sp, #148]
 4327              	.LVL359:
 607:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4328              		.loc 1 607 21 discriminator 2 view .LVU1542
 4329 0780 56F823C0 		ldr	ip, [r6, r3, lsl #2]
 4330              	.LVL360:
 4331              	.LBB960:
 4332              	.LBI960:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4333              		.loc 2 882 30 is_stmt 1 discriminator 2 view .LVU1543
 4334              	.LBB961:
 4335              		.loc 2 893 5 discriminator 2 view .LVU1544
 4336              		.loc 2 893 87 is_stmt 0 discriminator 2 view .LVU1545
 4337 0784 2CEAEC73 		bic	r3, ip, ip, asr #31
 4338              		.loc 2 893 12 discriminator 2 view .LVU1546
 4339 0788 9C40     		lsls	r4, r4, r3
 4340              	.LVL361:
 4341              	.LBB962:
 4342              	.LBI962:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4343              		.loc 2 823 30 is_stmt 1 discriminator 2 view .LVU1547
 4344              	.LBB963:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 4345              		.loc 2 825 5 discriminator 2 view .LVU1548
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4346              		.loc 2 826 5 discriminator 2 view .LVU1549
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 4347              		.loc 2 829 5 discriminator 2 view .LVU1550
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4348              		.loc 2 830 5 discriminator 2 view .LVU1551
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 134


 4349              		.loc 2 833 5 discriminator 2 view .LVU1552
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4350              		.loc 2 833 26 is_stmt 0 discriminator 2 view .LVU1553
 4351 078a 4FF08043 		mov	r3, #1073741824
 4352 078e 4FF00009 		mov	r9, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4353              		.loc 2 833 39 discriminator 2 view .LVU1554
 4354 0792 2646     		mov	r6, r4
 4355 0794 E717     		asrs	r7, r4, #31
 4356 0796 CDE90267 		strd	r6, [sp, #8]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4357              		.loc 2 833 51 discriminator 2 view .LVU1555
 4358 079a 2E46     		mov	r6, r5
 4359 079c EF17     		asrs	r7, r5, #31
 4360 079e CDE90067 		strd	r6, [sp]
 4361 07a2 039E     		ldr	r6, [sp, #12]
 4362 07a4 05FB06F6 		mul	r6, r5, r6
 4363 07a8 019F     		ldr	r7, [sp, #4]
 4364 07aa 04FB0766 		mla	r6, r4, r7, r6
 4365 07ae A5FB0445 		umull	r4, r5, r5, r4
 4366              	.LVL362:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4367              		.loc 2 833 51 discriminator 2 view .LVU1556
 4368 07b2 3544     		add	r5, r5, r6
 4369              	.LVL363:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4370              		.loc 2 833 37 discriminator 2 view .LVU1557
 4371 07b4 1B19     		adds	r3, r3, r4
 4372 07b6 49EB0509 		adc	r9, r9, r5
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4373              		.loc 2 837 5 is_stmt 1 discriminator 2 view .LVU1558
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4374              		.loc 2 837 39 is_stmt 0 discriminator 2 view .LVU1559
 4375 07ba DB0F     		lsrs	r3, r3, #31
 4376 07bc 43EA4903 		orr	r3, r3, r9, lsl #1
 4377              	.LVL364:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4378              		.loc 2 839 5 is_stmt 1 discriminator 2 view .LVU1560
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4379              		.loc 2 839 5 is_stmt 0 discriminator 2 view .LVU1561
 4380              	.LBE963:
 4381              	.LBE962:
 4382              		.loc 2 893 12 discriminator 2 view .LVU1562
 4383 07c0 BCF1000F 		cmp	ip, #0
 4384 07c4 2CDD     		ble	.L72
 4385              		.loc 2 893 12 view .LVU1563
 4386 07c6 4FF0000C 		mov	ip, #0
 4387              	.LVL365:
 4388              	.L41:
 4389              	.LBB964:
 4390              	.LBI964:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4391              		.loc 2 850 30 is_stmt 1 view .LVU1564
 4392              	.LBB965:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 4393              		.loc 2 852 5 view .LVU1565
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/cc6Z6mIk.s 			page 135


 4394              		.loc 2 853 5 view .LVU1566
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4395              		.loc 2 853 39 is_stmt 0 view .LVU1567
 4396 07ca 0124     		movs	r4, #1
 4397 07cc 04FA0CF4 		lsl	r4, r4, ip
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4398              		.loc 2 853 19 view .LVU1568
 4399 07d0 013C     		subs	r4, r4, #1
 4400              	.LVL366:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4401              		.loc 2 854 5 is_stmt 1 view .LVU1569
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4402              		.loc 2 854 13 is_stmt 0 view .LVU1570
 4403 07d2 03EA0405 		and	r5, r3, r4
 4404              	.LVL367:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4405              		.loc 2 857 5 is_stmt 1 view .LVU1571
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4406              		.loc 2 860 5 view .LVU1572
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4407              		.loc 2 860 13 is_stmt 0 view .LVU1573
 4408 07d6 6410     		asrs	r4, r4, #1
 4409              	.LVL368:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4410              		.loc 2 861 5 is_stmt 1 view .LVU1574
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4411              		.loc 2 861 8 is_stmt 0 view .LVU1575
 4412 07d8 53FA0CFC 		asrs	ip, r3, ip
 4413              	.LVL369:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4414              		.loc 2 861 8 view .LVU1576
 4415 07dc 23D4     		bmi	.L73
 4416              	.L42:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4417              		.loc 2 865 5 is_stmt 1 view .LVU1577
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4418              		.loc 2 865 8 is_stmt 0 view .LVU1578
 4419 07de A542     		cmp	r5, r4
 4420 07e0 01DD     		ble	.L43
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4421              		.loc 2 867 9 is_stmt 1 view .LVU1579
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4422              		.loc 2 867 15 is_stmt 0 view .LVU1580
 4423 07e2 0CF1010C 		add	ip, ip, #1
 4424              	.LVL370:
 4425              	.L43:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4426              		.loc 2 870 5 is_stmt 1 view .LVU1581
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4427              		.loc 2 870 5 is_stmt 0 view .LVU1582
 4428              	.LBE965:
 4429              	.LBE964:
 4430              	.LBE961:
 4431              	.LBE960:
 610:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4432              		.loc 1 610 13 is_stmt 1 view .LVU1583
 610:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
ARM GAS  /tmp/cc6Z6mIk.s 			page 136


 4433              		.loc 1 610 19 is_stmt 0 view .LVU1584
 4434 07e6 2A9B     		ldr	r3, [sp, #168]
 4435 07e8 6344     		add	r3, r3, ip
 4436              	.LVL371:
 613:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 4437              		.loc 1 613 13 is_stmt 1 view .LVU1585
 613:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             res00 = MIN(res00, activation_max);
 4438              		.loc 1 613 19 is_stmt 0 view .LVU1586
 4439 07ea 2B9C     		ldr	r4, [sp, #172]
 4440 07ec A342     		cmp	r3, r4
 4441 07ee B8BF     		it	lt
 4442 07f0 2346     		movlt	r3, r4
 4443              	.LVL372:
 614:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4444              		.loc 1 614 13 is_stmt 1 view .LVU1587
 614:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** 
 4445              		.loc 1 614 19 is_stmt 0 view .LVU1588
 4446 07f2 2C9C     		ldr	r4, [sp, #176]
 4447 07f4 A342     		cmp	r3, r4
 4448 07f6 A8BF     		it	ge
 4449 07f8 2346     		movge	r3, r4
 4450              	.LVL373:
 616:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 4451              		.loc 1 616 13 is_stmt 1 view .LVU1589
 616:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             dst_ptr += rhs_rows;
 4452              		.loc 1 616 24 is_stmt 0 view .LVU1590
 4453 07fa 8AF80030 		strb	r3, [r10]
 617:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 4454              		.loc 1 617 13 is_stmt 1 view .LVU1591
 617:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 4455              		.loc 1 617 21 is_stmt 0 view .LVU1592
 4456 07fe C244     		add	r10, r10, r8
 4457              	.LVL374:
 617:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         }
 4458              		.loc 1 617 21 view .LVU1593
 4459              	.LBE957:
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 4460              		.loc 1 584 65 is_stmt 1 view .LVU1594
 4461 0800 0EF1010E 		add	lr, lr, #1
 4462              	.LVL375:
 4463              	.L37:
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 4464              		.loc 1 584 40 discriminator 1 view .LVU1595
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 4465              		.loc 1 584 9 is_stmt 0 discriminator 1 view .LVU1596
 4466 0804 DE45     		cmp	lr, fp
 4467 0806 1ADA     		bge	.L74
 4468              	.LBB970:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             int32_t res00 = 0;
 4469              		.loc 1 586 13 is_stmt 1 view .LVU1597
 4470              	.LVL376:
 587:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 4471              		.loc 1 587 13 view .LVU1598
 588:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 4472              		.loc 1 588 13 view .LVU1599
 588:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             {
 4473              		.loc 1 588 16 is_stmt 0 view .LVU1600
ARM GAS  /tmp/cc6Z6mIk.s 			page 137


 4474 0808 189C     		ldr	r4, [sp, #96]
 4475 080a 3CB1     		cbz	r4, .L55
 590:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 4476              		.loc 1 590 17 is_stmt 1 view .LVU1601
 590:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 4477              		.loc 1 590 29 is_stmt 0 view .LVU1602
 4478 080c 08F18043 		add	r3, r8, #1073741824
 4479 0810 013B     		subs	r3, r3, #1
 590:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             }
 4480              		.loc 1 590 23 view .LVU1603
 4481 0812 54F82340 		ldr	r4, [r4, r3, lsl #2]
 4482              	.LVL377:
 4483              	.L38:
 587:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 4484              		.loc 1 587 21 discriminator 1 view .LVU1604
 4485 0816 149E     		ldr	r6, [sp, #80]
 4486 0818 0025     		movs	r5, #0
 4487 081a A5E7     		b	.L39
 4488              	.LVL378:
 4489              	.L55:
 587:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****             if (bias)
 4490              		.loc 1 587 21 view .LVU1605
 4491 081c 0024     		movs	r4, #0
 4492 081e FAE7     		b	.L38
 4493              	.LVL379:
 4494              	.L72:
 4495              	.LBB969:
 4496              	.LBB968:
 4497              		.loc 2 893 12 view .LVU1606
 4498 0820 CCF1000C 		rsb	ip, ip, #0
 4499              	.LVL380:
 4500              		.loc 2 893 12 view .LVU1607
 4501 0824 D1E7     		b	.L41
 4502              	.LVL381:
 4503              	.L73:
 4504              	.LBB967:
 4505              	.LBB966:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4506              		.loc 2 863 9 is_stmt 1 view .LVU1608
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4507              		.loc 2 863 18 is_stmt 0 view .LVU1609
 4508 0826 0134     		adds	r4, r4, #1
 4509              	.LVL382:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4510              		.loc 2 863 18 view .LVU1610
 4511 0828 D9E7     		b	.L42
 4512              	.LVL383:
 4513              	.L54:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4514              		.loc 2 863 18 view .LVU1611
 4515              	.LBE966:
 4516              	.LBE967:
 4517              	.LBE968:
 4518              	.LBE969:
 4519              	.LBE970:
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 4520              		.loc 1 584 22 view .LVU1612
ARM GAS  /tmp/cc6Z6mIk.s 			page 138


 4521 082a 4FF0000E 		mov	lr, #0
 4522 082e 199A     		ldr	r2, [sp, #100]
 4523              	.LVL384:
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 4524              		.loc 1 584 22 view .LVU1613
 4525 0830 DDF85CA0 		ldr	r10, [sp, #92]
 4526 0834 DDF898B0 		ldr	fp, [sp, #152]
 4527 0838 2899     		ldr	r1, [sp, #160]
 4528 083a 2998     		ldr	r0, [sp, #164]
 4529 083c E2E7     		b	.L37
 4530              	.LVL385:
 4531              	.L74:
 584:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****         {
 4532              		.loc 1 584 22 view .LVU1614
 4533              	.LBE956:
 4534              	.LBE955:
 792:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** }
 4535              		.loc 1 792 12 view .LVU1615
 4536 083e 0020     		movs	r0, #0
 4537              	.LBB972:
 4538              	.LBB971:
 4539 0840 87E7     		b	.L2
 4540              	.LVL386:
 4541              	.L45:
 792:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c **** }
 4542              		.loc 1 792 12 view .LVU1616
 4543              	.LBE971:
 4544              	.LBE972:
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 4545              		.loc 1 65 16 view .LVU1617
 4546 0842 4FF0FF30 		mov	r0, #-1
 4547              	.LVL387:
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mult_nt_t_s8.c ****     }
 4548              		.loc 1 65 16 view .LVU1618
 4549 0846 84E7     		b	.L2
 4550              		.cfi_endproc
 4551              	.LFE47:
 4553              		.text
 4554              	.Letext0:
 4555              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 4556              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 4557              		.file 6 "/usr/include/newlib/sys/_types.h"
 4558              		.file 7 "/usr/include/newlib/sys/reent.h"
 4559              		.file 8 "/usr/include/newlib/sys/lock.h"
 4560              		.file 9 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nn_types.h"
ARM GAS  /tmp/cc6Z6mIk.s 			page 139


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_nn_mat_mult_nt_t_s8.c
     /tmp/cc6Z6mIk.s:18     .text.arm_nn_mat_mult_nt_t_s8:0000000000000000 $t
     /tmp/cc6Z6mIk.s:26     .text.arm_nn_mat_mult_nt_t_s8:0000000000000000 arm_nn_mat_mult_nt_t_s8

NO UNDEFINED SYMBOLS
