// Seed: 3138525971
module module_0;
  logic id_1, id_2;
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    output tri id_7,
    input tri0 id_8,
    output tri1 id_9,
    output uwire id_10,
    input wor id_11,
    input tri0 id_12,
    output uwire module_1,
    input wand id_14,
    output tri1 id_15,
    output tri1 id_16
);
  wire [1 : 1  -  1 'b0] id_18;
  wire id_19;
  module_0 modCall_1 ();
endmodule
