   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0_hal_lowlevel.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 ".././hal/stm32f0/stm32f0_hal_lowlevel.c"
  18              		.section	.text.HAL_GetTick,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	HAL_GetTick
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	HAL_GetTick:
  27              	.LFB37:
   1:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /* This file combines several STM32F4 HAL Functions into one file. This was done
   2:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    for space reasons, to avoid having several MB of HAL functions that most people
   3:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    will not use. In addition this HAL is slightly less demanding (no interrupts),
   4:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    but less robust as doesn't implement the timeouts.
   5:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    
   6:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    The original HAL files are COPYRIGHT STMicroelectronics, as shown below:
   7:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** */
   8:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
   9:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /*
  10:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  11:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
  12:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * Redistribution and use in source and binary forms, with or without modification,
  13:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * are permitted provided that the following conditions are met:
  14:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  15:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer.
  16:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  17:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer in the documentation
  18:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      and/or other materials provided with the distribution.
  19:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  20:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      may be used to endorse or promote products derived from this software
  21:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      without specific prior written permission.
  22:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
  23:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  25:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  27:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  28:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  29:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  30:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  31:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  32:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
  34:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   ******************************************************************************
  35:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** */ 
  36:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  37:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  38:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0_hal.h"
  39:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0_hal_lowlevel.h"
  40:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_rcc.h"
  41:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_gpio.h"
  42:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_dma.h"
  43:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_uart.h"
  44:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_flash.h"
  45:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  46:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define assert_param(expr) ((void)0U)
  47:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_GetTick(void)
  49:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  28              		.loc 1 49 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	static uint32_t tick;
  33              		.loc 1 50 2 view .LVU1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
  34              		.loc 1 51 2 view .LVU2
  35              		.loc 1 51 13 is_stmt 0 view .LVU3
  36 0000 024B     		ldr	r3, .L3
  52:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  37              		.loc 1 52 1 view .LVU4
  38              		@ sp needed
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
  39              		.loc 1 51 13 view .LVU5
  40 0002 1868     		ldr	r0, [r3]
  41 0004 421C     		adds	r2, r0, #1
  42 0006 1A60     		str	r2, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
  43              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU6
  44              		.loc 1 52 1 is_stmt 0 view .LVU7
  45 0008 7047     		bx	lr
  46              	.L4:
  47 000a C046     		.align	2
  48              	.L3:
  49 000c 00000000 		.word	.LANCHOR0
  50              		.cfi_endproc
  51              	.LFE37:
  53              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
  54              		.align	1
  55              		.p2align 2,,3
  56              		.global	HAL_RCC_GetSysClockFreq
  57              		.syntax unified
  58              		.code	16
  59              		.thumb_func
  61              	HAL_RCC_GetSysClockFreq:
  62              	.LFB38:
  53:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  54:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
  55:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                      USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or U
  56:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 									 
  57:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t SystemCoreClock = 8000000;
  58:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  59:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  60:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
  61:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  63              		.loc 1 61 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  62:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return 7372800U;
  68              		.loc 1 62 2 view .LVU9
  69              		.loc 1 62 9 is_stmt 0 discriminator 1 view .LVU10
  70 0000 E120     		movs	r0, #225
  63:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  71              		.loc 1 63 1 view .LVU11
  72              		@ sp needed
  73 0002 C003     		lsls	r0, r0, #15
  74 0004 7047     		bx	lr
  75              		.cfi_endproc
  76              	.LFE38:
  78              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
  79              		.align	1
  80              		.p2align 2,,3
  81              		.global	HAL_RCC_GetPCLK1Freq
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_RCC_GetPCLK1Freq:
  87              	.LFB53:
  88              		.cfi_startproc
  64:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  65:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
  89              		.loc 1 65 10 is_stmt 1 view -0
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  93 0000 E120     		movs	r0, #225
  94              		@ sp needed
  95 0002 C003     		lsls	r0, r0, #15
  96 0004 7047     		bx	lr
  97              		.cfi_endproc
  98              	.LFE53:
 100 0006 C046     		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 101              		.align	1
 102              		.p2align 2,,3
 103              		.global	HAL_RCC_GetPCLK2Freq
 104              		.syntax unified
 105              		.code	16
 106              		.thumb_func
 108              	HAL_RCC_GetPCLK2Freq:
 109              	.LFB55:
 110              		.cfi_startproc
  66:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  67:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return 7372800U;
  68:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  69:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  70:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
  71:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Returns the PCLK2 frequency
  72:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
  73:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
  74:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval PCLK2 frequency
  75:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
  76:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 111              		.loc 1 76 10 view -0
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0000 E120     		movs	r0, #225
 116              		@ sp needed
 117 0002 C003     		lsls	r0, r0, #15
 118 0004 7047     		bx	lr
 119              		.cfi_endproc
 120              	.LFE55:
 122 0006 C046     		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 123              		.align	1
 124              		.p2align 2,,3
 125              		.global	HAL_RCC_OscConfig
 126              		.syntax unified
 127              		.code	16
 128              		.thumb_func
 130              	HAL_RCC_OscConfig:
 131              	.LVL0:
 132              	.LFB41:
  77:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  78:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  79:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_C
  80:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return 7372800;
  81:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  82:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  83:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
  84:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
  85:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         RCC_OscInitTypeDef.
  86:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  87:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         contains the configuration information for the RCC Oscillators.
  88:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   The PLL is not disabled when used as system clock.
  89:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
  90:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to LSE Off
  91:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         first and then LSE On or LSE Bypass.
  92:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
  93:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to HSE Off
  94:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         first and then HSE On or HSE Bypass.
  95:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
  96:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
  97:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
  98:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 133              		.loc 1 98 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 8
 136              		@ frame_needed = 0, uses_anonymous_args = 0
  99:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 137              		.loc 1 99 4 view .LVU15
 100:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 101:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 102:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(RCC_OscInitStruct != NULL);
 138              		.loc 1 102 3 view .LVU16
 103:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 139              		.loc 1 103 3 view .LVU17
 104:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 105:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 106:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 140              		.loc 1 106 3 view .LVU18
  98:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 141              		.loc 1 98 1 is_stmt 0 view .LVU19
 142 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 143              	.LCFI0:
 144              		.cfi_def_cfa_offset 20
 145              		.cfi_offset 4, -20
 146              		.cfi_offset 5, -16
 147              		.cfi_offset 6, -12
 148              		.cfi_offset 7, -8
 149              		.cfi_offset 14, -4
 150 0002 CE46     		mov	lr, r9
 151 0004 4746     		mov	r7, r8
 152 0006 80B5     		push	{r7, lr}
 153              	.LCFI1:
 154              		.cfi_def_cfa_offset 28
 155              		.cfi_offset 8, -28
 156              		.cfi_offset 9, -24
 157              		.loc 1 106 25 view .LVU20
 158 0008 0568     		ldr	r5, [r0]
  98:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 159              		.loc 1 98 1 view .LVU21
 160 000a 83B0     		sub	sp, sp, #12
 161              	.LCFI2:
 162              		.cfi_def_cfa_offset 40
 163              		.loc 1 106 5 view .LVU22
 164 000c EB07     		lsls	r3, r5, #31
 165 000e 2FD5     		bpl	.L14
 107:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 108:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 109:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 166              		.loc 1 109 5 is_stmt 1 view .LVU23
 110:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 111:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 112:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 167              		.loc 1 112 5 view .LVU24
 168              		.loc 1 112 9 is_stmt 0 view .LVU25
 169 0010 0C22     		movs	r2, #12
 170 0012 B649     		ldr	r1, .L167
 171 0014 4B68     		ldr	r3, [r1, #4]
 172 0016 1340     		ands	r3, r2
 173              		.loc 1 112 7 view .LVU26
 174 0018 042B     		cmp	r3, #4
 175 001a 00D1     		bne	.LCB104
 176 001c 45E1     		b	.L12	@long jump
 177              	.LCB104:
 113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 178              		.loc 1 113 13 view .LVU27
 179 001e 4B68     		ldr	r3, [r1, #4]
 180 0020 1A40     		ands	r2, r3
 181              		.loc 1 113 8 view .LVU28
 182 0022 082A     		cmp	r2, #8
 183 0024 00D1     		bne	.LCB108
 184 0026 3CE1     		b	.L151	@long jump
 185              	.LCB108:
 186              	.L13:
 114:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 116:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 118:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 119:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 120:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 121:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 122:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Set the new HSE configuration ---------------------------------------*/
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 187              		.loc 1 123 7 is_stmt 1 view .LVU29
 188              		.loc 1 123 7 view .LVU30
 189              	.LBB94:
 190              	.LBB95:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 191              		.loc 1 51 13 is_stmt 0 view .LVU31
 192 0028 B14B     		ldr	r3, .L167+4
 193              	.LBE95:
 194              	.LBE94:
 195              		.loc 1 123 7 view .LVU32
 196 002a 4268     		ldr	r2, [r0, #4]
 197              	.LBB99:
 198              	.LBB96:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 199              		.loc 1 51 13 view .LVU33
 200 002c 1C68     		ldr	r4, [r3]
 201 002e 611C     		adds	r1, r4, #1
 202              	.LBE96:
 203              	.LBE99:
 204              		.loc 1 123 7 view .LVU34
 205 0030 012A     		cmp	r2, #1
 206 0032 00D1     		bne	.LCB125
 207 0034 BAE1     		b	.L152	@long jump
 208              	.LCB125:
 209              		.loc 1 123 7 is_stmt 1 discriminator 2 view .LVU35
 210 0036 002A     		cmp	r2, #0
 211 0038 00D1     		bne	.LCB128
 212 003a BEE1     		b	.L153	@long jump
 213              	.LCB128:
 214              		.loc 1 123 7 discriminator 5 view .LVU36
 215 003c 052A     		cmp	r2, #5
 216 003e 00D1     		bne	.LCB131
 217 0040 3DE2     		b	.L154	@long jump
 218              	.LCB131:
 219              		.loc 1 123 7 discriminator 8 view .LVU37
 220 0042 AA4A     		ldr	r2, .L167
 221 0044 AB4F     		ldr	r7, .L167+8
 222 0046 1668     		ldr	r6, [r2]
 223 0048 3E40     		ands	r6, r7
 224 004a 1660     		str	r6, [r2]
 225              		.loc 1 123 7 discriminator 8 view .LVU38
 226 004c 1668     		ldr	r6, [r2]
 227 004e AA4F     		ldr	r7, .L167+12
 228 0050 3E40     		ands	r6, r7
 229 0052 1660     		str	r6, [r2]
 230              		.loc 1 123 7 discriminator 10 view .LVU39
 124:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 125:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 126:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* Check the HSE State */
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 231              		.loc 1 127 7 view .LVU40
 232              	.L17:
 128:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 129:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 130:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 233              		.loc 1 130 9 view .LVU41
 234              	.LBB100:
 235              	.LBI100:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 236              		.loc 1 48 10 view .LVU42
 237              	.LBB101:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 238              		.loc 1 50 2 view .LVU43
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 239              		.loc 1 51 2 view .LVU44
 240              	.LBE101:
 241              	.LBE100:
 131:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 132:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSE is ready */
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 242              		.loc 1 133 15 is_stmt 0 view .LVU45
 243 0054 8026     		movs	r6, #128
 244 0056 A21C     		adds	r2, r4, #2
 245 0058 A44F     		ldr	r7, .L167
 246              	.LBB103:
 247              	.LBB102:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 248              		.loc 1 51 13 view .LVU46
 249 005a 1960     		str	r1, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 250              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU47
 251              	.LVL1:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 252              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU48
 253              	.LBE102:
 254              	.LBE103:
 255              		.loc 1 133 9 is_stmt 1 view .LVU49
 256 005c 6734     		adds	r4, r4, #103
 257              		.loc 1 133 15 is_stmt 0 view .LVU50
 258 005e B602     		lsls	r6, r6, #10
 259              		.loc 1 133 14 view .LVU51
 260 0060 03E0     		b	.L21
 261              	.L23:
 134:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 135:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 262              		.loc 1 135 11 is_stmt 1 view .LVU52
 263              	.LBB104:
 264              	.LBI104:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 265              		.loc 1 48 10 view .LVU53
 266              	.LBB105:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 267              		.loc 1 50 2 view .LVU54
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 268              		.loc 1 51 2 view .LVU55
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 269              		.loc 1 51 13 is_stmt 0 view .LVU56
 270 0062 1A60     		str	r2, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 271              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU57
 272              	.LBE105:
 273              	.LBE104:
 274              		.loc 1 135 13 is_stmt 0 discriminator 1 view .LVU58
 275 0064 0132     		adds	r2, r2, #1
 276 0066 9442     		cmp	r4, r2
 277 0068 2AD0     		beq	.L22
 278              	.L21:
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 279              		.loc 1 133 51 is_stmt 1 view .LVU59
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 280              		.loc 1 133 15 is_stmt 0 view .LVU60
 281 006a 3968     		ldr	r1, [r7]
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 282              		.loc 1 133 51 view .LVU61
 283 006c 3142     		tst	r1, r6
 284 006e F8D0     		beq	.L23
 285              	.LVL2:
 286              	.L14:
 136:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 138:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 139:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 140:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 141:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 142:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 143:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 145:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 146:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSE is disabled */
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 148:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 149:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 150:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 151:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 152:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 153:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 154:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 155:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 156:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 157:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 158:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 287              		.loc 1 158 3 is_stmt 1 view .LVU62
 288              		.loc 1 158 5 is_stmt 0 view .LVU63
 289 0070 AB07     		lsls	r3, r5, #30
 290 0072 3BD5     		bpl	.L26
 159:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 160:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 161:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 291              		.loc 1 161 5 is_stmt 1 view .LVU64
 162:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 292              		.loc 1 162 5 view .LVU65
 163:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 164:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 165:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 293              		.loc 1 165 5 view .LVU66
 294              		.loc 1 165 9 is_stmt 0 view .LVU67
 295 0074 0C23     		movs	r3, #12
 296 0076 9D4A     		ldr	r2, .L167
 297 0078 5168     		ldr	r1, [r2, #4]
 298              		.loc 1 165 7 view .LVU68
 299 007a 0B42     		tst	r3, r1
 300 007c 29D0     		beq	.L27
 166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 301              		.loc 1 166 13 view .LVU69
 302 007e 5168     		ldr	r1, [r2, #4]
 303 0080 0B40     		ands	r3, r1
 304              		.loc 1 166 8 view .LVU70
 305 0082 082B     		cmp	r3, #8
 306 0084 22D0     		beq	.L155
 307              	.L28:
 167:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* When HSI is used as system clock it will not disabled */
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 170:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 171:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 172:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 173:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Otherwise, just the calibration is allowed */
 174:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 175:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 176:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 177:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 178:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 179:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 180:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 181:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI State */
 183:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 308              		.loc 1 183 7 is_stmt 1 view .LVU71
 309              	.LBB106:
 310              	.LBB107:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 311              		.loc 1 51 13 is_stmt 0 view .LVU72
 312 0086 9A4A     		ldr	r2, .L167+4
 313              	.LBE107:
 314              	.LBE106:
 315              		.loc 1 183 9 view .LVU73
 316 0088 C168     		ldr	r1, [r0, #12]
 317              	.LBB110:
 318              	.LBB108:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 319              		.loc 1 51 13 view .LVU74
 320 008a 1368     		ldr	r3, [r2]
 321 008c 5C1C     		adds	r4, r3, #1
 322              	.LBE108:
 323              	.LBE110:
 324              		.loc 1 183 9 view .LVU75
 325 008e 0029     		cmp	r1, #0
 326 0090 00D1     		bne	.LCB227
 327 0092 C3E1     		b	.L31	@long jump
 328              	.LCB227:
 184:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 185:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_ENABLE();
 329              		.loc 1 186 9 is_stmt 1 view .LVU76
 330 0094 0127     		movs	r7, #1
 331 0096 9549     		ldr	r1, .L167
 332 0098 0E68     		ldr	r6, [r1]
 333 009a 3E43     		orrs	r6, r7
 334 009c 0E60     		str	r6, [r1]
 187:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 188:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 335              		.loc 1 189 9 view .LVU77
 336              	.LBB111:
 337              	.LBI106:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 338              		.loc 1 48 10 view .LVU78
 339              	.LBB109:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 340              		.loc 1 50 2 view .LVU79
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 341              		.loc 1 51 2 view .LVU80
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 342              		.loc 1 51 13 is_stmt 0 view .LVU81
 343 009e 1460     		str	r4, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 344              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU82
 345              	.LVL3:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 346              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU83
 347              	.LBE109:
 348              	.LBE111:
 190:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI is ready */
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 349              		.loc 1 192 9 is_stmt 1 view .LVU84
 350              		.loc 1 192 51 view .LVU85
 351              		.loc 1 192 15 is_stmt 0 view .LVU86
 352 00a0 0224     		movs	r4, #2
 353 00a2 0E68     		ldr	r6, [r1]
 354              		.loc 1 192 51 view .LVU87
 355 00a4 3442     		tst	r4, r6
 356 00a6 19D1     		bne	.L32
 193:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 194:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 357              		.loc 1 194 11 is_stmt 1 view .LVU88
 358              	.LBB112:
 359              	.LBI112:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 360              		.loc 1 48 10 view .LVU89
 361              	.LBB113:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 362              		.loc 1 50 2 view .LVU90
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 363              		.loc 1 51 2 view .LVU91
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 364              		.loc 1 51 13 is_stmt 0 view .LVU92
 365 00a8 9E1C     		adds	r6, r3, #2
 366 00aa 1660     		str	r6, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 367              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU93
 368              	.LBE113:
 369              	.LBE112:
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 370              		.loc 1 192 51 view .LVU94
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 371              		.loc 1 192 15 is_stmt 0 view .LVU95
 372 00ac 0E68     		ldr	r6, [r1]
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 373              		.loc 1 192 51 view .LVU96
 374 00ae 3442     		tst	r4, r6
 375 00b0 14D1     		bne	.L32
 376              		.loc 1 194 11 is_stmt 1 view .LVU97
 377              	.LBB115:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 378              		.loc 1 48 10 view .LVU98
 379              	.LBB114:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 380              		.loc 1 50 2 view .LVU99
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 381              		.loc 1 51 2 view .LVU100
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 382              		.loc 1 51 13 is_stmt 0 view .LVU101
 383 00b2 DE1C     		adds	r6, r3, #3
 384 00b4 1660     		str	r6, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 385              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU102
 386              	.LBE114:
 387              	.LBE115:
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 388              		.loc 1 192 51 view .LVU103
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 389              		.loc 1 192 15 is_stmt 0 view .LVU104
 390 00b6 0968     		ldr	r1, [r1]
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 391              		.loc 1 192 51 view .LVU105
 392 00b8 0C42     		tst	r4, r1
 393 00ba 0FD1     		bne	.L32
 394              	.LVL4:
 395              	.L148:
 195:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 196:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 198:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 199:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                 
 200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 201:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 202:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 205:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_DISABLE();
 207:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 208:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 209:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 210:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI is disabled */
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 396              		.loc 1 214 11 is_stmt 1 view .LVU106
 397              	.LBB116:
 398              	.LBI116:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 399              		.loc 1 48 10 view .LVU107
 400              	.LBB117:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 401              		.loc 1 50 2 view .LVU108
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 402              		.loc 1 51 2 view .LVU109
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 403              		.loc 1 51 13 is_stmt 0 view .LVU110
 404 00bc 0433     		adds	r3, r3, #4
 405 00be 1360     		str	r3, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 406              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU111
 407              	.LVL5:
 408              	.L22:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 409              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU112
 410              	.LBE117:
 411              	.LBE116:
 137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 412              		.loc 1 137 20 view .LVU113
 413 00c0 0320     		movs	r0, #3
 414              	.L15:
 215:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 216:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 218:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 219:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 220:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 221:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 222:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 224:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 225:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 227:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 228:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSI State */
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 230:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 231:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_LSI_ENABLE();
 233:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 234:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 235:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 236:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 237:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSI is ready */  
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 239:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 240:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 241:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 242:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 243:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 244:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 245:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 246:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 247:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 248:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_LSI_DISABLE();
 250:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 251:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 252:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 253:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 254:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSI is disabled */  
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 256:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 258:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 259:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 260:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 261:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 262:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 263:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 264:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 266:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     FlagStatus       pwrclkchanged = RESET;
 268:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 269:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 270:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 271:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 272:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Update LSE configuration in Backup Domain control register    */
 273:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Requires to enable write access to Backup Domain of necessary */
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 275:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 277:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 278:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 279:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 281:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 282:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable write access to Backup domain */
 283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 284:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 285:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait for Backup domain Write protection disable */
 286:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 287:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 289:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 291:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 292:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 293:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 294:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 295:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 296:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 297:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Set the new LSE configuration -----------------------------------------*/
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 299:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 301:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 302:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 303:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 304:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 305:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSE is ready */  
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 307:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 309:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 310:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 311:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 312:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 313:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 314:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 315:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 316:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 317:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 318:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 319:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSE is disabled */  
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 321:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 323:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 324:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 325:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 326:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 327:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 328:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 329:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Require to disable power clock if necessary */
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(pwrclkchanged == SET)
 331:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 332:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 333:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 335:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 336:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- HSI14 Configuration --------------------------*/
 337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 338:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 339:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 340:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
 341:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));
 342:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 343:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the HSI14 State */
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 345:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 346:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable ADC control of the Internal High Speed oscillator HSI14 */
 347:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14ADC_DISABLE();
 348:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 349:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable the Internal High Speed oscillator (HSI). */
 350:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_ENABLE();
 351:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 353:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 354:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 355:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till HSI is ready */  
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 357:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 359:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 360:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }      
 362:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       } 
 363:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 364:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
 365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 366:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 368:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 369:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable ADC control of the Internal High Speed oscillator HSI14 */
 370:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14ADC_ENABLE();
 371:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 372:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
 373:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 374:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 376:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable ADC control of the Internal High Speed oscillator HSI14 */
 378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14ADC_DISABLE();
 379:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable the Internal High Speed oscillator (HSI). */
 381:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_DISABLE();
 382:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 383:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till HSI is ready */  
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 388:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 391:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 392:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 393:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 394:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 395:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 396:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 397:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(RCC_HSI48_SUPPORT)
 398:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- HSI48 Configuration --------------------------*/
 399:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 401:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 402:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 403:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 404:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* When the HSI48 is used as system clock it is not allowed to be disabled */
 405:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 406:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSC
 407:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 408:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_
 409:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 410:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 411:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 412:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 413:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 414:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 415:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI48 State */
 416:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 417:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 418:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Enable the Internal High Speed oscillator (HSI48). */
 419:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI48_ENABLE();
 420:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 422:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 423:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 424:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI48 is ready */  
 425:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 426:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 427:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 428:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 429:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 430:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 431:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         } 
 432:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 433:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 434:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 435:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the Internal High Speed oscillator (HSI48). */
 436:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI48_DISABLE();
 437:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 439:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 440:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 441:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI48 is ready */  
 442:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 443:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 444:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 445:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 446:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 447:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 448:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 449:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 450:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 451:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 452:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* RCC_HSI48_SUPPORT */
 453:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        
 454:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 456:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 459:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if the PLL is used as system clock or not */
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 461:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 463:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Check the parameters */
 465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 467:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 468:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 469:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the main PLL. */
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 471:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 472:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 473:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 474:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 475:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till PLL is disabled */
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 477:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 479:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 480:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 481:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 482:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 483:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 484:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 486:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 487:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 488:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Enable the main PLL. */
 489:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_ENABLE();
 490:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 491:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 492:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 493:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 494:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till PLL is ready */
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 496:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 498:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 499:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 500:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 501:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 502:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 503:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 504:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 505:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the main PLL. */
 506:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 507:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  
 508:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 509:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 510:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 511:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till PLL is disabled */  
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 513:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 515:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 516:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 517:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 518:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 519:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 520:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 521:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 522:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 523:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_ERROR;
 524:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 525:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 526:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 527:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 528:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 415              		.loc 1 528 1 view .LVU114
 416 00c2 03B0     		add	sp, sp, #12
 417              		@ sp needed
 418 00c4 C0BC     		pop	{r6, r7}
 419 00c6 B946     		mov	r9, r7
 420 00c8 B046     		mov	r8, r6
 421 00ca F0BD     		pop	{r4, r5, r6, r7, pc}
 422              	.LVL6:
 423              	.L155:
 166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 424              		.loc 1 166 82 discriminator 1 view .LVU115
 425 00cc 5368     		ldr	r3, [r2, #4]
 166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 426              		.loc 1 166 78 discriminator 1 view .LVU116
 427 00ce DB03     		lsls	r3, r3, #15
 428 00d0 D9D4     		bmi	.L28
 429              	.L27:
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 430              		.loc 1 169 7 is_stmt 1 view .LVU117
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 431              		.loc 1 169 11 is_stmt 0 view .LVU118
 432 00d2 864B     		ldr	r3, .L167
 433 00d4 1B68     		ldr	r3, [r3]
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 434              		.loc 1 169 9 view .LVU119
 435 00d6 9B07     		lsls	r3, r3, #30
 436 00d8 00D5     		bpl	.LCB332
 437 00da 61E1     		b	.L156	@long jump
 438              	.LCB332:
 439              	.L32:
 201:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 440              		.loc 1 201 9 is_stmt 1 view .LVU120
 441 00dc F824     		movs	r4, #248
 442 00de 8349     		ldr	r1, .L167
 443 00e0 0369     		ldr	r3, [r0, #16]
 444 00e2 0A68     		ldr	r2, [r1]
 445 00e4 DB00     		lsls	r3, r3, #3
 446 00e6 A243     		bics	r2, r4
 447 00e8 1343     		orrs	r3, r2
 448 00ea 0B60     		str	r3, [r1]
 449              	.L26:
 223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 450              		.loc 1 223 3 view .LVU121
 223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 451              		.loc 1 223 5 is_stmt 0 view .LVU122
 452 00ec 2B07     		lsls	r3, r5, #28
 453 00ee 1CD5     		bpl	.L34
 226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 454              		.loc 1 226 5 is_stmt 1 view .LVU123
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 455              		.loc 1 229 5 view .LVU124
 456              	.LBB120:
 457              	.LBB121:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 458              		.loc 1 51 13 is_stmt 0 view .LVU125
 459 00f0 7F4B     		ldr	r3, .L167+4
 460              	.LBE121:
 461              	.LBE120:
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 462              		.loc 1 229 7 view .LVU126
 463 00f2 C169     		ldr	r1, [r0, #28]
 464              	.LBB124:
 465              	.LBB122:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 466              		.loc 1 51 13 view .LVU127
 467 00f4 1A68     		ldr	r2, [r3]
 468 00f6 541C     		adds	r4, r2, #1
 469              	.LBE122:
 470              	.LBE124:
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 471              		.loc 1 229 7 view .LVU128
 472 00f8 0029     		cmp	r1, #0
 473 00fa 00D0     		beq	.LCB366
 474 00fc E0E0     		b	.L157	@long jump
 475              	.LCB366:
 249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 476              		.loc 1 249 7 is_stmt 1 view .LVU129
 477 00fe 0127     		movs	r7, #1
 478 0100 7A49     		ldr	r1, .L167
 479 0102 4E6A     		ldr	r6, [r1, #36]
 480 0104 BE43     		bics	r6, r7
 481 0106 4E62     		str	r6, [r1, #36]
 252:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 482              		.loc 1 252 7 view .LVU130
 483              	.LBB125:
 484              	.LBI125:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 485              		.loc 1 48 10 view .LVU131
 486              	.LBB126:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 487              		.loc 1 50 2 view .LVU132
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 488              		.loc 1 51 2 view .LVU133
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 489              		.loc 1 51 13 is_stmt 0 view .LVU134
 490 0108 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 491              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU135
 492              	.LVL7:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 493              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU136
 494              	.LBE126:
 495              	.LBE125:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 496              		.loc 1 255 7 is_stmt 1 view .LVU137
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 497              		.loc 1 255 49 view .LVU138
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 498              		.loc 1 255 13 is_stmt 0 view .LVU139
 499 010a 0224     		movs	r4, #2
 500 010c 4E6A     		ldr	r6, [r1, #36]
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 501              		.loc 1 255 49 view .LVU140
 502 010e 3442     		tst	r4, r6
 503 0110 0BD0     		beq	.L34
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 504              		.loc 1 257 9 is_stmt 1 view .LVU141
 505              	.LBB127:
 506              	.LBI127:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 507              		.loc 1 48 10 view .LVU142
 508              	.LBB128:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 509              		.loc 1 50 2 view .LVU143
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 510              		.loc 1 51 2 view .LVU144
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 511              		.loc 1 51 16 discriminator 1 view .LVU145
 512              	.LBE128:
 513              	.LBE127:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 514              		.loc 1 255 49 view .LVU146
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 515              		.loc 1 255 13 is_stmt 0 view .LVU147
 516 0112 4E6A     		ldr	r6, [r1, #36]
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 517              		.loc 1 255 49 view .LVU148
 518 0114 3442     		tst	r4, r6
 519 0116 06D0     		beq	.L40
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 520              		.loc 1 257 9 is_stmt 1 view .LVU149
 521              	.LBB132:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 522              		.loc 1 48 10 view .LVU150
 523              	.LBB129:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 524              		.loc 1 50 2 view .LVU151
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 525              		.loc 1 51 2 view .LVU152
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 526              		.loc 1 51 16 discriminator 1 view .LVU153
 527              	.LBE129:
 528              	.LBE132:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 529              		.loc 1 255 49 view .LVU154
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 530              		.loc 1 255 13 is_stmt 0 view .LVU155
 531 0118 496A     		ldr	r1, [r1, #36]
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 532              		.loc 1 255 49 view .LVU156
 533 011a 0C42     		tst	r4, r1
 534 011c 00D1     		bne	.LCB418
 535 011e E2E0     		b	.L149	@long jump
 536              	.LCB418:
 537              	.LVL8:
 538              	.L41:
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 539              		.loc 1 257 9 is_stmt 1 view .LVU157
 540              	.LBB133:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 541              		.loc 1 48 10 view .LVU158
 542              	.LBB130:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 543              		.loc 1 50 2 view .LVU159
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 544              		.loc 1 51 2 view .LVU160
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 545              		.loc 1 51 16 discriminator 1 view .LVU161
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 546              		.loc 1 51 13 is_stmt 0 view .LVU162
 547 0120 0432     		adds	r2, r2, #4
 548 0122 1A60     		str	r2, [r3]
 549 0124 CCE7     		b	.L22
 550              	.L40:
 551 0126 0232     		adds	r2, r2, #2
 552 0128 1A60     		str	r2, [r3]
 553              	.L34:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 554              		.loc 1 51 13 view .LVU163
 555              	.LBE130:
 556              	.LBE133:
 265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 557              		.loc 1 265 3 is_stmt 1 view .LVU164
 265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 558              		.loc 1 265 5 is_stmt 0 view .LVU165
 559 012a 6B07     		lsls	r3, r5, #29
 560 012c 61D5     		bpl	.L44
 561              	.LBB134:
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 562              		.loc 1 267 5 is_stmt 1 view .LVU166
 563              	.LVL9:
 270:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 564              		.loc 1 270 5 view .LVU167
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 565              		.loc 1 274 5 view .LVU168
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 566              		.loc 1 274 8 is_stmt 0 view .LVU169
 567 012e 8022     		movs	r2, #128
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 568              		.loc 1 267 22 view .LVU170
 569 0130 0024     		movs	r4, #0
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 570              		.loc 1 274 8 view .LVU171
 571 0132 6E4B     		ldr	r3, .L167
 572 0134 5205     		lsls	r2, r2, #21
 573 0136 D969     		ldr	r1, [r3, #28]
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 574              		.loc 1 267 22 view .LVU172
 575 0138 A146     		mov	r9, r4
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 576              		.loc 1 274 7 view .LVU173
 577 013a 1142     		tst	r1, r2
 578 013c 08D1     		bne	.L45
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 579              		.loc 1 276 7 is_stmt 1 view .LVU174
 580              	.LBB135:
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 581              		.loc 1 276 7 view .LVU175
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 582              		.loc 1 276 7 view .LVU176
 583 013e D969     		ldr	r1, [r3, #28]
 584 0140 1143     		orrs	r1, r2
 585 0142 D961     		str	r1, [r3, #28]
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 586              		.loc 1 276 7 view .LVU177
 587 0144 DB69     		ldr	r3, [r3, #28]
 588 0146 1340     		ands	r3, r2
 589 0148 0193     		str	r3, [sp, #4]
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 590              		.loc 1 276 7 view .LVU178
 591 014a 019B     		ldr	r3, [sp, #4]
 592              	.LBE135:
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 593              		.loc 1 276 7 view .LVU179
 277:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 594              		.loc 1 277 7 view .LVU180
 595              	.LVL10:
 277:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 596              		.loc 1 277 21 is_stmt 0 view .LVU181
 597 014c 0123     		movs	r3, #1
 598 014e 9946     		mov	r9, r3
 599              	.LVL11:
 600              	.L45:
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 601              		.loc 1 280 5 is_stmt 1 view .LVU182
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 602              		.loc 1 280 8 is_stmt 0 view .LVU183
 603 0150 8026     		movs	r6, #128
 604 0152 6A4C     		ldr	r4, .L167+16
 605              	.LBB136:
 606              	.LBB137:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 607              		.loc 1 51 13 view .LVU184
 608 0154 664B     		ldr	r3, .L167+4
 609              	.LBE137:
 610              	.LBE136:
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 611              		.loc 1 280 8 view .LVU185
 612 0156 2168     		ldr	r1, [r4]
 613 0158 7600     		lsls	r6, r6, #1
 614              	.LBB141:
 615              	.LBB138:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 616              		.loc 1 51 13 view .LVU186
 617 015a 1A68     		ldr	r2, [r3]
 618              	.LBE138:
 619              	.LBE141:
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 620              		.loc 1 280 7 view .LVU187
 621 015c 3142     		tst	r1, r6
 622 015e 18D1     		bne	.L46
 623              	.LBB142:
 624              	.LBB139:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 625              		.loc 1 51 13 view .LVU188
 626 0160 511C     		adds	r1, r2, #1
 627 0162 8C46     		mov	ip, r1
 628              	.LBE139:
 629              	.LBE142:
 283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 630              		.loc 1 283 7 is_stmt 1 view .LVU189
 631 0164 2168     		ldr	r1, [r4]
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 632              		.loc 1 288 12 is_stmt 0 view .LVU190
 633 0166 0027     		movs	r7, #0
 283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 634              		.loc 1 283 7 view .LVU191
 635 0168 3143     		orrs	r1, r6
 636 016a 2160     		str	r1, [r4]
 286:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 637              		.loc 1 286 7 is_stmt 1 view .LVU192
 638              	.LBB143:
 639              	.LBI136:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 640              		.loc 1 48 10 view .LVU193
 641              	.LBB140:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 642              		.loc 1 50 2 view .LVU194
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 643              		.loc 1 51 2 view .LVU195
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 644              		.loc 1 51 13 is_stmt 0 view .LVU196
 645 016c 6146     		mov	r1, ip
 646 016e 1960     		str	r1, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 647              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU197
 648              	.LVL12:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 649              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU198
 650              	.LBE140:
 651              	.LBE143:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 652              		.loc 1 288 7 is_stmt 1 view .LVU199
 653 0170 6621     		movs	r1, #102
 654 0172 8846     		mov	r8, r1
 655 0174 9044     		add	r8, r8, r2
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 656              		.loc 1 288 12 is_stmt 0 view .LVU200
 657 0176 6246     		mov	r2, ip
 658 0178 04E0     		b	.L47
 659              	.L48:
 290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 660              		.loc 1 290 9 is_stmt 1 view .LVU201
 661              	.LBB144:
 662              	.LBI144:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 663              		.loc 1 48 10 view .LVU202
 664              	.LBB145:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 665              		.loc 1 50 2 view .LVU203
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 666              		.loc 1 51 2 view .LVU204
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 667              		.loc 1 51 13 is_stmt 0 view .LVU205
 668 017a 0132     		adds	r2, r2, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 669              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU206
 670 017c 0127     		movs	r7, #1
 671              	.LBE145:
 672              	.LBE144:
 290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 673              		.loc 1 290 11 is_stmt 0 discriminator 1 view .LVU207
 674 017e 9045     		cmp	r8, r2
 675 0180 00D1     		bne	.LCB545
 676 0182 63E1     		b	.L158	@long jump
 677              	.LCB545:
 678              	.L47:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 679              		.loc 1 288 13 is_stmt 1 view .LVU208
 680 0184 2168     		ldr	r1, [r4]
 681 0186 3142     		tst	r1, r6
 682 0188 F7D0     		beq	.L48
 683 018a 002F     		cmp	r7, #0
 684 018c 00D1     		bne	.LCB553
 685 018e 87E1     		b	.L80	@long jump
 686              	.LCB553:
 687 0190 1A60     		str	r2, [r3]
 688              	.LVL13:
 689              	.L46:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 690              		.loc 1 298 5 view .LVU209
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 691              		.loc 1 298 5 view .LVU210
 692 0192 8468     		ldr	r4, [r0, #8]
 693              	.LBB146:
 694              	.LBB147:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 695              		.loc 1 51 13 is_stmt 0 view .LVU211
 696 0194 511C     		adds	r1, r2, #1
 697              	.LBE147:
 698              	.LBE146:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 699              		.loc 1 298 5 view .LVU212
 700 0196 012C     		cmp	r4, #1
 701 0198 0FD0     		beq	.L159
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 702              		.loc 1 298 5 is_stmt 1 discriminator 2 view .LVU213
 703 019a 002C     		cmp	r4, #0
 704 019c 00D1     		bne	.LCB570
 705 019e 24E1     		b	.L160	@long jump
 706              	.LCB570:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 707              		.loc 1 298 5 discriminator 5 view .LVU214
 708 01a0 052C     		cmp	r4, #5
 709 01a2 00D1     		bne	.LCB573
 710 01a4 7EE1     		b	.L161	@long jump
 711              	.LCB573:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 712              		.loc 1 298 5 discriminator 8 view .LVU215
 713 01a6 0127     		movs	r7, #1
 714 01a8 504C     		ldr	r4, .L167
 715 01aa 266A     		ldr	r6, [r4, #32]
 716 01ac BE43     		bics	r6, r7
 717 01ae 2662     		str	r6, [r4, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 718              		.loc 1 298 5 discriminator 8 view .LVU216
 719 01b0 266A     		ldr	r6, [r4, #32]
 720 01b2 0337     		adds	r7, r7, #3
 721 01b4 BE43     		bics	r6, r7
 722 01b6 2662     		str	r6, [r4, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 723              		.loc 1 298 5 discriminator 10 view .LVU217
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 724              		.loc 1 300 5 view .LVU218
 725 01b8 03E0     		b	.L50
 726              	.L159:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 727              		.loc 1 298 5 discriminator 1 view .LVU219
 728 01ba 4C4F     		ldr	r7, .L167
 729 01bc 3E6A     		ldr	r6, [r7, #32]
 730 01be 3443     		orrs	r4, r6
 731 01c0 3C62     		str	r4, [r7, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 732              		.loc 1 298 5 discriminator 10 view .LVU220
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 733              		.loc 1 300 5 view .LVU221
 734              	.L50:
 303:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 735              		.loc 1 303 7 view .LVU222
 736              	.LBB150:
 737              	.LBI150:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 738              		.loc 1 48 10 view .LVU223
 739              	.LBB151:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 740              		.loc 1 50 2 view .LVU224
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 741              		.loc 1 51 2 view .LVU225
 742 01c2 4F4C     		ldr	r4, .L167+20
 743              	.LBE151:
 744              	.LBE150:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 745              		.loc 1 306 12 is_stmt 0 view .LVU226
 746 01c4 0027     		movs	r7, #0
 747 01c6 A446     		mov	ip, r4
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 748              		.loc 1 306 13 view .LVU227
 749 01c8 484C     		ldr	r4, .L167
 750 01ca 6244     		add	r2, r2, ip
 751 01cc 0226     		movs	r6, #2
 752 01ce A446     		mov	ip, r4
 753              	.LBB153:
 754              	.LBB152:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 755              		.loc 1 51 13 view .LVU228
 756 01d0 1960     		str	r1, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 757              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU229
 758              	.LVL14:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 759              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU230
 760              	.LBE152:
 761              	.LBE153:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 762              		.loc 1 306 7 is_stmt 1 view .LVU231
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 763              		.loc 1 306 12 is_stmt 0 view .LVU232
 764 01d2 03E0     		b	.L54
 765              	.L55:
 308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 766              		.loc 1 308 9 is_stmt 1 view .LVU233
 767              	.LBB154:
 768              	.LBI154:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 769              		.loc 1 48 10 view .LVU234
 770              	.LBB155:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 771              		.loc 1 50 2 view .LVU235
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 772              		.loc 1 51 2 view .LVU236
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 773              		.loc 1 51 13 is_stmt 0 view .LVU237
 774 01d4 0131     		adds	r1, r1, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 775              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU238
 776 01d6 0127     		movs	r7, #1
 777              	.LBE155:
 778              	.LBE154:
 308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 779              		.loc 1 308 11 is_stmt 0 discriminator 1 view .LVU239
 780 01d8 9142     		cmp	r1, r2
 781 01da 2CD0     		beq	.L147
 782              	.L54:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 783              		.loc 1 306 49 is_stmt 1 view .LVU240
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 784              		.loc 1 306 13 is_stmt 0 view .LVU241
 785 01dc 6446     		mov	r4, ip
 786 01de 246A     		ldr	r4, [r4, #32]
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 787              		.loc 1 306 49 view .LVU242
 788 01e0 2642     		tst	r6, r4
 789 01e2 F7D0     		beq	.L55
 790              	.LVL15:
 791              	.L146:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 792              		.loc 1 306 49 view .LVU243
 793 01e4 002F     		cmp	r7, #0
 794 01e6 00D0     		beq	.L57
 795 01e8 1960     		str	r1, [r3]
 796              	.L57:
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 797              		.loc 1 330 5 is_stmt 1 view .LVU244
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 798              		.loc 1 330 7 is_stmt 0 view .LVU245
 799 01ea 4B46     		mov	r3, r9
 800 01ec 012B     		cmp	r3, #1
 801 01ee 00D1     		bne	.LCB657
 802 01f0 50E1     		b	.L162	@long jump
 803              	.LCB657:
 804              	.LVL16:
 805              	.L44:
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 806              		.loc 1 330 7 view .LVU246
 807              	.LBE134:
 337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 808              		.loc 1 337 3 is_stmt 1 view .LVU247
 337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 809              		.loc 1 337 5 is_stmt 0 view .LVU248
 810 01f2 ED06     		lsls	r5, r5, #27
 811 01f4 2CD5     		bpl	.L62
 340:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));
 812              		.loc 1 340 5 is_stmt 1 view .LVU249
 341:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 813              		.loc 1 341 5 view .LVU250
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 814              		.loc 1 344 5 view .LVU251
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 815              		.loc 1 344 25 is_stmt 0 view .LVU252
 816 01f6 4369     		ldr	r3, [r0, #20]
 347:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 817              		.loc 1 347 7 view .LVU253
 818 01f8 3C4A     		ldr	r2, .L167
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 819              		.loc 1 344 7 view .LVU254
 820 01fa 012B     		cmp	r3, #1
 821 01fc 00D1     		bne	.LCB673
 822 01fe 28E1     		b	.L163	@long jump
 823              	.LCB673:
 367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 824              		.loc 1 367 10 is_stmt 1 view .LVU255
 367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 825              		.loc 1 367 12 is_stmt 0 view .LVU256
 826 0200 0533     		adds	r3, r3, #5
 827 0202 1AD0     		beq	.L164
 378:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 828              		.loc 1 378 7 is_stmt 1 view .LVU257
 829 0204 0421     		movs	r1, #4
 830 0206 536B     		ldr	r3, [r2, #52]
 831 0208 0B43     		orrs	r3, r1
 832 020a 5363     		str	r3, [r2, #52]
 381:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 833              		.loc 1 381 7 view .LVU258
 834 020c 536B     		ldr	r3, [r2, #52]
 835 020e 0339     		subs	r1, r1, #3
 836 0210 8B43     		bics	r3, r1
 837 0212 5363     		str	r3, [r2, #52]
 384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 838              		.loc 1 384 7 view .LVU259
 839              	.LBB160:
 840              	.LBI160:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 841              		.loc 1 48 10 view .LVU260
 842              	.LBB161:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 843              		.loc 1 50 2 view .LVU261
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 844              		.loc 1 51 2 view .LVU262
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 845              		.loc 1 51 13 is_stmt 0 view .LVU263
 846 0214 364B     		ldr	r3, .L167+4
 847 0216 1968     		ldr	r1, [r3]
 848 0218 4C1C     		adds	r4, r1, #1
 849 021a 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 850              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU264
 851              	.LVL17:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 852              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU265
 853              	.LBE161:
 854              	.LBE160:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 855              		.loc 1 387 7 is_stmt 1 view .LVU266
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 856              		.loc 1 387 51 view .LVU267
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 857              		.loc 1 387 13 is_stmt 0 view .LVU268
 858 021c 0224     		movs	r4, #2
 859 021e 556B     		ldr	r5, [r2, #52]
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 860              		.loc 1 387 51 view .LVU269
 861 0220 2C42     		tst	r4, r5
 862 0222 15D0     		beq	.L62
 389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 863              		.loc 1 389 9 is_stmt 1 view .LVU270
 864              	.LBB162:
 865              	.LBI162:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 866              		.loc 1 48 10 view .LVU271
 867              	.LBB163:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 868              		.loc 1 50 2 view .LVU272
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 869              		.loc 1 51 2 view .LVU273
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 870              		.loc 1 51 16 discriminator 1 view .LVU274
 871              	.LBE163:
 872              	.LBE162:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 873              		.loc 1 387 51 view .LVU275
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 874              		.loc 1 387 13 is_stmt 0 view .LVU276
 875 0224 556B     		ldr	r5, [r2, #52]
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 876              		.loc 1 387 51 view .LVU277
 877 0226 2C42     		tst	r4, r5
 878 0228 00D1     		bne	.LCB721
 879 022a 54E1     		b	.L70	@long jump
 880              	.LCB721:
 389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 881              		.loc 1 389 9 is_stmt 1 view .LVU278
 882              	.LBB167:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 883              		.loc 1 48 10 view .LVU279
 884              	.LBB164:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 885              		.loc 1 50 2 view .LVU280
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 886              		.loc 1 51 2 view .LVU281
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 887              		.loc 1 51 16 discriminator 1 view .LVU282
 888              	.LBE164:
 889              	.LBE167:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 890              		.loc 1 387 51 view .LVU283
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 891              		.loc 1 387 13 is_stmt 0 view .LVU284
 892 022c 526B     		ldr	r2, [r2, #52]
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 893              		.loc 1 387 51 view .LVU285
 894 022e 1442     		tst	r4, r2
 895 0230 00D1     		bne	.LCB735
 896 0232 41E1     		b	.L165	@long jump
 897              	.LCB735:
 898              	.LVL18:
 899              	.L66:
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 900              		.loc 1 358 9 is_stmt 1 view .LVU286
 901              	.LBB168:
 902              	.LBI168:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 903              		.loc 1 48 10 view .LVU287
 904              	.LBB169:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 905              		.loc 1 50 2 view .LVU288
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 906              		.loc 1 51 2 view .LVU289
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 907              		.loc 1 51 16 discriminator 1 view .LVU290
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 908              		.loc 1 51 13 is_stmt 0 view .LVU291
 909 0234 0431     		adds	r1, r1, #4
 910              	.L147:
 911 0236 1960     		str	r1, [r3]
 912 0238 42E7     		b	.L22
 913              	.LVL19:
 914              	.L164:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 915              		.loc 1 51 13 view .LVU292
 916              	.LBE169:
 917              	.LBE168:
 370:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 918              		.loc 1 370 7 is_stmt 1 view .LVU293
 919 023a 0421     		movs	r1, #4
 373:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 920              		.loc 1 373 7 is_stmt 0 view .LVU294
 921 023c F824     		movs	r4, #248
 370:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 922              		.loc 1 370 7 view .LVU295
 923 023e 536B     		ldr	r3, [r2, #52]
 924 0240 8B43     		bics	r3, r1
 925 0242 5363     		str	r3, [r2, #52]
 373:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 926              		.loc 1 373 7 is_stmt 1 view .LVU296
 927 0244 516B     		ldr	r1, [r2, #52]
 928 0246 8369     		ldr	r3, [r0, #24]
 929 0248 A143     		bics	r1, r4
 930 024a DB00     		lsls	r3, r3, #3
 931 024c 0B43     		orrs	r3, r1
 932 024e 5363     		str	r3, [r2, #52]
 933              	.L62:
 456:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 934              		.loc 1 456 3 view .LVU297
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 935              		.loc 1 457 3 view .LVU298
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 936              		.loc 1 457 30 is_stmt 0 view .LVU299
 937 0250 016A     		ldr	r1, [r0, #32]
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 938              		.loc 1 457 6 view .LVU300
 939 0252 0029     		cmp	r1, #0
 940 0254 00D1     		bne	.LCB777
 941 0256 A1E0     		b	.L76	@long jump
 942              	.LCB777:
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 943              		.loc 1 460 5 is_stmt 1 view .LVU301
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 944              		.loc 1 460 8 is_stmt 0 view .LVU302
 945 0258 0C23     		movs	r3, #12
 946 025a 244A     		ldr	r2, .L167
 947 025c 5468     		ldr	r4, [r2, #4]
 948 025e 2340     		ands	r3, r4
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 949              		.loc 1 460 7 view .LVU303
 950 0260 082B     		cmp	r3, #8
 951 0262 2BD0     		beq	.L30
 462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 952              		.loc 1 462 7 is_stmt 1 view .LVU304
 953              	.LBB174:
 954              	.LBB175:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 955              		.loc 1 51 13 is_stmt 0 view .LVU305
 956 0264 224B     		ldr	r3, .L167+4
 957 0266 1C68     		ldr	r4, [r3]
 958 0268 651C     		adds	r5, r4, #1
 959              	.LBE175:
 960              	.LBE174:
 462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 961              		.loc 1 462 9 view .LVU306
 962 026a 0229     		cmp	r1, #2
 963 026c 4CD0     		beq	.L166
 506:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  
 964              		.loc 1 506 9 is_stmt 1 view .LVU307
 965 026e 1168     		ldr	r1, [r2]
 966 0270 2448     		ldr	r0, .L167+24
 967              	.LVL20:
 506:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  
 968              		.loc 1 506 9 is_stmt 0 view .LVU308
 969 0272 0140     		ands	r1, r0
 970 0274 1160     		str	r1, [r2]
 509:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 971              		.loc 1 509 9 is_stmt 1 view .LVU309
 972              	.LBB177:
 973              	.LBI177:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 974              		.loc 1 48 10 view .LVU310
 975              	.LBB178:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 976              		.loc 1 50 2 view .LVU311
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 977              		.loc 1 51 2 view .LVU312
 978              	.LBE178:
 979              	.LBE177:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 980              		.loc 1 512 15 is_stmt 0 view .LVU313
 981 0276 8021     		movs	r1, #128
 982              	.LBB180:
 983              	.LBB179:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 984              		.loc 1 51 13 view .LVU314
 985 0278 1D60     		str	r5, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 986              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU315
 987              	.LVL21:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 988              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU316
 989              	.LBE179:
 990              	.LBE180:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 991              		.loc 1 512 9 is_stmt 1 view .LVU317
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 992              		.loc 1 512 52 view .LVU318
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 993              		.loc 1 512 15 is_stmt 0 view .LVU319
 994 027a 1068     		ldr	r0, [r2]
 995 027c 8904     		lsls	r1, r1, #18
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 996              		.loc 1 512 52 view .LVU320
 997 027e 0842     		tst	r0, r1
 998 0280 00D1     		bne	.LCB823
 999 0282 8BE0     		b	.L76	@long jump
 1000              	.LCB823:
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1001              		.loc 1 514 11 is_stmt 1 view .LVU321
 1002              	.LBB181:
 1003              	.LBI181:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1004              		.loc 1 48 10 view .LVU322
 1005              	.LBB182:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1006              		.loc 1 50 2 view .LVU323
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1007              		.loc 1 51 2 view .LVU324
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1008              		.loc 1 51 13 is_stmt 0 view .LVU325
 1009 0284 A01C     		adds	r0, r4, #2
 1010 0286 1860     		str	r0, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1011              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU326
 1012              	.LBE182:
 1013              	.LBE181:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1014              		.loc 1 512 52 view .LVU327
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1015              		.loc 1 512 15 is_stmt 0 view .LVU328
 1016 0288 1068     		ldr	r0, [r2]
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1017              		.loc 1 512 52 view .LVU329
 1018 028a 0842     		tst	r0, r1
 1019 028c 00D1     		bne	.LCB839
 1020 028e 85E0     		b	.L76	@long jump
 1021              	.LCB839:
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1022              		.loc 1 514 11 is_stmt 1 view .LVU330
 1023              	.LBB185:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1024              		.loc 1 48 10 view .LVU331
 1025              	.LBB183:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1026              		.loc 1 50 2 view .LVU332
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1027              		.loc 1 51 2 view .LVU333
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1028              		.loc 1 51 13 is_stmt 0 view .LVU334
 1029 0290 E01C     		adds	r0, r4, #3
 1030 0292 1860     		str	r0, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1031              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU335
 1032              	.LBE183:
 1033              	.LBE185:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1034              		.loc 1 512 52 view .LVU336
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1035              		.loc 1 512 15 is_stmt 0 view .LVU337
 1036 0294 1268     		ldr	r2, [r2]
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1037              		.loc 1 512 52 view .LVU338
 1038 0296 0A42     		tst	r2, r1
 1039 0298 00D1     		bne	.LCB855
 1040 029a 7FE0     		b	.L76	@long jump
 1041              	.LCB855:
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1042              		.loc 1 514 11 is_stmt 1 view .LVU339
 1043              	.LBB186:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1044              		.loc 1 48 10 view .LVU340
 1045              	.LBB184:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1046              		.loc 1 50 2 view .LVU341
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1047              		.loc 1 51 2 view .LVU342
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1048              		.loc 1 51 13 is_stmt 0 view .LVU343
 1049 029c 0434     		adds	r4, r4, #4
 1050 029e 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1051              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU344
 1052              	.LBE184:
 1053              	.LBE186:
 1054 02a0 0EE7     		b	.L22
 1055              	.LVL22:
 1056              	.L151:
 113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1057              		.loc 1 113 82 is_stmt 0 discriminator 1 view .LVU345
 1058 02a2 4B68     		ldr	r3, [r1, #4]
 113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1059              		.loc 1 113 78 discriminator 1 view .LVU346
 1060 02a4 DB03     		lsls	r3, r3, #15
 1061 02a6 00D4     		bmi	.LCB877
 1062 02a8 BEE6     		b	.L13	@long jump
 1063              	.LCB877:
 1064              	.L12:
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1065              		.loc 1 115 7 is_stmt 1 view .LVU347
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1066              		.loc 1 115 11 is_stmt 0 view .LVU348
 1067 02aa 104B     		ldr	r3, .L167
 1068 02ac 1B68     		ldr	r3, [r3]
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1069              		.loc 1 115 9 view .LVU349
 1070 02ae 9B03     		lsls	r3, r3, #14
 1071 02b0 00D4     		bmi	.LCB885
 1072 02b2 DDE6     		b	.L14	@long jump
 1073              	.LCB885:
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1074              		.loc 1 115 57 discriminator 1 view .LVU350
 1075 02b4 4368     		ldr	r3, [r0, #4]
 1076 02b6 002B     		cmp	r3, #0
 1077 02b8 00D0     		beq	.LCB888
 1078 02ba D9E6     		b	.L14	@long jump
 1079              	.LCB888:
 1080              	.LVL23:
 1081              	.L30:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1082              		.loc 1 117 16 view .LVU351
 1083 02bc 0120     		movs	r0, #1
 1084              	.LVL24:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1085              		.loc 1 117 16 view .LVU352
 1086 02be 00E7     		b	.L15
 1087              	.LVL25:
 1088              	.L157:
 232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1089              		.loc 1 232 7 is_stmt 1 view .LVU353
 1090 02c0 0127     		movs	r7, #1
 1091 02c2 0A49     		ldr	r1, .L167
 1092 02c4 4E6A     		ldr	r6, [r1, #36]
 1093 02c6 3E43     		orrs	r6, r7
 1094 02c8 4E62     		str	r6, [r1, #36]
 235:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1095              		.loc 1 235 7 view .LVU354
 1096              	.LBB187:
 1097              	.LBI120:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1098              		.loc 1 48 10 view .LVU355
 1099              	.LBB123:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1100              		.loc 1 50 2 view .LVU356
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1101              		.loc 1 51 2 view .LVU357
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1102              		.loc 1 51 13 is_stmt 0 view .LVU358
 1103 02ca 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1104              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU359
 1105              	.LVL26:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1106              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU360
 1107              	.LBE123:
 1108              	.LBE187:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1109              		.loc 1 238 7 is_stmt 1 view .LVU361
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1110              		.loc 1 238 49 view .LVU362
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1111              		.loc 1 238 13 is_stmt 0 view .LVU363
 1112 02cc 0224     		movs	r4, #2
 1113 02ce 4E6A     		ldr	r6, [r1, #36]
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1114              		.loc 1 238 49 view .LVU364
 1115 02d0 3442     		tst	r4, r6
 1116 02d2 00D0     		beq	.LCB922
 1117 02d4 29E7     		b	.L34	@long jump
 1118              	.LCB922:
 240:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1119              		.loc 1 240 9 is_stmt 1 view .LVU365
 1120              	.LBB188:
 1121              	.LBI188:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1122              		.loc 1 48 10 view .LVU366
 1123              	.LBB189:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1124              		.loc 1 50 2 view .LVU367
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1125              		.loc 1 51 2 view .LVU368
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1126              		.loc 1 51 16 discriminator 1 view .LVU369
 1127              	.LBE189:
 1128              	.LBE188:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1129              		.loc 1 238 49 view .LVU370
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1130              		.loc 1 238 13 is_stmt 0 view .LVU371
 1131 02d6 4E6A     		ldr	r6, [r1, #36]
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1132              		.loc 1 238 49 view .LVU372
 1133 02d8 3442     		tst	r4, r6
 1134 02da 00D0     		beq	.LCB936
 1135 02dc 23E7     		b	.L40	@long jump
 1136              	.LCB936:
 240:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1137              		.loc 1 240 9 is_stmt 1 view .LVU373
 1138              	.LBB191:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1139              		.loc 1 48 10 view .LVU374
 1140              	.LBB190:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1141              		.loc 1 50 2 view .LVU375
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1142              		.loc 1 51 2 view .LVU376
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1143              		.loc 1 51 16 discriminator 1 view .LVU377
 1144              	.LBE190:
 1145              	.LBE191:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1146              		.loc 1 238 49 view .LVU378
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1147              		.loc 1 238 13 is_stmt 0 view .LVU379
 1148 02de 496A     		ldr	r1, [r1, #36]
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1149              		.loc 1 238 49 view .LVU380
 1150 02e0 0C42     		tst	r4, r1
 1151 02e2 00D1     		bne	.LCB950
 1152 02e4 1CE7     		b	.L41	@long jump
 1153              	.LCB950:
 1154              	.LVL27:
 1155              	.L149:
 1156              	.LBB192:
 1157              	.LBB131:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1158              		.loc 1 51 13 view .LVU381
 1159 02e6 0332     		adds	r2, r2, #3
 1160 02e8 1A60     		str	r2, [r3]
 1161 02ea 1EE7     		b	.L34
 1162              	.L168:
 1163              		.align	2
 1164              	.L167:
 1165 02ec 00100240 		.word	1073876992
 1166 02f0 00000000 		.word	.LANCHOR0
 1167 02f4 FFFFFEFF 		.word	-65537
 1168 02f8 FFFFFBFF 		.word	-262145
 1169 02fc 00700040 		.word	1073770496
 1170 0300 8A130000 		.word	5002
 1171 0304 FFFFFFFE 		.word	-16777217
 1172              	.L166:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1173              		.loc 1 51 13 view .LVU382
 1174              	.LBE131:
 1175              	.LBE192:
 465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1176              		.loc 1 465 9 is_stmt 1 view .LVU383
 466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 1177              		.loc 1 466 9 view .LVU384
 467:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 1178              		.loc 1 467 9 view .LVU385
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1179              		.loc 1 470 9 view .LVU386
 1180 0308 1168     		ldr	r1, [r2]
 1181 030a 774E     		ldr	r6, .L169
 1182 030c 3140     		ands	r1, r6
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1183              		.loc 1 476 15 is_stmt 0 view .LVU387
 1184 030e 8026     		movs	r6, #128
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1185              		.loc 1 470 9 view .LVU388
 1186 0310 1160     		str	r1, [r2]
 473:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1187              		.loc 1 473 9 is_stmt 1 view .LVU389
 1188              	.LBB193:
 1189              	.LBI174:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1190              		.loc 1 48 10 view .LVU390
 1191              	.LBB176:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1192              		.loc 1 50 2 view .LVU391
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1193              		.loc 1 51 2 view .LVU392
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1194              		.loc 1 51 16 discriminator 1 view .LVU393
 1195              	.LVL28:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1196              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU394
 1197              	.LBE176:
 1198              	.LBE193:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1199              		.loc 1 476 9 is_stmt 1 view .LVU395
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1200              		.loc 1 476 52 view .LVU396
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1201              		.loc 1 476 15 is_stmt 0 view .LVU397
 1202 0312 1768     		ldr	r7, [r2]
 1203 0314 B604     		lsls	r6, r6, #18
 1204              	.LBB194:
 1205              	.LBB195:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1206              		.loc 1 51 13 view .LVU398
 1207 0316 A11C     		adds	r1, r4, #2
 1208              	.LBE195:
 1209              	.LBE194:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1210              		.loc 1 476 52 view .LVU399
 1211 0318 3742     		tst	r7, r6
 1212 031a 09D0     		beq	.L75
 478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1213              		.loc 1 478 11 is_stmt 1 view .LVU400
 1214              	.LBB201:
 1215              	.LBI194:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1216              		.loc 1 48 10 view .LVU401
 1217              	.LBB196:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1218              		.loc 1 50 2 view .LVU402
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1219              		.loc 1 51 2 view .LVU403
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1220              		.loc 1 51 16 discriminator 1 view .LVU404
 1221              	.LBE196:
 1222              	.LBE201:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1223              		.loc 1 476 52 view .LVU405
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1224              		.loc 1 476 15 is_stmt 0 view .LVU406
 1225 031c 1768     		ldr	r7, [r2]
 1226              	.LBB202:
 1227              	.LBB197:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1228              		.loc 1 51 13 view .LVU407
 1229 031e E51C     		adds	r5, r4, #3
 1230              	.LBE197:
 1231              	.LBE202:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1232              		.loc 1 476 52 view .LVU408
 1233 0320 3742     		tst	r7, r6
 1234 0322 00D1     		bne	.LCB1025
 1235 0324 DCE0     		b	.L81	@long jump
 1236              	.LCB1025:
 478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1237              		.loc 1 478 11 is_stmt 1 view .LVU409
 1238              	.LBB203:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1239              		.loc 1 48 10 view .LVU410
 1240              	.LBB198:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1241              		.loc 1 50 2 view .LVU411
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1242              		.loc 1 51 2 view .LVU412
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1243              		.loc 1 51 16 discriminator 1 view .LVU413
 1244              	.LBE198:
 1245              	.LBE203:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1246              		.loc 1 476 52 view .LVU414
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1247              		.loc 1 476 15 is_stmt 0 view .LVU415
 1248 0326 1268     		ldr	r2, [r2]
 1249              	.LBB204:
 1250              	.LBB199:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1251              		.loc 1 51 13 view .LVU416
 1252 0328 211D     		adds	r1, r4, #4
 1253              	.LBE199:
 1254              	.LBE204:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1255              		.loc 1 476 52 view .LVU417
 1256 032a 3242     		tst	r2, r6
 1257 032c 00D0     		beq	.LCB1044
 1258 032e 82E7     		b	.L147	@long jump
 1259              	.LCB1044:
 1260              	.L75:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1261              		.loc 1 485 9 is_stmt 1 view .LVU418
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1262              		.loc 1 485 9 view .LVU419
 1263 0330 0F26     		movs	r6, #15
 1264 0332 6E4A     		ldr	r2, .L169+4
 1265 0334 D46A     		ldr	r4, [r2, #44]
 1266 0336 B443     		bics	r4, r6
 1267 0338 C66A     		ldr	r6, [r0, #44]
 1268 033a 3443     		orrs	r4, r6
 1269 033c D462     		str	r4, [r2, #44]
 1270              	.LVL29:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1271              		.loc 1 485 9 view .LVU420
 1272 033e 846A     		ldr	r4, [r0, #40]
 1273 0340 406A     		ldr	r0, [r0, #36]
 1274              	.LVL30:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1275              		.loc 1 485 9 is_stmt 0 view .LVU421
 1276 0342 5668     		ldr	r6, [r2, #4]
 1277 0344 2043     		orrs	r0, r4
 1278 0346 6A4C     		ldr	r4, .L169+8
 1279 0348 3440     		ands	r4, r6
 1280 034a 2043     		orrs	r0, r4
 1281 034c 5060     		str	r0, [r2, #4]
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1282              		.loc 1 485 9 is_stmt 1 view .LVU422
 489:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1283              		.loc 1 489 9 view .LVU423
 1284 034e 8020     		movs	r0, #128
 1285 0350 1468     		ldr	r4, [r2]
 1286 0352 4004     		lsls	r0, r0, #17
 1287 0354 2043     		orrs	r0, r4
 1288 0356 1060     		str	r0, [r2]
 492:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1289              		.loc 1 492 9 view .LVU424
 1290              	.LBB205:
 1291              	.LBI205:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1292              		.loc 1 48 10 view .LVU425
 1293              	.LBB206:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1294              		.loc 1 50 2 view .LVU426
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1295              		.loc 1 51 2 view .LVU427
 1296              	.LBE206:
 1297              	.LBE205:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1298              		.loc 1 495 15 is_stmt 0 view .LVU428
 1299 0358 8020     		movs	r0, #128
 1300              	.LBB208:
 1301              	.LBB207:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1302              		.loc 1 51 13 view .LVU429
 1303 035a 1960     		str	r1, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1304              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU430
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1305              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU431
 1306              	.LBE207:
 1307              	.LBE208:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1308              		.loc 1 495 9 is_stmt 1 view .LVU432
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1309              		.loc 1 495 52 view .LVU433
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1310              		.loc 1 495 15 is_stmt 0 view .LVU434
 1311 035c 1468     		ldr	r4, [r2]
 1312 035e 8004     		lsls	r0, r0, #18
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1313              		.loc 1 495 52 view .LVU435
 1314 0360 0442     		tst	r4, r0
 1315 0362 1BD1     		bne	.L76
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1316              		.loc 1 497 11 is_stmt 1 view .LVU436
 1317              	.LBB209:
 1318              	.LBI209:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1319              		.loc 1 48 10 view .LVU437
 1320              	.LBB210:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1321              		.loc 1 50 2 view .LVU438
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1322              		.loc 1 51 2 view .LVU439
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1323              		.loc 1 51 13 is_stmt 0 view .LVU440
 1324 0364 4C1C     		adds	r4, r1, #1
 1325 0366 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1326              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU441
 1327              	.LBE210:
 1328              	.LBE209:
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1329              		.loc 1 497 29 is_stmt 0 discriminator 1 view .LVU442
 1330 0368 4E1B     		subs	r6, r1, r5
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1331              		.loc 1 497 13 discriminator 1 view .LVU443
 1332 036a 022E     		cmp	r6, #2
 1333 036c 00D9     		bls	.LCB1109
 1334 036e A7E6     		b	.L22	@long jump
 1335              	.LCB1109:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1336              		.loc 1 495 52 is_stmt 1 view .LVU444
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1337              		.loc 1 495 15 is_stmt 0 view .LVU445
 1338 0370 1668     		ldr	r6, [r2]
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1339              		.loc 1 495 52 view .LVU446
 1340 0372 0642     		tst	r6, r0
 1341 0374 12D1     		bne	.L76
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1342              		.loc 1 497 11 is_stmt 1 view .LVU447
 1343              	.LBB213:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1344              		.loc 1 48 10 view .LVU448
 1345              	.LBB211:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1346              		.loc 1 50 2 view .LVU449
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1347              		.loc 1 51 2 view .LVU450
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1348              		.loc 1 51 13 is_stmt 0 view .LVU451
 1349 0376 8E1C     		adds	r6, r1, #2
 1350 0378 1E60     		str	r6, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1351              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU452
 1352              	.LBE211:
 1353              	.LBE213:
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1354              		.loc 1 497 29 is_stmt 0 discriminator 1 view .LVU453
 1355 037a 641B     		subs	r4, r4, r5
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1356              		.loc 1 497 13 discriminator 1 view .LVU454
 1357 037c 022C     		cmp	r4, #2
 1358 037e 00D9     		bls	.LCB1128
 1359 0380 9EE6     		b	.L22	@long jump
 1360              	.LCB1128:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1361              		.loc 1 495 52 is_stmt 1 view .LVU455
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1362              		.loc 1 495 15 is_stmt 0 view .LVU456
 1363 0382 1468     		ldr	r4, [r2]
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1364              		.loc 1 495 52 view .LVU457
 1365 0384 0442     		tst	r4, r0
 1366 0386 09D1     		bne	.L76
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1367              		.loc 1 497 11 is_stmt 1 view .LVU458
 1368              	.LBB214:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1369              		.loc 1 48 10 view .LVU459
 1370              	.LBB212:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1371              		.loc 1 50 2 view .LVU460
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1372              		.loc 1 51 2 view .LVU461
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1373              		.loc 1 51 13 is_stmt 0 view .LVU462
 1374 0388 CC1C     		adds	r4, r1, #3
 1375 038a 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1376              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU463
 1377              	.LBE212:
 1378              	.LBE214:
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1379              		.loc 1 497 29 is_stmt 0 discriminator 1 view .LVU464
 1380 038c 761B     		subs	r6, r6, r5
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1381              		.loc 1 497 13 discriminator 1 view .LVU465
 1382 038e 022E     		cmp	r6, #2
 1383 0390 00D9     		bls	.LCB1147
 1384 0392 95E6     		b	.L22	@long jump
 1385              	.LCB1147:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1386              		.loc 1 495 52 is_stmt 1 view .LVU466
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1387              		.loc 1 495 15 is_stmt 0 view .LVU467
 1388 0394 1268     		ldr	r2, [r2]
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1389              		.loc 1 495 52 view .LVU468
 1390 0396 0242     		tst	r2, r0
 1391 0398 00D1     		bne	.LCB1152
 1392 039a 4BE7     		b	.L66	@long jump
 1393              	.LCB1152:
 1394              	.LVL31:
 1395              	.L76:
 527:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1396              		.loc 1 527 10 view .LVU469
 1397 039c 0020     		movs	r0, #0
 1398 039e 90E6     		b	.L15
 1399              	.LVL32:
 1400              	.L156:
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1401              		.loc 1 169 57 discriminator 1 view .LVU470
 1402 03a0 C368     		ldr	r3, [r0, #12]
 1403 03a2 012B     		cmp	r3, #1
 1404 03a4 00D1     		bne	.LCB1164
 1405 03a6 99E6     		b	.L32	@long jump
 1406              	.LCB1164:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1407              		.loc 1 117 16 view .LVU471
 1408 03a8 0120     		movs	r0, #1
 1409              	.LVL33:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1410              		.loc 1 117 16 view .LVU472
 1411 03aa 8AE6     		b	.L15
 1412              	.LVL34:
 1413              	.L152:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1414              		.loc 1 123 7 is_stmt 1 discriminator 1 view .LVU473
 1415 03ac 8022     		movs	r2, #128
 1416 03ae 4F4E     		ldr	r6, .L169+4
 1417 03b0 5202     		lsls	r2, r2, #9
 1418 03b2 3768     		ldr	r7, [r6]
 1419 03b4 3A43     		orrs	r2, r7
 1420 03b6 3260     		str	r2, [r6]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1421              		.loc 1 123 7 discriminator 10 view .LVU474
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1422              		.loc 1 127 7 view .LVU475
 1423 03b8 4CE6     		b	.L17
 1424              	.L153:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1425              		.loc 1 123 7 discriminator 4 view .LVU476
 1426 03ba 4C4F     		ldr	r7, .L169+4
 1427 03bc 4D4E     		ldr	r6, .L169+12
 1428 03be 3A68     		ldr	r2, [r7]
 1429 03c0 3240     		ands	r2, r6
 1430 03c2 3A60     		str	r2, [r7]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1431              		.loc 1 123 7 discriminator 4 view .LVU477
 1432 03c4 3A68     		ldr	r2, [r7]
 1433 03c6 4C4E     		ldr	r6, .L169+16
 1434 03c8 3240     		ands	r2, r6
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1435              		.loc 1 147 15 is_stmt 0 view .LVU478
 1436 03ca 8026     		movs	r6, #128
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1437              		.loc 1 123 7 discriminator 4 view .LVU479
 1438 03cc 3A60     		str	r2, [r7]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1439              		.loc 1 123 7 is_stmt 1 discriminator 10 view .LVU480
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1440              		.loc 1 127 7 view .LVU481
 144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1441              		.loc 1 144 9 view .LVU482
 1442              	.LBB215:
 1443              	.LBI94:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1444              		.loc 1 48 10 view .LVU483
 1445              	.LBB97:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1446              		.loc 1 50 2 view .LVU484
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1447              		.loc 1 51 2 view .LVU485
 1448              	.LBE97:
 1449              	.LBE215:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1450              		.loc 1 147 15 is_stmt 0 view .LVU486
 1451 03ce B602     		lsls	r6, r6, #10
 1452 03d0 A21C     		adds	r2, r4, #2
 1453              	.LBB216:
 1454              	.LBB98:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1455              		.loc 1 51 13 view .LVU487
 1456 03d2 1960     		str	r1, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1457              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU488
 1458              	.LVL35:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1459              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU489
 1460              	.LBE98:
 1461              	.LBE216:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1462              		.loc 1 147 9 is_stmt 1 view .LVU490
 1463 03d4 6734     		adds	r4, r4, #103
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1464              		.loc 1 147 14 is_stmt 0 view .LVU491
 1465 03d6 04E0     		b	.L19
 1466              	.L25:
 149:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1467              		.loc 1 149 12 is_stmt 1 view .LVU492
 1468              	.LBB217:
 1469              	.LBI217:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1470              		.loc 1 48 10 view .LVU493
 1471              	.LBB218:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1472              		.loc 1 50 2 view .LVU494
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1473              		.loc 1 51 2 view .LVU495
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1474              		.loc 1 51 13 is_stmt 0 view .LVU496
 1475 03d8 1A60     		str	r2, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1476              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU497
 1477              	.LBE218:
 1478              	.LBE217:
 149:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1479              		.loc 1 149 14 is_stmt 0 discriminator 1 view .LVU498
 1480 03da 0132     		adds	r2, r2, #1
 1481 03dc A242     		cmp	r2, r4
 1482 03de 00D1     		bne	.LCB1235
 1483 03e0 6EE6     		b	.L22	@long jump
 1484              	.LCB1235:
 1485              	.L19:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1486              		.loc 1 147 51 is_stmt 1 view .LVU499
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1487              		.loc 1 147 15 is_stmt 0 view .LVU500
 1488 03e2 3968     		ldr	r1, [r7]
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1489              		.loc 1 147 51 view .LVU501
 1490 03e4 3142     		tst	r1, r6
 1491 03e6 F7D1     		bne	.L25
 1492 03e8 42E6     		b	.L14
 1493              	.LVL36:
 1494              	.L160:
 1495              	.LBB219:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1496              		.loc 1 298 5 is_stmt 1 discriminator 4 view .LVU502
 1497 03ea 0127     		movs	r7, #1
 1498 03ec 3F4E     		ldr	r6, .L169+4
 1499 03ee 346A     		ldr	r4, [r6, #32]
 1500 03f0 BC43     		bics	r4, r7
 1501 03f2 3462     		str	r4, [r6, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1502              		.loc 1 298 5 discriminator 4 view .LVU503
 1503 03f4 346A     		ldr	r4, [r6, #32]
 1504 03f6 0337     		adds	r7, r7, #3
 1505 03f8 BC43     		bics	r4, r7
 1506 03fa 3462     		str	r4, [r6, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1507              		.loc 1 298 5 discriminator 10 view .LVU504
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1508              		.loc 1 300 5 view .LVU505
 317:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1509              		.loc 1 317 7 view .LVU506
 1510              	.LBB156:
 1511              	.LBI146:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1512              		.loc 1 48 10 view .LVU507
 1513              	.LBB148:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1514              		.loc 1 50 2 view .LVU508
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1515              		.loc 1 51 2 view .LVU509
 1516 03fc 3F4C     		ldr	r4, .L169+20
 1517              	.LBE148:
 1518              	.LBE156:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1519              		.loc 1 320 12 is_stmt 0 view .LVU510
 1520 03fe 0027     		movs	r7, #0
 1521 0400 A046     		mov	r8, r4
 1522              	.LBB157:
 1523              	.LBB149:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1524              		.loc 1 51 13 view .LVU511
 1525 0402 1960     		str	r1, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1526              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU512
 1527              	.LVL37:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1528              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU513
 1529              	.LBE149:
 1530              	.LBE157:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1531              		.loc 1 320 7 is_stmt 1 view .LVU514
 1532 0404 9044     		add	r8, r8, r2
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1533              		.loc 1 320 13 is_stmt 0 view .LVU515
 1534 0406 0222     		movs	r2, #2
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1535              		.loc 1 320 12 view .LVU516
 1536 0408 04E0     		b	.L52
 1537              	.L58:
 322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1538              		.loc 1 322 9 is_stmt 1 view .LVU517
 1539              	.LBB158:
 1540              	.LBI158:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1541              		.loc 1 48 10 view .LVU518
 1542              	.LBB159:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1543              		.loc 1 50 2 view .LVU519
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1544              		.loc 1 51 2 view .LVU520
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1545              		.loc 1 51 13 is_stmt 0 view .LVU521
 1546 040a 0131     		adds	r1, r1, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1547              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU522
 1548 040c 0127     		movs	r7, #1
 1549              	.LBE159:
 1550              	.LBE158:
 322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1551              		.loc 1 322 11 is_stmt 0 discriminator 1 view .LVU523
 1552 040e 4145     		cmp	r1, r8
 1553 0410 00D1     		bne	.LCB1300
 1554 0412 10E7     		b	.L147	@long jump
 1555              	.LCB1300:
 1556              	.L52:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1557              		.loc 1 320 49 is_stmt 1 view .LVU524
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1558              		.loc 1 320 13 is_stmt 0 view .LVU525
 1559 0414 346A     		ldr	r4, [r6, #32]
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1560              		.loc 1 320 49 view .LVU526
 1561 0416 2242     		tst	r2, r4
 1562 0418 F7D1     		bne	.L58
 1563 041a E3E6     		b	.L146
 1564              	.LVL38:
 1565              	.L31:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1566              		.loc 1 320 49 view .LVU527
 1567              	.LBE219:
 206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1568              		.loc 1 206 9 is_stmt 1 view .LVU528
 1569 041c 0127     		movs	r7, #1
 1570 041e 3349     		ldr	r1, .L169+4
 1571 0420 0E68     		ldr	r6, [r1]
 1572 0422 BE43     		bics	r6, r7
 1573 0424 0E60     		str	r6, [r1]
 209:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1574              		.loc 1 209 9 view .LVU529
 1575              	.LBB220:
 1576              	.LBI220:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1577              		.loc 1 48 10 view .LVU530
 1578              	.LBB221:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1579              		.loc 1 50 2 view .LVU531
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1580              		.loc 1 51 2 view .LVU532
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1581              		.loc 1 51 13 is_stmt 0 view .LVU533
 1582 0426 1460     		str	r4, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1583              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU534
 1584              	.LVL39:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1585              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU535
 1586              	.LBE221:
 1587              	.LBE220:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1588              		.loc 1 212 9 is_stmt 1 view .LVU536
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1589              		.loc 1 212 51 view .LVU537
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1590              		.loc 1 212 15 is_stmt 0 view .LVU538
 1591 0428 0224     		movs	r4, #2
 1592 042a 0E68     		ldr	r6, [r1]
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1593              		.loc 1 212 51 view .LVU539
 1594 042c 3442     		tst	r4, r6
 1595 042e 00D1     		bne	.LCB1338
 1596 0430 5CE6     		b	.L26	@long jump
 1597              	.LCB1338:
 214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1598              		.loc 1 214 11 is_stmt 1 view .LVU540
 1599              	.LBB222:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1600              		.loc 1 48 10 view .LVU541
 1601              	.LBB118:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1602              		.loc 1 50 2 view .LVU542
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1603              		.loc 1 51 2 view .LVU543
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1604              		.loc 1 51 13 is_stmt 0 view .LVU544
 1605 0432 9E1C     		adds	r6, r3, #2
 1606 0434 1660     		str	r6, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1607              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU545
 1608              	.LBE118:
 1609              	.LBE222:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1610              		.loc 1 212 51 view .LVU546
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1611              		.loc 1 212 15 is_stmt 0 view .LVU547
 1612 0436 0E68     		ldr	r6, [r1]
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1613              		.loc 1 212 51 view .LVU548
 1614 0438 3442     		tst	r4, r6
 1615 043a 00D1     		bne	.LCB1354
 1616 043c 56E6     		b	.L26	@long jump
 1617              	.LCB1354:
 214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1618              		.loc 1 214 11 is_stmt 1 view .LVU549
 1619              	.LBB223:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1620              		.loc 1 48 10 view .LVU550
 1621              	.LBB119:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1622              		.loc 1 50 2 view .LVU551
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1623              		.loc 1 51 2 view .LVU552
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1624              		.loc 1 51 13 is_stmt 0 view .LVU553
 1625 043e DE1C     		adds	r6, r3, #3
 1626 0440 1660     		str	r6, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1627              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU554
 1628              	.LBE119:
 1629              	.LBE223:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1630              		.loc 1 212 51 view .LVU555
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1631              		.loc 1 212 15 is_stmt 0 view .LVU556
 1632 0442 0968     		ldr	r1, [r1]
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1633              		.loc 1 212 51 view .LVU557
 1634 0444 0C42     		tst	r4, r1
 1635 0446 00D0     		beq	.LCB1370
 1636 0448 38E6     		b	.L148	@long jump
 1637              	.LCB1370:
 1638 044a 4FE6     		b	.L26
 1639              	.LVL40:
 1640              	.L158:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1641              		.loc 1 212 51 view .LVU558
 1642 044c 4246     		mov	r2, r8
 1643 044e 1A60     		str	r2, [r3]
 1644 0450 36E6     		b	.L22
 1645              	.LVL41:
 1646              	.L163:
 347:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 1647              		.loc 1 347 7 is_stmt 1 view .LVU559
 1648 0452 0424     		movs	r4, #4
 1649 0454 516B     		ldr	r1, [r2, #52]
 1650 0456 2143     		orrs	r1, r4
 1651 0458 5163     		str	r1, [r2, #52]
 350:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 1652              		.loc 1 350 7 view .LVU560
 1653 045a 516B     		ldr	r1, [r2, #52]
 1654 045c 0B43     		orrs	r3, r1
 1655 045e 5363     		str	r3, [r2, #52]
 353:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1656              		.loc 1 353 7 view .LVU561
 1657              	.LBB224:
 1658              	.LBI224:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1659              		.loc 1 48 10 view .LVU562
 1660              	.LBB225:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1661              		.loc 1 50 2 view .LVU563
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1662              		.loc 1 51 2 view .LVU564
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1663              		.loc 1 51 13 is_stmt 0 view .LVU565
 1664 0460 274B     		ldr	r3, .L169+24
 1665 0462 1968     		ldr	r1, [r3]
 1666 0464 4C1C     		adds	r4, r1, #1
 1667 0466 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1668              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU566
 1669              	.LVL42:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1670              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU567
 1671              	.LBE225:
 1672              	.LBE224:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1673              		.loc 1 356 7 is_stmt 1 view .LVU568
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1674              		.loc 1 356 51 view .LVU569
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1675              		.loc 1 356 13 is_stmt 0 view .LVU570
 1676 0468 0224     		movs	r4, #2
 1677 046a 556B     		ldr	r5, [r2, #52]
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1678              		.loc 1 356 51 view .LVU571
 1679 046c 2C42     		tst	r4, r5
 1680 046e 08D1     		bne	.L64
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1681              		.loc 1 358 9 is_stmt 1 view .LVU572
 1682              	.LBB226:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1683              		.loc 1 48 10 view .LVU573
 1684              	.LBB170:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1685              		.loc 1 50 2 view .LVU574
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1686              		.loc 1 51 2 view .LVU575
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1687              		.loc 1 51 16 discriminator 1 view .LVU576
 1688              	.LBE170:
 1689              	.LBE226:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1690              		.loc 1 356 51 view .LVU577
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1691              		.loc 1 356 13 is_stmt 0 view .LVU578
 1692 0470 556B     		ldr	r5, [r2, #52]
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1693              		.loc 1 356 51 view .LVU579
 1694 0472 2C42     		tst	r4, r5
 1695 0474 32D1     		bne	.L65
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1696              		.loc 1 358 9 is_stmt 1 view .LVU580
 1697              	.LBB227:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1698              		.loc 1 48 10 view .LVU581
 1699              	.LBB171:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1700              		.loc 1 50 2 view .LVU582
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1701              		.loc 1 51 2 view .LVU583
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1702              		.loc 1 51 16 discriminator 1 view .LVU584
 1703              	.LBE171:
 1704              	.LBE227:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1705              		.loc 1 356 51 view .LVU585
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1706              		.loc 1 356 13 is_stmt 0 view .LVU586
 1707 0476 526B     		ldr	r2, [r2, #52]
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1708              		.loc 1 356 51 view .LVU587
 1709 0478 1442     		tst	r4, r2
 1710 047a 00D1     		bne	.LCB1444
 1711 047c DAE6     		b	.L66	@long jump
 1712              	.LCB1444:
 1713              	.LBB228:
 1714              	.LBB172:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1715              		.loc 1 51 13 view .LVU588
 1716 047e 0331     		adds	r1, r1, #3
 1717              	.LVL43:
 1718              	.L67:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1719              		.loc 1 51 13 view .LVU589
 1720 0480 1960     		str	r1, [r3]
 1721              	.LVL44:
 1722              	.L64:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1723              		.loc 1 51 13 view .LVU590
 1724              	.LBE172:
 1725              	.LBE228:
 365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 1726              		.loc 1 365 7 is_stmt 1 view .LVU591
 1727 0482 F824     		movs	r4, #248
 1728 0484 1949     		ldr	r1, .L169+4
 1729 0486 8369     		ldr	r3, [r0, #24]
 1730 0488 4A6B     		ldr	r2, [r1, #52]
 1731 048a DB00     		lsls	r3, r3, #3
 1732 048c A243     		bics	r2, r4
 1733 048e 1343     		orrs	r3, r2
 1734 0490 4B63     		str	r3, [r1, #52]
 1735 0492 DDE6     		b	.L62
 1736              	.LVL45:
 1737              	.L162:
 1738              	.LBB229:
 332:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 1739              		.loc 1 332 7 view .LVU592
 1740 0494 154A     		ldr	r2, .L169+4
 1741 0496 1B49     		ldr	r1, .L169+28
 1742 0498 D369     		ldr	r3, [r2, #28]
 1743 049a 0B40     		ands	r3, r1
 1744 049c D361     		str	r3, [r2, #28]
 1745 049e A8E6     		b	.L44
 1746              	.LVL46:
 1747              	.L80:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1748              		.loc 1 288 13 is_stmt 0 view .LVU593
 1749 04a0 6246     		mov	r2, ip
 1750 04a2 76E6     		b	.L46
 1751              	.LVL47:
 1752              	.L161:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1753              		.loc 1 298 5 is_stmt 1 discriminator 7 view .LVU594
 1754 04a4 0427     		movs	r7, #4
 1755 04a6 114C     		ldr	r4, .L169+4
 1756 04a8 266A     		ldr	r6, [r4, #32]
 1757 04aa 3E43     		orrs	r6, r7
 1758 04ac 2662     		str	r6, [r4, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1759              		.loc 1 298 5 discriminator 7 view .LVU595
 1760 04ae 266A     		ldr	r6, [r4, #32]
 1761 04b0 033F     		subs	r7, r7, #3
 1762 04b2 3E43     		orrs	r6, r7
 1763 04b4 2662     		str	r6, [r4, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1764              		.loc 1 298 5 discriminator 10 view .LVU596
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1765              		.loc 1 300 5 view .LVU597
 1766 04b6 84E6     		b	.L50
 1767              	.LVL48:
 1768              	.L165:
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1769              		.loc 1 300 5 is_stmt 0 view .LVU598
 1770              	.LBE229:
 1771              	.LBB230:
 1772              	.LBB165:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1773              		.loc 1 51 13 view .LVU599
 1774 04b8 0331     		adds	r1, r1, #3
 1775              	.LVL49:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1776              		.loc 1 51 13 view .LVU600
 1777 04ba 1960     		str	r1, [r3]
 1778 04bc C8E6     		b	.L62
 1779              	.LVL50:
 1780              	.L154:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1781              		.loc 1 51 13 view .LVU601
 1782              	.LBE165:
 1783              	.LBE230:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1784              		.loc 1 123 7 is_stmt 1 discriminator 7 view .LVU602
 1785 04be 8026     		movs	r6, #128
 1786 04c0 0A4A     		ldr	r2, .L169+4
 1787 04c2 F602     		lsls	r6, r6, #11
 1788 04c4 1768     		ldr	r7, [r2]
 1789 04c6 3E43     		orrs	r6, r7
 1790 04c8 1660     		str	r6, [r2]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1791              		.loc 1 123 7 discriminator 7 view .LVU603
 1792 04ca 8026     		movs	r6, #128
 1793 04cc 1768     		ldr	r7, [r2]
 1794 04ce 7602     		lsls	r6, r6, #9
 1795 04d0 3E43     		orrs	r6, r7
 1796 04d2 1660     		str	r6, [r2]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1797              		.loc 1 123 7 discriminator 10 view .LVU604
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1798              		.loc 1 127 7 view .LVU605
 1799 04d4 BEE5     		b	.L17
 1800              	.LVL51:
 1801              	.L70:
 1802              	.LBB231:
 1803              	.LBB166:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1804              		.loc 1 51 13 is_stmt 0 view .LVU606
 1805 04d6 0231     		adds	r1, r1, #2
 1806              	.LVL52:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1807              		.loc 1 51 13 view .LVU607
 1808 04d8 1960     		str	r1, [r3]
 1809 04da B9E6     		b	.L62
 1810              	.LVL53:
 1811              	.L65:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1812              		.loc 1 51 13 view .LVU608
 1813              	.LBE166:
 1814              	.LBE231:
 1815              	.LBB232:
 1816              	.LBB173:
 1817 04dc 0231     		adds	r1, r1, #2
 1818              	.LVL54:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1819              		.loc 1 51 13 view .LVU609
 1820 04de CFE7     		b	.L67
 1821              	.LVL55:
 1822              	.L81:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1823              		.loc 1 51 13 view .LVU610
 1824              	.LBE173:
 1825              	.LBE232:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1826              		.loc 1 476 52 view .LVU611
 1827 04e0 2A00     		movs	r2, r5
 1828              	.LBB233:
 1829              	.LBB200:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1830              		.loc 1 51 13 view .LVU612
 1831 04e2 0D00     		movs	r5, r1
 1832 04e4 1100     		movs	r1, r2
 1833 04e6 23E7     		b	.L75
 1834              	.L170:
 1835              		.align	2
 1836              	.L169:
 1837 04e8 FFFFFFFE 		.word	-16777217
 1838 04ec 00100240 		.word	1073876992
 1839 04f0 FFFFC2FF 		.word	-3997697
 1840 04f4 FFFFFEFF 		.word	-65537
 1841 04f8 FFFFFBFF 		.word	-262145
 1842 04fc 8A130000 		.word	5002
 1843 0500 00000000 		.word	.LANCHOR0
 1844 0504 FFFFFFEF 		.word	-268435457
 1845              	.LBE200:
 1846              	.LBE233:
 1847              		.cfi_endproc
 1848              	.LFE41:
 1850              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1851              		.align	1
 1852              		.p2align 2,,3
 1853              		.global	HAL_RCC_ClockConfig
 1854              		.syntax unified
 1855              		.code	16
 1856              		.thumb_func
 1858              	HAL_RCC_ClockConfig:
 1859              	.LVL56:
 1860              	.LFB42:
 529:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 530:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
 531:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 532:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         parameters in the RCC_ClkInitStruct.
 533:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 534:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         contains the configuration information for the RCC peripheral.
 535:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  FLatency FLASH Latency                   
 536:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *          The value of this parameter depend on device used within the same series
 537:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 538:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 539:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
 540:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 541:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 542:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         of failure of the HSE used directly or indirectly as system clock
 543:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         (if the Clock Security System CSS is enabled).
 544:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *           
 545:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   A switch from one clock source to another occurs only if the target
 546:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 547:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         If a clock source which is not yet ready is selected, the switch will
 548:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         occur when the clock source will be ready. 
 549:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 550:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         currently used as system clock source.
 551:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
 552:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
 553:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1861              		.loc 1 554 1 is_stmt 1 view -0
 1862              		.cfi_startproc
 1863              		@ args = 0, pretend = 0, frame = 0
 1864              		@ frame_needed = 0, uses_anonymous_args = 0
 555:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1865              		.loc 1 555 3 view .LVU614
 556:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 557:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 558:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(RCC_ClkInitStruct != NULL);
 1866              		.loc 1 558 3 view .LVU615
 559:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 1867              		.loc 1 559 3 view .LVU616
 560:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1868              		.loc 1 560 3 view .LVU617
 561:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 562:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 563:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   must be correctly programmed according to the frequency of the CPU clock 
 564:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     (HCLK) of the device. */
 565:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 566:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 567:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 1869              		.loc 1 567 3 view .LVU618
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1870              		.loc 1 554 1 is_stmt 0 view .LVU619
 1871 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1872              	.LCFI3:
 1873              		.cfi_def_cfa_offset 20
 1874              		.cfi_offset 4, -20
 1875              		.cfi_offset 5, -16
 1876              		.cfi_offset 6, -12
 1877              		.cfi_offset 7, -8
 1878              		.cfi_offset 14, -4
 1879              		.loc 1 567 29 view .LVU620
 1880 0002 0123     		movs	r3, #1
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1881              		.loc 1 554 1 view .LVU621
 1882 0004 D646     		mov	lr, r10
 1883 0006 4F46     		mov	r7, r9
 1884 0008 4646     		mov	r6, r8
 1885              		.loc 1 567 23 view .LVU622
 1886 000a 584C     		ldr	r4, .L222
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1887              		.loc 1 554 1 view .LVU623
 1888 000c C0B5     		push	{r6, r7, lr}
 1889              	.LCFI4:
 1890              		.cfi_def_cfa_offset 32
 1891              		.cfi_offset 8, -32
 1892              		.cfi_offset 9, -28
 1893              		.cfi_offset 10, -24
 1894              		.loc 1 567 23 view .LVU624
 1895 000e 2268     		ldr	r2, [r4]
 1896              		.loc 1 567 29 view .LVU625
 1897 0010 1A40     		ands	r2, r3
 1898              		.loc 1 567 5 view .LVU626
 1899 0012 8A42     		cmp	r2, r1
 1900 0014 09D2     		bcs	.L175
 568:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {    
 569:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 570:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1901              		.loc 1 570 5 is_stmt 1 view .LVU627
 1902 0016 2268     		ldr	r2, [r4]
 1903 0018 9A43     		bics	r2, r3
 1904 001a 0A43     		orrs	r2, r1
 1905 001c 2260     		str	r2, [r4]
 571:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 572:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 573:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 574:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 1906              		.loc 1 574 5 view .LVU628
 1907              		.loc 1 574 14 is_stmt 0 view .LVU629
 1908 001e 2268     		ldr	r2, [r4]
 1909              		.loc 1 574 20 view .LVU630
 1910 0020 1340     		ands	r3, r2
 1911              		.loc 1 574 7 view .LVU631
 1912 0022 8B42     		cmp	r3, r1
 1913 0024 01D0     		beq	.L175
 1914              	.L180:
 575:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 576:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_ERROR;
 1915              		.loc 1 576 14 view .LVU632
 1916 0026 0120     		movs	r0, #1
 1917              	.LVL57:
 1918              		.loc 1 576 14 view .LVU633
 1919 0028 4AE0     		b	.L176
 1920              	.LVL58:
 1921              	.L175:
 577:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 578:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 579:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 580:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 581:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1922              		.loc 1 581 3 is_stmt 1 view .LVU634
 1923              		.loc 1 581 25 is_stmt 0 view .LVU635
 1924 002a 0468     		ldr	r4, [r0]
 1925              		.loc 1 581 5 view .LVU636
 1926 002c A307     		lsls	r3, r4, #30
 1927 002e 06D5     		bpl	.L174
 582:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 583:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 1928              		.loc 1 583 5 is_stmt 1 view .LVU637
 584:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1929              		.loc 1 584 5 view .LVU638
 1930 0030 F025     		movs	r5, #240
 1931 0032 4F4A     		ldr	r2, .L222+4
 1932 0034 5368     		ldr	r3, [r2, #4]
 1933 0036 AB43     		bics	r3, r5
 1934 0038 8568     		ldr	r5, [r0, #8]
 1935 003a 2B43     		orrs	r3, r5
 1936 003c 5360     		str	r3, [r2, #4]
 1937              	.L174:
 585:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 586:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 587:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 588:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1938              		.loc 1 588 3 view .LVU639
 1939              		.loc 1 588 5 is_stmt 0 view .LVU640
 1940 003e E307     		lsls	r3, r4, #31
 1941 0040 2AD5     		bpl	.L178
 589:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {    
 590:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 1942              		.loc 1 590 5 is_stmt 1 view .LVU641
 591:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 592:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* HSE is selected as System Clock Source */
 593:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1943              		.loc 1 593 5 view .LVU642
 594:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 595:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSE ready flag */  
 596:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 1944              		.loc 1 596 10 is_stmt 0 view .LVU643
 1945 0042 4B4E     		ldr	r6, .L222+4
 593:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1946              		.loc 1 593 25 view .LVU644
 1947 0044 4368     		ldr	r3, [r0, #4]
 1948              		.loc 1 596 10 view .LVU645
 1949 0046 3268     		ldr	r2, [r6]
 593:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1950              		.loc 1 593 7 view .LVU646
 1951 0048 012B     		cmp	r3, #1
 1952 004a 6AD0     		beq	.L220
 597:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 598:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 599:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 600:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 601:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* PLL is selected as System Clock Source */
 602:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1953              		.loc 1 602 10 is_stmt 1 view .LVU647
 1954              		.loc 1 602 12 is_stmt 0 view .LVU648
 1955 004c 022B     		cmp	r3, #2
 1956 004e 44D0     		beq	.L221
 603:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 604:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the PLL ready flag */  
 605:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 606:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 607:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 608:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 609:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 610:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(RCC_CFGR_SWS_HSI48)
 611:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* HSI48 is selected as System Clock Source */
 612:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 613:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 614:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI48 ready flag */
 615:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 616:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 617:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 618:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 619:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 620:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* RCC_CFGR_SWS_HSI48 */
 621:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* HSI is selected as System Clock Source */
 622:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 623:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 624:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI ready flag */  
 625:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 1957              		.loc 1 625 7 is_stmt 1 view .LVU649
 1958              		.loc 1 625 9 is_stmt 0 view .LVU650
 1959 0050 9207     		lsls	r2, r2, #30
 1960 0052 E8D5     		bpl	.L180
 626:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 627:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 628:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 629:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 630:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 1961              		.loc 1 630 5 is_stmt 1 view .LVU651
 1962 0054 0325     		movs	r5, #3
 1963 0056 7268     		ldr	r2, [r6, #4]
 1964 0058 AA43     		bics	r2, r5
 1965 005a 1343     		orrs	r3, r2
 1966 005c 7360     		str	r3, [r6, #4]
 631:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 632:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Get Start Tick */
 633:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 1967              		.loc 1 633 5 view .LVU652
 1968              	.LBB234:
 1969              	.LBI234:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1970              		.loc 1 48 10 view .LVU653
 1971              	.LBB235:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1972              		.loc 1 50 2 view .LVU654
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1973              		.loc 1 51 2 view .LVU655
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1974              		.loc 1 51 13 is_stmt 0 view .LVU656
 1975 005e 454B     		ldr	r3, .L222+8
 1976 0060 9A46     		mov	r10, r3
 1977 0062 5246     		mov	r2, r10
 1978 0064 1F68     		ldr	r7, [r3]
 1979 0066 7B1C     		adds	r3, r7, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1980              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU657
 1981              	.LVL59:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1982              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU658
 1983              	.LBE235:
 1984              	.LBE234:
 634:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 635:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1985              		.loc 1 635 5 is_stmt 1 view .LVU659
 1986              	.LBB243:
 1987              	.LBB236:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1988              		.loc 1 51 13 is_stmt 0 view .LVU660
 1989 0068 1360     		str	r3, [r2]
 1990              	.LBE236:
 1991              	.LBE243:
 636:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 638:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 639:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 640:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 641:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 642:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 643:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 644:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 645:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1992              		.loc 1 645 10 is_stmt 1 view .LVU661
 1993              	.LBB244:
 1994              	.LBB237:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1995              		.loc 1 51 13 is_stmt 0 view .LVU662
 1996 006a 0022     		movs	r2, #0
 1997 006c 9446     		mov	ip, r2
 1998              	.LBE237:
 1999              	.LBE244:
 646:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 648:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 650:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 651:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 652:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 653:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 654:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 655:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(RCC_CFGR_SWS_HSI48)
 656:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 657:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 658:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 659:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 660:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 661:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 662:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 663:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 664:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 665:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 666:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* RCC_CFGR_SWS_HSI48 */
 667:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 668:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 2000              		.loc 1 669 14 view .LVU663
 2001 006e 0C32     		adds	r2, r2, #12
 2002 0070 9046     		mov	r8, r2
 670:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 671:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2003              		.loc 1 671 11 discriminator 1 view .LVU664
 2004 0072 414A     		ldr	r2, .L222+12
 2005 0074 9146     		mov	r9, r2
 2006 0076 06E0     		b	.L184
 2007              	.L190:
 2008              		.loc 1 671 9 is_stmt 1 view .LVU665
 2009              	.LBB245:
 2010              	.LBI245:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2011              		.loc 1 48 10 view .LVU666
 2012              	.LBB246:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2013              		.loc 1 50 2 view .LVU667
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2014              		.loc 1 51 2 view .LVU668
 2015 0078 0122     		movs	r2, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2016              		.loc 1 51 13 is_stmt 0 view .LVU669
 2017 007a 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2018              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU670
 2019 007c 9446     		mov	ip, r2
 2020              	.LBE246:
 2021              	.LBE245:
 2022              		.loc 1 671 11 is_stmt 0 discriminator 1 view .LVU671
 2023 007e DA1B     		subs	r2, r3, r7
 2024 0080 013A     		subs	r2, r2, #1
 2025 0082 4A45     		cmp	r2, r9
 2026 0084 6ED8     		bhi	.L186
 2027              	.L184:
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2028              		.loc 1 669 44 is_stmt 1 view .LVU672
 2029 0086 4546     		mov	r5, r8
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2030              		.loc 1 669 14 is_stmt 0 view .LVU673
 2031 0088 7268     		ldr	r2, [r6, #4]
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2032              		.loc 1 669 44 view .LVU674
 2033 008a 1542     		tst	r5, r2
 2034 008c F4D1     		bne	.L190
 2035 008e 6246     		mov	r2, ip
 2036 0090 002A     		cmp	r2, #0
 2037 0092 01D0     		beq	.L178
 2038              	.LVL60:
 2039              	.L218:
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2040              		.loc 1 669 44 view .LVU675
 2041 0094 5246     		mov	r2, r10
 2042 0096 1360     		str	r3, [r2]
 2043              	.L178:
 672:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 673:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 674:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 675:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 676:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }      
 677:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }    
 678:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 679:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 2044              		.loc 1 679 3 is_stmt 1 view .LVU676
 2045              		.loc 1 679 29 is_stmt 0 view .LVU677
 2046 0098 0125     		movs	r5, #1
 2047              		.loc 1 679 23 view .LVU678
 2048 009a 344A     		ldr	r2, .L222
 2049 009c 1368     		ldr	r3, [r2]
 2050              		.loc 1 679 29 view .LVU679
 2051 009e 2B40     		ands	r3, r5
 2052              		.loc 1 679 5 view .LVU680
 2053 00a0 8B42     		cmp	r3, r1
 2054 00a2 12D8     		bhi	.L191
 2055              	.L194:
 680:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {    
 681:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 682:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 683:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 684:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 685:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 687:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 688:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_ERROR;
 689:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 690:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }    
 691:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 692:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 693:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2056              		.loc 1 693 3 is_stmt 1 view .LVU681
 2057              		.loc 1 693 5 is_stmt 0 view .LVU682
 2058 00a4 6407     		lsls	r4, r4, #29
 2059 00a6 06D5     		bpl	.L193
 694:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 695:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 2060              		.loc 1 695 5 is_stmt 1 view .LVU683
 696:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 2061              		.loc 1 696 5 view .LVU684
 2062 00a8 314A     		ldr	r2, .L222+4
 2063 00aa 3449     		ldr	r1, .L222+16
 2064              	.LVL61:
 2065              		.loc 1 696 5 is_stmt 0 view .LVU685
 2066 00ac 5368     		ldr	r3, [r2, #4]
 2067 00ae 0B40     		ands	r3, r1
 2068 00b0 C168     		ldr	r1, [r0, #12]
 2069 00b2 0B43     		orrs	r3, r1
 2070 00b4 5360     		str	r3, [r2, #4]
 2071              	.L193:
 697:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 698:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 699:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Update the SystemCoreClock global variable */
 700:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_
 701:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   SystemCoreClock = 7372800;
 2072              		.loc 1 701 3 is_stmt 1 view .LVU686
 2073              		.loc 1 701 19 is_stmt 0 view .LVU687
 2074 00b6 E122     		movs	r2, #225
 702:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 703:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure the source of time base considering new system clocks settings*/
 704:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   //HAL_InitTick (TICK_INT_PRIORITY);
 705:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 706:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 2075              		.loc 1 706 10 view .LVU688
 2076 00b8 0020     		movs	r0, #0
 2077              	.LVL62:
 701:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2078              		.loc 1 701 19 view .LVU689
 2079 00ba 314B     		ldr	r3, .L222+20
 2080 00bc D203     		lsls	r2, r2, #15
 2081 00be 1A60     		str	r2, [r3]
 2082              		.loc 1 706 3 is_stmt 1 view .LVU690
 2083              	.L176:
 707:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2084              		.loc 1 707 1 is_stmt 0 view .LVU691
 2085              		@ sp needed
 2086 00c0 E0BC     		pop	{r5, r6, r7}
 2087 00c2 BA46     		mov	r10, r7
 2088 00c4 B146     		mov	r9, r6
 2089 00c6 A846     		mov	r8, r5
 2090 00c8 F0BD     		pop	{r4, r5, r6, r7, pc}
 2091              	.LVL63:
 2092              	.L191:
 682:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2093              		.loc 1 682 5 is_stmt 1 view .LVU692
 2094 00ca 1368     		ldr	r3, [r2]
 2095 00cc AB43     		bics	r3, r5
 2096 00ce 1360     		str	r3, [r2]
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2097              		.loc 1 686 5 view .LVU693
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2098              		.loc 1 686 14 is_stmt 0 view .LVU694
 2099 00d0 1368     		ldr	r3, [r2]
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2100              		.loc 1 686 7 view .LVU695
 2101 00d2 1D42     		tst	r5, r3
 2102 00d4 E6D0     		beq	.L194
 576:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 2103              		.loc 1 576 14 view .LVU696
 2104 00d6 0120     		movs	r0, #1
 2105              	.LVL64:
 576:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 2106              		.loc 1 576 14 view .LVU697
 2107 00d8 F2E7     		b	.L176
 2108              	.LVL65:
 2109              	.L221:
 605:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2110              		.loc 1 605 7 is_stmt 1 view .LVU698
 605:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2111              		.loc 1 605 9 is_stmt 0 view .LVU699
 2112 00da 9201     		lsls	r2, r2, #6
 2113 00dc A3D5     		bpl	.L180
 630:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2114              		.loc 1 630 5 is_stmt 1 view .LVU700
 2115 00de 0325     		movs	r5, #3
 2116 00e0 7268     		ldr	r2, [r6, #4]
 2117 00e2 AA43     		bics	r2, r5
 2118 00e4 1343     		orrs	r3, r2
 2119 00e6 7360     		str	r3, [r6, #4]
 633:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2120              		.loc 1 633 5 view .LVU701
 2121              	.LBB247:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2122              		.loc 1 48 10 view .LVU702
 2123              	.LBB238:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2124              		.loc 1 50 2 view .LVU703
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2125              		.loc 1 51 2 view .LVU704
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2126              		.loc 1 51 13 is_stmt 0 view .LVU705
 2127 00e8 224B     		ldr	r3, .L222+8
 2128 00ea 9A46     		mov	r10, r3
 2129 00ec 5246     		mov	r2, r10
 2130 00ee 1F68     		ldr	r7, [r3]
 2131 00f0 7B1C     		adds	r3, r7, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2132              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU706
 2133              	.LVL66:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2134              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU707
 2135              	.LBE238:
 2136              	.LBE247:
 635:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2137              		.loc 1 635 5 is_stmt 1 view .LVU708
 2138              	.LBB248:
 2139              	.LBB239:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2140              		.loc 1 51 13 is_stmt 0 view .LVU709
 2141 00f2 1360     		str	r3, [r2]
 2142              	.LBE239:
 2143              	.LBE248:
 645:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2144              		.loc 1 645 10 is_stmt 1 view .LVU710
 2145              	.LBB249:
 2146              	.LBB240:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2147              		.loc 1 51 13 is_stmt 0 view .LVU711
 2148 00f4 0022     		movs	r2, #0
 2149 00f6 9046     		mov	r8, r2
 2150              	.LBE240:
 2151              	.LBE249:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2152              		.loc 1 647 14 view .LVU712
 2153 00f8 0C32     		adds	r2, r2, #12
 2154 00fa 9446     		mov	ip, r2
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2155              		.loc 1 649 11 discriminator 1 view .LVU713
 2156 00fc 1E4A     		ldr	r2, .L222+12
 2157 00fe 9146     		mov	r9, r2
 2158 0100 06E0     		b	.L185
 2159              	.L189:
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2160              		.loc 1 649 9 is_stmt 1 view .LVU714
 2161              	.LBB250:
 2162              	.LBI250:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2163              		.loc 1 48 10 view .LVU715
 2164              	.LBB251:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2165              		.loc 1 50 2 view .LVU716
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2166              		.loc 1 51 2 view .LVU717
 2167 0102 0122     		movs	r2, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2168              		.loc 1 51 13 is_stmt 0 view .LVU718
 2169 0104 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2170              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU719
 2171 0106 9046     		mov	r8, r2
 2172              	.LBE251:
 2173              	.LBE250:
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2174              		.loc 1 649 11 is_stmt 0 discriminator 1 view .LVU720
 2175 0108 DA1B     		subs	r2, r3, r7
 2176 010a 013A     		subs	r2, r2, #1
 2177 010c 4A45     		cmp	r2, r9
 2178 010e 29D8     		bhi	.L186
 2179              	.L185:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2180              		.loc 1 647 44 is_stmt 1 view .LVU721
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2181              		.loc 1 647 14 is_stmt 0 view .LVU722
 2182 0110 6546     		mov	r5, ip
 2183 0112 7268     		ldr	r2, [r6, #4]
 2184 0114 2A40     		ands	r2, r5
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2185              		.loc 1 647 44 view .LVU723
 2186 0116 082A     		cmp	r2, #8
 2187 0118 F3D1     		bne	.L189
 2188              	.LVL67:
 2189              	.L219:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2190              		.loc 1 647 44 view .LVU724
 2191 011a 4246     		mov	r2, r8
 2192 011c 002A     		cmp	r2, #0
 2193 011e B9D1     		bne	.L218
 2194 0120 BAE7     		b	.L178
 2195              	.LVL68:
 2196              	.L220:
 596:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2197              		.loc 1 596 7 is_stmt 1 view .LVU725
 596:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2198              		.loc 1 596 9 is_stmt 0 view .LVU726
 2199 0122 9203     		lsls	r2, r2, #14
 2200 0124 00D4     		bmi	.LCB1918
 2201 0126 7EE7     		b	.L180	@long jump
 2202              	.LCB1918:
 630:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2203              		.loc 1 630 5 is_stmt 1 view .LVU727
 2204 0128 0325     		movs	r5, #3
 2205 012a 7268     		ldr	r2, [r6, #4]
 2206 012c AA43     		bics	r2, r5
 2207 012e 1343     		orrs	r3, r2
 2208 0130 7360     		str	r3, [r6, #4]
 633:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2209              		.loc 1 633 5 view .LVU728
 2210              	.LBB252:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2211              		.loc 1 48 10 view .LVU729
 2212              	.LBB241:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2213              		.loc 1 50 2 view .LVU730
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2214              		.loc 1 51 2 view .LVU731
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2215              		.loc 1 51 13 is_stmt 0 view .LVU732
 2216 0132 104B     		ldr	r3, .L222+8
 2217 0134 9A46     		mov	r10, r3
 2218 0136 5246     		mov	r2, r10
 2219 0138 1F68     		ldr	r7, [r3]
 2220 013a 7B1C     		adds	r3, r7, #1
 2221 013c 1360     		str	r3, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2222              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU733
 2223              	.LVL69:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2224              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU734
 2225              	.LBE241:
 2226              	.LBE252:
 635:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2227              		.loc 1 635 5 is_stmt 1 view .LVU735
 2228 013e 114A     		ldr	r2, .L222+24
 2229 0140 9446     		mov	ip, r2
 2230              	.LBB253:
 2231              	.LBB242:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2232              		.loc 1 51 13 is_stmt 0 view .LVU736
 2233 0142 0022     		movs	r2, #0
 2234 0144 9046     		mov	r8, r2
 2235              	.LBE242:
 2236              	.LBE253:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2237              		.loc 1 637 14 view .LVU737
 2238 0146 0C32     		adds	r2, r2, #12
 2239 0148 6744     		add	r7, r7, ip
 2240              	.LVL70:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2241              		.loc 1 637 14 view .LVU738
 2242 014a 9446     		mov	ip, r2
 2243 014c 04E0     		b	.L181
 2244              	.L187:
 639:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2245              		.loc 1 639 9 is_stmt 1 view .LVU739
 2246              	.LBB254:
 2247              	.LBI254:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2248              		.loc 1 48 10 view .LVU740
 2249              	.LBB255:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2250              		.loc 1 50 2 view .LVU741
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2251              		.loc 1 51 2 view .LVU742
 2252 014e 0122     		movs	r2, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2253              		.loc 1 51 13 is_stmt 0 view .LVU743
 2254 0150 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2255              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU744
 2256 0152 9046     		mov	r8, r2
 2257              	.LBE255:
 2258              	.LBE254:
 639:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2259              		.loc 1 639 11 is_stmt 0 discriminator 1 view .LVU745
 2260 0154 9F42     		cmp	r7, r3
 2261 0156 05D0     		beq	.L186
 2262              	.L181:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2263              		.loc 1 637 44 is_stmt 1 view .LVU746
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2264              		.loc 1 637 14 is_stmt 0 view .LVU747
 2265 0158 6546     		mov	r5, ip
 2266 015a 7268     		ldr	r2, [r6, #4]
 2267 015c 2A40     		ands	r2, r5
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2268              		.loc 1 637 44 view .LVU748
 2269 015e 042A     		cmp	r2, #4
 2270 0160 F5D1     		bne	.L187
 2271 0162 DAE7     		b	.L219
 2272              	.LVL71:
 2273              	.L186:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2274              		.loc 1 637 44 view .LVU749
 2275 0164 5246     		mov	r2, r10
 641:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2276              		.loc 1 641 18 view .LVU750
 2277 0166 0320     		movs	r0, #3
 2278              	.LVL72:
 641:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2279              		.loc 1 641 18 view .LVU751
 2280 0168 1360     		str	r3, [r2]
 2281 016a A9E7     		b	.L176
 2282              	.L223:
 2283              		.align	2
 2284              	.L222:
 2285 016c 00200240 		.word	1073881088
 2286 0170 00100240 		.word	1073876992
 2287 0174 00000000 		.word	.LANCHOR0
 2288 0178 88130000 		.word	5000
 2289 017c FFF8FFFF 		.word	-1793
 2290 0180 00000000 		.word	.LANCHOR1
 2291 0184 8A130000 		.word	5002
 2292              		.cfi_endproc
 2293              	.LFE42:
 2295              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
 2296              		.align	1
 2297              		.p2align 2,,3
 2298              		.global	HAL_RCCEx_PeriphCLKConfig
 2299              		.syntax unified
 2300              		.code	16
 2301              		.thumb_func
 2303              	HAL_RCCEx_PeriphCLKConfig:
 2304              	.LVL73:
 2305              	.LFB43:
 708:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 709:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 710:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2306              		.loc 1 710 1 is_stmt 1 view -0
 2307              		.cfi_startproc
 2308              		@ args = 0, pretend = 0, frame = 8
 2309              		@ frame_needed = 0, uses_anonymous_args = 0
 711:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 2310              		.loc 1 711 3 view .LVU753
 712:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t temp_reg = 0U;
 2311              		.loc 1 712 3 view .LVU754
 713:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 714:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 715:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 2312              		.loc 1 715 3 view .LVU755
 716:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 717:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*---------------------------- RTC configuration -------------------------------*/
 718:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 2313              		.loc 1 718 3 view .LVU756
 710:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 2314              		.loc 1 710 1 is_stmt 0 view .LVU757
 2315 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2316              	.LCFI5:
 2317              		.cfi_def_cfa_offset 20
 2318              		.cfi_offset 4, -20
 2319              		.cfi_offset 5, -16
 2320              		.cfi_offset 6, -12
 2321              		.cfi_offset 7, -8
 2322              		.cfi_offset 14, -4
 2323 0002 D646     		mov	lr, r10
 2324 0004 4F46     		mov	r7, r9
 2325 0006 4646     		mov	r6, r8
 2326 0008 C0B5     		push	{r6, r7, lr}
 2327              	.LCFI6:
 2328              		.cfi_def_cfa_offset 32
 2329              		.cfi_offset 8, -32
 2330              		.cfi_offset 9, -28
 2331              		.cfi_offset 10, -24
 2332              		.loc 1 718 21 view .LVU758
 2333 000a 0168     		ldr	r1, [r0]
 710:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 2334              		.loc 1 710 1 view .LVU759
 2335 000c 82B0     		sub	sp, sp, #8
 2336              	.LCFI7:
 2337              		.cfi_def_cfa_offset 40
 2338              		.loc 1 718 5 view .LVU760
 2339 000e CB03     		lsls	r3, r1, #15
 2340 0010 6BD5     		bpl	.L226
 2341              	.LBB256:
 719:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 720:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* check for RTC Parameters used to output RTCCLK */
 721:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 2342              		.loc 1 721 5 is_stmt 1 view .LVU761
 722:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 723:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     FlagStatus       pwrclkchanged = RESET;
 2343              		.loc 1 723 5 view .LVU762
 2344              	.LVL74:
 724:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 725:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* As soon as function is called to change RTC clock source, activation of the 
 726:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        power domain is done. */
 727:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Requires to enable write access to Backup Domain of necessary */
 728:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 2345              		.loc 1 728 5 view .LVU763
 2346              		.loc 1 728 8 is_stmt 0 view .LVU764
 2347 0012 8022     		movs	r2, #128
 723:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2348              		.loc 1 723 22 view .LVU765
 2349 0014 0025     		movs	r5, #0
 2350              		.loc 1 728 8 view .LVU766
 2351 0016 474B     		ldr	r3, .L262
 2352 0018 5205     		lsls	r2, r2, #21
 2353 001a DC69     		ldr	r4, [r3, #28]
 723:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2354              		.loc 1 723 22 view .LVU767
 2355 001c AC46     		mov	ip, r5
 2356              		.loc 1 728 7 view .LVU768
 2357 001e 1442     		tst	r4, r2
 2358 0020 08D1     		bne	.L227
 729:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 730:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2359              		.loc 1 730 5 is_stmt 1 view .LVU769
 2360              	.LBB257:
 2361              		.loc 1 730 5 view .LVU770
 2362              		.loc 1 730 5 view .LVU771
 2363 0022 DC69     		ldr	r4, [r3, #28]
 2364 0024 1443     		orrs	r4, r2
 2365 0026 DC61     		str	r4, [r3, #28]
 2366              		.loc 1 730 5 view .LVU772
 2367 0028 DB69     		ldr	r3, [r3, #28]
 2368 002a 1340     		ands	r3, r2
 2369 002c 0193     		str	r3, [sp, #4]
 2370              		.loc 1 730 5 view .LVU773
 2371 002e 019B     		ldr	r3, [sp, #4]
 2372              	.LBE257:
 2373              		.loc 1 730 5 view .LVU774
 731:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 2374              		.loc 1 731 7 view .LVU775
 2375              	.LVL75:
 2376              		.loc 1 731 21 is_stmt 0 view .LVU776
 2377 0030 0123     		movs	r3, #1
 2378 0032 9C46     		mov	ip, r3
 2379              	.LVL76:
 2380              	.L227:
 732:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 733:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 734:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 2381              		.loc 1 734 5 is_stmt 1 view .LVU777
 2382              		.loc 1 734 8 is_stmt 0 view .LVU778
 2383 0034 8025     		movs	r5, #128
 2384 0036 404C     		ldr	r4, .L262+4
 2385 0038 6D00     		lsls	r5, r5, #1
 2386 003a 2368     		ldr	r3, [r4]
 2387              		.loc 1 734 7 view .LVU779
 2388 003c 2B42     		tst	r3, r5
 2389 003e 16D1     		bne	.L229
 735:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 736:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable write access to Backup domain */
 737:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 2390              		.loc 1 737 7 is_stmt 1 view .LVU780
 2391 0040 2368     		ldr	r3, [r4]
 738:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 739:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait for Backup domain Write protection disable */
 740:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 741:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 742:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 2392              		.loc 1 742 12 is_stmt 0 view .LVU781
 2393 0042 0027     		movs	r7, #0
 737:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 2394              		.loc 1 737 7 view .LVU782
 2395 0044 2B43     		orrs	r3, r5
 2396 0046 2360     		str	r3, [r4]
 740:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 2397              		.loc 1 740 7 is_stmt 1 view .LVU783
 2398              	.LBB258:
 2399              	.LBI258:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2400              		.loc 1 48 10 view .LVU784
 2401              	.LBB259:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2402              		.loc 1 50 2 view .LVU785
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2403              		.loc 1 51 2 view .LVU786
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2404              		.loc 1 51 13 is_stmt 0 view .LVU787
 2405 0048 3C4B     		ldr	r3, .L262+8
 2406 004a 9846     		mov	r8, r3
 2407 004c 4246     		mov	r2, r8
 2408 004e 1E68     		ldr	r6, [r3]
 2409 0050 731C     		adds	r3, r6, #1
 2410 0052 1360     		str	r3, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2411              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU788
 2412              	.LVL77:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2413              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU789
 2414              	.LBE259:
 2415              	.LBE258:
 2416              		.loc 1 742 7 is_stmt 1 view .LVU790
 2417 0054 6636     		adds	r6, r6, #102
 2418              	.LVL78:
 2419              		.loc 1 742 12 is_stmt 0 view .LVU791
 2420 0056 03E0     		b	.L230
 2421              	.L232:
 743:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 744:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 2422              		.loc 1 744 9 is_stmt 1 view .LVU792
 2423              	.LBB260:
 2424              	.LBI260:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2425              		.loc 1 48 10 view .LVU793
 2426              	.LBB261:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2427              		.loc 1 50 2 view .LVU794
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2428              		.loc 1 51 2 view .LVU795
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2429              		.loc 1 51 13 is_stmt 0 view .LVU796
 2430 0058 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2431              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU797
 2432 005a 0127     		movs	r7, #1
 2433              	.LBE261:
 2434              	.LBE260:
 2435              		.loc 1 744 11 is_stmt 0 discriminator 1 view .LVU798
 2436 005c 9E42     		cmp	r6, r3
 2437 005e 65D0     		beq	.L231
 2438              	.L230:
 742:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2439              		.loc 1 742 13 is_stmt 1 view .LVU799
 2440 0060 2268     		ldr	r2, [r4]
 2441 0062 2A42     		tst	r2, r5
 2442 0064 F8D0     		beq	.L232
 2443 0066 002F     		cmp	r7, #0
 2444 0068 01D0     		beq	.L229
 2445 006a 4246     		mov	r2, r8
 2446 006c 1360     		str	r3, [r2]
 2447              	.LVL79:
 2448              	.L229:
 745:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 746:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 747:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 748:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 749:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 750:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 751:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 752:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 2449              		.loc 1 752 5 view .LVU800
 2450              		.loc 1 752 20 is_stmt 0 view .LVU801
 2451 006e 314A     		ldr	r2, .L262
 2452              		.loc 1 752 14 view .LVU802
 2453 0070 C023     		movs	r3, #192
 2454              		.loc 1 752 20 view .LVU803
 2455 0072 146A     		ldr	r4, [r2, #32]
 2456              		.loc 1 752 14 view .LVU804
 2457 0074 9B00     		lsls	r3, r3, #2
 2458 0076 2600     		movs	r6, r4
 753:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 2459              		.loc 1 753 64 discriminator 1 view .LVU805
 2460 0078 4568     		ldr	r5, [r0, #4]
 752:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 2461              		.loc 1 752 14 view .LVU806
 2462 007a 1E40     		ands	r6, r3
 2463              	.LVL80:
 2464              		.loc 1 753 5 is_stmt 1 view .LVU807
 2465              		.loc 1 753 7 is_stmt 0 view .LVU808
 2466 007c 1C42     		tst	r4, r3
 2467 007e 2BD0     		beq	.L235
 2468              		.loc 1 753 84 discriminator 1 view .LVU809
 2469 0080 2B40     		ands	r3, r5
 2470              		.loc 1 753 34 discriminator 1 view .LVU810
 2471 0082 B342     		cmp	r3, r6
 2472 0084 28D0     		beq	.L235
 754:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 755:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Store the content of BDCR register before the reset of Backup Domain */
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 2473              		.loc 1 756 7 is_stmt 1 view .LVU811
 757:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 758:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 2474              		.loc 1 758 7 is_stmt 0 view .LVU812
 2475 0086 8026     		movs	r6, #128
 2476              	.LVL81:
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 2477              		.loc 1 756 22 view .LVU813
 2478 0088 136A     		ldr	r3, [r2, #32]
 2479              		.loc 1 758 7 view .LVU814
 2480 008a 176A     		ldr	r7, [r2, #32]
 2481 008c 7602     		lsls	r6, r6, #9
 2482 008e 3E43     		orrs	r6, r7
 2483 0090 1662     		str	r6, [r2, #32]
 759:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 2484              		.loc 1 759 7 view .LVU815
 2485 0092 166A     		ldr	r6, [r2, #32]
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 2486              		.loc 1 756 16 view .LVU816
 2487 0094 2A4C     		ldr	r4, .L262+12
 2488              	.LVL82:
 2489              		.loc 1 759 7 view .LVU817
 2490 0096 2B4F     		ldr	r7, .L262+16
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 2491              		.loc 1 756 16 view .LVU818
 2492 0098 1C40     		ands	r4, r3
 2493              	.LVL83:
 758:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 2494              		.loc 1 758 7 is_stmt 1 view .LVU819
 2495              		.loc 1 759 7 view .LVU820
 2496 009a 3E40     		ands	r6, r7
 2497 009c 1662     		str	r6, [r2, #32]
 760:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Restore the Content of BDCR register */
 761:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       RCC->BDCR = temp_reg;
 2498              		.loc 1 761 7 view .LVU821
 2499              		.loc 1 761 17 is_stmt 0 view .LVU822
 2500 009e 1462     		str	r4, [r2, #32]
 762:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 763:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait for LSERDY if LSE was enabled */
 764:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 2501              		.loc 1 764 7 is_stmt 1 view .LVU823
 2502              		.loc 1 764 10 is_stmt 0 view .LVU824
 2503 00a0 DB07     		lsls	r3, r3, #31
 2504 00a2 19D5     		bpl	.L235
 765:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 766:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 767:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 2505              		.loc 1 767 9 is_stmt 1 view .LVU825
 2506              	.LBB262:
 2507              	.LBI262:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2508              		.loc 1 48 10 view .LVU826
 2509              	.LBB263:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2510              		.loc 1 50 2 view .LVU827
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2511              		.loc 1 51 2 view .LVU828
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2512              		.loc 1 51 13 is_stmt 0 view .LVU829
 2513 00a4 254B     		ldr	r3, .L262+8
 2514              	.LBE263:
 2515              	.LBE262:
 768:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 769:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till LSE is ready */  
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 2516              		.loc 1 770 14 view .LVU830
 2517 00a6 0027     		movs	r7, #0
 2518              	.LBB265:
 2519              	.LBB264:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2520              		.loc 1 51 13 view .LVU831
 2521 00a8 9846     		mov	r8, r3
 2522 00aa 4446     		mov	r4, r8
 2523              	.LVL84:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2524              		.loc 1 51 13 view .LVU832
 2525 00ac 1E68     		ldr	r6, [r3]
 2526 00ae 731C     		adds	r3, r6, #1
 2527 00b0 2360     		str	r3, [r4]
 2528              	.LVL85:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2529              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU833
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2530              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU834
 2531              	.LBE264:
 2532              	.LBE265:
 2533              		.loc 1 770 9 is_stmt 1 view .LVU835
 2534 00b2 254C     		ldr	r4, .L262+20
 2535 00b4 A146     		mov	r9, r4
 2536              		.loc 1 770 15 is_stmt 0 view .LVU836
 2537 00b6 0224     		movs	r4, #2
 2538 00b8 4E44     		add	r6, r6, r9
 2539              	.LVL86:
 2540              		.loc 1 770 15 view .LVU837
 2541 00ba B246     		mov	r10, r6
 2542 00bc A146     		mov	r9, r4
 2543              		.loc 1 770 14 view .LVU838
 2544 00be 03E0     		b	.L237
 2545              	.LVL87:
 2546              	.L238:
 771:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 772:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 2547              		.loc 1 772 11 is_stmt 1 view .LVU839
 2548              	.LBB266:
 2549              	.LBI266:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2550              		.loc 1 48 10 view .LVU840
 2551              	.LBB267:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2552              		.loc 1 50 2 view .LVU841
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2553              		.loc 1 51 2 view .LVU842
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2554              		.loc 1 51 13 is_stmt 0 view .LVU843
 2555 00c0 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2556              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU844
 2557 00c2 0127     		movs	r7, #1
 2558              	.LBE267:
 2559              	.LBE266:
 2560              		.loc 1 772 13 is_stmt 0 discriminator 1 view .LVU845
 2561 00c4 9A45     		cmp	r10, r3
 2562 00c6 31D0     		beq	.L231
 2563              	.L237:
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2564              		.loc 1 770 51 is_stmt 1 view .LVU846
 2565 00c8 4E46     		mov	r6, r9
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2566              		.loc 1 770 15 is_stmt 0 view .LVU847
 2567 00ca 146A     		ldr	r4, [r2, #32]
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2568              		.loc 1 770 51 view .LVU848
 2569 00cc 2642     		tst	r6, r4
 2570 00ce F7D0     		beq	.L238
 2571 00d0 002F     		cmp	r7, #0
 2572 00d2 01D0     		beq	.L235
 2573 00d4 4246     		mov	r2, r8
 2574 00d6 1360     		str	r3, [r2]
 2575              	.LVL88:
 2576              	.L235:
 773:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 774:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 775:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 776:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 777:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 778:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 779:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 2577              		.loc 1 779 5 is_stmt 1 view .LVU849
 2578 00d8 164A     		ldr	r2, .L262
 2579 00da 194C     		ldr	r4, .L262+12
 2580 00dc 136A     		ldr	r3, [r2, #32]
 2581 00de 2340     		ands	r3, r4
 2582 00e0 2B43     		orrs	r3, r5
 2583 00e2 1362     		str	r3, [r2, #32]
 780:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 781:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Require to disable power clock if necessary */
 782:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(pwrclkchanged == SET)
 2584              		.loc 1 782 5 view .LVU850
 2585              		.loc 1 782 7 is_stmt 0 view .LVU851
 2586 00e4 6346     		mov	r3, ip
 2587 00e6 012B     		cmp	r3, #1
 2588 00e8 19D0     		beq	.L260
 2589              	.LVL89:
 2590              	.L226:
 2591              		.loc 1 782 7 view .LVU852
 2592              	.LBE256:
 783:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 784:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 785:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 786:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 787:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 788:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------- USART1 Configuration ------------------------*/ 
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 2593              		.loc 1 789 3 is_stmt 1 view .LVU853
 2594              		.loc 1 789 5 is_stmt 0 view .LVU854
 2595 00ea CB07     		lsls	r3, r1, #31
 2596 00ec 06D5     		bpl	.L240
 2597              	.L261:
 790:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 791:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 792:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 2598              		.loc 1 792 5 is_stmt 1 view .LVU855
 793:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 794:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USART1 clock source */
 795:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 2599              		.loc 1 795 5 view .LVU856
 2600 00ee 0324     		movs	r4, #3
 2601 00f0 104A     		ldr	r2, .L262
 2602 00f2 136B     		ldr	r3, [r2, #48]
 2603 00f4 A343     		bics	r3, r4
 2604 00f6 8468     		ldr	r4, [r0, #8]
 2605 00f8 2343     		orrs	r3, r4
 2606 00fa 1363     		str	r3, [r2, #48]
 2607              	.L240:
 796:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 797:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 798:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 799:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F091xC) || defined(STM32F098xx)
 800:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- USART2 Configuration --------------------------*/ 
 801:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 802:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 803:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 804:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 805:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 806:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USART2 clock source */
 807:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 808:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 809:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
 810:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F091xC || STM32F098xx */
 811:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 812:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F091xC) || defined(STM32F098xx)
 813:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- USART3 Configuration --------------------------*/ 
 814:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 815:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 816:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 817:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 818:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 819:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USART3 clock source */
 820:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 821:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 822:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F091xC || STM32F098xx */  
 823:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 824:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ I2C1 Configuration ------------------------*/ 
 825:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 2608              		.loc 1 825 3 view .LVU857
 2609              		.loc 1 825 5 is_stmt 0 view .LVU858
 2610 00fc 8906     		lsls	r1, r1, #26
 2611 00fe 06D4     		bmi	.L241
 2612              	.L243:
 826:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 827:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 828:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 829:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 830:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the I2C1 clock source */
 831:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 832:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 833:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 834:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 835:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ USB Configuration ------------------------*/ 
 836:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 837:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 838:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 839:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 840:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 841:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USB clock source */
 842:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 843:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 844:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F070xB || STM32F070x6 */
 845:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 846:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F042x6) || defined(STM32F048xx)\
 847:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F051x8) || defined(STM32F058xx)\
 848:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 849:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F091xC) || defined(STM32F098xx)
 850:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ CEC clock Configuration -------------------*/ 
 851:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 852:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 853:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 854:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 855:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 856:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the CEC clock source */
 857:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 858:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 859:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F042x6 || STM32F048xx ||                */
 860:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F051x8 || STM32F058xx ||                */
 861:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F071xB || STM32F072xB || STM32F078xx || */
 862:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F091xC || STM32F098xx */
 863:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 864:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 2613              		.loc 1 864 10 view .LVU859
 2614 0100 0020     		movs	r0, #0
 2615              	.LVL90:
 2616              	.L242:
 865:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2617              		.loc 1 865 1 view .LVU860
 2618 0102 02B0     		add	sp, sp, #8
 2619              		@ sp needed
 2620 0104 E0BC     		pop	{r5, r6, r7}
 2621 0106 BA46     		mov	r10, r7
 2622 0108 B146     		mov	r9, r6
 2623 010a A846     		mov	r8, r5
 2624 010c F0BD     		pop	{r4, r5, r6, r7, pc}
 2625              	.LVL91:
 2626              	.L241:
 828:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2627              		.loc 1 828 5 is_stmt 1 view .LVU861
 831:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 2628              		.loc 1 831 5 view .LVU862
 2629 010e 1021     		movs	r1, #16
 2630 0110 084A     		ldr	r2, .L262
 2631 0112 136B     		ldr	r3, [r2, #48]
 2632 0114 8B43     		bics	r3, r1
 2633 0116 C168     		ldr	r1, [r0, #12]
 2634 0118 0B43     		orrs	r3, r1
 2635 011a 1363     		str	r3, [r2, #48]
 2636 011c F0E7     		b	.L243
 2637              	.LVL92:
 2638              	.L260:
 2639              	.LBB268:
 784:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 2640              		.loc 1 784 7 view .LVU863
 2641 011e D369     		ldr	r3, [r2, #28]
 2642 0120 0A4C     		ldr	r4, .L262+24
 2643 0122 2340     		ands	r3, r4
 2644 0124 D361     		str	r3, [r2, #28]
 2645              	.LBE268:
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2646              		.loc 1 789 3 view .LVU864
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2647              		.loc 1 789 5 is_stmt 0 view .LVU865
 2648 0126 CB07     		lsls	r3, r1, #31
 2649 0128 E8D5     		bpl	.L240
 2650 012a E0E7     		b	.L261
 2651              	.L231:
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2652              		.loc 1 789 5 view .LVU866
 2653 012c 4246     		mov	r2, r8
 2654              	.LBB269:
 746:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2655              		.loc 1 746 18 view .LVU867
 2656 012e 0320     		movs	r0, #3
 2657              	.LVL93:
 746:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2658              		.loc 1 746 18 view .LVU868
 2659 0130 1360     		str	r3, [r2]
 2660 0132 E6E7     		b	.L242
 2661              	.L263:
 2662              		.align	2
 2663              	.L262:
 2664 0134 00100240 		.word	1073876992
 2665 0138 00700040 		.word	1073770496
 2666 013c 00000000 		.word	.LANCHOR0
 2667 0140 FFFCFFFF 		.word	-769
 2668 0144 FFFFFEFF 		.word	-65537
 2669 0148 8A130000 		.word	5002
 2670 014c FFFFFFEF 		.word	-268435457
 2671              	.LBE269:
 2672              		.cfi_endproc
 2673              	.LFE43:
 2675              		.section	.text.HAL_GPIO_Init,"ax",%progbits
 2676              		.align	1
 2677              		.p2align 2,,3
 2678              		.global	HAL_GPIO_Init
 2679              		.syntax unified
 2680              		.code	16
 2681              		.thumb_func
 2683              	HAL_GPIO_Init:
 2684              	.LVL94:
 2685              	.LFB44:
 866:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 867:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 868:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 869:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_MODE             (0x00000003U)
 870:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define EXTI_MODE             (0x10000000U)
 871:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_MODE_IT          (0x00010000U)
 872:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_MODE_EVT         (0x00020000U)
 873:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define RISING_EDGE           (0x00100000U)
 874:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define FALLING_EDGE          (0x00200000U)
 875:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_OUTPUT_TYPE      (0x00000010U)
 876:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 877:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_NUMBER           (16U)
 878:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 879:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
 880:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         __IO uint32_t tmpreg; \
 881:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 882:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         /* Delay after an RCC peripheral clock enabling */\
 883:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 884:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         UNUSED(tmpreg); \
 885:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                       } while(0)
 886:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define __HAL_RCC_USART1_CLK_ENABLE()   do { \
 887:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         __IO uint32_t tmpreg; \
 888:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
 889:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         /* Delay after an RCC peripheral clock enabling */\
 890:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
 891:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         UNUSED(tmpreg); \
 892:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                       } while(0)
 893:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 894:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
 895:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.
 896:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F0 family
 897:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 898:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         the configuration information for the specified GPIO peripheral.
 899:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval None
 900:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
 901:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** { 
 2686              		.loc 1 902 1 is_stmt 1 view -0
 2687              		.cfi_startproc
 2688              		@ args = 0, pretend = 0, frame = 32
 2689              		@ frame_needed = 0, uses_anonymous_args = 0
 903:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2690              		.loc 1 903 3 view .LVU870
 904:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2691              		.loc 1 904 3 view .LVU871
 905:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t temp = 0x00U;
 2692              		.loc 1 905 3 view .LVU872
 906:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 907:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 908:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 2693              		.loc 1 908 3 view .LVU873
 909:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 2694              		.loc 1 909 3 view .LVU874
 910:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 2695              		.loc 1 910 3 view .LVU875
 911:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 
 2696              		.loc 1 911 3 view .LVU876
 912:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 913:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure the port pins */
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   while (((GPIO_Init->Pin) >> position) != RESET)
 2697              		.loc 1 914 3 view .LVU877
 2698              		.loc 1 914 41 view .LVU878
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2699              		.loc 1 902 1 is_stmt 0 view .LVU879
 2700 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2701              	.LCFI8:
 2702              		.cfi_def_cfa_offset 20
 2703              		.cfi_offset 4, -20
 2704              		.cfi_offset 5, -16
 2705              		.cfi_offset 6, -12
 2706              		.cfi_offset 7, -8
 2707              		.cfi_offset 14, -4
 2708 0002 DE46     		mov	lr, fp
 2709 0004 5746     		mov	r7, r10
 2710 0006 4E46     		mov	r6, r9
 2711 0008 4546     		mov	r5, r8
 2712 000a E0B5     		push	{r5, r6, r7, lr}
 2713              	.LCFI9:
 2714              		.cfi_def_cfa_offset 36
 2715              		.cfi_offset 8, -36
 2716              		.cfi_offset 9, -32
 2717              		.cfi_offset 10, -28
 2718              		.cfi_offset 11, -24
 2719              		.loc 1 914 21 view .LVU880
 2720 000c 0B68     		ldr	r3, [r1]
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2721              		.loc 1 902 1 view .LVU881
 2722 000e 89B0     		sub	sp, sp, #36
 2723              	.LCFI10:
 2724              		.cfi_def_cfa_offset 72
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2725              		.loc 1 902 1 view .LVU882
 2726 0010 8B46     		mov	fp, r1
 2727              		.loc 1 914 21 view .LVU883
 2728 0012 0193     		str	r3, [sp, #4]
 2729              		.loc 1 914 41 view .LVU884
 2730 0014 002B     		cmp	r3, #0
 2731 0016 7ED0     		beq	.L264
 2732 0018 9022     		movs	r2, #144
 903:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2733              		.loc 1 903 12 view .LVU885
 2734 001a 0023     		movs	r3, #0
 2735 001c D205     		lsls	r2, r2, #23
 2736 001e 9042     		cmp	r0, r2
 2737 0020 00D1     		bne	.LCB2404
 2738 0022 DEE0     		b	.L311	@long jump
 2739              	.LCB2404:
 2740              	.LBB270:
 915:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 916:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Get current io position */
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     iocurrent = (GPIO_Init->Pin) & (1U << position);
 918:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(iocurrent)
 920:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 921:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /*--------------------- GPIO Mode Configuration ------------------------*/
 922:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* In case of Alternate function mode selection */
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 924:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 925:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Check the Alternate function parameters */
 926:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 927:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 928:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 929:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure Alternate function mapped with the current IO */ 
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = GPIOx->AFR[position >> 3];
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 934:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 935:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 936:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       temp = GPIOx->MODER;
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 941:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 942:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* In case of Output or Alternate function mode selection */
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 944:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 945:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 946:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Check the Speed parameter */
 947:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 948:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Speed */
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = GPIOx->OSPEEDR; 
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 953:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 954:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Output Type */
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = GPIOx->OTYPER;
 956:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 959:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 960:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 961:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Activate the Pull-up or Pull down resistor for the current IO */
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       temp = GPIOx->PUPDR;
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 966:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 967:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 968:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Configure the External Interrupt or event for the current IO */
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 970:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 971:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Enable SYSCFG Clock */
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_SYSCFG_CLK_ENABLE();
 2741              		.loc 1 972 9 view .LVU886
 2742 0024 CD4A     		ldr	r2, .L321
 2743              	.LBE270:
 973:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = SYSCFG->EXTICR[position >> 2];
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 978:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 979:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Clear EXTI line configuration */
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->IMR;
 2744              		.loc 1 980 14 view .LVU887
 2745 0026 CE4E     		ldr	r6, .L321+4
 2746              	.LBB271:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2747              		.loc 1 972 9 view .LVU888
 2748 0028 9446     		mov	ip, r2
 2749              	.LVL95:
 2750              	.L266:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2751              		.loc 1 972 9 view .LVU889
 2752              	.LBE271:
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2753              		.loc 1 917 5 is_stmt 1 view .LVU890
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2754              		.loc 1 917 40 is_stmt 0 view .LVU891
 2755 002a 0121     		movs	r1, #1
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2756              		.loc 1 917 15 view .LVU892
 2757 002c 019A     		ldr	r2, [sp, #4]
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2758              		.loc 1 917 40 view .LVU893
 2759 002e 9940     		lsls	r1, r1, r3
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2760              		.loc 1 917 15 view .LVU894
 2761 0030 1400     		movs	r4, r2
 2762 0032 0C40     		ands	r4, r1
 2763 0034 A146     		mov	r9, r4
 2764              	.LVL96:
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2765              		.loc 1 919 5 is_stmt 1 view .LVU895
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2766              		.loc 1 919 7 is_stmt 0 view .LVU896
 2767 0036 0A42     		tst	r2, r1
 2768 0038 69D0     		beq	.L283
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2769              		.loc 1 923 7 is_stmt 1 view .LVU897
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2770              		.loc 1 923 20 is_stmt 0 view .LVU898
 2771 003a 5A46     		mov	r2, fp
 2772 003c 5268     		ldr	r2, [r2, #4]
 2773 003e 5C00     		lsls	r4, r3, #1
 2774              	.LVL97:
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2775              		.loc 1 923 20 view .LVU899
 2776 0040 9246     		mov	r10, r2
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2777              		.loc 1 923 9 view .LVU900
 2778 0042 1700     		movs	r7, r2
 2779 0044 1022     		movs	r2, #16
 2780 0046 9743     		bics	r7, r2
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2781              		.loc 1 938 7 view .LVU901
 2782 0048 0D3A     		subs	r2, r2, #13
 2783 004a A240     		lsls	r2, r2, r4
 2784 004c D243     		mvns	r2, r2
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2785              		.loc 1 939 7 view .LVU902
 2786 004e 0325     		movs	r5, #3
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2787              		.loc 1 938 7 view .LVU903
 2788 0050 0292     		str	r2, [sp, #8]
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2789              		.loc 1 939 7 view .LVU904
 2790 0052 5246     		mov	r2, r10
 2791 0054 1540     		ands	r5, r2
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2792              		.loc 1 964 7 view .LVU905
 2793 0056 5A46     		mov	r2, fp
 2794 0058 9268     		ldr	r2, [r2, #8]
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2795              		.loc 1 939 7 view .LVU906
 2796 005a A540     		lsls	r5, r5, r4
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2797              		.loc 1 964 7 view .LVU907
 2798 005c A240     		lsls	r2, r2, r4
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2799              		.loc 1 939 7 view .LVU908
 2800 005e 0495     		str	r5, [sp, #16]
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2801              		.loc 1 964 7 view .LVU909
 2802 0060 0392     		str	r2, [sp, #12]
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2803              		.loc 1 923 9 view .LVU910
 2804 0062 022F     		cmp	r7, #2
 2805 0064 5ED0     		beq	.L313
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 2806              		.loc 1 937 7 is_stmt 1 view .LVU911
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 2807              		.loc 1 937 12 is_stmt 0 view .LVU912
 2808 0066 0268     		ldr	r2, [r0]
 2809              	.LVL98:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2810              		.loc 1 938 7 is_stmt 1 view .LVU913
 2811 0068 029D     		ldr	r5, [sp, #8]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2812              		.loc 1 943 10 is_stmt 0 view .LVU914
 2813 006a 013F     		subs	r7, r7, #1
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2814              		.loc 1 938 7 view .LVU915
 2815 006c 2A40     		ands	r2, r5
 2816              	.LVL99:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2817              		.loc 1 939 7 is_stmt 1 view .LVU916
 2818 006e 049D     		ldr	r5, [sp, #16]
 2819 0070 1543     		orrs	r5, r2
 2820              	.LVL100:
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2821              		.loc 1 940 7 view .LVU917
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2822              		.loc 1 940 20 is_stmt 0 view .LVU918
 2823 0072 0560     		str	r5, [r0]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2824              		.loc 1 943 7 is_stmt 1 view .LVU919
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2825              		.loc 1 943 10 is_stmt 0 view .LVU920
 2826 0074 012F     		cmp	r7, #1
 2827 0076 00D8     		bhi	.LCB2478
 2828 0078 6FE0     		b	.L285	@long jump
 2829              	.LCB2478:
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 2830              		.loc 1 962 7 is_stmt 1 view .LVU921
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 2831              		.loc 1 962 12 is_stmt 0 view .LVU922
 2832 007a C168     		ldr	r1, [r0, #12]
 2833              	.LVL101:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 2834              		.loc 1 963 7 is_stmt 1 view .LVU923
 2835 007c 029A     		ldr	r2, [sp, #8]
 2836 007e 0A40     		ands	r2, r1
 2837              	.LVL102:
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2838              		.loc 1 964 7 view .LVU924
 2839 0080 0399     		ldr	r1, [sp, #12]
 2840 0082 0A43     		orrs	r2, r1
 2841              	.LVL103:
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2842              		.loc 1 965 7 view .LVU925
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2843              		.loc 1 969 9 is_stmt 0 view .LVU926
 2844 0084 8021     		movs	r1, #128
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2845              		.loc 1 965 20 view .LVU927
 2846 0086 C260     		str	r2, [r0, #12]
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2847              		.loc 1 969 7 is_stmt 1 view .LVU928
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2848              		.loc 1 969 9 is_stmt 0 view .LVU929
 2849 0088 5246     		mov	r2, r10
 2850              	.LVL104:
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2851              		.loc 1 969 9 view .LVU930
 2852 008a 4905     		lsls	r1, r1, #21
 2853 008c 0A42     		tst	r2, r1
 2854 008e 3ED0     		beq	.L283
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2855              		.loc 1 972 9 is_stmt 1 view .LVU931
 2856              	.LBB272:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2857              		.loc 1 972 9 view .LVU932
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2858              		.loc 1 972 9 view .LVU933
 2859 0090 6246     		mov	r2, ip
 2860 0092 0121     		movs	r1, #1
 2861 0094 6446     		mov	r4, ip
 2862 0096 9269     		ldr	r2, [r2, #24]
 2863              	.LBE272:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2864              		.loc 1 975 9 is_stmt 0 view .LVU934
 2865 0098 0F25     		movs	r5, #15
 2866              	.LBB273:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2867              		.loc 1 972 9 view .LVU935
 2868 009a 0A43     		orrs	r2, r1
 2869 009c A261     		str	r2, [r4, #24]
 2870              	.LVL105:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2871              		.loc 1 972 9 is_stmt 1 view .LVU936
 2872 009e A269     		ldr	r2, [r4, #24]
 2873              	.LBE273:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2874              		.loc 1 975 9 is_stmt 0 view .LVU937
 2875 00a0 0324     		movs	r4, #3
 2876              	.LBB274:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2877              		.loc 1 972 9 view .LVU938
 2878 00a2 0A40     		ands	r2, r1
 2879 00a4 AF49     		ldr	r1, .L321+8
 2880              	.LBE274:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2881              		.loc 1 975 9 view .LVU939
 2882 00a6 1C40     		ands	r4, r3
 2883 00a8 8846     		mov	r8, r1
 2884 00aa A400     		lsls	r4, r4, #2
 2885 00ac A540     		lsls	r5, r5, r4
 2886              	.LBB275:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2887              		.loc 1 972 9 view .LVU940
 2888 00ae 0792     		str	r2, [sp, #28]
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2889              		.loc 1 972 9 is_stmt 1 view .LVU941
 2890 00b0 079A     		ldr	r2, [sp, #28]
 2891              	.LBE275:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2892              		.loc 1 972 9 view .LVU942
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 2893              		.loc 1 974 9 view .LVU943
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 2894              		.loc 1 974 40 is_stmt 0 view .LVU944
 2895 00b2 9A08     		lsrs	r2, r3, #2
 2896 00b4 9200     		lsls	r2, r2, #2
 2897 00b6 4244     		add	r2, r2, r8
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 2898              		.loc 1 974 14 view .LVU945
 2899 00b8 9168     		ldr	r1, [r2, #8]
 2900              	.LVL106:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2901              		.loc 1 975 9 is_stmt 1 view .LVU946
 2902 00ba A943     		bics	r1, r5
 2903              	.LVL107:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2904              		.loc 1 976 9 view .LVU947
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2905              		.loc 1 976 9 is_stmt 0 discriminator 1 view .LVU948
 2906 00bc AA4D     		ldr	r5, .L321+12
 2907 00be A842     		cmp	r0, r5
 2908 00c0 00D1     		bne	.LCB2550
 2909 00c2 8AE0     		b	.L314	@long jump
 2910              	.LCB2550:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2911              		.loc 1 976 9 discriminator 3 view .LVU949
 2912 00c4 A94D     		ldr	r5, .L321+16
 2913 00c6 A842     		cmp	r0, r5
 2914 00c8 63D0     		beq	.L315
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2915              		.loc 1 976 9 discriminator 5 view .LVU950
 2916 00ca A94D     		ldr	r5, .L321+20
 2917 00cc A842     		cmp	r0, r5
 2918 00ce 00D1     		bne	.LCB2556
 2919 00d0 3FE1     		b	.L316	@long jump
 2920              	.LCB2556:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2921              		.loc 1 976 9 discriminator 16 view .LVU951
 2922 00d2 0525     		movs	r5, #5
 2923 00d4 A540     		lsls	r5, r5, r4
 2924 00d6 2943     		orrs	r1, r5
 2925              	.LVL108:
 2926              	.L289:
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 2927              		.loc 1 977 9 is_stmt 1 view .LVU952
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 2928              		.loc 1 977 39 is_stmt 0 view .LVU953
 2929 00d8 9160     		str	r1, [r2, #8]
 2930              		.loc 1 980 9 is_stmt 1 view .LVU954
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2931              		.loc 1 982 11 is_stmt 0 view .LVU955
 2932 00da 5446     		mov	r4, r10
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 2933              		.loc 1 981 9 view .LVU956
 2934 00dc 4946     		mov	r1, r9
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 2935              		.loc 1 980 14 view .LVU957
 2936 00de 3268     		ldr	r2, [r6]
 2937              	.LVL109:
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 2938              		.loc 1 981 9 is_stmt 1 view .LVU958
 2939 00e0 C943     		mvns	r1, r1
 2940              	.LVL110:
 2941              		.loc 1 982 9 view .LVU959
 2942              		.loc 1 982 11 is_stmt 0 view .LVU960
 2943 00e2 E403     		lsls	r4, r4, #15
 2944 00e4 5FD4     		bmi	.L292
 2945              	.LVL111:
 2946              	.L317:
 983:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 984:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
 985:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->IMR = temp;
 987:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->EMR;
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2947              		.loc 1 990 11 view .LVU961
 2948 00e6 5446     		mov	r4, r10
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2949              		.loc 1 981 9 view .LVU962
 2950 00e8 0A40     		ands	r2, r1
 2951              	.LVL112:
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2952              		.loc 1 986 9 is_stmt 1 view .LVU963
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2953              		.loc 1 986 19 is_stmt 0 view .LVU964
 2954 00ea 3260     		str	r2, [r6]
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 2955              		.loc 1 988 9 is_stmt 1 view .LVU965
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 2956              		.loc 1 988 14 is_stmt 0 view .LVU966
 2957 00ec 7268     		ldr	r2, [r6, #4]
 2958              	.LVL113:
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2959              		.loc 1 989 9 is_stmt 1 view .LVU967
 2960              		.loc 1 990 9 view .LVU968
 2961              		.loc 1 990 11 is_stmt 0 view .LVU969
 2962 00ee A403     		lsls	r4, r4, #14
 2963 00f0 60D4     		bmi	.L294
 2964              	.LVL114:
 2965              	.L318:
 991:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 992:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
 993:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->EMR = temp;
 995:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 996:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Clear Rising Falling edge configuration */
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->RTSR;
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2966              		.loc 1 999 11 view .LVU970
 2967 00f2 5446     		mov	r4, r10
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2968              		.loc 1 989 9 view .LVU971
 2969 00f4 0A40     		ands	r2, r1
 2970              	.LVL115:
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2971              		.loc 1 994 9 is_stmt 1 view .LVU972
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2972              		.loc 1 994 19 is_stmt 0 view .LVU973
 2973 00f6 7260     		str	r2, [r6, #4]
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2974              		.loc 1 997 9 is_stmt 1 view .LVU974
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2975              		.loc 1 997 14 is_stmt 0 view .LVU975
 2976 00f8 B268     		ldr	r2, [r6, #8]
 2977              	.LVL116:
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2978              		.loc 1 998 9 is_stmt 1 view .LVU976
 2979              		.loc 1 999 9 view .LVU977
 2980              		.loc 1 999 11 is_stmt 0 view .LVU978
 2981 00fa E402     		lsls	r4, r4, #11
 2982 00fc 61D4     		bmi	.L296
 2983              	.LVL117:
 2984              	.L319:
1000:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
1001:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
1002:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->RTSR = temp;
1004:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->FTSR;
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2985              		.loc 1 1007 11 view .LVU979
 2986 00fe 5446     		mov	r4, r10
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2987              		.loc 1 998 9 view .LVU980
 2988 0100 0A40     		ands	r2, r1
 2989              	.LVL118:
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2990              		.loc 1 1003 9 is_stmt 1 view .LVU981
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2991              		.loc 1 1003 20 is_stmt 0 view .LVU982
 2992 0102 B260     		str	r2, [r6, #8]
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2993              		.loc 1 1005 9 is_stmt 1 view .LVU983
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2994              		.loc 1 1005 14 is_stmt 0 view .LVU984
 2995 0104 F268     		ldr	r2, [r6, #12]
 2996              	.LVL119:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2997              		.loc 1 1006 9 is_stmt 1 view .LVU985
 2998              		.loc 1 1007 9 view .LVU986
 2999              		.loc 1 1007 11 is_stmt 0 view .LVU987
 3000 0106 A402     		lsls	r4, r4, #10
 3001 0108 62D4     		bmi	.L298
 3002              	.LVL120:
 3003              	.L320:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 3004              		.loc 1 1006 9 view .LVU988
 3005 010a 0A40     		ands	r2, r1
 3006              	.LVL121:
1008:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
1010:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
1011:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->FTSR = temp;
 3007              		.loc 1 1011 9 is_stmt 1 view .LVU989
 3008              		.loc 1 1011 20 is_stmt 0 view .LVU990
 3009 010c F260     		str	r2, [r6, #12]
 3010              	.LVL122:
 3011              	.L283:
1012:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1013:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1014:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
1015:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     position++;
 3012              		.loc 1 1015 5 is_stmt 1 view .LVU991
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3013              		.loc 1 914 28 is_stmt 0 view .LVU992
 3014 010e 019A     		ldr	r2, [sp, #4]
 3015              		.loc 1 1015 13 view .LVU993
 3016 0110 0133     		adds	r3, r3, #1
 3017              	.LVL123:
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3018              		.loc 1 914 41 is_stmt 1 view .LVU994
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3019              		.loc 1 914 28 is_stmt 0 view .LVU995
 3020 0112 DA40     		lsrs	r2, r2, r3
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3021              		.loc 1 914 41 view .LVU996
 3022 0114 89D1     		bne	.L266
 3023              	.LVL124:
 3024              	.L264:
1016:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   } 
1017:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3025              		.loc 1 1017 1 view .LVU997
 3026 0116 09B0     		add	sp, sp, #36
 3027              		@ sp needed
 3028              	.LVL125:
 3029              		.loc 1 1017 1 view .LVU998
 3030 0118 F0BC     		pop	{r4, r5, r6, r7}
 3031 011a BB46     		mov	fp, r7
 3032 011c B246     		mov	r10, r6
 3033 011e A946     		mov	r9, r5
 3034 0120 A046     		mov	r8, r4
 3035 0122 F0BD     		pop	{r4, r5, r6, r7, pc}
 3036              	.LVL126:
 3037              	.L313:
 926:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 3038              		.loc 1 926 9 is_stmt 1 view .LVU999
 927:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 3039              		.loc 1 927 9 view .LVU1000
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3040              		.loc 1 930 9 view .LVU1001
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3041              		.loc 1 930 36 is_stmt 0 view .LVU1002
 3042 0124 DF08     		lsrs	r7, r3, #3
 3043 0126 BF00     		lsls	r7, r7, #2
 3044 0128 C519     		adds	r5, r0, r7
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3045              		.loc 1 931 9 view .LVU1003
 3046 012a 0727     		movs	r7, #7
 3047 012c 1F40     		ands	r7, r3
 3048 012e BF00     		lsls	r7, r7, #2
 3049 0130 B846     		mov	r8, r7
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3050              		.loc 1 930 14 view .LVU1004
 3051 0132 2A6A     		ldr	r2, [r5, #32]
 3052              	.LVL127:
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3053              		.loc 1 931 9 is_stmt 1 view .LVU1005
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3054              		.loc 1 930 14 is_stmt 0 view .LVU1006
 3055 0134 0595     		str	r5, [sp, #20]
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3056              		.loc 1 931 9 view .LVU1007
 3057 0136 0F27     		movs	r7, #15
 3058 0138 4546     		mov	r5, r8
 3059 013a AF40     		lsls	r7, r7, r5
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3060              		.loc 1 932 9 view .LVU1008
 3061 013c 5D46     		mov	r5, fp
 3062 013e 2D69     		ldr	r5, [r5, #16]
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3063              		.loc 1 931 9 view .LVU1009
 3064 0140 BA43     		bics	r2, r7
 3065              	.LVL128:
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3066              		.loc 1 932 9 is_stmt 1 view .LVU1010
 3067 0142 2F00     		movs	r7, r5
 3068 0144 4546     		mov	r5, r8
 3069 0146 AF40     		lsls	r7, r7, r5
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3070              		.loc 1 933 36 is_stmt 0 view .LVU1011
 3071 0148 059D     		ldr	r5, [sp, #20]
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3072              		.loc 1 932 9 view .LVU1012
 3073 014a 3A43     		orrs	r2, r7
 3074              	.LVL129:
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3075              		.loc 1 933 9 is_stmt 1 view .LVU1013
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3076              		.loc 1 933 36 is_stmt 0 view .LVU1014
 3077 014c 2A62     		str	r2, [r5, #32]
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3078              		.loc 1 937 7 is_stmt 1 view .LVU1015
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3079              		.loc 1 937 12 is_stmt 0 view .LVU1016
 3080 014e 0768     		ldr	r7, [r0]
 3081              	.LVL130:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3082              		.loc 1 938 7 is_stmt 1 view .LVU1017
 3083 0150 029A     		ldr	r2, [sp, #8]
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3084              		.loc 1 939 7 is_stmt 0 view .LVU1018
 3085 0152 049D     		ldr	r5, [sp, #16]
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3086              		.loc 1 938 7 view .LVU1019
 3087 0154 1740     		ands	r7, r2
 3088              	.LVL131:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3089              		.loc 1 939 7 is_stmt 1 view .LVU1020
 3090 0156 3D43     		orrs	r5, r7
 3091              	.LVL132:
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3092              		.loc 1 940 7 view .LVU1021
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3093              		.loc 1 940 20 is_stmt 0 view .LVU1022
 3094 0158 0560     		str	r5, [r0]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 3095              		.loc 1 943 7 is_stmt 1 view .LVU1023
 3096              	.L285:
 947:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Speed */
 3097              		.loc 1 947 9 view .LVU1024
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 3098              		.loc 1 949 9 view .LVU1025
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 3099              		.loc 1 949 14 is_stmt 0 view .LVU1026
 3100 015a 8568     		ldr	r5, [r0, #8]
 3101              	.LVL133:
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 3102              		.loc 1 950 9 is_stmt 1 view .LVU1027
 3103 015c 029A     		ldr	r2, [sp, #8]
 3104 015e 1540     		ands	r5, r2
 3105              	.LVL134:
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3106              		.loc 1 951 9 view .LVU1028
 3107 0160 5A46     		mov	r2, fp
 3108 0162 D768     		ldr	r7, [r2, #12]
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3109              		.loc 1 957 9 is_stmt 0 view .LVU1029
 3110 0164 5246     		mov	r2, r10
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3111              		.loc 1 951 9 view .LVU1030
 3112 0166 A740     		lsls	r7, r7, r4
 3113 0168 3C00     		movs	r4, r7
 3114 016a 2C43     		orrs	r4, r5
 3115              	.LVL135:
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3116              		.loc 1 952 9 is_stmt 1 view .LVU1031
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3117              		.loc 1 952 24 is_stmt 0 view .LVU1032
 3118 016c 8460     		str	r4, [r0, #8]
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 3119              		.loc 1 955 9 is_stmt 1 view .LVU1033
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 3120              		.loc 1 955 14 is_stmt 0 view .LVU1034
 3121 016e 4468     		ldr	r4, [r0, #4]
 3122              	.LVL136:
 956:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 3123              		.loc 1 956 9 is_stmt 1 view .LVU1035
 3124 0170 8C43     		bics	r4, r1
 3125              	.LVL137:
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3126              		.loc 1 957 9 view .LVU1036
 3127 0172 1109     		lsrs	r1, r2, #4
 3128 0174 9940     		lsls	r1, r1, r3
 3129 0176 2143     		orrs	r1, r4
 3130              	.LVL138:
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3131              		.loc 1 958 9 view .LVU1037
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3132              		.loc 1 958 23 is_stmt 0 view .LVU1038
 3133 0178 4160     		str	r1, [r0, #4]
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 3134              		.loc 1 962 7 is_stmt 1 view .LVU1039
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 3135              		.loc 1 962 12 is_stmt 0 view .LVU1040
 3136 017a C168     		ldr	r1, [r0, #12]
 3137              	.LVL139:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 3138              		.loc 1 963 7 is_stmt 1 view .LVU1041
 3139 017c 029A     		ldr	r2, [sp, #8]
1015:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   } 
 3140              		.loc 1 1015 13 is_stmt 0 view .LVU1042
 3141 017e 0133     		adds	r3, r3, #1
 3142              	.LVL140:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 3143              		.loc 1 963 7 view .LVU1043
 3144 0180 0A40     		ands	r2, r1
 3145              	.LVL141:
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3146              		.loc 1 964 7 is_stmt 1 view .LVU1044
 3147 0182 0399     		ldr	r1, [sp, #12]
 3148 0184 0A43     		orrs	r2, r1
 3149              	.LVL142:
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3150              		.loc 1 965 7 view .LVU1045
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3151              		.loc 1 965 20 is_stmt 0 view .LVU1046
 3152 0186 C260     		str	r2, [r0, #12]
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3153              		.loc 1 969 7 is_stmt 1 view .LVU1047
1015:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   } 
 3154              		.loc 1 1015 5 view .LVU1048
 3155              	.LVL143:
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3156              		.loc 1 914 41 view .LVU1049
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3157              		.loc 1 914 28 is_stmt 0 view .LVU1050
 3158 0188 019A     		ldr	r2, [sp, #4]
 3159              	.LVL144:
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3160              		.loc 1 914 28 view .LVU1051
 3161 018a DA40     		lsrs	r2, r2, r3
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3162              		.loc 1 914 41 view .LVU1052
 3163 018c 00D0     		beq	.LCB2798
 3164 018e 4CE7     		b	.L266	@long jump
 3165              	.LCB2798:
 3166 0190 C1E7     		b	.L264
 3167              	.LVL145:
 3168              	.L315:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3169              		.loc 1 976 9 discriminator 16 view .LVU1053
 3170 0192 0225     		movs	r5, #2
 3171 0194 A540     		lsls	r5, r5, r4
 3172 0196 2943     		orrs	r1, r5
 3173              	.LVL146:
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 3174              		.loc 1 977 9 is_stmt 1 view .LVU1054
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 3175              		.loc 1 977 39 is_stmt 0 view .LVU1055
 3176 0198 9160     		str	r1, [r2, #8]
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 3177              		.loc 1 980 9 is_stmt 1 view .LVU1056
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3178              		.loc 1 982 11 is_stmt 0 view .LVU1057
 3179 019a 5446     		mov	r4, r10
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 3180              		.loc 1 981 9 view .LVU1058
 3181 019c 4946     		mov	r1, r9
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 3182              		.loc 1 980 14 view .LVU1059
 3183 019e 3268     		ldr	r2, [r6]
 3184              	.LVL147:
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 3185              		.loc 1 981 9 is_stmt 1 view .LVU1060
 3186 01a0 C943     		mvns	r1, r1
 3187              	.LVL148:
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3188              		.loc 1 982 9 view .LVU1061
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3189              		.loc 1 982 11 is_stmt 0 view .LVU1062
 3190 01a2 E403     		lsls	r4, r4, #15
 3191 01a4 9FD5     		bpl	.L317
 3192              	.LVL149:
 3193              	.L292:
 984:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3194              		.loc 1 984 11 is_stmt 1 view .LVU1063
 3195 01a6 4C46     		mov	r4, r9
 3196 01a8 2243     		orrs	r2, r4
 3197              	.LVL150:
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3198              		.loc 1 986 9 view .LVU1064
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3199              		.loc 1 990 11 is_stmt 0 view .LVU1065
 3200 01aa 5446     		mov	r4, r10
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3201              		.loc 1 986 19 view .LVU1066
 3202 01ac 3260     		str	r2, [r6]
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 3203              		.loc 1 988 9 is_stmt 1 view .LVU1067
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 3204              		.loc 1 988 14 is_stmt 0 view .LVU1068
 3205 01ae 7268     		ldr	r2, [r6, #4]
 3206              	.LVL151:
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 3207              		.loc 1 989 9 is_stmt 1 view .LVU1069
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3208              		.loc 1 990 9 view .LVU1070
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3209              		.loc 1 990 11 is_stmt 0 view .LVU1071
 3210 01b0 A403     		lsls	r4, r4, #14
 3211 01b2 9ED5     		bpl	.L318
 3212              	.LVL152:
 3213              	.L294:
 992:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3214              		.loc 1 992 11 is_stmt 1 view .LVU1072
 3215 01b4 4C46     		mov	r4, r9
 3216 01b6 2243     		orrs	r2, r4
 3217              	.LVL153:
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3218              		.loc 1 994 9 view .LVU1073
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3219              		.loc 1 999 11 is_stmt 0 view .LVU1074
 3220 01b8 5446     		mov	r4, r10
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3221              		.loc 1 994 19 view .LVU1075
 3222 01ba 7260     		str	r2, [r6, #4]
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3223              		.loc 1 997 9 is_stmt 1 view .LVU1076
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3224              		.loc 1 997 14 is_stmt 0 view .LVU1077
 3225 01bc B268     		ldr	r2, [r6, #8]
 3226              	.LVL154:
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 3227              		.loc 1 998 9 is_stmt 1 view .LVU1078
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3228              		.loc 1 999 9 view .LVU1079
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3229              		.loc 1 999 11 is_stmt 0 view .LVU1080
 3230 01be E402     		lsls	r4, r4, #11
 3231 01c0 9DD5     		bpl	.L319
 3232              	.LVL155:
 3233              	.L296:
1001:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3234              		.loc 1 1001 11 is_stmt 1 view .LVU1081
 3235 01c2 4C46     		mov	r4, r9
 3236 01c4 2243     		orrs	r2, r4
 3237              	.LVL156:
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3238              		.loc 1 1003 9 view .LVU1082
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3239              		.loc 1 1007 11 is_stmt 0 view .LVU1083
 3240 01c6 5446     		mov	r4, r10
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3241              		.loc 1 1003 20 view .LVU1084
 3242 01c8 B260     		str	r2, [r6, #8]
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3243              		.loc 1 1005 9 is_stmt 1 view .LVU1085
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3244              		.loc 1 1005 14 is_stmt 0 view .LVU1086
 3245 01ca F268     		ldr	r2, [r6, #12]
 3246              	.LVL157:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 3247              		.loc 1 1006 9 is_stmt 1 view .LVU1087
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3248              		.loc 1 1007 9 view .LVU1088
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3249              		.loc 1 1007 11 is_stmt 0 view .LVU1089
 3250 01cc A402     		lsls	r4, r4, #10
 3251 01ce 9CD5     		bpl	.L320
 3252              	.LVL158:
 3253              	.L298:
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3254              		.loc 1 1009 11 is_stmt 1 view .LVU1090
 3255 01d0 4946     		mov	r1, r9
 3256 01d2 1143     		orrs	r1, r2
 3257 01d4 0A00     		movs	r2, r1
 3258              	.LVL159:
1011:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3259              		.loc 1 1011 9 view .LVU1091
1011:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3260              		.loc 1 1011 20 is_stmt 0 view .LVU1092
 3261 01d6 F260     		str	r2, [r6, #12]
 3262 01d8 99E7     		b	.L283
 3263              	.L314:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3264              		.loc 1 976 9 discriminator 16 view .LVU1093
 3265 01da 0125     		movs	r5, #1
 3266 01dc A540     		lsls	r5, r5, r4
 3267 01de 2943     		orrs	r1, r5
 3268              	.LVL160:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3269              		.loc 1 976 9 discriminator 16 view .LVU1094
 3270 01e0 7AE7     		b	.L289
 3271              	.LVL161:
 3272              	.L311:
 903:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 3273              		.loc 1 903 12 view .LVU1095
 3274 01e2 0023     		movs	r3, #0
 3275              	.LBB276:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3276              		.loc 1 972 9 view .LVU1096
 3277 01e4 019C     		ldr	r4, [sp, #4]
 3278 01e6 4CE0     		b	.L280
 3279              	.LVL162:
 3280              	.L312:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3281              		.loc 1 972 9 view .LVU1097
 3282              	.LBE276:
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3283              		.loc 1 937 7 is_stmt 1 view .LVU1098
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3284              		.loc 1 937 12 is_stmt 0 view .LVU1099
 3285 01e8 0568     		ldr	r5, [r0]
 3286              	.LVL163:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3287              		.loc 1 938 7 is_stmt 1 view .LVU1100
 3288 01ea 2E00     		movs	r6, r5
 3289 01ec 019D     		ldr	r5, [sp, #4]
 3290              	.LVL164:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3291              		.loc 1 938 7 is_stmt 0 view .LVU1101
 3292 01ee 2E40     		ands	r6, r5
 3293              	.LVL165:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3294              		.loc 1 939 7 is_stmt 1 view .LVU1102
 3295 01f0 3500     		movs	r5, r6
 3296 01f2 039E     		ldr	r6, [sp, #12]
 3297              	.LVL166:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3298              		.loc 1 939 7 is_stmt 0 view .LVU1103
 3299 01f4 2E43     		orrs	r6, r5
 3300              	.LVL167:
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3301              		.loc 1 940 7 is_stmt 1 view .LVU1104
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3302              		.loc 1 940 20 is_stmt 0 view .LVU1105
 3303 01f6 0660     		str	r6, [r0]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 3304              		.loc 1 943 7 is_stmt 1 view .LVU1106
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 3305              		.loc 1 943 10 is_stmt 0 view .LVU1107
 3306 01f8 4646     		mov	r6, r8
 3307              	.LVL168:
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 3308              		.loc 1 943 10 view .LVU1108
 3309 01fa 013E     		subs	r6, r6, #1
 3310 01fc 012E     		cmp	r6, #1
 3311 01fe 00D8     		bhi	.LCB2959
 3312 0200 85E0     		b	.L271	@long jump
 3313              	.LCB2959:
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 3314              		.loc 1 962 7 is_stmt 1 view .LVU1109
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 3315              		.loc 1 962 12 is_stmt 0 view .LVU1110
 3316 0202 C168     		ldr	r1, [r0, #12]
 3317              	.LVL169:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 3318              		.loc 1 963 7 is_stmt 1 view .LVU1111
 3319 0204 019D     		ldr	r5, [sp, #4]
 3320 0206 2940     		ands	r1, r5
 3321              	.LVL170:
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3322              		.loc 1 964 7 view .LVU1112
 3323 0208 029D     		ldr	r5, [sp, #8]
 3324 020a 2943     		orrs	r1, r5
 3325              	.LVL171:
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3326              		.loc 1 965 7 view .LVU1113
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3327              		.loc 1 965 20 is_stmt 0 view .LVU1114
 3328 020c C160     		str	r1, [r0, #12]
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3329              		.loc 1 969 7 is_stmt 1 view .LVU1115
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3330              		.loc 1 969 9 is_stmt 0 view .LVU1116
 3331 020e 8021     		movs	r1, #128
 3332              	.LVL172:
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3333              		.loc 1 969 9 view .LVU1117
 3334 0210 4905     		lsls	r1, r1, #21
 3335 0212 0A42     		tst	r2, r1
 3336 0214 30D0     		beq	.L270
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3337              		.loc 1 972 9 is_stmt 1 view .LVU1118
 3338              	.LBB277:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3339              		.loc 1 972 9 view .LVU1119
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3340              		.loc 1 972 9 view .LVU1120
 3341 0216 0126     		movs	r6, #1
 3342              	.LBE277:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 3343              		.loc 1 975 9 is_stmt 0 view .LVU1121
 3344 0218 0F27     		movs	r7, #15
 3345              	.LBB278:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3346              		.loc 1 972 9 view .LVU1122
 3347 021a 504D     		ldr	r5, .L321
 3348 021c A969     		ldr	r1, [r5, #24]
 3349 021e 3143     		orrs	r1, r6
 3350 0220 A961     		str	r1, [r5, #24]
 3351              	.LVL173:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3352              		.loc 1 972 9 is_stmt 1 view .LVU1123
 3353 0222 A969     		ldr	r1, [r5, #24]
 3354 0224 4F4D     		ldr	r5, .L321+8
 3355 0226 3140     		ands	r1, r6
 3356 0228 A846     		mov	r8, r5
 3357              	.LBE278:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 3358              		.loc 1 975 9 is_stmt 0 view .LVU1124
 3359 022a 0236     		adds	r6, r6, #2
 3360 022c 1E40     		ands	r6, r3
 3361 022e B600     		lsls	r6, r6, #2
 3362 0230 B740     		lsls	r7, r7, r6
 3363              	.LBB279:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3364              		.loc 1 972 9 view .LVU1125
 3365 0232 0791     		str	r1, [sp, #28]
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3366              		.loc 1 972 9 is_stmt 1 view .LVU1126
 3367 0234 0799     		ldr	r1, [sp, #28]
 3368              	.LBE279:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3369              		.loc 1 972 9 view .LVU1127
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 3370              		.loc 1 974 9 view .LVU1128
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 3371              		.loc 1 974 40 is_stmt 0 view .LVU1129
 3372 0236 9908     		lsrs	r1, r3, #2
 3373 0238 8900     		lsls	r1, r1, #2
 3374 023a 4144     		add	r1, r1, r8
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 3375              		.loc 1 974 14 view .LVU1130
 3376 023c 8D68     		ldr	r5, [r1, #8]
 3377              	.LVL174:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 3378              		.loc 1 975 9 is_stmt 1 view .LVU1131
 3379 023e BD43     		bics	r5, r7
 3380              	.LVL175:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3381              		.loc 1 976 9 view .LVU1132
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 3382              		.loc 1 977 9 view .LVU1133
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 3383              		.loc 1 977 39 is_stmt 0 view .LVU1134
 3384 0240 8D60     		str	r5, [r1, #8]
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 3385              		.loc 1 980 9 is_stmt 1 view .LVU1135
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 3386              		.loc 1 981 9 is_stmt 0 view .LVU1136
 3387 0242 6546     		mov	r5, ip
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 3388              		.loc 1 980 14 view .LVU1137
 3389 0244 4649     		ldr	r1, .L321+4
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 3390              		.loc 1 981 9 view .LVU1138
 3391 0246 ED43     		mvns	r5, r5
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 3392              		.loc 1 980 14 view .LVU1139
 3393 0248 0968     		ldr	r1, [r1]
 3394              	.LVL176:
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 3395              		.loc 1 981 9 is_stmt 1 view .LVU1140
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3396              		.loc 1 982 9 view .LVU1141
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3397              		.loc 1 982 11 is_stmt 0 view .LVU1142
 3398 024a D603     		lsls	r6, r2, #15
 3399 024c 7ED4     		bmi	.L272
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 3400              		.loc 1 981 9 view .LVU1143
 3401 024e 2940     		ands	r1, r5
 3402              	.LVL177:
 3403              	.L279:
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3404              		.loc 1 986 9 is_stmt 1 view .LVU1144
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3405              		.loc 1 986 19 is_stmt 0 view .LVU1145
 3406 0250 434E     		ldr	r6, .L321+4
 3407 0252 3160     		str	r1, [r6]
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 3408              		.loc 1 988 9 is_stmt 1 view .LVU1146
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 3409              		.loc 1 988 14 is_stmt 0 view .LVU1147
 3410 0254 7168     		ldr	r1, [r6, #4]
 3411              	.LVL178:
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 3412              		.loc 1 989 9 is_stmt 1 view .LVU1148
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3413              		.loc 1 990 9 view .LVU1149
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3414              		.loc 1 990 11 is_stmt 0 view .LVU1150
 3415 0256 9603     		lsls	r6, r2, #14
 3416 0258 75D4     		bmi	.L273
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 3417              		.loc 1 989 9 view .LVU1151
 3418 025a 2940     		ands	r1, r5
 3419              	.LVL179:
 3420              	.L278:
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3421              		.loc 1 994 9 is_stmt 1 view .LVU1152
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3422              		.loc 1 994 19 is_stmt 0 view .LVU1153
 3423 025c 404E     		ldr	r6, .L321+4
 3424 025e 7160     		str	r1, [r6, #4]
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3425              		.loc 1 997 9 is_stmt 1 view .LVU1154
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3426              		.loc 1 997 14 is_stmt 0 view .LVU1155
 3427 0260 B168     		ldr	r1, [r6, #8]
 3428              	.LVL180:
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 3429              		.loc 1 998 9 is_stmt 1 view .LVU1156
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3430              		.loc 1 999 9 view .LVU1157
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3431              		.loc 1 999 11 is_stmt 0 view .LVU1158
 3432 0262 D602     		lsls	r6, r2, #11
 3433 0264 6CD4     		bmi	.L274
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 3434              		.loc 1 998 9 view .LVU1159
 3435 0266 2940     		ands	r1, r5
 3436              	.LVL181:
 3437              	.L277:
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3438              		.loc 1 1003 9 is_stmt 1 view .LVU1160
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3439              		.loc 1 1003 20 is_stmt 0 view .LVU1161
 3440 0268 3D4E     		ldr	r6, .L321+4
 3441 026a B160     		str	r1, [r6, #8]
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3442              		.loc 1 1005 9 is_stmt 1 view .LVU1162
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3443              		.loc 1 1005 14 is_stmt 0 view .LVU1163
 3444 026c F168     		ldr	r1, [r6, #12]
 3445              	.LVL182:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 3446              		.loc 1 1006 9 is_stmt 1 view .LVU1164
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3447              		.loc 1 1007 9 view .LVU1165
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3448              		.loc 1 1007 11 is_stmt 0 view .LVU1166
 3449 026e 9202     		lsls	r2, r2, #10
 3450 0270 63D4     		bmi	.L275
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 3451              		.loc 1 1006 9 view .LVU1167
 3452 0272 0D40     		ands	r5, r1
 3453              	.LVL183:
 3454              	.L276:
1011:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3455              		.loc 1 1011 9 is_stmt 1 view .LVU1168
1011:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3456              		.loc 1 1011 20 is_stmt 0 view .LVU1169
 3457 0274 3A49     		ldr	r1, .L321+4
 3458 0276 CD60     		str	r5, [r1, #12]
 3459              	.LVL184:
 3460              	.L270:
1015:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   } 
 3461              		.loc 1 1015 5 is_stmt 1 view .LVU1170
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3462              		.loc 1 914 28 is_stmt 0 view .LVU1171
 3463 0278 2200     		movs	r2, r4
1015:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   } 
 3464              		.loc 1 1015 13 view .LVU1172
 3465 027a 0133     		adds	r3, r3, #1
 3466              	.LVL185:
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3467              		.loc 1 914 41 is_stmt 1 view .LVU1173
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3468              		.loc 1 914 28 is_stmt 0 view .LVU1174
 3469 027c DA40     		lsrs	r2, r2, r3
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3470              		.loc 1 914 41 view .LVU1175
 3471 027e 00D1     		bne	.LCB3134
 3472 0280 49E7     		b	.L264	@long jump
 3473              	.LCB3134:
 3474              	.LVL186:
 3475              	.L280:
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 3476              		.loc 1 917 5 is_stmt 1 view .LVU1176
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 3477              		.loc 1 917 40 is_stmt 0 view .LVU1177
 3478 0282 0121     		movs	r1, #1
 3479 0284 9940     		lsls	r1, r1, r3
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 3480              		.loc 1 917 15 view .LVU1178
 3481 0286 0A00     		movs	r2, r1
 3482 0288 2240     		ands	r2, r4
 3483 028a 9446     		mov	ip, r2
 3484              	.LVL187:
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3485              		.loc 1 919 5 is_stmt 1 view .LVU1179
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3486              		.loc 1 919 7 is_stmt 0 view .LVU1180
 3487 028c 2142     		tst	r1, r4
 3488 028e F3D0     		beq	.L270
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3489              		.loc 1 923 7 is_stmt 1 view .LVU1181
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3490              		.loc 1 923 20 is_stmt 0 view .LVU1182
 3491 0290 5A46     		mov	r2, fp
 3492              	.LVL188:
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3493              		.loc 1 923 20 view .LVU1183
 3494 0292 5268     		ldr	r2, [r2, #4]
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3495              		.loc 1 923 9 view .LVU1184
 3496 0294 1026     		movs	r6, #16
 3497 0296 1500     		movs	r5, r2
 3498 0298 B543     		bics	r5, r6
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3499              		.loc 1 939 7 view .LVU1185
 3500 029a 0D3E     		subs	r6, r6, #13
 3501 029c 5F00     		lsls	r7, r3, #1
 3502 029e 1640     		ands	r6, r2
 3503 02a0 BE40     		lsls	r6, r6, r7
 3504 02a2 0396     		str	r6, [sp, #12]
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3505              		.loc 1 964 7 view .LVU1186
 3506 02a4 5E46     		mov	r6, fp
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3507              		.loc 1 923 9 view .LVU1187
 3508 02a6 A846     		mov	r8, r5
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3509              		.loc 1 938 7 view .LVU1188
 3510 02a8 0325     		movs	r5, #3
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3511              		.loc 1 964 7 view .LVU1189
 3512 02aa B668     		ldr	r6, [r6, #8]
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3513              		.loc 1 938 7 view .LVU1190
 3514 02ac BD40     		lsls	r5, r5, r7
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3515              		.loc 1 964 7 view .LVU1191
 3516 02ae BE40     		lsls	r6, r6, r7
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3517              		.loc 1 938 7 view .LVU1192
 3518 02b0 ED43     		mvns	r5, r5
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3519              		.loc 1 964 7 view .LVU1193
 3520 02b2 0296     		str	r6, [sp, #8]
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3521              		.loc 1 923 9 view .LVU1194
 3522 02b4 4646     		mov	r6, r8
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3523              		.loc 1 938 7 view .LVU1195
 3524 02b6 0195     		str	r5, [sp, #4]
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3525              		.loc 1 923 9 view .LVU1196
 3526 02b8 022E     		cmp	r6, #2
 3527 02ba 95D1     		bne	.L312
 926:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 3528              		.loc 1 926 9 is_stmt 1 view .LVU1197
 927:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 3529              		.loc 1 927 9 view .LVU1198
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3530              		.loc 1 930 9 view .LVU1199
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3531              		.loc 1 930 36 is_stmt 0 view .LVU1200
 3532 02bc DE08     		lsrs	r6, r3, #3
 3533 02be B600     		lsls	r6, r6, #2
 3534 02c0 B446     		mov	ip, r6
 3535              	.LVL189:
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3536              		.loc 1 930 36 view .LVU1201
 3537 02c2 9026     		movs	r6, #144
 3538 02c4 F605     		lsls	r6, r6, #23
 3539 02c6 B046     		mov	r8, r6
 3540 02c8 C444     		add	ip, ip, r8
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3541              		.loc 1 930 14 view .LVU1202
 3542 02ca 6646     		mov	r6, ip
 3543 02cc 366A     		ldr	r6, [r6, #32]
 3544 02ce B246     		mov	r10, r6
 3545              	.LVL190:
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3546              		.loc 1 931 9 is_stmt 1 view .LVU1203
 3547 02d0 0726     		movs	r6, #7
 3548              	.LVL191:
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3549              		.loc 1 931 9 is_stmt 0 view .LVU1204
 3550 02d2 1E40     		ands	r6, r3
 3551 02d4 B600     		lsls	r6, r6, #2
 3552 02d6 B146     		mov	r9, r6
 3553 02d8 0F26     		movs	r6, #15
 3554 02da 4D46     		mov	r5, r9
 3555 02dc AE40     		lsls	r6, r6, r5
 3556 02de B046     		mov	r8, r6
 3557 02e0 5646     		mov	r6, r10
 3558 02e2 4546     		mov	r5, r8
 3559 02e4 AE43     		bics	r6, r5
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3560              		.loc 1 932 9 view .LVU1205
 3561 02e6 5D46     		mov	r5, fp
 3562 02e8 2D69     		ldr	r5, [r5, #16]
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3563              		.loc 1 931 9 view .LVU1206
 3564 02ea B246     		mov	r10, r6
 3565              	.LVL192:
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3566              		.loc 1 932 9 is_stmt 1 view .LVU1207
 3567 02ec 2E00     		movs	r6, r5
 3568              	.LVL193:
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3569              		.loc 1 932 9 is_stmt 0 view .LVU1208
 3570 02ee 4D46     		mov	r5, r9
 3571 02f0 AE40     		lsls	r6, r6, r5
 3572 02f2 B046     		mov	r8, r6
 3573 02f4 5646     		mov	r6, r10
 3574 02f6 4546     		mov	r5, r8
 3575 02f8 2E43     		orrs	r6, r5
 3576              	.LVL194:
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3577              		.loc 1 933 9 is_stmt 1 view .LVU1209
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3578              		.loc 1 933 36 is_stmt 0 view .LVU1210
 3579 02fa 6546     		mov	r5, ip
 3580              	.LVL195:
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3581              		.loc 1 933 36 view .LVU1211
 3582 02fc 2E62     		str	r6, [r5, #32]
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3583              		.loc 1 937 7 is_stmt 1 view .LVU1212
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3584              		.loc 1 937 12 is_stmt 0 view .LVU1213
 3585 02fe 0568     		ldr	r5, [r0]
 3586              	.LVL196:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3587              		.loc 1 938 7 is_stmt 1 view .LVU1214
 3588 0300 2E00     		movs	r6, r5
 3589 0302 019D     		ldr	r5, [sp, #4]
 3590              	.LVL197:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3591              		.loc 1 938 7 is_stmt 0 view .LVU1215
 3592 0304 2E40     		ands	r6, r5
 3593              	.LVL198:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3594              		.loc 1 939 7 is_stmt 1 view .LVU1216
 3595 0306 3500     		movs	r5, r6
 3596 0308 039E     		ldr	r6, [sp, #12]
 3597              	.LVL199:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3598              		.loc 1 939 7 is_stmt 0 view .LVU1217
 3599 030a 2E43     		orrs	r6, r5
 3600              	.LVL200:
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3601              		.loc 1 940 7 is_stmt 1 view .LVU1218
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3602              		.loc 1 940 20 is_stmt 0 view .LVU1219
 3603 030c 0660     		str	r6, [r0]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 3604              		.loc 1 943 7 is_stmt 1 view .LVU1220
 3605              	.LVL201:
 3606              	.L271:
 947:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Speed */
 3607              		.loc 1 947 9 view .LVU1221
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 3608              		.loc 1 949 9 view .LVU1222
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 3609              		.loc 1 949 14 is_stmt 0 view .LVU1223
 3610 030e 8668     		ldr	r6, [r0, #8]
 3611              	.LVL202:
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 3612              		.loc 1 950 9 is_stmt 1 view .LVU1224
 3613 0310 019D     		ldr	r5, [sp, #4]
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3614              		.loc 1 957 9 is_stmt 0 view .LVU1225
 3615 0312 1209     		lsrs	r2, r2, #4
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 3616              		.loc 1 950 9 view .LVU1226
 3617 0314 2E40     		ands	r6, r5
 3618              	.LVL203:
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 3619              		.loc 1 950 9 view .LVU1227
 3620 0316 B446     		mov	ip, r6
 3621              	.LVL204:
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3622              		.loc 1 951 9 is_stmt 1 view .LVU1228
 3623 0318 5E46     		mov	r6, fp
 3624              	.LVL205:
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3625              		.loc 1 951 9 is_stmt 0 view .LVU1229
 3626 031a F668     		ldr	r6, [r6, #12]
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3627              		.loc 1 957 9 view .LVU1230
 3628 031c 9A40     		lsls	r2, r2, r3
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3629              		.loc 1 951 9 view .LVU1231
 3630 031e BE40     		lsls	r6, r6, r7
 3631 0320 6746     		mov	r7, ip
 3632 0322 3E43     		orrs	r6, r7
 3633              	.LVL206:
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3634              		.loc 1 952 9 is_stmt 1 view .LVU1232
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3635              		.loc 1 952 24 is_stmt 0 view .LVU1233
 3636 0324 8660     		str	r6, [r0, #8]
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 3637              		.loc 1 955 9 is_stmt 1 view .LVU1234
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 3638              		.loc 1 955 14 is_stmt 0 view .LVU1235
 3639 0326 4668     		ldr	r6, [r0, #4]
 3640              	.LVL207:
 956:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 3641              		.loc 1 956 9 is_stmt 1 view .LVU1236
 3642 0328 8E43     		bics	r6, r1
 3643              	.LVL208:
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3644              		.loc 1 957 9 view .LVU1237
 3645 032a 3243     		orrs	r2, r6
 3646              	.LVL209:
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3647              		.loc 1 958 9 view .LVU1238
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3648              		.loc 1 958 23 is_stmt 0 view .LVU1239
 3649 032c 4260     		str	r2, [r0, #4]
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 3650              		.loc 1 962 7 is_stmt 1 view .LVU1240
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 3651              		.loc 1 962 12 is_stmt 0 view .LVU1241
 3652 032e C268     		ldr	r2, [r0, #12]
 3653              	.LVL210:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 3654              		.loc 1 963 7 is_stmt 1 view .LVU1242
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3655              		.loc 1 964 7 is_stmt 0 view .LVU1243
 3656 0330 0299     		ldr	r1, [sp, #8]
 3657              	.LVL211:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 3658              		.loc 1 963 7 view .LVU1244
 3659 0332 2A40     		ands	r2, r5
 3660              	.LVL212:
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 3661              		.loc 1 964 7 is_stmt 1 view .LVU1245
 3662 0334 0A43     		orrs	r2, r1
 3663              	.LVL213:
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3664              		.loc 1 965 7 view .LVU1246
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3665              		.loc 1 965 20 is_stmt 0 view .LVU1247
 3666 0336 C260     		str	r2, [r0, #12]
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3667              		.loc 1 969 7 is_stmt 1 view .LVU1248
 3668 0338 9EE7     		b	.L270
 3669              	.LVL214:
 3670              	.L275:
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3671              		.loc 1 1009 11 view .LVU1249
 3672 033a 6546     		mov	r5, ip
 3673              	.LVL215:
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3674              		.loc 1 1009 11 is_stmt 0 view .LVU1250
 3675 033c 0D43     		orrs	r5, r1
 3676              	.LVL216:
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3677              		.loc 1 1009 11 view .LVU1251
 3678 033e 99E7     		b	.L276
 3679              	.LVL217:
 3680              	.L274:
1001:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3681              		.loc 1 1001 11 is_stmt 1 view .LVU1252
 3682 0340 6646     		mov	r6, ip
 3683 0342 3143     		orrs	r1, r6
 3684              	.LVL218:
1001:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3685              		.loc 1 1001 11 is_stmt 0 view .LVU1253
 3686 0344 90E7     		b	.L277
 3687              	.LVL219:
 3688              	.L273:
 992:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3689              		.loc 1 992 11 is_stmt 1 view .LVU1254
 3690 0346 6646     		mov	r6, ip
 3691 0348 3143     		orrs	r1, r6
 3692              	.LVL220:
 992:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3693              		.loc 1 992 11 is_stmt 0 view .LVU1255
 3694 034a 87E7     		b	.L278
 3695              	.LVL221:
 3696              	.L272:
 984:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3697              		.loc 1 984 11 is_stmt 1 view .LVU1256
 3698 034c 6646     		mov	r6, ip
 3699 034e 3143     		orrs	r1, r6
 3700              	.LVL222:
 984:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3701              		.loc 1 984 11 is_stmt 0 view .LVU1257
 3702 0350 7EE7     		b	.L279
 3703              	.LVL223:
 3704              	.L316:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3705              		.loc 1 976 9 discriminator 16 view .LVU1258
 3706 0352 0325     		movs	r5, #3
 3707 0354 A540     		lsls	r5, r5, r4
 3708 0356 2943     		orrs	r1, r5
 3709              	.LVL224:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3710              		.loc 1 976 9 discriminator 16 view .LVU1259
 3711 0358 BEE6     		b	.L289
 3712              	.L322:
 3713 035a C046     		.align	2
 3714              	.L321:
 3715 035c 00100240 		.word	1073876992
 3716 0360 00040140 		.word	1073808384
 3717 0364 00000140 		.word	1073807360
 3718 0368 00040048 		.word	1207960576
 3719 036c 00080048 		.word	1207961600
 3720 0370 000C0048 		.word	1207962624
 3721              		.cfi_endproc
 3722              	.LFE44:
 3724              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 3725              		.align	1
 3726              		.p2align 2,,3
 3727              		.global	HAL_GPIO_WritePin
 3728              		.syntax unified
 3729              		.code	16
 3730              		.thumb_func
 3732              	HAL_GPIO_WritePin:
 3733              	.LVL225:
 3734              	.LFB45:
1018:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1019:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1020:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Set or clear the selected data port bit.
1021:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
1022:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
1023:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         the read and the modify access.
1024:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
1025:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32F0 family
1026:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
1027:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
1028:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  PinState: specifies the value to be written to the selected bit.
1029:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *          This parameter can be one of the GPIO_PinState enum values:
1030:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
1031:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *            @arg GPIO_PIN_SET: to set the port pin
1032:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval None
1033:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1034:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
1035:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3735              		.loc 1 1035 1 is_stmt 1 view -0
 3736              		.cfi_startproc
 3737              		@ args = 0, pretend = 0, frame = 0
 3738              		@ frame_needed = 0, uses_anonymous_args = 0
 3739              		@ link register save eliminated.
1036:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
1037:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 3740              		.loc 1 1037 3 view .LVU1261
1038:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 3741              		.loc 1 1038 3 view .LVU1262
1039:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1040:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (PinState != GPIO_PIN_RESET)
 3742              		.loc 1 1040 3 view .LVU1263
 3743              		.loc 1 1040 6 is_stmt 0 view .LVU1264
 3744 0000 002A     		cmp	r2, #0
 3745 0002 01D0     		beq	.L324
1041:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1042:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin;
 3746              		.loc 1 1042 5 is_stmt 1 view .LVU1265
 3747              		.loc 1 1042 17 is_stmt 0 view .LVU1266
 3748 0004 8161     		str	r1, [r0, #24]
 3749              	.L323:
1043:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1044:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1045:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1046:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     GPIOx->BRR = (uint32_t)GPIO_Pin;
1047:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1048:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }										  
 3750              		.loc 1 1048 1 view .LVU1267
 3751              		@ sp needed
 3752 0006 7047     		bx	lr
 3753              	.L324:
1046:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3754              		.loc 1 1046 5 is_stmt 1 view .LVU1268
1046:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3755              		.loc 1 1046 16 is_stmt 0 view .LVU1269
 3756 0008 8162     		str	r1, [r0, #40]
 3757              		.loc 1 1048 1 view .LVU1270
 3758 000a FCE7     		b	.L323
 3759              		.cfi_endproc
 3760              	.LFE45:
 3762              		.section	.text.UART_WaitOnFlagUntilTimeout,"ax",%progbits
 3763              		.align	1
 3764              		.p2align 2,,3
 3765              		.global	UART_WaitOnFlagUntilTimeout
 3766              		.syntax unified
 3767              		.code	16
 3768              		.thumb_func
 3770              	UART_WaitOnFlagUntilTimeout:
 3771              	.LVL226:
 3772              	.LFB46:
1049:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1050:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1051:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Handle UART Communication Timeout.
1052:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  huart UART handle.
1053:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Flag Specifies the UART flag to check
1054:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Status Flag status (SET or RESET)
1055:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Tickstart Tick start value
1056:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Timeout Timeout duration
1057:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1058:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus 
1060:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3773              		.loc 1 1060 1 is_stmt 1 view -0
 3774              		.cfi_startproc
 3775              		@ args = 4, pretend = 0, frame = 0
 3776              		@ frame_needed = 0, uses_anonymous_args = 0
1061:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Wait until flag is set */
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 3777              		.loc 1 1062 3 view .LVU1272
1060:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Wait until flag is set */
 3778              		.loc 1 1060 1 is_stmt 0 view .LVU1273
 3779 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3780              	.LCFI11:
 3781              		.cfi_def_cfa_offset 20
 3782              		.cfi_offset 4, -20
 3783              		.cfi_offset 5, -16
 3784              		.cfi_offset 6, -12
 3785              		.cfi_offset 7, -8
 3786              		.cfi_offset 14, -4
 3787 0002 C646     		mov	lr, r8
 3788 0004 00B5     		push	{lr}
 3789              	.LCFI12:
 3790              		.cfi_def_cfa_offset 24
 3791              		.cfi_offset 8, -24
 3792 0006 069D     		ldr	r5, [sp, #24]
 3793              		.loc 1 1062 10 view .LVU1274
 3794 0008 0468     		ldr	r4, [r0]
 3795 000a 0135     		adds	r5, r5, #1
 3796 000c 0AD1     		bne	.L340
 3797              	.LVL227:
 3798              	.L327:
 3799              		.loc 1 1062 58 is_stmt 1 view .LVU1275
 3800              		.loc 1 1062 10 is_stmt 0 view .LVU1276
 3801 000e E369     		ldr	r3, [r4, #28]
 3802 0010 0B40     		ands	r3, r1
 3803              		.loc 1 1062 49 view .LVU1277
 3804 0012 5B1A     		subs	r3, r3, r1
 3805 0014 5842     		rsbs	r0, r3, #0
 3806 0016 4341     		adcs	r3, r3, r0
 3807              		.loc 1 1062 58 view .LVU1278
 3808 0018 9342     		cmp	r3, r2
 3809 001a F8D0     		beq	.L327
 3810              	.L329:
1063:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1064:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check for the Timeout */
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(Timeout != HAL_MAX_DELAY)
1066:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
1068:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1069:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for t
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
1072:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->gState  = HAL_UART_STATE_READY;
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
1075:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1076:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Process Unlocked */
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_UNLOCK(huart);
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1079:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1080:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1081:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1082:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 3811              		.loc 1 1082 10 view .LVU1279
 3812 001c 0020     		movs	r0, #0
 3813              	.LVL228:
 3814              	.L331:
1083:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3815              		.loc 1 1083 1 view .LVU1280
 3816              		@ sp needed
 3817 001e 80BC     		pop	{r7}
 3818 0020 B846     		mov	r8, r7
 3819 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 3820              	.LVL229:
 3821              	.L340:
 3822              		.loc 1 1083 1 view .LVU1281
 3823 0024 184D     		ldr	r5, .L341
 3824 0026 A846     		mov	r8, r5
 3825 0028 2E68     		ldr	r6, [r5]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3826              		.loc 1 1062 58 is_stmt 1 view .LVU1282
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3827              		.loc 1 1062 10 is_stmt 0 view .LVU1283
 3828 002a E569     		ldr	r5, [r4, #28]
 3829 002c 0D40     		ands	r5, r1
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3830              		.loc 1 1062 49 view .LVU1284
 3831 002e 6D1A     		subs	r5, r5, r1
 3832 0030 2F00     		movs	r7, r5
 3833 0032 7D42     		rsbs	r5, r7, #0
 3834 0034 7D41     		adcs	r5, r5, r7
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3835              		.loc 1 1062 58 view .LVU1285
 3836 0036 9542     		cmp	r5, r2
 3837 0038 F0D1     		bne	.L329
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3838              		.loc 1 1065 5 is_stmt 1 view .LVU1286
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3839              		.loc 1 1067 7 view .LVU1287
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3840              		.loc 1 1067 9 is_stmt 0 view .LVU1288
 3841 003a 069D     		ldr	r5, [sp, #24]
 3842 003c 002D     		cmp	r5, #0
 3843 003e 10D0     		beq	.L332
 3844              	.L330:
 3845              	.LBB282:
 3846              	.LBI282:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3847              		.loc 1 48 10 is_stmt 1 view .LVU1289
 3848              	.LBB283:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 3849              		.loc 1 50 2 view .LVU1290
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3850              		.loc 1 51 2 view .LVU1291
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3851              		.loc 1 51 13 is_stmt 0 view .LVU1292
 3852 0040 4746     		mov	r7, r8
 3853 0042 3500     		movs	r5, r6
 3854 0044 0136     		adds	r6, r6, #1
 3855 0046 3E60     		str	r6, [r7]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3856              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU1293
 3857              	.LBE283:
 3858              	.LBE282:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3859              		.loc 1 1067 26 is_stmt 0 discriminator 1 view .LVU1294
 3860 0048 069F     		ldr	r7, [sp, #24]
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3861              		.loc 1 1067 44 discriminator 1 view .LVU1295
 3862 004a ED1A     		subs	r5, r5, r3
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3863              		.loc 1 1067 26 discriminator 1 view .LVU1296
 3864 004c BD42     		cmp	r5, r7
 3865 004e 08D8     		bhi	.L332
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3866              		.loc 1 1062 58 is_stmt 1 view .LVU1297
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3867              		.loc 1 1062 10 is_stmt 0 view .LVU1298
 3868 0050 E569     		ldr	r5, [r4, #28]
 3869 0052 0D40     		ands	r5, r1
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3870              		.loc 1 1062 49 view .LVU1299
 3871 0054 6D1A     		subs	r5, r5, r1
 3872 0056 2F00     		movs	r7, r5
 3873 0058 7D42     		rsbs	r5, r7, #0
 3874 005a 7D41     		adcs	r5, r5, r7
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3875              		.loc 1 1062 58 view .LVU1300
 3876 005c 9542     		cmp	r5, r2
 3877 005e EFD0     		beq	.L330
 3878 0060 DCE7     		b	.L329
 3879              	.L332:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3880              		.loc 1 1070 9 is_stmt 1 view .LVU1301
 3881 0062 2368     		ldr	r3, [r4]
 3882              	.LVL230:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3883              		.loc 1 1070 9 is_stmt 0 view .LVU1302
 3884 0064 094A     		ldr	r2, .L341+4
 3885              	.LVL231:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3886              		.loc 1 1070 9 view .LVU1303
 3887 0066 1340     		ands	r3, r2
 3888 0068 2360     		str	r3, [r4]
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3889              		.loc 1 1071 9 is_stmt 1 view .LVU1304
 3890 006a A368     		ldr	r3, [r4, #8]
 3891 006c A332     		adds	r2, r2, #163
 3892 006e FF32     		adds	r2, r2, #255
 3893 0070 9343     		bics	r3, r2
 3894 0072 A360     		str	r3, [r4, #8]
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3895              		.loc 1 1073 9 view .LVU1305
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3896              		.loc 1 1073 24 is_stmt 0 view .LVU1306
 3897 0074 2023     		movs	r3, #32
 3898 0076 6832     		adds	r2, r2, #104
 3899 0078 8354     		strb	r3, [r0, r2]
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3900              		.loc 1 1074 9 is_stmt 1 view .LVU1307
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3901              		.loc 1 1074 24 is_stmt 0 view .LVU1308
 3902 007a 0132     		adds	r2, r2, #1
 3903 007c 8354     		strb	r3, [r0, r2]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3904              		.loc 1 1077 9 is_stmt 1 view .LVU1309
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3905              		.loc 1 1077 9 view .LVU1310
 3906 007e 0022     		movs	r2, #0
 3907 0080 4833     		adds	r3, r3, #72
 3908 0082 C254     		strb	r2, [r0, r3]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3909              		.loc 1 1077 9 view .LVU1311
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3910              		.loc 1 1078 9 view .LVU1312
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3911              		.loc 1 1078 16 is_stmt 0 view .LVU1313
 3912 0084 0320     		movs	r0, #3
 3913              	.LVL232:
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3914              		.loc 1 1078 16 view .LVU1314
 3915 0086 CAE7     		b	.L331
 3916              	.L342:
 3917              		.align	2
 3918              	.L341:
 3919 0088 00000000 		.word	.LANCHOR0
 3920 008c 5FFEFFFF 		.word	-417
 3921              		.cfi_endproc
 3922              	.LFE46:
 3924              		.section	.text.UART_CheckIdleState,"ax",%progbits
 3925              		.align	1
 3926              		.p2align 2,,3
 3927              		.global	UART_CheckIdleState
 3928              		.syntax unified
 3929              		.code	16
 3930              		.thumb_func
 3932              	UART_CheckIdleState:
 3933              	.LVL233:
 3934              	.LFB47:
1084:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1085:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1086:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Check the UART Idle State.
1087:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart UART handle.
1088:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1089:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1090:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
1091:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3935              		.loc 1 1091 1 is_stmt 1 view -0
 3936              		.cfi_startproc
 3937              		@ args = 0, pretend = 0, frame = 0
 3938              		@ frame_needed = 0, uses_anonymous_args = 0
 3939              		@ link register save eliminated.
1092:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&
1093:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
1094:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F0
1095:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1096:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Initialize the UART ErrorCode */
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->ErrorCode = HAL_UART_ERROR_NONE;
 3940              		.loc 1 1097 3 view .LVU1316
 3941              		.loc 1 1097 20 is_stmt 0 view .LVU1317
 3942 0000 0023     		movs	r3, #0
1098:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1099:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&
1100:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Init tickstart for timeout managment*/
1101:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   tickstart = HAL_GetTick();
1102:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1103:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
1104:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****      Bits are defined for some specific devices, and are available only for UART instances supporti
1105:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1106:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
1107:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1108:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if the Transmitter is enabled */
1109:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
1110:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1111:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait until TEACK flag is set */
1112:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VAL
1113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1114:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Timeout occurred */
1115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1116:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1118:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1119:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if the Receiver is enabled */
1120:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
1121:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1122:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait until REACK flag is set */
1123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VAL
1124:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1125:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Timeout occurred */
1126:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1128:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1129:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1130:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F0
1131:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1132:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Initialize the UART State */
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->gState  = HAL_UART_STATE_READY;
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
1135:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1136:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Process Unlocked */
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   __HAL_UNLOCK(huart);
1138:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
1140:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3943              		.loc 1 1140 1 view .LVU1318
 3944              		@ sp needed
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3945              		.loc 1 1133 18 view .LVU1319
 3946 0002 2022     		movs	r2, #32
 3947 0004 6921     		movs	r1, #105
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3948              		.loc 1 1097 20 view .LVU1320
 3949 0006 C366     		str	r3, [r0, #108]
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3950              		.loc 1 1133 3 is_stmt 1 view .LVU1321
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3951              		.loc 1 1133 18 is_stmt 0 view .LVU1322
 3952 0008 4254     		strb	r2, [r0, r1]
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3953              		.loc 1 1134 3 is_stmt 1 view .LVU1323
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3954              		.loc 1 1134 18 is_stmt 0 view .LVU1324
 3955 000a 0131     		adds	r1, r1, #1
 3956 000c 4254     		strb	r2, [r0, r1]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3957              		.loc 1 1137 3 is_stmt 1 view .LVU1325
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3958              		.loc 1 1137 3 view .LVU1326
 3959 000e 4832     		adds	r2, r2, #72
 3960 0010 8354     		strb	r3, [r0, r2]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3961              		.loc 1 1137 3 view .LVU1327
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3962              		.loc 1 1139 3 view .LVU1328
 3963              		.loc 1 1140 1 is_stmt 0 view .LVU1329
 3964 0012 0020     		movs	r0, #0
 3965              	.LVL234:
 3966              		.loc 1 1140 1 view .LVU1330
 3967 0014 7047     		bx	lr
 3968              		.cfi_endproc
 3969              	.LFE47:
 3971              		.global	__aeabi_uidiv
 3972 0016 C046     		.section	.text.UART_SetConfig,"ax",%progbits
 3973              		.align	1
 3974              		.p2align 2,,3
 3975              		.global	UART_SetConfig
 3976              		.syntax unified
 3977              		.code	16
 3978              		.thumb_func
 3980              	UART_SetConfig:
 3981              	.LVL235:
 3982              	.LFB48:
1141:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1142:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
1143:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3983              		.loc 1 1143 1 is_stmt 1 view -0
 3984              		.cfi_startproc
 3985              		@ args = 0, pretend = 0, frame = 0
 3986              		@ frame_needed = 0, uses_anonymous_args = 0
1144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 3987              		.loc 1 1144 3 view .LVU1332
1145:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 3988              		.loc 1 1145 3 view .LVU1333
1146:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t brrtemp                    = 0x0000U;
 3989              		.loc 1 1146 3 view .LVU1334
1147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t usartdiv                   = 0x0000U;
 3990              		.loc 1 1147 3 view .LVU1335
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 3991              		.loc 1 1148 3 view .LVU1336
1149:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1150:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
1151:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 3992              		.loc 1 1151 3 view .LVU1337
1152:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 3993              		.loc 1 1152 3 view .LVU1338
1153:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 3994              		.loc 1 1153 3 view .LVU1339
1154:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_PARITY(huart->Init.Parity));
 3995              		.loc 1 1154 3 view .LVU1340
1155:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_MODE(huart->Init.Mode));
 3996              		.loc 1 1155 3 view .LVU1341
1156:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 3997              		.loc 1 1156 3 view .LVU1342
1157:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 3998              		.loc 1 1157 3 view .LVU1343
1158:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 3999              		.loc 1 1158 3 view .LVU1344
1159:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1160:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1161:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART CR1 Configuration -----------------------*/
1162:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Clear M, PCE, PS, TE, RE and OVER8 bits and configure
1163:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  the UART Word Length, Parity, Mode and oversampling:
1164:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set the M bits according to huart->Init.WordLength value
1165:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set PCE and PS bits according to huart->Init.Parity value
1166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set TE and RE bits according to huart->Init.Mode value
1167:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set OVER8 bit according to huart->Init.OverSampling value */
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.O
 4000              		.loc 1 1168 3 view .LVU1345
1143:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 4001              		.loc 1 1143 1 is_stmt 0 view .LVU1346
 4002 0000 70B5     		push	{r4, r5, r6, lr}
 4003              	.LCFI13:
 4004              		.cfi_def_cfa_offset 16
 4005              		.cfi_offset 4, -16
 4006              		.cfi_offset 5, -12
 4007              		.cfi_offset 6, -8
 4008              		.cfi_offset 14, -4
 4009              		.loc 1 1168 45 view .LVU1347
 4010 0002 8368     		ldr	r3, [r0, #8]
 4011 0004 0569     		ldr	r5, [r0, #16]
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4012              		.loc 1 1169 3 view .LVU1348
 4013 0006 0468     		ldr	r4, [r0]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4014              		.loc 1 1168 45 view .LVU1349
 4015 0008 2B43     		orrs	r3, r5
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4016              		.loc 1 1168 66 view .LVU1350
 4017 000a 4569     		ldr	r5, [r0, #20]
 4018              		.loc 1 1169 3 view .LVU1351
 4019 000c 2168     		ldr	r1, [r4]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4020              		.loc 1 1168 98 view .LVU1352
 4021 000e C269     		ldr	r2, [r0, #28]
 4022              	.LVL236:
 4023              		.loc 1 1169 3 is_stmt 1 view .LVU1353
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4024              		.loc 1 1168 66 is_stmt 0 view .LVU1354
 4025 0010 2B43     		orrs	r3, r5
 4026              		.loc 1 1169 3 view .LVU1355
 4027 0012 364D     		ldr	r5, .L371
 4028              	.LVL237:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4029              		.loc 1 1168 10 view .LVU1356
 4030 0014 1343     		orrs	r3, r2
 4031              		.loc 1 1169 3 view .LVU1357
 4032 0016 2940     		ands	r1, r5
 4033 0018 0B43     		orrs	r3, r1
 4034 001a 2360     		str	r3, [r4]
1170:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1171:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART CR2 Configuration -----------------------*/
1172:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure the UART Stop Bits: Set STOP[13:12] bits according
1173:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    * to huart->Init.StopBits value */
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 4035              		.loc 1 1174 3 is_stmt 1 view .LVU1358
 4036 001c 6368     		ldr	r3, [r4, #4]
 4037 001e 3449     		ldr	r1, .L371+4
1175:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1176:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART CR3 Configuration -----------------------*/
1177:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure
1178:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    * - UART HardWare Flow Control: set CTSE and RTSE bits according
1179:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *   to huart->Init.HwFlowCtl value
1180:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    * - one-bit sampling method versus three samples' majority rule according
1181:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *   to huart->Init.OneBitSampling */
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 4038              		.loc 1 1182 10 is_stmt 0 view .LVU1359
 4039 0020 056A     		ldr	r5, [r0, #32]
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4040              		.loc 1 1174 3 view .LVU1360
 4041 0022 0B40     		ands	r3, r1
 4042 0024 C168     		ldr	r1, [r0, #12]
 4043 0026 0B43     		orrs	r3, r1
 4044 0028 6360     		str	r3, [r4, #4]
 4045              		.loc 1 1182 3 is_stmt 1 view .LVU1361
 4046              	.LVL238:
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4047              		.loc 1 1183 3 view .LVU1362
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4048              		.loc 1 1182 10 is_stmt 0 view .LVU1363
 4049 002a 8369     		ldr	r3, [r0, #24]
 4050              		.loc 1 1183 3 view .LVU1364
 4051 002c A168     		ldr	r1, [r4, #8]
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4052              		.loc 1 1182 10 view .LVU1365
 4053 002e 2B43     		orrs	r3, r5
 4054              		.loc 1 1183 3 view .LVU1366
 4055 0030 304D     		ldr	r5, .L371+8
 4056 0032 2940     		ands	r1, r5
 4057 0034 0B43     		orrs	r3, r1
 4058 0036 A360     		str	r3, [r4, #8]
1184:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1185:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART BRR Configuration -----------------------*/
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   UART_GETCLOCKSOURCE(huart, clocksource);
 4059              		.loc 1 1186 3 is_stmt 1 view .LVU1367
 4060              		.loc 1 1186 3 view .LVU1368
 4061 0038 2F4B     		ldr	r3, .L371+12
 4062 003a 196B     		ldr	r1, [r3, #48]
 4063 003c 0323     		movs	r3, #3
 4064 003e 0B40     		ands	r3, r1
 4065 0040 013B     		subs	r3, r3, #1
 4066 0042 022B     		cmp	r3, #2
 4067 0044 10D9     		bls	.L345
 4068              	.LVL239:
 4069              		.loc 1 1186 3 discriminator 10 view .LVU1369
1187:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
1188:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check UART Over Sampling to set Baud Rate Register */
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 4070              		.loc 1 1189 3 view .LVU1370
 4071              		.loc 1 1189 6 is_stmt 0 view .LVU1371
 4072 0046 8023     		movs	r3, #128
 4073 0048 1B02     		lsls	r3, r3, #8
 4074 004a 9A42     		cmp	r2, r3
 4075 004c 1DD0     		beq	.L349
 4076              	.LVL240:
 4077              	.L355:
1190:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     switch (clocksource)
1192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1193:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
1194:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
1195:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1196:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
1198:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1199:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
1201:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1202:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
1204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1205:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
1206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       default:
1207:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         ret = HAL_ERROR;
1208:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1209:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1210:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp = usartdiv & 0xFFF0U;
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
1214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1215:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1216:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     switch (clocksource)
1218:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1219:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
1220:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.B
1221:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1222:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
1224:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1225:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
1226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Ini
 4078              		.loc 1 1226 9 is_stmt 1 view .LVU1372
 4079              		.loc 1 1226 43 is_stmt 0 discriminator 1 view .LVU1373
 4080 004e E123     		movs	r3, #225
 4081 0050 4168     		ldr	r1, [r0, #4]
 4082 0052 DB03     		lsls	r3, r3, #15
 4083 0054 4808     		lsrs	r0, r1, #1
 4084              	.LVL241:
 4085              	.L368:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4086              		.loc 1 1223 43 view .LVU1374
 4087 0056 9C46     		mov	ip, r3
 4088 0058 6044     		add	r0, r0, ip
 4089 005a FFF7FEFF 		bl	__aeabi_uidiv
 4090              	.LVL242:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4091              		.loc 1 1223 43 view .LVU1375
 4092 005e 0004     		lsls	r0, r0, #16
 4093 0060 000C     		lsrs	r0, r0, #16
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4094              		.loc 1 1223 30 view .LVU1376
 4095 0062 E060     		str	r0, [r4, #12]
1224:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
 4096              		.loc 1 1224 9 is_stmt 1 view .LVU1377
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4097              		.loc 1 1148 21 is_stmt 0 view .LVU1378
 4098 0064 0020     		movs	r0, #0
 4099              	.LVL243:
 4100              	.L354:
1227:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1228:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
1230:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1231:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
1232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       default:
1233:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         ret = HAL_ERROR;
1234:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1235:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1236:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1237:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return ret;
 4101              		.loc 1 1238 3 is_stmt 1 view .LVU1379
1239:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1240:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4102              		.loc 1 1240 1 is_stmt 0 view .LVU1380
 4103              		@ sp needed
 4104 0066 70BD     		pop	{r4, r5, r6, pc}
 4105              	.LVL244:
 4106              	.L345:
 4107              		.loc 1 1240 1 view .LVU1381
 4108 0068 2449     		ldr	r1, .L371+16
 4109 006a CB5C     		ldrb	r3, [r1, r3]
 4110              	.LVL245:
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 4111              		.loc 1 1186 3 is_stmt 1 discriminator 10 view .LVU1382
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4112              		.loc 1 1189 3 view .LVU1383
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4113              		.loc 1 1189 6 is_stmt 0 view .LVU1384
 4114 006c 8021     		movs	r1, #128
 4115 006e 0902     		lsls	r1, r1, #8
 4116 0070 8A42     		cmp	r2, r1
 4117 0072 22D0     		beq	.L370
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4118              		.loc 1 1217 5 is_stmt 1 view .LVU1385
 4119 0074 042B     		cmp	r3, #4
 4120 0076 EAD0     		beq	.L355
 4121 0078 18D8     		bhi	.L356
 4122 007a 002B     		cmp	r3, #0
 4123 007c E7D0     		beq	.L355
 4124 007e 022B     		cmp	r3, #2
 4125 0080 26D1     		bne	.L369
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4126              		.loc 1 1223 9 view .LVU1386
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4127              		.loc 1 1223 43 is_stmt 0 view .LVU1387
 4128 0082 4168     		ldr	r1, [r0, #4]
 4129 0084 1E4B     		ldr	r3, .L371+20
 4130              	.LVL246:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4131              		.loc 1 1223 43 view .LVU1388
 4132 0086 4808     		lsrs	r0, r1, #1
 4133              	.LVL247:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4134              		.loc 1 1223 43 view .LVU1389
 4135 0088 E5E7     		b	.L368
 4136              	.LVL248:
 4137              	.L349:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4138              		.loc 1 1200 9 is_stmt 1 view .LVU1390
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4139              		.loc 1 1200 31 is_stmt 0 discriminator 1 view .LVU1391
 4140 008a E123     		movs	r3, #225
 4141 008c 4168     		ldr	r1, [r0, #4]
 4142 008e 1B04     		lsls	r3, r3, #16
 4143 0090 4808     		lsrs	r0, r1, #1
 4144              	.LVL249:
 4145              	.L366:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4146              		.loc 1 1203 31 view .LVU1392
 4147 0092 9C46     		mov	ip, r3
 4148 0094 6044     		add	r0, r0, ip
 4149 0096 FFF7FEFF 		bl	__aeabi_uidiv
 4150              	.LVL250:
1204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 4151              		.loc 1 1204 9 is_stmt 1 view .LVU1393
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4152              		.loc 1 1211 13 is_stmt 0 view .LVU1394
 4153 009a 0F22     		movs	r2, #15
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4154              		.loc 1 1212 16 view .LVU1395
 4155 009c 0307     		lsls	r3, r0, #28
 4156 009e 5B0F     		lsrs	r3, r3, #29
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4157              		.loc 1 1211 13 view .LVU1396
 4158 00a0 9043     		bics	r0, r2
 4159              	.LVL251:
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4160              		.loc 1 1212 13 view .LVU1397
 4161 00a2 0343     		orrs	r3, r0
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4162              		.loc 1 1213 26 view .LVU1398
 4163 00a4 9BB2     		uxth	r3, r3
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4164              		.loc 1 1148 21 view .LVU1399
 4165 00a6 0020     		movs	r0, #0
 4166              	.LVL252:
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4167              		.loc 1 1211 5 is_stmt 1 view .LVU1400
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4168              		.loc 1 1212 5 view .LVU1401
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4169              		.loc 1 1213 5 view .LVU1402
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4170              		.loc 1 1213 26 is_stmt 0 view .LVU1403
 4171 00a8 E360     		str	r3, [r4, #12]
 4172 00aa DCE7     		b	.L354
 4173              	.LVL253:
 4174              	.L356:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4175              		.loc 1 1217 5 view .LVU1404
 4176 00ac 082B     		cmp	r3, #8
 4177 00ae 0FD1     		bne	.L369
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4178              		.loc 1 1229 9 is_stmt 1 view .LVU1405
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4179              		.loc 1 1229 43 is_stmt 0 view .LVU1406
 4180 00b0 8023     		movs	r3, #128
 4181              	.LVL254:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4182              		.loc 1 1229 43 view .LVU1407
 4183 00b2 4168     		ldr	r1, [r0, #4]
 4184 00b4 1B02     		lsls	r3, r3, #8
 4185 00b6 4808     		lsrs	r0, r1, #1
 4186              	.LVL255:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4187              		.loc 1 1229 43 view .LVU1408
 4188 00b8 CDE7     		b	.L368
 4189              	.LVL256:
 4190              	.L370:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4191              		.loc 1 1191 5 is_stmt 1 view .LVU1409
 4192 00ba 042B     		cmp	r3, #4
 4193 00bc E5D0     		beq	.L349
 4194 00be 09D8     		bhi	.L350
 4195 00c0 002B     		cmp	r3, #0
 4196 00c2 E2D0     		beq	.L349
 4197 00c4 022B     		cmp	r3, #2
 4198 00c6 0CD1     		bne	.L367
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4199              		.loc 1 1197 9 view .LVU1410
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4200              		.loc 1 1197 31 is_stmt 0 view .LVU1411
 4201 00c8 4168     		ldr	r1, [r0, #4]
 4202 00ca 0E4B     		ldr	r3, .L371+24
 4203              	.LVL257:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4204              		.loc 1 1197 31 view .LVU1412
 4205 00cc 4808     		lsrs	r0, r1, #1
 4206              	.LVL258:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4207              		.loc 1 1197 31 view .LVU1413
 4208 00ce E0E7     		b	.L366
 4209              	.LVL259:
 4210              	.L369:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4211              		.loc 1 1217 5 view .LVU1414
 4212 00d0 0120     		movs	r0, #1
 4213              	.LVL260:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4214              		.loc 1 1217 5 view .LVU1415
 4215 00d2 C8E7     		b	.L354
 4216              	.LVL261:
 4217              	.L350:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4218              		.loc 1 1191 5 view .LVU1416
 4219 00d4 082B     		cmp	r3, #8
 4220 00d6 04D1     		bne	.L367
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4221              		.loc 1 1203 9 is_stmt 1 view .LVU1417
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4222              		.loc 1 1203 31 is_stmt 0 view .LVU1418
 4223 00d8 8023     		movs	r3, #128
 4224              	.LVL262:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4225              		.loc 1 1203 31 view .LVU1419
 4226 00da 4168     		ldr	r1, [r0, #4]
 4227 00dc 5B02     		lsls	r3, r3, #9
 4228 00de 4808     		lsrs	r0, r1, #1
 4229              	.LVL263:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4230              		.loc 1 1203 31 view .LVU1420
 4231 00e0 D7E7     		b	.L366
 4232              	.LVL264:
 4233              	.L367:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4234              		.loc 1 1191 5 view .LVU1421
 4235 00e2 0023     		movs	r3, #0
 4236              	.LVL265:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4237              		.loc 1 1191 5 view .LVU1422
 4238 00e4 0120     		movs	r0, #1
 4239              	.LVL266:
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4240              		.loc 1 1211 5 is_stmt 1 view .LVU1423
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4241              		.loc 1 1212 5 view .LVU1424
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4242              		.loc 1 1213 5 view .LVU1425
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4243              		.loc 1 1213 26 is_stmt 0 view .LVU1426
 4244 00e6 E360     		str	r3, [r4, #12]
 4245 00e8 BDE7     		b	.L354
 4246              	.L372:
 4247 00ea C046     		.align	2
 4248              	.L371:
 4249 00ec F369FFFF 		.word	-38413
 4250 00f0 FFCFFFFF 		.word	-12289
 4251 00f4 FFF4FFFF 		.word	-2817
 4252 00f8 00100240 		.word	1073876992
 4253 00fc 00000000 		.word	.LANCHOR2
 4254 0100 0024F400 		.word	16000000
 4255 0104 0048E801 		.word	32000000
 4256              		.cfi_endproc
 4257              	.LFE48:
 4259              		.section	.text.HAL_UART_Init,"ax",%progbits
 4260              		.align	1
 4261              		.p2align 2,,3
 4262              		.global	HAL_UART_Init
 4263              		.syntax unified
 4264              		.code	16
 4265              		.thumb_func
 4267              	HAL_UART_Init:
 4268              	.LVL267:
 4269              	.LFB49:
1241:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1242:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1243:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Initialize the UART mode according to the specified
1244:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *        parameters in the UART_InitTypeDef and initialize the associated handle.
1245:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart: UART handle.
1246:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1247:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1248:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
1249:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4270              		.loc 1 1249 1 is_stmt 1 view -0
 4271              		.cfi_startproc
 4272              		@ args = 0, pretend = 0, frame = 0
 4273              		@ frame_needed = 0, uses_anonymous_args = 0
1250:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the UART handle allocation */
1251:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart == NULL)
 4274              		.loc 1 1251 3 view .LVU1428
1249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the UART handle allocation */
 4275              		.loc 1 1249 1 is_stmt 0 view .LVU1429
 4276 0000 70B5     		push	{r4, r5, r6, lr}
 4277              	.LCFI14:
 4278              		.cfi_def_cfa_offset 16
 4279              		.cfi_offset 4, -16
 4280              		.cfi_offset 5, -12
 4281              		.cfi_offset 6, -8
 4282              		.cfi_offset 14, -4
1249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the UART handle allocation */
 4283              		.loc 1 1249 1 view .LVU1430
 4284 0002 041E     		subs	r4, r0, #0
 4285              		.loc 1 1251 5 view .LVU1431
 4286 0004 00D1     		bne	.LCB3894
 4287 0006 90E0     		b	.L374	@long jump
 4288              	.LCB3894:
1252:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1253:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_ERROR;
1254:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1255:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1256:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 4289              		.loc 1 1256 3 is_stmt 1 view .LVU1432
1257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1258:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
1259:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 4290              		.loc 1 1259 5 view .LVU1433
1260:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1261:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1262:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1263:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
1264:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_UART_INSTANCE(huart->Instance));
 4291              		.loc 1 1264 5 view .LVU1434
1265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1266:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_RESET)
 4292              		.loc 1 1267 3 view .LVU1435
 4293              		.loc 1 1267 11 is_stmt 0 view .LVU1436
 4294 0008 6923     		movs	r3, #105
 4295 000a C35C     		ldrb	r3, [r0, r3]
 4296 000c DAB2     		uxtb	r2, r3
 4297              		.loc 1 1267 5 view .LVU1437
 4298 000e 002B     		cmp	r3, #0
 4299 0010 01D1     		bne	.L375
1268:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1269:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Allocate lock resource and initialize it */
1270:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Lock = HAL_UNLOCKED;
 4300              		.loc 1 1270 5 is_stmt 1 view .LVU1438
 4301              		.loc 1 1270 17 is_stmt 0 view .LVU1439
 4302 0012 6833     		adds	r3, r3, #104
 4303 0014 C254     		strb	r2, [r0, r3]
 4304              	.L375:
1271:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1272:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Init the low level hardware : GPIO, CLOCK */
1273:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     //HAL_UART_MspInit(huart);
1274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1275:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->gState = HAL_UART_STATE_BUSY;
 4305              		.loc 1 1276 3 is_stmt 1 view .LVU1440
 4306              		.loc 1 1276 17 is_stmt 0 view .LVU1441
 4307 0016 6923     		movs	r3, #105
 4308 0018 2422     		movs	r2, #36
 4309 001a E254     		strb	r2, [r4, r3]
1277:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1278:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Disable the Peripheral */
1279:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   __HAL_UART_DISABLE(huart);
 4310              		.loc 1 1279 3 is_stmt 1 view .LVU1442
 4311 001c 2568     		ldr	r5, [r4]
 4312 001e 233A     		subs	r2, r2, #35
 4313 0020 2B68     		ldr	r3, [r5]
 4314              	.LBB288:
 4315              	.LBB289:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4316              		.loc 1 1168 45 is_stmt 0 view .LVU1443
 4317 0022 2069     		ldr	r0, [r4, #16]
 4318              	.LVL268:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4319              		.loc 1 1168 45 view .LVU1444
 4320              	.LBE289:
 4321              	.LBE288:
 4322              		.loc 1 1279 3 view .LVU1445
 4323 0024 9343     		bics	r3, r2
 4324 0026 2B60     		str	r3, [r5]
1280:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1281:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Set the UART Communication parameters */
1282:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
 4325              		.loc 1 1282 3 is_stmt 1 view .LVU1446
 4326              	.LVL269:
 4327              	.LBB292:
 4328              	.LBI288:
1142:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4329              		.loc 1 1142 19 view .LVU1447
 4330              	.LBB290:
1144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 4331              		.loc 1 1144 3 view .LVU1448
1145:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t brrtemp                    = 0x0000U;
 4332              		.loc 1 1145 3 view .LVU1449
1146:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t usartdiv                   = 0x0000U;
 4333              		.loc 1 1146 3 view .LVU1450
1147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 4334              		.loc 1 1147 3 view .LVU1451
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4335              		.loc 1 1148 3 view .LVU1452
1151:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 4336              		.loc 1 1151 3 view .LVU1453
1152:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 4337              		.loc 1 1152 3 view .LVU1454
1153:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_PARITY(huart->Init.Parity));
 4338              		.loc 1 1153 3 view .LVU1455
1154:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_MODE(huart->Init.Mode));
 4339              		.loc 1 1154 3 view .LVU1456
1155:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 4340              		.loc 1 1155 3 view .LVU1457
1156:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 4341              		.loc 1 1156 3 view .LVU1458
1157:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 4342              		.loc 1 1157 3 view .LVU1459
1158:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4343              		.loc 1 1158 3 view .LVU1460
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4344              		.loc 1 1168 3 view .LVU1461
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4345              		.loc 1 1168 45 is_stmt 0 view .LVU1462
 4346 0028 A368     		ldr	r3, [r4, #8]
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4347              		.loc 1 1169 3 view .LVU1463
 4348 002a 2968     		ldr	r1, [r5]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4349              		.loc 1 1168 45 view .LVU1464
 4350 002c 0343     		orrs	r3, r0
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4351              		.loc 1 1168 66 view .LVU1465
 4352 002e 6069     		ldr	r0, [r4, #20]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4353              		.loc 1 1168 98 view .LVU1466
 4354 0030 E269     		ldr	r2, [r4, #28]
 4355              	.LVL270:
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4356              		.loc 1 1169 3 is_stmt 1 view .LVU1467
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4357              		.loc 1 1168 66 is_stmt 0 view .LVU1468
 4358 0032 0343     		orrs	r3, r0
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4359              		.loc 1 1169 3 view .LVU1469
 4360 0034 3E48     		ldr	r0, .L403
 4361              	.LVL271:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 4362              		.loc 1 1168 10 view .LVU1470
 4363 0036 1343     		orrs	r3, r2
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4364              		.loc 1 1169 3 view .LVU1471
 4365 0038 0140     		ands	r1, r0
 4366 003a 0B43     		orrs	r3, r1
 4367 003c 2B60     		str	r3, [r5]
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4368              		.loc 1 1174 3 is_stmt 1 view .LVU1472
 4369 003e 6B68     		ldr	r3, [r5, #4]
 4370 0040 3C49     		ldr	r1, .L403+4
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4371              		.loc 1 1182 10 is_stmt 0 view .LVU1473
 4372 0042 206A     		ldr	r0, [r4, #32]
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4373              		.loc 1 1174 3 view .LVU1474
 4374 0044 0B40     		ands	r3, r1
 4375 0046 E168     		ldr	r1, [r4, #12]
 4376 0048 0B43     		orrs	r3, r1
 4377 004a 6B60     		str	r3, [r5, #4]
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4378              		.loc 1 1182 3 is_stmt 1 view .LVU1475
 4379              	.LVL272:
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4380              		.loc 1 1183 3 view .LVU1476
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4381              		.loc 1 1182 10 is_stmt 0 view .LVU1477
 4382 004c A369     		ldr	r3, [r4, #24]
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4383              		.loc 1 1183 3 view .LVU1478
 4384 004e A968     		ldr	r1, [r5, #8]
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 4385              		.loc 1 1182 10 view .LVU1479
 4386 0050 0343     		orrs	r3, r0
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4387              		.loc 1 1183 3 view .LVU1480
 4388 0052 3948     		ldr	r0, .L403+8
 4389 0054 0140     		ands	r1, r0
 4390 0056 0B43     		orrs	r3, r1
 4391 0058 AB60     		str	r3, [r5, #8]
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 4392              		.loc 1 1186 3 is_stmt 1 view .LVU1481
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 4393              		.loc 1 1186 3 view .LVU1482
 4394 005a 384B     		ldr	r3, .L403+12
 4395 005c 196B     		ldr	r1, [r3, #48]
 4396 005e 0323     		movs	r3, #3
 4397 0060 0B40     		ands	r3, r1
 4398 0062 013B     		subs	r3, r3, #1
 4399 0064 022B     		cmp	r3, #2
 4400 0066 25D9     		bls	.L376
 4401              	.LVL273:
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 4402              		.loc 1 1186 3 discriminator 10 view .LVU1483
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4403              		.loc 1 1189 3 view .LVU1484
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4404              		.loc 1 1189 6 is_stmt 0 view .LVU1485
 4405 0068 8023     		movs	r3, #128
 4406 006a 1B02     		lsls	r3, r3, #8
 4407 006c 9A42     		cmp	r2, r3
 4408 006e 44D0     		beq	.L380
 4409              	.LVL274:
 4410              	.L387:
1226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4411              		.loc 1 1226 9 is_stmt 1 view .LVU1486
1226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4412              		.loc 1 1226 43 is_stmt 0 discriminator 1 view .LVU1487
 4413 0070 E123     		movs	r3, #225
 4414 0072 6168     		ldr	r1, [r4, #4]
 4415 0074 DB03     		lsls	r3, r3, #15
 4416 0076 4808     		lsrs	r0, r1, #1
 4417              	.L401:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4418              		.loc 1 1229 43 view .LVU1488
 4419 0078 9C46     		mov	ip, r3
 4420 007a 6044     		add	r0, r0, ip
 4421 007c FFF7FEFF 		bl	__aeabi_uidiv
 4422              	.LVL275:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4423              		.loc 1 1229 43 view .LVU1489
 4424 0080 0004     		lsls	r0, r0, #16
 4425 0082 000C     		lsrs	r0, r0, #16
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4426              		.loc 1 1229 30 view .LVU1490
 4427 0084 E860     		str	r0, [r5, #12]
1230:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 4428              		.loc 1 1230 9 is_stmt 1 view .LVU1491
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4429              		.loc 1 1238 3 view .LVU1492
 4430              	.LVL276:
 4431              	.L385:
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4432              		.loc 1 1238 3 is_stmt 0 view .LVU1493
 4433              	.LBE290:
 4434              	.LBE292:
1283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1284:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_ERROR;
1285:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1286:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1287:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 4435              		.loc 1 1287 3 is_stmt 1 view .LVU1494
1288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1289:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     //UART_AdvFeatureConfig(huart);
1290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4436              		.loc 1 1290 3 view .LVU1495
1291:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1292:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* In asynchronous mode, the following bits must be kept cleared:
1293:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
1294:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 
1295:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR2_LINEN)
1296:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
1297:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 4437              		.loc 1 1298 3 view .LVU1496
 4438 0086 6B68     		ldr	r3, [r5, #4]
 4439 0088 2D4A     		ldr	r2, .L403+16
 4440              	.LBB293:
 4441              	.LBB294:
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4442              		.loc 1 1133 18 is_stmt 0 view .LVU1497
 4443 008a 6921     		movs	r1, #105
 4444              	.LBE294:
 4445              	.LBE293:
 4446              		.loc 1 1298 3 view .LVU1498
 4447 008c 1340     		ands	r3, r2
1299:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1300:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR3_SCEN)
1301:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR3_IREN)
1302:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
1303:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1304:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
1305:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1306:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1307:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR3_IREN)
1308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
1309:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1310:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 4448              		.loc 1 1310 3 view .LVU1499
 4449 008e 0822     		movs	r2, #8
1298:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
 4450              		.loc 1 1298 3 view .LVU1500
 4451 0090 6B60     		str	r3, [r5, #4]
 4452              		.loc 1 1310 3 is_stmt 1 view .LVU1501
 4453 0092 AB68     		ldr	r3, [r5, #8]
1311:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1312:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1313:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1314:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Enable the Peripheral */
1315:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   __HAL_UART_ENABLE(huart);
1316:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1317:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
1318:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return (UART_CheckIdleState(huart));
 4454              		.loc 1 1318 11 is_stmt 0 view .LVU1502
 4455 0094 0020     		movs	r0, #0
1310:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
 4456              		.loc 1 1310 3 view .LVU1503
 4457 0096 9343     		bics	r3, r2
 4458 0098 AB60     		str	r3, [r5, #8]
1315:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4459              		.loc 1 1315 3 is_stmt 1 view .LVU1504
 4460 009a 2B68     		ldr	r3, [r5]
 4461 009c 073A     		subs	r2, r2, #7
 4462 009e 1343     		orrs	r3, r2
 4463 00a0 2B60     		str	r3, [r5]
 4464              		.loc 1 1318 3 view .LVU1505
 4465              	.LVL277:
 4466              	.LBB296:
 4467              	.LBI293:
1090:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4468              		.loc 1 1090 19 view .LVU1506
 4469              	.LBB295:
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4470              		.loc 1 1097 3 view .LVU1507
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4471              		.loc 1 1097 20 is_stmt 0 view .LVU1508
 4472 00a2 0023     		movs	r3, #0
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4473              		.loc 1 1133 18 view .LVU1509
 4474 00a4 1F32     		adds	r2, r2, #31
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4475              		.loc 1 1097 20 view .LVU1510
 4476 00a6 E366     		str	r3, [r4, #108]
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4477              		.loc 1 1133 3 is_stmt 1 view .LVU1511
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4478              		.loc 1 1133 18 is_stmt 0 view .LVU1512
 4479 00a8 6254     		strb	r2, [r4, r1]
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4480              		.loc 1 1134 3 is_stmt 1 view .LVU1513
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4481              		.loc 1 1134 18 is_stmt 0 view .LVU1514
 4482 00aa 0131     		adds	r1, r1, #1
 4483 00ac 6254     		strb	r2, [r4, r1]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4484              		.loc 1 1137 3 is_stmt 1 view .LVU1515
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4485              		.loc 1 1137 3 view .LVU1516
 4486 00ae 4832     		adds	r2, r2, #72
 4487 00b0 A354     		strb	r3, [r4, r2]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4488              		.loc 1 1137 3 view .LVU1517
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4489              		.loc 1 1139 3 view .LVU1518
 4490              	.LVL278:
 4491              	.L386:
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4492              		.loc 1 1139 3 is_stmt 0 view .LVU1519
 4493              	.LBE295:
 4494              	.LBE296:
1319:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4495              		.loc 1 1319 1 view .LVU1520
 4496              		@ sp needed
 4497              	.LVL279:
 4498              		.loc 1 1319 1 view .LVU1521
 4499 00b2 70BD     		pop	{r4, r5, r6, pc}
 4500              	.LVL280:
 4501              	.L376:
 4502              		.loc 1 1319 1 view .LVU1522
 4503 00b4 2349     		ldr	r1, .L403+20
 4504 00b6 CB5C     		ldrb	r3, [r1, r3]
 4505              	.LVL281:
 4506              	.LBB297:
 4507              	.LBB291:
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 4508              		.loc 1 1186 3 is_stmt 1 discriminator 10 view .LVU1523
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4509              		.loc 1 1189 3 view .LVU1524
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4510              		.loc 1 1189 6 is_stmt 0 view .LVU1525
 4511 00b8 8021     		movs	r1, #128
 4512 00ba 0902     		lsls	r1, r1, #8
 4513 00bc 8A42     		cmp	r2, r1
 4514 00be 11D0     		beq	.L402
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4515              		.loc 1 1217 5 is_stmt 1 view .LVU1526
 4516 00c0 042B     		cmp	r3, #4
 4517 00c2 D5D0     		beq	.L387
 4518 00c4 07D8     		bhi	.L388
 4519 00c6 002B     		cmp	r3, #0
 4520 00c8 D2D0     		beq	.L387
 4521 00ca 022B     		cmp	r3, #2
 4522 00cc 2DD1     		bne	.L374
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4523              		.loc 1 1223 9 view .LVU1527
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4524              		.loc 1 1223 43 is_stmt 0 view .LVU1528
 4525 00ce 6168     		ldr	r1, [r4, #4]
 4526 00d0 1D4B     		ldr	r3, .L403+24
 4527              	.LVL282:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4528              		.loc 1 1223 43 view .LVU1529
 4529 00d2 4808     		lsrs	r0, r1, #1
 4530 00d4 D0E7     		b	.L401
 4531              	.LVL283:
 4532              	.L388:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4533              		.loc 1 1217 5 view .LVU1530
 4534 00d6 082B     		cmp	r3, #8
 4535 00d8 27D1     		bne	.L374
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4536              		.loc 1 1229 9 is_stmt 1 view .LVU1531
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4537              		.loc 1 1229 43 is_stmt 0 view .LVU1532
 4538 00da 8023     		movs	r3, #128
 4539              	.LVL284:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4540              		.loc 1 1229 43 view .LVU1533
 4541 00dc 6168     		ldr	r1, [r4, #4]
 4542 00de 1B02     		lsls	r3, r3, #8
 4543 00e0 4808     		lsrs	r0, r1, #1
 4544 00e2 C9E7     		b	.L401
 4545              	.LVL285:
 4546              	.L402:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4547              		.loc 1 1191 5 is_stmt 1 view .LVU1534
 4548 00e4 042B     		cmp	r3, #4
 4549 00e6 08D0     		beq	.L380
 4550 00e8 16D8     		bhi	.L381
 4551 00ea 002B     		cmp	r3, #0
 4552 00ec 05D0     		beq	.L380
 4553 00ee 022B     		cmp	r3, #2
 4554 00f0 19D1     		bne	.L383
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4555              		.loc 1 1197 9 view .LVU1535
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4556              		.loc 1 1197 31 is_stmt 0 view .LVU1536
 4557 00f2 6168     		ldr	r1, [r4, #4]
 4558 00f4 154B     		ldr	r3, .L403+28
 4559              	.LVL286:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4560              		.loc 1 1197 31 view .LVU1537
 4561 00f6 4808     		lsrs	r0, r1, #1
 4562 00f8 03E0     		b	.L400
 4563              	.LVL287:
 4564              	.L380:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4565              		.loc 1 1200 9 is_stmt 1 view .LVU1538
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4566              		.loc 1 1200 31 is_stmt 0 discriminator 1 view .LVU1539
 4567 00fa E123     		movs	r3, #225
 4568 00fc 6168     		ldr	r1, [r4, #4]
 4569 00fe 1B04     		lsls	r3, r3, #16
 4570 0100 4808     		lsrs	r0, r1, #1
 4571              	.L400:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4572              		.loc 1 1203 31 view .LVU1540
 4573 0102 9C46     		mov	ip, r3
 4574 0104 6044     		add	r0, r0, ip
 4575 0106 FFF7FEFF 		bl	__aeabi_uidiv
 4576              	.LVL288:
1204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 4577              		.loc 1 1204 9 is_stmt 1 view .LVU1541
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4578              		.loc 1 1211 5 view .LVU1542
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4579              		.loc 1 1211 13 is_stmt 0 view .LVU1543
 4580 010a 114B     		ldr	r3, .L403+32
 4581 010c 0340     		ands	r3, r0
 4582              	.LVL289:
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4583              		.loc 1 1212 5 is_stmt 1 view .LVU1544
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4584              		.loc 1 1213 5 view .LVU1545
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4585              		.loc 1 1212 16 is_stmt 0 view .LVU1546
 4586 010e 0007     		lsls	r0, r0, #28
 4587              	.LVL290:
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4588              		.loc 1 1212 16 view .LVU1547
 4589 0110 400F     		lsrs	r0, r0, #29
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4590              		.loc 1 1213 26 view .LVU1548
 4591 0112 0343     		orrs	r3, r0
 4592 0114 EB60     		str	r3, [r5, #12]
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4593              		.loc 1 1238 3 is_stmt 1 view .LVU1549
 4594              	.LVL291:
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4595              		.loc 1 1238 3 is_stmt 0 view .LVU1550
 4596 0116 B6E7     		b	.L385
 4597              	.LVL292:
 4598              	.L381:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4599              		.loc 1 1191 5 view .LVU1551
 4600 0118 082B     		cmp	r3, #8
 4601 011a 04D1     		bne	.L383
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4602              		.loc 1 1203 9 is_stmt 1 view .LVU1552
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4603              		.loc 1 1203 31 is_stmt 0 view .LVU1553
 4604 011c 8023     		movs	r3, #128
 4605              	.LVL293:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4606              		.loc 1 1203 31 view .LVU1554
 4607 011e 6168     		ldr	r1, [r4, #4]
 4608 0120 5B02     		lsls	r3, r3, #9
 4609 0122 4808     		lsrs	r0, r1, #1
 4610 0124 EDE7     		b	.L400
 4611              	.LVL294:
 4612              	.L383:
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4613              		.loc 1 1211 5 is_stmt 1 view .LVU1555
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4614              		.loc 1 1212 5 view .LVU1556
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4615              		.loc 1 1213 5 view .LVU1557
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4616              		.loc 1 1213 26 is_stmt 0 view .LVU1558
 4617 0126 0023     		movs	r3, #0
 4618              	.LVL295:
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4619              		.loc 1 1213 26 view .LVU1559
 4620 0128 EB60     		str	r3, [r5, #12]
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4621              		.loc 1 1238 3 is_stmt 1 view .LVU1560
 4622              	.LVL296:
 4623              	.L374:
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4624              		.loc 1 1238 3 is_stmt 0 view .LVU1561
 4625              	.LBE291:
 4626              	.LBE297:
1253:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4627              		.loc 1 1253 12 view .LVU1562
 4628 012a 0120     		movs	r0, #1
 4629 012c C1E7     		b	.L386
 4630              	.L404:
 4631 012e C046     		.align	2
 4632              	.L403:
 4633 0130 F369FFFF 		.word	-38413
 4634 0134 FFCFFFFF 		.word	-12289
 4635 0138 FFF4FFFF 		.word	-2817
 4636 013c 00100240 		.word	1073876992
 4637 0140 FFF7FFFF 		.word	-2049
 4638 0144 00000000 		.word	.LANCHOR2
 4639 0148 0024F400 		.word	16000000
 4640 014c 0048E801 		.word	32000000
 4641 0150 F0FF0000 		.word	65520
 4642              		.cfi_endproc
 4643              	.LFE49:
 4645              		.section	.text.HAL_UART_Receive,"ax",%progbits
 4646              		.align	1
 4647              		.p2align 2,,3
 4648              		.global	HAL_UART_Receive
 4649              		.syntax unified
 4650              		.code	16
 4651              		.thumb_func
 4653              	HAL_UART_Receive:
 4654              	.LVL297:
 4655              	.LFB50:
1320:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1321:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Receive an amount of data in blocking mode.
1323:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart: UART handle.
1324:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param pData: pointer to data buffer.
1325:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Size: amount of data to be received.
1326:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1327:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-
1328:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         address of user data buffer for storing data to be received, should be aligned on a hal
1329:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         (as received data will be handled using u16 pointer cast). Depending on compilation cha
1330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         use of specific alignment compilation directives or pragmas might be required to ensure
1331:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1332:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1333:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4656              		.loc 1 1334 1 is_stmt 1 view -0
 4657              		.cfi_startproc
 4658              		@ args = 0, pretend = 0, frame = 8
 4659              		@ frame_needed = 0, uses_anonymous_args = 0
1335:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4660              		.loc 1 1335 3 view .LVU1564
1336:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t uhMask;
 4661              		.loc 1 1336 3 view .LVU1565
1337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0;
 4662              		.loc 1 1337 3 view .LVU1566
1338:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1339:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check that a Rx process is not already ongoing */
1340:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->RxState == HAL_UART_STATE_READY)
 4663              		.loc 1 1340 3 view .LVU1567
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4664              		.loc 1 1334 1 is_stmt 0 view .LVU1568
 4665 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4666              	.LCFI15:
 4667              		.cfi_def_cfa_offset 20
 4668              		.cfi_offset 4, -20
 4669              		.cfi_offset 5, -16
 4670              		.cfi_offset 6, -12
 4671              		.cfi_offset 7, -8
 4672              		.cfi_offset 14, -4
 4673 0002 4546     		mov	r5, r8
 4674 0004 DE46     		mov	lr, fp
 4675 0006 5746     		mov	r7, r10
 4676 0008 4E46     		mov	r6, r9
 4677              		.loc 1 1340 11 view .LVU1569
 4678 000a 6A24     		movs	r4, #106
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4679              		.loc 1 1334 1 view .LVU1570
 4680 000c E0B5     		push	{r5, r6, r7, lr}
 4681              	.LCFI16:
 4682              		.cfi_def_cfa_offset 36
 4683              		.cfi_offset 8, -36
 4684              		.cfi_offset 9, -32
 4685              		.cfi_offset 10, -28
 4686              		.cfi_offset 11, -24
 4687              		.loc 1 1340 11 view .LVU1571
 4688 000e 055D     		ldrb	r5, [r0, r4]
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4689              		.loc 1 1334 1 view .LVU1572
 4690 0010 83B0     		sub	sp, sp, #12
 4691              	.LCFI17:
 4692              		.cfi_def_cfa_offset 48
 4693              		.loc 1 1340 5 view .LVU1573
 4694 0012 202D     		cmp	r5, #32
 4695 0014 54D1     		bne	.L440
1341:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1342:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 4696              		.loc 1 1342 5 is_stmt 1 view .LVU1574
 4697              		.loc 1 1342 7 is_stmt 0 view .LVU1575
 4698 0016 0029     		cmp	r1, #0
 4699 0018 46D0     		beq	.L436
 4700              		.loc 1 1342 25 discriminator 1 view .LVU1576
 4701 001a 002A     		cmp	r2, #0
 4702 001c 44D0     		beq	.L436
1343:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return  HAL_ERROR;
1345:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1346:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1347:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
1348:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        should be aligned on a u16 frontier, as data to be received from RDR will be 
1349:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        handled through a u16 cast. */
1350:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 4703              		.loc 1 1350 5 is_stmt 1 view .LVU1577
 4704              		.loc 1 1350 8 is_stmt 0 view .LVU1578
 4705 001e 8025     		movs	r5, #128
 4706              		.loc 1 1350 21 view .LVU1579
 4707 0020 8768     		ldr	r7, [r0, #8]
 4708              		.loc 1 1350 8 view .LVU1580
 4709 0022 6D01     		lsls	r5, r5, #5
 4710 0024 AF42     		cmp	r7, r5
 4711 0026 35D0     		beq	.L461
1351:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((((uint32_t)pData)&1U) != 0U)
1353:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1354:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return  HAL_ERROR;
1355:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1357:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Locked */
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_LOCK(huart);
 4712              		.loc 1 1359 5 is_stmt 1 view .LVU1581
 4713              		.loc 1 1359 5 view .LVU1582
 4714 0028 6825     		movs	r5, #104
 4715 002a 465D     		ldrb	r6, [r0, r5]
 4716 002c 012E     		cmp	r6, #1
 4717 002e 47D0     		beq	.L440
 4718              		.loc 1 1359 5 discriminator 2 view .LVU1583
 4719 0030 0126     		movs	r6, #1
 4720 0032 4655     		strb	r6, [r0, r5]
 4721              		.loc 1 1359 5 discriminator 2 view .LVU1584
1360:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 4722              		.loc 1 1361 5 view .LVU1585
 4723              		.loc 1 1361 22 is_stmt 0 view .LVU1586
 4724 0034 0025     		movs	r5, #0
 4725 0036 C566     		str	r5, [r0, #108]
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4726              		.loc 1 1362 5 is_stmt 1 view .LVU1587
 4727              		.loc 1 1362 20 is_stmt 0 view .LVU1588
 4728 0038 2235     		adds	r5, r5, #34
 4729 003a 0555     		strb	r5, [r0, r4]
1363:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1364:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 4730              		.loc 1 1365 5 is_stmt 1 view .LVU1589
 4731              	.LBB304:
 4732              	.LBI304:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4733              		.loc 1 48 10 view .LVU1590
 4734              	.LBB305:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4735              		.loc 1 50 2 view .LVU1591
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4736              		.loc 1 51 2 view .LVU1592
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4737              		.loc 1 51 13 is_stmt 0 view .LVU1593
 4738 003c 724C     		ldr	r4, .L464
 4739 003e 2568     		ldr	r5, [r4]
 4740 0040 6E1C     		adds	r6, r5, #1
 4741 0042 2660     		str	r6, [r4]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4742              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU1594
 4743              	.LVL298:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4744              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU1595
 4745              	.LBE305:
 4746              	.LBE304:
1366:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferSize = Size;
 4747              		.loc 1 1367 5 is_stmt 1 view .LVU1596
 4748              		.loc 1 1367 23 is_stmt 0 view .LVU1597
 4749 0044 5826     		movs	r6, #88
 4750 0046 8253     		strh	r2, [r0, r6]
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4751              		.loc 1 1368 5 is_stmt 1 view .LVU1598
 4752              		.loc 1 1368 24 is_stmt 0 view .LVU1599
 4753 0048 0236     		adds	r6, r6, #2
 4754              	.LBB311:
 4755              	.LBB306:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4756              		.loc 1 51 13 view .LVU1600
 4757 004a 0095     		str	r5, [sp]
 4758              	.LBE306:
 4759              	.LBE311:
 4760              		.loc 1 1368 24 view .LVU1601
 4761 004c 8253     		strh	r2, [r0, r6]
1369:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1370:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Computation of UART mask to apply to RDR register */
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     UART_MASK_COMPUTATION(huart);
 4762              		.loc 1 1371 5 is_stmt 1 view .LVU1602
 4763              		.loc 1 1371 5 view .LVU1603
 4764              		.loc 1 1371 5 discriminator 2 view .LVU1604
 4765 004e 002F     		cmp	r7, #0
 4766 0050 4AD0     		beq	.L429
1372:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4767              		.loc 1 1372 12 is_stmt 0 view .LVU1605
 4768 0052 5C22     		movs	r2, #92
 4769              	.LVL299:
 4770              		.loc 1 1372 12 view .LVU1606
 4771 0054 865A     		ldrh	r6, [r0, r2]
 4772              	.LVL300:
 4773              	.L411:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4774              		.loc 1 1371 5 is_stmt 1 discriminator 10 view .LVU1607
 4775              		.loc 1 1372 5 view .LVU1608
1373:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1374:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* as long as data have to be received */
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     while(huart->RxXferCount > 0U)
 4776              		.loc 1 1375 5 view .LVU1609
 4777              		.loc 1 1375 30 view .LVU1610
 4778              		.loc 1 1375 16 is_stmt 0 view .LVU1611
 4779 0056 5A22     		movs	r2, #90
 4780 0058 825A     		ldrh	r2, [r0, r2]
 4781              		.loc 1 1375 30 view .LVU1612
 4782 005a 002A     		cmp	r2, #0
 4783 005c 3CD0     		beq	.L428
 4784 005e 5A1C     		adds	r2, r3, #1
 4785 0060 00D0     		beq	.LCB4394
 4786 0062 76E0     		b	.L413	@long jump
 4787              	.LCB4394:
1376:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       huart->RxXferCount--;
1378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
1379:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1381:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
 4788              		.loc 1 1382 10 view .LVU1613
 4789 0064 8023     		movs	r3, #128
 4790              	.LVL301:
 4791              		.loc 1 1382 10 view .LVU1614
 4792 0066 5B01     		lsls	r3, r3, #5
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4793              		.loc 1 1377 12 view .LVU1615
 4794 0068 5A25     		movs	r5, #90
 4795              	.LVL302:
 4796              	.LBB312:
 4797              	.LBB313:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4798              		.loc 1 1062 10 view .LVU1616
 4799 006a 2024     		movs	r4, #32
 4800              	.LBE313:
 4801              	.LBE312:
 4802              		.loc 1 1382 10 view .LVU1617
 4803 006c 9C46     		mov	ip, r3
 4804              	.LVL303:
 4805              	.L418:
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4806              		.loc 1 1377 7 is_stmt 1 view .LVU1618
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4807              		.loc 1 1377 12 is_stmt 0 view .LVU1619
 4808 006e 435B     		ldrh	r3, [r0, r5]
 4809              	.LBB321:
 4810              	.LBB316:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4811              		.loc 1 1062 10 view .LVU1620
 4812 0070 0268     		ldr	r2, [r0]
 4813              	.LBE316:
 4814              	.LBE321:
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4815              		.loc 1 1377 25 view .LVU1621
 4816 0072 013B     		subs	r3, r3, #1
 4817 0074 9BB2     		uxth	r3, r3
 4818 0076 4353     		strh	r3, [r0, r5]
1378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4819              		.loc 1 1378 7 is_stmt 1 view .LVU1622
 4820              	.LVL304:
 4821              	.LBB322:
 4822              	.LBI312:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4823              		.loc 1 1059 19 view .LVU1623
 4824              	.LBB317:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4825              		.loc 1 1062 3 view .LVU1624
 4826              	.L414:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4827              		.loc 1 1062 58 view .LVU1625
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4828              		.loc 1 1062 10 is_stmt 0 view .LVU1626
 4829 0078 D369     		ldr	r3, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4830              		.loc 1 1062 58 view .LVU1627
 4831 007a 1C42     		tst	r4, r3
 4832 007c FCD0     		beq	.L414
 4833              	.LVL305:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4834              		.loc 1 1062 58 view .LVU1628
 4835              	.LBE317:
 4836              	.LBE322:
 4837              		.loc 1 1382 7 is_stmt 1 view .LVU1629
 4838              		.loc 1 1382 10 is_stmt 0 view .LVU1630
 4839 007e 6745     		cmp	r7, ip
 4840 0080 20D0     		beq	.L415
 4841              	.L417:
1383:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tmp = (uint16_t*) pData ;
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
1387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1388:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
1389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 4842              		.loc 1 1390 9 is_stmt 1 view .LVU1631
 4843              	.LVL306:
 4844              		.loc 1 1390 45 is_stmt 0 view .LVU1632
 4845 0082 938C     		ldrh	r3, [r2, #36]
 4846              		.loc 1 1390 20 view .LVU1633
 4847 0084 3340     		ands	r3, r6
 4848              		.loc 1 1390 18 view .LVU1634
 4849 0086 0B70     		strb	r3, [r1]
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4850              		.loc 1 1375 16 view .LVU1635
 4851 0088 435B     		ldrh	r3, [r0, r5]
 4852              		.loc 1 1390 15 view .LVU1636
 4853 008a 0131     		adds	r1, r1, #1
 4854              	.LVL307:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4855              		.loc 1 1375 30 is_stmt 1 view .LVU1637
 4856 008c 002B     		cmp	r3, #0
 4857 008e 23D0     		beq	.L428
 4858              	.L462:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4859              		.loc 1 1375 30 is_stmt 0 view .LVU1638
 4860 0090 8768     		ldr	r7, [r0, #8]
 4861 0092 ECE7     		b	.L418
 4862              	.LVL308:
 4863              	.L461:
1350:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4864              		.loc 1 1350 56 discriminator 1 view .LVU1639
 4865 0094 0569     		ldr	r5, [r0, #16]
 4866 0096 002D     		cmp	r5, #0
 4867 0098 0ED1     		bne	.L408
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4868              		.loc 1 1352 7 is_stmt 1 view .LVU1640
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4869              		.loc 1 1352 28 is_stmt 0 view .LVU1641
 4870 009a 0135     		adds	r5, r5, #1
 4871 009c 2E00     		movs	r6, r5
 4872 009e 0E40     		ands	r6, r1
 4873 00a0 A946     		mov	r9, r5
 4874 00a2 B046     		mov	r8, r6
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4875              		.loc 1 1352 9 view .LVU1642
 4876 00a4 2942     		tst	r1, r5
 4877 00a6 3DD0     		beq	.L454
 4878              	.L436:
1344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 4879              		.loc 1 1344 15 view .LVU1643
 4880 00a8 0120     		movs	r0, #1
 4881              	.LVL309:
 4882              	.L455:
1391:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1392:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1393:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1394:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* At end of Rx process, restore huart->RxState to Ready */
1395:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_READY;
1396:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1397:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Unlocked */
1398:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
1399:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_OK;
1401:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1402:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1403:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1404:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_BUSY;
1405:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1406:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4883              		.loc 1 1406 1 view .LVU1644
 4884 00aa 03B0     		add	sp, sp, #12
 4885              		@ sp needed
 4886 00ac F0BC     		pop	{r4, r5, r6, r7}
 4887 00ae BB46     		mov	fp, r7
 4888 00b0 B246     		mov	r10, r6
 4889 00b2 A946     		mov	r9, r5
 4890 00b4 A046     		mov	r8, r4
 4891 00b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 4892              	.LVL310:
 4893              	.L408:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4894              		.loc 1 1359 5 is_stmt 1 view .LVU1645
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4895              		.loc 1 1359 5 view .LVU1646
 4896 00b8 6825     		movs	r5, #104
 4897 00ba 465D     		ldrb	r6, [r0, r5]
 4898 00bc 012E     		cmp	r6, #1
 4899 00be 1AD1     		bne	.L459
 4900              	.L440:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4901              		.loc 1 1359 5 is_stmt 0 discriminator 1 view .LVU1647
 4902 00c0 0220     		movs	r0, #2
 4903              	.LVL311:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4904              		.loc 1 1359 5 discriminator 1 view .LVU1648
 4905 00c2 F2E7     		b	.L455
 4906              	.LVL312:
 4907              	.L415:
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4908              		.loc 1 1382 58 discriminator 1 view .LVU1649
 4909 00c4 0369     		ldr	r3, [r0, #16]
 4910 00c6 002B     		cmp	r3, #0
 4911 00c8 DBD1     		bne	.L417
1384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 4912              		.loc 1 1384 9 is_stmt 1 view .LVU1650
 4913              	.LVL313:
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4914              		.loc 1 1385 9 view .LVU1651
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4915              		.loc 1 1385 42 is_stmt 0 view .LVU1652
 4916 00ca 938C     		ldrh	r3, [r2, #36]
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4917              		.loc 1 1385 16 view .LVU1653
 4918 00cc 3340     		ands	r3, r6
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4919              		.loc 1 1385 14 view .LVU1654
 4920 00ce 0B80     		strh	r3, [r1]
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4921              		.loc 1 1386 9 is_stmt 1 view .LVU1655
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4922              		.loc 1 1375 16 is_stmt 0 view .LVU1656
 4923 00d0 435B     		ldrh	r3, [r0, r5]
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4924              		.loc 1 1386 15 view .LVU1657
 4925 00d2 0231     		adds	r1, r1, #2
 4926              	.LVL314:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4927              		.loc 1 1375 30 is_stmt 1 view .LVU1658
 4928 00d4 002B     		cmp	r3, #0
 4929 00d6 DBD1     		bne	.L462
 4930              	.LVL315:
 4931              	.L428:
1395:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4932              		.loc 1 1395 5 view .LVU1659
1395:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4933              		.loc 1 1395 20 is_stmt 0 view .LVU1660
 4934 00d8 6A23     		movs	r3, #106
 4935 00da 2022     		movs	r2, #32
 4936 00dc C254     		strb	r2, [r0, r3]
1398:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4937              		.loc 1 1398 5 is_stmt 1 view .LVU1661
1398:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4938              		.loc 1 1398 5 view .LVU1662
 4939 00de 0022     		movs	r2, #0
 4940 00e0 023B     		subs	r3, r3, #2
 4941 00e2 C254     		strb	r2, [r0, r3]
1398:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4942              		.loc 1 1398 5 view .LVU1663
1400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4943              		.loc 1 1400 5 view .LVU1664
1400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4944              		.loc 1 1400 12 is_stmt 0 view .LVU1665
 4945 00e4 0020     		movs	r0, #0
 4946              	.LVL316:
1400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4947              		.loc 1 1400 12 view .LVU1666
 4948 00e6 E0E7     		b	.L455
 4949              	.LVL317:
 4950              	.L429:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4951              		.loc 1 1371 5 is_stmt 1 discriminator 5 view .LVU1667
 4952 00e8 0269     		ldr	r2, [r0, #16]
 4953              	.LVL318:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4954              		.loc 1 1371 5 is_stmt 0 discriminator 5 view .LVU1668
 4955 00ea 002A     		cmp	r2, #0
 4956 00ec 16D1     		bne	.L410
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4957              		.loc 1 1371 5 is_stmt 1 discriminator 7 view .LVU1669
 4958 00ee FF26     		movs	r6, #255
 4959 00f0 5C32     		adds	r2, r2, #92
 4960 00f2 8652     		strh	r6, [r0, r2]
 4961 00f4 AFE7     		b	.L411
 4962              	.LVL319:
 4963              	.L459:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4964              		.loc 1 1359 5 discriminator 2 view .LVU1670
 4965 00f6 0126     		movs	r6, #1
 4966 00f8 4655     		strb	r6, [r0, r5]
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4967              		.loc 1 1359 5 discriminator 2 view .LVU1671
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4968              		.loc 1 1361 5 view .LVU1672
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4969              		.loc 1 1361 22 is_stmt 0 view .LVU1673
 4970 00fa 0025     		movs	r5, #0
 4971 00fc C566     		str	r5, [r0, #108]
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4972              		.loc 1 1362 5 is_stmt 1 view .LVU1674
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4973              		.loc 1 1362 20 is_stmt 0 view .LVU1675
 4974 00fe 2235     		adds	r5, r5, #34
 4975 0100 0555     		strb	r5, [r0, r4]
1365:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4976              		.loc 1 1365 5 is_stmt 1 view .LVU1676
 4977              	.LBB323:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4978              		.loc 1 48 10 view .LVU1677
 4979              	.LBB307:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4980              		.loc 1 50 2 view .LVU1678
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4981              		.loc 1 51 2 view .LVU1679
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4982              		.loc 1 51 13 is_stmt 0 view .LVU1680
 4983 0102 414C     		ldr	r4, .L464
 4984 0104 2568     		ldr	r5, [r4]
 4985 0106 6E1C     		adds	r6, r5, #1
 4986 0108 2660     		str	r6, [r4]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4987              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU1681
 4988              	.LVL320:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4989              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU1682
 4990              	.LBE307:
 4991              	.LBE323:
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4992              		.loc 1 1367 5 is_stmt 1 view .LVU1683
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4993              		.loc 1 1367 23 is_stmt 0 view .LVU1684
 4994 010a 5826     		movs	r6, #88
 4995 010c 8253     		strh	r2, [r0, r6]
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4996              		.loc 1 1368 5 is_stmt 1 view .LVU1685
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4997              		.loc 1 1368 24 is_stmt 0 view .LVU1686
 4998 010e 0236     		adds	r6, r6, #2
 4999 0110 8253     		strh	r2, [r0, r6]
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5000              		.loc 1 1371 5 is_stmt 1 view .LVU1687
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5001              		.loc 1 1371 5 view .LVU1688
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5002              		.loc 1 1371 5 discriminator 1 view .LVU1689
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5003              		.loc 1 1371 5 discriminator 4 view .LVU1690
 5004 0112 5C22     		movs	r2, #92
 5005              	.LVL321:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5006              		.loc 1 1371 5 is_stmt 0 discriminator 4 view .LVU1691
 5007 0114 A536     		adds	r6, r6, #165
 5008              	.LBB324:
 5009              	.LBB308:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5010              		.loc 1 51 13 view .LVU1692
 5011 0116 0095     		str	r5, [sp]
 5012              	.LBE308:
 5013              	.LBE324:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5014              		.loc 1 1371 5 discriminator 4 view .LVU1693
 5015 0118 8652     		strh	r6, [r0, r2]
 5016 011a 9CE7     		b	.L411
 5017              	.L410:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5018              		.loc 1 1371 5 is_stmt 1 discriminator 8 view .LVU1694
 5019 011c 5C22     		movs	r2, #92
 5020 011e 7F26     		movs	r6, #127
 5021 0120 8652     		strh	r6, [r0, r2]
 5022 0122 98E7     		b	.L411
 5023              	.LVL322:
 5024              	.L454:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5025              		.loc 1 1359 5 view .LVU1695
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5026              		.loc 1 1359 5 view .LVU1696
 5027 0124 6826     		movs	r6, #104
 5028 0126 855D     		ldrb	r5, [r0, r6]
 5029 0128 012D     		cmp	r5, #1
 5030 012a C9D0     		beq	.L440
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5031              		.loc 1 1359 5 discriminator 2 view .LVU1697
 5032 012c 4D46     		mov	r5, r9
 5033 012e 8555     		strb	r5, [r0, r6]
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5034              		.loc 1 1359 5 discriminator 2 view .LVU1698
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 5035              		.loc 1 1361 5 view .LVU1699
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 5036              		.loc 1 1361 22 is_stmt 0 view .LVU1700
 5037 0130 4546     		mov	r5, r8
 5038 0132 C566     		str	r5, [r0, #108]
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5039              		.loc 1 1362 5 is_stmt 1 view .LVU1701
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5040              		.loc 1 1362 20 is_stmt 0 view .LVU1702
 5041 0134 2225     		movs	r5, #34
 5042 0136 0555     		strb	r5, [r0, r4]
1365:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5043              		.loc 1 1365 5 is_stmt 1 view .LVU1703
 5044              	.LBB325:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5045              		.loc 1 48 10 view .LVU1704
 5046              	.LBB309:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5047              		.loc 1 50 2 view .LVU1705
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5048              		.loc 1 51 2 view .LVU1706
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5049              		.loc 1 51 13 is_stmt 0 view .LVU1707
 5050 0138 334C     		ldr	r4, .L464
 5051 013a 2568     		ldr	r5, [r4]
 5052 013c 6E1C     		adds	r6, r5, #1
 5053 013e 2660     		str	r6, [r4]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5054              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU1708
 5055              	.LVL323:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5056              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU1709
 5057              	.LBE309:
 5058              	.LBE325:
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 5059              		.loc 1 1367 5 is_stmt 1 view .LVU1710
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 5060              		.loc 1 1367 23 is_stmt 0 view .LVU1711
 5061 0140 5826     		movs	r6, #88
 5062 0142 8253     		strh	r2, [r0, r6]
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5063              		.loc 1 1368 5 is_stmt 1 view .LVU1712
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5064              		.loc 1 1368 24 is_stmt 0 view .LVU1713
 5065 0144 0236     		adds	r6, r6, #2
 5066 0146 8253     		strh	r2, [r0, r6]
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5067              		.loc 1 1371 5 is_stmt 1 view .LVU1714
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5068              		.loc 1 1371 5 view .LVU1715
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5069              		.loc 1 1371 5 discriminator 1 view .LVU1716
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5070              		.loc 1 1371 5 discriminator 3 view .LVU1717
 5071 0148 5C22     		movs	r2, #92
 5072              	.LVL324:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5073              		.loc 1 1371 5 is_stmt 0 discriminator 3 view .LVU1718
 5074 014a 304E     		ldr	r6, .L464+4
 5075              	.LBB326:
 5076              	.LBB310:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5077              		.loc 1 51 13 view .LVU1719
 5078 014c 0095     		str	r5, [sp]
 5079              	.LBE310:
 5080              	.LBE326:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5081              		.loc 1 1371 5 discriminator 3 view .LVU1720
 5082 014e 8652     		strh	r6, [r0, r2]
 5083 0150 81E7     		b	.L411
 5084              	.LVL325:
 5085              	.L413:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 5086              		.loc 1 1371 5 discriminator 3 view .LVU1721
 5087 0152 2268     		ldr	r2, [r4]
 5088 0154 9446     		mov	ip, r2
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5089              		.loc 1 1375 30 view .LVU1722
 5090 0156 0022     		movs	r2, #0
 5091 0158 0192     		str	r2, [sp, #4]
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 5092              		.loc 1 1377 12 view .LVU1723
 5093 015a 5A32     		adds	r2, r2, #90
 5094 015c 9046     		mov	r8, r2
 5095              	.LBB327:
 5096              	.LBB318:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5097              		.loc 1 1062 10 view .LVU1724
 5098 015e 3A3A     		subs	r2, r2, #58
 5099 0160 9246     		mov	r10, r2
 5100              	.LBE318:
 5101              	.LBE327:
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5102              		.loc 1 1382 10 view .LVU1725
 5103 0162 8022     		movs	r2, #128
 5104 0164 5201     		lsls	r2, r2, #5
 5105 0166 9146     		mov	r9, r2
 5106              	.LVL326:
 5107              	.L427:
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 5108              		.loc 1 1377 7 is_stmt 1 view .LVU1726
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 5109              		.loc 1 1377 12 is_stmt 0 view .LVU1727
 5110 0168 4246     		mov	r2, r8
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 5111              		.loc 1 1377 25 view .LVU1728
 5112 016a 4746     		mov	r7, r8
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 5113              		.loc 1 1377 12 view .LVU1729
 5114 016c 825A     		ldrh	r2, [r0, r2]
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 5115              		.loc 1 1377 25 view .LVU1730
 5116 016e 013A     		subs	r2, r2, #1
 5117 0170 92B2     		uxth	r2, r2
 5118 0172 C253     		strh	r2, [r0, r7]
1378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5119              		.loc 1 1378 7 is_stmt 1 view .LVU1731
 5120              	.LVL327:
 5121              	.LBB328:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5122              		.loc 1 1059 19 view .LVU1732
 5123              	.LBB319:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5124              		.loc 1 1062 3 view .LVU1733
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5125              		.loc 1 1062 10 is_stmt 0 view .LVU1734
 5126 0174 0268     		ldr	r2, [r0]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5127              		.loc 1 1062 58 is_stmt 1 view .LVU1735
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5128              		.loc 1 1062 10 is_stmt 0 view .LVU1736
 5129 0176 D769     		ldr	r7, [r2, #28]
 5130 0178 BB46     		mov	fp, r7
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5131              		.loc 1 1062 58 view .LVU1737
 5132 017a 5746     		mov	r7, r10
 5133 017c 5D46     		mov	r5, fp
 5134 017e 2F42     		tst	r7, r5
 5135 0180 11D1     		bne	.L420
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5136              		.loc 1 1065 5 is_stmt 1 view .LVU1738
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5137              		.loc 1 1067 7 view .LVU1739
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5138              		.loc 1 1067 9 is_stmt 0 view .LVU1740
 5139 0182 002B     		cmp	r3, #0
 5140 0184 20D0     		beq	.L456
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5141              		.loc 1 1062 10 view .LVU1741
 5142 0186 2025     		movs	r5, #32
 5143 0188 0195     		str	r5, [sp, #4]
 5144              	.L421:
 5145              	.LBB314:
 5146              	.LBI314:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5147              		.loc 1 48 10 is_stmt 1 view .LVU1742
 5148              	.LBB315:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5149              		.loc 1 50 2 view .LVU1743
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5150              		.loc 1 51 2 view .LVU1744
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5151              		.loc 1 51 16 discriminator 1 view .LVU1745
 5152 018a 6746     		mov	r7, ip
 5153              	.LBE315:
 5154              	.LBE314:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5155              		.loc 1 1067 44 is_stmt 0 discriminator 1 view .LVU1746
 5156 018c 009D     		ldr	r5, [sp]
 5157 018e 7F1B     		subs	r7, r7, r5
 5158 0190 0125     		movs	r5, #1
 5159 0192 AB46     		mov	fp, r5
 5160 0194 DC44     		add	ip, ip, fp
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5161              		.loc 1 1067 26 discriminator 1 view .LVU1747
 5162 0196 BB42     		cmp	r3, r7
 5163 0198 19D3     		bcc	.L460
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5164              		.loc 1 1062 58 is_stmt 1 view .LVU1748
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5165              		.loc 1 1062 10 is_stmt 0 view .LVU1749
 5166 019a D769     		ldr	r7, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5167              		.loc 1 1062 58 view .LVU1750
 5168 019c 019D     		ldr	r5, [sp, #4]
 5169 019e 3D42     		tst	r5, r7
 5170 01a0 F3D0     		beq	.L421
 5171 01a2 0125     		movs	r5, #1
 5172 01a4 0195     		str	r5, [sp, #4]
 5173              	.L420:
 5174              	.LVL328:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5175              		.loc 1 1062 58 view .LVU1751
 5176              	.LBE319:
 5177              	.LBE328:
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5178              		.loc 1 1382 7 is_stmt 1 view .LVU1752
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5179              		.loc 1 1382 10 is_stmt 0 view .LVU1753
 5180 01a6 8568     		ldr	r5, [r0, #8]
 5181 01a8 4D45     		cmp	r5, r9
 5182 01aa 25D0     		beq	.L463
 5183              	.L425:
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5184              		.loc 1 1390 9 is_stmt 1 view .LVU1754
 5185              	.LVL329:
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5186              		.loc 1 1390 45 is_stmt 0 view .LVU1755
 5187 01ac 928C     		ldrh	r2, [r2, #36]
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5188              		.loc 1 1390 20 view .LVU1756
 5189 01ae 3240     		ands	r2, r6
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5190              		.loc 1 1390 18 view .LVU1757
 5191 01b0 0A70     		strb	r2, [r1]
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5192              		.loc 1 1390 15 view .LVU1758
 5193 01b2 0131     		adds	r1, r1, #1
 5194              	.LVL330:
 5195              	.L426:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5196              		.loc 1 1375 30 is_stmt 1 view .LVU1759
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5197              		.loc 1 1375 16 is_stmt 0 view .LVU1760
 5198 01b4 4246     		mov	r2, r8
 5199 01b6 825A     		ldrh	r2, [r0, r2]
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5200              		.loc 1 1375 30 view .LVU1761
 5201 01b8 002A     		cmp	r2, #0
 5202 01ba D5D1     		bne	.L427
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5203              		.loc 1 1375 30 view .LVU1762
 5204 01bc 019B     		ldr	r3, [sp, #4]
 5205              	.LVL331:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5206              		.loc 1 1375 30 view .LVU1763
 5207 01be 002B     		cmp	r3, #0
 5208 01c0 8AD0     		beq	.L428
 5209 01c2 6346     		mov	r3, ip
 5210 01c4 2360     		str	r3, [r4]
 5211 01c6 87E7     		b	.L428
 5212              	.LVL332:
 5213              	.L456:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5214              		.loc 1 1375 30 view .LVU1764
 5215 01c8 019B     		ldr	r3, [sp, #4]
 5216              	.LVL333:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5217              		.loc 1 1375 30 view .LVU1765
 5218 01ca 002B     		cmp	r3, #0
 5219 01cc 01D0     		beq	.L424
 5220              	.L460:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5221              		.loc 1 1375 30 view .LVU1766
 5222 01ce 6346     		mov	r3, ip
 5223 01d0 2360     		str	r3, [r4]
 5224              	.L424:
 5225              	.LBB329:
 5226              	.LBB320:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5227              		.loc 1 1070 9 is_stmt 1 view .LVU1767
 5228 01d2 1368     		ldr	r3, [r2]
 5229 01d4 0E49     		ldr	r1, .L464+8
 5230              	.LVL334:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5231              		.loc 1 1070 9 is_stmt 0 view .LVU1768
 5232 01d6 0B40     		ands	r3, r1
 5233 01d8 1360     		str	r3, [r2]
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5234              		.loc 1 1071 9 is_stmt 1 view .LVU1769
 5235 01da 9368     		ldr	r3, [r2, #8]
 5236 01dc A331     		adds	r1, r1, #163
 5237 01de FF31     		adds	r1, r1, #255
 5238 01e0 8B43     		bics	r3, r1
 5239 01e2 9360     		str	r3, [r2, #8]
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 5240              		.loc 1 1073 9 view .LVU1770
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 5241              		.loc 1 1073 24 is_stmt 0 view .LVU1771
 5242 01e4 2023     		movs	r3, #32
 5243 01e6 6922     		movs	r2, #105
 5244 01e8 8354     		strb	r3, [r0, r2]
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5245              		.loc 1 1074 9 is_stmt 1 view .LVU1772
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5246              		.loc 1 1074 24 is_stmt 0 view .LVU1773
 5247 01ea 0132     		adds	r2, r2, #1
 5248 01ec 8354     		strb	r3, [r0, r2]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5249              		.loc 1 1077 9 is_stmt 1 view .LVU1774
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5250              		.loc 1 1077 9 view .LVU1775
 5251 01ee 0022     		movs	r2, #0
 5252 01f0 4833     		adds	r3, r3, #72
 5253 01f2 C254     		strb	r2, [r0, r3]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5254              		.loc 1 1077 9 view .LVU1776
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5255              		.loc 1 1078 9 view .LVU1777
 5256              	.LVL335:
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5257              		.loc 1 1078 9 is_stmt 0 view .LVU1778
 5258              	.LBE320:
 5259              	.LBE329:
1380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5260              		.loc 1 1380 16 view .LVU1779
 5261 01f4 0320     		movs	r0, #3
 5262              	.LVL336:
1380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5263              		.loc 1 1380 16 view .LVU1780
 5264 01f6 58E7     		b	.L455
 5265              	.LVL337:
 5266              	.L463:
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5267              		.loc 1 1382 58 discriminator 1 view .LVU1781
 5268 01f8 0569     		ldr	r5, [r0, #16]
 5269 01fa 002D     		cmp	r5, #0
 5270 01fc D6D1     		bne	.L425
1384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 5271              		.loc 1 1384 9 is_stmt 1 view .LVU1782
 5272              	.LVL338:
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 5273              		.loc 1 1385 9 view .LVU1783
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 5274              		.loc 1 1385 42 is_stmt 0 view .LVU1784
 5275 01fe 928C     		ldrh	r2, [r2, #36]
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 5276              		.loc 1 1385 16 view .LVU1785
 5277 0200 3240     		ands	r2, r6
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 5278              		.loc 1 1385 14 view .LVU1786
 5279 0202 0A80     		strh	r2, [r1]
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5280              		.loc 1 1386 9 is_stmt 1 view .LVU1787
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5281              		.loc 1 1386 15 is_stmt 0 view .LVU1788
 5282 0204 0231     		adds	r1, r1, #2
 5283              	.LVL339:
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5284              		.loc 1 1386 15 view .LVU1789
 5285 0206 D5E7     		b	.L426
 5286              	.L465:
 5287              		.align	2
 5288              	.L464:
 5289 0208 00000000 		.word	.LANCHOR0
 5290 020c FF010000 		.word	511
 5291 0210 5FFEFFFF 		.word	-417
 5292              		.cfi_endproc
 5293              	.LFE50:
 5295              		.section	.text.HAL_UART_Transmit,"ax",%progbits
 5296              		.align	1
 5297              		.p2align 2,,3
 5298              		.global	HAL_UART_Transmit
 5299              		.syntax unified
 5300              		.code	16
 5301              		.thumb_func
 5303              	HAL_UART_Transmit:
 5304              	.LVL340:
 5305              	.LFB51:
1407:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1408:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1409:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Send an amount of data in blocking mode.
1410:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart: UART handle.
1411:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param pData: Pointer to data buffer.
1412:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Size: Amount of data to be sent.
1413:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1414:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-
1415:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         address of user data buffer containing data to be sent, should be aligned on a half wor
1416:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
1417:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         use of specific alignment compilation directives or pragmas might be required to ensure
1418:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1419:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1420:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint3
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5306              		.loc 1 1421 1 is_stmt 1 view -0
 5307              		.cfi_startproc
 5308              		@ args = 0, pretend = 0, frame = 8
 5309              		@ frame_needed = 0, uses_anonymous_args = 0
1422:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 5310              		.loc 1 1422 3 view .LVU1791
1423:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 5311              		.loc 1 1423 3 view .LVU1792
1424:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1425:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check that a Tx process is not already ongoing */
1426:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_READY)
 5312              		.loc 1 1426 3 view .LVU1793
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 5313              		.loc 1 1421 1 is_stmt 0 view .LVU1794
 5314 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 5315              	.LCFI18:
 5316              		.cfi_def_cfa_offset 20
 5317              		.cfi_offset 4, -20
 5318              		.cfi_offset 5, -16
 5319              		.cfi_offset 6, -12
 5320              		.cfi_offset 7, -8
 5321              		.cfi_offset 14, -4
 5322 0002 DE46     		mov	lr, fp
 5323 0004 5746     		mov	r7, r10
 5324 0006 4E46     		mov	r6, r9
 5325 0008 4546     		mov	r5, r8
 5326              		.loc 1 1426 11 view .LVU1795
 5327 000a 6924     		movs	r4, #105
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 5328              		.loc 1 1421 1 view .LVU1796
 5329 000c E0B5     		push	{r5, r6, r7, lr}
 5330              	.LCFI19:
 5331              		.cfi_def_cfa_offset 36
 5332              		.cfi_offset 8, -36
 5333              		.cfi_offset 9, -32
 5334              		.cfi_offset 10, -28
 5335              		.cfi_offset 11, -24
 5336              		.loc 1 1426 11 view .LVU1797
 5337 000e 045D     		ldrb	r4, [r0, r4]
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 5338              		.loc 1 1421 1 view .LVU1798
 5339 0010 83B0     		sub	sp, sp, #12
 5340              	.LCFI20:
 5341              		.cfi_def_cfa_offset 48
 5342              		.loc 1 1426 5 view .LVU1799
 5343 0012 202C     		cmp	r4, #32
 5344 0014 58D1     		bne	.L496
1427:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1428:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 5345              		.loc 1 1428 5 is_stmt 1 view .LVU1800
 5346              		.loc 1 1428 7 is_stmt 0 view .LVU1801
 5347 0016 0029     		cmp	r1, #0
 5348 0018 45D0     		beq	.L495
 5349              		.loc 1 1428 25 discriminator 1 view .LVU1802
 5350 001a 002A     		cmp	r2, #0
 5351 001c 43D0     		beq	.L495
1429:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1430:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return  HAL_ERROR;
1431:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1432:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1433:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
1434:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        should be aligned on a u16 frontier, as data to be filled into TDR will be 
1435:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        handled through a u16 cast. */
1436:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 5352              		.loc 1 1436 5 is_stmt 1 view .LVU1803
 5353              		.loc 1 1436 8 is_stmt 0 view .LVU1804
 5354 001e 8024     		movs	r4, #128
 5355              		.loc 1 1436 21 view .LVU1805
 5356 0020 8668     		ldr	r6, [r0, #8]
 5357              		.loc 1 1436 8 view .LVU1806
 5358 0022 6401     		lsls	r4, r4, #5
 5359 0024 A642     		cmp	r6, r4
 5360 0026 39D0     		beq	.L519
 5361              	.L468:
1437:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((((uint32_t)pData)&1U) != 0U)
1439:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1440:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return  HAL_ERROR;
1441:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1442:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1443:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1444:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Locked */
1445:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_LOCK(huart);
 5362              		.loc 1 1445 5 is_stmt 1 view .LVU1807
 5363              		.loc 1 1445 5 view .LVU1808
 5364 0028 6824     		movs	r4, #104
 5365 002a 055D     		ldrb	r5, [r0, r4]
 5366 002c 012D     		cmp	r5, #1
 5367 002e 4BD0     		beq	.L496
 5368              		.loc 1 1445 5 discriminator 2 view .LVU1809
 5369 0030 0125     		movs	r5, #1
 5370 0032 0555     		strb	r5, [r0, r4]
 5371              		.loc 1 1445 5 discriminator 2 view .LVU1810
1446:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1447:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 5372              		.loc 1 1447 5 view .LVU1811
 5373              		.loc 1 1447 22 is_stmt 0 view .LVU1812
 5374 0034 0024     		movs	r4, #0
1448:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
1449:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1450:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1451:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     tickstart = HAL_GetTick();
1452:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1453:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->TxXferSize = Size;
 5375              		.loc 1 1453 23 view .LVU1813
 5376 0036 5027     		movs	r7, #80
1447:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 5377              		.loc 1 1447 22 view .LVU1814
 5378 0038 C466     		str	r4, [r0, #108]
1448:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 5379              		.loc 1 1448 5 is_stmt 1 view .LVU1815
1448:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 5380              		.loc 1 1448 19 is_stmt 0 view .LVU1816
 5381 003a 2035     		adds	r5, r5, #32
 5382 003c 6934     		adds	r4, r4, #105
 5383 003e 0555     		strb	r5, [r0, r4]
1451:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5384              		.loc 1 1451 5 is_stmt 1 view .LVU1817
 5385              	.LBB340:
 5386              	.LBI340:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5387              		.loc 1 48 10 view .LVU1818
 5388              	.LBB341:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5389              		.loc 1 50 2 view .LVU1819
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5390              		.loc 1 51 2 view .LVU1820
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5391              		.loc 1 51 13 is_stmt 0 view .LVU1821
 5392 0040 584C     		ldr	r4, .L522
 5393              	.LBE341:
 5394              	.LBE340:
 5395              		.loc 1 1453 23 view .LVU1822
 5396 0042 C253     		strh	r2, [r0, r7]
 5397              	.LBB345:
 5398              	.LBB342:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5399              		.loc 1 51 13 view .LVU1823
 5400 0044 2568     		ldr	r5, [r4]
 5401              	.LBE342:
 5402              	.LBE345:
1454:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->TxXferCount = Size;
 5403              		.loc 1 1454 24 view .LVU1824
 5404 0046 0237     		adds	r7, r7, #2
 5405              	.LBB346:
 5406              	.LBB343:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5407              		.loc 1 51 13 view .LVU1825
 5408 0048 AC46     		mov	ip, r5
 5409 004a 0135     		adds	r5, r5, #1
 5410              	.LBE343:
 5411              	.LBE346:
 5412              		.loc 1 1454 24 view .LVU1826
 5413 004c C253     		strh	r2, [r0, r7]
 5414              	.LBB347:
 5415              	.LBB344:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5416              		.loc 1 51 13 view .LVU1827
 5417 004e 0195     		str	r5, [sp, #4]
 5418 0050 2560     		str	r5, [r4]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5419              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU1828
 5420              	.LVL341:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5421              		.loc 1 51 16 is_stmt 0 discriminator 1 view .LVU1829
 5422              	.LBE344:
 5423              	.LBE347:
1453:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->TxXferCount = Size;
 5424              		.loc 1 1453 5 is_stmt 1 view .LVU1830
 5425              		.loc 1 1454 5 view .LVU1831
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     while(huart->TxXferCount > 0)
 5426              		.loc 1 1455 5 view .LVU1832
 5427              		.loc 1 1455 30 view .LVU1833
 5428              		.loc 1 1455 16 is_stmt 0 view .LVU1834
 5429 0052 C75B     		ldrh	r7, [r0, r7]
 5430              	.LBB348:
 5431              	.LBB349:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5432              		.loc 1 1062 10 view .LVU1835
 5433 0054 0268     		ldr	r2, [r0]
 5434              	.LVL342:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5435              		.loc 1 1062 10 view .LVU1836
 5436              	.LBE349:
 5437              	.LBE348:
 5438              		.loc 1 1455 30 view .LVU1837
 5439 0056 002F     		cmp	r7, #0
 5440 0058 38D0     		beq	.L469
 5441              		.loc 1 1455 30 view .LVU1838
 5442 005a 5F1C     		adds	r7, r3, #1
 5443 005c 5ED1     		bne	.L497
1456:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       huart->TxXferCount--;
1458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
1459:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1461:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
 5444              		.loc 1 1462 10 view .LVU1839
 5445 005e 8027     		movs	r7, #128
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5446              		.loc 1 1457 12 view .LVU1840
 5447 0060 5225     		movs	r5, #82
 5448              	.LBB356:
 5449              	.LBB357:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5450              		.loc 1 1062 10 view .LVU1841
 5451 0062 8024     		movs	r4, #128
 5452              	.LBE357:
 5453              	.LBE356:
 5454              		.loc 1 1462 10 view .LVU1842
 5455 0064 7F01     		lsls	r7, r7, #5
 5456              	.LVL343:
 5457              	.L475:
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5458              		.loc 1 1457 7 is_stmt 1 view .LVU1843
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5459              		.loc 1 1457 12 is_stmt 0 view .LVU1844
 5460 0066 435B     		ldrh	r3, [r0, r5]
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5461              		.loc 1 1457 25 view .LVU1845
 5462 0068 013B     		subs	r3, r3, #1
 5463 006a 9BB2     		uxth	r3, r3
 5464 006c 4353     		strh	r3, [r0, r5]
1458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5465              		.loc 1 1458 7 is_stmt 1 view .LVU1846
 5466              	.LVL344:
 5467              	.LBB364:
 5468              	.LBI356:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5469              		.loc 1 1059 19 view .LVU1847
 5470              	.LBB360:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5471              		.loc 1 1062 3 view .LVU1848
 5472              	.L471:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5473              		.loc 1 1062 58 view .LVU1849
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5474              		.loc 1 1062 10 is_stmt 0 view .LVU1850
 5475 006e D369     		ldr	r3, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5476              		.loc 1 1062 58 view .LVU1851
 5477 0070 1C42     		tst	r4, r3
 5478 0072 FCD0     		beq	.L471
 5479              	.LVL345:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5480              		.loc 1 1062 58 view .LVU1852
 5481              	.LBE360:
 5482              	.LBE364:
 5483              		.loc 1 1462 7 is_stmt 1 view .LVU1853
 5484              		.loc 1 1462 10 is_stmt 0 view .LVU1854
 5485 0074 BE42     		cmp	r6, r7
 5486 0076 1ED0     		beq	.L472
 5487              	.L474:
1463:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tmp = (uint16_t*) pData;
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
1467:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1468:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
1469:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 5488              		.loc 1 1470 9 is_stmt 1 view .LVU1855
 5489              	.LVL346:
 5490              		.loc 1 1470 33 is_stmt 0 view .LVU1856
 5491 0078 0B78     		ldrb	r3, [r1]
 5492              		.loc 1 1470 39 view .LVU1857
 5493 007a 0131     		adds	r1, r1, #1
 5494              	.LVL347:
 5495              		.loc 1 1470 30 view .LVU1858
 5496 007c 1385     		strh	r3, [r2, #40]
 5497              	.L473:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5498              		.loc 1 1455 30 is_stmt 1 view .LVU1859
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5499              		.loc 1 1455 16 is_stmt 0 view .LVU1860
 5500 007e 435B     		ldrh	r3, [r0, r5]
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5501              		.loc 1 1455 30 view .LVU1861
 5502 0080 002B     		cmp	r3, #0
 5503 0082 F0D1     		bne	.L475
 5504              	.LVL348:
 5505              	.L476:
 5506              	.LBB365:
 5507              	.LBB354:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5508              		.loc 1 1062 10 view .LVU1862
 5509 0084 4021     		movs	r1, #64
 5510              	.L490:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5511              		.loc 1 1062 58 is_stmt 1 view .LVU1863
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5512              		.loc 1 1062 10 is_stmt 0 view .LVU1864
 5513 0086 D369     		ldr	r3, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5514              		.loc 1 1062 58 view .LVU1865
 5515 0088 1942     		tst	r1, r3
 5516 008a FCD0     		beq	.L490
 5517              	.L488:
 5518              	.LBE354:
 5519              	.LBE365:
1471:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1472:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1473:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
1474:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1475:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_TIMEOUT;
1476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1477:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* At end of Tx process, restore huart->gState to Ready */
1479:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_READY;
 5520              		.loc 1 1479 5 is_stmt 1 view .LVU1866
 5521              		.loc 1 1479 19 is_stmt 0 view .LVU1867
 5522 008c 6923     		movs	r3, #105
 5523 008e 2022     		movs	r2, #32
 5524 0090 C254     		strb	r2, [r0, r3]
 5525              	.LVL349:
1480:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1481:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Unlocked */
1482:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 5526              		.loc 1 1482 5 is_stmt 1 view .LVU1868
 5527              		.loc 1 1482 5 view .LVU1869
 5528 0092 0022     		movs	r2, #0
 5529 0094 013B     		subs	r3, r3, #1
 5530 0096 C254     		strb	r2, [r0, r3]
 5531              		.loc 1 1482 5 view .LVU1870
1483:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1484:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_OK;
 5532              		.loc 1 1484 5 view .LVU1871
 5533              		.loc 1 1484 12 is_stmt 0 view .LVU1872
 5534 0098 0020     		movs	r0, #0
 5535              	.LVL350:
 5536              		.loc 1 1484 12 view .LVU1873
 5537 009a 05E0     		b	.L467
 5538              	.LVL351:
 5539              	.L519:
1436:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5540              		.loc 1 1436 56 discriminator 1 view .LVU1874
 5541 009c 0469     		ldr	r4, [r0, #16]
 5542 009e 002C     		cmp	r4, #0
 5543 00a0 C2D1     		bne	.L468
1438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5544              		.loc 1 1438 7 is_stmt 1 view .LVU1875
1438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5545              		.loc 1 1438 9 is_stmt 0 view .LVU1876
 5546 00a2 CC07     		lsls	r4, r1, #31
 5547 00a4 C0D5     		bpl	.L468
 5548              	.L495:
1430:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 5549              		.loc 1 1430 15 view .LVU1877
 5550 00a6 0120     		movs	r0, #1
 5551              	.LVL352:
 5552              	.L467:
1485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1486:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1487:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1488:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_BUSY;
1489:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1490:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5553              		.loc 1 1490 1 view .LVU1878
 5554 00a8 03B0     		add	sp, sp, #12
 5555              		@ sp needed
 5556 00aa F0BC     		pop	{r4, r5, r6, r7}
 5557 00ac BB46     		mov	fp, r7
 5558 00ae B246     		mov	r10, r6
 5559 00b0 A946     		mov	r9, r5
 5560 00b2 A046     		mov	r8, r4
 5561 00b4 F0BD     		pop	{r4, r5, r6, r7, pc}
 5562              	.LVL353:
 5563              	.L472:
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5564              		.loc 1 1462 58 discriminator 1 view .LVU1879
 5565 00b6 0369     		ldr	r3, [r0, #16]
 5566 00b8 002B     		cmp	r3, #0
 5567 00ba DDD1     		bne	.L474
1464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 5568              		.loc 1 1464 9 is_stmt 1 view .LVU1880
 5569              	.LVL354:
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5570              		.loc 1 1465 9 view .LVU1881
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5571              		.loc 1 1465 38 is_stmt 0 view .LVU1882
 5572 00bc 0B88     		ldrh	r3, [r1]
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5573              		.loc 1 1466 15 view .LVU1883
 5574 00be 0231     		adds	r1, r1, #2
 5575              	.LVL355:
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5576              		.loc 1 1465 38 view .LVU1884
 5577 00c0 DB05     		lsls	r3, r3, #23
 5578 00c2 DB0D     		lsrs	r3, r3, #23
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5579              		.loc 1 1465 30 view .LVU1885
 5580 00c4 1385     		strh	r3, [r2, #40]
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5581              		.loc 1 1466 9 is_stmt 1 view .LVU1886
 5582              	.LVL356:
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5583              		.loc 1 1466 9 is_stmt 0 view .LVU1887
 5584 00c6 DAE7     		b	.L473
 5585              	.LVL357:
 5586              	.L496:
1445:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5587              		.loc 1 1445 5 discriminator 1 view .LVU1888
 5588 00c8 0220     		movs	r0, #2
 5589              	.LVL358:
1445:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5590              		.loc 1 1445 5 discriminator 1 view .LVU1889
 5591 00ca EDE7     		b	.L467
 5592              	.LVL359:
 5593              	.L469:
1445:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5594              		.loc 1 1445 5 discriminator 1 view .LVU1890
 5595 00cc 591C     		adds	r1, r3, #1
 5596 00ce D9D0     		beq	.L476
 5597              	.LVL360:
 5598              	.L489:
 5599              	.LBB366:
 5600              	.LBB355:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5601              		.loc 1 1062 10 view .LVU1891
 5602 00d0 D569     		ldr	r5, [r2, #28]
 5603 00d2 2168     		ldr	r1, [r4]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5604              		.loc 1 1062 58 is_stmt 1 view .LVU1892
 5605 00d4 6D06     		lsls	r5, r5, #25
 5606 00d6 D9D4     		bmi	.L488
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5607              		.loc 1 1065 5 view .LVU1893
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5608              		.loc 1 1067 7 view .LVU1894
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5609              		.loc 1 1062 10 is_stmt 0 view .LVU1895
 5610 00d8 4026     		movs	r6, #64
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5611              		.loc 1 1067 9 view .LVU1896
 5612 00da 002B     		cmp	r3, #0
 5613 00dc 0BD0     		beq	.L487
 5614              	.L486:
 5615              	.LBB350:
 5616              	.LBI350:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5617              		.loc 1 48 10 is_stmt 1 view .LVU1897
 5618              	.LBB351:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5619              		.loc 1 50 2 view .LVU1898
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5620              		.loc 1 51 2 view .LVU1899
 5621 00de 0D00     		movs	r5, r1
 5622              	.LBE351:
 5623              	.LBE350:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5624              		.loc 1 1067 44 is_stmt 0 discriminator 1 view .LVU1900
 5625 00e0 6746     		mov	r7, ip
 5626              	.LBB353:
 5627              	.LBB352:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5628              		.loc 1 51 13 view .LVU1901
 5629 00e2 0131     		adds	r1, r1, #1
 5630 00e4 2160     		str	r1, [r4]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5631              		.loc 1 51 16 is_stmt 1 discriminator 1 view .LVU1902
 5632              	.LBE352:
 5633              	.LBE353:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5634              		.loc 1 1067 44 is_stmt 0 discriminator 1 view .LVU1903
 5635 00e6 ED1B     		subs	r5, r5, r7
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5636              		.loc 1 1067 26 discriminator 1 view .LVU1904
 5637 00e8 AB42     		cmp	r3, r5
 5638 00ea 04D3     		bcc	.L487
 5639              	.LVL361:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5640              		.loc 1 1062 58 is_stmt 1 view .LVU1905
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5641              		.loc 1 1062 10 is_stmt 0 view .LVU1906
 5642 00ec D569     		ldr	r5, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5643              		.loc 1 1062 58 view .LVU1907
 5644 00ee 2E42     		tst	r6, r5
 5645 00f0 F5D0     		beq	.L486
 5646 00f2 CBE7     		b	.L488
 5647              	.LVL362:
 5648              	.L520:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5649              		.loc 1 1062 58 view .LVU1908
 5650 00f4 2560     		str	r5, [r4]
 5651              	.LVL363:
 5652              	.L487:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5653              		.loc 1 1070 9 is_stmt 1 view .LVU1909
 5654 00f6 1368     		ldr	r3, [r2]
 5655 00f8 2B49     		ldr	r1, .L522+4
 5656 00fa 0B40     		ands	r3, r1
 5657 00fc 1360     		str	r3, [r2]
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5658              		.loc 1 1071 9 view .LVU1910
 5659 00fe 9368     		ldr	r3, [r2, #8]
 5660 0100 A331     		adds	r1, r1, #163
 5661 0102 FF31     		adds	r1, r1, #255
 5662 0104 8B43     		bics	r3, r1
 5663 0106 9360     		str	r3, [r2, #8]
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 5664              		.loc 1 1073 9 view .LVU1911
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 5665              		.loc 1 1073 24 is_stmt 0 view .LVU1912
 5666 0108 2023     		movs	r3, #32
 5667 010a 6922     		movs	r2, #105
 5668 010c 8354     		strb	r3, [r0, r2]
 5669              	.LVL364:
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5670              		.loc 1 1074 9 is_stmt 1 view .LVU1913
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5671              		.loc 1 1074 24 is_stmt 0 view .LVU1914
 5672 010e 0132     		adds	r2, r2, #1
 5673 0110 8354     		strb	r3, [r0, r2]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5674              		.loc 1 1077 9 is_stmt 1 view .LVU1915
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5675              		.loc 1 1077 9 view .LVU1916
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5676              		.loc 1 1077 9 view .LVU1917
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5677              		.loc 1 1078 9 view .LVU1918
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5678              		.loc 1 1077 9 is_stmt 0 view .LVU1919
 5679 0112 6823     		movs	r3, #104
 5680 0114 0022     		movs	r2, #0
 5681 0116 C254     		strb	r2, [r0, r3]
 5682              	.LBE355:
 5683              	.LBE366:
1460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5684              		.loc 1 1460 16 view .LVU1920
 5685 0118 0320     		movs	r0, #3
 5686              	.LVL365:
1460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5687              		.loc 1 1460 16 view .LVU1921
 5688 011a C5E7     		b	.L467
 5689              	.LVL366:
 5690              	.L497:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5691              		.loc 1 1455 30 view .LVU1922
 5692 011c 0025     		movs	r5, #0
 5693 011e A946     		mov	r9, r5
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5694              		.loc 1 1457 12 view .LVU1923
 5695 0120 5235     		adds	r5, r5, #82
 5696 0122 A846     		mov	r8, r5
 5697              	.LBB367:
 5698              	.LBB361:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5699              		.loc 1 1062 10 view .LVU1924
 5700 0124 2E35     		adds	r5, r5, #46
 5701 0126 AB46     		mov	fp, r5
 5702              	.LBE361:
 5703              	.LBE367:
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5704              		.loc 1 1462 10 view .LVU1925
 5705 0128 8025     		movs	r5, #128
 5706 012a 6D01     		lsls	r5, r5, #5
 5707 012c AA46     		mov	r10, r5
 5708              	.L470:
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5709              		.loc 1 1457 7 is_stmt 1 view .LVU1926
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5710              		.loc 1 1457 12 is_stmt 0 view .LVU1927
 5711 012e 4746     		mov	r7, r8
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5712              		.loc 1 1457 25 view .LVU1928
 5713 0130 4546     		mov	r5, r8
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5714              		.loc 1 1457 12 view .LVU1929
 5715 0132 C75B     		ldrh	r7, [r0, r7]
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 5716              		.loc 1 1457 25 view .LVU1930
 5717 0134 013F     		subs	r7, r7, #1
 5718 0136 BFB2     		uxth	r7, r7
 5719 0138 4753     		strh	r7, [r0, r5]
1458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5720              		.loc 1 1458 7 is_stmt 1 view .LVU1931
 5721              	.LVL367:
 5722              	.LBB368:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5723              		.loc 1 1059 19 view .LVU1932
 5724              	.LBB362:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5725              		.loc 1 1062 3 view .LVU1933
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5726              		.loc 1 1062 58 view .LVU1934
 5727 013a 5D46     		mov	r5, fp
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5728              		.loc 1 1062 10 is_stmt 0 view .LVU1935
 5729 013c D769     		ldr	r7, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5730              		.loc 1 1062 58 view .LVU1936
 5731 013e 3D42     		tst	r5, r7
 5732 0140 11D1     		bne	.L477
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5733              		.loc 1 1065 5 is_stmt 1 view .LVU1937
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5734              		.loc 1 1067 7 view .LVU1938
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5735              		.loc 1 1067 9 is_stmt 0 view .LVU1939
 5736 0142 002B     		cmp	r3, #0
 5737 0144 1ED0     		beq	.L517
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5738              		.loc 1 1062 10 view .LVU1940
 5739 0146 8025     		movs	r5, #128
 5740 0148 A946     		mov	r9, r5
 5741              	.L478:
 5742              	.LBB358:
 5743              	.LBI358:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5744              		.loc 1 48 10 is_stmt 1 view .LVU1941
 5745              	.LBB359:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5746              		.loc 1 50 2 view .LVU1942
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5747              		.loc 1 51 2 view .LVU1943
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5748              		.loc 1 51 16 discriminator 1 view .LVU1944
 5749              	.LBE359:
 5750              	.LBE358:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5751              		.loc 1 1067 44 is_stmt 0 discriminator 1 view .LVU1945
 5752 014a 6546     		mov	r5, ip
 5753 014c 019F     		ldr	r7, [sp, #4]
 5754 014e 7F1B     		subs	r7, r7, r5
 5755 0150 019D     		ldr	r5, [sp, #4]
 5756 0152 0135     		adds	r5, r5, #1
 5757 0154 0195     		str	r5, [sp, #4]
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5758              		.loc 1 1067 26 discriminator 1 view .LVU1946
 5759 0156 BB42     		cmp	r3, r7
 5760 0158 CCD3     		bcc	.L520
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5761              		.loc 1 1062 58 is_stmt 1 view .LVU1947
 5762 015a 4D46     		mov	r5, r9
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5763              		.loc 1 1062 10 is_stmt 0 view .LVU1948
 5764 015c D769     		ldr	r7, [r2, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5765              		.loc 1 1062 58 view .LVU1949
 5766 015e 3D42     		tst	r5, r7
 5767 0160 F3D0     		beq	.L478
 5768 0162 0125     		movs	r5, #1
 5769 0164 A946     		mov	r9, r5
 5770              	.L477:
 5771              	.LVL368:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5772              		.loc 1 1062 58 view .LVU1950
 5773              	.LBE362:
 5774              	.LBE368:
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5775              		.loc 1 1462 7 is_stmt 1 view .LVU1951
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5776              		.loc 1 1462 10 is_stmt 0 view .LVU1952
 5777 0166 5645     		cmp	r6, r10
 5778 0168 12D0     		beq	.L521
 5779              	.L483:
1470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5780              		.loc 1 1470 9 is_stmt 1 view .LVU1953
 5781              	.LVL369:
1470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5782              		.loc 1 1470 33 is_stmt 0 view .LVU1954
 5783 016a 0F78     		ldrb	r7, [r1]
1470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5784              		.loc 1 1470 39 view .LVU1955
 5785 016c 0131     		adds	r1, r1, #1
 5786              	.LVL370:
1470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5787              		.loc 1 1470 30 view .LVU1956
 5788 016e 1785     		strh	r7, [r2, #40]
 5789              	.L484:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5790              		.loc 1 1455 30 is_stmt 1 view .LVU1957
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5791              		.loc 1 1455 16 is_stmt 0 view .LVU1958
 5792 0170 4546     		mov	r5, r8
 5793 0172 475B     		ldrh	r7, [r0, r5]
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5794              		.loc 1 1455 30 view .LVU1959
 5795 0174 002F     		cmp	r7, #0
 5796 0176 DAD1     		bne	.L470
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5797              		.loc 1 1455 30 view .LVU1960
 5798 0178 4946     		mov	r1, r9
 5799              	.LVL371:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5800              		.loc 1 1455 30 view .LVU1961
 5801 017a 0029     		cmp	r1, #0
 5802 017c A8D0     		beq	.L489
 5803 017e 0199     		ldr	r1, [sp, #4]
 5804 0180 2160     		str	r1, [r4]
 5805 0182 A5E7     		b	.L489
 5806              	.LVL372:
 5807              	.L517:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5808              		.loc 1 1455 30 view .LVU1962
 5809 0184 4B46     		mov	r3, r9
 5810              	.LVL373:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5811              		.loc 1 1455 30 view .LVU1963
 5812 0186 002B     		cmp	r3, #0
 5813 0188 B5D0     		beq	.L487
 5814 018a 019B     		ldr	r3, [sp, #4]
 5815 018c 2360     		str	r3, [r4]
 5816              	.LBB369:
 5817              	.LBB363:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5818              		.loc 1 1070 9 is_stmt 1 view .LVU1964
 5819 018e B2E7     		b	.L487
 5820              	.LVL374:
 5821              	.L521:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5822              		.loc 1 1070 9 is_stmt 0 view .LVU1965
 5823              	.LBE363:
 5824              	.LBE369:
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5825              		.loc 1 1462 58 discriminator 1 view .LVU1966
 5826 0190 0769     		ldr	r7, [r0, #16]
 5827 0192 002F     		cmp	r7, #0
 5828 0194 E9D1     		bne	.L483
1464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 5829              		.loc 1 1464 9 is_stmt 1 view .LVU1967
 5830              	.LVL375:
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5831              		.loc 1 1465 9 view .LVU1968
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5832              		.loc 1 1465 38 is_stmt 0 view .LVU1969
 5833 0196 0F88     		ldrh	r7, [r1]
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5834              		.loc 1 1466 15 view .LVU1970
 5835 0198 0231     		adds	r1, r1, #2
 5836              	.LVL376:
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5837              		.loc 1 1465 38 view .LVU1971
 5838 019a FF05     		lsls	r7, r7, #23
 5839 019c FF0D     		lsrs	r7, r7, #23
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5840              		.loc 1 1465 30 view .LVU1972
 5841 019e 1785     		strh	r7, [r2, #40]
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5842              		.loc 1 1466 9 is_stmt 1 view .LVU1973
 5843              	.LVL377:
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5844              		.loc 1 1466 15 is_stmt 0 view .LVU1974
 5845 01a0 E6E7     		b	.L484
 5846              	.L523:
 5847 01a2 C046     		.align	2
 5848              	.L522:
 5849 01a4 00000000 		.word	.LANCHOR0
 5850 01a8 5FFEFFFF 		.word	-417
 5851              		.cfi_endproc
 5852              	.LFE51:
 5854              		.global	SystemCoreClock
 5855              		.section	.rodata
 5856              		.align	2
 5857              		.set	.LANCHOR2,. + 0
 5860              	CSWTCH.25:
 5861 0000 04       		.byte	4
 5862 0001 08       		.byte	8
 5863 0002 02       		.byte	2
 5864              		.data
 5865              		.align	2
 5866              		.set	.LANCHOR1,. + 0
 5869              	SystemCoreClock:
 5870 0000 00127A00 		.word	8000000
 5871              		.bss
 5872              		.align	2
 5873              		.set	.LANCHOR0,. + 0
 5876              	tick.0:
 5877 0000 00000000 		.space	4
 5878              		.text
 5879              	.Letext0:
 5880              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 5881              		.file 3 ".././hal/stm32f0/CMSIS/device/stm32f030x6.h"
 5882              		.file 4 ".././hal/stm32f0/CMSIS/device/stm32f0xx.h"
 5883              		.file 5 ".././hal/stm32f0/stm32f0xx_hal_def.h"
 5884              		.file 6 ".././hal/stm32f0/stm32f0xx_hal_rcc.h"
 5885              		.file 7 ".././hal/stm32f0/stm32f0xx_hal_rcc_ex.h"
 5886              		.file 8 ".././hal/stm32f0/stm32f0xx_hal_gpio.h"
 5887              		.file 9 ".././hal/stm32f0/stm32f0xx_hal_dma.h"
 5888              		.file 10 ".././hal/stm32f0/stm32f0xx_hal_uart.h"
 5889              		.file 11 ".././hal/stm32f0/CMSIS/device/system_stm32f0xx.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0_hal_lowlevel.c
     /tmp/ccnj9LcH.s:19     .text.HAL_GetTick:00000000 $t
     /tmp/ccnj9LcH.s:26     .text.HAL_GetTick:00000000 HAL_GetTick
     /tmp/ccnj9LcH.s:49     .text.HAL_GetTick:0000000c $d
     /tmp/ccnj9LcH.s:54     .text.HAL_RCC_GetSysClockFreq:00000000 $t
     /tmp/ccnj9LcH.s:61     .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
     /tmp/ccnj9LcH.s:79     .text.HAL_RCC_GetPCLK1Freq:00000000 $t
     /tmp/ccnj9LcH.s:86     .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccnj9LcH.s:101    .text.HAL_RCC_GetPCLK2Freq:00000000 $t
     /tmp/ccnj9LcH.s:108    .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccnj9LcH.s:123    .text.HAL_RCC_OscConfig:00000000 $t
     /tmp/ccnj9LcH.s:130    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
     /tmp/ccnj9LcH.s:1165   .text.HAL_RCC_OscConfig:000002ec $d
     /tmp/ccnj9LcH.s:1180   .text.HAL_RCC_OscConfig:00000308 $t
     /tmp/ccnj9LcH.s:1837   .text.HAL_RCC_OscConfig:000004e8 $d
     /tmp/ccnj9LcH.s:1851   .text.HAL_RCC_ClockConfig:00000000 $t
     /tmp/ccnj9LcH.s:1858   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
     /tmp/ccnj9LcH.s:2285   .text.HAL_RCC_ClockConfig:0000016c $d
     /tmp/ccnj9LcH.s:2296   .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
     /tmp/ccnj9LcH.s:2303   .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccnj9LcH.s:2664   .text.HAL_RCCEx_PeriphCLKConfig:00000134 $d
     /tmp/ccnj9LcH.s:2676   .text.HAL_GPIO_Init:00000000 $t
     /tmp/ccnj9LcH.s:2683   .text.HAL_GPIO_Init:00000000 HAL_GPIO_Init
     /tmp/ccnj9LcH.s:3715   .text.HAL_GPIO_Init:0000035c $d
     /tmp/ccnj9LcH.s:3725   .text.HAL_GPIO_WritePin:00000000 $t
     /tmp/ccnj9LcH.s:3732   .text.HAL_GPIO_WritePin:00000000 HAL_GPIO_WritePin
     /tmp/ccnj9LcH.s:3763   .text.UART_WaitOnFlagUntilTimeout:00000000 $t
     /tmp/ccnj9LcH.s:3770   .text.UART_WaitOnFlagUntilTimeout:00000000 UART_WaitOnFlagUntilTimeout
     /tmp/ccnj9LcH.s:3919   .text.UART_WaitOnFlagUntilTimeout:00000088 $d
     /tmp/ccnj9LcH.s:3925   .text.UART_CheckIdleState:00000000 $t
     /tmp/ccnj9LcH.s:3932   .text.UART_CheckIdleState:00000000 UART_CheckIdleState
     /tmp/ccnj9LcH.s:3973   .text.UART_SetConfig:00000000 $t
     /tmp/ccnj9LcH.s:3980   .text.UART_SetConfig:00000000 UART_SetConfig
     /tmp/ccnj9LcH.s:4249   .text.UART_SetConfig:000000ec $d
     /tmp/ccnj9LcH.s:4260   .text.HAL_UART_Init:00000000 $t
     /tmp/ccnj9LcH.s:4267   .text.HAL_UART_Init:00000000 HAL_UART_Init
     /tmp/ccnj9LcH.s:4633   .text.HAL_UART_Init:00000130 $d
     /tmp/ccnj9LcH.s:4646   .text.HAL_UART_Receive:00000000 $t
     /tmp/ccnj9LcH.s:4653   .text.HAL_UART_Receive:00000000 HAL_UART_Receive
     /tmp/ccnj9LcH.s:5289   .text.HAL_UART_Receive:00000208 $d
     /tmp/ccnj9LcH.s:5296   .text.HAL_UART_Transmit:00000000 $t
     /tmp/ccnj9LcH.s:5303   .text.HAL_UART_Transmit:00000000 HAL_UART_Transmit
     /tmp/ccnj9LcH.s:5849   .text.HAL_UART_Transmit:000001a4 $d
     /tmp/ccnj9LcH.s:5869   .data:00000000 SystemCoreClock
     /tmp/ccnj9LcH.s:5856   .rodata:00000000 $d
     /tmp/ccnj9LcH.s:5860   .rodata:00000000 CSWTCH.25
     /tmp/ccnj9LcH.s:5865   .data:00000000 $d
     /tmp/ccnj9LcH.s:5872   .bss:00000000 $d
     /tmp/ccnj9LcH.s:5876   .bss:00000000 tick.0

UNDEFINED SYMBOLS
__aeabi_uidiv
