// Seed: 841467658
module module_0 ();
  logic id_1;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2
);
  final $unsigned(20);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1
    , id_3
);
  parameter id_4 = 1'h0 == 1;
  module_0 modCall_1 ();
  assign id_0 = id_3 ^ id_3 == -1'b0;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wor id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  nor primCall (id_1, id_10, id_11, id_12, id_13, id_4, id_5, id_7, id_8, id_9);
  output wire id_1;
  assign id_12 = {id_7, 1};
endmodule
