Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jan 15 12:29:23 2026
| Host         : DESKTOP-ASVU0S2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_JUEGO_control_sets_placed.rpt
| Design       : TOP_JUEGO
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           11 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |              75 |           20 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |              55 |           15 |
| Yes          | Yes                   | No                     |              79 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                       Enable Signal                      |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | U_INPUT/Inst_Edge_R/sreg_reg[2]_0[0]                     |                                                          |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_GAME_LOGIC/road_l                                      | U_FSM/FSM_sequential_current_state_reg[1]_0              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_GAME_LOGIC/road_r_0                                    | U_FSM/FSM_sequential_current_state_reg[1]_0              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | U_FSM/E[0]                                               |                                                          |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | U_GAME_LOGIC/progress_count                              | U_FSM/FSM_sequential_current_state_reg[1]_0              |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | U_FSM/lfsr_reg                                           | U_FSM/FSM_sequential_current_state_reg[1]_0              |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | U_OUTPUT/Inst_Buzzer_controller/contador_tono[0]_i_2_n_0 | U_OUTPUT/Inst_Buzzer_controller/contador_tono[0]_i_1_n_0 |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG |                                                          | U_INPUT/Inst_Deb_L/counter[0]_i_1_n_0                    |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                          | U_INPUT/Inst_Deb_R/counter[0]_i_1__0_n_0                 |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                          | U_INPUT/Inst_Deb_Start/counter[0]_i_1__1_n_0             |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                          |                                                          |               11 |             22 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | U_OUTPUT/Inst_Buzzer_controller/duracion[0]_i_1_n_0      | U_OUTPUT/Inst_Buzzer_controller/AR[0]                    |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG | U_FSM/timer_counter[28]_i_1_n_0                          | U_OUTPUT/Inst_Buzzer_controller/AR[0]                    |                8 |             29 |         3.62 |
|  CLK100MHZ_IBUF_BUFG | U_FSM/FSM_sequential_current_state_reg[0]_1              | U_FSM/FSM_sequential_current_state_reg[0]_0              |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                          | U_OUTPUT/Inst_Buzzer_controller/AR[0]                    |               14 |             45 |         3.21 |
+----------------------+----------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


