$date
	Mon Mar 17 19:53:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_4b_and $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1111 %
b0 $
b1111 #
b0 "
b0 !
$end
#10
b10 !
b10 &
b10 #
b10 %
b1110 "
b1110 $
#20
