
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4d8  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800b6a0  0800b6a0  0001b6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b73c  0800b73c  0001b73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b744  0800b744  0001b744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b748  0800b748  0001b748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000088  20000000  0800b74c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002a54  20000088  0800b7d4  00020088  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  20002adc  0800b7d4  00022adc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020882  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003c5a  00000000  00000000  0004093a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000018d0  00000000  00000000  00044598  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001718  00000000  00000000  00045e68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000bc19  00000000  00000000  00047580  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00007403  00000000  00000000  00053199  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005a59c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006d68  00000000  00000000  0005a618  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000088 	.word	0x20000088
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800b688 	.word	0x0800b688

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000008c 	.word	0x2000008c
 8000204:	0800b688 	.word	0x0800b688

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_ldivmod>:
 8000b78:	b97b      	cbnz	r3, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7a:	b972      	cbnz	r2, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bfbe      	ittt	lt
 8000b80:	2000      	movlt	r0, #0
 8000b82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b86:	e006      	blt.n	8000b96 <__aeabi_ldivmod+0x1e>
 8000b88:	bf08      	it	eq
 8000b8a:	2800      	cmpeq	r0, #0
 8000b8c:	bf1c      	itt	ne
 8000b8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b92:	f04f 30ff 	movne.w	r0, #4294967295
 8000b96:	f000 b9c5 	b.w	8000f24 <__aeabi_idiv0>
 8000b9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	db09      	blt.n	8000bba <__aeabi_ldivmod+0x42>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db1a      	blt.n	8000be0 <__aeabi_ldivmod+0x68>
 8000baa:	f000 f84d 	bl	8000c48 <__udivmoddi4>
 8000bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb6:	b004      	add	sp, #16
 8000bb8:	4770      	bx	lr
 8000bba:	4240      	negs	r0, r0
 8000bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	db1b      	blt.n	8000bfc <__aeabi_ldivmod+0x84>
 8000bc4:	f000 f840 	bl	8000c48 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	4770      	bx	lr
 8000be0:	4252      	negs	r2, r2
 8000be2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be6:	f000 f82f 	bl	8000c48 <__udivmoddi4>
 8000bea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf2:	b004      	add	sp, #16
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bfa:	4770      	bx	lr
 8000bfc:	4252      	negs	r2, r2
 8000bfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c02:	f000 f821 	bl	8000c48 <__udivmoddi4>
 8000c06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0e:	b004      	add	sp, #16
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b97a 	b.w	8000f24 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	468c      	mov	ip, r1
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	9e08      	ldr	r6, [sp, #32]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d151      	bne.n	8000cfc <__udivmoddi4+0xb4>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d96d      	bls.n	8000d3a <__udivmoddi4+0xf2>
 8000c5e:	fab2 fe82 	clz	lr, r2
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d00b      	beq.n	8000c80 <__udivmoddi4+0x38>
 8000c68:	f1ce 0c20 	rsb	ip, lr, #32
 8000c6c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c70:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c74:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c78:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c7c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c80:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c84:	0c25      	lsrs	r5, r4, #16
 8000c86:	fbbc f8fa 	udiv	r8, ip, sl
 8000c8a:	fa1f f987 	uxth.w	r9, r7
 8000c8e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c92:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c96:	fb08 f309 	mul.w	r3, r8, r9
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x6c>
 8000c9e:	19ed      	adds	r5, r5, r7
 8000ca0:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ca4:	f080 8123 	bcs.w	8000eee <__udivmoddi4+0x2a6>
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	f240 8120 	bls.w	8000eee <__udivmoddi4+0x2a6>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	443d      	add	r5, r7
 8000cb4:	1aed      	subs	r5, r5, r3
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cbc:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc4:	fb00 f909 	mul.w	r9, r0, r9
 8000cc8:	45a1      	cmp	r9, r4
 8000cca:	d909      	bls.n	8000ce0 <__udivmoddi4+0x98>
 8000ccc:	19e4      	adds	r4, r4, r7
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd2:	f080 810a 	bcs.w	8000eea <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8107 	bls.w	8000eea <__udivmoddi4+0x2a2>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	443c      	add	r4, r7
 8000ce0:	eba4 0409 	sub.w	r4, r4, r9
 8000ce4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d061      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000cee:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	6034      	str	r4, [r6, #0]
 8000cf6:	6073      	str	r3, [r6, #4]
 8000cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0xc8>
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d054      	beq.n	8000dae <__udivmoddi4+0x166>
 8000d04:	2100      	movs	r1, #0
 8000d06:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	fab3 f183 	clz	r1, r3
 8000d14:	2900      	cmp	r1, #0
 8000d16:	f040 808e 	bne.w	8000e36 <__udivmoddi4+0x1ee>
 8000d1a:	42ab      	cmp	r3, r5
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0xdc>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80fa 	bhi.w	8000f18 <__udivmoddi4+0x2d0>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb65 0503 	sbc.w	r5, r5, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	46ac      	mov	ip, r5
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d03f      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000d32:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	b912      	cbnz	r2, 8000d42 <__udivmoddi4+0xfa>
 8000d3c:	2701      	movs	r7, #1
 8000d3e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d42:	fab7 fe87 	clz	lr, r7
 8000d46:	f1be 0f00 	cmp.w	lr, #0
 8000d4a:	d134      	bne.n	8000db6 <__udivmoddi4+0x16e>
 8000d4c:	1beb      	subs	r3, r5, r7
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	2101      	movs	r1, #1
 8000d56:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d5a:	0c25      	lsrs	r5, r4, #16
 8000d5c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d64:	fb0c f308 	mul.w	r3, ip, r8
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x134>
 8000d6c:	19ed      	adds	r5, r5, r7
 8000d6e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x132>
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	f200 80d1 	bhi.w	8000f1c <__udivmoddi4+0x2d4>
 8000d7a:	4680      	mov	r8, r0
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d84:	fb02 5510 	mls	r5, r2, r0, r5
 8000d88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d8c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x15c>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x15a>
 8000d9c:	45a4      	cmp	ip, r4
 8000d9e:	f200 80b8 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 040c 	sub.w	r4, r4, ip
 8000da8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dac:	e79d      	b.n	8000cea <__udivmoddi4+0xa2>
 8000dae:	4631      	mov	r1, r6
 8000db0:	4630      	mov	r0, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	f1ce 0420 	rsb	r4, lr, #32
 8000dba:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dbe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dc2:	fa20 f804 	lsr.w	r8, r0, r4
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa25 f404 	lsr.w	r4, r5, r4
 8000dcc:	ea48 0803 	orr.w	r8, r8, r3
 8000dd0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dd4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd8:	fb02 4411 	mls	r4, r2, r1, r4
 8000ddc:	fa1f fc87 	uxth.w	ip, r7
 8000de0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000de4:	fb01 f30c 	mul.w	r3, r1, ip
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x1bc>
 8000df0:	19ed      	adds	r5, r5, r7
 8000df2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000df6:	f080 808a 	bcs.w	8000f0e <__udivmoddi4+0x2c6>
 8000dfa:	42ab      	cmp	r3, r5
 8000dfc:	f240 8087 	bls.w	8000f0e <__udivmoddi4+0x2c6>
 8000e00:	3902      	subs	r1, #2
 8000e02:	443d      	add	r5, r7
 8000e04:	1aeb      	subs	r3, r5, r3
 8000e06:	fa1f f588 	uxth.w	r5, r8
 8000e0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e0e:	fb02 3310 	mls	r3, r2, r0, r3
 8000e12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e16:	fb00 f30c 	mul.w	r3, r0, ip
 8000e1a:	42ab      	cmp	r3, r5
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x1e6>
 8000e1e:	19ed      	adds	r5, r5, r7
 8000e20:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e24:	d26f      	bcs.n	8000f06 <__udivmoddi4+0x2be>
 8000e26:	42ab      	cmp	r3, r5
 8000e28:	d96d      	bls.n	8000f06 <__udivmoddi4+0x2be>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	443d      	add	r5, r7
 8000e2e:	1aeb      	subs	r3, r5, r3
 8000e30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e34:	e78f      	b.n	8000d56 <__udivmoddi4+0x10e>
 8000e36:	f1c1 0720 	rsb	r7, r1, #32
 8000e3a:	fa22 f807 	lsr.w	r8, r2, r7
 8000e3e:	408b      	lsls	r3, r1
 8000e40:	fa05 f401 	lsl.w	r4, r5, r1
 8000e44:	ea48 0303 	orr.w	r3, r8, r3
 8000e48:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e50:	40fd      	lsrs	r5, r7
 8000e52:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e56:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e5e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e62:	fa1f f883 	uxth.w	r8, r3
 8000e66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e6a:	fb09 f408 	mul.w	r4, r9, r8
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	fa02 f201 	lsl.w	r2, r2, r1
 8000e74:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x244>
 8000e7a:	18ed      	adds	r5, r5, r3
 8000e7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e80:	d243      	bcs.n	8000f0a <__udivmoddi4+0x2c2>
 8000e82:	42ac      	cmp	r4, r5
 8000e84:	d941      	bls.n	8000f0a <__udivmoddi4+0x2c2>
 8000e86:	f1a9 0902 	sub.w	r9, r9, #2
 8000e8a:	441d      	add	r5, r3
 8000e8c:	1b2d      	subs	r5, r5, r4
 8000e8e:	fa1f fe8e 	uxth.w	lr, lr
 8000e92:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e96:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x26e>
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eac:	d229      	bcs.n	8000f02 <__udivmoddi4+0x2ba>
 8000eae:	45a0      	cmp	r8, r4
 8000eb0:	d927      	bls.n	8000f02 <__udivmoddi4+0x2ba>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	441c      	add	r4, r3
 8000eb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eba:	eba4 0408 	sub.w	r4, r4, r8
 8000ebe:	fba0 8902 	umull	r8, r9, r0, r2
 8000ec2:	454c      	cmp	r4, r9
 8000ec4:	46c6      	mov	lr, r8
 8000ec6:	464d      	mov	r5, r9
 8000ec8:	d315      	bcc.n	8000ef6 <__udivmoddi4+0x2ae>
 8000eca:	d012      	beq.n	8000ef2 <__udivmoddi4+0x2aa>
 8000ecc:	b156      	cbz	r6, 8000ee4 <__udivmoddi4+0x29c>
 8000ece:	ebba 030e 	subs.w	r3, sl, lr
 8000ed2:	eb64 0405 	sbc.w	r4, r4, r5
 8000ed6:	fa04 f707 	lsl.w	r7, r4, r7
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431f      	orrs	r7, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	6037      	str	r7, [r6, #0]
 8000ee2:	6074      	str	r4, [r6, #4]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	4618      	mov	r0, r3
 8000eec:	e6f8      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000eee:	4690      	mov	r8, r2
 8000ef0:	e6e0      	b.n	8000cb4 <__udivmoddi4+0x6c>
 8000ef2:	45c2      	cmp	sl, r8
 8000ef4:	d2ea      	bcs.n	8000ecc <__udivmoddi4+0x284>
 8000ef6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000efa:	eb69 0503 	sbc.w	r5, r9, r3
 8000efe:	3801      	subs	r0, #1
 8000f00:	e7e4      	b.n	8000ecc <__udivmoddi4+0x284>
 8000f02:	4628      	mov	r0, r5
 8000f04:	e7d7      	b.n	8000eb6 <__udivmoddi4+0x26e>
 8000f06:	4640      	mov	r0, r8
 8000f08:	e791      	b.n	8000e2e <__udivmoddi4+0x1e6>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e7be      	b.n	8000e8c <__udivmoddi4+0x244>
 8000f0e:	4601      	mov	r1, r0
 8000f10:	e778      	b.n	8000e04 <__udivmoddi4+0x1bc>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	e745      	b.n	8000da4 <__udivmoddi4+0x15c>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e708      	b.n	8000d2e <__udivmoddi4+0xe6>
 8000f1c:	f1a8 0802 	sub.w	r8, r8, #2
 8000f20:	443d      	add	r5, r7
 8000f22:	e72b      	b.n	8000d7c <__udivmoddi4+0x134>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f38:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 fbe1 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f808 	bl	8000f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f009 fd48 	bl	800a9f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023c00 	.word	0x40023c00

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_InitTick+0x54>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_InitTick+0x58>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fc07 	bl	800179e <HAL_SYSTICK_Config>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00e      	b.n	8000fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d80a      	bhi.n	8000fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 fbc1 	bl	800172e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <HAL_InitTick+0x5c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2000001c 	.word	0x2000001c
 8000fc4:	20000004 	.word	0x20000004
 8000fc8:	20000000 	.word	0x20000000

08000fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <HAL_IncTick+0x20>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fde:	6013      	str	r3, [r2, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	20000444 	.word	0x20000444

08000ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <HAL_GetTick+0x14>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000444 	.word	0x20000444

0800100c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001014:	f7ff ffee 	bl	8000ff4 <HAL_GetTick>
 8001018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001024:	d005      	beq.n	8001032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <HAL_Delay+0x40>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4413      	add	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001032:	bf00      	nop
 8001034:	f7ff ffde 	bl	8000ff4 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1ad2      	subs	r2, r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	429a      	cmp	r2, r3
 8001042:	d3f7      	bcc.n	8001034 <HAL_Delay+0x28>
  {
  }
}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000004 	.word	0x20000004

08001050 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e033      	b.n	80010ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	2b00      	cmp	r3, #0
 800106c:	d109      	bne.n	8001082 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f009 fce6 	bl	800aa40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	f003 0310 	and.w	r3, r3, #16
 800108a:	2b00      	cmp	r3, #0
 800108c:	d118      	bne.n	80010c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001096:	f023 0302 	bic.w	r3, r3, #2
 800109a:	f043 0202 	orr.w	r2, r3, #2
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 f94c 	bl	8001340 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f023 0303 	bic.w	r3, r3, #3
 80010b6:	f043 0201 	orr.w	r2, r3, #1
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
 80010be:	e001      	b.n	80010c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80010d8:	b490      	push	{r4, r7}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d101      	bne.n	80010f4 <HAL_ADC_ConfigChannel+0x1c>
 80010f0:	2302      	movs	r3, #2
 80010f2:	e115      	b.n	8001320 <HAL_ADC_ConfigChannel+0x248>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b09      	cmp	r3, #9
 8001102:	d926      	bls.n	8001152 <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68d9      	ldr	r1, [r3, #12]
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	b29b      	uxth	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	4603      	mov	r3, r0
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4403      	add	r3, r0
 800111c:	3b1e      	subs	r3, #30
 800111e:	2007      	movs	r0, #7
 8001120:	fa00 f303 	lsl.w	r3, r0, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	400b      	ands	r3, r1
 8001128:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	68d9      	ldr	r1, [r3, #12]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	6898      	ldr	r0, [r3, #8]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	b29b      	uxth	r3, r3
 800113e:	461c      	mov	r4, r3
 8001140:	4623      	mov	r3, r4
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4423      	add	r3, r4
 8001146:	3b1e      	subs	r3, #30
 8001148:	fa00 f303 	lsl.w	r3, r0, r3
 800114c:	430b      	orrs	r3, r1
 800114e:	60d3      	str	r3, [r2, #12]
 8001150:	e023      	b.n	800119a <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6919      	ldr	r1, [r3, #16]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	b29b      	uxth	r3, r3
 8001162:	4618      	mov	r0, r3
 8001164:	4603      	mov	r3, r0
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	4403      	add	r3, r0
 800116a:	2007      	movs	r0, #7
 800116c:	fa00 f303 	lsl.w	r3, r0, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	400b      	ands	r3, r1
 8001174:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6919      	ldr	r1, [r3, #16]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	6898      	ldr	r0, [r3, #8]
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	b29b      	uxth	r3, r3
 800118a:	461c      	mov	r4, r3
 800118c:	4623      	mov	r3, r4
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	4423      	add	r3, r4
 8001192:	fa00 f303 	lsl.w	r3, r0, r3
 8001196:	430b      	orrs	r3, r1
 8001198:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d824      	bhi.n	80011ec <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6819      	ldr	r1, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4613      	mov	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	3b05      	subs	r3, #5
 80011b8:	221f      	movs	r2, #31
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	4003      	ands	r3, r0
 80011c2:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	461c      	mov	r4, r3
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685a      	ldr	r2, [r3, #4]
 80011da:	4613      	mov	r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	4413      	add	r3, r2
 80011e0:	3b05      	subs	r3, #5
 80011e2:	fa04 f303 	lsl.w	r3, r4, r3
 80011e6:	4303      	orrs	r3, r0
 80011e8:	634b      	str	r3, [r1, #52]	; 0x34
 80011ea:	e04c      	b.n	8001286 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2b0c      	cmp	r3, #12
 80011f2:	d824      	bhi.n	800123e <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6819      	ldr	r1, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	3b23      	subs	r3, #35	; 0x23
 800120a:	221f      	movs	r2, #31
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	4003      	ands	r3, r0
 8001214:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6819      	ldr	r1, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	461c      	mov	r4, r3
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3b23      	subs	r3, #35	; 0x23
 8001234:	fa04 f303 	lsl.w	r3, r4, r3
 8001238:	4303      	orrs	r3, r0
 800123a:	630b      	str	r3, [r1, #48]	; 0x30
 800123c:	e023      	b.n	8001286 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6819      	ldr	r1, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	3b41      	subs	r3, #65	; 0x41
 8001254:	221f      	movs	r2, #31
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	4003      	ands	r3, r0
 800125e:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6819      	ldr	r1, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	b29b      	uxth	r3, r3
 8001270:	461c      	mov	r4, r3
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	3b41      	subs	r3, #65	; 0x41
 800127e:	fa04 f303 	lsl.w	r3, r4, r3
 8001282:	4303      	orrs	r3, r0
 8001284:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001286:	4b29      	ldr	r3, [pc, #164]	; (800132c <HAL_ADC_ConfigChannel+0x254>)
 8001288:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a28      	ldr	r2, [pc, #160]	; (8001330 <HAL_ADC_ConfigChannel+0x258>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d10f      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x1dc>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b12      	cmp	r3, #18
 800129a:	d10b      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a1d      	ldr	r2, [pc, #116]	; (8001330 <HAL_ADC_ConfigChannel+0x258>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d12b      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a1c      	ldr	r2, [pc, #112]	; (8001334 <HAL_ADC_ConfigChannel+0x25c>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d003      	beq.n	80012d0 <HAL_ADC_ConfigChannel+0x1f8>
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b11      	cmp	r3, #17
 80012ce:	d122      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a11      	ldr	r2, [pc, #68]	; (8001334 <HAL_ADC_ConfigChannel+0x25c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d111      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <HAL_ADC_ConfigChannel+0x260>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a11      	ldr	r2, [pc, #68]	; (800133c <HAL_ADC_ConfigChannel+0x264>)
 80012f8:	fba2 2303 	umull	r2, r3, r2, r3
 80012fc:	0c9a      	lsrs	r2, r3, #18
 80012fe:	4613      	mov	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4413      	add	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001308:	e002      	b.n	8001310 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	3b01      	subs	r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f9      	bne.n	800130a <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bc90      	pop	{r4, r7}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40012300 	.word	0x40012300
 8001330:	40012000 	.word	0x40012000
 8001334:	10000012 	.word	0x10000012
 8001338:	2000001c 	.word	0x2000001c
 800133c:	431bde83 	.word	0x431bde83

08001340 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001348:	4b79      	ldr	r3, [pc, #484]	; (8001530 <ADC_Init+0x1f0>)
 800134a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	431a      	orrs	r2, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	6812      	ldr	r2, [r2, #0]
 800136e:	6852      	ldr	r2, [r2, #4]
 8001370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	6851      	ldr	r1, [r2, #4]
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6912      	ldr	r2, [r2, #16]
 8001384:	0212      	lsls	r2, r2, #8
 8001386:	430a      	orrs	r2, r1
 8001388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6812      	ldr	r2, [r2, #0]
 8001392:	6852      	ldr	r2, [r2, #4]
 8001394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	6851      	ldr	r1, [r2, #4]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6892      	ldr	r2, [r2, #8]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6892      	ldr	r2, [r2, #8]
 80013b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	6891      	ldr	r1, [r2, #8]
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	68d2      	ldr	r2, [r2, #12]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d2:	4a58      	ldr	r2, [pc, #352]	; (8001534 <ADC_Init+0x1f4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d022      	beq.n	800141e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	6892      	ldr	r2, [r2, #8]
 80013e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	6891      	ldr	r1, [r2, #8]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80013f6:	430a      	orrs	r2, r1
 80013f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	6892      	ldr	r2, [r2, #8]
 8001404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	6891      	ldr	r1, [r2, #8]
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001418:	430a      	orrs	r2, r1
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	e00f      	b.n	800143e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6812      	ldr	r2, [r2, #0]
 8001426:	6892      	ldr	r2, [r2, #8]
 8001428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800142c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	6892      	ldr	r2, [r2, #8]
 8001438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800143c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	6892      	ldr	r2, [r2, #8]
 8001448:	f022 0202 	bic.w	r2, r2, #2
 800144c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6812      	ldr	r2, [r2, #0]
 8001456:	6891      	ldr	r1, [r2, #8]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	7e12      	ldrb	r2, [r2, #24]
 800145c:	0052      	lsls	r2, r2, #1
 800145e:	430a      	orrs	r2, r1
 8001460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d01b      	beq.n	80014a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6812      	ldr	r2, [r2, #0]
 8001474:	6852      	ldr	r2, [r2, #4]
 8001476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800147a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	6852      	ldr	r2, [r2, #4]
 8001486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800148a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	6851      	ldr	r1, [r2, #4]
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800149a:	3a01      	subs	r2, #1
 800149c:	0352      	lsls	r2, r2, #13
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e007      	b.n	80014b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	6852      	ldr	r2, [r2, #4]
 80014ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80014be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	69d2      	ldr	r2, [r2, #28]
 80014d2:	3a01      	subs	r2, #1
 80014d4:	0512      	lsls	r2, r2, #20
 80014d6:	430a      	orrs	r2, r1
 80014d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	6892      	ldr	r2, [r2, #8]
 80014e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80014e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	6812      	ldr	r2, [r2, #0]
 80014f2:	6891      	ldr	r1, [r2, #8]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80014fa:	0252      	lsls	r2, r2, #9
 80014fc:	430a      	orrs	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6892      	ldr	r2, [r2, #8]
 800150a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800150e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	6891      	ldr	r1, [r2, #8]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6952      	ldr	r2, [r2, #20]
 800151e:	0292      	lsls	r2, r2, #10
 8001520:	430a      	orrs	r2, r1
 8001522:	609a      	str	r2, [r3, #8]
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40012300 	.word	0x40012300
 8001534:	0f000001 	.word	0x0f000001

08001538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001548:	4b0c      	ldr	r3, [pc, #48]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001554:	4013      	ands	r3, r2
 8001556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001560:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	60d3      	str	r3, [r2, #12]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001584:	4b04      	ldr	r3, [pc, #16]	; (8001598 <__NVIC_GetPriorityGrouping+0x18>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	f003 0307 	and.w	r3, r3, #7
}
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db0b      	blt.n	80015c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ae:	4909      	ldr	r1, [pc, #36]	; (80015d4 <__NVIC_EnableIRQ+0x38>)
 80015b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b4:	095b      	lsrs	r3, r3, #5
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	f002 021f 	and.w	r2, r2, #31
 80015bc:	2001      	movs	r0, #1
 80015be:	fa00 f202 	lsl.w	r2, r0, r2
 80015c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db10      	blt.n	800160c <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ea:	490b      	ldr	r1, [pc, #44]	; (8001618 <__NVIC_DisableIRQ+0x40>)
 80015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f0:	095b      	lsrs	r3, r3, #5
 80015f2:	79fa      	ldrb	r2, [r7, #7]
 80015f4:	f002 021f 	and.w	r2, r2, #31
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	3320      	adds	r3, #32
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001604:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001608:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100

0800161c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	6039      	str	r1, [r7, #0]
 8001626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162c:	2b00      	cmp	r3, #0
 800162e:	db0a      	blt.n	8001646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001630:	490d      	ldr	r1, [pc, #52]	; (8001668 <__NVIC_SetPriority+0x4c>)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	b2d2      	uxtb	r2, r2
 800163a:	0112      	lsls	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	440b      	add	r3, r1
 8001640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001644:	e00a      	b.n	800165c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001646:	4909      	ldr	r1, [pc, #36]	; (800166c <__NVIC_SetPriority+0x50>)
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	3b04      	subs	r3, #4
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	0112      	lsls	r2, r2, #4
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	440b      	add	r3, r1
 800165a:	761a      	strb	r2, [r3, #24]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	e000e100 	.word	0xe000e100
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001670:	b480      	push	{r7}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f1c3 0307 	rsb	r3, r3, #7
 800168a:	2b04      	cmp	r3, #4
 800168c:	bf28      	it	cs
 800168e:	2304      	movcs	r3, #4
 8001690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3304      	adds	r3, #4
 8001696:	2b06      	cmp	r3, #6
 8001698:	d902      	bls.n	80016a0 <NVIC_EncodePriority+0x30>
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3b03      	subs	r3, #3
 800169e:	e000      	b.n	80016a2 <NVIC_EncodePriority+0x32>
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	2201      	movs	r2, #1
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	1e5a      	subs	r2, r3, #1
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	401a      	ands	r2, r3
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b6:	2101      	movs	r1, #1
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	fa01 f303 	lsl.w	r3, r1, r3
 80016be:	1e59      	subs	r1, r3, #1
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	4313      	orrs	r3, r2
         );
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3724      	adds	r7, #36	; 0x24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016e4:	d301      	bcc.n	80016ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00f      	b.n	800170a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ea:	4a0a      	ldr	r2, [pc, #40]	; (8001714 <SysTick_Config+0x40>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016f2:	210f      	movs	r1, #15
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f7ff ff90 	bl	800161c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016fc:	4b05      	ldr	r3, [pc, #20]	; (8001714 <SysTick_Config+0x40>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001702:	4b04      	ldr	r3, [pc, #16]	; (8001714 <SysTick_Config+0x40>)
 8001704:	2207      	movs	r2, #7
 8001706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	e000e010 	.word	0xe000e010

08001718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff09 	bl	8001538 <__NVIC_SetPriorityGrouping>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800172e:	b580      	push	{r7, lr}
 8001730:	b086      	sub	sp, #24
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001740:	f7ff ff1e 	bl	8001580 <__NVIC_GetPriorityGrouping>
 8001744:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	68b9      	ldr	r1, [r7, #8]
 800174a:	6978      	ldr	r0, [r7, #20]
 800174c:	f7ff ff90 	bl	8001670 <NVIC_EncodePriority>
 8001750:	4602      	mov	r2, r0
 8001752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff5f 	bl	800161c <__NVIC_SetPriority>
}
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff11 	bl	800159c <__NVIC_EnableIRQ>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	4603      	mov	r3, r0
 800178a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800178c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff21 	bl	80015d8 <__NVIC_DisableIRQ>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff ff94 	bl	80016d4 <SysTick_Config>
 80017ac:	4603      	mov	r3, r0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017c4:	f7ff fc16 	bl	8000ff4 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e099      	b.n	8001908 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2202      	movs	r2, #2
 80017e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	6812      	ldr	r2, [r2, #0]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	f022 0201 	bic.w	r2, r2, #1
 80017f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f4:	e00f      	b.n	8001816 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017f6:	f7ff fbfd 	bl	8000ff4 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b05      	cmp	r3, #5
 8001802:	d908      	bls.n	8001816 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2220      	movs	r2, #32
 8001808:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2203      	movs	r2, #3
 800180e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e078      	b.n	8001908 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1e8      	bne.n	80017f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800182c:	697a      	ldr	r2, [r7, #20]
 800182e:	4b38      	ldr	r3, [pc, #224]	; (8001910 <HAL_DMA_Init+0x158>)
 8001830:	4013      	ands	r3, r2
 8001832:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001842:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800185a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	4313      	orrs	r3, r2
 8001866:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	2b04      	cmp	r3, #4
 800186e:	d107      	bne.n	8001880 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001878:	4313      	orrs	r3, r2
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4313      	orrs	r3, r2
 800187e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	f023 0307 	bic.w	r3, r3, #7
 8001896:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	4313      	orrs	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d117      	bne.n	80018da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00e      	beq.n	80018da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 fa77 	bl	8001db0 <DMA_CheckFifoParam>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2240      	movs	r2, #64	; 0x40
 80018cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80018d6:	2301      	movs	r3, #1
 80018d8:	e016      	b.n	8001908 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 fa2e 	bl	8001d44 <DMA_CalcBaseAndBitshift>
 80018e8:	4603      	mov	r3, r0
 80018ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f0:	223f      	movs	r2, #63	; 0x3f
 80018f2:	409a      	lsls	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	f010803f 	.word	0xf010803f

08001914 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 8001920:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001922:	2300      	movs	r3, #0
 8001924:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_DMA_Start_IT+0x26>
 8001936:	2302      	movs	r3, #2
 8001938:	e048      	b.n	80019cc <HAL_DMA_Start_IT+0xb8>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b01      	cmp	r3, #1
 800194c:	d137      	bne.n	80019be <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2202      	movs	r2, #2
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 f9c0 	bl	8001ce8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800196c:	223f      	movs	r2, #63	; 0x3f
 800196e:	409a      	lsls	r2, r3
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	6812      	ldr	r2, [r2, #0]
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	f042 0216 	orr.w	r2, r2, #22
 8001982:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	6952      	ldr	r2, [r2, #20]
 800198e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001992:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001998:	2b00      	cmp	r3, #0
 800199a:	d007      	beq.n	80019ac <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68fa      	ldr	r2, [r7, #12]
 80019a2:	6812      	ldr	r2, [r2, #0]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	f042 0208 	orr.w	r2, r2, #8
 80019aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	f042 0201 	orr.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	e005      	b.n	80019ca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019c6:	2302      	movs	r3, #2
 80019c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80019dc:	2300      	movs	r3, #0
 80019de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019e0:	4b92      	ldr	r3, [pc, #584]	; (8001c2c <HAL_DMA_IRQHandler+0x258>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a92      	ldr	r2, [pc, #584]	; (8001c30 <HAL_DMA_IRQHandler+0x25c>)
 80019e6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ea:	0a9b      	lsrs	r3, r3, #10
 80019ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019fe:	2208      	movs	r2, #8
 8001a00:	409a      	lsls	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d01a      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d013      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	6812      	ldr	r2, [r2, #0]
 8001a22:	f022 0204 	bic.w	r2, r2, #4
 8001a26:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a2c:	2208      	movs	r2, #8
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a38:	f043 0201 	orr.w	r2, r3, #1
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a44:	2201      	movs	r2, #1
 8001a46:	409a      	lsls	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d012      	beq.n	8001a76 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d00b      	beq.n	8001a76 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a62:	2201      	movs	r2, #1
 8001a64:	409a      	lsls	r2, r3
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a6e:	f043 0202 	orr.w	r2, r3, #2
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a7a:	2204      	movs	r2, #4
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d012      	beq.n	8001aac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d00b      	beq.n	8001aac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a98:	2204      	movs	r2, #4
 8001a9a:	409a      	lsls	r2, r3
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aa4:	f043 0204 	orr.w	r2, r3, #4
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab0:	2210      	movs	r2, #16
 8001ab2:	409a      	lsls	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d043      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d03c      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ace:	2210      	movs	r2, #16
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d018      	beq.n	8001b16 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d108      	bne.n	8001b04 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d024      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	4798      	blx	r3
 8001b02:	e01f      	b.n	8001b44 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d01b      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	4798      	blx	r3
 8001b14:	e016      	b.n	8001b44 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d107      	bne.n	8001b34 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	6812      	ldr	r2, [r2, #0]
 8001b2c:	6812      	ldr	r2, [r2, #0]
 8001b2e:	f022 0208 	bic.w	r2, r2, #8
 8001b32:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b48:	2220      	movs	r2, #32
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 808e 	beq.w	8001c72 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0310 	and.w	r3, r3, #16
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f000 8086 	beq.w	8001c72 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	409a      	lsls	r2, r3
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b05      	cmp	r3, #5
 8001b7c:	d136      	bne.n	8001bec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	6812      	ldr	r2, [r2, #0]
 8001b86:	6812      	ldr	r2, [r2, #0]
 8001b88:	f022 0216 	bic.w	r2, r2, #22
 8001b8c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6812      	ldr	r2, [r2, #0]
 8001b96:	6952      	ldr	r2, [r2, #20]
 8001b98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b9c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d103      	bne.n	8001bae <HAL_DMA_IRQHandler+0x1da>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d007      	beq.n	8001bbe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	6812      	ldr	r2, [r2, #0]
 8001bb6:	6812      	ldr	r2, [r2, #0]
 8001bb8:	f022 0208 	bic.w	r2, r2, #8
 8001bbc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc2:	223f      	movs	r2, #63	; 0x3f
 8001bc4:	409a      	lsls	r2, r3
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d07d      	beq.n	8001cde <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	4798      	blx	r3
        }
        return;
 8001bea:	e078      	b.n	8001cde <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d01c      	beq.n	8001c34 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d108      	bne.n	8001c1a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d030      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	4798      	blx	r3
 8001c18:	e02b      	b.n	8001c72 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d027      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	4798      	blx	r3
 8001c2a:	e022      	b.n	8001c72 <HAL_DMA_IRQHandler+0x29e>
 8001c2c:	2000001c 	.word	0x2000001c
 8001c30:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10f      	bne.n	8001c62 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	6812      	ldr	r2, [r2, #0]
 8001c4c:	f022 0210 	bic.w	r2, r2, #16
 8001c50:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d032      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d022      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2205      	movs	r2, #5
 8001c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	6812      	ldr	r2, [r2, #0]
 8001c98:	f022 0201 	bic.w	r2, r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d807      	bhi.n	8001cba <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1f2      	bne.n	8001c9e <HAL_DMA_IRQHandler+0x2ca>
 8001cb8:	e000      	b.n	8001cbc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001cba:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d005      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	4798      	blx	r3
 8001cdc:	e000      	b.n	8001ce0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001cde:	bf00      	nop
    }
  }
}
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop

08001ce8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
 8001cf4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	6812      	ldr	r2, [r2, #0]
 8001cfe:	6812      	ldr	r2, [r2, #0]
 8001d00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d04:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	2b40      	cmp	r3, #64	; 0x40
 8001d14:	d108      	bne.n	8001d28 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d26:	e007      	b.n	8001d38 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	68ba      	ldr	r2, [r7, #8]
 8001d2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	60da      	str	r2, [r3, #12]
}
 8001d38:	bf00      	nop
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	3b10      	subs	r3, #16
 8001d54:	4a14      	ldr	r2, [pc, #80]	; (8001da8 <DMA_CalcBaseAndBitshift+0x64>)
 8001d56:	fba2 2303 	umull	r2, r3, r2, r3
 8001d5a:	091b      	lsrs	r3, r3, #4
 8001d5c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d5e:	4a13      	ldr	r2, [pc, #76]	; (8001dac <DMA_CalcBaseAndBitshift+0x68>)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d909      	bls.n	8001d86 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d7a:	f023 0303 	bic.w	r3, r3, #3
 8001d7e:	1d1a      	adds	r2, r3, #4
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	659a      	str	r2, [r3, #88]	; 0x58
 8001d84:	e007      	b.n	8001d96 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d8e:	f023 0303 	bic.w	r3, r3, #3
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	aaaaaaab 	.word	0xaaaaaaab
 8001dac:	0800b6a0 	.word	0x0800b6a0

08001db0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001db8:	2300      	movs	r3, #0
 8001dba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d11f      	bne.n	8001e0a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2b03      	cmp	r3, #3
 8001dce:	d855      	bhi.n	8001e7c <DMA_CheckFifoParam+0xcc>
 8001dd0:	a201      	add	r2, pc, #4	; (adr r2, 8001dd8 <DMA_CheckFifoParam+0x28>)
 8001dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd6:	bf00      	nop
 8001dd8:	08001de9 	.word	0x08001de9
 8001ddc:	08001dfb 	.word	0x08001dfb
 8001de0:	08001de9 	.word	0x08001de9
 8001de4:	08001e7d 	.word	0x08001e7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d045      	beq.n	8001e80 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001df8:	e042      	b.n	8001e80 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e02:	d13f      	bne.n	8001e84 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e08:	e03c      	b.n	8001e84 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e12:	d121      	bne.n	8001e58 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d836      	bhi.n	8001e88 <DMA_CheckFifoParam+0xd8>
 8001e1a:	a201      	add	r2, pc, #4	; (adr r2, 8001e20 <DMA_CheckFifoParam+0x70>)
 8001e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e20:	08001e31 	.word	0x08001e31
 8001e24:	08001e37 	.word	0x08001e37
 8001e28:	08001e31 	.word	0x08001e31
 8001e2c:	08001e49 	.word	0x08001e49
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
      break;
 8001e34:	e02f      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d024      	beq.n	8001e8c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e46:	e021      	b.n	8001e8c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e50:	d11e      	bne.n	8001e90 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e56:	e01b      	b.n	8001e90 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d902      	bls.n	8001e64 <DMA_CheckFifoParam+0xb4>
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	d003      	beq.n	8001e6a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e62:	e018      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
      break;
 8001e68:	e015      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00e      	beq.n	8001e94 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	73fb      	strb	r3, [r7, #15]
      break;
 8001e7a:	e00b      	b.n	8001e94 <DMA_CheckFifoParam+0xe4>
      break;
 8001e7c:	bf00      	nop
 8001e7e:	e00a      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      break;
 8001e80:	bf00      	nop
 8001e82:	e008      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      break;
 8001e84:	bf00      	nop
 8001e86:	e006      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      break;
 8001e88:	bf00      	nop
 8001e8a:	e004      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      break;
 8001e8c:	bf00      	nop
 8001e8e:	e002      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      break;   
 8001e90:	bf00      	nop
 8001e92:	e000      	b.n	8001e96 <DMA_CheckFifoParam+0xe6>
      break;
 8001e94:	bf00      	nop
    }
  } 
  
  return status; 
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	; 0x24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]
 8001ebe:	e165      	b.n	800218c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	f040 8154 	bne.w	8002186 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d003      	beq.n	8001eee <HAL_GPIO_Init+0x4a>
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b12      	cmp	r3, #18
 8001eec:	d123      	bne.n	8001f36 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	08da      	lsrs	r2, r3, #3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3208      	adds	r2, #8
 8001ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	220f      	movs	r2, #15
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	691a      	ldr	r2, [r3, #16]
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	08da      	lsrs	r2, r3, #3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3208      	adds	r2, #8
 8001f30:	69b9      	ldr	r1, [r7, #24]
 8001f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	2203      	movs	r2, #3
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f003 0203 	and.w	r2, r3, #3
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d00b      	beq.n	8001f8a <HAL_GPIO_Init+0xe6>
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d007      	beq.n	8001f8a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f7e:	2b11      	cmp	r3, #17
 8001f80:	d003      	beq.n	8001f8a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b12      	cmp	r3, #18
 8001f88:	d130      	bne.n	8001fec <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	2203      	movs	r2, #3
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	68da      	ldr	r2, [r3, #12]
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	091b      	lsrs	r3, r3, #4
 8001fd6:	f003 0201 	and.w	r2, r3, #1
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4313      	orrs	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002024:	2b00      	cmp	r3, #0
 8002026:	f000 80ae 	beq.w	8002186 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	4a5c      	ldr	r2, [pc, #368]	; (80021a0 <HAL_GPIO_Init+0x2fc>)
 8002030:	4b5b      	ldr	r3, [pc, #364]	; (80021a0 <HAL_GPIO_Init+0x2fc>)
 8002032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002034:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002038:	6453      	str	r3, [r2, #68]	; 0x44
 800203a:	4b59      	ldr	r3, [pc, #356]	; (80021a0 <HAL_GPIO_Init+0x2fc>)
 800203c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002046:	4a57      	ldr	r2, [pc, #348]	; (80021a4 <HAL_GPIO_Init+0x300>)
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	089b      	lsrs	r3, r3, #2
 800204c:	3302      	adds	r3, #2
 800204e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002052:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f003 0303 	and.w	r3, r3, #3
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	220f      	movs	r2, #15
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	43db      	mvns	r3, r3
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	4013      	ands	r3, r2
 8002068:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a4e      	ldr	r2, [pc, #312]	; (80021a8 <HAL_GPIO_Init+0x304>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d025      	beq.n	80020be <HAL_GPIO_Init+0x21a>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a4d      	ldr	r2, [pc, #308]	; (80021ac <HAL_GPIO_Init+0x308>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d01f      	beq.n	80020ba <HAL_GPIO_Init+0x216>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a4c      	ldr	r2, [pc, #304]	; (80021b0 <HAL_GPIO_Init+0x30c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d019      	beq.n	80020b6 <HAL_GPIO_Init+0x212>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a4b      	ldr	r2, [pc, #300]	; (80021b4 <HAL_GPIO_Init+0x310>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d013      	beq.n	80020b2 <HAL_GPIO_Init+0x20e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a4a      	ldr	r2, [pc, #296]	; (80021b8 <HAL_GPIO_Init+0x314>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d00d      	beq.n	80020ae <HAL_GPIO_Init+0x20a>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a49      	ldr	r2, [pc, #292]	; (80021bc <HAL_GPIO_Init+0x318>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d007      	beq.n	80020aa <HAL_GPIO_Init+0x206>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a48      	ldr	r2, [pc, #288]	; (80021c0 <HAL_GPIO_Init+0x31c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d101      	bne.n	80020a6 <HAL_GPIO_Init+0x202>
 80020a2:	2306      	movs	r3, #6
 80020a4:	e00c      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020a6:	2307      	movs	r3, #7
 80020a8:	e00a      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020aa:	2305      	movs	r3, #5
 80020ac:	e008      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020ae:	2304      	movs	r3, #4
 80020b0:	e006      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020b2:	2303      	movs	r3, #3
 80020b4:	e004      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020b6:	2302      	movs	r3, #2
 80020b8:	e002      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020ba:	2301      	movs	r3, #1
 80020bc:	e000      	b.n	80020c0 <HAL_GPIO_Init+0x21c>
 80020be:	2300      	movs	r3, #0
 80020c0:	69fa      	ldr	r2, [r7, #28]
 80020c2:	f002 0203 	and.w	r2, r2, #3
 80020c6:	0092      	lsls	r2, r2, #2
 80020c8:	4093      	lsls	r3, r2
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d0:	4934      	ldr	r1, [pc, #208]	; (80021a4 <HAL_GPIO_Init+0x300>)
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	089b      	lsrs	r3, r3, #2
 80020d6:	3302      	adds	r3, #2
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020de:	4b39      	ldr	r3, [pc, #228]	; (80021c4 <HAL_GPIO_Init+0x320>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	43db      	mvns	r3, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4013      	ands	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	4313      	orrs	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002102:	4a30      	ldr	r2, [pc, #192]	; (80021c4 <HAL_GPIO_Init+0x320>)
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002108:	4b2e      	ldr	r3, [pc, #184]	; (80021c4 <HAL_GPIO_Init+0x320>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	43db      	mvns	r3, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4013      	ands	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d003      	beq.n	800212c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800212c:	4a25      	ldr	r2, [pc, #148]	; (80021c4 <HAL_GPIO_Init+0x320>)
 800212e:	69bb      	ldr	r3, [r7, #24]
 8002130:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002132:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <HAL_GPIO_Init+0x320>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	43db      	mvns	r3, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4013      	ands	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002156:	4a1b      	ldr	r2, [pc, #108]	; (80021c4 <HAL_GPIO_Init+0x320>)
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800215c:	4b19      	ldr	r3, [pc, #100]	; (80021c4 <HAL_GPIO_Init+0x320>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4313      	orrs	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002180:	4a10      	ldr	r2, [pc, #64]	; (80021c4 <HAL_GPIO_Init+0x320>)
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3301      	adds	r3, #1
 800218a:	61fb      	str	r3, [r7, #28]
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	2b0f      	cmp	r3, #15
 8002190:	f67f ae96 	bls.w	8001ec0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002194:	bf00      	nop
 8002196:	3724      	adds	r7, #36	; 0x24
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	40023800 	.word	0x40023800
 80021a4:	40013800 	.word	0x40013800
 80021a8:	40020000 	.word	0x40020000
 80021ac:	40020400 	.word	0x40020400
 80021b0:	40020800 	.word	0x40020800
 80021b4:	40020c00 	.word	0x40020c00
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40021400 	.word	0x40021400
 80021c0:	40021800 	.word	0x40021800
 80021c4:	40013c00 	.word	0x40013c00

080021c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	460b      	mov	r3, r1
 80021d2:	807b      	strh	r3, [r7, #2]
 80021d4:	4613      	mov	r3, r2
 80021d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021d8:	787b      	ldrb	r3, [r7, #1]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d003      	beq.n	80021e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021de:	887a      	ldrh	r2, [r7, #2]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021e4:	e003      	b.n	80021ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021e6:	887b      	ldrh	r3, [r7, #2]
 80021e8:	041a      	lsls	r2, r3, #16
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	619a      	str	r2, [r3, #24]
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002208:	695a      	ldr	r2, [r3, #20]
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	4013      	ands	r3, r2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d006      	beq.n	8002220 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002212:	4a05      	ldr	r2, [pc, #20]	; (8002228 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002214:	88fb      	ldrh	r3, [r7, #6]
 8002216:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	4618      	mov	r0, r3
 800221c:	f000 f806 	bl	800222c <HAL_GPIO_EXTI_Callback>
  }
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40013c00 	.word	0x40013c00

0800222c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002244:	b590      	push	{r4, r7, lr}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e10f      	b.n	8002476 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d106      	bne.n	8002270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f008 fcc4 	bl	800abf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2224      	movs	r2, #36	; 0x24
 8002274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	6812      	ldr	r2, [r2, #0]
 8002280:	6812      	ldr	r2, [r2, #0]
 8002282:	f022 0201 	bic.w	r2, r2, #1
 8002286:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002288:	f000 fdfa 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 800228c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	4a7b      	ldr	r2, [pc, #492]	; (8002480 <HAL_I2C_Init+0x23c>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d807      	bhi.n	80022a8 <HAL_I2C_Init+0x64>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4a7a      	ldr	r2, [pc, #488]	; (8002484 <HAL_I2C_Init+0x240>)
 800229c:	4293      	cmp	r3, r2
 800229e:	bf94      	ite	ls
 80022a0:	2301      	movls	r3, #1
 80022a2:	2300      	movhi	r3, #0
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	e006      	b.n	80022b6 <HAL_I2C_Init+0x72>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4a77      	ldr	r2, [pc, #476]	; (8002488 <HAL_I2C_Init+0x244>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	bf94      	ite	ls
 80022b0:	2301      	movls	r3, #1
 80022b2:	2300      	movhi	r3, #0
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e0db      	b.n	8002476 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	4a72      	ldr	r2, [pc, #456]	; (800248c <HAL_I2C_Init+0x248>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	0c9b      	lsrs	r3, r3, #18
 80022c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6812      	ldr	r2, [r2, #0]
 80022d2:	6852      	ldr	r2, [r2, #4]
 80022d4:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	430a      	orrs	r2, r1
 80022dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	4863      	ldr	r0, [pc, #396]	; (8002480 <HAL_I2C_Init+0x23c>)
 80022f2:	4283      	cmp	r3, r0
 80022f4:	d802      	bhi.n	80022fc <HAL_I2C_Init+0xb8>
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	3301      	adds	r3, #1
 80022fa:	e009      	b.n	8002310 <HAL_I2C_Init+0xcc>
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002302:	fb00 f303 	mul.w	r3, r0, r3
 8002306:	4862      	ldr	r0, [pc, #392]	; (8002490 <HAL_I2C_Init+0x24c>)
 8002308:	fba0 0303 	umull	r0, r3, r0, r3
 800230c:	099b      	lsrs	r3, r3, #6
 800230e:	3301      	adds	r3, #1
 8002310:	430b      	orrs	r3, r1
 8002312:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6818      	ldr	r0, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002322:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	4955      	ldr	r1, [pc, #340]	; (8002480 <HAL_I2C_Init+0x23c>)
 800232c:	428b      	cmp	r3, r1
 800232e:	d80d      	bhi.n	800234c <HAL_I2C_Init+0x108>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	1e59      	subs	r1, r3, #1
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	fbb1 f3f3 	udiv	r3, r1, r3
 800233e:	3301      	adds	r3, #1
 8002340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002344:	2b04      	cmp	r3, #4
 8002346:	bf38      	it	cc
 8002348:	2304      	movcc	r3, #4
 800234a:	e04f      	b.n	80023ec <HAL_I2C_Init+0x1a8>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d111      	bne.n	8002378 <HAL_I2C_Init+0x134>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	1e5c      	subs	r4, r3, #1
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6859      	ldr	r1, [r3, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	440b      	add	r3, r1
 8002362:	fbb4 f3f3 	udiv	r3, r4, r3
 8002366:	3301      	adds	r3, #1
 8002368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800236c:	2b00      	cmp	r3, #0
 800236e:	bf0c      	ite	eq
 8002370:	2301      	moveq	r3, #1
 8002372:	2300      	movne	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	e012      	b.n	800239e <HAL_I2C_Init+0x15a>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1e5c      	subs	r4, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6859      	ldr	r1, [r3, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	0099      	lsls	r1, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	fbb4 f3f3 	udiv	r3, r4, r3
 800238e:	3301      	adds	r3, #1
 8002390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002394:	2b00      	cmp	r3, #0
 8002396:	bf0c      	ite	eq
 8002398:	2301      	moveq	r3, #1
 800239a:	2300      	movne	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_I2C_Init+0x162>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e022      	b.n	80023ec <HAL_I2C_Init+0x1a8>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10e      	bne.n	80023cc <HAL_I2C_Init+0x188>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	1e5c      	subs	r4, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6859      	ldr	r1, [r3, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	440b      	add	r3, r1
 80023bc:	fbb4 f3f3 	udiv	r3, r4, r3
 80023c0:	3301      	adds	r3, #1
 80023c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ca:	e00f      	b.n	80023ec <HAL_I2C_Init+0x1a8>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1e5c      	subs	r4, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	0099      	lsls	r1, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	fbb4 f3f3 	udiv	r3, r4, r3
 80023e2:	3301      	adds	r3, #1
 80023e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023ec:	4313      	orrs	r3, r2
 80023ee:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	6812      	ldr	r2, [r2, #0]
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	69d0      	ldr	r0, [r2, #28]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	6a12      	ldr	r2, [r2, #32]
 8002406:	4302      	orrs	r2, r0
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800241a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	6908      	ldr	r0, [r1, #16]
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	68c9      	ldr	r1, [r1, #12]
 8002426:	4301      	orrs	r1, r0
 8002428:	430b      	orrs	r3, r1
 800242a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	68d2      	ldr	r2, [r2, #12]
 8002436:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6950      	ldr	r0, [r2, #20]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6992      	ldr	r2, [r2, #24]
 8002442:	4302      	orrs	r2, r0
 8002444:	430a      	orrs	r2, r1
 8002446:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	6812      	ldr	r2, [r2, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2220      	movs	r2, #32
 8002462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	bd90      	pop	{r4, r7, pc}
 800247e:	bf00      	nop
 8002480:	000186a0 	.word	0x000186a0
 8002484:	001e847f 	.word	0x001e847f
 8002488:	003d08ff 	.word	0x003d08ff
 800248c:	431bde83 	.word	0x431bde83
 8002490:	10624dd3 	.word	0x10624dd3

08002494 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08c      	sub	sp, #48	; 0x30
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	607a      	str	r2, [r7, #4]
 800249e:	461a      	mov	r2, r3
 80024a0:	460b      	mov	r3, r1
 80024a2:	817b      	strh	r3, [r7, #10]
 80024a4:	4613      	mov	r3, r2
 80024a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7fe fda4 	bl	8000ff4 <HAL_GetTick>
 80024ac:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b20      	cmp	r3, #32
 80024b8:	f040 820b 	bne.w	80028d2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	2319      	movs	r3, #25
 80024c2:	2201      	movs	r2, #1
 80024c4:	497c      	ldr	r1, [pc, #496]	; (80026b8 <HAL_I2C_Master_Receive+0x224>)
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 fac0 	bl	8002a4c <I2C_WaitOnFlagUntilTimeout>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80024d2:	2302      	movs	r3, #2
 80024d4:	e1fe      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d101      	bne.n	80024e4 <HAL_I2C_Master_Receive+0x50>
 80024e0:	2302      	movs	r3, #2
 80024e2:	e1f7      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d007      	beq.n	800250a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	6812      	ldr	r2, [r2, #0]
 8002502:	6812      	ldr	r2, [r2, #0]
 8002504:	f042 0201 	orr.w	r2, r2, #1
 8002508:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	6812      	ldr	r2, [r2, #0]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002518:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2222      	movs	r2, #34	; 0x22
 800251e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2210      	movs	r2, #16
 8002526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	893a      	ldrh	r2, [r7, #8]
 800253a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002540:	b29a      	uxth	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4a5c      	ldr	r2, [pc, #368]	; (80026bc <HAL_I2C_Master_Receive+0x228>)
 800254a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800254c:	8979      	ldrh	r1, [r7, #10]
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 f9c4 	bl	80028e0 <I2C_MasterRequestRead>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e1b8      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002566:	2b00      	cmp	r3, #0
 8002568:	d113      	bne.n	8002592 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800256a:	2300      	movs	r3, #0
 800256c:	623b      	str	r3, [r7, #32]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	623b      	str	r3, [r7, #32]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	623b      	str	r3, [r7, #32]
 800257e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	e18c      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002596:	2b01      	cmp	r3, #1
 8002598:	d11b      	bne.n	80025d2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	6812      	ldr	r2, [r2, #0]
 80025a2:	6812      	ldr	r2, [r2, #0]
 80025a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025aa:	2300      	movs	r3, #0
 80025ac:	61fb      	str	r3, [r7, #28]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	61fb      	str	r3, [r7, #28]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	6812      	ldr	r2, [r2, #0]
 80025c8:	6812      	ldr	r2, [r2, #0]
 80025ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	e16c      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d11b      	bne.n	8002612 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	6812      	ldr	r2, [r2, #0]
 80025e2:	6812      	ldr	r2, [r2, #0]
 80025e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	6812      	ldr	r2, [r2, #0]
 80025f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025fa:	2300      	movs	r3, #0
 80025fc:	61bb      	str	r3, [r7, #24]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	695b      	ldr	r3, [r3, #20]
 8002604:	61bb      	str	r3, [r7, #24]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	61bb      	str	r3, [r7, #24]
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	e14c      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002620:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002638:	e138      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800263e:	2b03      	cmp	r3, #3
 8002640:	f200 80f1 	bhi.w	8002826 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002648:	2b01      	cmp	r3, #1
 800264a:	d123      	bne.n	8002694 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800264c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800264e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 fad1 	bl	8002bf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e139      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002664:	68fa      	ldr	r2, [r7, #12]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	6912      	ldr	r2, [r2, #16]
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267c:	3b01      	subs	r3, #1
 800267e:	b29a      	uxth	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002688:	b29b      	uxth	r3, r3
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002692:	e10b      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002698:	2b02      	cmp	r3, #2
 800269a:	d14e      	bne.n	800273a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a2:	2200      	movs	r2, #0
 80026a4:	4906      	ldr	r1, [pc, #24]	; (80026c0 <HAL_I2C_Master_Receive+0x22c>)
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f9d0 	bl	8002a4c <I2C_WaitOnFlagUntilTimeout>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d008      	beq.n	80026c4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e10e      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
 80026b6:	bf00      	nop
 80026b8:	00100002 	.word	0x00100002
 80026bc:	ffff0000 	.word	0xffff0000
 80026c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	6912      	ldr	r2, [r2, #16]
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e6:	1c5a      	adds	r2, r3, #1
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	6812      	ldr	r2, [r2, #0]
 800270e:	6912      	ldr	r2, [r2, #16]
 8002710:	b2d2      	uxtb	r2, r2
 8002712:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002718:	1c5a      	adds	r2, r3, #1
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002722:	3b01      	subs	r3, #1
 8002724:	b29a      	uxth	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800272e:	b29b      	uxth	r3, r3
 8002730:	3b01      	subs	r3, #1
 8002732:	b29a      	uxth	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002738:	e0b8      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002740:	2200      	movs	r2, #0
 8002742:	4966      	ldr	r1, [pc, #408]	; (80028dc <HAL_I2C_Master_Receive+0x448>)
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f981 	bl	8002a4c <I2C_WaitOnFlagUntilTimeout>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0bf      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	6812      	ldr	r2, [r2, #0]
 800275e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002762:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	6912      	ldr	r2, [r2, #16]
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278c:	b29b      	uxth	r3, r3
 800278e:	3b01      	subs	r3, #1
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279c:	2200      	movs	r2, #0
 800279e:	494f      	ldr	r1, [pc, #316]	; (80028dc <HAL_I2C_Master_Receive+0x448>)
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f000 f953 	bl	8002a4c <I2C_WaitOnFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e091      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	6812      	ldr	r2, [r2, #0]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	6912      	ldr	r2, [r2, #16]
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	1c5a      	adds	r2, r3, #1
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027dc:	3b01      	subs	r3, #1
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	3b01      	subs	r3, #1
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	6812      	ldr	r2, [r2, #0]
 80027fa:	6912      	ldr	r2, [r2, #16]
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280e:	3b01      	subs	r3, #1
 8002810:	b29a      	uxth	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281a:	b29b      	uxth	r3, r3
 800281c:	3b01      	subs	r3, #1
 800281e:	b29a      	uxth	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002824:	e042      	b.n	80028ac <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002828:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800282a:	68f8      	ldr	r0, [r7, #12]
 800282c:	f000 f9e4 	bl	8002bf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e04c      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	6812      	ldr	r2, [r2, #0]
 8002842:	6912      	ldr	r2, [r2, #16]
 8002844:	b2d2      	uxtb	r2, r2
 8002846:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002856:	3b01      	subs	r3, #1
 8002858:	b29a      	uxth	r2, r3
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002862:	b29b      	uxth	r3, r3
 8002864:	3b01      	subs	r3, #1
 8002866:	b29a      	uxth	r2, r3
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b04      	cmp	r3, #4
 8002878:	d118      	bne.n	80028ac <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	6812      	ldr	r2, [r2, #0]
 8002882:	6912      	ldr	r2, [r2, #16]
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002896:	3b01      	subs	r3, #1
 8002898:	b29a      	uxth	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	3b01      	subs	r3, #1
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f47f aec2 	bne.w	800263a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2220      	movs	r2, #32
 80028ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e000      	b.n	80028d4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80028d2:	2302      	movs	r3, #2
  }
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3728      	adds	r7, #40	; 0x28
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	00010004 	.word	0x00010004

080028e0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b088      	sub	sp, #32
 80028e4:	af02      	add	r7, sp, #8
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	607a      	str	r2, [r7, #4]
 80028ea:	603b      	str	r3, [r7, #0]
 80028ec:	460b      	mov	r3, r1
 80028ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	6812      	ldr	r2, [r2, #0]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002904:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	2b08      	cmp	r3, #8
 800290a:	d006      	beq.n	800291a <I2C_MasterRequestRead+0x3a>
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d003      	beq.n	800291a <I2C_MasterRequestRead+0x3a>
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002918:	d108      	bne.n	800292c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	6812      	ldr	r2, [r2, #0]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	e00b      	b.n	8002944 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002930:	2b11      	cmp	r3, #17
 8002932:	d107      	bne.n	8002944 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	6812      	ldr	r2, [r2, #0]
 800293e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002942:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f000 f87b 	bl	8002a4c <I2C_WaitOnFlagUntilTimeout>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e06d      	b.n	8002a3c <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002968:	d108      	bne.n	800297c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	897a      	ldrh	r2, [r7, #10]
 8002970:	b2d2      	uxtb	r2, r2
 8002972:	f042 0201 	orr.w	r2, r2, #1
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	611a      	str	r2, [r3, #16]
 800297a:	e053      	b.n	8002a24 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	897a      	ldrh	r2, [r7, #10]
 8002982:	11d2      	asrs	r2, r2, #7
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	f002 0206 	and.w	r2, r2, #6
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	f062 020f 	orn	r2, r2, #15
 8002990:	b2d2      	uxtb	r2, r2
 8002992:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	492a      	ldr	r1, [pc, #168]	; (8002a44 <I2C_MasterRequestRead+0x164>)
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f8ad 	bl	8002afa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e048      	b.n	8002a3c <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	897a      	ldrh	r2, [r7, #10]
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	4923      	ldr	r1, [pc, #140]	; (8002a48 <I2C_MasterRequestRead+0x168>)
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f89d 	bl	8002afa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e038      	b.n	8002a3c <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	6812      	ldr	r2, [r2, #0]
 80029ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029ee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f825 	bl	8002a4c <I2C_WaitOnFlagUntilTimeout>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e017      	b.n	8002a3c <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	897a      	ldrh	r2, [r7, #10]
 8002a12:	11d2      	asrs	r2, r2, #7
 8002a14:	b2d2      	uxtb	r2, r2
 8002a16:	f002 0206 	and.w	r2, r2, #6
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	f062 020e 	orn	r2, r2, #14
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	4907      	ldr	r1, [pc, #28]	; (8002a48 <I2C_MasterRequestRead+0x168>)
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f865 	bl	8002afa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3718      	adds	r7, #24
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	00010008 	.word	0x00010008
 8002a48:	00010002 	.word	0x00010002

08002a4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a5c:	e025      	b.n	8002aaa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a64:	d021      	beq.n	8002aaa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a66:	f7fe fac5 	bl	8000ff4 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	1ad2      	subs	r2, r2, r3
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d802      	bhi.n	8002a7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d116      	bne.n	8002aaa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2220      	movs	r2, #32
 8002a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f043 0220 	orr.w	r2, r3, #32
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e023      	b.n	8002af2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	0c1b      	lsrs	r3, r3, #16
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d10d      	bne.n	8002ad0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	43da      	mvns	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	bf0c      	ite	eq
 8002ac6:	2301      	moveq	r3, #1
 8002ac8:	2300      	movne	r3, #0
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	461a      	mov	r2, r3
 8002ace:	e00c      	b.n	8002aea <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	4013      	ands	r3, r2
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	bf0c      	ite	eq
 8002ae2:	2301      	moveq	r3, #1
 8002ae4:	2300      	movne	r3, #0
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	461a      	mov	r2, r3
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d0b6      	beq.n	8002a5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b084      	sub	sp, #16
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b08:	e051      	b.n	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b18:	d123      	bne.n	8002b62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	6812      	ldr	r2, [r2, #0]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b28:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b32:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	f043 0204 	orr.w	r2, r3, #4
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e046      	b.n	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b68:	d021      	beq.n	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b6a:	f7fe fa43 	bl	8000ff4 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	1ad2      	subs	r2, r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d802      	bhi.n	8002b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d116      	bne.n	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	f043 0220 	orr.w	r2, r3, #32
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e020      	b.n	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	0c1b      	lsrs	r3, r3, #16
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d10c      	bne.n	8002bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	bf14      	ite	ne
 8002bca:	2301      	movne	r3, #1
 8002bcc:	2300      	moveq	r3, #0
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	e00b      	b.n	8002bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	43da      	mvns	r2, r3
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	bf14      	ite	ne
 8002be4:	2301      	movne	r3, #1
 8002be6:	2300      	moveq	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d18d      	bne.n	8002b0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c04:	e042      	b.n	8002c8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	f003 0310 	and.w	r3, r3, #16
 8002c10:	2b10      	cmp	r3, #16
 8002c12:	d119      	bne.n	8002c48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0210 	mvn.w	r2, #16
 8002c1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2220      	movs	r2, #32
 8002c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e029      	b.n	8002c9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c48:	f7fe f9d4 	bl	8000ff4 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	1ad2      	subs	r2, r2, r3
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d802      	bhi.n	8002c5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d116      	bne.n	8002c8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	f043 0220 	orr.w	r2, r3, #32
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e007      	b.n	8002c9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c96:	2b40      	cmp	r3, #64	; 0x40
 8002c98:	d1b5      	bne.n	8002c06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e0ca      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb8:	4b67      	ldr	r3, [pc, #412]	; (8002e58 <HAL_RCC_ClockConfig+0x1b4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 020f 	and.w	r2, r3, #15
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d20c      	bcs.n	8002ce0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc6:	4b64      	ldr	r3, [pc, #400]	; (8002e58 <HAL_RCC_ClockConfig+0x1b4>)
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cce:	4b62      	ldr	r3, [pc, #392]	; (8002e58 <HAL_RCC_ClockConfig+0x1b4>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 020f 	and.w	r2, r3, #15
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e0b6      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d020      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d005      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cf8:	4a58      	ldr	r2, [pc, #352]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cfa:	4b58      	ldr	r3, [pc, #352]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0308 	and.w	r3, r3, #8
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d10:	4a52      	ldr	r2, [pc, #328]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d12:	4b52      	ldr	r3, [pc, #328]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d1c:	494f      	ldr	r1, [pc, #316]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d1e:	4b4f      	ldr	r3, [pc, #316]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d044      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d42:	4b46      	ldr	r3, [pc, #280]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d119      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e07d      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d003      	beq.n	8002d62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d107      	bne.n	8002d72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d62:	4b3e      	ldr	r3, [pc, #248]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e06d      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d72:	4b3a      	ldr	r3, [pc, #232]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e065      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d82:	4936      	ldr	r1, [pc, #216]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d84:	4b35      	ldr	r3, [pc, #212]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f023 0203 	bic.w	r2, r3, #3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d94:	f7fe f92e 	bl	8000ff4 <HAL_GetTick>
 8002d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9a:	e00a      	b.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d9c:	f7fe f92a 	bl	8000ff4 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e04d      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db2:	4b2a      	ldr	r3, [pc, #168]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 020c 	and.w	r2, r3, #12
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d1eb      	bne.n	8002d9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc4:	4b24      	ldr	r3, [pc, #144]	; (8002e58 <HAL_RCC_ClockConfig+0x1b4>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 020f 	and.w	r2, r3, #15
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d90c      	bls.n	8002dec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd2:	4b21      	ldr	r3, [pc, #132]	; (8002e58 <HAL_RCC_ClockConfig+0x1b4>)
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	b2d2      	uxtb	r2, r2
 8002dd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dda:	4b1f      	ldr	r3, [pc, #124]	; (8002e58 <HAL_RCC_ClockConfig+0x1b4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 020f 	and.w	r2, r3, #15
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d001      	beq.n	8002dec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e030      	b.n	8002e4e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002df8:	4918      	ldr	r1, [pc, #96]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002dfa:	4b18      	ldr	r3, [pc, #96]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d009      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e16:	4911      	ldr	r1, [pc, #68]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002e18:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e2a:	f000 fb7b 	bl	8003524 <HAL_RCC_GetSysClockFreq>
 8002e2e:	4601      	mov	r1, r0
 8002e30:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	091b      	lsrs	r3, r3, #4
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	4a09      	ldr	r2, [pc, #36]	; (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3c:	5cd3      	ldrb	r3, [r2, r3]
 8002e3e:	fa21 f303 	lsr.w	r3, r1, r3
 8002e42:	4a08      	ldr	r2, [pc, #32]	; (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002e44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e46:	2000      	movs	r0, #0
 8002e48:	f7fe f890 	bl	8000f6c <HAL_InitTick>

  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40023c00 	.word	0x40023c00
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	0800b6bc 	.word	0x0800b6bc
 8002e64:	2000001c 	.word	0x2000001c

08002e68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e6c:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	2000001c 	.word	0x2000001c

08002e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e84:	f7ff fff0 	bl	8002e68 <HAL_RCC_GetHCLKFreq>
 8002e88:	4601      	mov	r1, r0
 8002e8a:	4b05      	ldr	r3, [pc, #20]	; (8002ea0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	0a9b      	lsrs	r3, r3, #10
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	4a03      	ldr	r2, [pc, #12]	; (8002ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e96:	5cd3      	ldrb	r3, [r2, r3]
 8002e98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	0800b6cc 	.word	0x0800b6cc

08002ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002eac:	f7ff ffdc 	bl	8002e68 <HAL_RCC_GetHCLKFreq>
 8002eb0:	4601      	mov	r1, r0
 8002eb2:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	0b5b      	lsrs	r3, r3, #13
 8002eb8:	f003 0307 	and.w	r3, r3, #7
 8002ebc:	4a03      	ldr	r2, [pc, #12]	; (8002ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ebe:	5cd3      	ldrb	r3, [r2, r3]
 8002ec0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	0800b6cc 	.word	0x0800b6cc

08002ed0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08c      	sub	sp, #48	; 0x30
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002edc:	2300      	movs	r3, #0
 8002ede:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d010      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002f08:	496f      	ldr	r1, [pc, #444]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f0a:	4b6f      	ldr	r3, [pc, #444]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f10:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002f26:	2301      	movs	r3, #1
 8002f28:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d010      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002f36:	4964      	ldr	r1, [pc, #400]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f38:	4b63      	ldr	r3, [pc, #396]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f3e:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d101      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002f54:	2301      	movs	r3, #1
 8002f56:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d017      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f64:	4958      	ldr	r1, [pc, #352]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f66:	4b58      	ldr	r3, [pc, #352]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f74:	4313      	orrs	r3, r2
 8002f76:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f82:	d101      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002f84:	2301      	movs	r3, #1
 8002f86:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002f90:	2301      	movs	r3, #1
 8002f92:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0308 	and.w	r3, r3, #8
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d017      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fa0:	4949      	ldr	r1, [pc, #292]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fa2:	4b49      	ldr	r3, [pc, #292]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fa8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 808a 	beq.w	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60bb      	str	r3, [r7, #8]
 8002fe2:	4a39      	ldr	r2, [pc, #228]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fe4:	4b38      	ldr	r3, [pc, #224]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fec:	6413      	str	r3, [r2, #64]	; 0x40
 8002fee:	4b36      	ldr	r3, [pc, #216]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002ffa:	4a34      	ldr	r2, [pc, #208]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002ffc:	4b33      	ldr	r3, [pc, #204]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003004:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003006:	f7fd fff5 	bl	8000ff4 <HAL_GetTick>
 800300a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800300c:	e008      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800300e:	f7fd fff1 	bl	8000ff4 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e278      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003020:	4b2a      	ldr	r3, [pc, #168]	; (80030cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d0f0      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800302c:	4b26      	ldr	r3, [pc, #152]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800302e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003030:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003034:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003036:	6a3b      	ldr	r3, [r7, #32]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d02f      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003044:	6a3b      	ldr	r3, [r7, #32]
 8003046:	429a      	cmp	r2, r3
 8003048:	d028      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800304a:	4b1f      	ldr	r3, [pc, #124]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800304c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800304e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003052:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003054:	4b1e      	ldr	r3, [pc, #120]	; (80030d0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003056:	2201      	movs	r2, #1
 8003058:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800305a:	4b1d      	ldr	r3, [pc, #116]	; (80030d0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003060:	4a19      	ldr	r2, [pc, #100]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003062:	6a3b      	ldr	r3, [r7, #32]
 8003064:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003066:	4b18      	ldr	r3, [pc, #96]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b01      	cmp	r3, #1
 8003070:	d114      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003072:	f7fd ffbf 	bl	8000ff4 <HAL_GetTick>
 8003076:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003078:	e00a      	b.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800307a:	f7fd ffbb 	bl	8000ff4 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	f241 3288 	movw	r2, #5000	; 0x1388
 8003088:	4293      	cmp	r3, r2
 800308a:	d901      	bls.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e240      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003090:	4b0d      	ldr	r3, [pc, #52]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0ee      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030a8:	d114      	bne.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80030aa:	4907      	ldr	r1, [pc, #28]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030ac:	4b06      	ldr	r3, [pc, #24]	; (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80030bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]
 80030c4:	e00c      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80030c6:	bf00      	nop
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40007000 	.word	0x40007000
 80030d0:	42470e40 	.word	0x42470e40
 80030d4:	4a4a      	ldr	r2, [pc, #296]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80030d6:	4b4a      	ldr	r3, [pc, #296]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80030de:	6093      	str	r3, [r2, #8]
 80030e0:	4947      	ldr	r1, [pc, #284]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80030e2:	4b47      	ldr	r3, [pc, #284]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80030e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ee:	4313      	orrs	r3, r2
 80030f0:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0310 	and.w	r3, r3, #16
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d004      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80030fe:	4a41      	ldr	r2, [pc, #260]	; (8003204 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003106:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003114:	493a      	ldr	r1, [pc, #232]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003116:	4b3a      	ldr	r3, [pc, #232]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003118:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800311c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003136:	4932      	ldr	r1, [pc, #200]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003138:	4b31      	ldr	r3, [pc, #196]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800313a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800313e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003154:	2b00      	cmp	r3, #0
 8003156:	d011      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003158:	4929      	ldr	r1, [pc, #164]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800315a:	4b29      	ldr	r3, [pc, #164]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800315c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003160:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003172:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003176:	d101      	bne.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003178:	2301      	movs	r3, #1
 800317a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003188:	491d      	ldr	r1, [pc, #116]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800318a:	4b1d      	ldr	r3, [pc, #116]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800318c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003190:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d011      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80031aa:	4915      	ldr	r1, [pc, #84]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031ac:	4b14      	ldr	r3, [pc, #80]	; (8003200 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031b2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031c8:	d101      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80031ca:	2301      	movs	r3, #1
 80031cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80031ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d005      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031dc:	f040 80ff 	bne.w	80033de <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80031e0:	4b09      	ldr	r3, [pc, #36]	; (8003208 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80031e6:	f7fd ff05 	bl	8000ff4 <HAL_GetTick>
 80031ea:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80031ec:	e00e      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80031ee:	f7fd ff01 	bl	8000ff4 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d907      	bls.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e188      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003200:	40023800 	.word	0x40023800
 8003204:	424711e0 	.word	0x424711e0
 8003208:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800320c:	4b7e      	ldr	r3, [pc, #504]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1ea      	bne.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b00      	cmp	r3, #0
 8003222:	d003      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003228:	2b00      	cmp	r3, #0
 800322a:	d009      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003234:	2b00      	cmp	r3, #0
 8003236:	d028      	beq.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800323c:	2b00      	cmp	r3, #0
 800323e:	d124      	bne.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003240:	4b71      	ldr	r3, [pc, #452]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003242:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003246:	0c1b      	lsrs	r3, r3, #16
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	3301      	adds	r3, #1
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003252:	4b6d      	ldr	r3, [pc, #436]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003254:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003258:	0e1b      	lsrs	r3, r3, #24
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003260:	4969      	ldr	r1, [pc, #420]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	019b      	lsls	r3, r3, #6
 800326c:	431a      	orrs	r2, r3
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	085b      	lsrs	r3, r3, #1
 8003272:	3b01      	subs	r3, #1
 8003274:	041b      	lsls	r3, r3, #16
 8003276:	431a      	orrs	r2, r3
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	061b      	lsls	r3, r3, #24
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	071b      	lsls	r3, r3, #28
 8003284:	4313      	orrs	r3, r2
 8003286:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	2b00      	cmp	r3, #0
 8003294:	d004      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800329e:	d00a      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d035      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032b4:	d130      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80032b6:	4b54      	ldr	r3, [pc, #336]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032bc:	0c1b      	lsrs	r3, r3, #16
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	3301      	adds	r3, #1
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80032c8:	4b4f      	ldr	r3, [pc, #316]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032ce:	0f1b      	lsrs	r3, r3, #28
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80032d6:	494c      	ldr	r1, [pc, #304]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	019b      	lsls	r3, r3, #6
 80032e2:	431a      	orrs	r2, r3
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	085b      	lsrs	r3, r3, #1
 80032e8:	3b01      	subs	r3, #1
 80032ea:	041b      	lsls	r3, r3, #16
 80032ec:	431a      	orrs	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	061b      	lsls	r3, r3, #24
 80032f4:	431a      	orrs	r2, r3
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	071b      	lsls	r3, r3, #28
 80032fa:	4313      	orrs	r3, r2
 80032fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003300:	4941      	ldr	r1, [pc, #260]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003302:	4b41      	ldr	r3, [pc, #260]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003304:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003308:	f023 021f 	bic.w	r2, r3, #31
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	3b01      	subs	r3, #1
 8003312:	4313      	orrs	r3, r2
 8003314:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003320:	2b00      	cmp	r3, #0
 8003322:	d029      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003328:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800332c:	d124      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800332e:	4b36      	ldr	r3, [pc, #216]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003334:	0c1b      	lsrs	r3, r3, #16
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	3301      	adds	r3, #1
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003340:	4b31      	ldr	r3, [pc, #196]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003342:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003346:	0f1b      	lsrs	r3, r3, #28
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800334e:	492e      	ldr	r1, [pc, #184]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	019b      	lsls	r3, r3, #6
 800335a:	431a      	orrs	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	085b      	lsrs	r3, r3, #1
 8003362:	3b01      	subs	r3, #1
 8003364:	041b      	lsls	r3, r3, #16
 8003366:	431a      	orrs	r2, r3
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	061b      	lsls	r3, r3, #24
 800336c:	431a      	orrs	r2, r3
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	071b      	lsls	r3, r3, #28
 8003372:	4313      	orrs	r3, r2
 8003374:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003380:	2b00      	cmp	r3, #0
 8003382:	d016      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003384:	4920      	ldr	r1, [pc, #128]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	019b      	lsls	r3, r3, #6
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	085b      	lsrs	r3, r3, #1
 8003398:	3b01      	subs	r3, #1
 800339a:	041b      	lsls	r3, r3, #16
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	061b      	lsls	r3, r3, #24
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	071b      	lsls	r3, r3, #28
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80033b2:	4b16      	ldr	r3, [pc, #88]	; (800340c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80033b4:	2201      	movs	r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80033b8:	f7fd fe1c 	bl	8000ff4 <HAL_GetTick>
 80033bc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80033c0:	f7fd fe18 	bl	8000ff4 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e09f      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80033d2:	4b0d      	ldr	r3, [pc, #52]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80033de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	f040 8095 	bne.w	8003510 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80033e6:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80033ec:	f7fd fe02 	bl	8000ff4 <HAL_GetTick>
 80033f0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80033f2:	e00f      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80033f4:	f7fd fdfe 	bl	8000ff4 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d908      	bls.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e085      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003406:	bf00      	nop
 8003408:	40023800 	.word	0x40023800
 800340c:	42470068 	.word	0x42470068
 8003410:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003414:	4b41      	ldr	r3, [pc, #260]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800341c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003420:	d0e8      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0304 	and.w	r3, r3, #4
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	2b00      	cmp	r3, #0
 8003434:	d009      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800343e:	2b00      	cmp	r3, #0
 8003440:	d02b      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003446:	2b00      	cmp	r3, #0
 8003448:	d127      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800344a:	4b34      	ldr	r3, [pc, #208]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800344c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003450:	0c1b      	lsrs	r3, r3, #16
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	3301      	adds	r3, #1
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800345c:	492f      	ldr	r1, [pc, #188]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699a      	ldr	r2, [r3, #24]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	019b      	lsls	r3, r3, #6
 8003468:	431a      	orrs	r2, r3
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	085b      	lsrs	r3, r3, #1
 800346e:	3b01      	subs	r3, #1
 8003470:	041b      	lsls	r3, r3, #16
 8003472:	431a      	orrs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	061b      	lsls	r3, r3, #24
 800347a:	4313      	orrs	r3, r2
 800347c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003480:	4926      	ldr	r1, [pc, #152]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003482:	4b26      	ldr	r3, [pc, #152]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003484:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003488:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003490:	3b01      	subs	r3, #1
 8003492:	021b      	lsls	r3, r3, #8
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d01d      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034ae:	d118      	bne.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80034b0:	4b1a      	ldr	r3, [pc, #104]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b6:	0e1b      	lsrs	r3, r3, #24
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80034be:	4917      	ldr	r1, [pc, #92]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	699a      	ldr	r2, [r3, #24]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	019b      	lsls	r3, r3, #6
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	085b      	lsrs	r3, r3, #1
 80034d2:	3b01      	subs	r3, #1
 80034d4:	041b      	lsls	r3, r3, #16
 80034d6:	431a      	orrs	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	061b      	lsls	r3, r3, #24
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80034e2:	4b0f      	ldr	r3, [pc, #60]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80034e4:	2201      	movs	r2, #1
 80034e6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80034e8:	f7fd fd84 	bl	8000ff4 <HAL_GetTick>
 80034ec:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80034f0:	f7fd fd80 	bl	8000ff4 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d901      	bls.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e007      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003502:	4b06      	ldr	r3, [pc, #24]	; (800351c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800350a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800350e:	d1ef      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3730      	adds	r7, #48	; 0x30
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40023800 	.word	0x40023800
 8003520:	42470070 	.word	0x42470070

08003524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003528:	b091      	sub	sp, #68	; 0x44
 800352a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 800353c:	2300      	movs	r3, #0
 800353e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003540:	4b9e      	ldr	r3, [pc, #632]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 030c 	and.w	r3, r3, #12
 8003548:	2b0c      	cmp	r3, #12
 800354a:	f200 812d 	bhi.w	80037a8 <HAL_RCC_GetSysClockFreq+0x284>
 800354e:	a201      	add	r2, pc, #4	; (adr r2, 8003554 <HAL_RCC_GetSysClockFreq+0x30>)
 8003550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003554:	08003589 	.word	0x08003589
 8003558:	080037a9 	.word	0x080037a9
 800355c:	080037a9 	.word	0x080037a9
 8003560:	080037a9 	.word	0x080037a9
 8003564:	0800358f 	.word	0x0800358f
 8003568:	080037a9 	.word	0x080037a9
 800356c:	080037a9 	.word	0x080037a9
 8003570:	080037a9 	.word	0x080037a9
 8003574:	08003595 	.word	0x08003595
 8003578:	080037a9 	.word	0x080037a9
 800357c:	080037a9 	.word	0x080037a9
 8003580:	080037a9 	.word	0x080037a9
 8003584:	080036ab 	.word	0x080036ab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003588:	4b8d      	ldr	r3, [pc, #564]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x29c>)
 800358a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800358c:	e10f      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800358e:	4b8d      	ldr	r3, [pc, #564]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003590:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003592:	e10c      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003594:	4b89      	ldr	r3, [pc, #548]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800359c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800359e:	4b87      	ldr	r3, [pc, #540]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d023      	beq.n	80035f2 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035aa:	4b84      	ldr	r3, [pc, #528]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	099b      	lsrs	r3, r3, #6
 80035b0:	f04f 0400 	mov.w	r4, #0
 80035b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	ea03 0301 	and.w	r3, r3, r1
 80035c0:	ea04 0402 	and.w	r4, r4, r2
 80035c4:	4a7f      	ldr	r2, [pc, #508]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80035c6:	fb02 f104 	mul.w	r1, r2, r4
 80035ca:	2200      	movs	r2, #0
 80035cc:	fb02 f203 	mul.w	r2, r2, r3
 80035d0:	440a      	add	r2, r1
 80035d2:	497c      	ldr	r1, [pc, #496]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80035d4:	fba3 0101 	umull	r0, r1, r3, r1
 80035d8:	1853      	adds	r3, r2, r1
 80035da:	4619      	mov	r1, r3
 80035dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035de:	f04f 0400 	mov.w	r4, #0
 80035e2:	461a      	mov	r2, r3
 80035e4:	4623      	mov	r3, r4
 80035e6:	f7fd fb17 	bl	8000c18 <__aeabi_uldivmod>
 80035ea:	4603      	mov	r3, r0
 80035ec:	460c      	mov	r4, r1
 80035ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035f0:	e04d      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035f2:	4b72      	ldr	r3, [pc, #456]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	099b      	lsrs	r3, r3, #6
 80035f8:	f04f 0400 	mov.w	r4, #0
 80035fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003600:	f04f 0200 	mov.w	r2, #0
 8003604:	ea01 0103 	and.w	r1, r1, r3
 8003608:	ea02 0204 	and.w	r2, r2, r4
 800360c:	460b      	mov	r3, r1
 800360e:	4614      	mov	r4, r2
 8003610:	0160      	lsls	r0, r4, #5
 8003612:	6278      	str	r0, [r7, #36]	; 0x24
 8003614:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003616:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800361a:	6278      	str	r0, [r7, #36]	; 0x24
 800361c:	015b      	lsls	r3, r3, #5
 800361e:	623b      	str	r3, [r7, #32]
 8003620:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003624:	1a5b      	subs	r3, r3, r1
 8003626:	eb64 0402 	sbc.w	r4, r4, r2
 800362a:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800362e:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003632:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003636:	ebb8 0803 	subs.w	r8, r8, r3
 800363a:	eb69 0904 	sbc.w	r9, r9, r4
 800363e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800364a:	61fb      	str	r3, [r7, #28]
 800364c:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003650:	61bb      	str	r3, [r7, #24]
 8003652:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003656:	eb18 0801 	adds.w	r8, r8, r1
 800365a:	eb49 0902 	adc.w	r9, r9, r2
 800365e:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8003662:	617b      	str	r3, [r7, #20]
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003676:	4640      	mov	r0, r8
 8003678:	4649      	mov	r1, r9
 800367a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800367c:	f04f 0400 	mov.w	r4, #0
 8003680:	461a      	mov	r2, r3
 8003682:	4623      	mov	r3, r4
 8003684:	f7fd fac8 	bl	8000c18 <__aeabi_uldivmod>
 8003688:	4603      	mov	r3, r0
 800368a:	460c      	mov	r4, r1
 800368c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800368e:	4b4b      	ldr	r3, [pc, #300]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	0c1b      	lsrs	r3, r3, #16
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	3301      	adds	r3, #1
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800369e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80036a8:	e081      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036aa:	4b44      	ldr	r3, [pc, #272]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036b2:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036b4:	4b41      	ldr	r3, [pc, #260]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d023      	beq.n	8003708 <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036c0:	4b3e      	ldr	r3, [pc, #248]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	099b      	lsrs	r3, r3, #6
 80036c6:	f04f 0400 	mov.w	r4, #0
 80036ca:	f240 11ff 	movw	r1, #511	; 0x1ff
 80036ce:	f04f 0200 	mov.w	r2, #0
 80036d2:	ea03 0301 	and.w	r3, r3, r1
 80036d6:	ea04 0402 	and.w	r4, r4, r2
 80036da:	4a3a      	ldr	r2, [pc, #232]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80036dc:	fb02 f104 	mul.w	r1, r2, r4
 80036e0:	2200      	movs	r2, #0
 80036e2:	fb02 f203 	mul.w	r2, r2, r3
 80036e6:	440a      	add	r2, r1
 80036e8:	4936      	ldr	r1, [pc, #216]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80036ea:	fba3 0101 	umull	r0, r1, r3, r1
 80036ee:	1853      	adds	r3, r2, r1
 80036f0:	4619      	mov	r1, r3
 80036f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036f4:	f04f 0400 	mov.w	r4, #0
 80036f8:	461a      	mov	r2, r3
 80036fa:	4623      	mov	r3, r4
 80036fc:	f7fd fa8c 	bl	8000c18 <__aeabi_uldivmod>
 8003700:	4603      	mov	r3, r0
 8003702:	460c      	mov	r4, r1
 8003704:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003706:	e043      	b.n	8003790 <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003708:	4b2c      	ldr	r3, [pc, #176]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	099b      	lsrs	r3, r3, #6
 800370e:	f04f 0400 	mov.w	r4, #0
 8003712:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	ea01 0103 	and.w	r1, r1, r3
 800371e:	ea02 0204 	and.w	r2, r2, r4
 8003722:	460b      	mov	r3, r1
 8003724:	4614      	mov	r4, r2
 8003726:	0160      	lsls	r0, r4, #5
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003730:	60f8      	str	r0, [r7, #12]
 8003732:	015b      	lsls	r3, r3, #5
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800373a:	1a5b      	subs	r3, r3, r1
 800373c:	eb64 0402 	sbc.w	r4, r4, r2
 8003740:	01a6      	lsls	r6, r4, #6
 8003742:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003746:	019d      	lsls	r5, r3, #6
 8003748:	1aed      	subs	r5, r5, r3
 800374a:	eb66 0604 	sbc.w	r6, r6, r4
 800374e:	00f3      	lsls	r3, r6, #3
 8003750:	607b      	str	r3, [r7, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003758:	607b      	str	r3, [r7, #4]
 800375a:	00eb      	lsls	r3, r5, #3
 800375c:	603b      	str	r3, [r7, #0]
 800375e:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003762:	186d      	adds	r5, r5, r1
 8003764:	eb46 0602 	adc.w	r6, r6, r2
 8003768:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 800376c:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8003770:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8003774:	4655      	mov	r5, sl
 8003776:	465e      	mov	r6, fp
 8003778:	4628      	mov	r0, r5
 800377a:	4631      	mov	r1, r6
 800377c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800377e:	f04f 0400 	mov.w	r4, #0
 8003782:	461a      	mov	r2, r3
 8003784:	4623      	mov	r3, r4
 8003786:	f7fd fa47 	bl	8000c18 <__aeabi_uldivmod>
 800378a:	4603      	mov	r3, r0
 800378c:	460c      	mov	r4, r1
 800378e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003790:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <HAL_RCC_GetSysClockFreq+0x298>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	0f1b      	lsrs	r3, r3, #28
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 800379c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800379e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037a6:	e002      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037a8:	4b05      	ldr	r3, [pc, #20]	; (80037c0 <HAL_RCC_GetSysClockFreq+0x29c>)
 80037aa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3744      	adds	r7, #68	; 0x44
 80037b4:	46bd      	mov	sp, r7
 80037b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037ba:	bf00      	nop
 80037bc:	40023800 	.word	0x40023800
 80037c0:	00f42400 	.word	0x00f42400
 80037c4:	017d7840 	.word	0x017d7840

080037c8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 8083 	beq.w	80038e8 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80037e2:	4b95      	ldr	r3, [pc, #596]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 030c 	and.w	r3, r3, #12
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d019      	beq.n	8003822 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037ee:	4b92      	ldr	r3, [pc, #584]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80037f6:	2b08      	cmp	r3, #8
 80037f8:	d106      	bne.n	8003808 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037fa:	4b8f      	ldr	r3, [pc, #572]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003802:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003806:	d00c      	beq.n	8003822 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003808:	4b8b      	ldr	r3, [pc, #556]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003810:	2b0c      	cmp	r3, #12
 8003812:	d112      	bne.n	800383a <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003814:	4b88      	ldr	r3, [pc, #544]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800381c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003820:	d10b      	bne.n	800383a <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003822:	4b85      	ldr	r3, [pc, #532]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d05b      	beq.n	80038e6 <HAL_RCC_OscConfig+0x11e>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d157      	bne.n	80038e6 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e216      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003842:	d106      	bne.n	8003852 <HAL_RCC_OscConfig+0x8a>
 8003844:	4a7c      	ldr	r2, [pc, #496]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003846:	4b7c      	ldr	r3, [pc, #496]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	e01d      	b.n	800388e <HAL_RCC_OscConfig+0xc6>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800385a:	d10c      	bne.n	8003876 <HAL_RCC_OscConfig+0xae>
 800385c:	4a76      	ldr	r2, [pc, #472]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800385e:	4b76      	ldr	r3, [pc, #472]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003866:	6013      	str	r3, [r2, #0]
 8003868:	4a73      	ldr	r2, [pc, #460]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800386a:	4b73      	ldr	r3, [pc, #460]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003872:	6013      	str	r3, [r2, #0]
 8003874:	e00b      	b.n	800388e <HAL_RCC_OscConfig+0xc6>
 8003876:	4a70      	ldr	r2, [pc, #448]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003878:	4b6f      	ldr	r3, [pc, #444]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	4a6d      	ldr	r2, [pc, #436]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003884:	4b6c      	ldr	r3, [pc, #432]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800388c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d013      	beq.n	80038be <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003896:	f7fd fbad 	bl	8000ff4 <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800389e:	f7fd fba9 	bl	8000ff4 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b64      	cmp	r3, #100	; 0x64
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e1db      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038b0:	4b61      	ldr	r3, [pc, #388]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCC_OscConfig+0xd6>
 80038bc:	e014      	b.n	80038e8 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fd fb99 	bl	8000ff4 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038c6:	f7fd fb95 	bl	8000ff4 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b64      	cmp	r3, #100	; 0x64
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e1c7      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d8:	4b57      	ldr	r3, [pc, #348]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCC_OscConfig+0xfe>
 80038e4:	e000      	b.n	80038e8 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d06f      	beq.n	80039d4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80038f4:	4b50      	ldr	r3, [pc, #320]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 030c 	and.w	r3, r3, #12
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d017      	beq.n	8003930 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003900:	4b4d      	ldr	r3, [pc, #308]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003908:	2b08      	cmp	r3, #8
 800390a:	d105      	bne.n	8003918 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800390c:	4b4a      	ldr	r3, [pc, #296]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00b      	beq.n	8003930 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003918:	4b47      	ldr	r3, [pc, #284]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003920:	2b0c      	cmp	r3, #12
 8003922:	d11c      	bne.n	800395e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003924:	4b44      	ldr	r3, [pc, #272]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d116      	bne.n	800395e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003930:	4b41      	ldr	r3, [pc, #260]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_OscConfig+0x180>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d001      	beq.n	8003948 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e18f      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003948:	493b      	ldr	r1, [pc, #236]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800394a:	4b3b      	ldr	r3, [pc, #236]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4313      	orrs	r3, r2
 800395a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800395c:	e03a      	b.n	80039d4 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d020      	beq.n	80039a8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003966:	4b35      	ldr	r3, [pc, #212]	; (8003a3c <HAL_RCC_OscConfig+0x274>)
 8003968:	2201      	movs	r2, #1
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396c:	f7fd fb42 	bl	8000ff4 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003974:	f7fd fb3e 	bl	8000ff4 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e170      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003986:	4b2c      	ldr	r3, [pc, #176]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003992:	4929      	ldr	r1, [pc, #164]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003994:	4b28      	ldr	r3, [pc, #160]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	4313      	orrs	r3, r2
 80039a4:	600b      	str	r3, [r1, #0]
 80039a6:	e015      	b.n	80039d4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039a8:	4b24      	ldr	r3, [pc, #144]	; (8003a3c <HAL_RCC_OscConfig+0x274>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ae:	f7fd fb21 	bl	8000ff4 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039b6:	f7fd fb1d 	bl	8000ff4 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e14f      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039c8:	4b1b      	ldr	r3, [pc, #108]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1f0      	bne.n	80039b6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d037      	beq.n	8003a50 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d016      	beq.n	8003a16 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039e8:	4b15      	ldr	r3, [pc, #84]	; (8003a40 <HAL_RCC_OscConfig+0x278>)
 80039ea:	2201      	movs	r2, #1
 80039ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ee:	f7fd fb01 	bl	8000ff4 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039f6:	f7fd fafd 	bl	8000ff4 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e12f      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a08:	4b0b      	ldr	r3, [pc, #44]	; (8003a38 <HAL_RCC_OscConfig+0x270>)
 8003a0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0f0      	beq.n	80039f6 <HAL_RCC_OscConfig+0x22e>
 8003a14:	e01c      	b.n	8003a50 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a16:	4b0a      	ldr	r3, [pc, #40]	; (8003a40 <HAL_RCC_OscConfig+0x278>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1c:	f7fd faea 	bl	8000ff4 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a22:	e00f      	b.n	8003a44 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a24:	f7fd fae6 	bl	8000ff4 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d908      	bls.n	8003a44 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e118      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
 8003a36:	bf00      	nop
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	42470000 	.word	0x42470000
 8003a40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a44:	4b8a      	ldr	r3, [pc, #552]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e9      	bne.n	8003a24 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 8097 	beq.w	8003b8c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a62:	4b83      	ldr	r3, [pc, #524]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10f      	bne.n	8003a8e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	4a7f      	ldr	r2, [pc, #508]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003a74:	4b7e      	ldr	r3, [pc, #504]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a7e:	4b7c      	ldr	r3, [pc, #496]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a8e:	4b79      	ldr	r3, [pc, #484]	; (8003c74 <HAL_RCC_OscConfig+0x4ac>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d118      	bne.n	8003acc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a9a:	4a76      	ldr	r2, [pc, #472]	; (8003c74 <HAL_RCC_OscConfig+0x4ac>)
 8003a9c:	4b75      	ldr	r3, [pc, #468]	; (8003c74 <HAL_RCC_OscConfig+0x4ac>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa6:	f7fd faa5 	bl	8000ff4 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aae:	f7fd faa1 	bl	8000ff4 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e0d3      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac0:	4b6c      	ldr	r3, [pc, #432]	; (8003c74 <HAL_RCC_OscConfig+0x4ac>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d106      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x31a>
 8003ad4:	4a66      	ldr	r2, [pc, #408]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003ad6:	4b66      	ldr	r3, [pc, #408]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	6713      	str	r3, [r2, #112]	; 0x70
 8003ae0:	e01c      	b.n	8003b1c <HAL_RCC_OscConfig+0x354>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	2b05      	cmp	r3, #5
 8003ae8:	d10c      	bne.n	8003b04 <HAL_RCC_OscConfig+0x33c>
 8003aea:	4a61      	ldr	r2, [pc, #388]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003aec:	4b60      	ldr	r3, [pc, #384]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af0:	f043 0304 	orr.w	r3, r3, #4
 8003af4:	6713      	str	r3, [r2, #112]	; 0x70
 8003af6:	4a5e      	ldr	r2, [pc, #376]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003af8:	4b5d      	ldr	r3, [pc, #372]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	6713      	str	r3, [r2, #112]	; 0x70
 8003b02:	e00b      	b.n	8003b1c <HAL_RCC_OscConfig+0x354>
 8003b04:	4a5a      	ldr	r2, [pc, #360]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b06:	4b5a      	ldr	r3, [pc, #360]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b0a:	f023 0301 	bic.w	r3, r3, #1
 8003b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b10:	4a57      	ldr	r2, [pc, #348]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b12:	4b57      	ldr	r3, [pc, #348]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b16:	f023 0304 	bic.w	r3, r3, #4
 8003b1a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d015      	beq.n	8003b50 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b24:	f7fd fa66 	bl	8000ff4 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b2a:	e00a      	b.n	8003b42 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b2c:	f7fd fa62 	bl	8000ff4 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e092      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b42:	4b4b      	ldr	r3, [pc, #300]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0ee      	beq.n	8003b2c <HAL_RCC_OscConfig+0x364>
 8003b4e:	e014      	b.n	8003b7a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b50:	f7fd fa50 	bl	8000ff4 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b56:	e00a      	b.n	8003b6e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b58:	f7fd fa4c 	bl	8000ff4 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e07c      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b6e:	4b40      	ldr	r3, [pc, #256]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1ee      	bne.n	8003b58 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b7a:	7dfb      	ldrb	r3, [r7, #23]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d105      	bne.n	8003b8c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b80:	4a3b      	ldr	r2, [pc, #236]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b82:	4b3b      	ldr	r3, [pc, #236]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d068      	beq.n	8003c66 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b94:	4b36      	ldr	r3, [pc, #216]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 030c 	and.w	r3, r3, #12
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d060      	beq.n	8003c62 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d145      	bne.n	8003c34 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ba8:	4b33      	ldr	r3, [pc, #204]	; (8003c78 <HAL_RCC_OscConfig+0x4b0>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bae:	f7fd fa21 	bl	8000ff4 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bb6:	f7fd fa1d 	bl	8000ff4 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e04f      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc8:	4b29      	ldr	r3, [pc, #164]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f0      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bd4:	4926      	ldr	r1, [pc, #152]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69da      	ldr	r2, [r3, #28]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	431a      	orrs	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	019b      	lsls	r3, r3, #6
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bec:	085b      	lsrs	r3, r3, #1
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	041b      	lsls	r3, r3, #16
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	061b      	lsls	r3, r3, #24
 8003bfa:	431a      	orrs	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c00:	071b      	lsls	r3, r3, #28
 8003c02:	4313      	orrs	r3, r2
 8003c04:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c06:	4b1c      	ldr	r3, [pc, #112]	; (8003c78 <HAL_RCC_OscConfig+0x4b0>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fd f9f2 	bl	8000ff4 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c14:	f7fd f9ee 	bl	8000ff4 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e020      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c26:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0f0      	beq.n	8003c14 <HAL_RCC_OscConfig+0x44c>
 8003c32:	e018      	b.n	8003c66 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c34:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <HAL_RCC_OscConfig+0x4b0>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3a:	f7fd f9db 	bl	8000ff4 <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c40:	e008      	b.n	8003c54 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c42:	f7fd f9d7 	bl	8000ff4 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e009      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <HAL_RCC_OscConfig+0x4a8>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1f0      	bne.n	8003c42 <HAL_RCC_OscConfig+0x47a>
 8003c60:	e001      	b.n	8003c66 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e000      	b.n	8003c68 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40023800 	.word	0x40023800
 8003c74:	40007000 	.word	0x40007000
 8003c78:	42470060 	.word	0x42470060

08003c7c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e083      	b.n	8003d96 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	7f5b      	ldrb	r3, [r3, #29]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d105      	bne.n	8003ca4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f006 fff2 	bl	800ac88 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	22ca      	movs	r2, #202	; 0xca
 8003cb0:	625a      	str	r2, [r3, #36]	; 0x24
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2253      	movs	r2, #83	; 0x53
 8003cb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 faa8 	bl	8004210 <RTC_EnterInitMode>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d008      	beq.n	8003cd8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	22ff      	movs	r2, #255	; 0xff
 8003ccc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2204      	movs	r2, #4
 8003cd2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e05e      	b.n	8003d96 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003ce6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cea:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	6812      	ldr	r2, [r2, #0]
 8003cf4:	6891      	ldr	r1, [r2, #8]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6850      	ldr	r0, [r2, #4]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6912      	ldr	r2, [r2, #16]
 8003cfe:	4310      	orrs	r0, r2
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6952      	ldr	r2, [r2, #20]
 8003d04:	4302      	orrs	r2, r0
 8003d06:	430a      	orrs	r2, r1
 8003d08:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	68d2      	ldr	r2, [r2, #12]
 8003d12:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	6911      	ldr	r1, [r2, #16]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6892      	ldr	r2, [r2, #8]
 8003d22:	0412      	lsls	r2, r2, #16
 8003d24:	430a      	orrs	r2, r1
 8003d26:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	68d2      	ldr	r2, [r2, #12]
 8003d32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d36:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10e      	bne.n	8003d64 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fa3a 	bl	80041c0 <HAL_RTC_WaitForSynchro>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d008      	beq.n	8003d64 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	22ff      	movs	r2, #255	; 0xff
 8003d58:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2204      	movs	r2, #4
 8003d5e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e018      	b.n	8003d96 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6812      	ldr	r2, [r2, #0]
 8003d6c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d6e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d72:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6812      	ldr	r2, [r2, #0]
 8003d7c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6992      	ldr	r2, [r2, #24]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	22ff      	movs	r2, #255	; 0xff
 8003d8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003d94:	2300      	movs	r3, #0
  }
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d9e:	b590      	push	{r4, r7, lr}
 8003da0:	b087      	sub	sp, #28
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	60f8      	str	r0, [r7, #12]
 8003da6:	60b9      	str	r1, [r7, #8]
 8003da8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	7f1b      	ldrb	r3, [r3, #28]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_RTC_SetTime+0x1c>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e0aa      	b.n	8003f10 <HAL_RTC_SetTime+0x172>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d126      	bne.n	8003e1a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d102      	bne.n	8003de0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 fa3f 	bl	8004268 <RTC_ByteToBcd2>
 8003dea:	4603      	mov	r3, r0
 8003dec:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	785b      	ldrb	r3, [r3, #1]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 fa38 	bl	8004268 <RTC_ByteToBcd2>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003dfc:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	789b      	ldrb	r3, [r3, #2]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 fa30 	bl	8004268 <RTC_ByteToBcd2>
 8003e08:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003e0a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	78db      	ldrb	r3, [r3, #3]
 8003e12:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003e14:	4313      	orrs	r3, r2
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	e018      	b.n	8003e4c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d102      	bne.n	8003e2e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	785b      	ldrb	r3, [r3, #1]
 8003e38:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003e3a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003e40:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	78db      	ldrb	r3, [r3, #3]
 8003e46:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	22ca      	movs	r2, #202	; 0xca
 8003e52:	625a      	str	r2, [r3, #36]	; 0x24
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2253      	movs	r2, #83	; 0x53
 8003e5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f9d7 	bl	8004210 <RTC_EnterInitMode>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00b      	beq.n	8003e80 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	22ff      	movs	r2, #255	; 0xff
 8003e6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2204      	movs	r2, #4
 8003e74:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e047      	b.n	8003f10 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003e8a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003e8e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	6892      	ldr	r2, [r2, #8]
 8003e9a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e9e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	6812      	ldr	r2, [r2, #0]
 8003ea8:	6891      	ldr	r1, [r2, #8]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	68d0      	ldr	r0, [r2, #12]
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	6912      	ldr	r2, [r2, #16]
 8003eb2:	4302      	orrs	r2, r0
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	6812      	ldr	r2, [r2, #0]
 8003ec0:	68d2      	ldr	r2, [r2, #12]
 8003ec2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ec6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d111      	bne.n	8003efa <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f972 	bl	80041c0 <HAL_RTC_WaitForSynchro>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00b      	beq.n	8003efa <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	22ff      	movs	r2, #255	; 0xff
 8003ee8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2204      	movs	r2, #4
 8003eee:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e00a      	b.n	8003f10 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	22ff      	movs	r2, #255	; 0xff
 8003f00:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2201      	movs	r2, #1
 8003f06:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
  }
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	371c      	adds	r7, #28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd90      	pop	{r4, r7, pc}

08003f18 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003f24:	2300      	movs	r3, #0
 8003f26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003f4a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003f4e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	0c1b      	lsrs	r3, r3, #16
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	0a1b      	lsrs	r3, r3, #8
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	0c1b      	lsrs	r3, r3, #16
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d11a      	bne.n	8003fca <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f983 	bl	80042a4 <RTC_Bcd2ToByte>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	785b      	ldrb	r3, [r3, #1]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 f97a 	bl	80042a4 <RTC_Bcd2ToByte>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	789b      	ldrb	r3, [r3, #2]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 f971 	bl	80042a4 <RTC_Bcd2ToByte>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003fd4:	b590      	push	{r4, r7, lr}
 8003fd6:	b087      	sub	sp, #28
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	7f1b      	ldrb	r3, [r3, #28]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d101      	bne.n	8003ff0 <HAL_RTC_SetDate+0x1c>
 8003fec:	2302      	movs	r3, #2
 8003fee:	e094      	b.n	800411a <HAL_RTC_SetDate+0x146>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10e      	bne.n	8004020 <HAL_RTC_SetDate+0x4c>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	785b      	ldrb	r3, [r3, #1]
 8004006:	f003 0310 	and.w	r3, r3, #16
 800400a:	2b00      	cmp	r3, #0
 800400c:	d008      	beq.n	8004020 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	785b      	ldrb	r3, [r3, #1]
 8004012:	f023 0310 	bic.w	r3, r3, #16
 8004016:	b2db      	uxtb	r3, r3
 8004018:	330a      	adds	r3, #10
 800401a:	b2da      	uxtb	r2, r3
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d11c      	bne.n	8004060 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	78db      	ldrb	r3, [r3, #3]
 800402a:	4618      	mov	r0, r3
 800402c:	f000 f91c 	bl	8004268 <RTC_ByteToBcd2>
 8004030:	4603      	mov	r3, r0
 8004032:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	785b      	ldrb	r3, [r3, #1]
 8004038:	4618      	mov	r0, r3
 800403a:	f000 f915 	bl	8004268 <RTC_ByteToBcd2>
 800403e:	4603      	mov	r3, r0
 8004040:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8004042:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	789b      	ldrb	r3, [r3, #2]
 8004048:	4618      	mov	r0, r3
 800404a:	f000 f90d 	bl	8004268 <RTC_ByteToBcd2>
 800404e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004050:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800405a:	4313      	orrs	r3, r2
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	e00e      	b.n	800407e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	78db      	ldrb	r3, [r3, #3]
 8004064:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	785b      	ldrb	r3, [r3, #1]
 800406a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800406c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004072:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800407a:	4313      	orrs	r3, r2
 800407c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	22ca      	movs	r2, #202	; 0xca
 8004084:	625a      	str	r2, [r3, #36]	; 0x24
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2253      	movs	r2, #83	; 0x53
 800408c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f8be 	bl	8004210 <RTC_EnterInitMode>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00b      	beq.n	80040b2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	22ff      	movs	r2, #255	; 0xff
 80040a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2204      	movs	r2, #4
 80040a6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e033      	b.n	800411a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80040bc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80040c0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	6812      	ldr	r2, [r2, #0]
 80040ca:	68d2      	ldr	r2, [r2, #12]
 80040cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040d0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f003 0320 	and.w	r3, r3, #32
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d111      	bne.n	8004104 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 f86d 	bl	80041c0 <HAL_RTC_WaitForSynchro>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00b      	beq.n	8004104 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	22ff      	movs	r2, #255	; 0xff
 80040f2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2204      	movs	r2, #4
 80040f8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e00a      	b.n	800411a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	22ff      	movs	r2, #255	; 0xff
 800410a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2201      	movs	r2, #1
 8004110:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8004118:	2300      	movs	r3, #0
  }
}
 800411a:	4618      	mov	r0, r3
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	bd90      	pop	{r4, r7, pc}

08004122 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b086      	sub	sp, #24
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800412e:	2300      	movs	r3, #0
 8004130:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800413c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004140:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	0c1b      	lsrs	r3, r3, #16
 8004146:	b2da      	uxtb	r2, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	0a1b      	lsrs	r3, r3, #8
 8004150:	b2db      	uxtb	r3, r3
 8004152:	f003 031f 	and.w	r3, r3, #31
 8004156:	b2da      	uxtb	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004164:	b2da      	uxtb	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	0b5b      	lsrs	r3, r3, #13
 800416e:	b2db      	uxtb	r3, r3
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	b2da      	uxtb	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d11a      	bne.n	80041b6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	78db      	ldrb	r3, [r3, #3]
 8004184:	4618      	mov	r0, r3
 8004186:	f000 f88d 	bl	80042a4 <RTC_Bcd2ToByte>
 800418a:	4603      	mov	r3, r0
 800418c:	461a      	mov	r2, r3
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	785b      	ldrb	r3, [r3, #1]
 8004196:	4618      	mov	r0, r3
 8004198:	f000 f884 	bl	80042a4 <RTC_Bcd2ToByte>
 800419c:	4603      	mov	r3, r0
 800419e:	461a      	mov	r2, r3
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	789b      	ldrb	r3, [r3, #2]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 f87b 	bl	80042a4 <RTC_Bcd2ToByte>
 80041ae:	4603      	mov	r3, r0
 80041b0:	461a      	mov	r2, r3
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6812      	ldr	r2, [r2, #0]
 80041d4:	68d2      	ldr	r2, [r2, #12]
 80041d6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80041da:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041dc:	f7fc ff0a 	bl	8000ff4 <HAL_GetTick>
 80041e0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80041e2:	e009      	b.n	80041f8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80041e4:	f7fc ff06 	bl	8000ff4 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041f2:	d901      	bls.n	80041f8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e007      	b.n	8004208 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	f003 0320 	and.w	r3, r3, #32
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0ee      	beq.n	80041e4 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	d119      	bne.n	800425e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f04f 32ff 	mov.w	r2, #4294967295
 8004232:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004234:	f7fc fede 	bl	8000ff4 <HAL_GetTick>
 8004238:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800423a:	e009      	b.n	8004250 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800423c:	f7fc feda 	bl	8000ff4 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800424a:	d901      	bls.n	8004250 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e007      	b.n	8004260 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0ee      	beq.n	800423c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	4603      	mov	r3, r0
 8004270:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8004276:	e005      	b.n	8004284 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3301      	adds	r3, #1
 800427c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	3b0a      	subs	r3, #10
 8004282:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8004284:	79fb      	ldrb	r3, [r7, #7]
 8004286:	2b09      	cmp	r3, #9
 8004288:	d8f6      	bhi.n	8004278 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	b2db      	uxtb	r3, r3
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	b2da      	uxtb	r2, r3
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	4313      	orrs	r3, r2
 8004296:	b2db      	uxtb	r3, r3
}
 8004298:	4618      	mov	r0, r3
 800429a:	3714      	adds	r7, #20
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	091b      	lsrs	r3, r3, #4
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	4613      	mov	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	4413      	add	r3, r2
 80042d2:	b2db      	uxtb	r3, r3
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e01d      	b.n	800432e <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d105      	bne.n	800430a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f006 fcd5 	bl	800acb4 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2203      	movs	r2, #3
 800430e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f810 	bl	8004338 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004338:	b5b0      	push	{r4, r5, r7, lr}
 800433a:	b08e      	sub	sp, #56	; 0x38
 800433c:	af04      	add	r7, sp, #16
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004340:	2300      	movs	r3, #0
 8004342:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004344:	2300      	movs	r3, #0
 8004346:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004348:	2300      	movs	r3, #0
 800434a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800434c:	2300      	movs	r3, #0
 800434e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004350:	2300      	movs	r3, #0
 8004352:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004354:	2300      	movs	r3, #0
 8004356:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004358:	2376      	movs	r3, #118	; 0x76
 800435a:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681d      	ldr	r5, [r3, #0]
 8004360:	466c      	mov	r4, sp
 8004362:	f107 0318 	add.w	r3, r7, #24
 8004366:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800436a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800436e:	f107 030c 	add.w	r3, r7, #12
 8004372:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004374:	4628      	mov	r0, r5
 8004376:	f002 fe8b 	bl	8007090 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 800437a:	4b1c      	ldr	r3, [pc, #112]	; (80043ec <HAL_SD_InitCard+0xb4>)
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f002 fecc 	bl	8007122 <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800438a:	4b18      	ldr	r3, [pc, #96]	; (80043ec <HAL_SD_InitCard+0xb4>)
 800438c:	2201      	movs	r2, #1
 800438e:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8004390:	2002      	movs	r0, #2
 8004392:	f7fc fe3b 	bl	800100c <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fee8 	bl	800516c <SD_PowerON>
 800439c:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800439e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00b      	beq.n	80043bc <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e013      	b.n	80043e4 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fe0c 	bl	8004fda <SD_InitCard>
 80043c2:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00b      	beq.n	80043e2 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d8:	431a      	orrs	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3728      	adds	r7, #40	; 0x28
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bdb0      	pop	{r4, r5, r7, pc}
 80043ec:	422580a0 	.word	0x422580a0

080043f0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80043f0:	b590      	push	{r4, r7, lr}
 80043f2:	b08f      	sub	sp, #60	; 0x3c
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
 80043fc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80043fe:	2300      	movs	r3, #0
 8004400:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8004402:	f7fc fdf7 	bl	8000ff4 <HAL_GetTick>
 8004406:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
 8004408:	2300      	movs	r3, #0
 800440a:	633b      	str	r3, [r7, #48]	; 0x30
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d107      	bne.n	8004426 <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e176      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b01      	cmp	r3, #1
 8004430:	f040 8169 	bne.w	8004706 <HAL_SD_ReadBlocks+0x316>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	441a      	add	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004444:	429a      	cmp	r2, r3
 8004446:	d907      	bls.n	8004458 <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e15d      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2203      	movs	r2, #3
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2200      	movs	r2, #0
 8004466:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446c:	2b01      	cmp	r3, #1
 800446e:	d002      	beq.n	8004476 <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512U;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	025b      	lsls	r3, r3, #9
 8004474:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800447e:	4618      	mov	r0, r3
 8004480:	f002 fee3 	bl	800724a <SDMMC_CmdBlockLength>
 8004484:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 8004486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004488:	2b00      	cmp	r3, #0
 800448a:	d010      	beq.n	80044ae <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);      
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004494:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800449a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449c:	431a      	orrs	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e132      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80044ae:	f04f 33ff 	mov.w	r3, #4294967295
 80044b2:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	025b      	lsls	r3, r3, #9
 80044b8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80044ba:	2390      	movs	r3, #144	; 0x90
 80044bc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80044be:	2302      	movs	r3, #2
 80044c0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80044c6:	2301      	movs	r3, #1
 80044c8:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f107 0210 	add.w	r2, r7, #16
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 fe8c 	bl	80071f2 <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d90a      	bls.n	80044f6 <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2202      	movs	r2, #2
 80044e4:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	4618      	mov	r0, r3
 80044ee:	f002 fef4 	bl	80072da <SDMMC_CmdReadMultiBlock>
 80044f2:	6378      	str	r0, [r7, #52]	; 0x34
 80044f4:	e009      	b.n	800450a <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	4618      	mov	r0, r3
 8004504:	f002 fec5 	bl	8007292 <SDMMC_CmdReadSingleBlock>
 8004508:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800450a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800450c:	2b00      	cmp	r3, #0
 800450e:	d04a      	beq.n	80045a6 <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004518:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800451e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004520:	431a      	orrs	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e0f0      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004538:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d016      	beq.n	800456e <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004540:	2300      	movs	r3, #0
 8004542:	633b      	str	r3, [r7, #48]	; 0x30
 8004544:	e00d      	b.n	8004562 <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 8004546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800454c:	18d4      	adds	r4, r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4618      	mov	r0, r3
 8004554:	f002 fdc7 	bl	80070e6 <SDIO_ReadFIFO>
 8004558:	4603      	mov	r3, r0
 800455a:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 800455c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455e:	3301      	adds	r3, #1
 8004560:	633b      	str	r3, [r7, #48]	; 0x30
 8004562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004564:	2b07      	cmp	r3, #7
 8004566:	d9ee      	bls.n	8004546 <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 8004568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800456a:	3320      	adds	r3, #32
 800456c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800456e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004570:	2b00      	cmp	r3, #0
 8004572:	d007      	beq.n	8004584 <HAL_SD_ReadBlocks+0x194>
 8004574:	f7fc fd3e 	bl	8000ff4 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457c:	1ad2      	subs	r2, r2, r3
 800457e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004580:	429a      	cmp	r2, r3
 8004582:	d310      	bcc.n	80045a6 <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800458c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004592:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e0b6      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ac:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d0be      	beq.n	8004532 <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d020      	beq.n	8004604 <HAL_SD_ReadBlocks+0x214>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d91d      	bls.n	8004604 <HAL_SD_ReadBlocks+0x214>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045cc:	2b03      	cmp	r3, #3
 80045ce:	d019      	beq.n	8004604 <HAL_SD_ReadBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f002 feed 	bl	80073b4 <SDMMC_CmdStopTransfer>
 80045da:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 80045dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d010      	beq.n	8004604 <HAL_SD_ReadBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045f2:	431a      	orrs	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e087      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800460a:	f003 0308 	and.w	r3, r3, #8
 800460e:	2b00      	cmp	r3, #0
 8004610:	d010      	beq.n	8004634 <HAL_SD_ReadBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800461a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	f043 0208 	orr.w	r2, r3, #8
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e06f      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d010      	beq.n	8004664 <HAL_SD_ReadBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800464a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004650:	f043 0202 	orr.w	r2, r3, #2
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e057      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d037      	beq.n	80046e2 <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800467a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004680:	f043 0220 	orr.w	r2, r3, #32
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e03f      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f002 fd24 	bl	80070e6 <SDIO_ReadFIFO>
 800469e:	4602      	mov	r2, r0
 80046a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a2:	601a      	str	r2, [r3, #0]
      tempbuff++;
 80046a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a6:	3304      	adds	r3, #4
 80046a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80046aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d007      	beq.n	80046c0 <HAL_SD_ReadBlocks+0x2d0>
 80046b0:	f7fc fca0 	bl	8000ff4 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b8:	1ad2      	subs	r2, r2, r3
 80046ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046bc:	429a      	cmp	r2, r3
 80046be:	d310      	bcc.n	80046e2 <HAL_SD_ReadBlocks+0x2f2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80046c8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ce:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e018      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1d1      	bne.n	8004694 <HAL_SD_ReadBlocks+0x2a4>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80046f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	e006      	b.n	8004714 <HAL_SD_ReadBlocks+0x324>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
  }
}
 8004714:	4618      	mov	r0, r3
 8004716:	373c      	adds	r7, #60	; 0x3c
 8004718:	46bd      	mov	sp, r7
 800471a:	bd90      	pop	{r4, r7, pc}

0800471c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08e      	sub	sp, #56	; 0x38
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800472a:	2300      	movs	r3, #0
 800472c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 800472e:	f7fc fc61 	bl	8000ff4 <HAL_GetTick>
 8004732:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d107      	bne.n	8004752 <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004746:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e147      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b01      	cmp	r3, #1
 800475c:	f040 813a 	bne.w	80049d4 <HAL_SD_WriteBlocks+0x2b8>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	441a      	add	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004770:	429a      	cmp	r2, r3
 8004772:	d907      	bls.n	8004784 <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004778:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e12e      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2203      	movs	r2, #3
 8004788:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2200      	movs	r2, #0
 8004792:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004798:	2b01      	cmp	r3, #1
 800479a:	d002      	beq.n	80047a2 <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512U;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	025b      	lsls	r3, r3, #9
 80047a0:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047aa:	4618      	mov	r0, r3
 80047ac:	f002 fd4d 	bl	800724a <SDMMC_CmdBlockLength>
 80047b0:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 80047b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d010      	beq.n	80047da <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047c8:	431a      	orrs	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e103      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d90a      	bls.n	80047f6 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2220      	movs	r2, #32
 80047e4:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f002 fdbc 	bl	800736a <SDMMC_CmdWriteMultiBlock>
 80047f2:	6378      	str	r0, [r7, #52]	; 0x34
 80047f4:	e009      	b.n	800480a <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2210      	movs	r2, #16
 80047fa:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4618      	mov	r0, r3
 8004804:	f002 fd8d 	bl	8007322 <SDMMC_CmdWriteSingleBlock>
 8004808:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800480a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800480c:	2b00      	cmp	r3, #0
 800480e:	d010      	beq.n	8004832 <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004818:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800481e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004820:	431a      	orrs	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e0d7      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004832:	f04f 33ff 	mov.w	r3, #4294967295
 8004836:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	025b      	lsls	r3, r3, #9
 800483c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800483e:	2390      	movs	r3, #144	; 0x90
 8004840:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004842:	2300      	movs	r3, #0
 8004844:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004846:	2300      	movs	r3, #0
 8004848:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800484a:	2301      	movs	r3, #1
 800484c:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f107 0210 	add.w	r2, r7, #16
 8004856:	4611      	mov	r1, r2
 8004858:	4618      	mov	r0, r3
 800485a:	f002 fcca 	bl	80071f2 <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800485e:	e037      	b.n	80048d0 <HAL_SD_WriteBlocks+0x1b4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d014      	beq.n	8004898 <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800486e:	2300      	movs	r3, #0
 8004870:	633b      	str	r3, [r7, #48]	; 0x30
 8004872:	e00b      	b.n	800488c <HAL_SD_WriteBlocks+0x170>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6818      	ldr	r0, [r3, #0]
 8004878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800487e:	4413      	add	r3, r2
 8004880:	4619      	mov	r1, r3
 8004882:	f002 fc3d 	bl	8007100 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004888:	3301      	adds	r3, #1
 800488a:	633b      	str	r3, [r7, #48]	; 0x30
 800488c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800488e:	2b07      	cmp	r3, #7
 8004890:	d9f0      	bls.n	8004874 <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 8004892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004894:	3320      	adds	r3, #32
 8004896:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8004898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800489a:	2b00      	cmp	r3, #0
 800489c:	d007      	beq.n	80048ae <HAL_SD_WriteBlocks+0x192>
 800489e:	f7fc fba9 	bl	8000ff4 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a6:	1ad2      	subs	r2, r2, r3
 80048a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d310      	bcc.n	80048d0 <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80048b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048be:	431a      	orrs	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e088      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d6:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d0c0      	beq.n	8004860 <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d020      	beq.n	800492e <HAL_SD_WriteBlocks+0x212>
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d91d      	bls.n	800492e <HAL_SD_WriteBlocks+0x212>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d019      	beq.n	800492e <HAL_SD_WriteBlocks+0x212>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4618      	mov	r0, r3
 8004900:	f002 fd58 	bl	80073b4 <SDMMC_CmdStopTransfer>
 8004904:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8004906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004908:	2b00      	cmp	r3, #0
 800490a:	d010      	beq.n	800492e <HAL_SD_WriteBlocks+0x212>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004914:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491c:	431a      	orrs	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e059      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b00      	cmp	r3, #0
 800493a:	d010      	beq.n	800495e <HAL_SD_WriteBlocks+0x242>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004944:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494a:	f043 0208 	orr.w	r2, r3, #8
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e041      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d010      	beq.n	800498e <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004974:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	f043 0202 	orr.w	r2, r3, #2
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e029      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b00      	cmp	r3, #0
 800499a:	d010      	beq.n	80049be <HAL_SD_WriteBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80049a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049aa:	f043 0210 	orr.w	r2, r3, #16
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e011      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80049c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	e006      	b.n	80049e2 <HAL_SD_WriteBlocks+0x2c6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
  }
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3738      	adds	r7, #56	; 0x38
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80049ea:	b490      	push	{r4, r7}
 80049ec:	b084      	sub	sp, #16
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049fc:	0e1b      	lsrs	r3, r3, #24
 80049fe:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	099b      	lsrs	r3, r3, #6
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	089b      	lsrs	r3, r3, #2
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	f003 030f 	and.w	r3, r3, #15
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	f003 0303 	and.w	r3, r3, #3
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a32:	0c1b      	lsrs	r3, r3, #16
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	b2da      	uxtb	r2, r3
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a44:	0a1b      	lsrs	r3, r3, #8
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	b2da      	uxtb	r2, r3
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	b2da      	uxtb	r2, r3
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a66:	0e1b      	lsrs	r3, r3, #24
 8004a68:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a7a:	0c1b      	lsrs	r3, r3, #16
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	88db      	ldrh	r3, [r3, #6]
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	f003 030f 	and.w	r3, r3, #15
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	4313      	orrs	r3, r2
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	f003 030f 	and.w	r3, r3, #15
 8004aa2:	b2da      	uxtb	r2, r3
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004aac:	0a1b      	lsrs	r3, r3, #8
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	09db      	lsrs	r3, r3, #7
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	b2da      	uxtb	r2, r3
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	095b      	lsrs	r3, r3, #5
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	b2da      	uxtb	r2, r3
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	091b      	lsrs	r3, r3, #4
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2200      	movs	r2, #0
 8004af6:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f040 8086 	bne.w	8004c0e <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	029b      	lsls	r3, r3, #10
 8004b06:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	691a      	ldr	r2, [r3, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b28:	0e1b      	lsrs	r3, r3, #24
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	691a      	ldr	r2, [r3, #16]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	099b      	lsrs	r3, r3, #6
 8004b36:	f003 0303 	and.w	r3, r3, #3
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	08db      	lsrs	r3, r3, #3
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b62:	0c1b      	lsrs	r3, r3, #16
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	095b      	lsrs	r3, r3, #5
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	089b      	lsrs	r3, r3, #2
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	f003 0307 	and.w	r3, r3, #7
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	f003 0306 	and.w	r3, r3, #6
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b9e:	0a1b      	lsrs	r3, r3, #8
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	7e1b      	ldrb	r3, [r3, #24]
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	09db      	lsrs	r3, r3, #7
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	7e1b      	ldrb	r3, [r3, #24]
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	3302      	adds	r3, #2
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	409a      	lsls	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd8:	fb02 f203 	mul.w	r2, r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	7a1b      	ldrb	r3, [r3, #8]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	461a      	mov	r2, r3
 8004be8:	2301      	movs	r3, #1
 8004bea:	fa03 f202 	lsl.w	r2, r3, r2
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004bfa:	0a52      	lsrs	r2, r2, #9
 8004bfc:	fb02 f203 	mul.w	r2, r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c0a:	661a      	str	r2, [r3, #96]	; 0x60
 8004c0c:	e051      	b.n	8004cb2 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d13c      	bne.n	8004c90 <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	041b      	lsls	r3, r3, #16
 8004c22:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c2e:	0e1b      	lsrs	r3, r3, #24
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	691a      	ldr	r2, [r3, #16]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	021b      	lsls	r3, r3, #8
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c46:	0c1b      	lsrs	r3, r3, #16
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	691a      	ldr	r2, [r3, #16]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	431a      	orrs	r2, r3
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c5c:	0a1b      	lsrs	r3, r3, #8
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	f04f 0400 	mov.w	r4, #0
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	f144 0400 	adc.w	r4, r4, #0
 8004c70:	029a      	lsls	r2, r3, #10
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	655a      	str	r2, [r3, #84]	; 0x54
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c84:	659a      	str	r2, [r3, #88]	; 0x58
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	661a      	str	r2, [r3, #96]	; 0x60
 8004c8e:	e010      	b.n	8004cb2 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004c98:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e0c1      	b.n	8004e36 <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	099b      	lsrs	r3, r3, #6
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	b2da      	uxtb	r2, r3
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	7e9b      	ldrb	r3, [r3, #26]
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	09db      	lsrs	r3, r3, #7
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d08:	0e1b      	lsrs	r3, r3, #24
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	09db      	lsrs	r3, r3, #7
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	b2da      	uxtb	r2, r3
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	095b      	lsrs	r3, r3, #5
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	f003 0303 	and.w	r3, r3, #3
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	089b      	lsrs	r3, r3, #2
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	f003 030c 	and.w	r3, r3, #12
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d54:	0c1b      	lsrs	r3, r3, #16
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	7fdb      	ldrb	r3, [r3, #31]
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	099b      	lsrs	r3, r3, #6
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	f003 0303 	and.w	r3, r3, #3
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	095b      	lsrs	r3, r3, #5
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da2:	0a1b      	lsrs	r3, r3, #8
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	09db      	lsrs	r3, r3, #7
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	b2da      	uxtb	r2, r3
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	099b      	lsrs	r3, r3, #6
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	095b      	lsrs	r3, r3, #5
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	091b      	lsrs	r3, r3, #4
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	089b      	lsrs	r3, r3, #2
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	f003 0303 	and.w	r3, r3, #3
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	085b      	lsrs	r3, r3, #1
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e24:	b2da      	uxtb	r2, r3
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc90      	pop	{r4, r7}
 8004e3e:	4770      	bx	lr

08004e40 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004e98:	b5b0      	push	{r4, r5, r7, lr}
 8004e9a:	b08e      	sub	sp, #56	; 0x38
 8004e9c:	af04      	add	r7, sp, #16
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb2:	2b03      	cmp	r3, #3
 8004eb4:	d02e      	beq.n	8004f14 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ebc:	d106      	bne.n	8004ecc <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	639a      	str	r2, [r3, #56]	; 0x38
 8004eca:	e029      	b.n	8004f20 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ed2:	d10a      	bne.n	8004eea <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 fa1b 	bl	8005310 <SD_WideBus_Enable>
 8004eda:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	639a      	str	r2, [r3, #56]	; 0x38
 8004ee8:	e01a      	b.n	8004f20 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10a      	bne.n	8004f06 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fa5a 	bl	80053aa <SD_WideBus_Disable>
 8004ef6:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efe:	431a      	orrs	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	639a      	str	r2, [r3, #56]	; 0x38
 8004f04:	e00c      	b.n	8004f20 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	639a      	str	r2, [r3, #56]	; 0x38
 8004f12:	e005      	b.n	8004f20 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f18:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00a      	beq.n	8004f3e <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004f30:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e024      	b.n	8004f88 <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681d      	ldr	r5, [r3, #0]
 8004f64:	466c      	mov	r4, sp
 8004f66:	f107 0318 	add.w	r3, r7, #24
 8004f6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f72:	f107 030c 	add.w	r3, r7, #12
 8004f76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f002 f889 	bl	8007090 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3728      	adds	r7, #40	; 0x28
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bdb0      	pop	{r4, r5, r7, pc}

08004f90 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 8004f98:	2304      	movs	r3, #4
 8004f9a:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 8004fa4:	f107 030c 	add.w	r3, r7, #12
 8004fa8:	4619      	mov	r1, r3
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f986 	bl	80052bc <SD_SendStatus>
 8004fb0:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d005      	beq.n	8004fc4 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	431a      	orrs	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	0a5b      	lsrs	r3, r3, #9
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 8004fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004fda:	b5b0      	push	{r4, r5, r7, lr}
 8004fdc:	b094      	sub	sp, #80	; 0x50
 8004fde:	af04      	add	r7, sp, #16
 8004fe0:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f002 f8a5 	bl	800713e <SDIO_GetPowerState>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d102      	bne.n	8005000 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ffa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004ffe:	e0b1      	b.n	8005164 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005004:	2b03      	cmp	r3, #3
 8005006:	d02f      	beq.n	8005068 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4618      	mov	r0, r3
 800500e:	f002 faeb 	bl	80075e8 <SDMMC_CmdSendCID>
 8005012:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <SD_InitCard+0x44>
    {
      return errorstate;
 800501a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800501c:	e0a2      	b.n	8005164 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2100      	movs	r1, #0
 8005024:	4618      	mov	r0, r3
 8005026:	f002 f8cf 	bl	80071c8 <SDIO_GetResponse>
 800502a:	4602      	mov	r2, r0
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2104      	movs	r1, #4
 8005036:	4618      	mov	r0, r3
 8005038:	f002 f8c6 	bl	80071c8 <SDIO_GetResponse>
 800503c:	4602      	mov	r2, r0
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2108      	movs	r1, #8
 8005048:	4618      	mov	r0, r3
 800504a:	f002 f8bd 	bl	80071c8 <SDIO_GetResponse>
 800504e:	4602      	mov	r2, r0
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	210c      	movs	r1, #12
 800505a:	4618      	mov	r0, r3
 800505c:	f002 f8b4 	bl	80071c8 <SDIO_GetResponse>
 8005060:	4602      	mov	r2, r0
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506c:	2b03      	cmp	r3, #3
 800506e:	d00d      	beq.n	800508c <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f107 020e 	add.w	r2, r7, #14
 8005078:	4611      	mov	r1, r2
 800507a:	4618      	mov	r0, r3
 800507c:	f002 faf5 	bl	800766a <SDMMC_CmdSetRelAdd>
 8005080:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <SD_InitCard+0xb2>
    {
      return errorstate;
 8005088:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800508a:	e06b      	b.n	8005164 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005090:	2b03      	cmp	r3, #3
 8005092:	d036      	beq.n	8005102 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005094:	89fb      	ldrh	r3, [r7, #14]
 8005096:	461a      	mov	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a4:	041b      	lsls	r3, r3, #16
 80050a6:	4619      	mov	r1, r3
 80050a8:	4610      	mov	r0, r2
 80050aa:	f002 fabd 	bl	8007628 <SDMMC_CmdSendCSD>
 80050ae:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80050b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <SD_InitCard+0xe0>
    {
      return errorstate;
 80050b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b8:	e054      	b.n	8005164 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2100      	movs	r1, #0
 80050c0:	4618      	mov	r0, r3
 80050c2:	f002 f881 	bl	80071c8 <SDIO_GetResponse>
 80050c6:	4602      	mov	r2, r0
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2104      	movs	r1, #4
 80050d2:	4618      	mov	r0, r3
 80050d4:	f002 f878 	bl	80071c8 <SDIO_GetResponse>
 80050d8:	4602      	mov	r2, r0
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2108      	movs	r1, #8
 80050e4:	4618      	mov	r0, r3
 80050e6:	f002 f86f 	bl	80071c8 <SDIO_GetResponse>
 80050ea:	4602      	mov	r2, r0
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	210c      	movs	r1, #12
 80050f6:	4618      	mov	r0, r3
 80050f8:	f002 f866 	bl	80071c8 <SDIO_GetResponse>
 80050fc:	4602      	mov	r2, r0
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2104      	movs	r1, #4
 8005108:	4618      	mov	r0, r3
 800510a:	f002 f85d 	bl	80071c8 <SDIO_GetResponse>
 800510e:	4603      	mov	r3, r0
 8005110:	0d1a      	lsrs	r2, r3, #20
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8005116:	f107 0310 	add.w	r3, r7, #16
 800511a:	4619      	mov	r1, r3
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7ff fc64 	bl	80049ea <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6819      	ldr	r1, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512a:	041b      	lsls	r3, r3, #16
 800512c:	f04f 0400 	mov.w	r4, #0
 8005130:	461a      	mov	r2, r3
 8005132:	4623      	mov	r3, r4
 8005134:	4608      	mov	r0, r1
 8005136:	f002 f961 	bl	80073fc <SDMMC_CmdSelDesel>
 800513a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800513c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800513e:	2b00      	cmp	r3, #0
 8005140:	d001      	beq.n	8005146 <SD_InitCard+0x16c>
  {
    return errorstate;
 8005142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005144:	e00e      	b.n	8005164 <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681d      	ldr	r5, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	466c      	mov	r4, sp
 800514e:	f103 0210 	add.w	r2, r3, #16
 8005152:	ca07      	ldmia	r2, {r0, r1, r2}
 8005154:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005158:	3304      	adds	r3, #4
 800515a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800515c:	4628      	mov	r0, r5
 800515e:	f001 ff97 	bl	8007090 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005162:	2300      	movs	r3, #0
}
 8005164:	4618      	mov	r0, r3
 8005166:	3740      	adds	r7, #64	; 0x40
 8005168:	46bd      	mov	sp, r7
 800516a:	bdb0      	pop	{r4, r5, r7, pc}

0800516c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005178:	2300      	movs	r3, #0
 800517a:	617b      	str	r3, [r7, #20]
 800517c:	2300      	movs	r3, #0
 800517e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005180:	2300      	movs	r3, #0
 8005182:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4618      	mov	r0, r3
 800518a:	f002 f95c 	bl	8007446 <SDMMC_CmdGoIdleState>
 800518e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <SD_PowerON+0x2e>
  {
    return errorstate;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	e08c      	b.n	80052b4 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f002 f971 	bl	8007486 <SDMMC_CmdOperCond>
 80051a4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d03d      	beq.n	8005228 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80051b2:	e032      	b.n	800521a <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	60ba      	str	r2, [r7, #8]
 80051ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051be:	4293      	cmp	r3, r2
 80051c0:	d102      	bne.n	80051c8 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80051c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80051c6:	e075      	b.n	80052b4 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2100      	movs	r1, #0
 80051ce:	4618      	mov	r0, r3
 80051d0:	f002 f97a 	bl	80074c8 <SDMMC_CmdAppCommand>
 80051d4:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d002      	beq.n	80051e2 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80051dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80051e0:	e068      	b.n	80052b4 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2100      	movs	r1, #0
 80051e8:	4618      	mov	r0, r3
 80051ea:	f002 f991 	bl	8007510 <SDMMC_CmdAppOperCommand>
 80051ee:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d002      	beq.n	80051fc <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80051f6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80051fa:	e05b      	b.n	80052b4 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2100      	movs	r1, #0
 8005202:	4618      	mov	r0, r3
 8005204:	f001 ffe0 	bl	80071c8 <SDIO_GetResponse>
 8005208:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	0fdb      	lsrs	r3, r3, #31
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <SD_PowerON+0xaa>
 8005212:	2301      	movs	r3, #1
 8005214:	e000      	b.n	8005218 <SD_PowerON+0xac>
 8005216:	2300      	movs	r3, #0
 8005218:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0c9      	beq.n	80051b4 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	645a      	str	r2, [r3, #68]	; 0x44
 8005226:	e044      	b.n	80052b2 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 800522e:	e031      	b.n	8005294 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	60ba      	str	r2, [r7, #8]
 8005236:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800523a:	4293      	cmp	r3, r2
 800523c:	d102      	bne.n	8005244 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800523e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005242:	e037      	b.n	80052b4 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2100      	movs	r1, #0
 800524a:	4618      	mov	r0, r3
 800524c:	f002 f93c 	bl	80074c8 <SDMMC_CmdAppCommand>
 8005250:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <SD_PowerON+0xf0>
      {
        return errorstate;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	e02b      	b.n	80052b4 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005264:	4618      	mov	r0, r3
 8005266:	f002 f953 	bl	8007510 <SDMMC_CmdAppOperCommand>
 800526a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <SD_PowerON+0x10a>
      {
        return errorstate;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	e01e      	b.n	80052b4 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2100      	movs	r1, #0
 800527c:	4618      	mov	r0, r3
 800527e:	f001 ffa3 	bl	80071c8 <SDIO_GetResponse>
 8005282:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	0fdb      	lsrs	r3, r3, #31
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <SD_PowerON+0x124>
 800528c:	2301      	movs	r3, #1
 800528e:	e000      	b.n	8005292 <SD_PowerON+0x126>
 8005290:	2300      	movs	r3, #0
 8005292:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0ca      	beq.n	8005230 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	645a      	str	r2, [r3, #68]	; 0x44
 80052aa:	e002      	b.n	80052b2 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3718      	adds	r7, #24
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}

080052bc <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80052c6:	2300      	movs	r3, #0
 80052c8:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d102      	bne.n	80052d6 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 80052d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80052d4:	e018      	b.n	8005308 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052de:	041b      	lsls	r3, r3, #16
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f002 f9e4 	bl	80076b0 <SDMMC_CmdSendStatus>
 80052e8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <SD_SendStatus+0x38>
  {
    return errorstate;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	e009      	b.n	8005308 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2100      	movs	r1, #0
 80052fa:	4618      	mov	r0, r3
 80052fc:	f001 ff64 	bl	80071c8 <SDIO_GetResponse>
 8005300:	4602      	mov	r2, r0
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005318:	2300      	movs	r3, #0
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	2300      	movs	r3, #0
 800531e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005320:	2300      	movs	r3, #0
 8005322:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2100      	movs	r1, #0
 800532a:	4618      	mov	r0, r3
 800532c:	f001 ff4c 	bl	80071c8 <SDIO_GetResponse>
 8005330:	4603      	mov	r3, r0
 8005332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005336:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800533a:	d102      	bne.n	8005342 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800533c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005340:	e02f      	b.n	80053a2 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005342:	f107 030c 	add.w	r3, r7, #12
 8005346:	4619      	mov	r1, r3
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f87b 	bl	8005444 <SD_FindSCR>
 800534e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d001      	beq.n	800535a <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	e023      	b.n	80053a2 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d01c      	beq.n	800539e <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800536c:	041b      	lsls	r3, r3, #16
 800536e:	4619      	mov	r1, r3
 8005370:	4610      	mov	r0, r2
 8005372:	f002 f8a9 	bl	80074c8 <SDMMC_CmdAppCommand>
 8005376:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	e00f      	b.n	80053a2 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2102      	movs	r1, #2
 8005388:	4618      	mov	r0, r3
 800538a:	f002 f8e6 	bl	800755a <SDMMC_CmdBusWidth>
 800538e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	e003      	b.n	80053a2 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 800539a:	2300      	movs	r3, #0
 800539c:	e001      	b.n	80053a2 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800539e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3718      	adds	r7, #24
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b086      	sub	sp, #24
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80053b2:	2300      	movs	r3, #0
 80053b4:	60fb      	str	r3, [r7, #12]
 80053b6:	2300      	movs	r3, #0
 80053b8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80053ba:	2300      	movs	r3, #0
 80053bc:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2100      	movs	r1, #0
 80053c4:	4618      	mov	r0, r3
 80053c6:	f001 feff 	bl	80071c8 <SDIO_GetResponse>
 80053ca:	4603      	mov	r3, r0
 80053cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053d4:	d102      	bne.n	80053dc <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80053d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053da:	e02f      	b.n	800543c <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80053dc:	f107 030c 	add.w	r3, r7, #12
 80053e0:	4619      	mov	r1, r3
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f82e 	bl	8005444 <SD_FindSCR>
 80053e8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d001      	beq.n	80053f4 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	e023      	b.n	800543c <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d01c      	beq.n	8005438 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005406:	041b      	lsls	r3, r3, #16
 8005408:	4619      	mov	r1, r3
 800540a:	4610      	mov	r0, r2
 800540c:	f002 f85c 	bl	80074c8 <SDMMC_CmdAppCommand>
 8005410:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	e00f      	b.n	800543c <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2100      	movs	r1, #0
 8005422:	4618      	mov	r0, r3
 8005424:	f002 f899 	bl	800755a <SDMMC_CmdBusWidth>
 8005428:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	e003      	b.n	800543c <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8005434:	2300      	movs	r3, #0
 8005436:	e001      	b.n	800543c <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005438:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800543c:	4618      	mov	r0, r3
 800543e:	3718      	adds	r7, #24
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005444:	b590      	push	{r4, r7, lr}
 8005446:	b08f      	sub	sp, #60	; 0x3c
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800544e:	2300      	movs	r3, #0
 8005450:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8005452:	f7fb fdcf 	bl	8000ff4 <HAL_GetTick>
 8005456:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8005458:	2300      	movs	r3, #0
 800545a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]
 8005460:	2300      	movs	r3, #0
 8005462:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2108      	movs	r1, #8
 800546a:	4618      	mov	r0, r3
 800546c:	f001 feed 	bl	800724a <SDMMC_CmdBlockLength>
 8005470:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8005472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <SD_FindSCR+0x38>
  {
    return errorstate;
 8005478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800547a:	e0a7      	b.n	80055cc <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005484:	041b      	lsls	r3, r3, #16
 8005486:	4619      	mov	r1, r3
 8005488:	4610      	mov	r0, r2
 800548a:	f002 f81d 	bl	80074c8 <SDMMC_CmdAppCommand>
 800548e:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8005490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005492:	2b00      	cmp	r3, #0
 8005494:	d001      	beq.n	800549a <SD_FindSCR+0x56>
  {
    return errorstate;
 8005496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005498:	e098      	b.n	80055cc <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800549a:	f04f 33ff 	mov.w	r3, #4294967295
 800549e:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 80054a0:	2308      	movs	r3, #8
 80054a2:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80054a4:	2330      	movs	r3, #48	; 0x30
 80054a6:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80054a8:	2302      	movs	r3, #2
 80054aa:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80054ac:	2300      	movs	r3, #0
 80054ae:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 80054b0:	2301      	movs	r3, #1
 80054b2:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f107 0214 	add.w	r2, r7, #20
 80054bc:	4611      	mov	r1, r2
 80054be:	4618      	mov	r0, r3
 80054c0:	f001 fe97 	bl	80071f2 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f002 f86a 	bl	80075a2 <SDMMC_CmdSendSCR>
 80054ce:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80054d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d022      	beq.n	800551c <SD_FindSCR+0xd8>
  {
    return errorstate;
 80054d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d8:	e078      	b.n	80055cc <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d00e      	beq.n	8005506 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80054e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	f107 020c 	add.w	r2, r7, #12
 80054f0:	18d4      	adds	r4, r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 fdf5 	bl	80070e6 <SDIO_ReadFIFO>
 80054fc:	4603      	mov	r3, r0
 80054fe:	6023      	str	r3, [r4, #0]
      index++;
 8005500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005502:	3301      	adds	r3, #1
 8005504:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005506:	f7fb fd75 	bl	8000ff4 <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005514:	d102      	bne.n	800551c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005516:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800551a:	e057      	b.n	80055cc <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005522:	f240 432a 	movw	r3, #1066	; 0x42a
 8005526:	4013      	ands	r3, r2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d0d6      	beq.n	80054da <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005532:	f003 0308 	and.w	r3, r3, #8
 8005536:	2b00      	cmp	r3, #0
 8005538:	d005      	beq.n	8005546 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2208      	movs	r2, #8
 8005540:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005542:	2308      	movs	r3, #8
 8005544:	e042      	b.n	80055cc <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d005      	beq.n	8005560 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2202      	movs	r2, #2
 800555a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800555c:	2302      	movs	r3, #2
 800555e:	e035      	b.n	80055cc <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d005      	beq.n	800557a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2220      	movs	r2, #32
 8005574:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8005576:	2320      	movs	r3, #32
 8005578:	e028      	b.n	80055cc <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005582:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	3304      	adds	r3, #4
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	0611      	lsls	r1, r2, #24
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	0212      	lsls	r2, r2, #8
 8005590:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 8005594:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	0a12      	lsrs	r2, r2, #8
 800559a:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 800559e:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	0e12      	lsrs	r2, r2, #24
 80055a4:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80055a6:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	061a      	lsls	r2, r3, #24
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	021b      	lsls	r3, r3, #8
 80055b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80055b4:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	0a1b      	lsrs	r3, r3, #8
 80055ba:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80055be:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	0e1b      	lsrs	r3, r3, #24
 80055c4:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	373c      	adds	r7, #60	; 0x3c
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd90      	pop	{r4, r7, pc}

080055d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e055      	b.n	8005692 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d106      	bne.n	8005606 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f005 fbbf 	bl	800ad84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6812      	ldr	r2, [r2, #0]
 8005616:	6812      	ldr	r2, [r2, #0]
 8005618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800561c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	6851      	ldr	r1, [r2, #4]
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	6892      	ldr	r2, [r2, #8]
 800562a:	4311      	orrs	r1, r2
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	68d2      	ldr	r2, [r2, #12]
 8005630:	4311      	orrs	r1, r2
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	6912      	ldr	r2, [r2, #16]
 8005636:	4311      	orrs	r1, r2
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6952      	ldr	r2, [r2, #20]
 800563c:	4311      	orrs	r1, r2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	6992      	ldr	r2, [r2, #24]
 8005642:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005646:	4311      	orrs	r1, r2
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	69d2      	ldr	r2, [r2, #28]
 800564c:	4311      	orrs	r1, r2
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6a12      	ldr	r2, [r2, #32]
 8005652:	4311      	orrs	r1, r2
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005658:	430a      	orrs	r2, r1
 800565a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	6992      	ldr	r2, [r2, #24]
 8005664:	0c12      	lsrs	r2, r2, #16
 8005666:	f002 0104 	and.w	r1, r2, #4
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800566e:	430a      	orrs	r2, r1
 8005670:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	6812      	ldr	r2, [r2, #0]
 800567a:	69d2      	ldr	r2, [r2, #28]
 800567c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005680:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3708      	adds	r7, #8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}

0800569a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	b088      	sub	sp, #32
 800569e:	af00      	add	r7, sp, #0
 80056a0:	60f8      	str	r0, [r7, #12]
 80056a2:	60b9      	str	r1, [r7, #8]
 80056a4:	603b      	str	r3, [r7, #0]
 80056a6:	4613      	mov	r3, r2
 80056a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056aa:	2300      	movs	r3, #0
 80056ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d101      	bne.n	80056bc <HAL_SPI_Transmit+0x22>
 80056b8:	2302      	movs	r3, #2
 80056ba:	e11c      	b.n	80058f6 <HAL_SPI_Transmit+0x25c>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056c4:	f7fb fc96 	bl	8000ff4 <HAL_GetTick>
 80056c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80056ca:	88fb      	ldrh	r3, [r7, #6]
 80056cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d002      	beq.n	80056e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80056da:	2302      	movs	r3, #2
 80056dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056de:	e101      	b.n	80058e4 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <HAL_SPI_Transmit+0x52>
 80056e6:	88fb      	ldrh	r3, [r7, #6]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d102      	bne.n	80056f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056f0:	e0f8      	b.n	80058e4 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2203      	movs	r2, #3
 80056f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	88fa      	ldrh	r2, [r7, #6]
 800570a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005738:	d107      	bne.n	800574a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	6812      	ldr	r2, [r2, #0]
 8005744:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005748:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005754:	2b40      	cmp	r3, #64	; 0x40
 8005756:	d007      	beq.n	8005768 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	6812      	ldr	r2, [r2, #0]
 8005760:	6812      	ldr	r2, [r2, #0]
 8005762:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005766:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005770:	d14b      	bne.n	800580a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <HAL_SPI_Transmit+0xe6>
 800577a:	8afb      	ldrh	r3, [r7, #22]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d13e      	bne.n	80057fe <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005788:	8812      	ldrh	r2, [r2, #0]
 800578a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005790:	1c9a      	adds	r2, r3, #2
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057a4:	e02b      	b.n	80057fe <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d112      	bne.n	80057da <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80057bc:	8812      	ldrh	r2, [r2, #0]
 80057be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c4:	1c9a      	adds	r2, r3, #2
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	3b01      	subs	r3, #1
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	86da      	strh	r2, [r3, #54]	; 0x36
 80057d8:	e011      	b.n	80057fe <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057da:	f7fb fc0b 	bl	8000ff4 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	1ad2      	subs	r2, r2, r3
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d303      	bcc.n	80057f2 <HAL_SPI_Transmit+0x158>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f0:	d102      	bne.n	80057f8 <HAL_SPI_Transmit+0x15e>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d102      	bne.n	80057fe <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057fc:	e072      	b.n	80058e4 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005802:	b29b      	uxth	r3, r3
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1ce      	bne.n	80057a6 <HAL_SPI_Transmit+0x10c>
 8005808:	e04c      	b.n	80058a4 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <HAL_SPI_Transmit+0x17e>
 8005812:	8afb      	ldrh	r3, [r7, #22]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d140      	bne.n	800589a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	330c      	adds	r3, #12
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005822:	7812      	ldrb	r2, [r2, #0]
 8005824:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005834:	b29b      	uxth	r3, r3
 8005836:	3b01      	subs	r3, #1
 8005838:	b29a      	uxth	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800583e:	e02c      	b.n	800589a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b02      	cmp	r3, #2
 800584c:	d113      	bne.n	8005876 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005858:	7812      	ldrb	r2, [r2, #0]
 800585a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005860:	1c5a      	adds	r2, r3, #1
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800586a:	b29b      	uxth	r3, r3
 800586c:	3b01      	subs	r3, #1
 800586e:	b29a      	uxth	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	86da      	strh	r2, [r3, #54]	; 0x36
 8005874:	e011      	b.n	800589a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005876:	f7fb fbbd 	bl	8000ff4 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	1ad2      	subs	r2, r2, r3
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	429a      	cmp	r2, r3
 8005884:	d303      	bcc.n	800588e <HAL_SPI_Transmit+0x1f4>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588c:	d102      	bne.n	8005894 <HAL_SPI_Transmit+0x1fa>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005898:	e024      	b.n	80058e4 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800589e:	b29b      	uxth	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1cd      	bne.n	8005840 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	6839      	ldr	r1, [r7, #0]
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 fd85 	bl	80063b8 <SPI_EndRxTxTransaction>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d10a      	bne.n	80058d8 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058c2:	2300      	movs	r3, #0
 80058c4:	613b      	str	r3, [r7, #16]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	613b      	str	r3, [r7, #16]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	613b      	str	r3, [r7, #16]
 80058d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d001      	beq.n	80058e4 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3720      	adds	r7, #32
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058fe:	b580      	push	{r7, lr}
 8005900:	b088      	sub	sp, #32
 8005902:	af02      	add	r7, sp, #8
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	603b      	str	r3, [r7, #0]
 800590a:	4613      	mov	r3, r2
 800590c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800590e:	2300      	movs	r3, #0
 8005910:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800591a:	d112      	bne.n	8005942 <HAL_SPI_Receive+0x44>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10e      	bne.n	8005942 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2204      	movs	r2, #4
 8005928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800592c:	88fa      	ldrh	r2, [r7, #6]
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	4613      	mov	r3, r2
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	68b9      	ldr	r1, [r7, #8]
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 f8e6 	bl	8005b0a <HAL_SPI_TransmitReceive>
 800593e:	4603      	mov	r3, r0
 8005940:	e0df      	b.n	8005b02 <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_SPI_Receive+0x52>
 800594c:	2302      	movs	r3, #2
 800594e:	e0d8      	b.n	8005b02 <HAL_SPI_Receive+0x204>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005958:	f7fb fb4c 	bl	8000ff4 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d002      	beq.n	8005970 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800596a:	2302      	movs	r3, #2
 800596c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800596e:	e0bf      	b.n	8005af0 <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d002      	beq.n	800597c <HAL_SPI_Receive+0x7e>
 8005976:	88fb      	ldrh	r3, [r7, #6]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d102      	bne.n	8005982 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005980:	e0b6      	b.n	8005af0 <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2204      	movs	r2, #4
 8005986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	88fa      	ldrh	r2, [r7, #6]
 800599a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	88fa      	ldrh	r2, [r7, #6]
 80059a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059c8:	d107      	bne.n	80059da <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	6812      	ldr	r2, [r2, #0]
 80059d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80059d8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e4:	2b40      	cmp	r3, #64	; 0x40
 80059e6:	d007      	beq.n	80059f8 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	6812      	ldr	r2, [r2, #0]
 80059f0:	6812      	ldr	r2, [r2, #0]
 80059f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059f6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d161      	bne.n	8005ac4 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a00:	e02d      	b.n	8005a5e <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d114      	bne.n	8005a3a <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	6812      	ldr	r2, [r2, #0]
 8005a18:	320c      	adds	r2, #12
 8005a1a:	7812      	ldrb	r2, [r2, #0]
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	3b01      	subs	r3, #1
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a38:	e011      	b.n	8005a5e <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a3a:	f7fb fadb 	bl	8000ff4 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad2      	subs	r2, r2, r3
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d303      	bcc.n	8005a52 <HAL_SPI_Receive+0x154>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a50:	d102      	bne.n	8005a58 <HAL_SPI_Receive+0x15a>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d102      	bne.n	8005a5e <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a5c:	e048      	b.n	8005af0 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1cc      	bne.n	8005a02 <HAL_SPI_Receive+0x104>
 8005a68:	e031      	b.n	8005ace <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d113      	bne.n	8005aa0 <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	68d2      	ldr	r2, [r2, #12]
 8005a82:	b292      	uxth	r2, r2
 8005a84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8a:	1c9a      	adds	r2, r3, #2
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a9e:	e011      	b.n	8005ac4 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aa0:	f7fb faa8 	bl	8000ff4 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	1ad2      	subs	r2, r2, r3
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d303      	bcc.n	8005ab8 <HAL_SPI_Receive+0x1ba>
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab6:	d102      	bne.n	8005abe <HAL_SPI_Receive+0x1c0>
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d102      	bne.n	8005ac4 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005ac2:	e015      	b.n	8005af0 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1cd      	bne.n	8005a6a <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	6839      	ldr	r1, [r7, #0]
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f000 fc0a 	bl	80062ec <SPI_EndRxTransaction>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d002      	beq.n	8005ae4 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d001      	beq.n	8005af0 <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3718      	adds	r7, #24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b08c      	sub	sp, #48	; 0x30
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
 8005b16:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d101      	bne.n	8005b30 <HAL_SPI_TransmitReceive+0x26>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	e188      	b.n	8005e42 <HAL_SPI_TransmitReceive+0x338>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b38:	f7fb fa5c 	bl	8000ff4 <HAL_GetTick>
 8005b3c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b4e:	887b      	ldrh	r3, [r7, #2]
 8005b50:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d00f      	beq.n	8005b7a <HAL_SPI_TransmitReceive+0x70>
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b60:	d107      	bne.n	8005b72 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d103      	bne.n	8005b72 <HAL_SPI_TransmitReceive+0x68>
 8005b6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b6e:	2b04      	cmp	r3, #4
 8005b70:	d003      	beq.n	8005b7a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b72:	2302      	movs	r3, #2
 8005b74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b78:	e159      	b.n	8005e2e <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d005      	beq.n	8005b8c <HAL_SPI_TransmitReceive+0x82>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d002      	beq.n	8005b8c <HAL_SPI_TransmitReceive+0x82>
 8005b86:	887b      	ldrh	r3, [r7, #2]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d103      	bne.n	8005b94 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b92:	e14c      	b.n	8005e2e <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d003      	beq.n	8005ba8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2205      	movs	r2, #5
 8005ba4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	887a      	ldrh	r2, [r7, #2]
 8005bb8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	887a      	ldrh	r2, [r7, #2]
 8005bbe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	887a      	ldrh	r2, [r7, #2]
 8005bca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	887a      	ldrh	r2, [r7, #2]
 8005bd0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be8:	2b40      	cmp	r3, #64	; 0x40
 8005bea:	d007      	beq.n	8005bfc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	6812      	ldr	r2, [r2, #0]
 8005bf4:	6812      	ldr	r2, [r2, #0]
 8005bf6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c04:	d178      	bne.n	8005cf8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d002      	beq.n	8005c14 <HAL_SPI_TransmitReceive+0x10a>
 8005c0e:	8b7b      	ldrh	r3, [r7, #26]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d166      	bne.n	8005ce2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005c1c:	8812      	ldrh	r2, [r2, #0]
 8005c1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c24:	1c9a      	adds	r2, r3, #2
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c38:	e053      	b.n	8005ce2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d11b      	bne.n	8005c80 <HAL_SPI_TransmitReceive+0x176>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d016      	beq.n	8005c80 <HAL_SPI_TransmitReceive+0x176>
 8005c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d113      	bne.n	8005c80 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005c60:	8812      	ldrh	r2, [r2, #0]
 8005c62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c68:	1c9a      	adds	r2, r3, #2
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d119      	bne.n	8005cc2 <HAL_SPI_TransmitReceive+0x1b8>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d014      	beq.n	8005cc2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	68d2      	ldr	r2, [r2, #12]
 8005ca2:	b292      	uxth	r2, r2
 8005ca4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005caa:	1c9a      	adds	r2, r3, #2
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005cc2:	f7fb f997 	bl	8000ff4 <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	1ad2      	subs	r2, r2, r3
 8005ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d307      	bcc.n	8005ce2 <HAL_SPI_TransmitReceive+0x1d8>
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd8:	d003      	beq.n	8005ce2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005ce0:	e0a5      	b.n	8005e2e <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1a6      	bne.n	8005c3a <HAL_SPI_TransmitReceive+0x130>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1a1      	bne.n	8005c3a <HAL_SPI_TransmitReceive+0x130>
 8005cf6:	e07c      	b.n	8005df2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d002      	beq.n	8005d06 <HAL_SPI_TransmitReceive+0x1fc>
 8005d00:	8b7b      	ldrh	r3, [r7, #26]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d16b      	bne.n	8005dde <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	330c      	adds	r3, #12
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005d10:	7812      	ldrb	r2, [r2, #0]
 8005d12:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d2c:	e057      	b.n	8005dde <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d11c      	bne.n	8005d76 <HAL_SPI_TransmitReceive+0x26c>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d017      	beq.n	8005d76 <HAL_SPI_TransmitReceive+0x26c>
 8005d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d114      	bne.n	8005d76 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	330c      	adds	r3, #12
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005d56:	7812      	ldrb	r2, [r2, #0]
 8005d58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5e:	1c5a      	adds	r2, r3, #1
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d119      	bne.n	8005db8 <HAL_SPI_TransmitReceive+0x2ae>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d014      	beq.n	8005db8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	68d2      	ldr	r2, [r2, #12]
 8005d98:	b2d2      	uxtb	r2, r2
 8005d9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	3b01      	subs	r3, #1
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005db4:	2301      	movs	r3, #1
 8005db6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005db8:	f7fb f91c 	bl	8000ff4 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc0:	1ad2      	subs	r2, r2, r3
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d303      	bcc.n	8005dd0 <HAL_SPI_TransmitReceive+0x2c6>
 8005dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dce:	d102      	bne.n	8005dd6 <HAL_SPI_TransmitReceive+0x2cc>
 8005dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d103      	bne.n	8005dde <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005ddc:	e027      	b.n	8005e2e <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1a2      	bne.n	8005d2e <HAL_SPI_TransmitReceive+0x224>
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d19d      	bne.n	8005d2e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005df4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 fade 	bl	80063b8 <SPI_EndRxTxTransaction>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d006      	beq.n	8005e10 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005e0e:	e00e      	b.n	8005e2e <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10a      	bne.n	8005e2e <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e18:	2300      	movs	r3, #0
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	617b      	str	r3, [r7, #20]
 8005e2c:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3730      	adds	r7, #48	; 0x30
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
	...

08005e4c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b086      	sub	sp, #24
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
 8005e58:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d101      	bne.n	8005e6c <HAL_SPI_TransmitReceive_DMA+0x20>
 8005e68:	2302      	movs	r3, #2
 8005e6a:	e0e3      	b.n	8006034 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e7a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005e82:	7dbb      	ldrb	r3, [r7, #22]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d00d      	beq.n	8005ea4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e8e:	d106      	bne.n	8005e9e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d102      	bne.n	8005e9e <HAL_SPI_TransmitReceive_DMA+0x52>
 8005e98:	7dbb      	ldrb	r3, [r7, #22]
 8005e9a:	2b04      	cmp	r3, #4
 8005e9c:	d002      	beq.n	8005ea4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ea2:	e0c2      	b.n	800602a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d005      	beq.n	8005eb6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005eb0:	887b      	ldrh	r3, [r7, #2]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d102      	bne.n	8005ebc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005eba:	e0b6      	b.n	800602a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b04      	cmp	r3, #4
 8005ec6:	d003      	beq.n	8005ed0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2205      	movs	r2, #5
 8005ecc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	68ba      	ldr	r2, [r7, #8]
 8005eda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	887a      	ldrh	r2, [r7, #2]
 8005ee0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	887a      	ldrh	r2, [r7, #2]
 8005ee6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	887a      	ldrh	r2, [r7, #2]
 8005ef2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	887a      	ldrh	r2, [r7, #2]
 8005ef8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	d108      	bne.n	8005f24 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f16:	4a49      	ldr	r2, [pc, #292]	; (800603c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005f18:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f1e:	4a48      	ldr	r2, [pc, #288]	; (8006040 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005f20:	63da      	str	r2, [r3, #60]	; 0x3c
 8005f22:	e007      	b.n	8005f34 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f28:	4a46      	ldr	r2, [pc, #280]	; (8006044 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8005f2a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f30:	4a45      	ldr	r2, [pc, #276]	; (8006048 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8005f32:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f38:	4a44      	ldr	r2, [pc, #272]	; (800604c <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005f3a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f40:	2200      	movs	r2, #0
 8005f42:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	330c      	adds	r3, #12
 8005f4e:	4619      	mov	r1, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f54:	461a      	mov	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	f7fb fcda 	bl	8001914 <HAL_DMA_Start_IT>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00c      	beq.n	8005f80 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f6a:	f043 0210 	orr.w	r2, r3, #16
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005f7e:	e054      	b.n	800602a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	6812      	ldr	r2, [r2, #0]
 8005f88:	6852      	ldr	r2, [r2, #4]
 8005f8a:	f042 0201 	orr.w	r2, r2, #1
 8005f8e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f94:	2200      	movs	r2, #0
 8005f96:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fac:	2200      	movs	r2, #0
 8005fae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb8:	4619      	mov	r1, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	330c      	adds	r3, #12
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	f7fb fca4 	bl	8001914 <HAL_DMA_Start_IT>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00c      	beq.n	8005fec <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd6:	f043 0210 	orr.w	r2, r3, #16
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005fea:	e01e      	b.n	800602a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ff6:	2b40      	cmp	r3, #64	; 0x40
 8005ff8:	d007      	beq.n	800600a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	6812      	ldr	r2, [r2, #0]
 8006002:	6812      	ldr	r2, [r2, #0]
 8006004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006008:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	6812      	ldr	r2, [r2, #0]
 8006012:	6852      	ldr	r2, [r2, #4]
 8006014:	f042 0220 	orr.w	r2, r2, #32
 8006018:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	6812      	ldr	r2, [r2, #0]
 8006022:	6852      	ldr	r2, [r2, #4]
 8006024:	f042 0202 	orr.w	r2, r2, #2
 8006028:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006032:	7dfb      	ldrb	r3, [r7, #23]
}
 8006034:	4618      	mov	r0, r3
 8006036:	3718      	adds	r7, #24
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	080061a1 	.word	0x080061a1
 8006040:	0800608d 	.word	0x0800608d
 8006044:	080061bd 	.word	0x080061bd
 8006048:	08006111 	.word	0x08006111
 800604c:	080061d9 	.word	0x080061d9

08006050 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006098:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800609a:	f7fa ffab 	bl	8000ff4 <HAL_GetTick>
 800609e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ae:	d029      	beq.n	8006104 <SPI_DMAReceiveCplt+0x78>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	6852      	ldr	r2, [r2, #4]
 80060ba:	f022 0220 	bic.w	r2, r2, #32
 80060be:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	6812      	ldr	r2, [r2, #0]
 80060c8:	6852      	ldr	r2, [r2, #4]
 80060ca:	f022 0203 	bic.w	r2, r2, #3
 80060ce:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	2164      	movs	r1, #100	; 0x64
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f000 f909 	bl	80062ec <SPI_EndRxTransaction>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d002      	beq.n	80060e6 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2220      	movs	r2, #32
 80060e4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d003      	beq.n	8006104 <SPI_DMAReceiveCplt+0x78>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f004 fac9 	bl	800a694 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006102:	e002      	b.n	800610a <SPI_DMAReceiveCplt+0x7e>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f7ff ffa3 	bl	8006050 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611c:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800611e:	f7fa ff69 	bl	8000ff4 <HAL_GetTick>
 8006122:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006132:	d02f      	beq.n	8006194 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	6812      	ldr	r2, [r2, #0]
 800613c:	6852      	ldr	r2, [r2, #4]
 800613e:	f022 0220 	bic.w	r2, r2, #32
 8006142:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	2164      	movs	r1, #100	; 0x64
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f000 f935 	bl	80063b8 <SPI_EndRxTxTransaction>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d005      	beq.n	8006160 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006158:	f043 0220 	orr.w	r2, r3, #32
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	6812      	ldr	r2, [r2, #0]
 8006168:	6852      	ldr	r2, [r2, #4]
 800616a:	f022 0203 	bic.w	r2, r2, #3
 800616e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006188:	2b00      	cmp	r3, #0
 800618a:	d003      	beq.n	8006194 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f004 fa81 	bl	800a694 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006192:	e002      	b.n	800619a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f004 fa53 	bl	800a640 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ac:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7ff ff58 	bl	8006064 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f7ff ff54 	bl	8006078 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061d0:	bf00      	nop
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	6812      	ldr	r2, [r2, #0]
 80061ee:	6852      	ldr	r2, [r2, #4]
 80061f0:	f022 0203 	bic.w	r2, r2, #3
 80061f4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061fa:	f043 0210 	orr.w	r2, r3, #16
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f004 fa42 	bl	800a694 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006210:	bf00      	nop
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	603b      	str	r3, [r7, #0]
 8006224:	4613      	mov	r3, r2
 8006226:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006228:	e04c      	b.n	80062c4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006230:	d048      	beq.n	80062c4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006232:	f7fa fedf 	bl	8000ff4 <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	1ad2      	subs	r2, r2, r3
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	429a      	cmp	r2, r3
 8006240:	d202      	bcs.n	8006248 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d13d      	bne.n	80062c4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	6812      	ldr	r2, [r2, #0]
 8006250:	6852      	ldr	r2, [r2, #4]
 8006252:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006256:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006260:	d111      	bne.n	8006286 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800626a:	d004      	beq.n	8006276 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006274:	d107      	bne.n	8006286 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	6812      	ldr	r2, [r2, #0]
 800627e:	6812      	ldr	r2, [r2, #0]
 8006280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006284:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800628a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800628e:	d10f      	bne.n	80062b0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	6812      	ldr	r2, [r2, #0]
 8006298:	6812      	ldr	r2, [r2, #0]
 800629a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	6812      	ldr	r2, [r2, #0]
 80062a8:	6812      	ldr	r2, [r2, #0]
 80062aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e00f      	b.n	80062e4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	401a      	ands	r2, r3
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	bf0c      	ite	eq
 80062d4:	2301      	moveq	r3, #1
 80062d6:	2300      	movne	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	461a      	mov	r2, r3
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d1a3      	bne.n	800622a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af02      	add	r7, sp, #8
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006300:	d111      	bne.n	8006326 <SPI_EndRxTransaction+0x3a>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800630a:	d004      	beq.n	8006316 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006314:	d107      	bne.n	8006326 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	6812      	ldr	r2, [r2, #0]
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006324:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800632e:	d12a      	bne.n	8006386 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006338:	d012      	beq.n	8006360 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2200      	movs	r2, #0
 8006342:	2180      	movs	r1, #128	; 0x80
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f7ff ff67 	bl	8006218 <SPI_WaitFlagStateUntilTimeout>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d02d      	beq.n	80063ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006354:	f043 0220 	orr.w	r2, r3, #32
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e026      	b.n	80063ae <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	9300      	str	r3, [sp, #0]
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	2200      	movs	r2, #0
 8006368:	2101      	movs	r1, #1
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f7ff ff54 	bl	8006218 <SPI_WaitFlagStateUntilTimeout>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d01a      	beq.n	80063ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800637a:	f043 0220 	orr.w	r2, r3, #32
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e013      	b.n	80063ae <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	2200      	movs	r2, #0
 800638e:	2101      	movs	r1, #1
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f7ff ff41 	bl	8006218 <SPI_WaitFlagStateUntilTimeout>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d007      	beq.n	80063ac <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063a0:	f043 0220 	orr.w	r2, r3, #32
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e000      	b.n	80063ae <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b088      	sub	sp, #32
 80063bc:	af02      	add	r7, sp, #8
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80063c4:	4b1b      	ldr	r3, [pc, #108]	; (8006434 <SPI_EndRxTxTransaction+0x7c>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a1b      	ldr	r2, [pc, #108]	; (8006438 <SPI_EndRxTxTransaction+0x80>)
 80063ca:	fba2 2303 	umull	r2, r3, r2, r3
 80063ce:	0d5b      	lsrs	r3, r3, #21
 80063d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80063d4:	fb02 f303 	mul.w	r3, r2, r3
 80063d8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063e2:	d112      	bne.n	800640a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2200      	movs	r2, #0
 80063ec:	2180      	movs	r1, #128	; 0x80
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f7ff ff12 	bl	8006218 <SPI_WaitFlagStateUntilTimeout>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d016      	beq.n	8006428 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063fe:	f043 0220 	orr.w	r2, r3, #32
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e00f      	b.n	800642a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d00a      	beq.n	8006426 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	3b01      	subs	r3, #1
 8006414:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006420:	2b80      	cmp	r3, #128	; 0x80
 8006422:	d0f2      	beq.n	800640a <SPI_EndRxTxTransaction+0x52>
 8006424:	e000      	b.n	8006428 <SPI_EndRxTxTransaction+0x70>
        break;
 8006426:	bf00      	nop
  }

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	2000001c 	.word	0x2000001c
 8006438:	165e9f81 	.word	0x165e9f81

0800643c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e01d      	b.n	800648a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d106      	bne.n	8006468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f004 fdd6 	bl	800b014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	3304      	adds	r3, #4
 8006478:	4619      	mov	r1, r3
 800647a:	4610      	mov	r0, r2
 800647c:	f000 fa1e 	bl	80068bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006492:	b480      	push	{r7}
 8006494:	b085      	sub	sp, #20
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	6812      	ldr	r2, [r2, #0]
 80064a2:	68d2      	ldr	r2, [r2, #12]
 80064a4:	f042 0201 	orr.w	r2, r2, #1
 80064a8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f003 0307 	and.w	r3, r3, #7
 80064b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2b06      	cmp	r3, #6
 80064ba:	d007      	beq.n	80064cc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	6812      	ldr	r2, [r2, #0]
 80064c4:	6812      	ldr	r2, [r2, #0]
 80064c6:	f042 0201 	orr.w	r2, r2, #1
 80064ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3714      	adds	r7, #20
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b082      	sub	sp, #8
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d122      	bne.n	8006536 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d11b      	bne.n	8006536 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f06f 0202 	mvn.w	r2, #2
 8006506:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	f003 0303 	and.w	r3, r3, #3
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f9af 	bl	8006880 <HAL_TIM_IC_CaptureCallback>
 8006522:	e005      	b.n	8006530 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f9a1 	bl	800686c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f9b2 	bl	8006894 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b04      	cmp	r3, #4
 8006542:	d122      	bne.n	800658a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b04      	cmp	r3, #4
 8006550:	d11b      	bne.n	800658a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f06f 0204 	mvn.w	r2, #4
 800655a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800656c:	2b00      	cmp	r3, #0
 800656e:	d003      	beq.n	8006578 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f985 	bl	8006880 <HAL_TIM_IC_CaptureCallback>
 8006576:	e005      	b.n	8006584 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f977 	bl	800686c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 f988 	bl	8006894 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	f003 0308 	and.w	r3, r3, #8
 8006594:	2b08      	cmp	r3, #8
 8006596:	d122      	bne.n	80065de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b08      	cmp	r3, #8
 80065a4:	d11b      	bne.n	80065de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f06f 0208 	mvn.w	r2, #8
 80065ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2204      	movs	r2, #4
 80065b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69db      	ldr	r3, [r3, #28]
 80065bc:	f003 0303 	and.w	r3, r3, #3
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d003      	beq.n	80065cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 f95b 	bl	8006880 <HAL_TIM_IC_CaptureCallback>
 80065ca:	e005      	b.n	80065d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 f94d 	bl	800686c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f95e 	bl	8006894 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	f003 0310 	and.w	r3, r3, #16
 80065e8:	2b10      	cmp	r3, #16
 80065ea:	d122      	bne.n	8006632 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f003 0310 	and.w	r3, r3, #16
 80065f6:	2b10      	cmp	r3, #16
 80065f8:	d11b      	bne.n	8006632 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f06f 0210 	mvn.w	r2, #16
 8006602:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2208      	movs	r2, #8
 8006608:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69db      	ldr	r3, [r3, #28]
 8006610:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 f931 	bl	8006880 <HAL_TIM_IC_CaptureCallback>
 800661e:	e005      	b.n	800662c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f923 	bl	800686c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f934 	bl	8006894 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b01      	cmp	r3, #1
 800663e:	d10e      	bne.n	800665e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b01      	cmp	r3, #1
 800664c:	d107      	bne.n	800665e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f06f 0201 	mvn.w	r2, #1
 8006656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f8fd 	bl	8006858 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006668:	2b80      	cmp	r3, #128	; 0x80
 800666a:	d10e      	bne.n	800668a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006676:	2b80      	cmp	r3, #128	; 0x80
 8006678:	d107      	bne.n	800668a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 faa2 	bl	8006bce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	691b      	ldr	r3, [r3, #16]
 8006690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006694:	2b40      	cmp	r3, #64	; 0x40
 8006696:	d10e      	bne.n	80066b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a2:	2b40      	cmp	r3, #64	; 0x40
 80066a4:	d107      	bne.n	80066b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f8f9 	bl	80068a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	f003 0320 	and.w	r3, r3, #32
 80066c0:	2b20      	cmp	r3, #32
 80066c2:	d10e      	bne.n	80066e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	f003 0320 	and.w	r3, r3, #32
 80066ce:	2b20      	cmp	r3, #32
 80066d0:	d107      	bne.n	80066e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f06f 0220 	mvn.w	r2, #32
 80066da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 fa6c 	bl	8006bba <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066e2:	bf00      	nop
 80066e4:	3708      	adds	r7, #8
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b084      	sub	sp, #16
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
 80066f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d101      	bne.n	8006702 <HAL_TIM_ConfigClockSource+0x18>
 80066fe:	2302      	movs	r3, #2
 8006700:	e0a6      	b.n	8006850 <HAL_TIM_ConfigClockSource+0x166>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2202      	movs	r2, #2
 800670e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006720:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006728:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b40      	cmp	r3, #64	; 0x40
 8006738:	d067      	beq.n	800680a <HAL_TIM_ConfigClockSource+0x120>
 800673a:	2b40      	cmp	r3, #64	; 0x40
 800673c:	d80b      	bhi.n	8006756 <HAL_TIM_ConfigClockSource+0x6c>
 800673e:	2b10      	cmp	r3, #16
 8006740:	d073      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x140>
 8006742:	2b10      	cmp	r3, #16
 8006744:	d802      	bhi.n	800674c <HAL_TIM_ConfigClockSource+0x62>
 8006746:	2b00      	cmp	r3, #0
 8006748:	d06f      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800674a:	e078      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800674c:	2b20      	cmp	r3, #32
 800674e:	d06c      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x140>
 8006750:	2b30      	cmp	r3, #48	; 0x30
 8006752:	d06a      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006754:	e073      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006756:	2b70      	cmp	r3, #112	; 0x70
 8006758:	d00d      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0x8c>
 800675a:	2b70      	cmp	r3, #112	; 0x70
 800675c:	d804      	bhi.n	8006768 <HAL_TIM_ConfigClockSource+0x7e>
 800675e:	2b50      	cmp	r3, #80	; 0x50
 8006760:	d033      	beq.n	80067ca <HAL_TIM_ConfigClockSource+0xe0>
 8006762:	2b60      	cmp	r3, #96	; 0x60
 8006764:	d041      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006766:	e06a      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006768:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800676c:	d066      	beq.n	800683c <HAL_TIM_ConfigClockSource+0x152>
 800676e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006772:	d017      	beq.n	80067a4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006774:	e063      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6818      	ldr	r0, [r3, #0]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	6899      	ldr	r1, [r3, #8]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f000 f9b3 	bl	8006af0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006798:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	609a      	str	r2, [r3, #8]
      break;
 80067a2:	e04c      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6818      	ldr	r0, [r3, #0]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	6899      	ldr	r1, [r3, #8]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f000 f99c 	bl	8006af0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	687a      	ldr	r2, [r7, #4]
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	6892      	ldr	r2, [r2, #8]
 80067c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067c6:	609a      	str	r2, [r3, #8]
      break;
 80067c8:	e039      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6859      	ldr	r1, [r3, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	461a      	mov	r2, r3
 80067d8:	f000 f910 	bl	80069fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2150      	movs	r1, #80	; 0x50
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 f969 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 80067e8:	e029      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	6859      	ldr	r1, [r3, #4]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	461a      	mov	r2, r3
 80067f8:	f000 f92f 	bl	8006a5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2160      	movs	r1, #96	; 0x60
 8006802:	4618      	mov	r0, r3
 8006804:	f000 f959 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 8006808:	e019      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6818      	ldr	r0, [r3, #0]
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	6859      	ldr	r1, [r3, #4]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	461a      	mov	r2, r3
 8006818:	f000 f8f0 	bl	80069fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2140      	movs	r1, #64	; 0x40
 8006822:	4618      	mov	r0, r3
 8006824:	f000 f949 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 8006828:	e009      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f000 f940 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 800683a:	e000      	b.n	800683e <HAL_TIM_ConfigClockSource+0x154>
      break;
 800683c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	4618      	mov	r0, r3
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006874:	bf00      	nop
 8006876:	370c      	adds	r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006888:	bf00      	nop
 800688a:	370c      	adds	r7, #12
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800689c:	bf00      	nop
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a40      	ldr	r2, [pc, #256]	; (80069d0 <TIM_Base_SetConfig+0x114>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d013      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068da:	d00f      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a3d      	ldr	r2, [pc, #244]	; (80069d4 <TIM_Base_SetConfig+0x118>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d00b      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a3c      	ldr	r2, [pc, #240]	; (80069d8 <TIM_Base_SetConfig+0x11c>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d007      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a3b      	ldr	r2, [pc, #236]	; (80069dc <TIM_Base_SetConfig+0x120>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d003      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a3a      	ldr	r2, [pc, #232]	; (80069e0 <TIM_Base_SetConfig+0x124>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d108      	bne.n	800690e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	4313      	orrs	r3, r2
 800690c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a2f      	ldr	r2, [pc, #188]	; (80069d0 <TIM_Base_SetConfig+0x114>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d02b      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800691c:	d027      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a2c      	ldr	r2, [pc, #176]	; (80069d4 <TIM_Base_SetConfig+0x118>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d023      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a2b      	ldr	r2, [pc, #172]	; (80069d8 <TIM_Base_SetConfig+0x11c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d01f      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a2a      	ldr	r2, [pc, #168]	; (80069dc <TIM_Base_SetConfig+0x120>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d01b      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a29      	ldr	r2, [pc, #164]	; (80069e0 <TIM_Base_SetConfig+0x124>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d017      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a28      	ldr	r2, [pc, #160]	; (80069e4 <TIM_Base_SetConfig+0x128>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d013      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a27      	ldr	r2, [pc, #156]	; (80069e8 <TIM_Base_SetConfig+0x12c>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d00f      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a26      	ldr	r2, [pc, #152]	; (80069ec <TIM_Base_SetConfig+0x130>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d00b      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a25      	ldr	r2, [pc, #148]	; (80069f0 <TIM_Base_SetConfig+0x134>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d007      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a24      	ldr	r2, [pc, #144]	; (80069f4 <TIM_Base_SetConfig+0x138>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d003      	beq.n	800696e <TIM_Base_SetConfig+0xb2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a23      	ldr	r2, [pc, #140]	; (80069f8 <TIM_Base_SetConfig+0x13c>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d108      	bne.n	8006980 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	4313      	orrs	r3, r2
 800697e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	4313      	orrs	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	68fa      	ldr	r2, [r7, #12]
 8006992:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	689a      	ldr	r2, [r3, #8]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a0a      	ldr	r2, [pc, #40]	; (80069d0 <TIM_Base_SetConfig+0x114>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d003      	beq.n	80069b4 <TIM_Base_SetConfig+0xf8>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a0c      	ldr	r2, [pc, #48]	; (80069e0 <TIM_Base_SetConfig+0x124>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d103      	bne.n	80069bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	691a      	ldr	r2, [r3, #16]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	615a      	str	r2, [r3, #20]
}
 80069c2:	bf00      	nop
 80069c4:	3714      	adds	r7, #20
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	40010000 	.word	0x40010000
 80069d4:	40000400 	.word	0x40000400
 80069d8:	40000800 	.word	0x40000800
 80069dc:	40000c00 	.word	0x40000c00
 80069e0:	40010400 	.word	0x40010400
 80069e4:	40014000 	.word	0x40014000
 80069e8:	40014400 	.word	0x40014400
 80069ec:	40014800 	.word	0x40014800
 80069f0:	40001800 	.word	0x40001800
 80069f4:	40001c00 	.word	0x40001c00
 80069f8:	40002000 	.word	0x40002000

080069fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	f023 0201 	bic.w	r2, r3, #1
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f023 030a 	bic.w	r3, r3, #10
 8006a38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	621a      	str	r2, [r3, #32]
}
 8006a4e:	bf00      	nop
 8006a50:	371c      	adds	r7, #28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b087      	sub	sp, #28
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	60f8      	str	r0, [r7, #12]
 8006a62:	60b9      	str	r1, [r7, #8]
 8006a64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6a1b      	ldr	r3, [r3, #32]
 8006a6a:	f023 0210 	bic.w	r2, r3, #16
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6a1b      	ldr	r3, [r3, #32]
 8006a7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	031b      	lsls	r3, r3, #12
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	011b      	lsls	r3, r3, #4
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	693a      	ldr	r2, [r7, #16]
 8006aac:	621a      	str	r2, [r3, #32]
}
 8006aae:	bf00      	nop
 8006ab0:	371c      	adds	r7, #28
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b085      	sub	sp, #20
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	f043 0307 	orr.w	r3, r3, #7
 8006adc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	609a      	str	r2, [r3, #8]
}
 8006ae4:	bf00      	nop
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b087      	sub	sp, #28
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	021a      	lsls	r2, r3, #8
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	431a      	orrs	r2, r3
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	609a      	str	r2, [r3, #8]
}
 8006b24:	bf00      	nop
 8006b26:	371c      	adds	r7, #28
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d101      	bne.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b44:	2302      	movs	r3, #2
 8006b46:	e032      	b.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b80:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68ba      	ldr	r2, [r7, #8]
 8006b9a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3714      	adds	r7, #20
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bc2:	bf00      	nop
 8006bc4:	370c      	adds	r7, #12
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b082      	sub	sp, #8
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e03f      	b.n	8006c74 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d106      	bne.n	8006c0e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f004 fa3f 	bl	800b08c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2224      	movs	r2, #36	; 0x24
 8006c12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	6812      	ldr	r2, [r2, #0]
 8006c1e:	68d2      	ldr	r2, [r2, #12]
 8006c20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c24:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 f828 	bl	8006c7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	6812      	ldr	r2, [r2, #0]
 8006c34:	6912      	ldr	r2, [r2, #16]
 8006c36:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c3a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6812      	ldr	r2, [r2, #0]
 8006c44:	6952      	ldr	r2, [r2, #20]
 8006c46:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c4a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	6812      	ldr	r2, [r2, #0]
 8006c54:	68d2      	ldr	r2, [r2, #12]
 8006c56:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c5a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3708      	adds	r7, #8
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	6812      	ldr	r2, [r2, #0]
 8006c8c:	6912      	ldr	r2, [r2, #16]
 8006c8e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	68d2      	ldr	r2, [r2, #12]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689a      	ldr	r2, [r3, #8]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	431a      	orrs	r2, r3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006cc0:	f023 030c 	bic.w	r3, r3, #12
 8006cc4:	68f9      	ldr	r1, [r7, #12]
 8006cc6:	430b      	orrs	r3, r1
 8006cc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	6812      	ldr	r2, [r2, #0]
 8006cd2:	6952      	ldr	r2, [r2, #20]
 8006cd4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6992      	ldr	r2, [r2, #24]
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	69db      	ldr	r3, [r3, #28]
 8006ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ce8:	f040 80e4 	bne.w	8006eb4 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4aab      	ldr	r2, [pc, #684]	; (8006fa0 <UART_SetConfig+0x324>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d004      	beq.n	8006d00 <UART_SetConfig+0x84>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4aaa      	ldr	r2, [pc, #680]	; (8006fa4 <UART_SetConfig+0x328>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d16c      	bne.n	8006dda <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681c      	ldr	r4, [r3, #0]
 8006d04:	f7fc f8d0 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	009a      	lsls	r2, r3, #2
 8006d12:	441a      	add	r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	005b      	lsls	r3, r3, #1
 8006d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d1e:	4aa2      	ldr	r2, [pc, #648]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006d20:	fba2 2303 	umull	r2, r3, r2, r3
 8006d24:	095b      	lsrs	r3, r3, #5
 8006d26:	011d      	lsls	r5, r3, #4
 8006d28:	f7fc f8be 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	4613      	mov	r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	009a      	lsls	r2, r3, #2
 8006d36:	441a      	add	r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	005b      	lsls	r3, r3, #1
 8006d3e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d42:	f7fc f8b1 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006d46:	4602      	mov	r2, r0
 8006d48:	4613      	mov	r3, r2
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	009a      	lsls	r2, r3, #2
 8006d50:	441a      	add	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	005b      	lsls	r3, r3, #1
 8006d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d5c:	4a92      	ldr	r2, [pc, #584]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d62:	095b      	lsrs	r3, r3, #5
 8006d64:	2264      	movs	r2, #100	; 0x64
 8006d66:	fb02 f303 	mul.w	r3, r2, r3
 8006d6a:	1af3      	subs	r3, r6, r3
 8006d6c:	00db      	lsls	r3, r3, #3
 8006d6e:	3332      	adds	r3, #50	; 0x32
 8006d70:	4a8d      	ldr	r2, [pc, #564]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006d72:	fba2 2303 	umull	r2, r3, r2, r3
 8006d76:	095b      	lsrs	r3, r3, #5
 8006d78:	005b      	lsls	r3, r3, #1
 8006d7a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d7e:	441d      	add	r5, r3
 8006d80:	f7fc f892 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006d84:	4602      	mov	r2, r0
 8006d86:	4613      	mov	r3, r2
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	4413      	add	r3, r2
 8006d8c:	009a      	lsls	r2, r3, #2
 8006d8e:	441a      	add	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	005b      	lsls	r3, r3, #1
 8006d96:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d9a:	f7fc f885 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	4613      	mov	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	009a      	lsls	r2, r3, #2
 8006da8:	441a      	add	r2, r3
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	005b      	lsls	r3, r3, #1
 8006db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db4:	4a7c      	ldr	r2, [pc, #496]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006db6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dba:	095b      	lsrs	r3, r3, #5
 8006dbc:	2264      	movs	r2, #100	; 0x64
 8006dbe:	fb02 f303 	mul.w	r3, r2, r3
 8006dc2:	1af3      	subs	r3, r6, r3
 8006dc4:	00db      	lsls	r3, r3, #3
 8006dc6:	3332      	adds	r3, #50	; 0x32
 8006dc8:	4a77      	ldr	r2, [pc, #476]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006dca:	fba2 2303 	umull	r2, r3, r2, r3
 8006dce:	095b      	lsrs	r3, r3, #5
 8006dd0:	f003 0307 	and.w	r3, r3, #7
 8006dd4:	442b      	add	r3, r5
 8006dd6:	60a3      	str	r3, [r4, #8]
 8006dd8:	e154      	b.n	8007084 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681c      	ldr	r4, [r3, #0]
 8006dde:	f7fc f84f 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006de2:	4602      	mov	r2, r0
 8006de4:	4613      	mov	r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4413      	add	r3, r2
 8006dea:	009a      	lsls	r2, r3, #2
 8006dec:	441a      	add	r2, r3
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	005b      	lsls	r3, r3, #1
 8006df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df8:	4a6b      	ldr	r2, [pc, #428]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfe:	095b      	lsrs	r3, r3, #5
 8006e00:	011d      	lsls	r5, r3, #4
 8006e02:	f7fc f83d 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006e06:	4602      	mov	r2, r0
 8006e08:	4613      	mov	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	009a      	lsls	r2, r3, #2
 8006e10:	441a      	add	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e1c:	f7fc f830 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006e20:	4602      	mov	r2, r0
 8006e22:	4613      	mov	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4413      	add	r3, r2
 8006e28:	009a      	lsls	r2, r3, #2
 8006e2a:	441a      	add	r2, r3
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	005b      	lsls	r3, r3, #1
 8006e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e36:	4a5c      	ldr	r2, [pc, #368]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006e38:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3c:	095b      	lsrs	r3, r3, #5
 8006e3e:	2264      	movs	r2, #100	; 0x64
 8006e40:	fb02 f303 	mul.w	r3, r2, r3
 8006e44:	1af3      	subs	r3, r6, r3
 8006e46:	00db      	lsls	r3, r3, #3
 8006e48:	3332      	adds	r3, #50	; 0x32
 8006e4a:	4a57      	ldr	r2, [pc, #348]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e50:	095b      	lsrs	r3, r3, #5
 8006e52:	005b      	lsls	r3, r3, #1
 8006e54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e58:	441d      	add	r5, r3
 8006e5a:	f7fc f811 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	4613      	mov	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	4413      	add	r3, r2
 8006e66:	009a      	lsls	r2, r3, #2
 8006e68:	441a      	add	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	005b      	lsls	r3, r3, #1
 8006e70:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e74:	f7fc f804 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	4613      	mov	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	4413      	add	r3, r2
 8006e80:	009a      	lsls	r2, r3, #2
 8006e82:	441a      	add	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	005b      	lsls	r3, r3, #1
 8006e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e8e:	4a46      	ldr	r2, [pc, #280]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006e90:	fba2 2303 	umull	r2, r3, r2, r3
 8006e94:	095b      	lsrs	r3, r3, #5
 8006e96:	2264      	movs	r2, #100	; 0x64
 8006e98:	fb02 f303 	mul.w	r3, r2, r3
 8006e9c:	1af3      	subs	r3, r6, r3
 8006e9e:	00db      	lsls	r3, r3, #3
 8006ea0:	3332      	adds	r3, #50	; 0x32
 8006ea2:	4a41      	ldr	r2, [pc, #260]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea8:	095b      	lsrs	r3, r3, #5
 8006eaa:	f003 0307 	and.w	r3, r3, #7
 8006eae:	442b      	add	r3, r5
 8006eb0:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8006eb2:	e0e7      	b.n	8007084 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a39      	ldr	r2, [pc, #228]	; (8006fa0 <UART_SetConfig+0x324>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d004      	beq.n	8006ec8 <UART_SetConfig+0x24c>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a38      	ldr	r2, [pc, #224]	; (8006fa4 <UART_SetConfig+0x328>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d171      	bne.n	8006fac <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681c      	ldr	r4, [r3, #0]
 8006ecc:	f7fb ffec 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	4613      	mov	r3, r2
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4413      	add	r3, r2
 8006ed8:	009a      	lsls	r2, r3, #2
 8006eda:	441a      	add	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee6:	4a30      	ldr	r2, [pc, #192]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8006eec:	095b      	lsrs	r3, r3, #5
 8006eee:	011d      	lsls	r5, r3, #4
 8006ef0:	f7fb ffda 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	4413      	add	r3, r2
 8006efc:	009a      	lsls	r2, r3, #2
 8006efe:	441a      	add	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f0a:	f7fb ffcd 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	009a      	lsls	r2, r3, #2
 8006f18:	441a      	add	r2, r3
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f24:	4a20      	ldr	r2, [pc, #128]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006f26:	fba2 2303 	umull	r2, r3, r2, r3
 8006f2a:	095b      	lsrs	r3, r3, #5
 8006f2c:	2264      	movs	r2, #100	; 0x64
 8006f2e:	fb02 f303 	mul.w	r3, r2, r3
 8006f32:	1af3      	subs	r3, r6, r3
 8006f34:	011b      	lsls	r3, r3, #4
 8006f36:	3332      	adds	r3, #50	; 0x32
 8006f38:	4a1b      	ldr	r2, [pc, #108]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f3e:	095b      	lsrs	r3, r3, #5
 8006f40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f44:	441d      	add	r5, r3
 8006f46:	f7fb ffaf 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	009a      	lsls	r2, r3, #2
 8006f54:	441a      	add	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f60:	f7fb ffa2 	bl	8002ea8 <HAL_RCC_GetPCLK2Freq>
 8006f64:	4602      	mov	r2, r0
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009a      	lsls	r2, r3, #2
 8006f6e:	441a      	add	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f7a:	4a0b      	ldr	r2, [pc, #44]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f80:	095b      	lsrs	r3, r3, #5
 8006f82:	2264      	movs	r2, #100	; 0x64
 8006f84:	fb02 f303 	mul.w	r3, r2, r3
 8006f88:	1af3      	subs	r3, r6, r3
 8006f8a:	011b      	lsls	r3, r3, #4
 8006f8c:	3332      	adds	r3, #50	; 0x32
 8006f8e:	4a06      	ldr	r2, [pc, #24]	; (8006fa8 <UART_SetConfig+0x32c>)
 8006f90:	fba2 2303 	umull	r2, r3, r2, r3
 8006f94:	095b      	lsrs	r3, r3, #5
 8006f96:	f003 030f 	and.w	r3, r3, #15
 8006f9a:	442b      	add	r3, r5
 8006f9c:	60a3      	str	r3, [r4, #8]
 8006f9e:	e071      	b.n	8007084 <UART_SetConfig+0x408>
 8006fa0:	40011000 	.word	0x40011000
 8006fa4:	40011400 	.word	0x40011400
 8006fa8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681c      	ldr	r4, [r3, #0]
 8006fb0:	f7fb ff66 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4413      	add	r3, r2
 8006fbc:	009a      	lsls	r2, r3, #2
 8006fbe:	441a      	add	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fca:	4a30      	ldr	r2, [pc, #192]	; (800708c <UART_SetConfig+0x410>)
 8006fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd0:	095b      	lsrs	r3, r3, #5
 8006fd2:	011d      	lsls	r5, r3, #4
 8006fd4:	f7fb ff54 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	4613      	mov	r3, r2
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4413      	add	r3, r2
 8006fe0:	009a      	lsls	r2, r3, #2
 8006fe2:	441a      	add	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fee:	f7fb ff47 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	4613      	mov	r3, r2
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	4413      	add	r3, r2
 8006ffa:	009a      	lsls	r2, r3, #2
 8006ffc:	441a      	add	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	fbb2 f3f3 	udiv	r3, r2, r3
 8007008:	4a20      	ldr	r2, [pc, #128]	; (800708c <UART_SetConfig+0x410>)
 800700a:	fba2 2303 	umull	r2, r3, r2, r3
 800700e:	095b      	lsrs	r3, r3, #5
 8007010:	2264      	movs	r2, #100	; 0x64
 8007012:	fb02 f303 	mul.w	r3, r2, r3
 8007016:	1af3      	subs	r3, r6, r3
 8007018:	011b      	lsls	r3, r3, #4
 800701a:	3332      	adds	r3, #50	; 0x32
 800701c:	4a1b      	ldr	r2, [pc, #108]	; (800708c <UART_SetConfig+0x410>)
 800701e:	fba2 2303 	umull	r2, r3, r2, r3
 8007022:	095b      	lsrs	r3, r3, #5
 8007024:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007028:	441d      	add	r5, r3
 800702a:	f7fb ff29 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 800702e:	4602      	mov	r2, r0
 8007030:	4613      	mov	r3, r2
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	4413      	add	r3, r2
 8007036:	009a      	lsls	r2, r3, #2
 8007038:	441a      	add	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	fbb2 f6f3 	udiv	r6, r2, r3
 8007044:	f7fb ff1c 	bl	8002e80 <HAL_RCC_GetPCLK1Freq>
 8007048:	4602      	mov	r2, r0
 800704a:	4613      	mov	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4413      	add	r3, r2
 8007050:	009a      	lsls	r2, r3, #2
 8007052:	441a      	add	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	fbb2 f3f3 	udiv	r3, r2, r3
 800705e:	4a0b      	ldr	r2, [pc, #44]	; (800708c <UART_SetConfig+0x410>)
 8007060:	fba2 2303 	umull	r2, r3, r2, r3
 8007064:	095b      	lsrs	r3, r3, #5
 8007066:	2264      	movs	r2, #100	; 0x64
 8007068:	fb02 f303 	mul.w	r3, r2, r3
 800706c:	1af3      	subs	r3, r6, r3
 800706e:	011b      	lsls	r3, r3, #4
 8007070:	3332      	adds	r3, #50	; 0x32
 8007072:	4a06      	ldr	r2, [pc, #24]	; (800708c <UART_SetConfig+0x410>)
 8007074:	fba2 2303 	umull	r2, r3, r2, r3
 8007078:	095b      	lsrs	r3, r3, #5
 800707a:	f003 030f 	and.w	r3, r3, #15
 800707e:	442b      	add	r3, r5
 8007080:	60a3      	str	r3, [r4, #8]
}
 8007082:	e7ff      	b.n	8007084 <UART_SetConfig+0x408>
 8007084:	bf00      	nop
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800708c:	51eb851f 	.word	0x51eb851f

08007090 <SDIO_Init>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007090:	b084      	sub	sp, #16
 8007092:	b480      	push	{r7}
 8007094:	b085      	sub	sp, #20
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
 800709a:	f107 001c 	add.w	r0, r7, #28
 800709e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 80070a2:	2300      	movs	r3, #0
 80070a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80070a6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80070a8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80070aa:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80070ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80070ae:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80070b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80070b2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80070b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80070b6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80070b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80070ba:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	4313      	orrs	r3, r2
 80070c0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80070ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	431a      	orrs	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3714      	adds	r7, #20
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	b004      	add	sp, #16
 80070e4:	4770      	bx	lr

080070e6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <SDIO_WriteFIFO>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007122:	b480      	push	{r7}
 8007124:	b083      	sub	sp, #12
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2203      	movs	r2, #3
 800712e:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	370c      	adds	r7, #12
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr

0800713e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800713e:	b480      	push	{r7}
 8007140:	b083      	sub	sp, #12
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0303 	and.w	r3, r3, #3
}
 800714e:	4618      	mov	r0, r3
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <SDIO_SendCommand>:
  * @param  Command pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800715a:	b480      	push	{r7}
 800715c:	b085      	sub	sp, #20
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
 8007162:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007178:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800717e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007184:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	4313      	orrs	r3, r2
 800718a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007194:	f023 030f 	bic.w	r3, r3, #15
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	431a      	orrs	r2, r3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b083      	sub	sp, #12
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	b2db      	uxtb	r3, r3
}
 80071bc:	4618      	mov	r0, r3
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 80071d2:	2300      	movs	r3, #0
 80071d4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	3314      	adds	r3, #20
 80071da:	461a      	mov	r2, r3
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	4413      	add	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
}  
 80071e6:	4618      	mov	r0, r3
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr

080071f2 <SDIO_ConfigData>:
  * @param  Data  pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80071f2:	b480      	push	{r7}
 80071f4:	b085      	sub	sp, #20
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
 80071fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007218:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800721e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007224:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	4313      	orrs	r3, r2
 800722a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007230:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	431a      	orrs	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800723c:	2300      	movs	r3, #0

}
 800723e:	4618      	mov	r0, r3
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr

0800724a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b088      	sub	sp, #32
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007254:	2300      	movs	r3, #0
 8007256:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800725c:	2310      	movs	r3, #16
 800725e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007260:	2340      	movs	r3, #64	; 0x40
 8007262:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007264:	2300      	movs	r3, #0
 8007266:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007268:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800726c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800726e:	f107 0308 	add.w	r3, r7, #8
 8007272:	4619      	mov	r1, r3
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f7ff ff70 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800727a:	f241 3288 	movw	r2, #5000	; 0x1388
 800727e:	2110      	movs	r1, #16
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fa63 	bl	800774c <SDMMC_GetCmdResp1>
 8007286:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007288:	69fb      	ldr	r3, [r7, #28]
}
 800728a:	4618      	mov	r0, r3
 800728c:	3720      	adds	r7, #32
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b088      	sub	sp, #32
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800729c:	2300      	movs	r3, #0
 800729e:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80072a4:	2311      	movs	r3, #17
 80072a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80072a8:	2340      	movs	r3, #64	; 0x40
 80072aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80072ac:	2300      	movs	r3, #0
 80072ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80072b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072b4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80072b6:	f107 0308 	add.w	r3, r7, #8
 80072ba:	4619      	mov	r1, r3
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f7ff ff4c 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80072c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072c6:	2111      	movs	r1, #17
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fa3f 	bl	800774c <SDMMC_GetCmdResp1>
 80072ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80072d0:	69fb      	ldr	r3, [r7, #28]
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3720      	adds	r7, #32
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b088      	sub	sp, #32
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
 80072e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80072e4:	2300      	movs	r3, #0
 80072e6:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80072ec:	2312      	movs	r3, #18
 80072ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80072f0:	2340      	movs	r3, #64	; 0x40
 80072f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80072f4:	2300      	movs	r3, #0
 80072f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80072f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072fc:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80072fe:	f107 0308 	add.w	r3, r7, #8
 8007302:	4619      	mov	r1, r3
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f7ff ff28 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800730a:	f241 3288 	movw	r2, #5000	; 0x1388
 800730e:	2112      	movs	r1, #18
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 fa1b 	bl	800774c <SDMMC_GetCmdResp1>
 8007316:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007318:	69fb      	ldr	r3, [r7, #28]
}
 800731a:	4618      	mov	r0, r3
 800731c:	3720      	adds	r7, #32
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b088      	sub	sp, #32
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800732c:	2300      	movs	r3, #0
 800732e:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007334:	2318      	movs	r3, #24
 8007336:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007338:	2340      	movs	r3, #64	; 0x40
 800733a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800733c:	2300      	movs	r3, #0
 800733e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007340:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007344:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007346:	f107 0308 	add.w	r3, r7, #8
 800734a:	4619      	mov	r1, r3
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7ff ff04 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007352:	f241 3288 	movw	r2, #5000	; 0x1388
 8007356:	2118      	movs	r1, #24
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 f9f7 	bl	800774c <SDMMC_GetCmdResp1>
 800735e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007360:	69fb      	ldr	r3, [r7, #28]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3720      	adds	r7, #32
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b088      	sub	sp, #32
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007374:	2300      	movs	r3, #0
 8007376:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800737c:	2319      	movs	r3, #25
 800737e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007380:	2340      	movs	r3, #64	; 0x40
 8007382:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007384:	2300      	movs	r3, #0
 8007386:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800738c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800738e:	f107 0308 	add.w	r3, r7, #8
 8007392:	4619      	mov	r1, r3
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f7ff fee0 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800739a:	f241 3288 	movw	r2, #5000	; 0x1388
 800739e:	2119      	movs	r1, #25
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f9d3 	bl	800774c <SDMMC_GetCmdResp1>
 80073a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073a8:	69fb      	ldr	r3, [r7, #28]
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3720      	adds	r7, #32
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
	...

080073b4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b088      	sub	sp, #32
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80073bc:	2300      	movs	r3, #0
 80073be:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80073c0:	2300      	movs	r3, #0
 80073c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80073c4:	230c      	movs	r3, #12
 80073c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80073c8:	2340      	movs	r3, #64	; 0x40
 80073ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80073cc:	2300      	movs	r3, #0
 80073ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80073d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073d4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80073d6:	f107 0308 	add.w	r3, r7, #8
 80073da:	4619      	mov	r1, r3
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f7ff febc 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 80073e2:	4a05      	ldr	r2, [pc, #20]	; (80073f8 <SDMMC_CmdStopTransfer+0x44>)
 80073e4:	210c      	movs	r1, #12
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 f9b0 	bl	800774c <SDMMC_GetCmdResp1>
 80073ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073ee:	69fb      	ldr	r3, [r7, #28]
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3720      	adds	r7, #32
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	05f5e100 	.word	0x05f5e100

080073fc <SDMMC_CmdSelDesel>:
  * @param  SDIOx Pointer to SDIO register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b08a      	sub	sp, #40	; 0x28
 8007400:	af00      	add	r7, sp, #0
 8007402:	60f8      	str	r0, [r7, #12]
 8007404:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007408:	2300      	movs	r3, #0
 800740a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007410:	2307      	movs	r3, #7
 8007412:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007414:	2340      	movs	r3, #64	; 0x40
 8007416:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007418:	2300      	movs	r3, #0
 800741a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800741c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007420:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007422:	f107 0310 	add.w	r3, r7, #16
 8007426:	4619      	mov	r1, r3
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f7ff fe96 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800742e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007432:	2107      	movs	r1, #7
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f000 f989 	bl	800774c <SDMMC_GetCmdResp1>
 800743a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800743c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800743e:	4618      	mov	r0, r3
 8007440:	3728      	adds	r7, #40	; 0x28
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b088      	sub	sp, #32
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800744e:	2300      	movs	r3, #0
 8007450:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007456:	2300      	movs	r3, #0
 8007458:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800745a:	2300      	movs	r3, #0
 800745c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800745e:	2300      	movs	r3, #0
 8007460:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007466:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007468:	f107 0308 	add.w	r3, r7, #8
 800746c:	4619      	mov	r1, r3
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f7ff fe73 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f93f 	bl	80076f8 <SDMMC_GetCmdError>
 800747a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800747c:	69fb      	ldr	r3, [r7, #28]
}
 800747e:	4618      	mov	r0, r3
 8007480:	3720      	adds	r7, #32
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b088      	sub	sp, #32
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800748e:	2300      	movs	r3, #0
 8007490:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007492:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007496:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007498:	2308      	movs	r3, #8
 800749a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800749c:	2340      	movs	r3, #64	; 0x40
 800749e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074a0:	2300      	movs	r3, #0
 80074a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074a8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074aa:	f107 0308 	add.w	r3, r7, #8
 80074ae:	4619      	mov	r1, r3
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f7ff fe52 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 fb10 	bl	8007adc <SDMMC_GetCmdResp7>
 80074bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074be:	69fb      	ldr	r3, [r7, #28]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3720      	adds	r7, #32
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b088      	sub	sp, #32
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80074d2:	2300      	movs	r3, #0
 80074d4:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80074da:	2337      	movs	r3, #55	; 0x37
 80074dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074de:	2340      	movs	r3, #64	; 0x40
 80074e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074e2:	2300      	movs	r3, #0
 80074e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074ea:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074ec:	f107 0308 	add.w	r3, r7, #8
 80074f0:	4619      	mov	r1, r3
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7ff fe31 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80074f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074fc:	2137      	movs	r1, #55	; 0x37
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f924 	bl	800774c <SDMMC_GetCmdResp1>
 8007504:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007506:	69fb      	ldr	r3, [r7, #28]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3720      	adds	r7, #32
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b088      	sub	sp, #32
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800751a:	2300      	movs	r3, #0
 800751c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007528:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800752a:	2329      	movs	r3, #41	; 0x29
 800752c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800752e:	2340      	movs	r3, #64	; 0x40
 8007530:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007532:	2300      	movs	r3, #0
 8007534:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007536:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800753a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800753c:	f107 0308 	add.w	r3, r7, #8
 8007540:	4619      	mov	r1, r3
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7ff fe09 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fa25 	bl	8007998 <SDMMC_GetCmdResp3>
 800754e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007550:	69fb      	ldr	r3, [r7, #28]
}
 8007552:	4618      	mov	r0, r3
 8007554:	3720      	adds	r7, #32
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}

0800755a <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800755a:	b580      	push	{r7, lr}
 800755c:	b088      	sub	sp, #32
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
 8007562:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007564:	2300      	movs	r3, #0
 8007566:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800756c:	2306      	movs	r3, #6
 800756e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007570:	2340      	movs	r3, #64	; 0x40
 8007572:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007574:	2300      	movs	r3, #0
 8007576:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007578:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800757c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800757e:	f107 0308 	add.w	r3, r7, #8
 8007582:	4619      	mov	r1, r3
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f7ff fde8 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800758a:	f241 3288 	movw	r2, #5000	; 0x1388
 800758e:	2106      	movs	r1, #6
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 f8db 	bl	800774c <SDMMC_GetCmdResp1>
 8007596:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007598:	69fb      	ldr	r3, [r7, #28]
}
 800759a:	4618      	mov	r0, r3
 800759c:	3720      	adds	r7, #32
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}

080075a2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b088      	sub	sp, #32
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80075aa:	2300      	movs	r3, #0
 80075ac:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80075ae:	2300      	movs	r3, #0
 80075b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80075b2:	2333      	movs	r3, #51	; 0x33
 80075b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075b6:	2340      	movs	r3, #64	; 0x40
 80075b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075ba:	2300      	movs	r3, #0
 80075bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075c2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075c4:	f107 0308 	add.w	r3, r7, #8
 80075c8:	4619      	mov	r1, r3
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7ff fdc5 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80075d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80075d4:	2133      	movs	r1, #51	; 0x33
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 f8b8 	bl	800774c <SDMMC_GetCmdResp1>
 80075dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075de:	69fb      	ldr	r3, [r7, #28]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3720      	adds	r7, #32
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80075f0:	2300      	movs	r3, #0
 80075f2:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80075f8:	2302      	movs	r3, #2
 80075fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80075fc:	23c0      	movs	r3, #192	; 0xc0
 80075fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007600:	2300      	movs	r3, #0
 8007602:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007608:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800760a:	f107 0308 	add.w	r3, r7, #8
 800760e:	4619      	mov	r1, r3
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f7ff fda2 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 f97e 	bl	8007918 <SDMMC_GetCmdResp2>
 800761c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800761e:	69fb      	ldr	r3, [r7, #28]
}
 8007620:	4618      	mov	r0, r3
 8007622:	3720      	adds	r7, #32
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b088      	sub	sp, #32
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007632:	2300      	movs	r3, #0
 8007634:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800763a:	2309      	movs	r3, #9
 800763c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800763e:	23c0      	movs	r3, #192	; 0xc0
 8007640:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007642:	2300      	movs	r3, #0
 8007644:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007646:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800764a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800764c:	f107 0308 	add.w	r3, r7, #8
 8007650:	4619      	mov	r1, r3
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f7ff fd81 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 f95d 	bl	8007918 <SDMMC_GetCmdResp2>
 800765e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007660:	69fb      	ldr	r3, [r7, #28]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3720      	adds	r7, #32
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b088      	sub	sp, #32
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007674:	2300      	movs	r3, #0
 8007676:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007678:	2300      	movs	r3, #0
 800767a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800767c:	2303      	movs	r3, #3
 800767e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007680:	2340      	movs	r3, #64	; 0x40
 8007682:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007684:	2300      	movs	r3, #0
 8007686:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007688:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800768c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800768e:	f107 0308 	add.w	r3, r7, #8
 8007692:	4619      	mov	r1, r3
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7ff fd60 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	2103      	movs	r1, #3
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 f9ae 	bl	8007a00 <SDMMC_GetCmdResp6>
 80076a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076a6:	69fb      	ldr	r3, [r7, #28]
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3720      	adds	r7, #32
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b088      	sub	sp, #32
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80076c2:	230d      	movs	r3, #13
 80076c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076c6:	2340      	movs	r3, #64	; 0x40
 80076c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076ca:	2300      	movs	r3, #0
 80076cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076d2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076d4:	f107 0308 	add.w	r3, r7, #8
 80076d8:	4619      	mov	r1, r3
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f7ff fd3d 	bl	800715a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80076e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076e4:	210d      	movs	r1, #13
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f830 	bl	800774c <SDMMC_GetCmdResp1>
 80076ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076ee:	69fb      	ldr	r3, [r7, #28]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3720      	adds	r7, #32
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80076f8:	b490      	push	{r4, r7}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007700:	4b10      	ldr	r3, [pc, #64]	; (8007744 <SDMMC_GetCmdError+0x4c>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a10      	ldr	r2, [pc, #64]	; (8007748 <SDMMC_GetCmdError+0x50>)
 8007706:	fba2 2303 	umull	r2, r3, r2, r3
 800770a:	0a5b      	lsrs	r3, r3, #9
 800770c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007710:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007714:	4623      	mov	r3, r4
 8007716:	1e5c      	subs	r4, r3, #1
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800771c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007720:	e00a      	b.n	8007738 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0f2      	beq.n	8007714 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007734:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3708      	adds	r7, #8
 800773c:	46bd      	mov	sp, r7
 800773e:	bc90      	pop	{r4, r7}
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	2000001c 	.word	0x2000001c
 8007748:	10624dd3 	.word	0x10624dd3

0800774c <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800774c:	b590      	push	{r4, r7, lr}
 800774e:	b087      	sub	sp, #28
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	460b      	mov	r3, r1
 8007756:	607a      	str	r2, [r7, #4]
 8007758:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800775a:	4b6c      	ldr	r3, [pc, #432]	; (800790c <SDMMC_GetCmdResp1+0x1c0>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a6c      	ldr	r2, [pc, #432]	; (8007910 <SDMMC_GetCmdResp1+0x1c4>)
 8007760:	fba2 2303 	umull	r2, r3, r2, r3
 8007764:	0a5b      	lsrs	r3, r3, #9
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800776c:	4623      	mov	r3, r4
 800776e:	1e5c      	subs	r4, r3, #1
 8007770:	2b00      	cmp	r3, #0
 8007772:	d102      	bne.n	800777a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007774:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007778:	e0c3      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800777e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007782:	2b00      	cmp	r3, #0
 8007784:	d0f2      	beq.n	800776c <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778a:	f003 0304 	and.w	r3, r3, #4
 800778e:	2b00      	cmp	r3, #0
 8007790:	d004      	beq.n	800779c <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2204      	movs	r2, #4
 8007796:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007798:	2304      	movs	r3, #4
 800779a:	e0b2      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d004      	beq.n	80077b2 <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2201      	movs	r2, #1
 80077ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e0a7      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7ff fcfb 	bl	80071ae <SDIO_GetCommandResponse>
 80077b8:	4603      	mov	r3, r0
 80077ba:	461a      	mov	r2, r3
 80077bc:	7afb      	ldrb	r3, [r7, #11]
 80077be:	4293      	cmp	r3, r2
 80077c0:	d001      	beq.n	80077c6 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e09d      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80077cc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80077ce:	2100      	movs	r1, #0
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f7ff fcf9 	bl	80071c8 <SDIO_GetResponse>
 80077d6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4b4e      	ldr	r3, [pc, #312]	; (8007914 <SDMMC_GetCmdResp1+0x1c8>)
 80077dc:	4013      	ands	r3, r2
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d101      	bne.n	80077e6 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 80077e2:	2300      	movs	r3, #0
 80077e4:	e08d      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	da02      	bge.n	80077f2 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80077ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80077f0:	e087      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80077fc:	2340      	movs	r3, #64	; 0x40
 80077fe:	e080      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007806:	2b00      	cmp	r3, #0
 8007808:	d001      	beq.n	800780e <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800780a:	2380      	movs	r3, #128	; 0x80
 800780c:	e079      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007814:	2b00      	cmp	r3, #0
 8007816:	d002      	beq.n	800781e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007818:	f44f 7380 	mov.w	r3, #256	; 0x100
 800781c:	e071      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d002      	beq.n	800782e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007828:	f44f 7300 	mov.w	r3, #512	; 0x200
 800782c:	e069      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800783c:	e061      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d002      	beq.n	800784e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007848:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800784c:	e059      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007854:	2b00      	cmp	r3, #0
 8007856:	d002      	beq.n	800785e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007858:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800785c:	e051      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007868:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800786c:	e049      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d002      	beq.n	800787e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007878:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800787c:	e041      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007884:	2b00      	cmp	r3, #0
 8007886:	d002      	beq.n	800788e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8007888:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800788c:	e039      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007894:	2b00      	cmp	r3, #0
 8007896:	d002      	beq.n	800789e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007898:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800789c:	e031      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d002      	beq.n	80078ae <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80078a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80078ac:	e029      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d002      	beq.n	80078be <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80078b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80078bc:	e021      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d002      	beq.n	80078ce <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80078c8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80078cc:	e019      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80078d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80078dc:	e011      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d002      	beq.n	80078ee <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80078e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80078ec:	e009      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f003 0308 	and.w	r3, r3, #8
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80078f8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80078fc:	e001      	b.n	8007902 <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80078fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007902:	4618      	mov	r0, r3
 8007904:	371c      	adds	r7, #28
 8007906:	46bd      	mov	sp, r7
 8007908:	bd90      	pop	{r4, r7, pc}
 800790a:	bf00      	nop
 800790c:	2000001c 	.word	0x2000001c
 8007910:	10624dd3 	.word	0x10624dd3
 8007914:	fdffe008 	.word	0xfdffe008

08007918 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007918:	b490      	push	{r4, r7}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007920:	4b1b      	ldr	r3, [pc, #108]	; (8007990 <SDMMC_GetCmdResp2+0x78>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a1b      	ldr	r2, [pc, #108]	; (8007994 <SDMMC_GetCmdResp2+0x7c>)
 8007926:	fba2 2303 	umull	r2, r3, r2, r3
 800792a:	0a5b      	lsrs	r3, r3, #9
 800792c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007930:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007934:	4623      	mov	r3, r4
 8007936:	1e5c      	subs	r4, r3, #1
 8007938:	2b00      	cmp	r3, #0
 800793a:	d102      	bne.n	8007942 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800793c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007940:	e020      	b.n	8007984 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007946:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800794a:	2b00      	cmp	r3, #0
 800794c:	d0f2      	beq.n	8007934 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007952:	f003 0304 	and.w	r3, r3, #4
 8007956:	2b00      	cmp	r3, #0
 8007958:	d004      	beq.n	8007964 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2204      	movs	r2, #4
 800795e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007960:	2304      	movs	r3, #4
 8007962:	e00f      	b.n	8007984 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007968:	f003 0301 	and.w	r3, r3, #1
 800796c:	2b00      	cmp	r3, #0
 800796e:	d004      	beq.n	800797a <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007976:	2301      	movs	r3, #1
 8007978:	e004      	b.n	8007984 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007980:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007982:	2300      	movs	r3, #0
}
 8007984:	4618      	mov	r0, r3
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bc90      	pop	{r4, r7}
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	2000001c 	.word	0x2000001c
 8007994:	10624dd3 	.word	0x10624dd3

08007998 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007998:	b490      	push	{r4, r7}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80079a0:	4b15      	ldr	r3, [pc, #84]	; (80079f8 <SDMMC_GetCmdResp3+0x60>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a15      	ldr	r2, [pc, #84]	; (80079fc <SDMMC_GetCmdResp3+0x64>)
 80079a6:	fba2 2303 	umull	r2, r3, r2, r3
 80079aa:	0a5b      	lsrs	r3, r3, #9
 80079ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80079b0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80079b4:	4623      	mov	r3, r4
 80079b6:	1e5c      	subs	r4, r3, #1
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d102      	bne.n	80079c2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80079bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80079c0:	e015      	b.n	80079ee <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d0f2      	beq.n	80079b4 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d2:	f003 0304 	and.w	r3, r3, #4
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d004      	beq.n	80079e4 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2204      	movs	r2, #4
 80079de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80079e0:	2304      	movs	r3, #4
 80079e2:	e004      	b.n	80079ee <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80079ea:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3708      	adds	r7, #8
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bc90      	pop	{r4, r7}
 80079f6:	4770      	bx	lr
 80079f8:	2000001c 	.word	0x2000001c
 80079fc:	10624dd3 	.word	0x10624dd3

08007a00 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007a00:	b590      	push	{r4, r7, lr}
 8007a02:	b087      	sub	sp, #28
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	460b      	mov	r3, r1
 8007a0a:	607a      	str	r2, [r7, #4]
 8007a0c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a0e:	4b31      	ldr	r3, [pc, #196]	; (8007ad4 <SDMMC_GetCmdResp6+0xd4>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a31      	ldr	r2, [pc, #196]	; (8007ad8 <SDMMC_GetCmdResp6+0xd8>)
 8007a14:	fba2 2303 	umull	r2, r3, r2, r3
 8007a18:	0a5b      	lsrs	r3, r3, #9
 8007a1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a1e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007a22:	4623      	mov	r3, r4
 8007a24:	1e5c      	subs	r4, r3, #1
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d102      	bne.n	8007a30 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a2e:	e04c      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a34:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d0f2      	beq.n	8007a22 <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d004      	beq.n	8007a52 <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2204      	movs	r2, #4
 8007a4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a4e:	2304      	movs	r3, #4
 8007a50:	e03b      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a56:	f003 0301 	and.w	r3, r3, #1
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d004      	beq.n	8007a68 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2201      	movs	r2, #1
 8007a62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007a64:	2301      	movs	r3, #1
 8007a66:	e030      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007a68:	68f8      	ldr	r0, [r7, #12]
 8007a6a:	f7ff fba0 	bl	80071ae <SDIO_GetCommandResponse>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	461a      	mov	r2, r3
 8007a72:	7afb      	ldrb	r3, [r7, #11]
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d001      	beq.n	8007a7c <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e026      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007a82:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007a84:	2100      	movs	r1, #0
 8007a86:	68f8      	ldr	r0, [r7, #12]
 8007a88:	f7ff fb9e 	bl	80071c8 <SDIO_GetResponse>
 8007a8c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d106      	bne.n	8007aa6 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	0c1b      	lsrs	r3, r3, #16
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	e011      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007ab0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007ab4:	e009      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d002      	beq.n	8007ac6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ac4:	e001      	b.n	8007aca <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007ac6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd90      	pop	{r4, r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	2000001c 	.word	0x2000001c
 8007ad8:	10624dd3 	.word	0x10624dd3

08007adc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007adc:	b490      	push	{r4, r7}
 8007ade:	b082      	sub	sp, #8
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ae4:	4b18      	ldr	r3, [pc, #96]	; (8007b48 <SDMMC_GetCmdResp7+0x6c>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a18      	ldr	r2, [pc, #96]	; (8007b4c <SDMMC_GetCmdResp7+0x70>)
 8007aea:	fba2 2303 	umull	r2, r3, r2, r3
 8007aee:	0a5b      	lsrs	r3, r3, #9
 8007af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007af4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007af8:	4623      	mov	r3, r4
 8007afa:	1e5c      	subs	r4, r3, #1
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d102      	bne.n	8007b06 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b04:	e01a      	b.n	8007b3c <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0f2      	beq.n	8007af8 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b16:	f003 0304 	and.w	r3, r3, #4
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d004      	beq.n	8007b28 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2240      	movs	r2, #64	; 0x40
 8007b22:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b24:	2304      	movs	r3, #4
 8007b26:	e009      	b.n	8007b3c <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2240      	movs	r2, #64	; 0x40
 8007b38:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007b3a:	2300      	movs	r3, #0
  
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3708      	adds	r7, #8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bc90      	pop	{r4, r7}
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	2000001c 	.word	0x2000001c
 8007b4c:	10624dd3 	.word	0x10624dd3

08007b50 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007b62:	2300      	movs	r3, #0
 8007b64:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007b66:	4b1f      	ldr	r3, [pc, #124]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b68:	7a5b      	ldrb	r3, [r3, #9]
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d131      	bne.n	8007bd4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007b70:	4b1c      	ldr	r3, [pc, #112]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b72:	7a5b      	ldrb	r3, [r3, #9]
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	461a      	mov	r2, r3
 8007b78:	4b1a      	ldr	r3, [pc, #104]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b7a:	2100      	movs	r1, #0
 8007b7c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007b7e:	4b19      	ldr	r3, [pc, #100]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b80:	7a5b      	ldrb	r3, [r3, #9]
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	4a17      	ldr	r2, [pc, #92]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	4413      	add	r3, r2
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007b8e:	4b15      	ldr	r3, [pc, #84]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b90:	7a5b      	ldrb	r3, [r3, #9]
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	461a      	mov	r2, r3
 8007b96:	4b13      	ldr	r3, [pc, #76]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007b98:	4413      	add	r3, r2
 8007b9a:	79fa      	ldrb	r2, [r7, #7]
 8007b9c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007b9e:	4b11      	ldr	r3, [pc, #68]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007ba0:	7a5b      	ldrb	r3, [r3, #9]
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	1c5a      	adds	r2, r3, #1
 8007ba6:	b2d1      	uxtb	r1, r2
 8007ba8:	4a0e      	ldr	r2, [pc, #56]	; (8007be4 <FATFS_LinkDriverEx+0x94>)
 8007baa:	7251      	strb	r1, [r2, #9]
 8007bac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007bae:	7dbb      	ldrb	r3, [r7, #22]
 8007bb0:	3330      	adds	r3, #48	; 0x30
 8007bb2:	b2da      	uxtb	r2, r3
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	223a      	movs	r2, #58	; 0x3a
 8007bbe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	3302      	adds	r3, #2
 8007bc4:	222f      	movs	r2, #47	; 0x2f
 8007bc6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	3303      	adds	r3, #3
 8007bcc:	2200      	movs	r2, #0
 8007bce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	371c      	adds	r7, #28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	200000a4 	.word	0x200000a4

08007be8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7ff ffaa 	bl	8007b50 <FATFS_LinkDriverEx>
 8007bfc:	4603      	mov	r3, r0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3708      	adds	r7, #8
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8007c06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c0a:	b089      	sub	sp, #36	; 0x24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	607a      	str	r2, [r7, #4]
 8007c12:	461a      	mov	r2, r3
 8007c14:	460b      	mov	r3, r1
 8007c16:	72fb      	strb	r3, [r7, #11]
 8007c18:	4613      	mov	r3, r2
 8007c1a:	813b      	strh	r3, [r7, #8]
 8007c1c:	466b      	mov	r3, sp
 8007c1e:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 8007c20:	7afb      	ldrb	r3, [r7, #11]
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	461a      	mov	r2, r3
 8007c26:	0052      	lsls	r2, r2, #1
 8007c28:	4413      	add	r3, r2
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 8007c30:	8b79      	ldrh	r1, [r7, #26]
 8007c32:	460b      	mov	r3, r1
 8007c34:	3b01      	subs	r3, #1
 8007c36:	617b      	str	r3, [r7, #20]
 8007c38:	b28a      	uxth	r2, r1
 8007c3a:	f04f 0300 	mov.w	r3, #0
 8007c3e:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8007c42:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8007c46:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8007c4a:	b28a      	uxth	r2, r1
 8007c4c:	f04f 0300 	mov.w	r3, #0
 8007c50:	00dd      	lsls	r5, r3, #3
 8007c52:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007c56:	00d4      	lsls	r4, r2, #3
 8007c58:	460b      	mov	r3, r1
 8007c5a:	3307      	adds	r3, #7
 8007c5c:	08db      	lsrs	r3, r3, #3
 8007c5e:	00db      	lsls	r3, r3, #3
 8007c60:	ebad 0d03 	sub.w	sp, sp, r3
 8007c64:	466b      	mov	r3, sp
 8007c66:	3300      	adds	r3, #0
 8007c68:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	22f7      	movs	r2, #247	; 0xf7
 8007c6e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8007c70:	893b      	ldrh	r3, [r7, #8]
 8007c72:	2200      	movs	r2, #0
 8007c74:	4619      	mov	r1, r3
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f7fa faa6 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 8007c7c:	6939      	ldr	r1, [r7, #16]
 8007c7e:	8b7a      	ldrh	r2, [r7, #26]
 8007c80:	2302      	movs	r3, #2
 8007c82:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8007c84:	f7fd fe3b 	bl	80058fe <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8007c88:	893b      	ldrh	r3, [r7, #8]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f7fa fa9a 	bl	80021c8 <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 8007c94:	2300      	movs	r3, #0
 8007c96:	61fb      	str	r3, [r7, #28]
 8007c98:	e01f      	b.n	8007cda <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	1d13      	adds	r3, r2, #4
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	69f9      	ldr	r1, [r7, #28]
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	005b      	lsls	r3, r3, #1
 8007ca6:	440b      	add	r3, r1
 8007ca8:	3301      	adds	r3, #1
 8007caa:	6939      	ldr	r1, [r7, #16]
 8007cac:	5ccb      	ldrb	r3, [r1, r3]
 8007cae:	0318      	lsls	r0, r3, #12
 8007cb0:	69f9      	ldr	r1, [r7, #28]
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	005b      	lsls	r3, r3, #1
 8007cb6:	440b      	add	r3, r1
 8007cb8:	3302      	adds	r3, #2
 8007cba:	6939      	ldr	r1, [r7, #16]
 8007cbc:	5ccb      	ldrb	r3, [r1, r3]
 8007cbe:	011b      	lsls	r3, r3, #4
 8007cc0:	4318      	orrs	r0, r3
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	1c59      	adds	r1, r3, #1
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	005b      	lsls	r3, r3, #1
 8007cca:	440b      	add	r3, r1
 8007ccc:	6939      	ldr	r1, [r7, #16]
 8007cce:	5ccb      	ldrb	r3, [r1, r3]
 8007cd0:	4303      	orrs	r3, r0
 8007cd2:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	61fb      	str	r3, [r7, #28]
 8007cda:	7afa      	ldrb	r2, [r7, #11]
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d8db      	bhi.n	8007c9a <readBMP+0x94>
 8007ce2:	46b5      	mov	sp, r6
	}
}
 8007ce4:	bf00      	nop
 8007ce6:	3724      	adds	r7, #36	; 0x24
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08007cee <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b086      	sub	sp, #24
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607b      	str	r3, [r7, #4]
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	73fb      	strb	r3, [r7, #15]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 8007d00:	2300      	movs	r3, #0
 8007d02:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 8007d04:	2303      	movs	r3, #3
 8007d06:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 8007d08:	f107 0310 	add.w	r3, r7, #16
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	460a      	mov	r2, r1
 8007d10:	801a      	strh	r2, [r3, #0]
 8007d12:	460a      	mov	r2, r1
 8007d14:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8007d16:	7bfb      	ldrb	r3, [r7, #15]
 8007d18:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8007d20:	89bb      	ldrh	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	4619      	mov	r1, r3
 8007d26:	68b8      	ldr	r0, [r7, #8]
 8007d28:	f7fa fa4e 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 8007d2c:	8aba      	ldrh	r2, [r7, #20]
 8007d2e:	f107 0110 	add.w	r1, r7, #16
 8007d32:	230a      	movs	r3, #10
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f7fd fde2 	bl	80058fe <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8007d3a:	89bb      	ldrh	r3, [r7, #12]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	4619      	mov	r1, r3
 8007d40:	68b8      	ldr	r0, [r7, #8]
 8007d42:	f7fa fa41 	bl	80021c8 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 8007d46:	7cbb      	ldrb	r3, [r7, #18]
 8007d48:	021b      	lsls	r3, r3, #8
 8007d4a:	b21a      	sxth	r2, r3
 8007d4c:	7c7b      	ldrb	r3, [r7, #17]
 8007d4e:	b21b      	sxth	r3, r3
 8007d50:	4313      	orrs	r3, r2
 8007d52:	b21b      	sxth	r3, r3
 8007d54:	82fb      	strh	r3, [r7, #22]
	return data;
 8007d56:	8afb      	ldrh	r3, [r7, #22]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3718      	adds	r7, #24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	603b      	str	r3, [r7, #0]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8007d70:	88fa      	ldrh	r2, [r7, #6]
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	68b9      	ldr	r1, [r7, #8]
 8007d76:	2008      	movs	r0, #8
 8007d78:	f7ff ffb9 	bl	8007cee <read16BMP>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	461a      	mov	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8007d84:	88fa      	ldrh	r2, [r7, #6]
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	68b9      	ldr	r1, [r7, #8]
 8007d8a:	200a      	movs	r0, #10
 8007d8c:	f7ff ffaf 	bl	8007cee <read16BMP>
 8007d90:	4603      	mov	r3, r0
 8007d92:	b21a      	sxth	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 8007d98:	88fa      	ldrh	r2, [r7, #6]
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	68b9      	ldr	r1, [r7, #8]
 8007d9e:	200c      	movs	r0, #12
 8007da0:	f7ff ffa5 	bl	8007cee <read16BMP>
 8007da4:	4603      	mov	r3, r0
 8007da6:	b21a      	sxth	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 8007dac:	88fa      	ldrh	r2, [r7, #6]
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	68b9      	ldr	r1, [r7, #8]
 8007db2:	200e      	movs	r0, #14
 8007db4:	f7ff ff9b 	bl	8007cee <read16BMP>
 8007db8:	4603      	mov	r3, r0
 8007dba:	461a      	mov	r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 8007dc0:	88fa      	ldrh	r2, [r7, #6]
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	68b9      	ldr	r1, [r7, #8]
 8007dc6:	2010      	movs	r0, #16
 8007dc8:	f7ff ff91 	bl	8007cee <read16BMP>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	b21a      	sxth	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 8007dd4:	88fa      	ldrh	r2, [r7, #6]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	68b9      	ldr	r1, [r7, #8]
 8007dda:	2012      	movs	r0, #18
 8007ddc:	f7ff ff87 	bl	8007cee <read16BMP>
 8007de0:	4603      	mov	r3, r0
 8007de2:	b21a      	sxth	r2, r3
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 8007de8:	88fa      	ldrh	r2, [r7, #6]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	68b9      	ldr	r1, [r7, #8]
 8007dee:	2014      	movs	r0, #20
 8007df0:	f7ff ff7d 	bl	8007cee <read16BMP>
 8007df4:	4603      	mov	r3, r0
 8007df6:	b21a      	sxth	r2, r3
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8007dfc:	88fa      	ldrh	r2, [r7, #6]
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	68b9      	ldr	r1, [r7, #8]
 8007e02:	2016      	movs	r0, #22
 8007e04:	f7ff ff73 	bl	8007cee <read16BMP>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	b21a      	sxth	r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8007e10:	88fa      	ldrh	r2, [r7, #6]
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	68b9      	ldr	r1, [r7, #8]
 8007e16:	2018      	movs	r0, #24
 8007e18:	f7ff ff69 	bl	8007cee <read16BMP>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	b21a      	sxth	r2, r3
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8007e24:	88fa      	ldrh	r2, [r7, #6]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	68b9      	ldr	r1, [r7, #8]
 8007e2a:	201a      	movs	r0, #26
 8007e2c:	f7ff ff5f 	bl	8007cee <read16BMP>
 8007e30:	4603      	mov	r3, r0
 8007e32:	b21a      	sxth	r2, r3
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8007e38:	88fa      	ldrh	r2, [r7, #6]
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	68b9      	ldr	r1, [r7, #8]
 8007e3e:	201c      	movs	r0, #28
 8007e40:	f7ff ff55 	bl	8007cee <read16BMP>
 8007e44:	4603      	mov	r3, r0
 8007e46:	b21a      	sxth	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8007e4c:	88fa      	ldrh	r2, [r7, #6]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	201e      	movs	r0, #30
 8007e54:	f7ff ff4b 	bl	8007cee <read16BMP>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	b21a      	sxth	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	82da      	strh	r2, [r3, #22]
}
 8007e60:	bf00      	nop
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b088      	sub	sp, #32
 8007e6c:	af02      	add	r7, sp, #8
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	460b      	mov	r3, r1
 8007e72:	607a      	str	r2, [r7, #4]
 8007e74:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8007e76:	2300      	movs	r3, #0
 8007e78:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8007e7e:	897a      	ldrh	r2, [r7, #10]
 8007e80:	f107 0113 	add.w	r1, r7, #19
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	20d0      	movs	r0, #208	; 0xd0
 8007e8e:	f002 fc6e 	bl	800a76e <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 8007e92:	7cfb      	ldrb	r3, [r7, #19]
 8007e94:	2b58      	cmp	r3, #88	; 0x58
 8007e96:	d101      	bne.n	8007e9c <initBMP+0x34>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 8007e9c:	897a      	ldrh	r2, [r7, #10]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	9300      	str	r3, [sp, #0]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	21b6      	movs	r1, #182	; 0xb6
 8007ea8:	20e0      	movs	r0, #224	; 0xe0
 8007eaa:	f002 fc21 	bl	800a6f0 <write8>
	HAL_Delay(10);
 8007eae:	200a      	movs	r0, #10
 8007eb0:	f7f9 f8ac 	bl	800100c <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8007eb4:	897a      	ldrh	r2, [r7, #10]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	9300      	str	r3, [sp, #0]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	2133      	movs	r1, #51	; 0x33
 8007ec0:	2074      	movs	r0, #116	; 0x74
 8007ec2:	f002 fc15 	bl	800a6f0 <write8>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d001      	beq.n	8007ed0 <initBMP+0x68>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8007ed0:	897a      	ldrh	r2, [r7, #10]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	9300      	str	r3, [sp, #0]
 8007ed6:	4613      	mov	r3, r2
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	210c      	movs	r1, #12
 8007edc:	2075      	movs	r0, #117	; 0x75
 8007ede:	f002 fc07 	bl	800a6f0 <write8>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d001      	beq.n	8007eec <initBMP+0x84>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	617b      	str	r3, [r7, #20]

	return verif;
 8007eec:	697b      	ldr	r3, [r7, #20]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3718      	adds	r7, #24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007efc:	b0a6      	sub	sp, #152	; 0x98
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	66f8      	str	r0, [r7, #108]	; 0x6c
 8007f02:	66b9      	str	r1, [r7, #104]	; 0x68
 8007f04:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007f08:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8007f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f0e:	3304      	adds	r3, #4
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	10da      	asrs	r2, r3, #3
 8007f14:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8007f18:	005b      	lsls	r3, r3, #1
 8007f1a:	1ad2      	subs	r2, r2, r3
 8007f1c:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 8007f20:	fb03 f302 	mul.w	r3, r3, r2
 8007f24:	12db      	asrs	r3, r3, #11
 8007f26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 8007f2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f2c:	3304      	adds	r3, #4
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	111a      	asrs	r2, r3, #4
 8007f32:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8007f36:	1ad1      	subs	r1, r2, r3
 8007f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f3a:	3304      	adds	r3, #4
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	111a      	asrs	r2, r3, #4
 8007f40:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	fb03 f301 	mul.w	r3, r3, r1
 8007f4a:	131a      	asrs	r2, r3, #12
 8007f4c:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 8007f50:	fb03 f302 	mul.w	r3, r3, r2
 8007f54:	139b      	asrs	r3, r3, #14
 8007f56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 8007f5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007f5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f62:	4413      	add	r3, r2
 8007f64:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 8007f68:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	4413      	add	r3, r2
 8007f72:	3380      	adds	r3, #128	; 0x80
 8007f74:	121b      	asrs	r3, r3, #8
 8007f76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 8007f7a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007f7c:	1d13      	adds	r3, r2, #4
 8007f7e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f84:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 8007f86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007f8a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8007f8e:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8007f92:	f144 34ff 	adc.w	r4, r4, #4294967295
 8007f96:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 8007f9a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007f9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fa2:	fb03 f102 	mul.w	r1, r3, r2
 8007fa6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007faa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fae:	fb03 f302 	mul.w	r3, r3, r2
 8007fb2:	18cc      	adds	r4, r1, r3
 8007fb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007fb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fbc:	fba2 0103 	umull	r0, r1, r2, r3
 8007fc0:	1863      	adds	r3, r4, r1
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 8007fc8:	b21b      	sxth	r3, r3
 8007fca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8007fce:	fb03 f501 	mul.w	r5, r3, r1
 8007fd2:	fb00 f204 	mul.w	r2, r0, r4
 8007fd6:	442a      	add	r2, r5
 8007fd8:	fba0 3403 	umull	r3, r4, r0, r3
 8007fdc:	4422      	add	r2, r4
 8007fde:	4614      	mov	r4, r2
 8007fe0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 8007fe4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 8007fe8:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8007fec:	b21b      	sxth	r3, r3
 8007fee:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8007ff2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007ff6:	fb04 f102 	mul.w	r1, r4, r2
 8007ffa:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007ffe:	fb03 f202 	mul.w	r2, r3, r2
 8008002:	4411      	add	r1, r2
 8008004:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008008:	fba2 3403 	umull	r3, r4, r2, r3
 800800c:	190a      	adds	r2, r1, r4
 800800e:	4614      	mov	r4, r2
 8008010:	ea4f 4944 	mov.w	r9, r4, lsl #17
 8008014:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 8008018:	ea4f 4843 	mov.w	r8, r3, lsl #17
 800801c:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8008020:	eb13 0308 	adds.w	r3, r3, r8
 8008024:	eb44 0409 	adc.w	r4, r4, r9
 8008028:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 800802c:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 8008030:	b21b      	sxth	r3, r3
 8008032:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008036:	00db      	lsls	r3, r3, #3
 8008038:	60fb      	str	r3, [r7, #12]
 800803a:	2300      	movs	r3, #0
 800803c:	60bb      	str	r3, [r7, #8]
 800803e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8008042:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008046:	18c9      	adds	r1, r1, r3
 8008048:	eb42 0204 	adc.w	r2, r2, r4
 800804c:	460b      	mov	r3, r1
 800804e:	4614      	mov	r4, r2
 8008050:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8008054:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008058:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800805c:	fb03 f102 	mul.w	r1, r3, r2
 8008060:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008064:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008068:	fb03 f302 	mul.w	r3, r3, r2
 800806c:	18cc      	adds	r4, r1, r3
 800806e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008072:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008076:	fba2 0103 	umull	r0, r1, r2, r3
 800807a:	1863      	adds	r3, r4, r1
 800807c:	4619      	mov	r1, r3
 800807e:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 8008082:	b21b      	sxth	r3, r3
 8008084:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008088:	fb03 f501 	mul.w	r5, r3, r1
 800808c:	fb00 f204 	mul.w	r2, r0, r4
 8008090:	442a      	add	r2, r5
 8008092:	fba0 3403 	umull	r3, r4, r0, r3
 8008096:	4422      	add	r2, r4
 8008098:	4614      	mov	r4, r2
 800809a:	0a1a      	lsrs	r2, r3, #8
 800809c:	663a      	str	r2, [r7, #96]	; 0x60
 800809e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80080a0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80080a4:	663a      	str	r2, [r7, #96]	; 0x60
 80080a6:	1223      	asrs	r3, r4, #8
 80080a8:	667b      	str	r3, [r7, #100]	; 0x64
 80080aa:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 80080ae:	b21b      	sxth	r3, r3
 80080b0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80080b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80080b8:	fb04 f102 	mul.w	r1, r4, r2
 80080bc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80080c0:	fb03 f202 	mul.w	r2, r3, r2
 80080c4:	4411      	add	r1, r2
 80080c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80080ca:	fba2 3403 	umull	r3, r4, r2, r3
 80080ce:	190a      	adds	r2, r1, r4
 80080d0:	4614      	mov	r4, r2
 80080d2:	0322      	lsls	r2, r4, #12
 80080d4:	65fa      	str	r2, [r7, #92]	; 0x5c
 80080d6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080d8:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 80080dc:	65fa      	str	r2, [r7, #92]	; 0x5c
 80080de:	031b      	lsls	r3, r3, #12
 80080e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80080e2:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80080e6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80080ea:	185b      	adds	r3, r3, r1
 80080ec:	eb44 0402 	adc.w	r4, r4, r2
 80080f0:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 80080f4:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80080f8:	1c19      	adds	r1, r3, #0
 80080fa:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 80080fe:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8008102:	b29b      	uxth	r3, r3
 8008104:	f04f 0400 	mov.w	r4, #0
 8008108:	fb03 f502 	mul.w	r5, r3, r2
 800810c:	fb01 f004 	mul.w	r0, r1, r4
 8008110:	4428      	add	r0, r5
 8008112:	fba1 3403 	umull	r3, r4, r1, r3
 8008116:	1902      	adds	r2, r0, r4
 8008118:	4614      	mov	r4, r2
 800811a:	1062      	asrs	r2, r4, #1
 800811c:	603a      	str	r2, [r7, #0]
 800811e:	17e3      	asrs	r3, r4, #31
 8008120:	607b      	str	r3, [r7, #4]
 8008122:	e897 0018 	ldmia.w	r7, {r3, r4}
 8008126:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 800812a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800812e:	2b00      	cmp	r3, #0
 8008130:	d103      	bne.n	800813a <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 8008132:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008134:	2200      	movs	r2, #0
 8008136:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 8008138:	e0d9      	b.n	80082ee <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 800813a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8008142:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008146:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 800814a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800814e:	07e2      	lsls	r2, r4, #31
 8008150:	657a      	str	r2, [r7, #84]	; 0x54
 8008152:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008154:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8008158:	657a      	str	r2, [r7, #84]	; 0x54
 800815a:	07db      	lsls	r3, r3, #31
 800815c:	653b      	str	r3, [r7, #80]	; 0x50
 800815e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8008162:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8008166:	1ac9      	subs	r1, r1, r3
 8008168:	eb62 0204 	sbc.w	r2, r2, r4
 800816c:	460b      	mov	r3, r1
 800816e:	4614      	mov	r4, r2
 8008170:	18db      	adds	r3, r3, r3
 8008172:	eb44 0404 	adc.w	r4, r4, r4
 8008176:	185b      	adds	r3, r3, r1
 8008178:	eb44 0402 	adc.w	r4, r4, r2
 800817c:	01a0      	lsls	r0, r4, #6
 800817e:	6378      	str	r0, [r7, #52]	; 0x34
 8008180:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008182:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8008186:	6378      	str	r0, [r7, #52]	; 0x34
 8008188:	0198      	lsls	r0, r3, #6
 800818a:	6338      	str	r0, [r7, #48]	; 0x30
 800818c:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8008190:	eb18 0803 	adds.w	r8, r8, r3
 8008194:	eb49 0904 	adc.w	r9, r9, r4
 8008198:	4643      	mov	r3, r8
 800819a:	464c      	mov	r4, r9
 800819c:	00a0      	lsls	r0, r4, #2
 800819e:	62f8      	str	r0, [r7, #44]	; 0x2c
 80081a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80081a2:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80081a6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80081ac:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80081b0:	185b      	adds	r3, r3, r1
 80081b2:	eb44 0402 	adc.w	r4, r4, r2
 80081b6:	00a0      	lsls	r0, r4, #2
 80081b8:	6278      	str	r0, [r7, #36]	; 0x24
 80081ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80081bc:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80081c0:	6278      	str	r0, [r7, #36]	; 0x24
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	623b      	str	r3, [r7, #32]
 80081c6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80081ca:	eb13 0801 	adds.w	r8, r3, r1
 80081ce:	eb44 0902 	adc.w	r9, r4, r2
 80081d2:	4640      	mov	r0, r8
 80081d4:	4649      	mov	r1, r9
 80081d6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80081da:	f7f8 fccd 	bl	8000b78 <__aeabi_ldivmod>
 80081de:	4603      	mov	r3, r0
 80081e0:	460c      	mov	r4, r1
 80081e2:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 80081e6:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 80081ea:	b218      	sxth	r0, r3
 80081ec:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80081f0:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 80081f4:	0b5a      	lsrs	r2, r3, #13
 80081f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80081f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081fa:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 80081fe:	64ba      	str	r2, [r7, #72]	; 0x48
 8008200:	1363      	asrs	r3, r4, #13
 8008202:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008204:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8008208:	4623      	mov	r3, r4
 800820a:	fb03 f201 	mul.w	r2, r3, r1
 800820e:	462b      	mov	r3, r5
 8008210:	fb00 f303 	mul.w	r3, r0, r3
 8008214:	441a      	add	r2, r3
 8008216:	4623      	mov	r3, r4
 8008218:	fba0 3403 	umull	r3, r4, r0, r3
 800821c:	4422      	add	r2, r4
 800821e:	4614      	mov	r4, r2
 8008220:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8008224:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 8008228:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800822c:	ea4f 3b62 	mov.w	fp, r2, asr #13
 8008230:	fb0a f104 	mul.w	r1, sl, r4
 8008234:	fb03 f20b 	mul.w	r2, r3, fp
 8008238:	440a      	add	r2, r1
 800823a:	fba3 340a 	umull	r3, r4, r3, sl
 800823e:	4422      	add	r2, r4
 8008240:	4614      	mov	r4, r2
 8008242:	0e5a      	lsrs	r2, r3, #25
 8008244:	61ba      	str	r2, [r7, #24]
 8008246:	69ba      	ldr	r2, [r7, #24]
 8008248:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800824c:	61ba      	str	r2, [r7, #24]
 800824e:	1663      	asrs	r3, r4, #25
 8008250:	61fb      	str	r3, [r7, #28]
 8008252:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8008256:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800825a:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 800825e:	b21b      	sxth	r3, r3
 8008260:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008264:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008266:	fb04 f102 	mul.w	r1, r4, r2
 800826a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800826c:	fb03 f202 	mul.w	r2, r3, r2
 8008270:	440a      	add	r2, r1
 8008272:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8008274:	fba1 3403 	umull	r3, r4, r1, r3
 8008278:	4422      	add	r2, r4
 800827a:	4614      	mov	r4, r2
 800827c:	0cda      	lsrs	r2, r3, #19
 800827e:	613a      	str	r2, [r7, #16]
 8008280:	693a      	ldr	r2, [r7, #16]
 8008282:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8008286:	613a      	str	r2, [r7, #16]
 8008288:	14e3      	asrs	r3, r4, #19
 800828a:	617b      	str	r3, [r7, #20]
 800828c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8008290:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 8008294:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8008298:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800829c:	18c9      	adds	r1, r1, r3
 800829e:	eb42 0204 	adc.w	r2, r2, r4
 80082a2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80082a6:	185b      	adds	r3, r3, r1
 80082a8:	eb44 0402 	adc.w	r4, r4, r2
 80082ac:	0a1a      	lsrs	r2, r3, #8
 80082ae:	643a      	str	r2, [r7, #64]	; 0x40
 80082b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80082b2:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80082b6:	643a      	str	r2, [r7, #64]	; 0x40
 80082b8:	1223      	asrs	r3, r4, #8
 80082ba:	647b      	str	r3, [r7, #68]	; 0x44
 80082bc:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 80082c0:	b21b      	sxth	r3, r3
 80082c2:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80082c6:	0122      	lsls	r2, r4, #4
 80082c8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80082ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80082cc:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80082d0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80082d2:	011b      	lsls	r3, r3, #4
 80082d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80082d6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80082da:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80082de:	185b      	adds	r3, r3, r1
 80082e0:	eb44 0402 	adc.w	r4, r4, r2
 80082e4:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 80082e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80082ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80082ec:	601a      	str	r2, [r3, #0]
}
 80082ee:	bf00      	nop
 80082f0:	3798      	adds	r7, #152	; 0x98
 80082f2:	46bd      	mov	sp, r7
 80082f4:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082f8:	b002      	add	sp, #8
 80082fa:	4770      	bx	lr

080082fc <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80082fc:	b084      	sub	sp, #16
 80082fe:	b5b0      	push	{r4, r5, r7, lr}
 8008300:	b088      	sub	sp, #32
 8008302:	af04      	add	r7, sp, #16
 8008304:	6078      	str	r0, [r7, #4]
 8008306:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800830a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 800830e:	f107 0308 	add.w	r3, r7, #8
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
 8008316:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8008318:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800831c:	f107 0008 	add.w	r0, r7, #8
 8008320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	4613      	mov	r3, r2
 8008326:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008328:	2102      	movs	r1, #2
 800832a:	f7ff fc6c 	bl	8007c06 <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 800832e:	f107 0508 	add.w	r5, r7, #8
 8008332:	466c      	mov	r4, sp
 8008334:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008338:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800833a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800833e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008342:	cb0c      	ldmia	r3, {r2, r3}
 8008344:	6879      	ldr	r1, [r7, #4]
 8008346:	4628      	mov	r0, r5
 8008348:	f7ff fdd5 	bl	8007ef6 <bmpCompensate>
}
 800834c:	bf00      	nop
 800834e:	3710      	adds	r7, #16
 8008350:	46bd      	mov	sp, r7
 8008352:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8008356:	b004      	add	sp, #16
 8008358:	4770      	bx	lr
	...

0800835c <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 800835c:	b590      	push	{r4, r7, lr}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	6039      	str	r1, [r7, #0]
	*bmpConv++ = *bmpCompensated++ / 100.0;
 8008366:	683c      	ldr	r4, [r7, #0]
 8008368:	1d23      	adds	r3, r4, #4
 800836a:	603b      	str	r3, [r7, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	1d1a      	adds	r2, r3, #4
 8008370:	607a      	str	r2, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4618      	mov	r0, r3
 8008376:	f7f8 f899 	bl	80004ac <__aeabi_i2d>
 800837a:	f04f 0200 	mov.w	r2, #0
 800837e:	4b11      	ldr	r3, [pc, #68]	; (80083c4 <convBMP+0x68>)
 8008380:	f7f8 fa24 	bl	80007cc <__aeabi_ddiv>
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	4610      	mov	r0, r2
 800838a:	4619      	mov	r1, r3
 800838c:	f7f8 fba4 	bl	8000ad8 <__aeabi_d2f>
 8008390:	4603      	mov	r3, r0
 8008392:	6023      	str	r3, [r4, #0]
	*bmpConv = *bmpCompensated / 256.0;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4618      	mov	r0, r3
 800839a:	f7f8 f887 	bl	80004ac <__aeabi_i2d>
 800839e:	f04f 0200 	mov.w	r2, #0
 80083a2:	4b09      	ldr	r3, [pc, #36]	; (80083c8 <convBMP+0x6c>)
 80083a4:	f7f8 fa12 	bl	80007cc <__aeabi_ddiv>
 80083a8:	4603      	mov	r3, r0
 80083aa:	460c      	mov	r4, r1
 80083ac:	4618      	mov	r0, r3
 80083ae:	4621      	mov	r1, r4
 80083b0:	f7f8 fb92 	bl	8000ad8 <__aeabi_d2f>
 80083b4:	4602      	mov	r2, r0
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	601a      	str	r2, [r3, #0]
}
 80083ba:	bf00      	nop
 80083bc:	370c      	adds	r7, #12
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd90      	pop	{r4, r7, pc}
 80083c2:	bf00      	nop
 80083c4:	40590000 	.word	0x40590000
 80083c8:	40700000 	.word	0x40700000

080083cc <initIMU_slow>:

	return verif;
}

uint32_t initIMU_slow(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b088      	sub	sp, #32
 80083d0:	af02      	add	r7, sp, #8
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	460b      	mov	r3, r1
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 80083da:	2300      	movs	r3, #0
 80083dc:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 80083de:	2300      	movs	r3, #0
 80083e0:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80083e2:	897a      	ldrh	r2, [r7, #10]
 80083e4:	f107 0113 	add.w	r1, r7, #19
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	4613      	mov	r3, r2
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	2075      	movs	r0, #117	; 0x75
 80083f2:	f002 f9bc 	bl	800a76e <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 80083f6:	7cfb      	ldrb	r3, [r7, #19]
 80083f8:	2b12      	cmp	r3, #18
 80083fa:	d101      	bne.n	8008400 <initIMU_slow+0x34>
 80083fc:	2301      	movs	r3, #1
 80083fe:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8008400:	897a      	ldrh	r2, [r7, #10]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	4613      	mov	r3, r2
 8008408:	68fa      	ldr	r2, [r7, #12]
 800840a:	2180      	movs	r1, #128	; 0x80
 800840c:	206b      	movs	r0, #107	; 0x6b
 800840e:	f002 f96f 	bl	800a6f0 <write8>
	HAL_Delay(10);
 8008412:	200a      	movs	r0, #10
 8008414:	f7f8 fdfa 	bl	800100c <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8008418:	897a      	ldrh	r2, [r7, #10]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	4613      	mov	r3, r2
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	2144      	movs	r1, #68	; 0x44
 8008424:	206a      	movs	r0, #106	; 0x6a
 8008426:	f002 f963 	bl	800a6f0 <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 800842a:	897a      	ldrh	r2, [r7, #10]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	4613      	mov	r3, r2
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	2141      	movs	r1, #65	; 0x41
 8008436:	206a      	movs	r0, #106	; 0x6a
 8008438:	f002 f95a 	bl	800a6f0 <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800843c:	897a      	ldrh	r2, [r7, #10]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	4613      	mov	r3, r2
 8008444:	68fa      	ldr	r2, [r7, #12]
 8008446:	2140      	movs	r1, #64	; 0x40
 8008448:	2070      	movs	r0, #112	; 0x70
 800844a:	f002 f951 	bl	800a6f0 <write8>
 800844e:	4603      	mov	r3, r0
 8008450:	2b01      	cmp	r3, #1
 8008452:	d001      	beq.n	8008458 <initIMU_slow+0x8c>
 8008454:	2300      	movs	r3, #0
 8008456:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008458:	897a      	ldrh	r2, [r7, #10]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	4613      	mov	r3, r2
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	2101      	movs	r1, #1
 8008464:	206b      	movs	r0, #107	; 0x6b
 8008466:	f002 f943 	bl	800a6f0 <write8>
 800846a:	4603      	mov	r3, r0
 800846c:	2b01      	cmp	r3, #1
 800846e:	d001      	beq.n	8008474 <initIMU_slow+0xa8>
 8008470:	2300      	movs	r3, #0
 8008472:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008474:	897a      	ldrh	r2, [r7, #10]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	4613      	mov	r3, r2
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	2100      	movs	r1, #0
 8008480:	206c      	movs	r0, #108	; 0x6c
 8008482:	f002 f935 	bl	800a6f0 <write8>
 8008486:	4603      	mov	r3, r0
 8008488:	2b01      	cmp	r3, #1
 800848a:	d001      	beq.n	8008490 <initIMU_slow+0xc4>
 800848c:	2300      	movs	r3, #0
 800848e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008490:	897a      	ldrh	r2, [r7, #10]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	4613      	mov	r3, r2
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	2118      	movs	r1, #24
 800849c:	201c      	movs	r0, #28
 800849e:	f002 f927 	bl	800a6f0 <write8>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d001      	beq.n	80084ac <initIMU_slow+0xe0>
 80084a8:	2300      	movs	r3, #0
 80084aa:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80084ac:	897a      	ldrh	r2, [r7, #10]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	4613      	mov	r3, r2
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	2110      	movs	r1, #16
 80084b8:	201b      	movs	r0, #27
 80084ba:	f002 f919 	bl	800a6f0 <write8>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d001      	beq.n	80084c8 <initIMU_slow+0xfc>
 80084c4:	2300      	movs	r3, #0
 80084c6:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_99			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80084c8:	897a      	ldrh	r2, [r7, #10]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	9300      	str	r3, [sp, #0]
 80084ce:	4613      	mov	r3, r2
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	2102      	movs	r1, #2
 80084d4:	201d      	movs	r0, #29
 80084d6:	f002 f90b 	bl	800a6f0 <write8>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d001      	beq.n	80084e4 <initIMU_slow+0x118>
 80084e0:	2300      	movs	r3, #0
 80084e2:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_92		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80084e4:	897a      	ldrh	r2, [r7, #10]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	4613      	mov	r3, r2
 80084ec:	68fa      	ldr	r2, [r7, #12]
 80084ee:	2102      	movs	r1, #2
 80084f0:	201a      	movs	r0, #26
 80084f2:	f002 f8fd 	bl	800a6f0 <write8>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d001      	beq.n	8008500 <initIMU_slow+0x134>
 80084fc:	2300      	movs	r3, #0
 80084fe:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_4			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008500:	897a      	ldrh	r2, [r7, #10]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	4613      	mov	r3, r2
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	21f9      	movs	r1, #249	; 0xf9
 800850c:	2019      	movs	r0, #25
 800850e:	f002 f8ef 	bl	800a6f0 <write8>
 8008512:	4603      	mov	r3, r0
 8008514:	2b01      	cmp	r3, #1
 8008516:	d001      	beq.n	800851c <initIMU_slow+0x150>
 8008518:	2300      	movs	r3, #0
 800851a:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800851c:	897a      	ldrh	r2, [r7, #10]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	4613      	mov	r3, r2
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	2114      	movs	r1, #20
 8008528:	2023      	movs	r0, #35	; 0x23
 800852a:	f002 f8e1 	bl	800a6f0 <write8>
 800852e:	4603      	mov	r3, r0
 8008530:	2b01      	cmp	r3, #1
 8008532:	d001      	beq.n	8008538 <initIMU_slow+0x16c>
 8008534:	2300      	movs	r3, #0
 8008536:	617b      	str	r3, [r7, #20]

	return verif;
 8008538:	697b      	ldr	r3, [r7, #20]
}
 800853a:	4618      	mov	r0, r3
 800853c:	3718      	adds	r7, #24
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <clearFIFO>:


void clearFIFO(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008542:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008546:	b08b      	sub	sp, #44	; 0x2c
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	460b      	mov	r3, r1
 800854e:	607a      	str	r2, [r7, #4]
 8008550:	817b      	strh	r3, [r7, #10]
 8008552:	466b      	mov	r3, sp
 8008554:	461e      	mov	r6, r3
	uint16_t sizeFifo=0;
 8008556:	2300      	movs	r3, #0
 8008558:	83fb      	strh	r3, [r7, #30]
	uint8_t data[3]={0};
 800855a:	f107 0310 	add.w	r3, r7, #16
 800855e:	2100      	movs	r1, #0
 8008560:	460a      	mov	r2, r1
 8008562:	801a      	strh	r2, [r3, #0]
 8008564:	460a      	mov	r2, r1
 8008566:	709a      	strb	r2, [r3, #2]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 8008568:	23f2      	movs	r3, #242	; 0xf2
 800856a:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 800856c:	897b      	ldrh	r3, [r7, #10]
 800856e:	2200      	movs	r2, #0
 8008570:	4619      	mov	r1, r3
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f7f9 fe28 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 8008578:	f107 0210 	add.w	r2, r7, #16
 800857c:	f107 0110 	add.w	r1, r7, #16
 8008580:	2301      	movs	r3, #1
 8008582:	9300      	str	r3, [sp, #0]
 8008584:	2303      	movs	r3, #3
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f7fd fabf 	bl	8005b0a <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 800858c:	7c7b      	ldrb	r3, [r7, #17]
 800858e:	021b      	lsls	r3, r3, #8
 8008590:	b21a      	sxth	r2, r3
 8008592:	7cbb      	ldrb	r3, [r7, #18]
 8008594:	b21b      	sxth	r3, r3
 8008596:	4313      	orrs	r3, r2
 8008598:	b21b      	sxth	r3, r3
 800859a:	83fb      	strh	r3, [r7, #30]

	uint8_t dummy[sizeFifo+1];
 800859c:	8bfb      	ldrh	r3, [r7, #30]
 800859e:	1c59      	adds	r1, r3, #1
 80085a0:	1e4b      	subs	r3, r1, #1
 80085a2:	61bb      	str	r3, [r7, #24]
 80085a4:	460b      	mov	r3, r1
 80085a6:	461a      	mov	r2, r3
 80085a8:	f04f 0300 	mov.w	r3, #0
 80085ac:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80085b0:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80085b4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80085b8:	460b      	mov	r3, r1
 80085ba:	461a      	mov	r2, r3
 80085bc:	f04f 0300 	mov.w	r3, #0
 80085c0:	00dd      	lsls	r5, r3, #3
 80085c2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80085c6:	00d4      	lsls	r4, r2, #3
 80085c8:	460b      	mov	r3, r1
 80085ca:	3307      	adds	r3, #7
 80085cc:	08db      	lsrs	r3, r3, #3
 80085ce:	00db      	lsls	r3, r3, #3
 80085d0:	ebad 0d03 	sub.w	sp, sp, r3
 80085d4:	ab02      	add	r3, sp, #8
 80085d6:	3300      	adds	r3, #0
 80085d8:	617b      	str	r3, [r7, #20]
	dummy[0] = ICM_REG_FIFO_REG | 0x80;
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	22f4      	movs	r2, #244	; 0xf4
 80085de:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) &dummy, (uint8_t*) &dummy, sizeFifo+1);
 80085e0:	6979      	ldr	r1, [r7, #20]
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	8bfb      	ldrh	r3, [r7, #30]
 80085e6:	3301      	adds	r3, #1
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f7fd fc2e 	bl	8005e4c <HAL_SPI_TransmitReceive_DMA>
 80085f0:	46b5      	mov	sp, r6
}
 80085f2:	bf00      	nop
 80085f4:	3724      	adds	r7, #36	; 0x24
 80085f6:	46bd      	mov	sp, r7
 80085f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080085fc <readIMU>:

// Performances, 72Mhz uC, 4.5Mhz SPI :55us
// function to read number Bytes from the FIFO buffer. Return 1 if we read less than the number of bytes in the FIFO
// carefull sensor big endian, STM32 little endian
uint32_t readIMU(uint8_t *IMU_raw_data, uint16_t number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b08a      	sub	sp, #40	; 0x28
 8008600:	af02      	add	r7, sp, #8
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	607a      	str	r2, [r7, #4]
 8008606:	461a      	mov	r2, r3
 8008608:	460b      	mov	r3, r1
 800860a:	817b      	strh	r3, [r7, #10]
 800860c:	4613      	mov	r3, r2
 800860e:	813b      	strh	r3, [r7, #8]
	uint16_t sizeFifo=0;
 8008610:	2300      	movs	r3, #0
 8008612:	837b      	strh	r3, [r7, #26]
	uint8_t data[3]={0};
 8008614:	f107 0314 	add.w	r3, r7, #20
 8008618:	2100      	movs	r1, #0
 800861a:	460a      	mov	r2, r1
 800861c:	801a      	strh	r2, [r3, #0]
 800861e:	460a      	mov	r2, r1
 8008620:	709a      	strb	r2, [r3, #2]
	uint32_t iserror = 0;
 8008622:	2300      	movs	r3, #0
 8008624:	61fb      	str	r3, [r7, #28]
	*IMU_raw_data = ICM_REG_FIFO_REG | 0x80;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	22f4      	movs	r2, #244	; 0xf4
 800862a:	701a      	strb	r2, [r3, #0]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 800862c:	23f2      	movs	r3, #242	; 0xf2
 800862e:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8008630:	893b      	ldrh	r3, [r7, #8]
 8008632:	2200      	movs	r2, #0
 8008634:	4619      	mov	r1, r3
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7f9 fdc6 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 800863c:	f107 0214 	add.w	r2, r7, #20
 8008640:	f107 0114 	add.w	r1, r7, #20
 8008644:	2301      	movs	r3, #1
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	2303      	movs	r3, #3
 800864a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800864c:	f7fd fa5d 	bl	8005b0a <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 8008650:	7d7b      	ldrb	r3, [r7, #21]
 8008652:	021b      	lsls	r3, r3, #8
 8008654:	b21a      	sxth	r2, r3
 8008656:	7dbb      	ldrb	r3, [r7, #22]
 8008658:	b21b      	sxth	r3, r3
 800865a:	4313      	orrs	r3, r2
 800865c:	b21b      	sxth	r3, r3
 800865e:	837b      	strh	r3, [r7, #26]
	if(sizeFifo == number){iserror = 1;}
 8008660:	8b7a      	ldrh	r2, [r7, #26]
 8008662:	897b      	ldrh	r3, [r7, #10]
 8008664:	429a      	cmp	r2, r3
 8008666:	d101      	bne.n	800866c <readIMU+0x70>
 8008668:	2301      	movs	r3, #1
 800866a:	61fb      	str	r3, [r7, #28]
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, 1, 1);
 800866c:	2301      	movs	r3, #1
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	2301      	movs	r3, #1
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	68f9      	ldr	r1, [r7, #12]
 8008676:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008678:	f7fd fa47 	bl	8005b0a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, number);
 800867c:	897b      	ldrh	r3, [r7, #10]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	68f9      	ldr	r1, [r7, #12]
 8008682:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008684:	f7fd fbe2 	bl	8005e4c <HAL_SPI_TransmitReceive_DMA>
	return iserror;
 8008688:	69fb      	ldr	r3, [r7, #28]
}
 800868a:	4618      	mov	r0, r3
 800868c:	3720      	adds	r7, #32
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
 8008692:	0000      	movs	r0, r0
 8008694:	0000      	movs	r0, r0
	...

08008698 <convIMU>:

// Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
// If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(uint8_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
 8008698:	b590      	push	{r4, r7, lr}
 800869a:	b087      	sub	sp, #28
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0; i<cycle; i++){
 80086a4:	2300      	movs	r3, #0
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	e0e4      	b.n	8008874 <convIMU+0x1dc>
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 2048.0; 								//in g
 80086aa:	68bc      	ldr	r4, [r7, #8]
 80086ac:	1d23      	adds	r3, r4, #4
 80086ae:	60bb      	str	r3, [r7, #8]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	1c5a      	adds	r2, r3, #1
 80086b4:	60fa      	str	r2, [r7, #12]
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	4619      	mov	r1, r3
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	1c5a      	adds	r2, r3, #1
 80086be:	60fa      	str	r2, [r7, #12]
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	3308      	adds	r3, #8
 80086c4:	fa01 f303 	lsl.w	r3, r1, r3
 80086c8:	4618      	mov	r0, r3
 80086ca:	f7f7 feef 	bl	80004ac <__aeabi_i2d>
 80086ce:	f04f 0200 	mov.w	r2, #0
 80086d2:	4b71      	ldr	r3, [pc, #452]	; (8008898 <convIMU+0x200>)
 80086d4:	f7f8 f87a 	bl	80007cc <__aeabi_ddiv>
 80086d8:	4602      	mov	r2, r0
 80086da:	460b      	mov	r3, r1
 80086dc:	4610      	mov	r0, r2
 80086de:	4619      	mov	r1, r3
 80086e0:	f7f8 f9fa 	bl	8000ad8 <__aeabi_d2f>
 80086e4:	4603      	mov	r3, r0
 80086e6:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 2048.0;
 80086e8:	68bc      	ldr	r4, [r7, #8]
 80086ea:	1d23      	adds	r3, r4, #4
 80086ec:	60bb      	str	r3, [r7, #8]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	1c5a      	adds	r2, r3, #1
 80086f2:	60fa      	str	r2, [r7, #12]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	4619      	mov	r1, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	1c5a      	adds	r2, r3, #1
 80086fc:	60fa      	str	r2, [r7, #12]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	3308      	adds	r3, #8
 8008702:	fa01 f303 	lsl.w	r3, r1, r3
 8008706:	4618      	mov	r0, r3
 8008708:	f7f7 fed0 	bl	80004ac <__aeabi_i2d>
 800870c:	f04f 0200 	mov.w	r2, #0
 8008710:	4b61      	ldr	r3, [pc, #388]	; (8008898 <convIMU+0x200>)
 8008712:	f7f8 f85b 	bl	80007cc <__aeabi_ddiv>
 8008716:	4602      	mov	r2, r0
 8008718:	460b      	mov	r3, r1
 800871a:	4610      	mov	r0, r2
 800871c:	4619      	mov	r1, r3
 800871e:	f7f8 f9db 	bl	8000ad8 <__aeabi_d2f>
 8008722:	4603      	mov	r3, r0
 8008724:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 2048.0;
 8008726:	68bc      	ldr	r4, [r7, #8]
 8008728:	1d23      	adds	r3, r4, #4
 800872a:	60bb      	str	r3, [r7, #8]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	1c5a      	adds	r2, r3, #1
 8008730:	60fa      	str	r2, [r7, #12]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	4619      	mov	r1, r3
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	1c5a      	adds	r2, r3, #1
 800873a:	60fa      	str	r2, [r7, #12]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	3308      	adds	r3, #8
 8008740:	fa01 f303 	lsl.w	r3, r1, r3
 8008744:	4618      	mov	r0, r3
 8008746:	f7f7 feb1 	bl	80004ac <__aeabi_i2d>
 800874a:	f04f 0200 	mov.w	r2, #0
 800874e:	4b52      	ldr	r3, [pc, #328]	; (8008898 <convIMU+0x200>)
 8008750:	f7f8 f83c 	bl	80007cc <__aeabi_ddiv>
 8008754:	4602      	mov	r2, r0
 8008756:	460b      	mov	r3, r1
 8008758:	4610      	mov	r0, r2
 800875a:	4619      	mov	r1, r3
 800875c:	f7f8 f9bc 	bl	8000ad8 <__aeabi_d2f>
 8008760:	4603      	mov	r3, r0
 8008762:	6023      	str	r3, [r4, #0]
		*IMUConv++ = ((*IMU_raw_data++ << 8 + *IMU_raw_data++) / 326.8) + 25.0;							//in C
 8008764:	68bc      	ldr	r4, [r7, #8]
 8008766:	1d23      	adds	r3, r4, #4
 8008768:	60bb      	str	r3, [r7, #8]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	1c5a      	adds	r2, r3, #1
 800876e:	60fa      	str	r2, [r7, #12]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	4619      	mov	r1, r3
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	60fa      	str	r2, [r7, #12]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	3308      	adds	r3, #8
 800877e:	fa01 f303 	lsl.w	r3, r1, r3
 8008782:	4618      	mov	r0, r3
 8008784:	f7f7 fe92 	bl	80004ac <__aeabi_i2d>
 8008788:	a33f      	add	r3, pc, #252	; (adr r3, 8008888 <convIMU+0x1f0>)
 800878a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800878e:	f7f8 f81d 	bl	80007cc <__aeabi_ddiv>
 8008792:	4602      	mov	r2, r0
 8008794:	460b      	mov	r3, r1
 8008796:	4610      	mov	r0, r2
 8008798:	4619      	mov	r1, r3
 800879a:	f04f 0200 	mov.w	r2, #0
 800879e:	4b3f      	ldr	r3, [pc, #252]	; (800889c <convIMU+0x204>)
 80087a0:	f7f7 fd38 	bl	8000214 <__adddf3>
 80087a4:	4602      	mov	r2, r0
 80087a6:	460b      	mov	r3, r1
 80087a8:	4610      	mov	r0, r2
 80087aa:	4619      	mov	r1, r3
 80087ac:	f7f8 f994 	bl	8000ad8 <__aeabi_d2f>
 80087b0:	4603      	mov	r3, r0
 80087b2:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 32.8; 									//in dps
 80087b4:	68bc      	ldr	r4, [r7, #8]
 80087b6:	1d23      	adds	r3, r4, #4
 80087b8:	60bb      	str	r3, [r7, #8]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	1c5a      	adds	r2, r3, #1
 80087be:	60fa      	str	r2, [r7, #12]
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	4619      	mov	r1, r3
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	1c5a      	adds	r2, r3, #1
 80087c8:	60fa      	str	r2, [r7, #12]
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	3308      	adds	r3, #8
 80087ce:	fa01 f303 	lsl.w	r3, r1, r3
 80087d2:	4618      	mov	r0, r3
 80087d4:	f7f7 fe6a 	bl	80004ac <__aeabi_i2d>
 80087d8:	a32d      	add	r3, pc, #180	; (adr r3, 8008890 <convIMU+0x1f8>)
 80087da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087de:	f7f7 fff5 	bl	80007cc <__aeabi_ddiv>
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	4610      	mov	r0, r2
 80087e8:	4619      	mov	r1, r3
 80087ea:	f7f8 f975 	bl	8000ad8 <__aeabi_d2f>
 80087ee:	4603      	mov	r3, r0
 80087f0:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 32.8;
 80087f2:	68bc      	ldr	r4, [r7, #8]
 80087f4:	1d23      	adds	r3, r4, #4
 80087f6:	60bb      	str	r3, [r7, #8]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	1c5a      	adds	r2, r3, #1
 80087fc:	60fa      	str	r2, [r7, #12]
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	4619      	mov	r1, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	1c5a      	adds	r2, r3, #1
 8008806:	60fa      	str	r2, [r7, #12]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	3308      	adds	r3, #8
 800880c:	fa01 f303 	lsl.w	r3, r1, r3
 8008810:	4618      	mov	r0, r3
 8008812:	f7f7 fe4b 	bl	80004ac <__aeabi_i2d>
 8008816:	a31e      	add	r3, pc, #120	; (adr r3, 8008890 <convIMU+0x1f8>)
 8008818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881c:	f7f7 ffd6 	bl	80007cc <__aeabi_ddiv>
 8008820:	4602      	mov	r2, r0
 8008822:	460b      	mov	r3, r1
 8008824:	4610      	mov	r0, r2
 8008826:	4619      	mov	r1, r3
 8008828:	f7f8 f956 	bl	8000ad8 <__aeabi_d2f>
 800882c:	4603      	mov	r3, r0
 800882e:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 32.8;
 8008830:	68bc      	ldr	r4, [r7, #8]
 8008832:	1d23      	adds	r3, r4, #4
 8008834:	60bb      	str	r3, [r7, #8]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	1c5a      	adds	r2, r3, #1
 800883a:	60fa      	str	r2, [r7, #12]
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	4619      	mov	r1, r3
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	1c5a      	adds	r2, r3, #1
 8008844:	60fa      	str	r2, [r7, #12]
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	3308      	adds	r3, #8
 800884a:	fa01 f303 	lsl.w	r3, r1, r3
 800884e:	4618      	mov	r0, r3
 8008850:	f7f7 fe2c 	bl	80004ac <__aeabi_i2d>
 8008854:	a30e      	add	r3, pc, #56	; (adr r3, 8008890 <convIMU+0x1f8>)
 8008856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885a:	f7f7 ffb7 	bl	80007cc <__aeabi_ddiv>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	4610      	mov	r0, r2
 8008864:	4619      	mov	r1, r3
 8008866:	f7f8 f937 	bl	8000ad8 <__aeabi_d2f>
 800886a:	4603      	mov	r3, r0
 800886c:	6023      	str	r3, [r4, #0]
	for(uint32_t i=0; i<cycle; i++){
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	3301      	adds	r3, #1
 8008872:	617b      	str	r3, [r7, #20]
 8008874:	697a      	ldr	r2, [r7, #20]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	429a      	cmp	r2, r3
 800887a:	f4ff af16 	bcc.w	80086aa <convIMU+0x12>
	}
}
 800887e:	bf00      	nop
 8008880:	371c      	adds	r7, #28
 8008882:	46bd      	mov	sp, r7
 8008884:	bd90      	pop	{r4, r7, pc}
 8008886:	bf00      	nop
 8008888:	cccccccd 	.word	0xcccccccd
 800888c:	40746ccc 	.word	0x40746ccc
 8008890:	66666666 	.word	0x66666666
 8008894:	40406666 	.word	0x40406666
 8008898:	40a00000 	.word	0x40a00000
 800889c:	40390000 	.word	0x40390000

080088a0 <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b088      	sub	sp, #32
 80088a4:	af02      	add	r7, sp, #8
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	460b      	mov	r3, r1
 80088aa:	607a      	str	r2, [r7, #4]
 80088ac:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 80088ae:	2300      	movs	r3, #0
 80088b0:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 80088b2:	2300      	movs	r3, #0
 80088b4:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80088b6:	897a      	ldrh	r2, [r7, #10]
 80088b8:	f107 0113 	add.w	r1, r7, #19
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	9300      	str	r3, [sp, #0]
 80088c0:	4613      	mov	r3, r2
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	208f      	movs	r0, #143	; 0x8f
 80088c6:	f001 ff52 	bl	800a76e <read8>
	if(dataRead == LIS_ID){verif = 1;}
 80088ca:	7cfb      	ldrb	r3, [r7, #19]
 80088cc:	2b3d      	cmp	r3, #61	; 0x3d
 80088ce:	d101      	bne.n	80088d4 <initMAG+0x34>
 80088d0:	2301      	movs	r3, #1
 80088d2:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 80088d4:	897a      	ldrh	r2, [r7, #10]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	4613      	mov	r3, r2
 80088dc:	68fa      	ldr	r2, [r7, #12]
 80088de:	210c      	movs	r1, #12
 80088e0:	2021      	movs	r0, #33	; 0x21
 80088e2:	f001 ff05 	bl	800a6f0 <write8>
	HAL_Delay(10);
 80088e6:	200a      	movs	r0, #10
 80088e8:	f7f8 fb90 	bl	800100c <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80088ec:	897a      	ldrh	r2, [r7, #10]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	4613      	mov	r3, r2
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	217e      	movs	r1, #126	; 0x7e
 80088f8:	2020      	movs	r0, #32
 80088fa:	f001 fef9 	bl	800a6f0 <write8>
 80088fe:	4603      	mov	r3, r0
 8008900:	2b01      	cmp	r3, #1
 8008902:	d001      	beq.n	8008908 <initMAG+0x68>
 8008904:	2300      	movs	r3, #0
 8008906:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008908:	897a      	ldrh	r2, [r7, #10]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	4613      	mov	r3, r2
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	210e      	movs	r1, #14
 8008914:	2023      	movs	r0, #35	; 0x23
 8008916:	f001 feeb 	bl	800a6f0 <write8>
 800891a:	4603      	mov	r3, r0
 800891c:	2b01      	cmp	r3, #1
 800891e:	d001      	beq.n	8008924 <initMAG+0x84>
 8008920:	2300      	movs	r3, #0
 8008922:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008924:	897a      	ldrh	r2, [r7, #10]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	4613      	mov	r3, r2
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	2100      	movs	r1, #0
 8008930:	2022      	movs	r0, #34	; 0x22
 8008932:	f001 fedd 	bl	800a6f0 <write8>
 8008936:	4603      	mov	r3, r0
 8008938:	2b01      	cmp	r3, #1
 800893a:	d001      	beq.n	8008940 <initMAG+0xa0>
 800893c:	2300      	movs	r3, #0
 800893e:	617b      	str	r3, [r7, #20]

	return verif;
 8008940:	697b      	ldr	r3, [r7, #20]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3718      	adds	r7, #24
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800894a:	b580      	push	{r7, lr}
 800894c:	b086      	sub	sp, #24
 800894e:	af02      	add	r7, sp, #8
 8008950:	60f8      	str	r0, [r7, #12]
 8008952:	60b9      	str	r1, [r7, #8]
 8008954:	603b      	str	r3, [r7, #0]
 8008956:	4613      	mov	r3, r2
 8008958:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	88fb      	ldrh	r3, [r7, #6]
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2206      	movs	r2, #6
 8008966:	68f9      	ldr	r1, [r7, #12]
 8008968:	20e8      	movs	r0, #232	; 0xe8
 800896a:	f001 ff2d 	bl	800a7c8 <readN>
}
 800896e:	bf00      	nop
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
	...

08008978 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 8008978:	b590      	push	{r4, r7, lr}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
 8008980:	6039      	str	r1, [r7, #0]
	*MAGConv++ = (*MAG_raw_data++ << 8 + *MAG_raw_data++) / 6842.0; 		//in Gauss
 8008982:	683c      	ldr	r4, [r7, #0]
 8008984:	1d23      	adds	r3, r4, #4
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	1c5a      	adds	r2, r3, #1
 800898c:	607a      	str	r2, [r7, #4]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	4619      	mov	r1, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	607a      	str	r2, [r7, #4]
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	3308      	adds	r3, #8
 800899c:	fa01 f303 	lsl.w	r3, r1, r3
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7f7 fd83 	bl	80004ac <__aeabi_i2d>
 80089a6:	a326      	add	r3, pc, #152	; (adr r3, 8008a40 <convMAG+0xc8>)
 80089a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ac:	f7f7 ff0e 	bl	80007cc <__aeabi_ddiv>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4610      	mov	r0, r2
 80089b6:	4619      	mov	r1, r3
 80089b8:	f7f8 f88e 	bl	8000ad8 <__aeabi_d2f>
 80089bc:	4603      	mov	r3, r0
 80089be:	6023      	str	r3, [r4, #0]
	*MAGConv++ = (*MAG_raw_data++ << 8 + *MAG_raw_data++) / 6842.0;
 80089c0:	683c      	ldr	r4, [r7, #0]
 80089c2:	1d23      	adds	r3, r4, #4
 80089c4:	603b      	str	r3, [r7, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	1c5a      	adds	r2, r3, #1
 80089ca:	607a      	str	r2, [r7, #4]
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	4619      	mov	r1, r3
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	1c5a      	adds	r2, r3, #1
 80089d4:	607a      	str	r2, [r7, #4]
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	3308      	adds	r3, #8
 80089da:	fa01 f303 	lsl.w	r3, r1, r3
 80089de:	4618      	mov	r0, r3
 80089e0:	f7f7 fd64 	bl	80004ac <__aeabi_i2d>
 80089e4:	a316      	add	r3, pc, #88	; (adr r3, 8008a40 <convMAG+0xc8>)
 80089e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ea:	f7f7 feef 	bl	80007cc <__aeabi_ddiv>
 80089ee:	4602      	mov	r2, r0
 80089f0:	460b      	mov	r3, r1
 80089f2:	4610      	mov	r0, r2
 80089f4:	4619      	mov	r1, r3
 80089f6:	f7f8 f86f 	bl	8000ad8 <__aeabi_d2f>
 80089fa:	4603      	mov	r3, r0
 80089fc:	6023      	str	r3, [r4, #0]
	*MAGConv = (*MAG_raw_data++ << 8 + *MAG_raw_data) / 6842.0;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	1c5a      	adds	r2, r3, #1
 8008a02:	607a      	str	r2, [r7, #4]
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	461a      	mov	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	3308      	adds	r3, #8
 8008a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a12:	4618      	mov	r0, r3
 8008a14:	f7f7 fd4a 	bl	80004ac <__aeabi_i2d>
 8008a18:	a309      	add	r3, pc, #36	; (adr r3, 8008a40 <convMAG+0xc8>)
 8008a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1e:	f7f7 fed5 	bl	80007cc <__aeabi_ddiv>
 8008a22:	4603      	mov	r3, r0
 8008a24:	460c      	mov	r4, r1
 8008a26:	4618      	mov	r0, r3
 8008a28:	4621      	mov	r1, r4
 8008a2a:	f7f8 f855 	bl	8000ad8 <__aeabi_d2f>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	601a      	str	r2, [r3, #0]
}
 8008a34:	bf00      	nop
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd90      	pop	{r4, r7, pc}
 8008a3c:	f3af 8000 	nop.w
 8008a40:	00000000 	.word	0x00000000
 8008a44:	40baba00 	.word	0x40baba00

08008a48 <readPITOT>:

#include "PITOT.h"

//Reads the data from the pitot tube
void readPITOT(uint8_t *PITOT_raw, I2C_HandleTypeDef *hi2cN)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af02      	add	r7, sp, #8
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
	HAL_I2C_Master_Receive(hi2cN, PITOT_ADDRESS << 1,(uint8_t*) PITOT_raw, 2, 2); //need to left-shift the address
 8008a52:	2302      	movs	r3, #2
 8008a54:	9300      	str	r3, [sp, #0]
 8008a56:	2302      	movs	r3, #2
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	2150      	movs	r1, #80	; 0x50
 8008a5c:	6838      	ldr	r0, [r7, #0]
 8008a5e:	f7f9 fd19 	bl	8002494 <HAL_I2C_Master_Receive>
}
 8008a62:	bf00      	nop
 8008a64:	3708      	adds	r7, #8
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
	...

08008a6c <convSpeedPITOT>:


//Convert data of the PITOT tube in m/s  p = 1/2 * rho * U^2. This is a rough estimation, can be improved.
void convSpeedPITOT(uint8_t *PITOT_raw, float *speed)
{
 8008a6c:	b590      	push	{r4, r7, lr}
 8008a6e:	b089      	sub	sp, #36	; 0x24
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
	uint16_t output;
	output = *PITOT_raw++ << 8 | *PITOT_raw;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	607a      	str	r2, [r7, #4]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	021b      	lsls	r3, r3, #8
 8008a80:	b21a      	sxth	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	b21b      	sxth	r3, r3
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	b21b      	sxth	r3, r3
 8008a8c:	83fb      	strh	r3, [r7, #30]

	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
 8008a8e:	f240 6366 	movw	r3, #1638	; 0x666
 8008a92:	83bb      	strh	r3, [r7, #28]
 8008a94:	f643 1399 	movw	r3, #14745	; 0x3999
 8008a98:	837b      	strh	r3, [r7, #26]
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	617b      	str	r3, [r7, #20]
 8008aa0:	f04f 0300 	mov.w	r3, #0
 8008aa4:	613b      	str	r3, [r7, #16]
 8008aa6:	4b20      	ldr	r3, [pc, #128]	; (8008b28 <convSpeedPITOT+0xbc>)
 8008aa8:	60fb      	str	r3, [r7, #12]
	pressure = (((float)(output - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 8008aaa:	8bfa      	ldrh	r2, [r7, #30]
 8008aac:	8bbb      	ldrh	r3, [r7, #28]
 8008aae:	1ad3      	subs	r3, r2, r3
 8008ab0:	ee07 3a90 	vmov	s15, r3
 8008ab4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ab8:	edd7 6a03 	vldr	s13, [r7, #12]
 8008abc:	edd7 7a04 	vldr	s15, [r7, #16]
 8008ac0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008ac4:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008ac8:	8b7a      	ldrh	r2, [r7, #26]
 8008aca:	8bbb      	ldrh	r3, [r7, #28]
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	ee07 3a90 	vmov	s15, r3
 8008ad2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ada:	edd7 7a04 	vldr	s15, [r7, #16]
 8008ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ae2:	edc7 7a05 	vstr	s15, [r7, #20]

	//Convert the pressure to velocity
	float rho = 1.225;
 8008ae6:	4b11      	ldr	r3, [pc, #68]	; (8008b2c <convSpeedPITOT+0xc0>)
 8008ae8:	60bb      	str	r3, [r7, #8]
	*speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 8008aea:	edd7 7a05 	vldr	s15, [r7, #20]
 8008aee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008af2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008af6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008afa:	ee16 0a90 	vmov	r0, s13
 8008afe:	f7f7 fce7 	bl	80004d0 <__aeabi_f2d>
 8008b02:	4603      	mov	r3, r0
 8008b04:	460c      	mov	r4, r1
 8008b06:	ec44 3b10 	vmov	d0, r3, r4
 8008b0a:	f002 fcb1 	bl	800b470 <sqrt>
 8008b0e:	ec54 3b10 	vmov	r3, r4, d0
 8008b12:	4618      	mov	r0, r3
 8008b14:	4621      	mov	r1, r4
 8008b16:	f7f7 ffdf 	bl	8000ad8 <__aeabi_d2f>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	601a      	str	r2, [r3, #0]
}
 8008b20:	bf00      	nop
 8008b22:	3724      	adds	r7, #36	; 0x24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd90      	pop	{r4, r7, pc}
 8008b28:	48285480 	.word	0x48285480
 8008b2c:	3f9ccccd 	.word	0x3f9ccccd

08008b30 <timeDiff>:
#include "apoapsis_detection.h"

int timeDiff(time_value start, time_value end){
 8008b30:	b490      	push	{r4, r7}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	f107 0408 	add.w	r4, r7, #8
 8008b3a:	e884 0003 	stmia.w	r4, {r0, r1}
 8008b3e:	4639      	mov	r1, r7
 8008b40:	e881 000c 	stmia.w	r1, {r2, r3}
    return (end.tv_sec - start.tv_sec) * 1000 + (end.tv_msec - start.tv_msec);
 8008b44:	683a      	ldr	r2, [r7, #0]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008b4e:	fb02 f203 	mul.w	r2, r2, r3
 8008b52:	6879      	ldr	r1, [r7, #4]
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	1acb      	subs	r3, r1, r3
 8008b58:	4413      	add	r3, r2
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3710      	adds	r7, #16
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bc90      	pop	{r4, r7}
 8008b62:	4770      	bx	lr

08008b64 <chuteStaticTime>:

__uint8_t chuteStaticTime(time_value t_liftoff, time_value t_latest){
 8008b64:	b590      	push	{r4, r7, lr}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	f107 0408 	add.w	r4, r7, #8
 8008b6e:	e884 0003 	stmia.w	r4, {r0, r1}
 8008b72:	4639      	mov	r1, r7
 8008b74:	e881 000c 	stmia.w	r1, {r2, r3}
    if(timeDiff(t_liftoff, t_latest) < 0){
 8008b78:	463b      	mov	r3, r7
 8008b7a:	cb0c      	ldmia	r3, {r2, r3}
 8008b7c:	f107 0108 	add.w	r1, r7, #8
 8008b80:	c903      	ldmia	r1, {r0, r1}
 8008b82:	f7ff ffd5 	bl	8008b30 <timeDiff>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	da01      	bge.n	8008b90 <chuteStaticTime+0x2c>
        return 1;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e000      	b.n	8008b92 <chuteStaticTime+0x2e>
    }else{
        return 0;
 8008b90:	2300      	movs	r3, #0
    }
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd90      	pop	{r4, r7, pc}

08008b9a <detectStart>:

__uint8_t detectStart(int wire_connection)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b083      	sub	sp, #12
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
    if(wire_connection == 0)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d101      	bne.n	8008bac <detectStart+0x12>
    {
        return 1;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e000      	b.n	8008bae <detectStart+0x14>
    }
    return 0;
 8008bac:	2300      	movs	r3, #0
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	370c      	adds	r7, #12
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr
	...

08008bbc <detectMECO>:

__uint8_t detectMECO(time_value t_liftoff, double acceleration, time_value t_now){
 8008bbc:	b590      	push	{r4, r7, lr}
 8008bbe:	b08d      	sub	sp, #52	; 0x34
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	f107 0410 	add.w	r4, r7, #16
 8008bc6:	e884 0003 	stmia.w	r4, {r0, r1}
 8008bca:	ed87 0b02 	vstr	d0, [r7, #8]
 8008bce:	4639      	mov	r1, r7
 8008bd0:	e881 000c 	stmia.w	r1, {r2, r3}
    // MECO definitely happened after specified time
    if(timeDiff(t_liftoff, t_now) > MECO_LATEST){
 8008bd4:	463b      	mov	r3, r7
 8008bd6:	cb0c      	ldmia	r3, {r2, r3}
 8008bd8:	f107 0110 	add.w	r1, r7, #16
 8008bdc:	c903      	ldmia	r1, {r0, r1}
 8008bde:	f7ff ffa7 	bl	8008b30 <timeDiff>
 8008be2:	4603      	mov	r3, r0
 8008be4:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8008be8:	dd01      	ble.n	8008bee <detectMECO+0x32>
        return 1;
 8008bea:	2301      	movs	r3, #1
 8008bec:	e08d      	b.n	8008d0a <detectMECO+0x14e>
    static double circ_buffer[MECO_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[MECO_BUFFER_SIZE] = {0};
    static int new_measurement = MECO_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % MECO_BUFFER_SIZE;
 8008bee:	4b49      	ldr	r3, [pc, #292]	; (8008d14 <detectMECO+0x158>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	425a      	negs	r2, r3
 8008bf6:	f003 030f 	and.w	r3, r3, #15
 8008bfa:	f002 020f 	and.w	r2, r2, #15
 8008bfe:	bf58      	it	pl
 8008c00:	4253      	negpl	r3, r2
 8008c02:	4a44      	ldr	r2, [pc, #272]	; (8008d14 <detectMECO+0x158>)
 8008c04:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = acceleration;
 8008c06:	4b43      	ldr	r3, [pc, #268]	; (8008d14 <detectMECO+0x158>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a43      	ldr	r2, [pc, #268]	; (8008d18 <detectMECO+0x15c>)
 8008c0c:	00db      	lsls	r3, r3, #3
 8008c0e:	441a      	add	r2, r3
 8008c10:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8008c14:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 8008c18:	f04f 0300 	mov.w	r3, #0
 8008c1c:	f04f 0400 	mov.w	r4, #0
 8008c20:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 8008c24:	2300      	movs	r3, #0
 8008c26:	627b      	str	r3, [r7, #36]	; 0x24
 8008c28:	e01c      	b.n	8008c64 <detectMECO+0xa8>
        mean += circ_buffer[(new_measurement - i + MECO_BUFFER_SIZE) % MECO_BUFFER_SIZE];
 8008c2a:	4b3a      	ldr	r3, [pc, #232]	; (8008d14 <detectMECO+0x158>)
 8008c2c:	681a      	ldr	r2, [r3, #0]
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	3310      	adds	r3, #16
 8008c34:	425a      	negs	r2, r3
 8008c36:	f003 030f 	and.w	r3, r3, #15
 8008c3a:	f002 020f 	and.w	r2, r2, #15
 8008c3e:	bf58      	it	pl
 8008c40:	4253      	negpl	r3, r2
 8008c42:	4a35      	ldr	r2, [pc, #212]	; (8008d18 <detectMECO+0x15c>)
 8008c44:	00db      	lsls	r3, r3, #3
 8008c46:	4413      	add	r3, r2
 8008c48:	cb18      	ldmia	r3, {r3, r4}
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	4623      	mov	r3, r4
 8008c4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008c52:	f7f7 fadf 	bl	8000214 <__adddf3>
 8008c56:	4603      	mov	r3, r0
 8008c58:	460c      	mov	r4, r1
 8008c5a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 8008c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c60:	3301      	adds	r3, #1
 8008c62:	627b      	str	r3, [r7, #36]	; 0x24
 8008c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c66:	2b02      	cmp	r3, #2
 8008c68:	dddf      	ble.n	8008c2a <detectMECO+0x6e>
    }
    mean /= MECO_MEANFILTERSIZE;
 8008c6a:	f04f 0200 	mov.w	r2, #0
 8008c6e:	4b2b      	ldr	r3, [pc, #172]	; (8008d1c <detectMECO+0x160>)
 8008c70:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008c74:	f7f7 fdaa 	bl	80007cc <__aeabi_ddiv>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	460c      	mov	r4, r1
 8008c7c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    circ_buffer_mean[new_measurement] = mean;
 8008c80:	4b24      	ldr	r3, [pc, #144]	; (8008d14 <detectMECO+0x158>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a26      	ldr	r2, [pc, #152]	; (8008d20 <detectMECO+0x164>)
 8008c86:	00db      	lsls	r3, r3, #3
 8008c88:	441a      	add	r2, r3
 8008c8a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8008c8e:	e882 0018 	stmia.w	r2, {r3, r4}

    int j;
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 8008c92:	2300      	movs	r3, #0
 8008c94:	623b      	str	r3, [r7, #32]
 8008c96:	e034      	b.n	8008d02 <detectMECO+0x146>
        j = (new_measurement + i + 1) % MECO_BUFFER_SIZE;
 8008c98:	4b1e      	ldr	r3, [pc, #120]	; (8008d14 <detectMECO+0x158>)
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	4413      	add	r3, r2
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	425a      	negs	r2, r3
 8008ca4:	f003 030f 	and.w	r3, r3, #15
 8008ca8:	f002 020f 	and.w	r2, r2, #15
 8008cac:	bf58      	it	pl
 8008cae:	4253      	negpl	r3, r2
 8008cb0:	61fb      	str	r3, [r7, #28]
        if(circ_buffer_mean[(j + 1) % MECO_BUFFER_SIZE] - circ_buffer_mean[j] < MECO_ACCEL_DIFF / MECO_MEANFILTERSIZE){
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	425a      	negs	r2, r3
 8008cb8:	f003 030f 	and.w	r3, r3, #15
 8008cbc:	f002 020f 	and.w	r2, r2, #15
 8008cc0:	bf58      	it	pl
 8008cc2:	4253      	negpl	r3, r2
 8008cc4:	4a16      	ldr	r2, [pc, #88]	; (8008d20 <detectMECO+0x164>)
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	4413      	add	r3, r2
 8008cca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008cce:	4a14      	ldr	r2, [pc, #80]	; (8008d20 <detectMECO+0x164>)
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	00db      	lsls	r3, r3, #3
 8008cd4:	4413      	add	r3, r2
 8008cd6:	cb18      	ldmia	r3, {r3, r4}
 8008cd8:	461a      	mov	r2, r3
 8008cda:	4623      	mov	r3, r4
 8008cdc:	f7f7 fa98 	bl	8000210 <__aeabi_dsub>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	f04f 0200 	mov.w	r2, #0
 8008cec:	4b0d      	ldr	r3, [pc, #52]	; (8008d24 <detectMECO+0x168>)
 8008cee:	f7f7 feb5 	bl	8000a5c <__aeabi_dcmplt>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d001      	beq.n	8008cfc <detectMECO+0x140>
            return 1;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e006      	b.n	8008d0a <detectMECO+0x14e>
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 8008cfc:	6a3b      	ldr	r3, [r7, #32]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	623b      	str	r3, [r7, #32]
 8008d02:	6a3b      	ldr	r3, [r7, #32]
 8008d04:	2b0e      	cmp	r3, #14
 8008d06:	ddc7      	ble.n	8008c98 <detectMECO+0xdc>
        }
    }
    return 0;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3734      	adds	r7, #52	; 0x34
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd90      	pop	{r4, r7, pc}
 8008d12:	bf00      	nop
 8008d14:	20000008 	.word	0x20000008
 8008d18:	200000b0 	.word	0x200000b0
 8008d1c:	40080000 	.word	0x40080000
 8008d20:	20000130 	.word	0x20000130
 8008d24:	c0180000 	.word	0xc0180000

08008d28 <tApoapsisFromVelocity>:

__uint8_t tApoapsisFromVelocity(double velocity){
 8008d28:	b590      	push	{r4, r7, lr}
 8008d2a:	b089      	sub	sp, #36	; 0x24
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[VELOCITY_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[VELOCITY_BUFFER_SIZE] = {0};
    static int new_measurement = VELOCITY_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % VELOCITY_BUFFER_SIZE;
 8008d32:	4b50      	ldr	r3, [pc, #320]	; (8008e74 <tApoapsisFromVelocity+0x14c>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3301      	adds	r3, #1
 8008d38:	425a      	negs	r2, r3
 8008d3a:	f003 030f 	and.w	r3, r3, #15
 8008d3e:	f002 020f 	and.w	r2, r2, #15
 8008d42:	bf58      	it	pl
 8008d44:	4253      	negpl	r3, r2
 8008d46:	4a4b      	ldr	r2, [pc, #300]	; (8008e74 <tApoapsisFromVelocity+0x14c>)
 8008d48:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = velocity;
 8008d4a:	4b4a      	ldr	r3, [pc, #296]	; (8008e74 <tApoapsisFromVelocity+0x14c>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a4a      	ldr	r2, [pc, #296]	; (8008e78 <tApoapsisFromVelocity+0x150>)
 8008d50:	00db      	lsls	r3, r3, #3
 8008d52:	441a      	add	r2, r3
 8008d54:	e897 0018 	ldmia.w	r7, {r3, r4}
 8008d58:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 8008d5c:	f04f 0300 	mov.w	r3, #0
 8008d60:	f04f 0400 	mov.w	r4, #0
 8008d64:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 8008d68:	2300      	movs	r3, #0
 8008d6a:	617b      	str	r3, [r7, #20]
 8008d6c:	e01c      	b.n	8008da8 <tApoapsisFromVelocity+0x80>
        mean += circ_buffer[(new_measurement - i + VELOCITY_BUFFER_SIZE) % VELOCITY_BUFFER_SIZE];
 8008d6e:	4b41      	ldr	r3, [pc, #260]	; (8008e74 <tApoapsisFromVelocity+0x14c>)
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	3310      	adds	r3, #16
 8008d78:	425a      	negs	r2, r3
 8008d7a:	f003 030f 	and.w	r3, r3, #15
 8008d7e:	f002 020f 	and.w	r2, r2, #15
 8008d82:	bf58      	it	pl
 8008d84:	4253      	negpl	r3, r2
 8008d86:	4a3c      	ldr	r2, [pc, #240]	; (8008e78 <tApoapsisFromVelocity+0x150>)
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	4413      	add	r3, r2
 8008d8c:	cb18      	ldmia	r3, {r3, r4}
 8008d8e:	461a      	mov	r2, r3
 8008d90:	4623      	mov	r3, r4
 8008d92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008d96:	f7f7 fa3d 	bl	8000214 <__adddf3>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	460c      	mov	r4, r1
 8008d9e:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	3301      	adds	r3, #1
 8008da6:	617b      	str	r3, [r7, #20]
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	dddf      	ble.n	8008d6e <tApoapsisFromVelocity+0x46>
    }
    mean /= VELOCITY_MEANFILTERSIZE;
 8008dae:	f04f 0200 	mov.w	r2, #0
 8008db2:	4b32      	ldr	r3, [pc, #200]	; (8008e7c <tApoapsisFromVelocity+0x154>)
 8008db4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008db8:	f7f7 fd08 	bl	80007cc <__aeabi_ddiv>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	460c      	mov	r4, r1
 8008dc0:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 8008dc4:	4b2b      	ldr	r3, [pc, #172]	; (8008e74 <tApoapsisFromVelocity+0x14c>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a2d      	ldr	r2, [pc, #180]	; (8008e80 <tApoapsisFromVelocity+0x158>)
 8008dca:	00db      	lsls	r3, r3, #3
 8008dcc:	441a      	add	r2, r3
 8008dce:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8008dd2:	e882 0018 	stmia.w	r2, {r3, r4}



    int count = 0, j;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60fb      	str	r3, [r7, #12]
 8008dde:	e03a      	b.n	8008e56 <tApoapsisFromVelocity+0x12e>
        j = (new_measurement + i + 1) % VELOCITY_BUFFER_SIZE;
 8008de0:	4b24      	ldr	r3, [pc, #144]	; (8008e74 <tApoapsisFromVelocity+0x14c>)
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	4413      	add	r3, r2
 8008de8:	3301      	adds	r3, #1
 8008dea:	425a      	negs	r2, r3
 8008dec:	f003 030f 	and.w	r3, r3, #15
 8008df0:	f002 020f 	and.w	r2, r2, #15
 8008df4:	bf58      	it	pl
 8008df6:	4253      	negpl	r3, r2
 8008df8:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % VELOCITY_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	425a      	negs	r2, r3
 8008e00:	f003 030f 	and.w	r3, r3, #15
 8008e04:	f002 020f 	and.w	r2, r2, #15
 8008e08:	bf58      	it	pl
 8008e0a:	4253      	negpl	r3, r2
 8008e0c:	4a1c      	ldr	r2, [pc, #112]	; (8008e80 <tApoapsisFromVelocity+0x158>)
 8008e0e:	00db      	lsls	r3, r3, #3
 8008e10:	4413      	add	r3, r2
 8008e12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008e16:	4a1a      	ldr	r2, [pc, #104]	; (8008e80 <tApoapsisFromVelocity+0x158>)
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	00db      	lsls	r3, r3, #3
 8008e1c:	4413      	add	r3, r2
 8008e1e:	cb18      	ldmia	r3, {r3, r4}
 8008e20:	461a      	mov	r2, r3
 8008e22:	4623      	mov	r3, r4
 8008e24:	f7f7 f9f4 	bl	8000210 <__aeabi_dsub>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	4621      	mov	r1, r4
 8008e30:	f04f 0200 	mov.w	r2, #0
 8008e34:	f04f 0300 	mov.w	r3, #0
 8008e38:	f7f7 fe1a 	bl	8000a70 <__aeabi_dcmple>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <tApoapsisFromVelocity+0x122>
            count++;
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	3301      	adds	r3, #1
 8008e46:	613b      	str	r3, [r7, #16]
 8008e48:	e002      	b.n	8008e50 <tApoapsisFromVelocity+0x128>
        }else{
            count--;
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	3b01      	subs	r3, #1
 8008e4e:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	3301      	adds	r3, #1
 8008e54:	60fb      	str	r3, [r7, #12]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2b0b      	cmp	r3, #11
 8008e5a:	ddc1      	ble.n	8008de0 <tApoapsisFromVelocity+0xb8>
        }        
    }
    if(count < -VELOCITY_TRIGGER_THRESHOLD){
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	f113 0f04 	cmn.w	r3, #4
 8008e62:	da01      	bge.n	8008e68 <tApoapsisFromVelocity+0x140>
        return 1;
 8008e64:	2301      	movs	r3, #1
 8008e66:	e000      	b.n	8008e6a <tApoapsisFromVelocity+0x142>
    }else{
        return 0;
 8008e68:	2300      	movs	r3, #0
    }
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3724      	adds	r7, #36	; 0x24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd90      	pop	{r4, r7, pc}
 8008e72:	bf00      	nop
 8008e74:	2000000c 	.word	0x2000000c
 8008e78:	200001b0 	.word	0x200001b0
 8008e7c:	40080000 	.word	0x40080000
 8008e80:	20000230 	.word	0x20000230
 8008e84:	00000000 	.word	0x00000000

08008e88 <tApoapsisFromVelocityAtMECO>:

time_value tApoapsisFromVelocityAtMECO(time_value t_MECO, double v_MECO){
 8008e88:	b5b0      	push	{r4, r5, r7, lr}
 8008e8a:	b08e      	sub	sp, #56	; 0x38
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6178      	str	r0, [r7, #20]
 8008e90:	f107 030c 	add.w	r3, r7, #12
 8008e94:	e883 0006 	stmia.w	r3, {r1, r2}
 8008e98:	ed87 0b00 	vstr	d0, [r7]
    double v_t = v_MECO;
 8008e9c:	e897 0018 	ldmia.w	r7, {r3, r4}
 8008ea0:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    int delta_t = DELTA_T;
 8008ea4:	230a      	movs	r3, #10
 8008ea6:	62bb      	str	r3, [r7, #40]	; 0x28
    int t_millisec = 0;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    double C = 1/2.0 * PRESSURE_FOR_COMPUTATIION * MOL_AIR / (GAS_CONSTANT * TEMPERATURE) * ROCKET_AREA * DRAG_CONSTANT_ROCKET / ROCKET_MASS;
 8008eac:	a43e      	add	r4, pc, #248	; (adr r4, 8008fa8 <tApoapsisFromVelocityAtMECO+0x120>)
 8008eae:	cc18      	ldmia	r4, {r3, r4}
 8008eb0:	e9c7 3408 	strd	r3, r4, [r7, #32]
    while (v_t > 0){
 8008eb4:	e03c      	b.n	8008f30 <tApoapsisFromVelocityAtMECO+0xa8>
        v_t = v_t - (G + C * v_t * v_t) * delta_t / 1000.0;
 8008eb6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008eba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008ebe:	f7f7 fb5b 	bl	8000578 <__aeabi_dmul>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	460c      	mov	r4, r1
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	4621      	mov	r1, r4
 8008eca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008ece:	f7f7 fb53 	bl	8000578 <__aeabi_dmul>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	4621      	mov	r1, r4
 8008eda:	a335      	add	r3, pc, #212	; (adr r3, 8008fb0 <tApoapsisFromVelocityAtMECO+0x128>)
 8008edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee0:	f7f7 f998 	bl	8000214 <__adddf3>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	4625      	mov	r5, r4
 8008eea:	461c      	mov	r4, r3
 8008eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008eee:	f7f7 fadd 	bl	80004ac <__aeabi_i2d>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	4629      	mov	r1, r5
 8008efa:	f7f7 fb3d 	bl	8000578 <__aeabi_dmul>
 8008efe:	4603      	mov	r3, r0
 8008f00:	460c      	mov	r4, r1
 8008f02:	4618      	mov	r0, r3
 8008f04:	4621      	mov	r1, r4
 8008f06:	f04f 0200 	mov.w	r2, #0
 8008f0a:	4b25      	ldr	r3, [pc, #148]	; (8008fa0 <tApoapsisFromVelocityAtMECO+0x118>)
 8008f0c:	f7f7 fc5e 	bl	80007cc <__aeabi_ddiv>
 8008f10:	4603      	mov	r3, r0
 8008f12:	460c      	mov	r4, r1
 8008f14:	461a      	mov	r2, r3
 8008f16:	4623      	mov	r3, r4
 8008f18:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008f1c:	f7f7 f978 	bl	8000210 <__aeabi_dsub>
 8008f20:	4603      	mov	r3, r0
 8008f22:	460c      	mov	r4, r1
 8008f24:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        t_millisec += delta_t;
 8008f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f2c:	4413      	add	r3, r2
 8008f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (v_t > 0){
 8008f30:	f04f 0200 	mov.w	r2, #0
 8008f34:	f04f 0300 	mov.w	r3, #0
 8008f38:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008f3c:	f7f7 fdac 	bl	8000a98 <__aeabi_dcmpgt>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1b7      	bne.n	8008eb6 <tApoapsisFromVelocityAtMECO+0x2e>
    }
    time_value t_apoapsis;

    t_apoapsis = t_MECO;
 8008f46:	f107 0318 	add.w	r3, r7, #24
 8008f4a:	f107 020c 	add.w	r2, r7, #12
 8008f4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f52:	e883 0003 	stmia.w	r3, {r0, r1}
    t_apoapsis.tv_sec += t_millisec / 1000;
 8008f56:	69ba      	ldr	r2, [r7, #24]
 8008f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f5a:	4912      	ldr	r1, [pc, #72]	; (8008fa4 <tApoapsisFromVelocityAtMECO+0x11c>)
 8008f5c:	fb81 0103 	smull	r0, r1, r1, r3
 8008f60:	1189      	asrs	r1, r1, #6
 8008f62:	17db      	asrs	r3, r3, #31
 8008f64:	1acb      	subs	r3, r1, r3
 8008f66:	4413      	add	r3, r2
 8008f68:	61bb      	str	r3, [r7, #24]
    t_apoapsis.tv_msec += (t_millisec % 1000);
 8008f6a:	69f9      	ldr	r1, [r7, #28]
 8008f6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f6e:	4b0d      	ldr	r3, [pc, #52]	; (8008fa4 <tApoapsisFromVelocityAtMECO+0x11c>)
 8008f70:	fb83 0302 	smull	r0, r3, r3, r2
 8008f74:	1198      	asrs	r0, r3, #6
 8008f76:	17d3      	asrs	r3, r2, #31
 8008f78:	1ac3      	subs	r3, r0, r3
 8008f7a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008f7e:	fb00 f303 	mul.w	r3, r0, r3
 8008f82:	1ad3      	subs	r3, r2, r3
 8008f84:	440b      	add	r3, r1
 8008f86:	61fb      	str	r3, [r7, #28]
    return t_apoapsis;
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	f107 0318 	add.w	r3, r7, #24
 8008f90:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008f94:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8008f98:	6978      	ldr	r0, [r7, #20]
 8008f9a:	3738      	adds	r7, #56	; 0x38
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8008fa0:	408f4000 	.word	0x408f4000
 8008fa4:	10624dd3 	.word	0x10624dd3
 8008fa8:	ece89d89 	.word	0xece89d89
 8008fac:	3f324910 	.word	0x3f324910
 8008fb0:	51eb851f 	.word	0x51eb851f
 8008fb4:	40239eb8 	.word	0x40239eb8

08008fb8 <tApoapsisFromPressure>:

__uint8_t tApoapsisFromPressure(double pressure){
 8008fb8:	b590      	push	{r4, r7, lr}
 8008fba:	b089      	sub	sp, #36	; 0x24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[PRESSURE_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[PRESSURE_BUFFER_SIZE] = {0};
    static int new_measurement = PRESSURE_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % PRESSURE_BUFFER_SIZE;
 8008fc2:	4b50      	ldr	r3, [pc, #320]	; (8009104 <tApoapsisFromPressure+0x14c>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	425a      	negs	r2, r3
 8008fca:	f003 030f 	and.w	r3, r3, #15
 8008fce:	f002 020f 	and.w	r2, r2, #15
 8008fd2:	bf58      	it	pl
 8008fd4:	4253      	negpl	r3, r2
 8008fd6:	4a4b      	ldr	r2, [pc, #300]	; (8009104 <tApoapsisFromPressure+0x14c>)
 8008fd8:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = pressure;
 8008fda:	4b4a      	ldr	r3, [pc, #296]	; (8009104 <tApoapsisFromPressure+0x14c>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a4a      	ldr	r2, [pc, #296]	; (8009108 <tApoapsisFromPressure+0x150>)
 8008fe0:	00db      	lsls	r3, r3, #3
 8008fe2:	441a      	add	r2, r3
 8008fe4:	e897 0018 	ldmia.w	r7, {r3, r4}
 8008fe8:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 8008fec:	f04f 0300 	mov.w	r3, #0
 8008ff0:	f04f 0400 	mov.w	r4, #0
 8008ff4:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	617b      	str	r3, [r7, #20]
 8008ffc:	e01c      	b.n	8009038 <tApoapsisFromPressure+0x80>
        mean += circ_buffer[(new_measurement - i + PRESSURE_BUFFER_SIZE) % PRESSURE_BUFFER_SIZE];
 8008ffe:	4b41      	ldr	r3, [pc, #260]	; (8009104 <tApoapsisFromPressure+0x14c>)
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	3310      	adds	r3, #16
 8009008:	425a      	negs	r2, r3
 800900a:	f003 030f 	and.w	r3, r3, #15
 800900e:	f002 020f 	and.w	r2, r2, #15
 8009012:	bf58      	it	pl
 8009014:	4253      	negpl	r3, r2
 8009016:	4a3c      	ldr	r2, [pc, #240]	; (8009108 <tApoapsisFromPressure+0x150>)
 8009018:	00db      	lsls	r3, r3, #3
 800901a:	4413      	add	r3, r2
 800901c:	cb18      	ldmia	r3, {r3, r4}
 800901e:	461a      	mov	r2, r3
 8009020:	4623      	mov	r3, r4
 8009022:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009026:	f7f7 f8f5 	bl	8000214 <__adddf3>
 800902a:	4603      	mov	r3, r0
 800902c:	460c      	mov	r4, r1
 800902e:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	3301      	adds	r3, #1
 8009036:	617b      	str	r3, [r7, #20]
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	2b02      	cmp	r3, #2
 800903c:	dddf      	ble.n	8008ffe <tApoapsisFromPressure+0x46>
    }
    mean /= PRESSURE_MEANFILTERSIZE;
 800903e:	f04f 0200 	mov.w	r2, #0
 8009042:	4b32      	ldr	r3, [pc, #200]	; (800910c <tApoapsisFromPressure+0x154>)
 8009044:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009048:	f7f7 fbc0 	bl	80007cc <__aeabi_ddiv>
 800904c:	4603      	mov	r3, r0
 800904e:	460c      	mov	r4, r1
 8009050:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 8009054:	4b2b      	ldr	r3, [pc, #172]	; (8009104 <tApoapsisFromPressure+0x14c>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a2d      	ldr	r2, [pc, #180]	; (8009110 <tApoapsisFromPressure+0x158>)
 800905a:	00db      	lsls	r3, r3, #3
 800905c:	441a      	add	r2, r3
 800905e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009062:	e882 0018 	stmia.w	r2, {r3, r4}

    int count = 0, j;
 8009066:	2300      	movs	r3, #0
 8009068:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800906a:	2300      	movs	r3, #0
 800906c:	60fb      	str	r3, [r7, #12]
 800906e:	e03a      	b.n	80090e6 <tApoapsisFromPressure+0x12e>
        j = (new_measurement + i + 1) % PRESSURE_BUFFER_SIZE;
 8009070:	4b24      	ldr	r3, [pc, #144]	; (8009104 <tApoapsisFromPressure+0x14c>)
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	3301      	adds	r3, #1
 800907a:	425a      	negs	r2, r3
 800907c:	f003 030f 	and.w	r3, r3, #15
 8009080:	f002 020f 	and.w	r2, r2, #15
 8009084:	bf58      	it	pl
 8009086:	4253      	negpl	r3, r2
 8009088:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % PRESSURE_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	3301      	adds	r3, #1
 800908e:	425a      	negs	r2, r3
 8009090:	f003 030f 	and.w	r3, r3, #15
 8009094:	f002 020f 	and.w	r2, r2, #15
 8009098:	bf58      	it	pl
 800909a:	4253      	negpl	r3, r2
 800909c:	4a1c      	ldr	r2, [pc, #112]	; (8009110 <tApoapsisFromPressure+0x158>)
 800909e:	00db      	lsls	r3, r3, #3
 80090a0:	4413      	add	r3, r2
 80090a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80090a6:	4a1a      	ldr	r2, [pc, #104]	; (8009110 <tApoapsisFromPressure+0x158>)
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	4413      	add	r3, r2
 80090ae:	cb18      	ldmia	r3, {r3, r4}
 80090b0:	461a      	mov	r2, r3
 80090b2:	4623      	mov	r3, r4
 80090b4:	f7f7 f8ac 	bl	8000210 <__aeabi_dsub>
 80090b8:	4603      	mov	r3, r0
 80090ba:	460c      	mov	r4, r1
 80090bc:	4618      	mov	r0, r3
 80090be:	4621      	mov	r1, r4
 80090c0:	f04f 0200 	mov.w	r2, #0
 80090c4:	f04f 0300 	mov.w	r3, #0
 80090c8:	f7f7 fcd2 	bl	8000a70 <__aeabi_dcmple>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d003      	beq.n	80090da <tApoapsisFromPressure+0x122>
            count++;
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	3301      	adds	r3, #1
 80090d6:	613b      	str	r3, [r7, #16]
 80090d8:	e002      	b.n	80090e0 <tApoapsisFromPressure+0x128>
        }else{
            count--;
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	3b01      	subs	r3, #1
 80090de:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	3301      	adds	r3, #1
 80090e4:	60fb      	str	r3, [r7, #12]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2b0b      	cmp	r3, #11
 80090ea:	ddc1      	ble.n	8009070 <tApoapsisFromPressure+0xb8>
        }        
    }
    if(count < -PRESSURE_TRIGGER_THRESHOLD){
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	f113 0f04 	cmn.w	r3, #4
 80090f2:	da01      	bge.n	80090f8 <tApoapsisFromPressure+0x140>
        return 1;
 80090f4:	2301      	movs	r3, #1
 80090f6:	e000      	b.n	80090fa <tApoapsisFromPressure+0x142>
    }else{
        return 0;
 80090f8:	2300      	movs	r3, #0
    }
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3724      	adds	r7, #36	; 0x24
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd90      	pop	{r4, r7, pc}
 8009102:	bf00      	nop
 8009104:	20000010 	.word	0x20000010
 8009108:	200002b0 	.word	0x200002b0
 800910c:	40080000 	.word	0x40080000
 8009110:	20000330 	.word	0x20000330

08009114 <computeVelocity>:


double computeVelocity(double acceleration, time_value t_now){
 8009114:	b590      	push	{r4, r7, lr}
 8009116:	b087      	sub	sp, #28
 8009118:	af00      	add	r7, sp, #0
 800911a:	ed87 0b02 	vstr	d0, [r7, #8]
 800911e:	463b      	mov	r3, r7
 8009120:	e883 0003 	stmia.w	r3, {r0, r1}
    static time_value t_last = {0, 0};
    static double velocity = 0;
    if(t_last.tv_sec == 0 && t_last.tv_msec == 0){
 8009124:	4b23      	ldr	r3, [pc, #140]	; (80091b4 <computeVelocity+0xa0>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d109      	bne.n	8009140 <computeVelocity+0x2c>
 800912c:	4b21      	ldr	r3, [pc, #132]	; (80091b4 <computeVelocity+0xa0>)
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d105      	bne.n	8009140 <computeVelocity+0x2c>
        t_last.tv_sec = t_now.tv_sec;
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	4a1f      	ldr	r2, [pc, #124]	; (80091b4 <computeVelocity+0xa0>)
 8009138:	6013      	str	r3, [r2, #0]
        t_last.tv_msec = t_now.tv_msec;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a1d      	ldr	r2, [pc, #116]	; (80091b4 <computeVelocity+0xa0>)
 800913e:	6053      	str	r3, [r2, #4]
    }    

    double t_diff = timeDiff(t_last, t_now) / 1000.0;
 8009140:	491c      	ldr	r1, [pc, #112]	; (80091b4 <computeVelocity+0xa0>)
 8009142:	463b      	mov	r3, r7
 8009144:	cb0c      	ldmia	r3, {r2, r3}
 8009146:	c903      	ldmia	r1, {r0, r1}
 8009148:	f7ff fcf2 	bl	8008b30 <timeDiff>
 800914c:	4603      	mov	r3, r0
 800914e:	4618      	mov	r0, r3
 8009150:	f7f7 f9ac 	bl	80004ac <__aeabi_i2d>
 8009154:	f04f 0200 	mov.w	r2, #0
 8009158:	4b17      	ldr	r3, [pc, #92]	; (80091b8 <computeVelocity+0xa4>)
 800915a:	f7f7 fb37 	bl	80007cc <__aeabi_ddiv>
 800915e:	4603      	mov	r3, r0
 8009160:	460c      	mov	r4, r1
 8009162:	e9c7 3404 	strd	r3, r4, [r7, #16]
    velocity += acceleration * t_diff;
 8009166:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800916a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800916e:	f7f7 fa03 	bl	8000578 <__aeabi_dmul>
 8009172:	4603      	mov	r3, r0
 8009174:	460c      	mov	r4, r1
 8009176:	4618      	mov	r0, r3
 8009178:	4621      	mov	r1, r4
 800917a:	4b10      	ldr	r3, [pc, #64]	; (80091bc <computeVelocity+0xa8>)
 800917c:	cb18      	ldmia	r3, {r3, r4}
 800917e:	461a      	mov	r2, r3
 8009180:	4623      	mov	r3, r4
 8009182:	f7f7 f847 	bl	8000214 <__adddf3>
 8009186:	4603      	mov	r3, r0
 8009188:	460c      	mov	r4, r1
 800918a:	4a0c      	ldr	r2, [pc, #48]	; (80091bc <computeVelocity+0xa8>)
 800918c:	e882 0018 	stmia.w	r2, {r3, r4}

    t_last.tv_sec = t_now.tv_sec;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	4a08      	ldr	r2, [pc, #32]	; (80091b4 <computeVelocity+0xa0>)
 8009194:	6013      	str	r3, [r2, #0]
    t_last.tv_msec = t_now.tv_msec;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a06      	ldr	r2, [pc, #24]	; (80091b4 <computeVelocity+0xa0>)
 800919a:	6053      	str	r3, [r2, #4]
    return velocity;
 800919c:	4b07      	ldr	r3, [pc, #28]	; (80091bc <computeVelocity+0xa8>)
 800919e:	cb18      	ldmia	r3, {r3, r4}
 80091a0:	ec44 3b17 	vmov	d7, r3, r4
}
 80091a4:	eeb0 0a47 	vmov.f32	s0, s14
 80091a8:	eef0 0a67 	vmov.f32	s1, s15
 80091ac:	371c      	adds	r7, #28
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd90      	pop	{r4, r7, pc}
 80091b2:	bf00      	nop
 80091b4:	200003b0 	.word	0x200003b0
 80091b8:	408f4000 	.word	0x408f4000
 80091bc:	200003b8 	.word	0x200003b8

080091c0 <triggerParachuteTime>:

__uint8_t triggerParachuteTime(time_value t_apoapsis, time_value t_now){
 80091c0:	b590      	push	{r4, r7, lr}
 80091c2:	b087      	sub	sp, #28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	f107 0408 	add.w	r4, r7, #8
 80091ca:	e884 0003 	stmia.w	r4, {r0, r1}
 80091ce:	4639      	mov	r1, r7
 80091d0:	e881 000c 	stmia.w	r1, {r2, r3}
    t_apoapsis.tv_sec += T_AP_BUFFER / 1000;
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	60bb      	str	r3, [r7, #8]
    t_apoapsis.tv_msec += (T_AP_BUFFER % 1000);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	60fb      	str	r3, [r7, #12]
    int t_diff = timeDiff(t_apoapsis, t_now);
 80091dc:	463b      	mov	r3, r7
 80091de:	cb0c      	ldmia	r3, {r2, r3}
 80091e0:	f107 0108 	add.w	r1, r7, #8
 80091e4:	c903      	ldmia	r1, {r0, r1}
 80091e6:	f7ff fca3 	bl	8008b30 <timeDiff>
 80091ea:	6178      	str	r0, [r7, #20]
    if(t_diff > 0){
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	dd01      	ble.n	80091f6 <triggerParachuteTime+0x36>
        return 1;
 80091f2:	2301      	movs	r3, #1
 80091f4:	e000      	b.n	80091f8 <triggerParachuteTime+0x38>
    }
    return 0;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	371c      	adds	r7, #28
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd90      	pop	{r4, r7, pc}

08009200 <triggerParachute>:

__uint8_t triggerParachute(__uint8_t parachuteTriggers[4], time_value t_arm, time_value t_latest, time_value t_now){
 8009200:	b082      	sub	sp, #8
 8009202:	b580      	push	{r7, lr}
 8009204:	b088      	sub	sp, #32
 8009206:	af00      	add	r7, sp, #0
 8009208:	60f8      	str	r0, [r7, #12]
 800920a:	1d38      	adds	r0, r7, #4
 800920c:	e880 0006 	stmia.w	r0, {r1, r2}
 8009210:	62fb      	str	r3, [r7, #44]	; 0x2c
    int count = 0;
 8009212:	2300      	movs	r3, #0
 8009214:	61fb      	str	r3, [r7, #28]
    int t_diff_arm = timeDiff(t_arm, t_now);
 8009216:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800921a:	cb0c      	ldmia	r3, {r2, r3}
 800921c:	1d39      	adds	r1, r7, #4
 800921e:	c903      	ldmia	r1, {r0, r1}
 8009220:	f7ff fc86 	bl	8008b30 <timeDiff>
 8009224:	6138      	str	r0, [r7, #16]
    static int t_arm_end = -1;
    if(t_arm_end == -1){
 8009226:	4b24      	ldr	r3, [pc, #144]	; (80092b8 <triggerParachute+0xb8>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800922e:	d109      	bne.n	8009244 <triggerParachute+0x44>
        t_arm_end = timeDiff(t_arm, t_latest);
 8009230:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009234:	cb0c      	ldmia	r3, {r2, r3}
 8009236:	1d39      	adds	r1, r7, #4
 8009238:	c903      	ldmia	r1, {r0, r1}
 800923a:	f7ff fc79 	bl	8008b30 <timeDiff>
 800923e:	4602      	mov	r2, r0
 8009240:	4b1d      	ldr	r3, [pc, #116]	; (80092b8 <triggerParachute+0xb8>)
 8009242:	601a      	str	r2, [r3, #0]
    }

    // Separate the time into 4 steps
    for(int i = 0; i < 4; i++){
 8009244:	2300      	movs	r3, #0
 8009246:	61bb      	str	r3, [r7, #24]
 8009248:	e013      	b.n	8009272 <triggerParachute+0x72>
        if(t_arm_end / 4 * (i+1) > t_diff_arm){
 800924a:	4b1b      	ldr	r3, [pc, #108]	; (80092b8 <triggerParachute+0xb8>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	da00      	bge.n	8009254 <triggerParachute+0x54>
 8009252:	3303      	adds	r3, #3
 8009254:	109b      	asrs	r3, r3, #2
 8009256:	461a      	mov	r2, r3
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	3301      	adds	r3, #1
 800925c:	fb03 f202 	mul.w	r2, r3, r2
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	429a      	cmp	r2, r3
 8009264:	dd02      	ble.n	800926c <triggerParachute+0x6c>
            count++;
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	3301      	adds	r3, #1
 800926a:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	3301      	adds	r3, #1
 8009270:	61bb      	str	r3, [r7, #24]
 8009272:	69bb      	ldr	r3, [r7, #24]
 8009274:	2b03      	cmp	r3, #3
 8009276:	dde8      	ble.n	800924a <triggerParachute+0x4a>
        } 
    }

    for(int i = 0; i < 4; i++){
 8009278:	2300      	movs	r3, #0
 800927a:	617b      	str	r3, [r7, #20]
 800927c:	e00b      	b.n	8009296 <triggerParachute+0x96>
        if(parachuteTriggers[i]){
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	68fa      	ldr	r2, [r7, #12]
 8009282:	4413      	add	r3, r2
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d002      	beq.n	8009290 <triggerParachute+0x90>
            count--;
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	3b01      	subs	r3, #1
 800928e:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	3301      	adds	r3, #1
 8009294:	617b      	str	r3, [r7, #20]
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2b03      	cmp	r3, #3
 800929a:	ddf0      	ble.n	800927e <triggerParachute+0x7e>
        }
    }

    if(count <= 0){
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	dc01      	bgt.n	80092a6 <triggerParachute+0xa6>
        return 1;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e000      	b.n	80092a8 <triggerParachute+0xa8>
    }
    return 0;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3720      	adds	r7, #32
 80092ac:	46bd      	mov	sp, r7
 80092ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092b2:	b002      	add	sp, #8
 80092b4:	4770      	bx	lr
 80092b6:	bf00      	nop
 80092b8:	20000014 	.word	0x20000014

080092bc <detectEventsAndTriggerParachute>:

//Detect apogee. Returns 8 bits: MSB->LSB:
//  7: Parachute trigger | 6: AP detected by dP | 5: AP detected by dV | 4: AP predicted with v_MECO_acc | 3: AP predicted with v_MECO_pito
//  2: Parachute armed   | 1: MECO detected
//Inputs: double acceleration (m/s^2), double velocity_pito (m/s), double pressure (Pa), uint8 groundConnection (1 = connected, 0 = broken)
__uint8_t detectEventsAndTriggerParachute(double acceleration, double velocity_pito, double pressure, __uint8_t ground_connection, time_value t_now){
 80092bc:	b5b0      	push	{r4, r5, r7, lr}
 80092be:	b09c      	sub	sp, #112	; 0x70
 80092c0:	af04      	add	r7, sp, #16
 80092c2:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 80092c6:	ed87 1b08 	vstr	d1, [r7, #32]
 80092ca:	ed87 2b06 	vstr	d2, [r7, #24]
 80092ce:	f107 030c 	add.w	r3, r7, #12
 80092d2:	e883 0006 	stmia.w	r3, {r1, r2}
 80092d6:	4603      	mov	r3, r0
 80092d8:	75fb      	strb	r3, [r7, #23]
    static __uint8_t parachute_deployed = 0, parachute_armed = 0, MECO = 0, liftOff = 0,
            pressure_AP = 0, velocity_AP = 0, parachute_triggers[4] = {0},
            velocity_AP_MECO_acc = 0, velocity_AP_MECO_pito = 0;

    
    __uint8_t triggers = 0;
 80092da:	2300      	movs	r3, #0
 80092dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    detectMECO(t_liftoff, acceleration, t_now);
 80092e0:	4953      	ldr	r1, [pc, #332]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 80092e2:	f107 030c 	add.w	r3, r7, #12
 80092e6:	cb0c      	ldmia	r3, {r2, r3}
 80092e8:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80092ec:	c903      	ldmia	r1, {r0, r1}
 80092ee:	f7ff fc65 	bl	8008bbc <detectMECO>
    // If not started, we don't care about the rest
    if(!liftOff){
 80092f2:	4b50      	ldr	r3, [pc, #320]	; (8009434 <detectEventsAndTriggerParachute+0x178>)
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d11c      	bne.n	8009334 <detectEventsAndTriggerParachute+0x78>
        liftOff = detectStart(ground_connection);
 80092fa:	7dfb      	ldrb	r3, [r7, #23]
 80092fc:	4618      	mov	r0, r3
 80092fe:	f7ff fc4c 	bl	8008b9a <detectStart>
 8009302:	4603      	mov	r3, r0
 8009304:	461a      	mov	r2, r3
 8009306:	4b4b      	ldr	r3, [pc, #300]	; (8009434 <detectEventsAndTriggerParachute+0x178>)
 8009308:	701a      	strb	r2, [r3, #0]
        if(liftOff){
 800930a:	4b4a      	ldr	r3, [pc, #296]	; (8009434 <detectEventsAndTriggerParachute+0x178>)
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00e      	beq.n	8009330 <detectEventsAndTriggerParachute+0x74>
            t_liftoff.tv_sec = t_now.tv_sec;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	4a46      	ldr	r2, [pc, #280]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 8009316:	6013      	str	r3, [r2, #0]
            t_liftoff.tv_msec = t_now.tv_msec;
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	4a45      	ldr	r2, [pc, #276]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 800931c:	6053      	str	r3, [r2, #4]

            t_parachute_latest.tv_sec = t_liftoff.tv_sec + PARACHUTE_LATEST / 1000;
 800931e:	4b44      	ldr	r3, [pc, #272]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	3310      	adds	r3, #16
 8009324:	4a44      	ldr	r2, [pc, #272]	; (8009438 <detectEventsAndTriggerParachute+0x17c>)
 8009326:	6013      	str	r3, [r2, #0]
            t_parachute_latest.tv_msec = t_liftoff.tv_msec + PARACHUTE_LATEST % 1000;
 8009328:	4b41      	ldr	r3, [pc, #260]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	4a42      	ldr	r2, [pc, #264]	; (8009438 <detectEventsAndTriggerParachute+0x17c>)
 800932e:	6053      	str	r3, [r2, #4]
        }
        return 0;
 8009330:	2300      	movs	r3, #0
 8009332:	e1a0      	b.n	8009676 <detectEventsAndTriggerParachute+0x3ba>
    }
    double velocity_acc = computeVelocity(acceleration, t_now);
 8009334:	f107 030c 	add.w	r3, r7, #12
 8009338:	e893 0003 	ldmia.w	r3, {r0, r1}
 800933c:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8009340:	f7ff fee8 	bl	8009114 <computeVelocity>
 8009344:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50

    // Detect MECO
    if(!MECO){
 8009348:	4b3c      	ldr	r3, [pc, #240]	; (800943c <detectEventsAndTriggerParachute+0x180>)
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d154      	bne.n	80093fa <detectEventsAndTriggerParachute+0x13e>
        MECO = detectMECO(t_liftoff, acceleration, t_now);
 8009350:	4937      	ldr	r1, [pc, #220]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 8009352:	f107 030c 	add.w	r3, r7, #12
 8009356:	cb0c      	ldmia	r3, {r2, r3}
 8009358:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800935c:	c903      	ldmia	r1, {r0, r1}
 800935e:	f7ff fc2d 	bl	8008bbc <detectMECO>
 8009362:	4603      	mov	r3, r0
 8009364:	461a      	mov	r2, r3
 8009366:	4b35      	ldr	r3, [pc, #212]	; (800943c <detectEventsAndTriggerParachute+0x180>)
 8009368:	701a      	strb	r2, [r3, #0]
        tApoapsisFromPressure(pressure);
 800936a:	ed97 0b06 	vldr	d0, [r7, #24]
 800936e:	f7ff fe23 	bl	8008fb8 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 8009372:	ed97 0b08 	vldr	d0, [r7, #32]
 8009376:	f7ff fcd7 	bl	8008d28 <tApoapsisFromVelocity>

        if(timeDiff(t_liftoff, t_now) < MECO_EARLIEST){
 800937a:	492d      	ldr	r1, [pc, #180]	; (8009430 <detectEventsAndTriggerParachute+0x174>)
 800937c:	f107 030c 	add.w	r3, r7, #12
 8009380:	cb0c      	ldmia	r3, {r2, r3}
 8009382:	c903      	ldmia	r1, {r0, r1}
 8009384:	f7ff fbd4 	bl	8008b30 <timeDiff>
 8009388:	4603      	mov	r3, r0
 800938a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800938e:	da02      	bge.n	8009396 <detectEventsAndTriggerParachute+0xda>
            MECO = 0;
 8009390:	4b2a      	ldr	r3, [pc, #168]	; (800943c <detectEventsAndTriggerParachute+0x180>)
 8009392:	2200      	movs	r2, #0
 8009394:	701a      	strb	r2, [r3, #0]
        }    
        if(MECO){
 8009396:	4b29      	ldr	r3, [pc, #164]	; (800943c <detectEventsAndTriggerParachute+0x180>)
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d02b      	beq.n	80093f6 <detectEventsAndTriggerParachute+0x13a>
            t_MECO.tv_sec = t_now.tv_sec;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	4a27      	ldr	r2, [pc, #156]	; (8009440 <detectEventsAndTriggerParachute+0x184>)
 80093a2:	6013      	str	r3, [r2, #0]
            t_MECO.tv_msec = t_now.tv_msec;
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	4a26      	ldr	r2, [pc, #152]	; (8009440 <detectEventsAndTriggerParachute+0x184>)
 80093a8:	6053      	str	r3, [r2, #4]

            // Get velocity at MECO and compute t_apoapsis from this
            double v_MECO_pito = velocity_pito;
 80093aa:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80093ae:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
            double v_MECO_acc = velocity_acc;
 80093b2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80093b6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            t_apoapsis_velocity_static_pito = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_pito);
 80093ba:	4c22      	ldr	r4, [pc, #136]	; (8009444 <detectEventsAndTriggerParachute+0x188>)
 80093bc:	4638      	mov	r0, r7
 80093be:	4b20      	ldr	r3, [pc, #128]	; (8009440 <detectEventsAndTriggerParachute+0x184>)
 80093c0:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80093c4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80093c8:	f7ff fd5e 	bl	8008e88 <tApoapsisFromVelocityAtMECO>
 80093cc:	4622      	mov	r2, r4
 80093ce:	463b      	mov	r3, r7
 80093d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093d4:	e882 0003 	stmia.w	r2, {r0, r1}
            t_apoapsis_velocity_static_acc = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_acc);
 80093d8:	4c1b      	ldr	r4, [pc, #108]	; (8009448 <detectEventsAndTriggerParachute+0x18c>)
 80093da:	4638      	mov	r0, r7
 80093dc:	4b18      	ldr	r3, [pc, #96]	; (8009440 <detectEventsAndTriggerParachute+0x184>)
 80093de:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80093e2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80093e6:	f7ff fd4f 	bl	8008e88 <tApoapsisFromVelocityAtMECO>
 80093ea:	4622      	mov	r2, r4
 80093ec:	463b      	mov	r3, r7
 80093ee:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093f2:	e882 0003 	stmia.w	r2, {r0, r1}
        }
        return 0;
 80093f6:	2300      	movs	r3, #0
 80093f8:	e13d      	b.n	8009676 <detectEventsAndTriggerParachute+0x3ba>
    }

    // Arm Parachute
    if(!parachute_armed && timeDiff(t_MECO, t_now) < CHUTE_ARM_TIME){
 80093fa:	4b14      	ldr	r3, [pc, #80]	; (800944c <detectEventsAndTriggerParachute+0x190>)
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d126      	bne.n	8009450 <detectEventsAndTriggerParachute+0x194>
 8009402:	490f      	ldr	r1, [pc, #60]	; (8009440 <detectEventsAndTriggerParachute+0x184>)
 8009404:	f107 030c 	add.w	r3, r7, #12
 8009408:	cb0c      	ldmia	r3, {r2, r3}
 800940a:	c903      	ldmia	r1, {r0, r1}
 800940c:	f7ff fb90 	bl	8008b30 <timeDiff>
 8009410:	4602      	mov	r2, r0
 8009412:	f241 3387 	movw	r3, #4999	; 0x1387
 8009416:	429a      	cmp	r2, r3
 8009418:	dc1a      	bgt.n	8009450 <detectEventsAndTriggerParachute+0x194>
        tApoapsisFromPressure(pressure);
 800941a:	ed97 0b06 	vldr	d0, [r7, #24]
 800941e:	f7ff fdcb 	bl	8008fb8 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 8009422:	ed97 0b08 	vldr	d0, [r7, #32]
 8009426:	f7ff fc7f 	bl	8008d28 <tApoapsisFromVelocity>
        return 0;
 800942a:	2300      	movs	r3, #0
 800942c:	e123      	b.n	8009676 <detectEventsAndTriggerParachute+0x3ba>
 800942e:	bf00      	nop
 8009430:	200003c0 	.word	0x200003c0
 8009434:	200003c8 	.word	0x200003c8
 8009438:	200003cc 	.word	0x200003cc
 800943c:	200003d4 	.word	0x200003d4
 8009440:	200003d8 	.word	0x200003d8
 8009444:	200003e0 	.word	0x200003e0
 8009448:	200003e8 	.word	0x200003e8
 800944c:	200003f0 	.word	0x200003f0
    }else{
        if(!parachute_armed){
 8009450:	4b8b      	ldr	r3, [pc, #556]	; (8009680 <detectEventsAndTriggerParachute+0x3c4>)
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d108      	bne.n	800946a <detectEventsAndTriggerParachute+0x1ae>
            parachute_armed = 1;
 8009458:	4b89      	ldr	r3, [pc, #548]	; (8009680 <detectEventsAndTriggerParachute+0x3c4>)
 800945a:	2201      	movs	r2, #1
 800945c:	701a      	strb	r2, [r3, #0]
            t_parachute_arm.tv_sec = t_now.tv_sec;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	4a88      	ldr	r2, [pc, #544]	; (8009684 <detectEventsAndTriggerParachute+0x3c8>)
 8009462:	6013      	str	r3, [r2, #0]
            t_parachute_arm.tv_msec = t_now.tv_msec;
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	4a87      	ldr	r2, [pc, #540]	; (8009684 <detectEventsAndTriggerParachute+0x3c8>)
 8009468:	6053      	str	r3, [r2, #4]
        }
    }
    
    // Detect apoapsis
    if(!pressure_AP){
 800946a:	4b87      	ldr	r3, [pc, #540]	; (8009688 <detectEventsAndTriggerParachute+0x3cc>)
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d111      	bne.n	8009496 <detectEventsAndTriggerParachute+0x1da>
        pressure_AP = tApoapsisFromPressure(pressure);
 8009472:	ed97 0b06 	vldr	d0, [r7, #24]
 8009476:	f7ff fd9f 	bl	8008fb8 <tApoapsisFromPressure>
 800947a:	4603      	mov	r3, r0
 800947c:	461a      	mov	r2, r3
 800947e:	4b82      	ldr	r3, [pc, #520]	; (8009688 <detectEventsAndTriggerParachute+0x3cc>)
 8009480:	701a      	strb	r2, [r3, #0]
        if(pressure_AP){
 8009482:	4b81      	ldr	r3, [pc, #516]	; (8009688 <detectEventsAndTriggerParachute+0x3cc>)
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d005      	beq.n	8009496 <detectEventsAndTriggerParachute+0x1da>
            t_apoapsis_pressure.tv_sec = t_now.tv_sec;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	4a7f      	ldr	r2, [pc, #508]	; (800968c <detectEventsAndTriggerParachute+0x3d0>)
 800948e:	6013      	str	r3, [r2, #0]
            t_apoapsis_pressure.tv_msec = t_now.tv_msec;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	4a7e      	ldr	r2, [pc, #504]	; (800968c <detectEventsAndTriggerParachute+0x3d0>)
 8009494:	6053      	str	r3, [r2, #4]
        }
    }

    if(!velocity_AP){
 8009496:	4b7e      	ldr	r3, [pc, #504]	; (8009690 <detectEventsAndTriggerParachute+0x3d4>)
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d111      	bne.n	80094c2 <detectEventsAndTriggerParachute+0x206>
        velocity_AP = tApoapsisFromVelocity(velocity_pito);
 800949e:	ed97 0b08 	vldr	d0, [r7, #32]
 80094a2:	f7ff fc41 	bl	8008d28 <tApoapsisFromVelocity>
 80094a6:	4603      	mov	r3, r0
 80094a8:	461a      	mov	r2, r3
 80094aa:	4b79      	ldr	r3, [pc, #484]	; (8009690 <detectEventsAndTriggerParachute+0x3d4>)
 80094ac:	701a      	strb	r2, [r3, #0]
        if(velocity_AP){
 80094ae:	4b78      	ldr	r3, [pc, #480]	; (8009690 <detectEventsAndTriggerParachute+0x3d4>)
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d005      	beq.n	80094c2 <detectEventsAndTriggerParachute+0x206>
            t_apoapsis_velocity.tv_sec = t_now.tv_sec;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	4a76      	ldr	r2, [pc, #472]	; (8009694 <detectEventsAndTriggerParachute+0x3d8>)
 80094ba:	6013      	str	r3, [r2, #0]
            t_apoapsis_velocity.tv_msec = t_now.tv_msec;
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	4a75      	ldr	r2, [pc, #468]	; (8009694 <detectEventsAndTriggerParachute+0x3d8>)
 80094c0:	6053      	str	r3, [r2, #4]
        }
    }

    // Trigger Parachute (t_apoapsis times already have t_buffer in them)
    if(!parachute_triggers[0]){
 80094c2:	4b75      	ldr	r3, [pc, #468]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10a      	bne.n	80094e0 <detectEventsAndTriggerParachute+0x224>
        // Precomputed t_apoapsis with v_pito at MECO
        parachute_triggers[0] = triggerParachuteTime(t_apoapsis_velocity_static_pito, t_now);
 80094ca:	4974      	ldr	r1, [pc, #464]	; (800969c <detectEventsAndTriggerParachute+0x3e0>)
 80094cc:	f107 030c 	add.w	r3, r7, #12
 80094d0:	cb0c      	ldmia	r3, {r2, r3}
 80094d2:	c903      	ldmia	r1, {r0, r1}
 80094d4:	f7ff fe74 	bl	80091c0 <triggerParachuteTime>
 80094d8:	4603      	mov	r3, r0
 80094da:	461a      	mov	r2, r3
 80094dc:	4b6e      	ldr	r3, [pc, #440]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 80094de:	701a      	strb	r2, [r3, #0]
    }
    if(!parachute_triggers[1]){
 80094e0:	4b6d      	ldr	r3, [pc, #436]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 80094e2:	785b      	ldrb	r3, [r3, #1]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <detectEventsAndTriggerParachute+0x242>
        // Precomputed t_apoapsis with v_acc at MECO
        parachute_triggers[1] = triggerParachuteTime(t_apoapsis_velocity_static_acc, t_now);
 80094e8:	496d      	ldr	r1, [pc, #436]	; (80096a0 <detectEventsAndTriggerParachute+0x3e4>)
 80094ea:	f107 030c 	add.w	r3, r7, #12
 80094ee:	cb0c      	ldmia	r3, {r2, r3}
 80094f0:	c903      	ldmia	r1, {r0, r1}
 80094f2:	f7ff fe65 	bl	80091c0 <triggerParachuteTime>
 80094f6:	4603      	mov	r3, r0
 80094f8:	461a      	mov	r2, r3
 80094fa:	4b67      	ldr	r3, [pc, #412]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 80094fc:	705a      	strb	r2, [r3, #1]
    }
    if(!parachute_triggers[2] && pressure_AP){
 80094fe:	4b66      	ldr	r3, [pc, #408]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 8009500:	789b      	ldrb	r3, [r3, #2]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10e      	bne.n	8009524 <detectEventsAndTriggerParachute+0x268>
 8009506:	4b60      	ldr	r3, [pc, #384]	; (8009688 <detectEventsAndTriggerParachute+0x3cc>)
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d00a      	beq.n	8009524 <detectEventsAndTriggerParachute+0x268>
        parachute_triggers[2] = triggerParachuteTime(t_apoapsis_pressure, t_now);
 800950e:	495f      	ldr	r1, [pc, #380]	; (800968c <detectEventsAndTriggerParachute+0x3d0>)
 8009510:	f107 030c 	add.w	r3, r7, #12
 8009514:	cb0c      	ldmia	r3, {r2, r3}
 8009516:	c903      	ldmia	r1, {r0, r1}
 8009518:	f7ff fe52 	bl	80091c0 <triggerParachuteTime>
 800951c:	4603      	mov	r3, r0
 800951e:	461a      	mov	r2, r3
 8009520:	4b5d      	ldr	r3, [pc, #372]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 8009522:	709a      	strb	r2, [r3, #2]
    }
    if(!parachute_triggers[3] && velocity_AP){
 8009524:	4b5c      	ldr	r3, [pc, #368]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 8009526:	78db      	ldrb	r3, [r3, #3]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d10e      	bne.n	800954a <detectEventsAndTriggerParachute+0x28e>
 800952c:	4b58      	ldr	r3, [pc, #352]	; (8009690 <detectEventsAndTriggerParachute+0x3d4>)
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00a      	beq.n	800954a <detectEventsAndTriggerParachute+0x28e>
        parachute_triggers[3] = triggerParachuteTime(t_apoapsis_velocity, t_now);
 8009534:	4957      	ldr	r1, [pc, #348]	; (8009694 <detectEventsAndTriggerParachute+0x3d8>)
 8009536:	f107 030c 	add.w	r3, r7, #12
 800953a:	cb0c      	ldmia	r3, {r2, r3}
 800953c:	c903      	ldmia	r1, {r0, r1}
 800953e:	f7ff fe3f 	bl	80091c0 <triggerParachuteTime>
 8009542:	4603      	mov	r3, r0
 8009544:	461a      	mov	r2, r3
 8009546:	4b54      	ldr	r3, [pc, #336]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 8009548:	70da      	strb	r2, [r3, #3]
    }
    
    if(!velocity_AP_MECO_acc){
 800954a:	4b56      	ldr	r3, [pc, #344]	; (80096a4 <detectEventsAndTriggerParachute+0x3e8>)
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d116      	bne.n	8009580 <detectEventsAndTriggerParachute+0x2c4>
        time_value tmp = t_apoapsis_velocity_static_acc;
 8009552:	4a53      	ldr	r2, [pc, #332]	; (80096a0 <detectEventsAndTriggerParachute+0x3e4>)
 8009554:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009558:	e892 0003 	ldmia.w	r2, {r0, r1}
 800955c:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 8009560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009562:	63bb      	str	r3, [r7, #56]	; 0x38
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 8009564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009566:	63fb      	str	r3, [r7, #60]	; 0x3c
        velocity_AP_MECO_acc = triggerParachuteTime(tmp, t_now);
 8009568:	f107 030c 	add.w	r3, r7, #12
 800956c:	cb0c      	ldmia	r3, {r2, r3}
 800956e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009572:	c903      	ldmia	r1, {r0, r1}
 8009574:	f7ff fe24 	bl	80091c0 <triggerParachuteTime>
 8009578:	4603      	mov	r3, r0
 800957a:	461a      	mov	r2, r3
 800957c:	4b49      	ldr	r3, [pc, #292]	; (80096a4 <detectEventsAndTriggerParachute+0x3e8>)
 800957e:	701a      	strb	r2, [r3, #0]
    }

    if(!velocity_AP_MECO_pito){
 8009580:	4b49      	ldr	r3, [pc, #292]	; (80096a8 <detectEventsAndTriggerParachute+0x3ec>)
 8009582:	781b      	ldrb	r3, [r3, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d116      	bne.n	80095b6 <detectEventsAndTriggerParachute+0x2fa>
        time_value tmp = t_apoapsis_velocity_static_pito;
 8009588:	4a44      	ldr	r2, [pc, #272]	; (800969c <detectEventsAndTriggerParachute+0x3e0>)
 800958a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800958e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009592:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 8009596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009598:	633b      	str	r3, [r7, #48]	; 0x30
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800959a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800959c:	637b      	str	r3, [r7, #52]	; 0x34
        velocity_AP_MECO_pito = triggerParachuteTime(tmp, t_now);
 800959e:	f107 030c 	add.w	r3, r7, #12
 80095a2:	cb0c      	ldmia	r3, {r2, r3}
 80095a4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80095a8:	c903      	ldmia	r1, {r0, r1}
 80095aa:	f7ff fe09 	bl	80091c0 <triggerParachuteTime>
 80095ae:	4603      	mov	r3, r0
 80095b0:	461a      	mov	r2, r3
 80095b2:	4b3d      	ldr	r3, [pc, #244]	; (80096a8 <detectEventsAndTriggerParachute+0x3ec>)
 80095b4:	701a      	strb	r2, [r3, #0]
    }

    
    // Process parachute triggers
    parachute_deployed = triggerParachute(parachute_triggers, t_parachute_arm, t_parachute_latest, t_now);
 80095b6:	4b3d      	ldr	r3, [pc, #244]	; (80096ac <detectEventsAndTriggerParachute+0x3f0>)
 80095b8:	4d32      	ldr	r5, [pc, #200]	; (8009684 <detectEventsAndTriggerParachute+0x3c8>)
 80095ba:	ac01      	add	r4, sp, #4
 80095bc:	f107 020c 	add.w	r2, r7, #12
 80095c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80095c4:	e884 0003 	stmia.w	r4, {r0, r1}
 80095c8:	685a      	ldr	r2, [r3, #4]
 80095ca:	9200      	str	r2, [sp, #0]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	e895 0006 	ldmia.w	r5, {r1, r2}
 80095d2:	4831      	ldr	r0, [pc, #196]	; (8009698 <detectEventsAndTriggerParachute+0x3dc>)
 80095d4:	f7ff fe14 	bl	8009200 <triggerParachute>
 80095d8:	4603      	mov	r3, r0
 80095da:	461a      	mov	r2, r3
 80095dc:	4b34      	ldr	r3, [pc, #208]	; (80096b0 <detectEventsAndTriggerParachute+0x3f4>)
 80095de:	701a      	strb	r2, [r3, #0]

    // Last resort parachute triggering
    if(!parachute_deployed){
 80095e0:	4b33      	ldr	r3, [pc, #204]	; (80096b0 <detectEventsAndTriggerParachute+0x3f4>)
 80095e2:	781b      	ldrb	r3, [r3, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d109      	bne.n	80095fc <detectEventsAndTriggerParachute+0x340>
        parachute_deployed = chuteStaticTime(t_liftoff, t_parachute_latest);
 80095e8:	4b30      	ldr	r3, [pc, #192]	; (80096ac <detectEventsAndTriggerParachute+0x3f0>)
 80095ea:	4932      	ldr	r1, [pc, #200]	; (80096b4 <detectEventsAndTriggerParachute+0x3f8>)
 80095ec:	cb0c      	ldmia	r3, {r2, r3}
 80095ee:	c903      	ldmia	r1, {r0, r1}
 80095f0:	f7ff fab8 	bl	8008b64 <chuteStaticTime>
 80095f4:	4603      	mov	r3, r0
 80095f6:	461a      	mov	r2, r3
 80095f8:	4b2d      	ldr	r3, [pc, #180]	; (80096b0 <detectEventsAndTriggerParachute+0x3f4>)
 80095fa:	701a      	strb	r2, [r3, #0]
    }
    triggers = parachute_deployed << 7;
 80095fc:	4b2c      	ldr	r3, [pc, #176]	; (80096b0 <detectEventsAndTriggerParachute+0x3f4>)
 80095fe:	781b      	ldrb	r3, [r3, #0]
 8009600:	01db      	lsls	r3, r3, #7
 8009602:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += pressure_AP << 6;
 8009606:	4b20      	ldr	r3, [pc, #128]	; (8009688 <detectEventsAndTriggerParachute+0x3cc>)
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	019b      	lsls	r3, r3, #6
 800960c:	b2da      	uxtb	r2, r3
 800960e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009612:	4413      	add	r3, r2
 8009614:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP << 5;
 8009618:	4b1d      	ldr	r3, [pc, #116]	; (8009690 <detectEventsAndTriggerParachute+0x3d4>)
 800961a:	781b      	ldrb	r3, [r3, #0]
 800961c:	015b      	lsls	r3, r3, #5
 800961e:	b2da      	uxtb	r2, r3
 8009620:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009624:	4413      	add	r3, r2
 8009626:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_acc << 4;
 800962a:	4b1e      	ldr	r3, [pc, #120]	; (80096a4 <detectEventsAndTriggerParachute+0x3e8>)
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	011b      	lsls	r3, r3, #4
 8009630:	b2da      	uxtb	r2, r3
 8009632:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009636:	4413      	add	r3, r2
 8009638:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_pito << 3;
 800963c:	4b1a      	ldr	r3, [pc, #104]	; (80096a8 <detectEventsAndTriggerParachute+0x3ec>)
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	b2da      	uxtb	r2, r3
 8009644:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009648:	4413      	add	r3, r2
 800964a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += parachute_armed << 2;
 800964e:	4b0c      	ldr	r3, [pc, #48]	; (8009680 <detectEventsAndTriggerParachute+0x3c4>)
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	b2da      	uxtb	r2, r3
 8009656:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800965a:	4413      	add	r3, r2
 800965c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += MECO << 1;
 8009660:	4b15      	ldr	r3, [pc, #84]	; (80096b8 <detectEventsAndTriggerParachute+0x3fc>)
 8009662:	781b      	ldrb	r3, [r3, #0]
 8009664:	005b      	lsls	r3, r3, #1
 8009666:	b2da      	uxtb	r2, r3
 8009668:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800966c:	4413      	add	r3, r2
 800966e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    return triggers;
 8009672:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009676:	4618      	mov	r0, r3
 8009678:	3760      	adds	r7, #96	; 0x60
 800967a:	46bd      	mov	sp, r7
 800967c:	bdb0      	pop	{r4, r5, r7, pc}
 800967e:	bf00      	nop
 8009680:	200003f0 	.word	0x200003f0
 8009684:	200003f4 	.word	0x200003f4
 8009688:	200003fc 	.word	0x200003fc
 800968c:	20000400 	.word	0x20000400
 8009690:	20000408 	.word	0x20000408
 8009694:	2000040c 	.word	0x2000040c
 8009698:	20000414 	.word	0x20000414
 800969c:	200003e0 	.word	0x200003e0
 80096a0:	200003e8 	.word	0x200003e8
 80096a4:	20000418 	.word	0x20000418
 80096a8:	20000419 	.word	0x20000419
 80096ac:	200003cc 	.word	0x200003cc
 80096b0:	2000041a 	.word	0x2000041a
 80096b4:	200003c0 	.word	0x200003c0
 80096b8:	200003d4 	.word	0x200003d4

080096bc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80096c2:	2300      	movs	r3, #0
 80096c4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80096c6:	f000 f879 	bl	80097bc <BSP_SD_IsDetected>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d001      	beq.n	80096d4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e012      	b.n	80096fa <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80096d4:	480b      	ldr	r0, [pc, #44]	; (8009704 <BSP_SD_Init+0x48>)
 80096d6:	f7fa fe03 	bl	80042e0 <HAL_SD_Init>
 80096da:	4603      	mov	r3, r0
 80096dc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80096de:	79fb      	ldrb	r3, [r7, #7]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d109      	bne.n	80096f8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80096e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80096e8:	4806      	ldr	r0, [pc, #24]	; (8009704 <BSP_SD_Init+0x48>)
 80096ea:	f7fb fbd5 	bl	8004e98 <HAL_SD_ConfigWideBusOperation>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d001      	beq.n	80096f8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80096f4:	2301      	movs	r3, #1
 80096f6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80096f8:	79fb      	ldrb	r3, [r7, #7]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3708      	adds	r7, #8
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	200028a0 	.word	0x200028a0

08009708 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b088      	sub	sp, #32
 800970c:	af02      	add	r7, sp, #8
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	607a      	str	r2, [r7, #4]
 8009714:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009716:	2300      	movs	r3, #0
 8009718:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	68ba      	ldr	r2, [r7, #8]
 8009722:	68f9      	ldr	r1, [r7, #12]
 8009724:	4806      	ldr	r0, [pc, #24]	; (8009740 <BSP_SD_ReadBlocks+0x38>)
 8009726:	f7fa fe63 	bl	80043f0 <HAL_SD_ReadBlocks>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d001      	beq.n	8009734 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009730:	2301      	movs	r3, #1
 8009732:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8009734:	7dfb      	ldrb	r3, [r7, #23]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3718      	adds	r7, #24
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	200028a0 	.word	0x200028a0

08009744 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b088      	sub	sp, #32
 8009748:	af02      	add	r7, sp, #8
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	607a      	str	r2, [r7, #4]
 8009750:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68ba      	ldr	r2, [r7, #8]
 800975e:	68f9      	ldr	r1, [r7, #12]
 8009760:	4806      	ldr	r0, [pc, #24]	; (800977c <BSP_SD_WriteBlocks+0x38>)
 8009762:	f7fa ffdb 	bl	800471c <HAL_SD_WriteBlocks>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	d001      	beq.n	8009770 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8009770:	7dfb      	ldrb	r3, [r7, #23]
}
 8009772:	4618      	mov	r0, r3
 8009774:	3718      	adds	r7, #24
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}
 800977a:	bf00      	nop
 800977c:	200028a0 	.word	0x200028a0

08009780 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009784:	4805      	ldr	r0, [pc, #20]	; (800979c <BSP_SD_GetCardState+0x1c>)
 8009786:	f7fb fc03 	bl	8004f90 <HAL_SD_GetCardState>
 800978a:	4603      	mov	r3, r0
 800978c:	2b04      	cmp	r3, #4
 800978e:	bf14      	ite	ne
 8009790:	2301      	movne	r3, #1
 8009792:	2300      	moveq	r3, #0
 8009794:	b2db      	uxtb	r3, r3
}
 8009796:	4618      	mov	r0, r3
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	200028a0 	.word	0x200028a0

080097a0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80097a8:	6879      	ldr	r1, [r7, #4]
 80097aa:	4803      	ldr	r0, [pc, #12]	; (80097b8 <BSP_SD_GetCardInfo+0x18>)
 80097ac:	f7fb fb48 	bl	8004e40 <HAL_SD_GetCardInfo>
}
 80097b0:	bf00      	nop
 80097b2:	3708      	adds	r7, #8
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	200028a0 	.word	0x200028a0

080097bc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 80097bc:	b480      	push	{r7}
 80097be:	b083      	sub	sp, #12
 80097c0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80097c2:	2301      	movs	r3, #1
 80097c4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 80097c6:	79fb      	ldrb	r3, [r7, #7]
 80097c8:	b2db      	uxtb	r3, r3
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	370c      	adds	r7, #12
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
	...

080097d8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80097dc:	4904      	ldr	r1, [pc, #16]	; (80097f0 <MX_FATFS_Init+0x18>)
 80097de:	4805      	ldr	r0, [pc, #20]	; (80097f4 <MX_FATFS_Init+0x1c>)
 80097e0:	f7fe fa02 	bl	8007be8 <FATFS_LinkDriver>
 80097e4:	4603      	mov	r3, r0
 80097e6:	461a      	mov	r2, r3
 80097e8:	4b03      	ldr	r3, [pc, #12]	; (80097f8 <MX_FATFS_Init+0x20>)
 80097ea:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 80097ec:	bf00      	nop
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	2000044c 	.word	0x2000044c
 80097f4:	0800b6a8 	.word	0x0800b6a8
 80097f8:	20000448 	.word	0x20000448

080097fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80097fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009800:	f2ad 7d2c 	subw	sp, sp, #1836	; 0x72c
 8009804:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
    time_value t_now;
    uint8_t launch = 0;
 8009806:	2300      	movs	r3, #0
 8009808:	f887 370b 	strb.w	r3, [r7, #1803]	; 0x70b
    uint8_t statusEjection = 0;
 800980c:	2300      	movs	r3, #0
 800980e:	f887 370a 	strb.w	r3, [r7, #1802]	; 0x70a
	uint32_t readPinPlug = 0;
 8009812:	2300      	movs	r3, #0
 8009814:	f8c7 3704 	str.w	r3, [r7, #1796]	; 0x704
	uint32_t timerPostLaunch = 0;
 8009818:	2300      	movs	r3, #0
 800981a:	f8c7 3700 	str.w	r3, [r7, #1792]	; 0x700
	ArrayRaw DataRawArray = {0};
 800981e:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009822:	4618      	mov	r0, r3
 8009824:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 8009828:	461a      	mov	r2, r3
 800982a:	2100      	movs	r1, #0
 800982c:	f001 fe17 	bl	800b45e <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 8009830:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009834:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
	ArrayRaw DataRawArrayFreez = {0};
 8009838:	f507 734d 	add.w	r3, r7, #820	; 0x334
 800983c:	4618      	mov	r0, r3
 800983e:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 8009842:	461a      	mov	r2, r3
 8009844:	2100      	movs	r1, #0
 8009846:	f001 fe0a 	bl	800b45e <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 800984a:	f507 734d 	add.w	r3, r7, #820	; 0x334
 800984e:	f8c7 36f8 	str.w	r3, [r7, #1784]	; 0x6f8
	ArrayConv DataConvArray = {{0.0}};
 8009852:	1d3b      	adds	r3, r7, #4
 8009854:	4618      	mov	r0, r3
 8009856:	f44f 734c 	mov.w	r3, #816	; 0x330
 800985a:	461a      	mov	r2, r3
 800985c:	2100      	movs	r1, #0
 800985e:	f001 fdfe 	bl	800b45e <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 8009862:	1d3b      	adds	r3, r7, #4
 8009864:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
	uint32_t epoch = 0;
 8009868:	2300      	movs	r3, #0
 800986a:	f8c7 370c 	str.w	r3, [r7, #1804]	; 0x70c
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800986e:	f7f7 fb5b 	bl	8000f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009872:	f000 f997 	bl	8009ba4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009876:	f000 fd0d 	bl	800a294 <MX_GPIO_Init>
  MX_DMA_Init();
 800987a:	f000 fca5 	bl	800a1c8 <MX_DMA_Init>
  MX_SPI2_Init();
 800987e:	f000 fb71 	bl	8009f64 <MX_SPI2_Init>
  MX_SPI3_Init();
 8009882:	f000 fba5 	bl	8009fd0 <MX_SPI3_Init>
  MX_I2C1_Init();
 8009886:	f000 fac5 	bl	8009e14 <MX_I2C1_Init>
  MX_ADC1_Init();
 800988a:	f000 fa1f 	bl	8009ccc <MX_ADC1_Init>
  MX_ADC2_Init();
 800988e:	f000 fa6f 	bl	8009d70 <MX_ADC2_Init>
  MX_RTC_Init();
 8009892:	f000 faed 	bl	8009e70 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 8009896:	f000 fb45 	bl	8009f24 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800989a:	f7ff ff9d 	bl	80097d8 <MX_FATFS_Init>
  MX_TIM2_Init();
 800989e:	f000 fbcd 	bl	800a03c <MX_TIM2_Init>
  MX_TIM3_Init();
 80098a2:	f000 fc19 	bl	800a0d8 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80098a6:	f000 fc65 	bl	800a174 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
   //HAL_TIM_Base_Start_IT(&htim3);																//timer for the sampling
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 80098aa:	49af      	ldr	r1, [pc, #700]	; (8009b68 <main+0x36c>)
 80098ac:	48af      	ldr	r0, [pc, #700]	; (8009b6c <main+0x370>)
 80098ae:	f000 fe29 	bl	800a504 <sensorsInitialization>
 80098b2:	4602      	mov	r2, r0
 80098b4:	4bae      	ldr	r3, [pc, #696]	; (8009b70 <main+0x374>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4313      	orrs	r3, r2
 80098ba:	4aad      	ldr	r2, [pc, #692]	; (8009b70 <main+0x374>)
 80098bc:	6013      	str	r3, [r2, #0]
			   HAL_Delay(10);
	   }
   }
   */
   //clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
   clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 	//clear the FIFO of the IMU
 80098be:	4aad      	ldr	r2, [pc, #692]	; (8009b74 <main+0x378>)
 80098c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80098c4:	48ac      	ldr	r0, [pc, #688]	; (8009b78 <main+0x37c>)
 80098c6:	f7fe fe3c 	bl	8008542 <clearFIFO>
   arm = 1;
 80098ca:	4bac      	ldr	r3, [pc, #688]	; (8009b7c <main+0x380>)
 80098cc:	2201      	movs	r2, #1
 80098ce:	601a      	str	r2, [r3, #0]

    /* USER CODE BEGIN 3 */
	  //while(sample == 0); 												//Wait till new sample time (change by interrupt)
	  //htim3.Instance->CNT = 0;											//put back the CNT from timer3 (for sampling) to zero
	  //HAL_Delay(100);
	  sample = 0;
 80098d0:	4bab      	ldr	r3, [pc, #684]	; (8009b80 <main+0x384>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]
	  epoch++;
 80098d6:	f8d7 370c 	ldr.w	r3, [r7, #1804]	; 0x70c
 80098da:	3301      	adds	r3, #1
 80098dc:	f8c7 370c 	str.w	r3, [r7, #1804]	; 0x70c
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 256).
 80098e0:	2200      	movs	r2, #0
 80098e2:	49a8      	ldr	r1, [pc, #672]	; (8009b84 <main+0x388>)
 80098e4:	48a8      	ldr	r0, [pc, #672]	; (8009b88 <main+0x38c>)
 80098e6:	f7fa fb17 	bl	8003f18 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);					//sDate to unlock values
 80098ea:	2200      	movs	r2, #0
 80098ec:	49a7      	ldr	r1, [pc, #668]	; (8009b8c <main+0x390>)
 80098ee:	48a6      	ldr	r0, [pc, #664]	; (8009b88 <main+0x38c>)
 80098f0:	f7fa fc17 	bl	8004122 <HAL_RTC_GetDate>
	  //timerPostLaunch = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch

	  //readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi2);
	  readIMU((uint8_t*) &DataRawArray.IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi3);
 80098f4:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 80098f8:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80098fc:	4ba4      	ldr	r3, [pc, #656]	; (8009b90 <main+0x394>)
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009904:	4a9c      	ldr	r2, [pc, #624]	; (8009b78 <main+0x37c>)
 8009906:	2170      	movs	r1, #112	; 0x70
 8009908:	f7fe fe78 	bl	80085fc <readIMU>

	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 800990c:	4b9d      	ldr	r3, [pc, #628]	; (8009b84 <main+0x388>)
 800990e:	781a      	ldrb	r2, [r3, #0]
 8009910:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009914:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 8009918:	4b9a      	ldr	r3, [pc, #616]	; (8009b84 <main+0x388>)
 800991a:	785a      	ldrb	r2, [r3, #1]
 800991c:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009920:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 8009924:	4b97      	ldr	r3, [pc, #604]	; (8009b84 <main+0x388>)
 8009926:	789a      	ldrb	r2, [r3, #2]
 8009928:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 800992c:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
	  DataRawArray.RTC_field[3] = (uint8_t) sTime.SubSeconds;
 8009930:	4b94      	ldr	r3, [pc, #592]	; (8009b84 <main+0x388>)
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	b2da      	uxtb	r2, r3
 8009936:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 800993a:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
	  //DataRawArray.Timer = timerPostLaunch;

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArrayFreez);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 800993e:	f8d7 16f8 	ldr.w	r1, [r7, #1784]	; 0x6f8
 8009942:	f8d7 06f4 	ldr.w	r0, [r7, #1780]	; 0x6f4
 8009946:	f000 fe3b 	bl	800a5c0 <convertSensors>
	  //Process GPS raw data to float

	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU2_FINISH_BEFORE_GPS;}
 800994a:	e005      	b.n	8009958 <main+0x15c>
 800994c:	4b88      	ldr	r3, [pc, #544]	; (8009b70 <main+0x374>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009954:	4a86      	ldr	r2, [pc, #536]	; (8009b70 <main+0x374>)
 8009956:	6013      	str	r3, [r2, #0]
 8009958:	4b86      	ldr	r3, [pc, #536]	; (8009b74 <main+0x378>)
 800995a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800995e:	b2db      	uxtb	r3, r3
 8009960:	2b01      	cmp	r3, #1
 8009962:	d1f3      	bne.n	800994c <main+0x150>
	  if(epoch == 5){
 8009964:	f8d7 370c 	ldr.w	r3, [r7, #1804]	; 0x70c
 8009968:	2b05      	cmp	r3, #5
 800996a:	d108      	bne.n	800997e <main+0x182>
		  epoch = 0;
 800996c:	2300      	movs	r3, #0
 800996e:	f8c7 370c 	str.w	r3, [r7, #1804]	; 0x70c
		  DataRawArray.FrameNumber = 2;
 8009972:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009976:	2202      	movs	r2, #2
 8009978:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 800997c:	e004      	b.n	8009988 <main+0x18c>
		  //gpsDeselect();	//sets the CS pin

		  //to process the read packets, call this function below
		  //pointParsedGpsStruct = GPS_ProcessRawPacket();
	  }
	  else{DataRawArray.FrameNumber = 1;}
 800997e:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009982:	2201      	movs	r2, #1
 8009984:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118

    //Detect apogee. Returns 8 bits: MSB->LSB, 0 bit not used:
    //  7: Parachute trigger | 6: AP detected by dP | 5: AP detected by dV | 4: AP predicted with v_MECO_acc | 3: AP predicted with v_MECO_pito
    //  2: Parachute armed   | 1: MECO detected
    //Inputs: double acceleration (m/s^2), double velocity_pito (m/s), double pressure (Pa), uint8 groundConnection (1 = connected, 0 = broken), timeval time now
    t_now.tv_sec = (sTime.Hours * 60 + sTime.Minutes) * 60 + sTime.Seconds;
 8009988:	4b7e      	ldr	r3, [pc, #504]	; (8009b84 <main+0x388>)
 800998a:	781b      	ldrb	r3, [r3, #0]
 800998c:	461a      	mov	r2, r3
 800998e:	4613      	mov	r3, r2
 8009990:	011b      	lsls	r3, r3, #4
 8009992:	1a9b      	subs	r3, r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	461a      	mov	r2, r3
 8009998:	4b7a      	ldr	r3, [pc, #488]	; (8009b84 <main+0x388>)
 800999a:	785b      	ldrb	r3, [r3, #1]
 800999c:	441a      	add	r2, r3
 800999e:	4613      	mov	r3, r2
 80099a0:	011b      	lsls	r3, r3, #4
 80099a2:	1a9b      	subs	r3, r3, r2
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	461a      	mov	r2, r3
 80099a8:	4b76      	ldr	r3, [pc, #472]	; (8009b84 <main+0x388>)
 80099aa:	789b      	ldrb	r3, [r3, #2]
 80099ac:	4413      	add	r3, r2
 80099ae:	f8c7 36ec 	str.w	r3, [r7, #1772]	; 0x6ec
    t_now.tv_msec = (sTime.SubSeconds * sTime.SecondFraction)*1000;
 80099b2:	4b74      	ldr	r3, [pc, #464]	; (8009b84 <main+0x388>)
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	4a73      	ldr	r2, [pc, #460]	; (8009b84 <main+0x388>)
 80099b8:	6892      	ldr	r2, [r2, #8]
 80099ba:	fb02 f303 	mul.w	r3, r2, r3
 80099be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80099c2:	fb02 f303 	mul.w	r3, r2, r3
 80099c6:	f8c7 36f0 	str.w	r3, [r7, #1776]	; 0x6f0
    statusEjection = detectEventsAndTriggerParachute((double)DataConvArray.IMU2[2], (double)DataConvArray.PITOT, (double)DataConvArray.BMP3[1], launch, t_now);
 80099ca:	1d3b      	adds	r3, r7, #4
 80099cc:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 80099d0:	4618      	mov	r0, r3
 80099d2:	f7f6 fd7d 	bl	80004d0 <__aeabi_f2d>
 80099d6:	4604      	mov	r4, r0
 80099d8:	460d      	mov	r5, r1
 80099da:	1d3b      	adds	r3, r7, #4
 80099dc:	f8d3 332c 	ldr.w	r3, [r3, #812]	; 0x32c
 80099e0:	4618      	mov	r0, r3
 80099e2:	f7f6 fd75 	bl	80004d0 <__aeabi_f2d>
 80099e6:	4680      	mov	r8, r0
 80099e8:	4689      	mov	r9, r1
 80099ea:	1d3b      	adds	r3, r7, #4
 80099ec:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7f6 fd6d 	bl	80004d0 <__aeabi_f2d>
 80099f6:	4682      	mov	sl, r0
 80099f8:	468b      	mov	fp, r1
 80099fa:	f897 070b 	ldrb.w	r0, [r7, #1803]	; 0x70b
 80099fe:	f207 63ec 	addw	r3, r7, #1772	; 0x6ec
 8009a02:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009a06:	ec4b ab12 	vmov	d2, sl, fp
 8009a0a:	ec49 8b11 	vmov	d1, r8, r9
 8009a0e:	ec45 4b10 	vmov	d0, r4, r5
 8009a12:	f7ff fc53 	bl	80092bc <detectEventsAndTriggerParachute>
 8009a16:	4603      	mov	r3, r0
 8009a18:	f887 370a 	strb.w	r3, [r7, #1802]	; 0x70a


	  //HAL_ADC_Start(&hadc1);												//Read battery voltage1, put in Vbat1
	  //HAL_ADC_Start(&hadc2);												//Read battery voltage2, put in Vbat2

	  readPITOT((uint8_t*) &DataRawArray.PITOT, &hi2c1);
 8009a1c:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009a20:	f503 73d7 	add.w	r3, r3, #430	; 0x1ae
 8009a24:	495b      	ldr	r1, [pc, #364]	; (8009b94 <main+0x398>)
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7ff f80e 	bl	8008a48 <readPITOT>

	  while(hspi3.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU3_FINISH_BEFORE_BMP3;}
 8009a2c:	e005      	b.n	8009a3a <main+0x23e>
 8009a2e:	4b50      	ldr	r3, [pc, #320]	; (8009b70 <main+0x374>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009a36:	4a4e      	ldr	r2, [pc, #312]	; (8009b70 <main+0x374>)
 8009a38:	6013      	str	r3, [r2, #0]
 8009a3a:	4b55      	ldr	r3, [pc, #340]	; (8009b90 <main+0x394>)
 8009a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b01      	cmp	r3, #1
 8009a44:	d1f3      	bne.n	8009a2e <main+0x232>
	  readBMPCal((int32_t*) &DataRawArray.BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8009a46:	4b48      	ldr	r3, [pc, #288]	; (8009b68 <main+0x36c>)
 8009a48:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 8009a4c:	f502 75d0 	add.w	r5, r2, #416	; 0x1a0
 8009a50:	4a4f      	ldr	r2, [pc, #316]	; (8009b90 <main+0x394>)
 8009a52:	9205      	str	r2, [sp, #20]
 8009a54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009a58:	9204      	str	r2, [sp, #16]
 8009a5a:	4a4f      	ldr	r2, [pc, #316]	; (8009b98 <main+0x39c>)
 8009a5c:	9203      	str	r2, [sp, #12]
 8009a5e:	681a      	ldr	r2, [r3, #0]
 8009a60:	f04f 0c00 	mov.w	ip, #0
 8009a64:	4694      	mov	ip, r2
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	f04f 0e00 	mov.w	lr, #0
 8009a6c:	4696      	mov	lr, r2
 8009a6e:	689a      	ldr	r2, [r3, #8]
 8009a70:	2600      	movs	r6, #0
 8009a72:	4616      	mov	r6, r2
 8009a74:	466c      	mov	r4, sp
 8009a76:	330c      	adds	r3, #12
 8009a78:	6818      	ldr	r0, [r3, #0]
 8009a7a:	6859      	ldr	r1, [r3, #4]
 8009a7c:	689a      	ldr	r2, [r3, #8]
 8009a7e:	c407      	stmia	r4!, {r0, r1, r2}
 8009a80:	4661      	mov	r1, ip
 8009a82:	4672      	mov	r2, lr
 8009a84:	4633      	mov	r3, r6
 8009a86:	4628      	mov	r0, r5
 8009a88:	f7fe fc38 	bl	80082fc <readBMPCal>
	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_GPS_FINISH_BEFORE_BMP2};
 8009a8c:	e005      	b.n	8009a9a <main+0x29e>
 8009a8e:	4b38      	ldr	r3, [pc, #224]	; (8009b70 <main+0x374>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009a96:	4a36      	ldr	r2, [pc, #216]	; (8009b70 <main+0x374>)
 8009a98:	6013      	str	r3, [r2, #0]
 8009a9a:	4b36      	ldr	r3, [pc, #216]	; (8009b74 <main+0x378>)
 8009a9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d1f3      	bne.n	8009a8e <main+0x292>
	  readBMPCal((int32_t*) &DataRawArray.BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8009aa6:	4b31      	ldr	r3, [pc, #196]	; (8009b6c <main+0x370>)
 8009aa8:	f507 62a2 	add.w	r2, r7, #1296	; 0x510
 8009aac:	f502 75cc 	add.w	r5, r2, #408	; 0x198
 8009ab0:	4a30      	ldr	r2, [pc, #192]	; (8009b74 <main+0x378>)
 8009ab2:	9205      	str	r2, [sp, #20]
 8009ab4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ab8:	9204      	str	r2, [sp, #16]
 8009aba:	4a2f      	ldr	r2, [pc, #188]	; (8009b78 <main+0x37c>)
 8009abc:	9203      	str	r2, [sp, #12]
 8009abe:	681a      	ldr	r2, [r3, #0]
 8009ac0:	f04f 0c00 	mov.w	ip, #0
 8009ac4:	4694      	mov	ip, r2
 8009ac6:	685a      	ldr	r2, [r3, #4]
 8009ac8:	f04f 0e00 	mov.w	lr, #0
 8009acc:	4696      	mov	lr, r2
 8009ace:	689a      	ldr	r2, [r3, #8]
 8009ad0:	2600      	movs	r6, #0
 8009ad2:	4616      	mov	r6, r2
 8009ad4:	466c      	mov	r4, sp
 8009ad6:	330c      	adds	r3, #12
 8009ad8:	6818      	ldr	r0, [r3, #0]
 8009ada:	6859      	ldr	r1, [r3, #4]
 8009adc:	689a      	ldr	r2, [r3, #8]
 8009ade:	c407      	stmia	r4!, {r0, r1, r2}
 8009ae0:	4661      	mov	r1, ip
 8009ae2:	4672      	mov	r2, lr
 8009ae4:	4633      	mov	r3, r6
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	f7fe fc08 	bl	80082fc <readBMPCal>
	  readMAG((uint8_t*) &DataRawArray.MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 8009aec:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009af0:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 8009af4:	4b1f      	ldr	r3, [pc, #124]	; (8009b74 <main+0x378>)
 8009af6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009afa:	491f      	ldr	r1, [pc, #124]	; (8009b78 <main+0x37c>)
 8009afc:	f7fe ff25 	bl	800894a <readMAG>
	  while((hdma_adc1.State != HAL_DMA_STATE_READY) && (hdma_adc2.State != HAL_DMA_STATE_READY)){err_msg |= WAIT_ADC_TO_FINISH};
 8009b00:	e005      	b.n	8009b0e <main+0x312>
 8009b02:	4b1b      	ldr	r3, [pc, #108]	; (8009b70 <main+0x374>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b0a:	4a19      	ldr	r2, [pc, #100]	; (8009b70 <main+0x374>)
 8009b0c:	6013      	str	r3, [r2, #0]
 8009b0e:	4b23      	ldr	r3, [pc, #140]	; (8009b9c <main+0x3a0>)
 8009b10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d005      	beq.n	8009b26 <main+0x32a>
 8009b1a:	4b21      	ldr	r3, [pc, #132]	; (8009ba0 <main+0x3a4>)
 8009b1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d1ed      	bne.n	8009b02 <main+0x306>

	  DataRawArray.Err_msg = (uint16_t) err_msg;
 8009b26:	4b12      	ldr	r3, [pc, #72]	; (8009b70 <main+0x374>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	b29a      	uxth	r2, r3
 8009b2c:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009b30:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
	  err_msg &= RESET_ERR_MSG;
 8009b34:	4b0e      	ldr	r3, [pc, #56]	; (8009b70 <main+0x374>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b3c:	4a0c      	ldr	r2, [pc, #48]	; (8009b70 <main+0x374>)
 8009b3e:	6013      	str	r3, [r2, #0]
	  DataRawArrayFreez = DataRawArray;
 8009b40:	f507 724d 	add.w	r2, r7, #820	; 0x334
 8009b44:	f507 63a2 	add.w	r3, r7, #1296	; 0x510
 8009b48:	4610      	mov	r0, r2
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 8009b50:	461a      	mov	r2, r3
 8009b52:	f001 fc79 	bl	800b448 <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 8009b56:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	f8d7 06fc 	ldr.w	r0, [r7, #1788]	; 0x6fc
 8009b60:	f001 fc7d 	bl	800b45e <memset>
	  sample = 0;
 8009b64:	e6b4      	b.n	80098d0 <main+0xd4>
 8009b66:	bf00      	nop
 8009b68:	2000256c 	.word	0x2000256c
 8009b6c:	200029a4 	.word	0x200029a4
 8009b70:	20000440 	.word	0x20000440
 8009b74:	20002514 	.word	0x20002514
 8009b78:	40020000 	.word	0x40020000
 8009b7c:	20000434 	.word	0x20000434
 8009b80:	2000043c 	.word	0x2000043c
 8009b84:	2000041c 	.word	0x2000041c
 8009b88:	20002880 	.word	0x20002880
 8009b8c:	20000430 	.word	0x20000430
 8009b90:	200026c0 	.word	0x200026c0
 8009b94:	200025cc 	.word	0x200025cc
 8009b98:	40020800 	.word	0x40020800
 8009b9c:	20002820 	.word	0x20002820
 8009ba0:	200029bc 	.word	0x200029bc

08009ba4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b0ac      	sub	sp, #176	; 0xb0
 8009ba8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009baa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8009bae:	2234      	movs	r2, #52	; 0x34
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f001 fc53 	bl	800b45e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009bb8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	601a      	str	r2, [r3, #0]
 8009bc0:	605a      	str	r2, [r3, #4]
 8009bc2:	609a      	str	r2, [r3, #8]
 8009bc4:	60da      	str	r2, [r3, #12]
 8009bc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009bc8:	f107 030c 	add.w	r3, r7, #12
 8009bcc:	225c      	movs	r2, #92	; 0x5c
 8009bce:	2100      	movs	r1, #0
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f001 fc44 	bl	800b45e <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	60bb      	str	r3, [r7, #8]
 8009bda:	4a3a      	ldr	r2, [pc, #232]	; (8009cc4 <SystemClock_Config+0x120>)
 8009bdc:	4b39      	ldr	r3, [pc, #228]	; (8009cc4 <SystemClock_Config+0x120>)
 8009bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009be4:	6413      	str	r3, [r2, #64]	; 0x40
 8009be6:	4b37      	ldr	r3, [pc, #220]	; (8009cc4 <SystemClock_Config+0x120>)
 8009be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bee:	60bb      	str	r3, [r7, #8]
 8009bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	607b      	str	r3, [r7, #4]
 8009bf6:	4a34      	ldr	r2, [pc, #208]	; (8009cc8 <SystemClock_Config+0x124>)
 8009bf8:	4b33      	ldr	r3, [pc, #204]	; (8009cc8 <SystemClock_Config+0x124>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009c04:	6013      	str	r3, [r2, #0]
 8009c06:	4b30      	ldr	r3, [pc, #192]	; (8009cc8 <SystemClock_Config+0x124>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009c0e:	607b      	str	r3, [r7, #4]
 8009c10:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8009c12:	2306      	movs	r3, #6
 8009c14:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 8009c16:	2305      	movs	r3, #5
 8009c18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009c22:	2310      	movs	r3, #16
 8009c24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009c28:	2302      	movs	r3, #2
 8009c2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 8009c34:	2308      	movs	r3, #8
 8009c36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8009c3a:	2364      	movs	r3, #100	; 0x64
 8009c3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009c40:	2302      	movs	r3, #2
 8009c42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8009c46:	2308      	movs	r3, #8
 8009c48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009c4c:	2302      	movs	r3, #2
 8009c4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009c52:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7f9 fdb6 	bl	80037c8 <HAL_RCC_OscConfig>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d001      	beq.n	8009c66 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8009c62:	f000 fd3d 	bl	800a6e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009c66:	230f      	movs	r3, #15
 8009c68:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009c72:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009c76:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009c78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c7c:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8009c7e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8009c82:	2103      	movs	r1, #3
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7f9 f80d 	bl	8002ca4 <HAL_RCC_ClockConfig>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d001      	beq.n	8009c94 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8009c90:	f000 fd26 	bl	800a6e0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 8009c94:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009c98:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8009c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009ca8:	f107 030c 	add.w	r3, r7, #12
 8009cac:	4618      	mov	r0, r3
 8009cae:	f7f9 f90f 	bl	8002ed0 <HAL_RCCEx_PeriphCLKConfig>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d001      	beq.n	8009cbc <SystemClock_Config+0x118>
  {
    Error_Handler();
 8009cb8:	f000 fd12 	bl	800a6e0 <Error_Handler>
  }
}
 8009cbc:	bf00      	nop
 8009cbe:	37b0      	adds	r7, #176	; 0xb0
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}
 8009cc4:	40023800 	.word	0x40023800
 8009cc8:	40007000 	.word	0x40007000

08009ccc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b084      	sub	sp, #16
 8009cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	601a      	str	r2, [r3, #0]
 8009cd8:	605a      	str	r2, [r3, #4]
 8009cda:	609a      	str	r2, [r3, #8]
 8009cdc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8009cde:	4b21      	ldr	r3, [pc, #132]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009ce0:	4a21      	ldr	r2, [pc, #132]	; (8009d68 <MX_ADC1_Init+0x9c>)
 8009ce2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8009ce4:	4b1f      	ldr	r3, [pc, #124]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009ce6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009cea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009cec:	4b1d      	ldr	r3, [pc, #116]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009cee:	2200      	movs	r2, #0
 8009cf0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8009cf2:	4b1c      	ldr	r3, [pc, #112]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8009cf8:	4b1a      	ldr	r3, [pc, #104]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009cfe:	4b19      	ldr	r3, [pc, #100]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009d06:	4b17      	ldr	r3, [pc, #92]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d08:	2200      	movs	r2, #0
 8009d0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009d0c:	4b15      	ldr	r3, [pc, #84]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d0e:	4a17      	ldr	r2, [pc, #92]	; (8009d6c <MX_ADC1_Init+0xa0>)
 8009d10:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009d12:	4b14      	ldr	r3, [pc, #80]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d14:	2200      	movs	r2, #0
 8009d16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8009d18:	4b12      	ldr	r3, [pc, #72]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8009d1e:	4b11      	ldr	r3, [pc, #68]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009d26:	4b0f      	ldr	r3, [pc, #60]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d28:	2201      	movs	r2, #1
 8009d2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009d2c:	480d      	ldr	r0, [pc, #52]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d2e:	f7f7 f98f 	bl	8001050 <HAL_ADC_Init>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8009d38:	f000 fcd2 	bl	800a6e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8009d3c:	2309      	movs	r3, #9
 8009d3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009d40:	2301      	movs	r3, #1
 8009d42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8009d44:	2301      	movs	r3, #1
 8009d46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009d48:	463b      	mov	r3, r7
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	4805      	ldr	r0, [pc, #20]	; (8009d64 <MX_ADC1_Init+0x98>)
 8009d4e:	f7f7 f9c3 	bl	80010d8 <HAL_ADC_ConfigChannel>
 8009d52:	4603      	mov	r3, r0
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d001      	beq.n	8009d5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8009d58:	f000 fcc2 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009d5c:	bf00      	nop
 8009d5e:	3710      	adds	r7, #16
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}
 8009d64:	200027d8 	.word	0x200027d8
 8009d68:	40012000 	.word	0x40012000
 8009d6c:	0f000001 	.word	0x0f000001

08009d70 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009d76:	463b      	mov	r3, r7
 8009d78:	2200      	movs	r2, #0
 8009d7a:	601a      	str	r2, [r3, #0]
 8009d7c:	605a      	str	r2, [r3, #4]
 8009d7e:	609a      	str	r2, [r3, #8]
 8009d80:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 8009d82:	4b21      	ldr	r3, [pc, #132]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009d84:	4a21      	ldr	r2, [pc, #132]	; (8009e0c <MX_ADC2_Init+0x9c>)
 8009d86:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8009d88:	4b1f      	ldr	r3, [pc, #124]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009d8a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009d8e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8009d90:	4b1d      	ldr	r3, [pc, #116]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8009d96:	4b1c      	ldr	r3, [pc, #112]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009d98:	2200      	movs	r2, #0
 8009d9a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8009d9c:	4b1a      	ldr	r3, [pc, #104]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009d9e:	2200      	movs	r2, #0
 8009da0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8009da2:	4b19      	ldr	r3, [pc, #100]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009da4:	2200      	movs	r2, #0
 8009da6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009daa:	4b17      	ldr	r3, [pc, #92]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009dac:	2200      	movs	r2, #0
 8009dae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009db0:	4b15      	ldr	r3, [pc, #84]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009db2:	4a17      	ldr	r2, [pc, #92]	; (8009e10 <MX_ADC2_Init+0xa0>)
 8009db4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009db6:	4b14      	ldr	r3, [pc, #80]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009db8:	2200      	movs	r2, #0
 8009dba:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8009dbc:	4b12      	ldr	r3, [pc, #72]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8009dc2:	4b11      	ldr	r3, [pc, #68]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009dca:	4b0f      	ldr	r3, [pc, #60]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009dcc:	2201      	movs	r2, #1
 8009dce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8009dd0:	480d      	ldr	r0, [pc, #52]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009dd2:	f7f7 f93d 	bl	8001050 <HAL_ADC_Init>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d001      	beq.n	8009de0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8009ddc:	f000 fc80 	bl	800a6e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8009de0:	2308      	movs	r3, #8
 8009de2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009de4:	2301      	movs	r3, #1
 8009de6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8009de8:	2301      	movs	r3, #1
 8009dea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8009dec:	463b      	mov	r3, r7
 8009dee:	4619      	mov	r1, r3
 8009df0:	4805      	ldr	r0, [pc, #20]	; (8009e08 <MX_ADC2_Init+0x98>)
 8009df2:	f7f7 f971 	bl	80010d8 <HAL_ADC_ConfigChannel>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d001      	beq.n	8009e00 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8009dfc:	f000 fc70 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8009e00:	bf00      	nop
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}
 8009e08:	20002584 	.word	0x20002584
 8009e0c:	40012100 	.word	0x40012100
 8009e10:	0f000001 	.word	0x0f000001

08009e14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009e18:	4b12      	ldr	r3, [pc, #72]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e1a:	4a13      	ldr	r2, [pc, #76]	; (8009e68 <MX_I2C1_Init+0x54>)
 8009e1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8009e1e:	4b11      	ldr	r3, [pc, #68]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e20:	4a12      	ldr	r2, [pc, #72]	; (8009e6c <MX_I2C1_Init+0x58>)
 8009e22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009e24:	4b0f      	ldr	r3, [pc, #60]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009e2a:	4b0e      	ldr	r3, [pc, #56]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009e30:	4b0c      	ldr	r3, [pc, #48]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009e36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009e38:	4b0a      	ldr	r3, [pc, #40]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8009e3e:	4b09      	ldr	r3, [pc, #36]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e40:	2200      	movs	r2, #0
 8009e42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009e44:	4b07      	ldr	r3, [pc, #28]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009e4a:	4b06      	ldr	r3, [pc, #24]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009e50:	4804      	ldr	r0, [pc, #16]	; (8009e64 <MX_I2C1_Init+0x50>)
 8009e52:	f7f8 f9f7 	bl	8002244 <HAL_I2C_Init>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d001      	beq.n	8009e60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8009e5c:	f000 fc40 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009e60:	bf00      	nop
 8009e62:	bd80      	pop	{r7, pc}
 8009e64:	200025cc 	.word	0x200025cc
 8009e68:	40005400 	.word	0x40005400
 8009e6c:	000186a0 	.word	0x000186a0

08009e70 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b086      	sub	sp, #24
 8009e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8009e76:	1d3b      	adds	r3, r7, #4
 8009e78:	2200      	movs	r2, #0
 8009e7a:	601a      	str	r2, [r3, #0]
 8009e7c:	605a      	str	r2, [r3, #4]
 8009e7e:	609a      	str	r2, [r3, #8]
 8009e80:	60da      	str	r2, [r3, #12]
 8009e82:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8009e84:	2300      	movs	r3, #0
 8009e86:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8009e88:	4b24      	ldr	r3, [pc, #144]	; (8009f1c <MX_RTC_Init+0xac>)
 8009e8a:	4a25      	ldr	r2, [pc, #148]	; (8009f20 <MX_RTC_Init+0xb0>)
 8009e8c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8009e8e:	4b23      	ldr	r3, [pc, #140]	; (8009f1c <MX_RTC_Init+0xac>)
 8009e90:	2200      	movs	r2, #0
 8009e92:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8009e94:	4b21      	ldr	r3, [pc, #132]	; (8009f1c <MX_RTC_Init+0xac>)
 8009e96:	227f      	movs	r2, #127	; 0x7f
 8009e98:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8009e9a:	4b20      	ldr	r3, [pc, #128]	; (8009f1c <MX_RTC_Init+0xac>)
 8009e9c:	22ff      	movs	r2, #255	; 0xff
 8009e9e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8009ea0:	4b1e      	ldr	r3, [pc, #120]	; (8009f1c <MX_RTC_Init+0xac>)
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009ea6:	4b1d      	ldr	r3, [pc, #116]	; (8009f1c <MX_RTC_Init+0xac>)
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009eac:	4b1b      	ldr	r3, [pc, #108]	; (8009f1c <MX_RTC_Init+0xac>)
 8009eae:	2200      	movs	r2, #0
 8009eb0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8009eb2:	481a      	ldr	r0, [pc, #104]	; (8009f1c <MX_RTC_Init+0xac>)
 8009eb4:	f7f9 fee2 	bl	8003c7c <HAL_RTC_Init>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d001      	beq.n	8009ec2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8009ebe:	f000 fc0f 	bl	800a6e0 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8009ed6:	1d3b      	adds	r3, r7, #4
 8009ed8:	2200      	movs	r2, #0
 8009eda:	4619      	mov	r1, r3
 8009edc:	480f      	ldr	r0, [pc, #60]	; (8009f1c <MX_RTC_Init+0xac>)
 8009ede:	f7f9 ff5e 	bl	8003d9e <HAL_RTC_SetTime>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d001      	beq.n	8009eec <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8009ee8:	f000 fbfa 	bl	800a6e0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8009eec:	2301      	movs	r3, #1
 8009eee:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8009efc:	463b      	mov	r3, r7
 8009efe:	2200      	movs	r2, #0
 8009f00:	4619      	mov	r1, r3
 8009f02:	4806      	ldr	r0, [pc, #24]	; (8009f1c <MX_RTC_Init+0xac>)
 8009f04:	f7fa f866 	bl	8003fd4 <HAL_RTC_SetDate>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d001      	beq.n	8009f12 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8009f0e:	f000 fbe7 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8009f12:	bf00      	nop
 8009f14:	3718      	adds	r7, #24
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	20002880 	.word	0x20002880
 8009f20:	40002800 	.word	0x40002800

08009f24 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8009f24:	b480      	push	{r7}
 8009f26:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8009f28:	4b0c      	ldr	r3, [pc, #48]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f2a:	4a0d      	ldr	r2, [pc, #52]	; (8009f60 <MX_SDIO_SD_Init+0x3c>)
 8009f2c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8009f2e:	4b0b      	ldr	r3, [pc, #44]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f30:	2200      	movs	r2, #0
 8009f32:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8009f34:	4b09      	ldr	r3, [pc, #36]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f36:	2200      	movs	r2, #0
 8009f38:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009f3a:	4b08      	ldr	r3, [pc, #32]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8009f40:	4b06      	ldr	r3, [pc, #24]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009f46:	4b05      	ldr	r3, [pc, #20]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f48:	2200      	movs	r2, #0
 8009f4a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8009f4c:	4b03      	ldr	r3, [pc, #12]	; (8009f5c <MX_SDIO_SD_Init+0x38>)
 8009f4e:	2200      	movs	r2, #0
 8009f50:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8009f52:	bf00      	nop
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr
 8009f5c:	200028a0 	.word	0x200028a0
 8009f60:	40012c00 	.word	0x40012c00

08009f64 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8009f68:	4b17      	ldr	r3, [pc, #92]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f6a:	4a18      	ldr	r2, [pc, #96]	; (8009fcc <MX_SPI2_Init+0x68>)
 8009f6c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8009f6e:	4b16      	ldr	r3, [pc, #88]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009f74:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8009f76:	4b14      	ldr	r3, [pc, #80]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f78:	2200      	movs	r2, #0
 8009f7a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8009f7c:	4b12      	ldr	r3, [pc, #72]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f7e:	2200      	movs	r2, #0
 8009f80:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009f82:	4b11      	ldr	r3, [pc, #68]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f84:	2202      	movs	r2, #2
 8009f86:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009f88:	4b0f      	ldr	r3, [pc, #60]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8009f8e:	4b0e      	ldr	r3, [pc, #56]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f94:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8009f96:	4b0c      	ldr	r3, [pc, #48]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f98:	2210      	movs	r2, #16
 8009f9a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009f9c:	4b0a      	ldr	r3, [pc, #40]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8009fa2:	4b09      	ldr	r3, [pc, #36]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009fa8:	4b07      	ldr	r3, [pc, #28]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009faa:	2200      	movs	r2, #0
 8009fac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8009fae:	4b06      	ldr	r3, [pc, #24]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009fb0:	220a      	movs	r2, #10
 8009fb2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009fb4:	4804      	ldr	r0, [pc, #16]	; (8009fc8 <MX_SPI2_Init+0x64>)
 8009fb6:	f7fb fb0d 	bl	80055d4 <HAL_SPI_Init>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d001      	beq.n	8009fc4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8009fc0:	f000 fb8e 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8009fc4:	bf00      	nop
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	20002514 	.word	0x20002514
 8009fcc:	40003800 	.word	0x40003800

08009fd0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8009fd4:	4b17      	ldr	r3, [pc, #92]	; (800a034 <MX_SPI3_Init+0x64>)
 8009fd6:	4a18      	ldr	r2, [pc, #96]	; (800a038 <MX_SPI3_Init+0x68>)
 8009fd8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009fda:	4b16      	ldr	r3, [pc, #88]	; (800a034 <MX_SPI3_Init+0x64>)
 8009fdc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009fe0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009fe2:	4b14      	ldr	r3, [pc, #80]	; (800a034 <MX_SPI3_Init+0x64>)
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8009fe8:	4b12      	ldr	r3, [pc, #72]	; (800a034 <MX_SPI3_Init+0x64>)
 8009fea:	2200      	movs	r2, #0
 8009fec:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009fee:	4b11      	ldr	r3, [pc, #68]	; (800a034 <MX_SPI3_Init+0x64>)
 8009ff0:	2202      	movs	r2, #2
 8009ff2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009ff4:	4b0f      	ldr	r3, [pc, #60]	; (800a034 <MX_SPI3_Init+0x64>)
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009ffa:	4b0e      	ldr	r3, [pc, #56]	; (800a034 <MX_SPI3_Init+0x64>)
 8009ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a000:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800a002:	4b0c      	ldr	r3, [pc, #48]	; (800a034 <MX_SPI3_Init+0x64>)
 800a004:	2210      	movs	r2, #16
 800a006:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a008:	4b0a      	ldr	r3, [pc, #40]	; (800a034 <MX_SPI3_Init+0x64>)
 800a00a:	2200      	movs	r2, #0
 800a00c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a00e:	4b09      	ldr	r3, [pc, #36]	; (800a034 <MX_SPI3_Init+0x64>)
 800a010:	2200      	movs	r2, #0
 800a012:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a014:	4b07      	ldr	r3, [pc, #28]	; (800a034 <MX_SPI3_Init+0x64>)
 800a016:	2200      	movs	r2, #0
 800a018:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800a01a:	4b06      	ldr	r3, [pc, #24]	; (800a034 <MX_SPI3_Init+0x64>)
 800a01c:	220a      	movs	r2, #10
 800a01e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a020:	4804      	ldr	r0, [pc, #16]	; (800a034 <MX_SPI3_Init+0x64>)
 800a022:	f7fb fad7 	bl	80055d4 <HAL_SPI_Init>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d001      	beq.n	800a030 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800a02c:	f000 fb58 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800a030:	bf00      	nop
 800a032:	bd80      	pop	{r7, pc}
 800a034:	200026c0 	.word	0x200026c0
 800a038:	40003c00 	.word	0x40003c00

0800a03c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a042:	f107 0308 	add.w	r3, r7, #8
 800a046:	2200      	movs	r2, #0
 800a048:	601a      	str	r2, [r3, #0]
 800a04a:	605a      	str	r2, [r3, #4]
 800a04c:	609a      	str	r2, [r3, #8]
 800a04e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a050:	463b      	mov	r3, r7
 800a052:	2200      	movs	r2, #0
 800a054:	601a      	str	r2, [r3, #0]
 800a056:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a058:	4b1e      	ldr	r3, [pc, #120]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a05a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a05e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 800a060:	4b1c      	ldr	r3, [pc, #112]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a062:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a066:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a068:	4b1a      	ldr	r3, [pc, #104]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a06a:	2200      	movs	r2, #0
 800a06c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800a06e:	4b19      	ldr	r3, [pc, #100]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a070:	f04f 32ff 	mov.w	r2, #4294967295
 800a074:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a076:	4b17      	ldr	r3, [pc, #92]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a078:	2200      	movs	r2, #0
 800a07a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a07c:	4b15      	ldr	r3, [pc, #84]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a07e:	2200      	movs	r2, #0
 800a080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a082:	4814      	ldr	r0, [pc, #80]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a084:	f7fc f9da 	bl	800643c <HAL_TIM_Base_Init>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800a08e:	f000 fb27 	bl	800a6e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a096:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a098:	f107 0308 	add.w	r3, r7, #8
 800a09c:	4619      	mov	r1, r3
 800a09e:	480d      	ldr	r0, [pc, #52]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a0a0:	f7fc fb23 	bl	80066ea <HAL_TIM_ConfigClockSource>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d001      	beq.n	800a0ae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800a0aa:	f000 fb19 	bl	800a6e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a0b6:	463b      	mov	r3, r7
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	4806      	ldr	r0, [pc, #24]	; (800a0d4 <MX_TIM2_Init+0x98>)
 800a0bc:	f7fc fd38 	bl	8006b30 <HAL_TIMEx_MasterConfigSynchronization>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d001      	beq.n	800a0ca <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800a0c6:	f000 fb0b 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800a0ca:	bf00      	nop
 800a0cc:	3718      	adds	r7, #24
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	20002964 	.word	0x20002964

0800a0d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b086      	sub	sp, #24
 800a0dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a0de:	f107 0308 	add.w	r3, r7, #8
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	601a      	str	r2, [r3, #0]
 800a0e6:	605a      	str	r2, [r3, #4]
 800a0e8:	609a      	str	r2, [r3, #8]
 800a0ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a0ec:	463b      	mov	r3, r7
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	601a      	str	r2, [r3, #0]
 800a0f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a0f4:	4b1d      	ldr	r3, [pc, #116]	; (800a16c <MX_TIM3_Init+0x94>)
 800a0f6:	4a1e      	ldr	r2, [pc, #120]	; (800a170 <MX_TIM3_Init+0x98>)
 800a0f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800a0fa:	4b1c      	ldr	r3, [pc, #112]	; (800a16c <MX_TIM3_Init+0x94>)
 800a0fc:	f242 7210 	movw	r2, #10000	; 0x2710
 800a100:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a102:	4b1a      	ldr	r3, [pc, #104]	; (800a16c <MX_TIM3_Init+0x94>)
 800a104:	2200      	movs	r2, #0
 800a106:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21000;
 800a108:	4b18      	ldr	r3, [pc, #96]	; (800a16c <MX_TIM3_Init+0x94>)
 800a10a:	f245 2208 	movw	r2, #21000	; 0x5208
 800a10e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a110:	4b16      	ldr	r3, [pc, #88]	; (800a16c <MX_TIM3_Init+0x94>)
 800a112:	2200      	movs	r2, #0
 800a114:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a116:	4b15      	ldr	r3, [pc, #84]	; (800a16c <MX_TIM3_Init+0x94>)
 800a118:	2200      	movs	r2, #0
 800a11a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800a11c:	4813      	ldr	r0, [pc, #76]	; (800a16c <MX_TIM3_Init+0x94>)
 800a11e:	f7fc f98d 	bl	800643c <HAL_TIM_Base_Init>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	d001      	beq.n	800a12c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800a128:	f000 fada 	bl	800a6e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a12c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a130:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800a132:	f107 0308 	add.w	r3, r7, #8
 800a136:	4619      	mov	r1, r3
 800a138:	480c      	ldr	r0, [pc, #48]	; (800a16c <MX_TIM3_Init+0x94>)
 800a13a:	f7fc fad6 	bl	80066ea <HAL_TIM_ConfigClockSource>
 800a13e:	4603      	mov	r3, r0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d001      	beq.n	800a148 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800a144:	f000 facc 	bl	800a6e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a148:	2300      	movs	r3, #0
 800a14a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a14c:	2300      	movs	r3, #0
 800a14e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a150:	463b      	mov	r3, r7
 800a152:	4619      	mov	r1, r3
 800a154:	4805      	ldr	r0, [pc, #20]	; (800a16c <MX_TIM3_Init+0x94>)
 800a156:	f7fc fceb 	bl	8006b30 <HAL_TIMEx_MasterConfigSynchronization>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d001      	beq.n	800a164 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800a160:	f000 fabe 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a164:	bf00      	nop
 800a166:	3718      	adds	r7, #24
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}
 800a16c:	20002680 	.word	0x20002680
 800a170:	40000400 	.word	0x40000400

0800a174 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800a178:	4b11      	ldr	r3, [pc, #68]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a17a:	4a12      	ldr	r2, [pc, #72]	; (800a1c4 <MX_USART6_UART_Init+0x50>)
 800a17c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800a17e:	4b10      	ldr	r3, [pc, #64]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a180:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a184:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800a186:	4b0e      	ldr	r3, [pc, #56]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a188:	2200      	movs	r2, #0
 800a18a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800a18c:	4b0c      	ldr	r3, [pc, #48]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a18e:	2200      	movs	r2, #0
 800a190:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800a192:	4b0b      	ldr	r3, [pc, #44]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a194:	2200      	movs	r2, #0
 800a196:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800a198:	4b09      	ldr	r3, [pc, #36]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a19a:	220c      	movs	r2, #12
 800a19c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a19e:	4b08      	ldr	r3, [pc, #32]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800a1a4:	4b06      	ldr	r3, [pc, #24]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800a1aa:	4805      	ldr	r0, [pc, #20]	; (800a1c0 <MX_USART6_UART_Init+0x4c>)
 800a1ac:	f7fc fd19 	bl	8006be2 <HAL_UART_Init>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d001      	beq.n	800a1ba <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800a1b6:	f000 fa93 	bl	800a6e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800a1ba:	bf00      	nop
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	20002924 	.word	0x20002924
 800a1c4:	40011400 	.word	0x40011400

0800a1c8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b082      	sub	sp, #8
 800a1cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	607b      	str	r3, [r7, #4]
 800a1d2:	4a2f      	ldr	r2, [pc, #188]	; (800a290 <MX_DMA_Init+0xc8>)
 800a1d4:	4b2e      	ldr	r3, [pc, #184]	; (800a290 <MX_DMA_Init+0xc8>)
 800a1d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a1dc:	6313      	str	r3, [r2, #48]	; 0x30
 800a1de:	4b2c      	ldr	r3, [pc, #176]	; (800a290 <MX_DMA_Init+0xc8>)
 800a1e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1e6:	607b      	str	r3, [r7, #4]
 800a1e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	603b      	str	r3, [r7, #0]
 800a1ee:	4a28      	ldr	r2, [pc, #160]	; (800a290 <MX_DMA_Init+0xc8>)
 800a1f0:	4b27      	ldr	r3, [pc, #156]	; (800a290 <MX_DMA_Init+0xc8>)
 800a1f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a1f8:	6313      	str	r3, [r2, #48]	; 0x30
 800a1fa:	4b25      	ldr	r3, [pc, #148]	; (800a290 <MX_DMA_Init+0xc8>)
 800a1fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a202:	603b      	str	r3, [r7, #0]
 800a204:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800a206:	2200      	movs	r2, #0
 800a208:	2100      	movs	r1, #0
 800a20a:	200b      	movs	r0, #11
 800a20c:	f7f7 fa8f 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800a210:	200b      	movs	r0, #11
 800a212:	f7f7 faa8 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800a216:	2200      	movs	r2, #0
 800a218:	2100      	movs	r1, #0
 800a21a:	200e      	movs	r0, #14
 800a21c:	f7f7 fa87 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800a220:	200e      	movs	r0, #14
 800a222:	f7f7 faa0 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800a226:	2200      	movs	r2, #0
 800a228:	2100      	movs	r1, #0
 800a22a:	200f      	movs	r0, #15
 800a22c:	f7f7 fa7f 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800a230:	200f      	movs	r0, #15
 800a232:	f7f7 fa98 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800a236:	2200      	movs	r2, #0
 800a238:	2100      	movs	r1, #0
 800a23a:	2010      	movs	r0, #16
 800a23c:	f7f7 fa77 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800a240:	2010      	movs	r0, #16
 800a242:	f7f7 fa90 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800a246:	2200      	movs	r2, #0
 800a248:	2100      	movs	r1, #0
 800a24a:	2038      	movs	r0, #56	; 0x38
 800a24c:	f7f7 fa6f 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800a250:	2038      	movs	r0, #56	; 0x38
 800a252:	f7f7 fa88 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800a256:	2200      	movs	r2, #0
 800a258:	2100      	movs	r1, #0
 800a25a:	2039      	movs	r0, #57	; 0x39
 800a25c:	f7f7 fa67 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800a260:	2039      	movs	r0, #57	; 0x39
 800a262:	f7f7 fa80 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800a266:	2200      	movs	r2, #0
 800a268:	2100      	movs	r1, #0
 800a26a:	203a      	movs	r0, #58	; 0x3a
 800a26c:	f7f7 fa5f 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800a270:	203a      	movs	r0, #58	; 0x3a
 800a272:	f7f7 fa78 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800a276:	2200      	movs	r2, #0
 800a278:	2100      	movs	r1, #0
 800a27a:	2045      	movs	r0, #69	; 0x45
 800a27c:	f7f7 fa57 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800a280:	2045      	movs	r0, #69	; 0x45
 800a282:	f7f7 fa70 	bl	8001766 <HAL_NVIC_EnableIRQ>

}
 800a286:	bf00      	nop
 800a288:	3708      	adds	r7, #8
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	40023800 	.word	0x40023800

0800a294 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b08a      	sub	sp, #40	; 0x28
 800a298:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a29a:	f107 0314 	add.w	r3, r7, #20
 800a29e:	2200      	movs	r2, #0
 800a2a0:	601a      	str	r2, [r3, #0]
 800a2a2:	605a      	str	r2, [r3, #4]
 800a2a4:	609a      	str	r2, [r3, #8]
 800a2a6:	60da      	str	r2, [r3, #12]
 800a2a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	613b      	str	r3, [r7, #16]
 800a2ae:	4a8f      	ldr	r2, [pc, #572]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2b0:	4b8e      	ldr	r3, [pc, #568]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2b4:	f043 0304 	orr.w	r3, r3, #4
 800a2b8:	6313      	str	r3, [r2, #48]	; 0x30
 800a2ba:	4b8c      	ldr	r3, [pc, #560]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2be:	f003 0304 	and.w	r3, r3, #4
 800a2c2:	613b      	str	r3, [r7, #16]
 800a2c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	60fb      	str	r3, [r7, #12]
 800a2ca:	4a88      	ldr	r2, [pc, #544]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2cc:	4b87      	ldr	r3, [pc, #540]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2d4:	6313      	str	r3, [r2, #48]	; 0x30
 800a2d6:	4b85      	ldr	r3, [pc, #532]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2de:	60fb      	str	r3, [r7, #12]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	60bb      	str	r3, [r7, #8]
 800a2e6:	4a81      	ldr	r2, [pc, #516]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2e8:	4b80      	ldr	r3, [pc, #512]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ec:	f043 0301 	orr.w	r3, r3, #1
 800a2f0:	6313      	str	r3, [r2, #48]	; 0x30
 800a2f2:	4b7e      	ldr	r3, [pc, #504]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a2f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2f6:	f003 0301 	and.w	r3, r3, #1
 800a2fa:	60bb      	str	r3, [r7, #8]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a2fe:	2300      	movs	r3, #0
 800a300:	607b      	str	r3, [r7, #4]
 800a302:	4a7a      	ldr	r2, [pc, #488]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a304:	4b79      	ldr	r3, [pc, #484]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a308:	f043 0302 	orr.w	r3, r3, #2
 800a30c:	6313      	str	r3, [r2, #48]	; 0x30
 800a30e:	4b77      	ldr	r3, [pc, #476]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a312:	f003 0302 	and.w	r3, r3, #2
 800a316:	607b      	str	r3, [r7, #4]
 800a318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a31a:	2300      	movs	r3, #0
 800a31c:	603b      	str	r3, [r7, #0]
 800a31e:	4a73      	ldr	r2, [pc, #460]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a320:	4b72      	ldr	r3, [pc, #456]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a324:	f043 0308 	orr.w	r3, r3, #8
 800a328:	6313      	str	r3, [r2, #48]	; 0x30
 800a32a:	4b70      	ldr	r3, [pc, #448]	; (800a4ec <MX_GPIO_Init+0x258>)
 800a32c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a32e:	f003 0308 	and.w	r3, r3, #8
 800a332:	603b      	str	r3, [r7, #0]
 800a334:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 800a336:	2201      	movs	r2, #1
 800a338:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a33c:	486c      	ldr	r0, [pc, #432]	; (800a4f0 <MX_GPIO_Init+0x25c>)
 800a33e:	f7f7 ff43 	bl	80021c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 800a342:	2200      	movs	r2, #0
 800a344:	212c      	movs	r1, #44	; 0x2c
 800a346:	486a      	ldr	r0, [pc, #424]	; (800a4f0 <MX_GPIO_Init+0x25c>)
 800a348:	f7f7 ff3e 	bl	80021c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 800a34c:	2200      	movs	r2, #0
 800a34e:	2184      	movs	r1, #132	; 0x84
 800a350:	4868      	ldr	r0, [pc, #416]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a352:	f7f7 ff39 	bl	80021c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800a356:	2201      	movs	r2, #1
 800a358:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800a35c:	4865      	ldr	r0, [pc, #404]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a35e:	f7f7 ff33 	bl	80021c8 <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 800a362:	2200      	movs	r2, #0
 800a364:	f44f 7180 	mov.w	r1, #256	; 0x100
 800a368:	4863      	ldr	r0, [pc, #396]	; (800a4f8 <MX_GPIO_Init+0x264>)
 800a36a:	f7f7 ff2d 	bl	80021c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 800a36e:	f242 030c 	movw	r3, #8204	; 0x200c
 800a372:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a374:	2301      	movs	r3, #1
 800a376:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a378:	2300      	movs	r3, #0
 800a37a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a37c:	2300      	movs	r3, #0
 800a37e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a380:	f107 0314 	add.w	r3, r7, #20
 800a384:	4619      	mov	r1, r3
 800a386:	485a      	ldr	r0, [pc, #360]	; (800a4f0 <MX_GPIO_Init+0x25c>)
 800a388:	f7f7 fd8c 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a38c:	2303      	movs	r3, #3
 800a38e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a390:	2303      	movs	r3, #3
 800a392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a394:	2300      	movs	r3, #0
 800a396:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a398:	f107 0314 	add.w	r3, r7, #20
 800a39c:	4619      	mov	r1, r3
 800a39e:	4854      	ldr	r0, [pc, #336]	; (800a4f0 <MX_GPIO_Init+0x25c>)
 800a3a0:	f7f7 fd80 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800a3a4:	2369      	movs	r3, #105	; 0x69
 800a3a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a3a8:	2303      	movs	r3, #3
 800a3aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3b0:	f107 0314 	add.w	r3, r7, #20
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	484f      	ldr	r0, [pc, #316]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a3b8:	f7f7 fd74 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800a3bc:	2302      	movs	r3, #2
 800a3be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800a3c0:	4b4e      	ldr	r3, [pc, #312]	; (800a4fc <MX_GPIO_Init+0x268>)
 800a3c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 800a3c8:	f107 0314 	add.w	r3, r7, #20
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	4849      	ldr	r0, [pc, #292]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a3d0:	f7f7 fd68 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TELEM_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin|SPEED_TEST_Pin;
 800a3d4:	2384      	movs	r3, #132	; 0x84
 800a3d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3e4:	f107 0314 	add.w	r3, r7, #20
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	4842      	ldr	r0, [pc, #264]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a3ec:	f7f7 fd5a 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_TELEM_UMBIL1_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 800a3f0:	2310      	movs	r3, #16
 800a3f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 800a3fc:	f107 0314 	add.w	r3, r7, #20
 800a400:	4619      	mov	r1, r3
 800a402:	483c      	ldr	r0, [pc, #240]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a404:	f7f7 fd4e 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALIB_UMBIL2_Pin */
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 800a408:	2310      	movs	r3, #16
 800a40a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a40c:	2300      	movs	r3, #0
 800a40e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a410:	2302      	movs	r3, #2
 800a412:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 800a414:	f107 0314 	add.w	r3, r7, #20
 800a418:	4619      	mov	r1, r3
 800a41a:	4835      	ldr	r0, [pc, #212]	; (800a4f0 <MX_GPIO_Init+0x25c>)
 800a41c:	f7f7 fd42 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 800a420:	2320      	movs	r3, #32
 800a422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a424:	2301      	movs	r3, #1
 800a426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a428:	2300      	movs	r3, #0
 800a42a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a42c:	2302      	movs	r3, #2
 800a42e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 800a430:	f107 0314 	add.w	r3, r7, #20
 800a434:	4619      	mov	r1, r3
 800a436:	482e      	ldr	r0, [pc, #184]	; (800a4f0 <MX_GPIO_Init+0x25c>)
 800a438:	f7f7 fd34 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 800a43c:	2304      	movs	r3, #4
 800a43e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a440:	2300      	movs	r3, #0
 800a442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a444:	2300      	movs	r3, #0
 800a446:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800a448:	f107 0314 	add.w	r3, r7, #20
 800a44c:	4619      	mov	r1, r3
 800a44e:	482a      	ldr	r0, [pc, #168]	; (800a4f8 <MX_GPIO_Init+0x264>)
 800a450:	f7f7 fd28 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800a454:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 800a458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a45a:	2303      	movs	r3, #3
 800a45c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a45e:	2300      	movs	r3, #0
 800a460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a462:	f107 0314 	add.w	r3, r7, #20
 800a466:	4619      	mov	r1, r3
 800a468:	4823      	ldr	r0, [pc, #140]	; (800a4f8 <MX_GPIO_Init+0x264>)
 800a46a:	f7f7 fd1b 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800a46e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a474:	4b22      	ldr	r3, [pc, #136]	; (800a500 <MX_GPIO_Init+0x26c>)
 800a476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a478:	2300      	movs	r3, #0
 800a47a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800a47c:	f107 0314 	add.w	r3, r7, #20
 800a480:	4619      	mov	r1, r3
 800a482:	481c      	ldr	r0, [pc, #112]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a484:	f7f7 fd0e 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800a488:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 800a48c:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a48e:	2301      	movs	r3, #1
 800a490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a492:	2300      	movs	r3, #0
 800a494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a496:	2302      	movs	r3, #2
 800a498:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a49a:	f107 0314 	add.w	r3, r7, #20
 800a49e:	4619      	mov	r1, r3
 800a4a0:	4814      	ldr	r0, [pc, #80]	; (800a4f4 <MX_GPIO_Init+0x260>)
 800a4a2:	f7f7 fcff 	bl	8001ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 800a4a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a4aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 800a4b8:	f107 0314 	add.w	r3, r7, #20
 800a4bc:	4619      	mov	r1, r3
 800a4be:	480e      	ldr	r0, [pc, #56]	; (800a4f8 <MX_GPIO_Init+0x264>)
 800a4c0:	f7f7 fcf0 	bl	8001ea4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	2100      	movs	r1, #0
 800a4c8:	2007      	movs	r0, #7
 800a4ca:	f7f7 f930 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800a4ce:	2007      	movs	r0, #7
 800a4d0:	f7f7 f949 	bl	8001766 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	2017      	movs	r0, #23
 800a4da:	f7f7 f928 	bl	800172e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800a4de:	2017      	movs	r0, #23
 800a4e0:	f7f7 f941 	bl	8001766 <HAL_NVIC_EnableIRQ>

}
 800a4e4:	bf00      	nop
 800a4e6:	3728      	adds	r7, #40	; 0x28
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	40023800 	.word	0x40023800
 800a4f0:	40020800 	.word	0x40020800
 800a4f4:	40020000 	.word	0x40020000
 800a4f8:	40020400 	.word	0x40020400
 800a4fc:	10210000 	.word	0x10210000
 800a500:	10110000 	.word	0x10110000

0800a504 <sensorsInitialization>:

/* USER CODE BEGIN 4 */
// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 800a504:	b580      	push	{r7, lr}
 800a506:	b084      	sub	sp, #16
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
 800a50c:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 800a50e:	2300      	movs	r3, #0
 800a510:	60fb      	str	r3, [r7, #12]
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 800a512:	4a27      	ldr	r2, [pc, #156]	; (800a5b0 <sensorsInitialization+0xac>)
 800a514:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a518:	4826      	ldr	r0, [pc, #152]	; (800a5b4 <sensorsInitialization+0xb0>)
 800a51a:	f7fd ff57 	bl	80083cc <initIMU_slow>
 800a51e:	4603      	mov	r3, r0
 800a520:	2b01      	cmp	r3, #1
 800a522:	d003      	beq.n	800a52c <sensorsInitialization+0x28>
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f043 0301 	orr.w	r3, r3, #1
 800a52a:	60fb      	str	r3, [r7, #12]
	//if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 800a52c:	4a20      	ldr	r2, [pc, #128]	; (800a5b0 <sensorsInitialization+0xac>)
 800a52e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a532:	4820      	ldr	r0, [pc, #128]	; (800a5b4 <sensorsInitialization+0xb0>)
 800a534:	f7fd fc98 	bl	8007e68 <initBMP>
 800a538:	4603      	mov	r3, r0
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d003      	beq.n	800a546 <sensorsInitialization+0x42>
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f043 0304 	orr.w	r3, r3, #4
 800a544:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 800a546:	4a1c      	ldr	r2, [pc, #112]	; (800a5b8 <sensorsInitialization+0xb4>)
 800a548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a54c:	481b      	ldr	r0, [pc, #108]	; (800a5bc <sensorsInitialization+0xb8>)
 800a54e:	f7fd fc8b 	bl	8007e68 <initBMP>
 800a552:	4603      	mov	r3, r0
 800a554:	2b01      	cmp	r3, #1
 800a556:	d003      	beq.n	800a560 <sensorsInitialization+0x5c>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f043 0308 	orr.w	r3, r3, #8
 800a55e:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 800a560:	4a13      	ldr	r2, [pc, #76]	; (800a5b0 <sensorsInitialization+0xac>)
 800a562:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a566:	4813      	ldr	r0, [pc, #76]	; (800a5b4 <sensorsInitialization+0xb0>)
 800a568:	f7fe f99a 	bl	80088a0 <initMAG>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d003      	beq.n	800a57a <sensorsInitialization+0x76>
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	f043 0310 	orr.w	r3, r3, #16
 800a578:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800a57a:	4b0d      	ldr	r3, [pc, #52]	; (800a5b0 <sensorsInitialization+0xac>)
 800a57c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a580:	490c      	ldr	r1, [pc, #48]	; (800a5b4 <sensorsInitialization+0xb0>)
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f7fd fbec 	bl	8007d60 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800a588:	4b0b      	ldr	r3, [pc, #44]	; (800a5b8 <sensorsInitialization+0xb4>)
 800a58a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a58e:	490b      	ldr	r1, [pc, #44]	; (800a5bc <sensorsInitialization+0xb8>)
 800a590:	6838      	ldr	r0, [r7, #0]
 800a592:	f7fd fbe5 	bl	8007d60 <readParamBmp>

	if(err != 0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);}
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d004      	beq.n	800a5a6 <sensorsInitialization+0xa2>
 800a59c:	2200      	movs	r2, #0
 800a59e:	2108      	movs	r1, #8
 800a5a0:	4806      	ldr	r0, [pc, #24]	; (800a5bc <sensorsInitialization+0xb8>)
 800a5a2:	f7f7 fe11 	bl	80021c8 <HAL_GPIO_WritePin>
	return err;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3710      	adds	r7, #16
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	20002514 	.word	0x20002514
 800a5b4:	40020000 	.word	0x40020000
 800a5b8:	200026c0 	.word	0x200026c0
 800a5bc:	40020800 	.word	0x40020800

0800a5c0 <convertSensors>:
	readBMPCal((int32_t*) Array->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10;
 800a5ca:	230a      	movs	r3, #10
 800a5cc:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4;
 800a5ce:	2304      	movs	r3, #4
 800a5d0:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800a5de:	68ba      	ldr	r2, [r7, #8]
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	f7fe f859 	bl	8008698 <convIMU>
	//convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f503 7344 	add.w	r3, r3, #784	; 0x310
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	4610      	mov	r0, r2
 800a5f6:	f7fd feb1 	bl	800835c <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	f503 72d0 	add.w	r2, r3, #416	; 0x1a0
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800a606:	4619      	mov	r1, r3
 800a608:	4610      	mov	r0, r2
 800a60a:	f7fd fea7 	bl	800835c <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800a61a:	4619      	mov	r1, r3
 800a61c:	4610      	mov	r0, r2
 800a61e:	f7fe f9ab 	bl	8008978 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	f503 72d7 	add.w	r2, r3, #430	; 0x1ae
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f503 734b 	add.w	r3, r3, #812	; 0x32c
 800a62e:	4619      	mov	r1, r3
 800a630:	4610      	mov	r0, r2
 800a632:	f7fe fa1b 	bl	8008a6c <convSpeedPITOT>
}
 800a636:	bf00      	nop
 800a638:	3710      	adds	r7, #16
 800a63a:	46bd      	mov	sp, r7
 800a63c:	bd80      	pop	{r7, pc}
	...

0800a640 <HAL_SPI_TxRxCpltCallback>:

// Put back the NSS pin high. Since we don't know which sensor was read we put them all high
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi2){
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	4a0f      	ldr	r2, [pc, #60]	; (800a688 <HAL_SPI_TxRxCpltCallback+0x48>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d10c      	bne.n	800a66a <HAL_SPI_TxRxCpltCallback+0x2a>
		HAL_GPIO_WritePin(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, GPIO_PIN_SET);
 800a650:	2201      	movs	r2, #1
 800a652:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a656:	480d      	ldr	r0, [pc, #52]	; (800a68c <HAL_SPI_TxRxCpltCallback+0x4c>)
 800a658:	f7f7 fdb6 	bl	80021c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NSS_GPS_GPIO_Port , NSS_GPS_Pin , GPIO_PIN_SET);
 800a65c:	2201      	movs	r2, #1
 800a65e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a662:	480a      	ldr	r0, [pc, #40]	; (800a68c <HAL_SPI_TxRxCpltCallback+0x4c>)
 800a664:	f7f7 fdb0 	bl	80021c8 <HAL_GPIO_WritePin>
	}
	else if(hspi == &hspi3){
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
	}
}
 800a668:	e009      	b.n	800a67e <HAL_SPI_TxRxCpltCallback+0x3e>
	else if(hspi == &hspi3){
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4a08      	ldr	r2, [pc, #32]	; (800a690 <HAL_SPI_TxRxCpltCallback+0x50>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d105      	bne.n	800a67e <HAL_SPI_TxRxCpltCallback+0x3e>
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
 800a672:	2201      	movs	r2, #1
 800a674:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a678:	4804      	ldr	r0, [pc, #16]	; (800a68c <HAL_SPI_TxRxCpltCallback+0x4c>)
 800a67a:	f7f7 fda5 	bl	80021c8 <HAL_GPIO_WritePin>
}
 800a67e:	bf00      	nop
 800a680:	3708      	adds	r7, #8
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	20002514 	.word	0x20002514
 800a68c:	40020000 	.word	0x40020000
 800a690:	200026c0 	.word	0x200026c0

0800a694 <HAL_SPI_ErrorCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	__NOP();		//for debugging
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
	if		(hspi == &hspi2){err_msg |= ERR_SPI2_ERRORCALLBACK;}
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	4a0d      	ldr	r2, [pc, #52]	; (800a6d4 <HAL_SPI_ErrorCallback+0x40>)
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	d106      	bne.n	800a6b2 <HAL_SPI_ErrorCallback+0x1e>
 800a6a4:	4b0c      	ldr	r3, [pc, #48]	; (800a6d8 <HAL_SPI_ErrorCallback+0x44>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6ac:	4a0a      	ldr	r2, [pc, #40]	; (800a6d8 <HAL_SPI_ErrorCallback+0x44>)
 800a6ae:	6013      	str	r3, [r2, #0]
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
}
 800a6b0:	e009      	b.n	800a6c6 <HAL_SPI_ErrorCallback+0x32>
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	4a09      	ldr	r2, [pc, #36]	; (800a6dc <HAL_SPI_ErrorCallback+0x48>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d105      	bne.n	800a6c6 <HAL_SPI_ErrorCallback+0x32>
 800a6ba:	4b07      	ldr	r3, [pc, #28]	; (800a6d8 <HAL_SPI_ErrorCallback+0x44>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a6c2:	4a05      	ldr	r2, [pc, #20]	; (800a6d8 <HAL_SPI_ErrorCallback+0x44>)
 800a6c4:	6013      	str	r3, [r2, #0]
}
 800a6c6:	bf00      	nop
 800a6c8:	370c      	adds	r7, #12
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	20002514 	.word	0x20002514
 800a6d8:	20000440 	.word	0x20000440
 800a6dc:	200026c0 	.word	0x200026c0

0800a6e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	__NOP();
 800a6e4:	bf00      	nop
  /* USER CODE END Error_Handler_Debug */
}
 800a6e6:	bf00      	nop
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <write8>:

#include "readWrite.h"

//Fct to write (SPI) a byte and test if the writing has been successful
uint32_t write8(uint8_t registerAdress, uint8_t command, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b088      	sub	sp, #32
 800a6f4:	af02      	add	r7, sp, #8
 800a6f6:	603a      	str	r2, [r7, #0]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	71fb      	strb	r3, [r7, #7]
 800a6fe:	460b      	mov	r3, r1
 800a700:	71bb      	strb	r3, [r7, #6]
 800a702:	4613      	mov	r3, r2
 800a704:	80bb      	strh	r3, [r7, #4]
	uint16_t Size = 2;
 800a706:	2302      	movs	r3, #2
 800a708:	827b      	strh	r3, [r7, #18]
	uint8_t dataWrite[2] = {0};
 800a70a:	2300      	movs	r3, #0
 800a70c:	823b      	strh	r3, [r7, #16]
	dataWrite[0] = registerAdress;
 800a70e:	79fb      	ldrb	r3, [r7, #7]
 800a710:	743b      	strb	r3, [r7, #16]
	dataWrite[1] = command;
 800a712:	79bb      	ldrb	r3, [r7, #6]
 800a714:	747b      	strb	r3, [r7, #17]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a716:	88bb      	ldrh	r3, [r7, #4]
 800a718:	2200      	movs	r2, #0
 800a71a:	4619      	mov	r1, r3
 800a71c:	6838      	ldr	r0, [r7, #0]
 800a71e:	f7f7 fd53 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, (uint8_t*) &dataWrite, Size, 10);
 800a722:	8a7a      	ldrh	r2, [r7, #18]
 800a724:	f107 0110 	add.w	r1, r7, #16
 800a728:	230a      	movs	r3, #10
 800a72a:	6a38      	ldr	r0, [r7, #32]
 800a72c:	f7fa ffb5 	bl	800569a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800a730:	88bb      	ldrh	r3, [r7, #4]
 800a732:	2201      	movs	r2, #1
 800a734:	4619      	mov	r1, r3
 800a736:	6838      	ldr	r0, [r7, #0]
 800a738:	f7f7 fd46 	bl	80021c8 <HAL_GPIO_WritePin>

//	TESTING IF WRITING WAS SUCCESSFUL
	uint32_t test = 0;
 800a73c:	2300      	movs	r3, #0
 800a73e:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800a740:	2300      	movs	r3, #0
 800a742:	73fb      	strb	r3, [r7, #15]
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800a744:	88ba      	ldrh	r2, [r7, #4]
 800a746:	f107 010f 	add.w	r1, r7, #15
 800a74a:	79f8      	ldrb	r0, [r7, #7]
 800a74c:	6a3b      	ldr	r3, [r7, #32]
 800a74e:	9300      	str	r3, [sp, #0]
 800a750:	4613      	mov	r3, r2
 800a752:	683a      	ldr	r2, [r7, #0]
 800a754:	f000 f80b 	bl	800a76e <read8>
	if(dataRead == command){test=1;}
 800a758:	7bfb      	ldrb	r3, [r7, #15]
 800a75a:	79ba      	ldrb	r2, [r7, #6]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d101      	bne.n	800a764 <write8+0x74>
 800a760:	2301      	movs	r3, #1
 800a762:	617b      	str	r3, [r7, #20]
	return test;
 800a764:	697b      	ldr	r3, [r7, #20]
}
 800a766:	4618      	mov	r0, r3
 800a768:	3718      	adds	r7, #24
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}

0800a76e <read8>:

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800a76e:	b580      	push	{r7, lr}
 800a770:	b086      	sub	sp, #24
 800a772:	af00      	add	r7, sp, #0
 800a774:	60b9      	str	r1, [r7, #8]
 800a776:	607a      	str	r2, [r7, #4]
 800a778:	461a      	mov	r2, r3
 800a77a:	4603      	mov	r3, r0
 800a77c:	73fb      	strb	r3, [r7, #15]
 800a77e:	4613      	mov	r3, r2
 800a780:	81bb      	strh	r3, [r7, #12]
	uint16_t Size = 2;
 800a782:	2302      	movs	r3, #2
 800a784:	82fb      	strh	r3, [r7, #22]
	uint8_t dataRead[2] = {0};
 800a786:	2300      	movs	r3, #0
 800a788:	82bb      	strh	r3, [r7, #20]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800a78a:	7bfb      	ldrb	r3, [r7, #15]
 800a78c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a790:	b2db      	uxtb	r3, r3
 800a792:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a794:	89bb      	ldrh	r3, [r7, #12]
 800a796:	2200      	movs	r2, #0
 800a798:	4619      	mov	r1, r3
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f7f7 fd14 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &dataRead, Size, 10);
 800a7a0:	8afa      	ldrh	r2, [r7, #22]
 800a7a2:	f107 0114 	add.w	r1, r7, #20
 800a7a6:	230a      	movs	r3, #10
 800a7a8:	6a38      	ldr	r0, [r7, #32]
 800a7aa:	f7fb f8a8 	bl	80058fe <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800a7ae:	89bb      	ldrh	r3, [r7, #12]
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f7f7 fd07 	bl	80021c8 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 800a7ba:	7d7a      	ldrb	r2, [r7, #21]
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	701a      	strb	r2, [r3, #0]
}
 800a7c0:	bf00      	nop
 800a7c2:	3718      	adds	r7, #24
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}

0800a7c8 <readN>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void readN(uint8_t registerAdress, uint8_t *data, uint16_t number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b086      	sub	sp, #24
 800a7cc:	af02      	add	r7, sp, #8
 800a7ce:	60b9      	str	r1, [r7, #8]
 800a7d0:	607b      	str	r3, [r7, #4]
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	73fb      	strb	r3, [r7, #15]
 800a7d6:	4613      	mov	r3, r2
 800a7d8:	81bb      	strh	r3, [r7, #12]
	data[0] = registerAdress | 0x80;
 800a7da:	7bfb      	ldrb	r3, [r7, #15]
 800a7dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a7e0:	b2da      	uxtb	r2, r3
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a7e6:	8b3b      	ldrh	r3, [r7, #24]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f7f7 fceb 	bl	80021c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, 1, 1);
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	9300      	str	r3, [sp, #0]
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	68ba      	ldr	r2, [r7, #8]
 800a7fa:	68b9      	ldr	r1, [r7, #8]
 800a7fc:	69f8      	ldr	r0, [r7, #28]
 800a7fe:	f7fb f984 	bl	8005b0a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, number, 2);
 800a802:	89ba      	ldrh	r2, [r7, #12]
 800a804:	2302      	movs	r3, #2
 800a806:	9300      	str	r3, [sp, #0]
 800a808:	4613      	mov	r3, r2
 800a80a:	68ba      	ldr	r2, [r7, #8]
 800a80c:	68b9      	ldr	r1, [r7, #8]
 800a80e:	69f8      	ldr	r0, [r7, #28]
 800a810:	f7fb f97b 	bl	8005b0a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a814:	8b3b      	ldrh	r3, [r7, #24]
 800a816:	2200      	movs	r2, #0
 800a818:	4619      	mov	r1, r3
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f7f7 fcd4 	bl	80021c8 <HAL_GPIO_WritePin>
}
 800a820:	bf00      	nop
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	4603      	mov	r3, r0
 800a830:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a832:	4b0b      	ldr	r3, [pc, #44]	; (800a860 <SD_CheckStatus+0x38>)
 800a834:	2201      	movs	r2, #1
 800a836:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a838:	f7fe ffa2 	bl	8009780 <BSP_SD_GetCardState>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d107      	bne.n	800a852 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a842:	4b07      	ldr	r3, [pc, #28]	; (800a860 <SD_CheckStatus+0x38>)
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	b2db      	uxtb	r3, r3
 800a848:	f023 0301 	bic.w	r3, r3, #1
 800a84c:	b2da      	uxtb	r2, r3
 800a84e:	4b04      	ldr	r3, [pc, #16]	; (800a860 <SD_CheckStatus+0x38>)
 800a850:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a852:	4b03      	ldr	r3, [pc, #12]	; (800a860 <SD_CheckStatus+0x38>)
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	b2db      	uxtb	r3, r3
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3708      	adds	r7, #8
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	20000018 	.word	0x20000018

0800a864 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	4603      	mov	r3, r0
 800a86c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800a86e:	4b0b      	ldr	r3, [pc, #44]	; (800a89c <SD_initialize+0x38>)
 800a870:	2201      	movs	r2, #1
 800a872:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a874:	f7fe ff22 	bl	80096bc <BSP_SD_Init>
 800a878:	4603      	mov	r3, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d107      	bne.n	800a88e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800a87e:	79fb      	ldrb	r3, [r7, #7]
 800a880:	4618      	mov	r0, r3
 800a882:	f7ff ffd1 	bl	800a828 <SD_CheckStatus>
 800a886:	4603      	mov	r3, r0
 800a888:	461a      	mov	r2, r3
 800a88a:	4b04      	ldr	r3, [pc, #16]	; (800a89c <SD_initialize+0x38>)
 800a88c:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800a88e:	4b03      	ldr	r3, [pc, #12]	; (800a89c <SD_initialize+0x38>)
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	b2db      	uxtb	r3, r3
}
 800a894:	4618      	mov	r0, r3
 800a896:	3708      	adds	r7, #8
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}
 800a89c:	20000018 	.word	0x20000018

0800a8a0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a8aa:	79fb      	ldrb	r3, [r7, #7]
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	f7ff ffbb 	bl	800a828 <SD_CheckStatus>
 800a8b2:	4603      	mov	r3, r0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b086      	sub	sp, #24
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60b9      	str	r1, [r7, #8]
 800a8c4:	607a      	str	r2, [r7, #4]
 800a8c6:	603b      	str	r3, [r7, #0]
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800a8d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8d4:	683a      	ldr	r2, [r7, #0]
 800a8d6:	6879      	ldr	r1, [r7, #4]
 800a8d8:	68b8      	ldr	r0, [r7, #8]
 800a8da:	f7fe ff15 	bl	8009708 <BSP_SD_ReadBlocks>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d107      	bne.n	800a8f4 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800a8e4:	bf00      	nop
 800a8e6:	f7fe ff4b 	bl	8009780 <BSP_SD_GetCardState>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d1fa      	bne.n	800a8e6 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a8f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3718      	adds	r7, #24
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}

0800a8fe <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a8fe:	b580      	push	{r7, lr}
 800a900:	b086      	sub	sp, #24
 800a902:	af00      	add	r7, sp, #0
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
 800a908:	603b      	str	r3, [r7, #0]
 800a90a:	4603      	mov	r3, r0
 800a90c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a90e:	2301      	movs	r3, #1
 800a910:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800a912:	f04f 33ff 	mov.w	r3, #4294967295
 800a916:	683a      	ldr	r2, [r7, #0]
 800a918:	6879      	ldr	r1, [r7, #4]
 800a91a:	68b8      	ldr	r0, [r7, #8]
 800a91c:	f7fe ff12 	bl	8009744 <BSP_SD_WriteBlocks>
 800a920:	4603      	mov	r3, r0
 800a922:	2b00      	cmp	r3, #0
 800a924:	d107      	bne.n	800a936 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800a926:	bf00      	nop
 800a928:	f7fe ff2a 	bl	8009780 <BSP_SD_GetCardState>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d1fa      	bne.n	800a928 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800a932:	2300      	movs	r3, #0
 800a934:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a936:	7dfb      	ldrb	r3, [r7, #23]
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3718      	adds	r7, #24
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b08c      	sub	sp, #48	; 0x30
 800a944:	af00      	add	r7, sp, #0
 800a946:	4603      	mov	r3, r0
 800a948:	603a      	str	r2, [r7, #0]
 800a94a:	71fb      	strb	r3, [r7, #7]
 800a94c:	460b      	mov	r3, r1
 800a94e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a950:	2301      	movs	r3, #1
 800a952:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a956:	4b25      	ldr	r3, [pc, #148]	; (800a9ec <SD_ioctl+0xac>)
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	f003 0301 	and.w	r3, r3, #1
 800a960:	2b00      	cmp	r3, #0
 800a962:	d001      	beq.n	800a968 <SD_ioctl+0x28>
 800a964:	2303      	movs	r3, #3
 800a966:	e03c      	b.n	800a9e2 <SD_ioctl+0xa2>

  switch (cmd)
 800a968:	79bb      	ldrb	r3, [r7, #6]
 800a96a:	2b03      	cmp	r3, #3
 800a96c:	d834      	bhi.n	800a9d8 <SD_ioctl+0x98>
 800a96e:	a201      	add	r2, pc, #4	; (adr r2, 800a974 <SD_ioctl+0x34>)
 800a970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a974:	0800a985 	.word	0x0800a985
 800a978:	0800a98d 	.word	0x0800a98d
 800a97c:	0800a9a5 	.word	0x0800a9a5
 800a980:	0800a9bf 	.word	0x0800a9bf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a984:	2300      	movs	r3, #0
 800a986:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a98a:	e028      	b.n	800a9de <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a98c:	f107 030c 	add.w	r3, r7, #12
 800a990:	4618      	mov	r0, r3
 800a992:	f7fe ff05 	bl	80097a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a9a2:	e01c      	b.n	800a9de <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9a4:	f107 030c 	add.w	r3, r7, #12
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f7fe fef9 	bl	80097a0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a9ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b0:	b29a      	uxth	r2, r3
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a9bc:	e00f      	b.n	800a9de <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9be:	f107 030c 	add.w	r3, r7, #12
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7fe feec 	bl	80097a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ca:	0a5a      	lsrs	r2, r3, #9
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a9d6:	e002      	b.n	800a9de <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a9d8:	2304      	movs	r3, #4
 800a9da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a9de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3730      	adds	r7, #48	; 0x30
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop
 800a9ec:	20000018 	.word	0x20000018

0800a9f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b082      	sub	sp, #8
 800a9f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	607b      	str	r3, [r7, #4]
 800a9fa:	4a10      	ldr	r2, [pc, #64]	; (800aa3c <HAL_MspInit+0x4c>)
 800a9fc:	4b0f      	ldr	r3, [pc, #60]	; (800aa3c <HAL_MspInit+0x4c>)
 800a9fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa04:	6453      	str	r3, [r2, #68]	; 0x44
 800aa06:	4b0d      	ldr	r3, [pc, #52]	; (800aa3c <HAL_MspInit+0x4c>)
 800aa08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aa0e:	607b      	str	r3, [r7, #4]
 800aa10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800aa12:	2300      	movs	r3, #0
 800aa14:	603b      	str	r3, [r7, #0]
 800aa16:	4a09      	ldr	r2, [pc, #36]	; (800aa3c <HAL_MspInit+0x4c>)
 800aa18:	4b08      	ldr	r3, [pc, #32]	; (800aa3c <HAL_MspInit+0x4c>)
 800aa1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa20:	6413      	str	r3, [r2, #64]	; 0x40
 800aa22:	4b06      	ldr	r3, [pc, #24]	; (800aa3c <HAL_MspInit+0x4c>)
 800aa24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa2a:	603b      	str	r3, [r7, #0]
 800aa2c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800aa2e:	2007      	movs	r0, #7
 800aa30:	f7f6 fe72 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800aa34:	bf00      	nop
 800aa36:	3708      	adds	r7, #8
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	40023800 	.word	0x40023800

0800aa40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b08c      	sub	sp, #48	; 0x30
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa48:	f107 031c 	add.w	r3, r7, #28
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	601a      	str	r2, [r3, #0]
 800aa50:	605a      	str	r2, [r3, #4]
 800aa52:	609a      	str	r2, [r3, #8]
 800aa54:	60da      	str	r2, [r3, #12]
 800aa56:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a5e      	ldr	r2, [pc, #376]	; (800abd8 <HAL_ADC_MspInit+0x198>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d158      	bne.n	800ab14 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800aa62:	2300      	movs	r3, #0
 800aa64:	61bb      	str	r3, [r7, #24]
 800aa66:	4a5d      	ldr	r2, [pc, #372]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800aa68:	4b5c      	ldr	r3, [pc, #368]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800aa6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa70:	6453      	str	r3, [r2, #68]	; 0x44
 800aa72:	4b5a      	ldr	r3, [pc, #360]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800aa74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa7a:	61bb      	str	r3, [r7, #24]
 800aa7c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800aa7e:	2300      	movs	r3, #0
 800aa80:	617b      	str	r3, [r7, #20]
 800aa82:	4a56      	ldr	r2, [pc, #344]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800aa84:	4b55      	ldr	r3, [pc, #340]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800aa86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa88:	f043 0302 	orr.w	r3, r3, #2
 800aa8c:	6313      	str	r3, [r2, #48]	; 0x30
 800aa8e:	4b53      	ldr	r3, [pc, #332]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800aa90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa92:	f003 0302 	and.w	r3, r3, #2
 800aa96:	617b      	str	r3, [r7, #20]
 800aa98:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800aa9a:	2302      	movs	r3, #2
 800aa9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800aa9e:	2303      	movs	r3, #3
 800aaa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 800aaa6:	f107 031c 	add.w	r3, r7, #28
 800aaaa:	4619      	mov	r1, r3
 800aaac:	484c      	ldr	r0, [pc, #304]	; (800abe0 <HAL_ADC_MspInit+0x1a0>)
 800aaae:	f7f7 f9f9 	bl	8001ea4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800aab2:	4b4c      	ldr	r3, [pc, #304]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aab4:	4a4c      	ldr	r2, [pc, #304]	; (800abe8 <HAL_ADC_MspInit+0x1a8>)
 800aab6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800aab8:	4b4a      	ldr	r3, [pc, #296]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aaba:	2200      	movs	r2, #0
 800aabc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800aabe:	4b49      	ldr	r3, [pc, #292]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800aac4:	4b47      	ldr	r3, [pc, #284]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aac6:	2200      	movs	r2, #0
 800aac8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800aaca:	4b46      	ldr	r3, [pc, #280]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aacc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aad0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800aad2:	4b44      	ldr	r3, [pc, #272]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aad4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aad8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800aada:	4b42      	ldr	r3, [pc, #264]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aadc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800aae0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800aae2:	4b40      	ldr	r3, [pc, #256]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aae4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aae8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800aaea:	4b3e      	ldr	r3, [pc, #248]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aaec:	2200      	movs	r2, #0
 800aaee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800aaf0:	4b3c      	ldr	r3, [pc, #240]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800aaf6:	483b      	ldr	r0, [pc, #236]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800aaf8:	f7f6 fe5e 	bl	80017b8 <HAL_DMA_Init>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d001      	beq.n	800ab06 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800ab02:	f7ff fded 	bl	800a6e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	4a36      	ldr	r2, [pc, #216]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800ab0a:	639a      	str	r2, [r3, #56]	; 0x38
 800ab0c:	4a35      	ldr	r2, [pc, #212]	; (800abe4 <HAL_ADC_MspInit+0x1a4>)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800ab12:	e05d      	b.n	800abd0 <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a34      	ldr	r2, [pc, #208]	; (800abec <HAL_ADC_MspInit+0x1ac>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d158      	bne.n	800abd0 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800ab1e:	2300      	movs	r3, #0
 800ab20:	613b      	str	r3, [r7, #16]
 800ab22:	4a2e      	ldr	r2, [pc, #184]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800ab24:	4b2d      	ldr	r3, [pc, #180]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800ab26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ab2c:	6453      	str	r3, [r2, #68]	; 0x44
 800ab2e:	4b2b      	ldr	r3, [pc, #172]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800ab30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ab36:	613b      	str	r3, [r7, #16]
 800ab38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	60fb      	str	r3, [r7, #12]
 800ab3e:	4a27      	ldr	r2, [pc, #156]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800ab40:	4b26      	ldr	r3, [pc, #152]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800ab42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab44:	f043 0302 	orr.w	r3, r3, #2
 800ab48:	6313      	str	r3, [r2, #48]	; 0x30
 800ab4a:	4b24      	ldr	r3, [pc, #144]	; (800abdc <HAL_ADC_MspInit+0x19c>)
 800ab4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab4e:	f003 0302 	and.w	r3, r3, #2
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 800ab56:	2301      	movs	r3, #1
 800ab58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ab5a:	2303      	movs	r3, #3
 800ab5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 800ab62:	f107 031c 	add.w	r3, r7, #28
 800ab66:	4619      	mov	r1, r3
 800ab68:	481d      	ldr	r0, [pc, #116]	; (800abe0 <HAL_ADC_MspInit+0x1a0>)
 800ab6a:	f7f7 f99b 	bl	8001ea4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800ab6e:	4b20      	ldr	r3, [pc, #128]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab70:	4a20      	ldr	r2, [pc, #128]	; (800abf4 <HAL_ADC_MspInit+0x1b4>)
 800ab72:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800ab74:	4b1e      	ldr	r3, [pc, #120]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ab7a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ab7c:	4b1c      	ldr	r3, [pc, #112]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab7e:	2200      	movs	r2, #0
 800ab80:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab82:	4b1b      	ldr	r3, [pc, #108]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab84:	2200      	movs	r2, #0
 800ab86:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800ab88:	4b19      	ldr	r3, [pc, #100]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ab8e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ab90:	4b17      	ldr	r3, [pc, #92]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab96:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ab98:	4b15      	ldr	r3, [pc, #84]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800ab9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800ab9e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800aba0:	4b13      	ldr	r3, [pc, #76]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800aba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aba6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800aba8:	4b11      	ldr	r3, [pc, #68]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800abaa:	2200      	movs	r2, #0
 800abac:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800abae:	4b10      	ldr	r3, [pc, #64]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800abb0:	2200      	movs	r2, #0
 800abb2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800abb4:	480e      	ldr	r0, [pc, #56]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800abb6:	f7f6 fdff 	bl	80017b8 <HAL_DMA_Init>
 800abba:	4603      	mov	r3, r0
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d001      	beq.n	800abc4 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 800abc0:	f7ff fd8e 	bl	800a6e0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a0a      	ldr	r2, [pc, #40]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800abc8:	639a      	str	r2, [r3, #56]	; 0x38
 800abca:	4a09      	ldr	r2, [pc, #36]	; (800abf0 <HAL_ADC_MspInit+0x1b0>)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6393      	str	r3, [r2, #56]	; 0x38
}
 800abd0:	bf00      	nop
 800abd2:	3730      	adds	r7, #48	; 0x30
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	40012000 	.word	0x40012000
 800abdc:	40023800 	.word	0x40023800
 800abe0:	40020400 	.word	0x40020400
 800abe4:	20002820 	.word	0x20002820
 800abe8:	40026410 	.word	0x40026410
 800abec:	40012100 	.word	0x40012100
 800abf0:	200029bc 	.word	0x200029bc
 800abf4:	40026440 	.word	0x40026440

0800abf8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b08a      	sub	sp, #40	; 0x28
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac00:	f107 0314 	add.w	r3, r7, #20
 800ac04:	2200      	movs	r2, #0
 800ac06:	601a      	str	r2, [r3, #0]
 800ac08:	605a      	str	r2, [r3, #4]
 800ac0a:	609a      	str	r2, [r3, #8]
 800ac0c:	60da      	str	r2, [r3, #12]
 800ac0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4a19      	ldr	r2, [pc, #100]	; (800ac7c <HAL_I2C_MspInit+0x84>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d12b      	bne.n	800ac72 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	613b      	str	r3, [r7, #16]
 800ac1e:	4a18      	ldr	r2, [pc, #96]	; (800ac80 <HAL_I2C_MspInit+0x88>)
 800ac20:	4b17      	ldr	r3, [pc, #92]	; (800ac80 <HAL_I2C_MspInit+0x88>)
 800ac22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac24:	f043 0302 	orr.w	r3, r3, #2
 800ac28:	6313      	str	r3, [r2, #48]	; 0x30
 800ac2a:	4b15      	ldr	r3, [pc, #84]	; (800ac80 <HAL_I2C_MspInit+0x88>)
 800ac2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac2e:	f003 0302 	and.w	r3, r3, #2
 800ac32:	613b      	str	r3, [r7, #16]
 800ac34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ac36:	23c0      	movs	r3, #192	; 0xc0
 800ac38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ac3a:	2312      	movs	r3, #18
 800ac3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac42:	2303      	movs	r3, #3
 800ac44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ac46:	2304      	movs	r3, #4
 800ac48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac4a:	f107 0314 	add.w	r3, r7, #20
 800ac4e:	4619      	mov	r1, r3
 800ac50:	480c      	ldr	r0, [pc, #48]	; (800ac84 <HAL_I2C_MspInit+0x8c>)
 800ac52:	f7f7 f927 	bl	8001ea4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ac56:	2300      	movs	r3, #0
 800ac58:	60fb      	str	r3, [r7, #12]
 800ac5a:	4a09      	ldr	r2, [pc, #36]	; (800ac80 <HAL_I2C_MspInit+0x88>)
 800ac5c:	4b08      	ldr	r3, [pc, #32]	; (800ac80 <HAL_I2C_MspInit+0x88>)
 800ac5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ac64:	6413      	str	r3, [r2, #64]	; 0x40
 800ac66:	4b06      	ldr	r3, [pc, #24]	; (800ac80 <HAL_I2C_MspInit+0x88>)
 800ac68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ac6e:	60fb      	str	r3, [r7, #12]
 800ac70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800ac72:	bf00      	nop
 800ac74:	3728      	adds	r7, #40	; 0x28
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	40005400 	.word	0x40005400
 800ac80:	40023800 	.word	0x40023800
 800ac84:	40020400 	.word	0x40020400

0800ac88 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b083      	sub	sp, #12
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4a05      	ldr	r2, [pc, #20]	; (800acac <HAL_RTC_MspInit+0x24>)
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d102      	bne.n	800aca0 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800ac9a:	4b05      	ldr	r3, [pc, #20]	; (800acb0 <HAL_RTC_MspInit+0x28>)
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800aca0:	bf00      	nop
 800aca2:	370c      	adds	r7, #12
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr
 800acac:	40002800 	.word	0x40002800
 800acb0:	42470e3c 	.word	0x42470e3c

0800acb4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b08a      	sub	sp, #40	; 0x28
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800acbc:	f107 0314 	add.w	r3, r7, #20
 800acc0:	2200      	movs	r2, #0
 800acc2:	601a      	str	r2, [r3, #0]
 800acc4:	605a      	str	r2, [r3, #4]
 800acc6:	609a      	str	r2, [r3, #8]
 800acc8:	60da      	str	r2, [r3, #12]
 800acca:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a28      	ldr	r2, [pc, #160]	; (800ad74 <HAL_SD_MspInit+0xc0>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d14a      	bne.n	800ad6c <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800acd6:	2300      	movs	r3, #0
 800acd8:	613b      	str	r3, [r7, #16]
 800acda:	4a27      	ldr	r2, [pc, #156]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800acdc:	4b26      	ldr	r3, [pc, #152]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800acde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ace0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ace4:	6453      	str	r3, [r2, #68]	; 0x44
 800ace6:	4b24      	ldr	r3, [pc, #144]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800ace8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800acee:	613b      	str	r3, [r7, #16]
 800acf0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800acf2:	2300      	movs	r3, #0
 800acf4:	60fb      	str	r3, [r7, #12]
 800acf6:	4a20      	ldr	r2, [pc, #128]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800acf8:	4b1f      	ldr	r3, [pc, #124]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800acfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acfc:	f043 0304 	orr.w	r3, r3, #4
 800ad00:	6313      	str	r3, [r2, #48]	; 0x30
 800ad02:	4b1d      	ldr	r3, [pc, #116]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800ad04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad06:	f003 0304 	and.w	r3, r3, #4
 800ad0a:	60fb      	str	r3, [r7, #12]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ad0e:	2300      	movs	r3, #0
 800ad10:	60bb      	str	r3, [r7, #8]
 800ad12:	4a19      	ldr	r2, [pc, #100]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800ad14:	4b18      	ldr	r3, [pc, #96]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800ad16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad18:	f043 0308 	orr.w	r3, r3, #8
 800ad1c:	6313      	str	r3, [r2, #48]	; 0x30
 800ad1e:	4b16      	ldr	r3, [pc, #88]	; (800ad78 <HAL_SD_MspInit+0xc4>)
 800ad20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad22:	f003 0308 	and.w	r3, r3, #8
 800ad26:	60bb      	str	r3, [r7, #8]
 800ad28:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800ad2a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800ad2e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad30:	2302      	movs	r3, #2
 800ad32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad34:	2300      	movs	r3, #0
 800ad36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ad38:	2303      	movs	r3, #3
 800ad3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800ad3c:	230c      	movs	r3, #12
 800ad3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ad40:	f107 0314 	add.w	r3, r7, #20
 800ad44:	4619      	mov	r1, r3
 800ad46:	480d      	ldr	r0, [pc, #52]	; (800ad7c <HAL_SD_MspInit+0xc8>)
 800ad48:	f7f7 f8ac 	bl	8001ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800ad4c:	2304      	movs	r3, #4
 800ad4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad50:	2302      	movs	r3, #2
 800ad52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad54:	2300      	movs	r3, #0
 800ad56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ad58:	2303      	movs	r3, #3
 800ad5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800ad5c:	230c      	movs	r3, #12
 800ad5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ad60:	f107 0314 	add.w	r3, r7, #20
 800ad64:	4619      	mov	r1, r3
 800ad66:	4806      	ldr	r0, [pc, #24]	; (800ad80 <HAL_SD_MspInit+0xcc>)
 800ad68:	f7f7 f89c 	bl	8001ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800ad6c:	bf00      	nop
 800ad6e:	3728      	adds	r7, #40	; 0x28
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	40012c00 	.word	0x40012c00
 800ad78:	40023800 	.word	0x40023800
 800ad7c:	40020800 	.word	0x40020800
 800ad80:	40020c00 	.word	0x40020c00

0800ad84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b08c      	sub	sp, #48	; 0x30
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad8c:	f107 031c 	add.w	r3, r7, #28
 800ad90:	2200      	movs	r2, #0
 800ad92:	601a      	str	r2, [r3, #0]
 800ad94:	605a      	str	r2, [r3, #4]
 800ad96:	609a      	str	r2, [r3, #8]
 800ad98:	60da      	str	r2, [r3, #12]
 800ad9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a90      	ldr	r2, [pc, #576]	; (800afe4 <HAL_SPI_MspInit+0x260>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	f040 808c 	bne.w	800aec0 <HAL_SPI_MspInit+0x13c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800ada8:	2300      	movs	r3, #0
 800adaa:	61bb      	str	r3, [r7, #24]
 800adac:	4a8e      	ldr	r2, [pc, #568]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800adae:	4b8e      	ldr	r3, [pc, #568]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800adb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800adb6:	6413      	str	r3, [r2, #64]	; 0x40
 800adb8:	4b8b      	ldr	r3, [pc, #556]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800adba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800adc0:	61bb      	str	r3, [r7, #24]
 800adc2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800adc4:	2300      	movs	r3, #0
 800adc6:	617b      	str	r3, [r7, #20]
 800adc8:	4a87      	ldr	r2, [pc, #540]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800adca:	4b87      	ldr	r3, [pc, #540]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800adcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adce:	f043 0302 	orr.w	r3, r3, #2
 800add2:	6313      	str	r3, [r2, #48]	; 0x30
 800add4:	4b84      	ldr	r3, [pc, #528]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800add6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800add8:	f003 0302 	and.w	r3, r3, #2
 800addc:	617b      	str	r3, [r7, #20]
 800adde:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800ade0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800ade4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ade6:	2302      	movs	r3, #2
 800ade8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adea:	2300      	movs	r3, #0
 800adec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800adee:	2303      	movs	r3, #3
 800adf0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800adf2:	2305      	movs	r3, #5
 800adf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800adf6:	f107 031c 	add.w	r3, r7, #28
 800adfa:	4619      	mov	r1, r3
 800adfc:	487b      	ldr	r0, [pc, #492]	; (800afec <HAL_SPI_MspInit+0x268>)
 800adfe:	f7f7 f851 	bl	8001ea4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800ae02:	4b7b      	ldr	r3, [pc, #492]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae04:	4a7b      	ldr	r2, [pc, #492]	; (800aff4 <HAL_SPI_MspInit+0x270>)
 800ae06:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800ae08:	4b79      	ldr	r3, [pc, #484]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ae0e:	4b78      	ldr	r3, [pc, #480]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae10:	2200      	movs	r2, #0
 800ae12:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae14:	4b76      	ldr	r3, [pc, #472]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae16:	2200      	movs	r2, #0
 800ae18:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ae1a:	4b75      	ldr	r3, [pc, #468]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ae20:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ae22:	4b73      	ldr	r3, [pc, #460]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae24:	2200      	movs	r2, #0
 800ae26:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ae28:	4b71      	ldr	r3, [pc, #452]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800ae2e:	4b70      	ldr	r3, [pc, #448]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae30:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ae34:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800ae36:	4b6e      	ldr	r3, [pc, #440]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae38:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ae3c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ae3e:	4b6c      	ldr	r3, [pc, #432]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae40:	2200      	movs	r2, #0
 800ae42:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800ae44:	486a      	ldr	r0, [pc, #424]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae46:	f7f6 fcb7 	bl	80017b8 <HAL_DMA_Init>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d001      	beq.n	800ae54 <HAL_SPI_MspInit+0xd0>
    {
      Error_Handler();
 800ae50:	f7ff fc46 	bl	800a6e0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	4a66      	ldr	r2, [pc, #408]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae58:	64da      	str	r2, [r3, #76]	; 0x4c
 800ae5a:	4a65      	ldr	r2, [pc, #404]	; (800aff0 <HAL_SPI_MspInit+0x26c>)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800ae60:	4b65      	ldr	r3, [pc, #404]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae62:	4a66      	ldr	r2, [pc, #408]	; (800affc <HAL_SPI_MspInit+0x278>)
 800ae64:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800ae66:	4b64      	ldr	r3, [pc, #400]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae68:	2200      	movs	r2, #0
 800ae6a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ae6c:	4b62      	ldr	r3, [pc, #392]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae6e:	2240      	movs	r2, #64	; 0x40
 800ae70:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae72:	4b61      	ldr	r3, [pc, #388]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae74:	2200      	movs	r2, #0
 800ae76:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ae78:	4b5f      	ldr	r3, [pc, #380]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ae7e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ae80:	4b5d      	ldr	r3, [pc, #372]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae82:	2200      	movs	r2, #0
 800ae84:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ae86:	4b5c      	ldr	r3, [pc, #368]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae88:	2200      	movs	r2, #0
 800ae8a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800ae8c:	4b5a      	ldr	r3, [pc, #360]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ae92:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800ae94:	4b58      	ldr	r3, [pc, #352]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ae9a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ae9c:	4b56      	ldr	r3, [pc, #344]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800ae9e:	2200      	movs	r2, #0
 800aea0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800aea2:	4855      	ldr	r0, [pc, #340]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800aea4:	f7f6 fc88 	bl	80017b8 <HAL_DMA_Init>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <HAL_SPI_MspInit+0x12e>
    {
      Error_Handler();
 800aeae:	f7ff fc17 	bl	800a6e0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	4a50      	ldr	r2, [pc, #320]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800aeb6:	649a      	str	r2, [r3, #72]	; 0x48
 800aeb8:	4a4f      	ldr	r2, [pc, #316]	; (800aff8 <HAL_SPI_MspInit+0x274>)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800aebe:	e08d      	b.n	800afdc <HAL_SPI_MspInit+0x258>
  else if(hspi->Instance==SPI3)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a4e      	ldr	r2, [pc, #312]	; (800b000 <HAL_SPI_MspInit+0x27c>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	f040 8088 	bne.w	800afdc <HAL_SPI_MspInit+0x258>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800aecc:	2300      	movs	r3, #0
 800aece:	613b      	str	r3, [r7, #16]
 800aed0:	4a45      	ldr	r2, [pc, #276]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800aed2:	4b45      	ldr	r3, [pc, #276]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800aed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aeda:	6413      	str	r3, [r2, #64]	; 0x40
 800aedc:	4b42      	ldr	r3, [pc, #264]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800aede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aee0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aee4:	613b      	str	r3, [r7, #16]
 800aee6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800aee8:	2300      	movs	r3, #0
 800aeea:	60fb      	str	r3, [r7, #12]
 800aeec:	4a3e      	ldr	r2, [pc, #248]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800aeee:	4b3e      	ldr	r3, [pc, #248]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800aef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aef2:	f043 0302 	orr.w	r3, r3, #2
 800aef6:	6313      	str	r3, [r2, #48]	; 0x30
 800aef8:	4b3b      	ldr	r3, [pc, #236]	; (800afe8 <HAL_SPI_MspInit+0x264>)
 800aefa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aefc:	f003 0302 	and.w	r3, r3, #2
 800af00:	60fb      	str	r3, [r7, #12]
 800af02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800af04:	2338      	movs	r3, #56	; 0x38
 800af06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af08:	2302      	movs	r3, #2
 800af0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af0c:	2300      	movs	r3, #0
 800af0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af10:	2303      	movs	r3, #3
 800af12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800af14:	2306      	movs	r3, #6
 800af16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800af18:	f107 031c 	add.w	r3, r7, #28
 800af1c:	4619      	mov	r1, r3
 800af1e:	4833      	ldr	r0, [pc, #204]	; (800afec <HAL_SPI_MspInit+0x268>)
 800af20:	f7f6 ffc0 	bl	8001ea4 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800af24:	4b37      	ldr	r3, [pc, #220]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af26:	4a38      	ldr	r2, [pc, #224]	; (800b008 <HAL_SPI_MspInit+0x284>)
 800af28:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800af2a:	4b36      	ldr	r3, [pc, #216]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af2c:	2200      	movs	r2, #0
 800af2e:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800af30:	4b34      	ldr	r3, [pc, #208]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af32:	2200      	movs	r2, #0
 800af34:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800af36:	4b33      	ldr	r3, [pc, #204]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af38:	2200      	movs	r2, #0
 800af3a:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800af3c:	4b31      	ldr	r3, [pc, #196]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800af42:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800af44:	4b2f      	ldr	r3, [pc, #188]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af46:	2200      	movs	r2, #0
 800af48:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800af4a:	4b2e      	ldr	r3, [pc, #184]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af4c:	2200      	movs	r2, #0
 800af4e:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800af50:	4b2c      	ldr	r3, [pc, #176]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af52:	2200      	movs	r2, #0
 800af54:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800af56:	4b2b      	ldr	r3, [pc, #172]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800af5c:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800af5e:	4b29      	ldr	r3, [pc, #164]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af60:	2200      	movs	r2, #0
 800af62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800af64:	4827      	ldr	r0, [pc, #156]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af66:	f7f6 fc27 	bl	80017b8 <HAL_DMA_Init>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d001      	beq.n	800af74 <HAL_SPI_MspInit+0x1f0>
      Error_Handler();
 800af70:	f7ff fbb6 	bl	800a6e0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a23      	ldr	r2, [pc, #140]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af78:	64da      	str	r2, [r3, #76]	; 0x4c
 800af7a:	4a22      	ldr	r2, [pc, #136]	; (800b004 <HAL_SPI_MspInit+0x280>)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800af80:	4b22      	ldr	r3, [pc, #136]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800af82:	4a23      	ldr	r2, [pc, #140]	; (800b010 <HAL_SPI_MspInit+0x28c>)
 800af84:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800af86:	4b21      	ldr	r3, [pc, #132]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800af88:	2200      	movs	r2, #0
 800af8a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800af8c:	4b1f      	ldr	r3, [pc, #124]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800af8e:	2240      	movs	r2, #64	; 0x40
 800af90:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800af92:	4b1e      	ldr	r3, [pc, #120]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800af94:	2200      	movs	r2, #0
 800af96:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800af98:	4b1c      	ldr	r3, [pc, #112]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800af9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800af9e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800afa0:	4b1a      	ldr	r3, [pc, #104]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afa2:	2200      	movs	r2, #0
 800afa4:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800afa6:	4b19      	ldr	r3, [pc, #100]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afa8:	2200      	movs	r2, #0
 800afaa:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800afac:	4b17      	ldr	r3, [pc, #92]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afae:	2200      	movs	r2, #0
 800afb0:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800afb2:	4b16      	ldr	r3, [pc, #88]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afb4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800afb8:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800afba:	4b14      	ldr	r3, [pc, #80]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afbc:	2200      	movs	r2, #0
 800afbe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800afc0:	4812      	ldr	r0, [pc, #72]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afc2:	f7f6 fbf9 	bl	80017b8 <HAL_DMA_Init>
 800afc6:	4603      	mov	r3, r0
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d001      	beq.n	800afd0 <HAL_SPI_MspInit+0x24c>
      Error_Handler();
 800afcc:	f7ff fb88 	bl	800a6e0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	4a0e      	ldr	r2, [pc, #56]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afd4:	649a      	str	r2, [r3, #72]	; 0x48
 800afd6:	4a0d      	ldr	r2, [pc, #52]	; (800b00c <HAL_SPI_MspInit+0x288>)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6393      	str	r3, [r2, #56]	; 0x38
}
 800afdc:	bf00      	nop
 800afde:	3730      	adds	r7, #48	; 0x30
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	40003800 	.word	0x40003800
 800afe8:	40023800 	.word	0x40023800
 800afec:	40020400 	.word	0x40020400
 800aff0:	20002620 	.word	0x20002620
 800aff4:	40026058 	.word	0x40026058
 800aff8:	20002a1c 	.word	0x20002a1c
 800affc:	40026070 	.word	0x40026070
 800b000:	40003c00 	.word	0x40003c00
 800b004:	20002a7c 	.word	0x20002a7c
 800b008:	40026010 	.word	0x40026010
 800b00c:	20002718 	.word	0x20002718
 800b010:	40026088 	.word	0x40026088

0800b014 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b084      	sub	sp, #16
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b024:	d10e      	bne.n	800b044 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b026:	2300      	movs	r3, #0
 800b028:	60fb      	str	r3, [r7, #12]
 800b02a:	4a16      	ldr	r2, [pc, #88]	; (800b084 <HAL_TIM_Base_MspInit+0x70>)
 800b02c:	4b15      	ldr	r3, [pc, #84]	; (800b084 <HAL_TIM_Base_MspInit+0x70>)
 800b02e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b030:	f043 0301 	orr.w	r3, r3, #1
 800b034:	6413      	str	r3, [r2, #64]	; 0x40
 800b036:	4b13      	ldr	r3, [pc, #76]	; (800b084 <HAL_TIM_Base_MspInit+0x70>)
 800b038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b03a:	f003 0301 	and.w	r3, r3, #1
 800b03e:	60fb      	str	r3, [r7, #12]
 800b040:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800b042:	e01a      	b.n	800b07a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	4a0f      	ldr	r2, [pc, #60]	; (800b088 <HAL_TIM_Base_MspInit+0x74>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d115      	bne.n	800b07a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800b04e:	2300      	movs	r3, #0
 800b050:	60bb      	str	r3, [r7, #8]
 800b052:	4a0c      	ldr	r2, [pc, #48]	; (800b084 <HAL_TIM_Base_MspInit+0x70>)
 800b054:	4b0b      	ldr	r3, [pc, #44]	; (800b084 <HAL_TIM_Base_MspInit+0x70>)
 800b056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b058:	f043 0302 	orr.w	r3, r3, #2
 800b05c:	6413      	str	r3, [r2, #64]	; 0x40
 800b05e:	4b09      	ldr	r3, [pc, #36]	; (800b084 <HAL_TIM_Base_MspInit+0x70>)
 800b060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b062:	f003 0302 	and.w	r3, r3, #2
 800b066:	60bb      	str	r3, [r7, #8]
 800b068:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800b06a:	2200      	movs	r2, #0
 800b06c:	2100      	movs	r1, #0
 800b06e:	201d      	movs	r0, #29
 800b070:	f7f6 fb5d 	bl	800172e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800b074:	201d      	movs	r0, #29
 800b076:	f7f6 fb76 	bl	8001766 <HAL_NVIC_EnableIRQ>
}
 800b07a:	bf00      	nop
 800b07c:	3710      	adds	r7, #16
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	40023800 	.word	0x40023800
 800b088:	40000400 	.word	0x40000400

0800b08c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b08a      	sub	sp, #40	; 0x28
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b094:	f107 0314 	add.w	r3, r7, #20
 800b098:	2200      	movs	r2, #0
 800b09a:	601a      	str	r2, [r3, #0]
 800b09c:	605a      	str	r2, [r3, #4]
 800b09e:	609a      	str	r2, [r3, #8]
 800b0a0:	60da      	str	r2, [r3, #12]
 800b0a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a47      	ldr	r2, [pc, #284]	; (800b1c8 <HAL_UART_MspInit+0x13c>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	f040 8088 	bne.w	800b1c0 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	613b      	str	r3, [r7, #16]
 800b0b4:	4a45      	ldr	r2, [pc, #276]	; (800b1cc <HAL_UART_MspInit+0x140>)
 800b0b6:	4b45      	ldr	r3, [pc, #276]	; (800b1cc <HAL_UART_MspInit+0x140>)
 800b0b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0ba:	f043 0320 	orr.w	r3, r3, #32
 800b0be:	6453      	str	r3, [r2, #68]	; 0x44
 800b0c0:	4b42      	ldr	r3, [pc, #264]	; (800b1cc <HAL_UART_MspInit+0x140>)
 800b0c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0c4:	f003 0320 	and.w	r3, r3, #32
 800b0c8:	613b      	str	r3, [r7, #16]
 800b0ca:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	60fb      	str	r3, [r7, #12]
 800b0d0:	4a3e      	ldr	r2, [pc, #248]	; (800b1cc <HAL_UART_MspInit+0x140>)
 800b0d2:	4b3e      	ldr	r3, [pc, #248]	; (800b1cc <HAL_UART_MspInit+0x140>)
 800b0d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0d6:	f043 0304 	orr.w	r3, r3, #4
 800b0da:	6313      	str	r3, [r2, #48]	; 0x30
 800b0dc:	4b3b      	ldr	r3, [pc, #236]	; (800b1cc <HAL_UART_MspInit+0x140>)
 800b0de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0e0:	f003 0304 	and.w	r3, r3, #4
 800b0e4:	60fb      	str	r3, [r7, #12]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800b0e8:	23c0      	movs	r3, #192	; 0xc0
 800b0ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0ec:	2302      	movs	r3, #2
 800b0ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b0f4:	2303      	movs	r3, #3
 800b0f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800b0f8:	2308      	movs	r3, #8
 800b0fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b0fc:	f107 0314 	add.w	r3, r7, #20
 800b100:	4619      	mov	r1, r3
 800b102:	4833      	ldr	r0, [pc, #204]	; (800b1d0 <HAL_UART_MspInit+0x144>)
 800b104:	f7f6 fece 	bl	8001ea4 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800b108:	4b32      	ldr	r3, [pc, #200]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b10a:	4a33      	ldr	r2, [pc, #204]	; (800b1d8 <HAL_UART_MspInit+0x14c>)
 800b10c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800b10e:	4b31      	ldr	r3, [pc, #196]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b110:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800b114:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b116:	4b2f      	ldr	r3, [pc, #188]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b118:	2200      	movs	r2, #0
 800b11a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b11c:	4b2d      	ldr	r3, [pc, #180]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b11e:	2200      	movs	r2, #0
 800b120:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b122:	4b2c      	ldr	r3, [pc, #176]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b124:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b128:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b12a:	4b2a      	ldr	r3, [pc, #168]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b12c:	2200      	movs	r2, #0
 800b12e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b130:	4b28      	ldr	r3, [pc, #160]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b132:	2200      	movs	r2, #0
 800b134:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800b136:	4b27      	ldr	r3, [pc, #156]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b138:	2200      	movs	r2, #0
 800b13a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b13c:	4b25      	ldr	r3, [pc, #148]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b13e:	2200      	movs	r2, #0
 800b140:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b142:	4b24      	ldr	r3, [pc, #144]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b144:	2200      	movs	r2, #0
 800b146:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800b148:	4822      	ldr	r0, [pc, #136]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b14a:	f7f6 fb35 	bl	80017b8 <HAL_DMA_Init>
 800b14e:	4603      	mov	r3, r0
 800b150:	2b00      	cmp	r3, #0
 800b152:	d001      	beq.n	800b158 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800b154:	f7ff fac4 	bl	800a6e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	4a1e      	ldr	r2, [pc, #120]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b15c:	635a      	str	r2, [r3, #52]	; 0x34
 800b15e:	4a1d      	ldr	r2, [pc, #116]	; (800b1d4 <HAL_UART_MspInit+0x148>)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800b164:	4b1d      	ldr	r3, [pc, #116]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b166:	4a1e      	ldr	r2, [pc, #120]	; (800b1e0 <HAL_UART_MspInit+0x154>)
 800b168:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800b16a:	4b1c      	ldr	r3, [pc, #112]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b16c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800b170:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b172:	4b1a      	ldr	r3, [pc, #104]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b174:	2240      	movs	r2, #64	; 0x40
 800b176:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b178:	4b18      	ldr	r3, [pc, #96]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b17a:	2200      	movs	r2, #0
 800b17c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b17e:	4b17      	ldr	r3, [pc, #92]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b180:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b184:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b186:	4b15      	ldr	r3, [pc, #84]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b188:	2200      	movs	r2, #0
 800b18a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b18c:	4b13      	ldr	r3, [pc, #76]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b18e:	2200      	movs	r2, #0
 800b190:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800b192:	4b12      	ldr	r3, [pc, #72]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b194:	2200      	movs	r2, #0
 800b196:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b198:	4b10      	ldr	r3, [pc, #64]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b19a:	2200      	movs	r2, #0
 800b19c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b19e:	4b0f      	ldr	r3, [pc, #60]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800b1a4:	480d      	ldr	r0, [pc, #52]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b1a6:	f7f6 fb07 	bl	80017b8 <HAL_DMA_Init>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d001      	beq.n	800b1b4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800b1b0:	f7ff fa96 	bl	800a6e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	4a09      	ldr	r2, [pc, #36]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b1b8:	631a      	str	r2, [r3, #48]	; 0x30
 800b1ba:	4a08      	ldr	r2, [pc, #32]	; (800b1dc <HAL_UART_MspInit+0x150>)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800b1c0:	bf00      	nop
 800b1c2:	3728      	adds	r7, #40	; 0x28
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}
 800b1c8:	40011400 	.word	0x40011400
 800b1cc:	40023800 	.word	0x40023800
 800b1d0:	40020800 	.word	0x40020800
 800b1d4:	200024b4 	.word	0x200024b4
 800b1d8:	40026428 	.word	0x40026428
 800b1dc:	20002778 	.word	0x20002778
 800b1e0:	400264a0 	.word	0x400264a0

0800b1e4 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b1e8:	bf00      	nop
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f0:	4770      	bx	lr

0800b1f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b1f2:	b480      	push	{r7}
 800b1f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b1f6:	bf00      	nop
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b204:	f7f5 fee2 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b208:	bf00      	nop
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	/* This interrupt occurs when LIFTOFF_UMB Pin falls from 3.3V to GND (which means liftoff has occured)
	 *cancel same interrupt, activate post launch timer, update variable launch*/
	if(arm == 1){
 800b210:	4b08      	ldr	r3, [pc, #32]	; (800b234 <EXTI1_IRQHandler+0x28>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	2b01      	cmp	r3, #1
 800b216:	d108      	bne.n	800b22a <EXTI1_IRQHandler+0x1e>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800b218:	2007      	movs	r0, #7
 800b21a:	f7f6 fab2 	bl	8001782 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Start_IT(&htim2);
 800b21e:	4806      	ldr	r0, [pc, #24]	; (800b238 <EXTI1_IRQHandler+0x2c>)
 800b220:	f7fb f937 	bl	8006492 <HAL_TIM_Base_Start_IT>
	launch = 1;
 800b224:	4b05      	ldr	r3, [pc, #20]	; (800b23c <EXTI1_IRQHandler+0x30>)
 800b226:	2201      	movs	r2, #1
 800b228:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800b22a:	2002      	movs	r0, #2
 800b22c:	f7f6 ffe6 	bl	80021fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800b230:	bf00      	nop
 800b232:	bd80      	pop	{r7, pc}
 800b234:	20000434 	.word	0x20000434
 800b238:	20002964 	.word	0x20002964
 800b23c:	20000438 	.word	0x20000438

0800b240 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800b244:	4802      	ldr	r0, [pc, #8]	; (800b250 <DMA1_Stream0_IRQHandler+0x10>)
 800b246:	f7f6 fbc5 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800b24a:	bf00      	nop
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	bf00      	nop
 800b250:	20002a7c 	.word	0x20002a7c

0800b254 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800b258:	4802      	ldr	r0, [pc, #8]	; (800b264 <DMA1_Stream3_IRQHandler+0x10>)
 800b25a:	f7f6 fbbb 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800b25e:	bf00      	nop
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	20002620 	.word	0x20002620

0800b268 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800b26c:	4802      	ldr	r0, [pc, #8]	; (800b278 <DMA1_Stream4_IRQHandler+0x10>)
 800b26e:	f7f6 fbb1 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800b272:	bf00      	nop
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	20002a1c 	.word	0x20002a1c

0800b27c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800b280:	4802      	ldr	r0, [pc, #8]	; (800b28c <DMA1_Stream5_IRQHandler+0x10>)
 800b282:	f7f6 fba7 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800b286:	bf00      	nop
 800b288:	bd80      	pop	{r7, pc}
 800b28a:	bf00      	nop
 800b28c:	20002718 	.word	0x20002718

0800b290 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	//interrupt from INT IMU3 when watermark is reached in the FIFO
	if(arm == 1){
 800b294:	4b06      	ldr	r3, [pc, #24]	; (800b2b0 <EXTI9_5_IRQHandler+0x20>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d102      	bne.n	800b2a2 <EXTI9_5_IRQHandler+0x12>
		sample = 1;
 800b29c:	4b05      	ldr	r3, [pc, #20]	; (800b2b4 <EXTI9_5_IRQHandler+0x24>)
 800b29e:	2201      	movs	r2, #1
 800b2a0:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800b2a2:	f44f 7080 	mov.w	r0, #256	; 0x100
 800b2a6:	f7f6 ffa9 	bl	80021fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800b2aa:	bf00      	nop
 800b2ac:	bd80      	pop	{r7, pc}
 800b2ae:	bf00      	nop
 800b2b0:	20000434 	.word	0x20000434
 800b2b4:	2000043c 	.word	0x2000043c

0800b2b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	// If the interrupt occurs it means that IMU_INT failed and sample is not set !
	sample = 1;
 800b2bc:	4b06      	ldr	r3, [pc, #24]	; (800b2d8 <TIM3_IRQHandler+0x20>)
 800b2be:	2201      	movs	r2, #1
 800b2c0:	601a      	str	r2, [r3, #0]
	err_msg |= ERR_LOOP_TIME;
 800b2c2:	4b06      	ldr	r3, [pc, #24]	; (800b2dc <TIM3_IRQHandler+0x24>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2ca:	4a04      	ldr	r2, [pc, #16]	; (800b2dc <TIM3_IRQHandler+0x24>)
 800b2cc:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800b2ce:	4804      	ldr	r0, [pc, #16]	; (800b2e0 <TIM3_IRQHandler+0x28>)
 800b2d0:	f7fb f903 	bl	80064da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800b2d4:	bf00      	nop
 800b2d6:	bd80      	pop	{r7, pc}
 800b2d8:	2000043c 	.word	0x2000043c
 800b2dc:	20000440 	.word	0x20000440
 800b2e0:	20002680 	.word	0x20002680

0800b2e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800b2e8:	4802      	ldr	r0, [pc, #8]	; (800b2f4 <DMA2_Stream0_IRQHandler+0x10>)
 800b2ea:	f7f6 fb73 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800b2ee:	bf00      	nop
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	20002820 	.word	0x20002820

0800b2f8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800b2fc:	4802      	ldr	r0, [pc, #8]	; (800b308 <DMA2_Stream1_IRQHandler+0x10>)
 800b2fe:	f7f6 fb69 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800b302:	bf00      	nop
 800b304:	bd80      	pop	{r7, pc}
 800b306:	bf00      	nop
 800b308:	200024b4 	.word	0x200024b4

0800b30c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800b310:	4802      	ldr	r0, [pc, #8]	; (800b31c <DMA2_Stream2_IRQHandler+0x10>)
 800b312:	f7f6 fb5f 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800b316:	bf00      	nop
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	200029bc 	.word	0x200029bc

0800b320 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800b324:	4802      	ldr	r0, [pc, #8]	; (800b330 <DMA2_Stream6_IRQHandler+0x10>)
 800b326:	f7f6 fb55 	bl	80019d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800b32a:	bf00      	nop
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	20002778 	.word	0x20002778

0800b334 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b334:	b480      	push	{r7}
 800b336:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b338:	4a16      	ldr	r2, [pc, #88]	; (800b394 <SystemInit+0x60>)
 800b33a:	4b16      	ldr	r3, [pc, #88]	; (800b394 <SystemInit+0x60>)
 800b33c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b340:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b344:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800b348:	4a13      	ldr	r2, [pc, #76]	; (800b398 <SystemInit+0x64>)
 800b34a:	4b13      	ldr	r3, [pc, #76]	; (800b398 <SystemInit+0x64>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f043 0301 	orr.w	r3, r3, #1
 800b352:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b354:	4b10      	ldr	r3, [pc, #64]	; (800b398 <SystemInit+0x64>)
 800b356:	2200      	movs	r2, #0
 800b358:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800b35a:	4a0f      	ldr	r2, [pc, #60]	; (800b398 <SystemInit+0x64>)
 800b35c:	4b0e      	ldr	r3, [pc, #56]	; (800b398 <SystemInit+0x64>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800b364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b368:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800b36a:	4b0b      	ldr	r3, [pc, #44]	; (800b398 <SystemInit+0x64>)
 800b36c:	4a0b      	ldr	r2, [pc, #44]	; (800b39c <SystemInit+0x68>)
 800b36e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800b370:	4a09      	ldr	r2, [pc, #36]	; (800b398 <SystemInit+0x64>)
 800b372:	4b09      	ldr	r3, [pc, #36]	; (800b398 <SystemInit+0x64>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b37a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800b37c:	4b06      	ldr	r3, [pc, #24]	; (800b398 <SystemInit+0x64>)
 800b37e:	2200      	movs	r2, #0
 800b380:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b382:	4b04      	ldr	r3, [pc, #16]	; (800b394 <SystemInit+0x60>)
 800b384:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b388:	609a      	str	r2, [r3, #8]
#endif
}
 800b38a:	bf00      	nop
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr
 800b394:	e000ed00 	.word	0xe000ed00
 800b398:	40023800 	.word	0x40023800
 800b39c:	24003010 	.word	0x24003010

0800b3a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800b3a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b3d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b3a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b3a6:	e003      	b.n	800b3b0 <LoopCopyDataInit>

0800b3a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b3a8:	4b0c      	ldr	r3, [pc, #48]	; (800b3dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b3aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b3ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b3ae:	3104      	adds	r1, #4

0800b3b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b3b0:	480b      	ldr	r0, [pc, #44]	; (800b3e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b3b2:	4b0c      	ldr	r3, [pc, #48]	; (800b3e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b3b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b3b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b3b8:	d3f6      	bcc.n	800b3a8 <CopyDataInit>
  ldr  r2, =_sbss
 800b3ba:	4a0b      	ldr	r2, [pc, #44]	; (800b3e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b3bc:	e002      	b.n	800b3c4 <LoopFillZerobss>

0800b3be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b3be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b3c0:	f842 3b04 	str.w	r3, [r2], #4

0800b3c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b3c4:	4b09      	ldr	r3, [pc, #36]	; (800b3ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b3c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b3c8:	d3f9      	bcc.n	800b3be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b3ca:	f7ff ffb3 	bl	800b334 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b3ce:	f000 f817 	bl	800b400 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b3d2:	f7fe fa13 	bl	80097fc <main>
  bx  lr    
 800b3d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b3d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b3dc:	0800b74c 	.word	0x0800b74c
  ldr  r0, =_sdata
 800b3e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b3e4:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 800b3e8:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 800b3ec:	20002adc 	.word	0x20002adc

0800b3f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b3f0:	e7fe      	b.n	800b3f0 <ADC_IRQHandler>
	...

0800b3f4 <__errno>:
 800b3f4:	4b01      	ldr	r3, [pc, #4]	; (800b3fc <__errno+0x8>)
 800b3f6:	6818      	ldr	r0, [r3, #0]
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	20000020 	.word	0x20000020

0800b400 <__libc_init_array>:
 800b400:	b570      	push	{r4, r5, r6, lr}
 800b402:	4e0d      	ldr	r6, [pc, #52]	; (800b438 <__libc_init_array+0x38>)
 800b404:	4c0d      	ldr	r4, [pc, #52]	; (800b43c <__libc_init_array+0x3c>)
 800b406:	1ba4      	subs	r4, r4, r6
 800b408:	10a4      	asrs	r4, r4, #2
 800b40a:	2500      	movs	r5, #0
 800b40c:	42a5      	cmp	r5, r4
 800b40e:	d109      	bne.n	800b424 <__libc_init_array+0x24>
 800b410:	4e0b      	ldr	r6, [pc, #44]	; (800b440 <__libc_init_array+0x40>)
 800b412:	4c0c      	ldr	r4, [pc, #48]	; (800b444 <__libc_init_array+0x44>)
 800b414:	f000 f938 	bl	800b688 <_init>
 800b418:	1ba4      	subs	r4, r4, r6
 800b41a:	10a4      	asrs	r4, r4, #2
 800b41c:	2500      	movs	r5, #0
 800b41e:	42a5      	cmp	r5, r4
 800b420:	d105      	bne.n	800b42e <__libc_init_array+0x2e>
 800b422:	bd70      	pop	{r4, r5, r6, pc}
 800b424:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b428:	4798      	blx	r3
 800b42a:	3501      	adds	r5, #1
 800b42c:	e7ee      	b.n	800b40c <__libc_init_array+0xc>
 800b42e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b432:	4798      	blx	r3
 800b434:	3501      	adds	r5, #1
 800b436:	e7f2      	b.n	800b41e <__libc_init_array+0x1e>
 800b438:	0800b744 	.word	0x0800b744
 800b43c:	0800b744 	.word	0x0800b744
 800b440:	0800b744 	.word	0x0800b744
 800b444:	0800b748 	.word	0x0800b748

0800b448 <memcpy>:
 800b448:	b510      	push	{r4, lr}
 800b44a:	1e43      	subs	r3, r0, #1
 800b44c:	440a      	add	r2, r1
 800b44e:	4291      	cmp	r1, r2
 800b450:	d100      	bne.n	800b454 <memcpy+0xc>
 800b452:	bd10      	pop	{r4, pc}
 800b454:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b45c:	e7f7      	b.n	800b44e <memcpy+0x6>

0800b45e <memset>:
 800b45e:	4402      	add	r2, r0
 800b460:	4603      	mov	r3, r0
 800b462:	4293      	cmp	r3, r2
 800b464:	d100      	bne.n	800b468 <memset+0xa>
 800b466:	4770      	bx	lr
 800b468:	f803 1b01 	strb.w	r1, [r3], #1
 800b46c:	e7f9      	b.n	800b462 <memset+0x4>
	...

0800b470 <sqrt>:
 800b470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b474:	ed2d 8b02 	vpush	{d8}
 800b478:	b08b      	sub	sp, #44	; 0x2c
 800b47a:	ec55 4b10 	vmov	r4, r5, d0
 800b47e:	f000 f851 	bl	800b524 <__ieee754_sqrt>
 800b482:	4b26      	ldr	r3, [pc, #152]	; (800b51c <sqrt+0xac>)
 800b484:	eeb0 8a40 	vmov.f32	s16, s0
 800b488:	eef0 8a60 	vmov.f32	s17, s1
 800b48c:	f993 6000 	ldrsb.w	r6, [r3]
 800b490:	1c73      	adds	r3, r6, #1
 800b492:	d02a      	beq.n	800b4ea <sqrt+0x7a>
 800b494:	4622      	mov	r2, r4
 800b496:	462b      	mov	r3, r5
 800b498:	4620      	mov	r0, r4
 800b49a:	4629      	mov	r1, r5
 800b49c:	f7f5 fb06 	bl	8000aac <__aeabi_dcmpun>
 800b4a0:	4607      	mov	r7, r0
 800b4a2:	bb10      	cbnz	r0, 800b4ea <sqrt+0x7a>
 800b4a4:	f04f 0800 	mov.w	r8, #0
 800b4a8:	f04f 0900 	mov.w	r9, #0
 800b4ac:	4642      	mov	r2, r8
 800b4ae:	464b      	mov	r3, r9
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	4629      	mov	r1, r5
 800b4b4:	f7f5 fad2 	bl	8000a5c <__aeabi_dcmplt>
 800b4b8:	b1b8      	cbz	r0, 800b4ea <sqrt+0x7a>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	9300      	str	r3, [sp, #0]
 800b4be:	4b18      	ldr	r3, [pc, #96]	; (800b520 <sqrt+0xb0>)
 800b4c0:	9301      	str	r3, [sp, #4]
 800b4c2:	9708      	str	r7, [sp, #32]
 800b4c4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b4c8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b4cc:	b9b6      	cbnz	r6, 800b4fc <sqrt+0x8c>
 800b4ce:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b4d2:	4668      	mov	r0, sp
 800b4d4:	f000 f8d6 	bl	800b684 <matherr>
 800b4d8:	b1d0      	cbz	r0, 800b510 <sqrt+0xa0>
 800b4da:	9b08      	ldr	r3, [sp, #32]
 800b4dc:	b11b      	cbz	r3, 800b4e6 <sqrt+0x76>
 800b4de:	f7ff ff89 	bl	800b3f4 <__errno>
 800b4e2:	9b08      	ldr	r3, [sp, #32]
 800b4e4:	6003      	str	r3, [r0, #0]
 800b4e6:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b4ea:	eeb0 0a48 	vmov.f32	s0, s16
 800b4ee:	eef0 0a68 	vmov.f32	s1, s17
 800b4f2:	b00b      	add	sp, #44	; 0x2c
 800b4f4:	ecbd 8b02 	vpop	{d8}
 800b4f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4fc:	4642      	mov	r2, r8
 800b4fe:	464b      	mov	r3, r9
 800b500:	4640      	mov	r0, r8
 800b502:	4649      	mov	r1, r9
 800b504:	f7f5 f962 	bl	80007cc <__aeabi_ddiv>
 800b508:	2e02      	cmp	r6, #2
 800b50a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b50e:	d1e0      	bne.n	800b4d2 <sqrt+0x62>
 800b510:	f7ff ff70 	bl	800b3f4 <__errno>
 800b514:	2321      	movs	r3, #33	; 0x21
 800b516:	6003      	str	r3, [r0, #0]
 800b518:	e7df      	b.n	800b4da <sqrt+0x6a>
 800b51a:	bf00      	nop
 800b51c:	20000084 	.word	0x20000084
 800b520:	0800b734 	.word	0x0800b734

0800b524 <__ieee754_sqrt>:
 800b524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b528:	ec55 4b10 	vmov	r4, r5, d0
 800b52c:	4e54      	ldr	r6, [pc, #336]	; (800b680 <__ieee754_sqrt+0x15c>)
 800b52e:	43ae      	bics	r6, r5
 800b530:	ee10 0a10 	vmov	r0, s0
 800b534:	462b      	mov	r3, r5
 800b536:	462a      	mov	r2, r5
 800b538:	4621      	mov	r1, r4
 800b53a:	d113      	bne.n	800b564 <__ieee754_sqrt+0x40>
 800b53c:	ee10 2a10 	vmov	r2, s0
 800b540:	462b      	mov	r3, r5
 800b542:	ee10 0a10 	vmov	r0, s0
 800b546:	4629      	mov	r1, r5
 800b548:	f7f5 f816 	bl	8000578 <__aeabi_dmul>
 800b54c:	4602      	mov	r2, r0
 800b54e:	460b      	mov	r3, r1
 800b550:	4620      	mov	r0, r4
 800b552:	4629      	mov	r1, r5
 800b554:	f7f4 fe5e 	bl	8000214 <__adddf3>
 800b558:	4604      	mov	r4, r0
 800b55a:	460d      	mov	r5, r1
 800b55c:	ec45 4b10 	vmov	d0, r4, r5
 800b560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b564:	2d00      	cmp	r5, #0
 800b566:	dc10      	bgt.n	800b58a <__ieee754_sqrt+0x66>
 800b568:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b56c:	4330      	orrs	r0, r6
 800b56e:	d0f5      	beq.n	800b55c <__ieee754_sqrt+0x38>
 800b570:	b15d      	cbz	r5, 800b58a <__ieee754_sqrt+0x66>
 800b572:	ee10 2a10 	vmov	r2, s0
 800b576:	462b      	mov	r3, r5
 800b578:	4620      	mov	r0, r4
 800b57a:	4629      	mov	r1, r5
 800b57c:	f7f4 fe48 	bl	8000210 <__aeabi_dsub>
 800b580:	4602      	mov	r2, r0
 800b582:	460b      	mov	r3, r1
 800b584:	f7f5 f922 	bl	80007cc <__aeabi_ddiv>
 800b588:	e7e6      	b.n	800b558 <__ieee754_sqrt+0x34>
 800b58a:	151b      	asrs	r3, r3, #20
 800b58c:	d10c      	bne.n	800b5a8 <__ieee754_sqrt+0x84>
 800b58e:	2a00      	cmp	r2, #0
 800b590:	d06d      	beq.n	800b66e <__ieee754_sqrt+0x14a>
 800b592:	2000      	movs	r0, #0
 800b594:	02d6      	lsls	r6, r2, #11
 800b596:	d56e      	bpl.n	800b676 <__ieee754_sqrt+0x152>
 800b598:	1e44      	subs	r4, r0, #1
 800b59a:	1b1b      	subs	r3, r3, r4
 800b59c:	f1c0 0420 	rsb	r4, r0, #32
 800b5a0:	fa21 f404 	lsr.w	r4, r1, r4
 800b5a4:	4322      	orrs	r2, r4
 800b5a6:	4081      	lsls	r1, r0
 800b5a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b5ac:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b5b0:	07dd      	lsls	r5, r3, #31
 800b5b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b5b6:	bf42      	ittt	mi
 800b5b8:	0052      	lslmi	r2, r2, #1
 800b5ba:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800b5be:	0049      	lslmi	r1, r1, #1
 800b5c0:	1058      	asrs	r0, r3, #1
 800b5c2:	2500      	movs	r5, #0
 800b5c4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800b5c8:	441a      	add	r2, r3
 800b5ca:	0049      	lsls	r1, r1, #1
 800b5cc:	2316      	movs	r3, #22
 800b5ce:	462c      	mov	r4, r5
 800b5d0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b5d4:	19a7      	adds	r7, r4, r6
 800b5d6:	4297      	cmp	r7, r2
 800b5d8:	bfde      	ittt	le
 800b5da:	1bd2      	suble	r2, r2, r7
 800b5dc:	19bc      	addle	r4, r7, r6
 800b5de:	19ad      	addle	r5, r5, r6
 800b5e0:	0052      	lsls	r2, r2, #1
 800b5e2:	3b01      	subs	r3, #1
 800b5e4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800b5e8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b5ec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b5f0:	d1f0      	bne.n	800b5d4 <__ieee754_sqrt+0xb0>
 800b5f2:	f04f 0e20 	mov.w	lr, #32
 800b5f6:	469c      	mov	ip, r3
 800b5f8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b5fc:	42a2      	cmp	r2, r4
 800b5fe:	eb06 070c 	add.w	r7, r6, ip
 800b602:	dc02      	bgt.n	800b60a <__ieee754_sqrt+0xe6>
 800b604:	d112      	bne.n	800b62c <__ieee754_sqrt+0x108>
 800b606:	428f      	cmp	r7, r1
 800b608:	d810      	bhi.n	800b62c <__ieee754_sqrt+0x108>
 800b60a:	2f00      	cmp	r7, #0
 800b60c:	eb07 0c06 	add.w	ip, r7, r6
 800b610:	da34      	bge.n	800b67c <__ieee754_sqrt+0x158>
 800b612:	f1bc 0f00 	cmp.w	ip, #0
 800b616:	db31      	blt.n	800b67c <__ieee754_sqrt+0x158>
 800b618:	f104 0801 	add.w	r8, r4, #1
 800b61c:	1b12      	subs	r2, r2, r4
 800b61e:	428f      	cmp	r7, r1
 800b620:	bf88      	it	hi
 800b622:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b626:	1bc9      	subs	r1, r1, r7
 800b628:	4433      	add	r3, r6
 800b62a:	4644      	mov	r4, r8
 800b62c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800b630:	f1be 0e01 	subs.w	lr, lr, #1
 800b634:	443a      	add	r2, r7
 800b636:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b63a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b63e:	d1dd      	bne.n	800b5fc <__ieee754_sqrt+0xd8>
 800b640:	430a      	orrs	r2, r1
 800b642:	d006      	beq.n	800b652 <__ieee754_sqrt+0x12e>
 800b644:	1c5c      	adds	r4, r3, #1
 800b646:	bf13      	iteet	ne
 800b648:	3301      	addne	r3, #1
 800b64a:	3501      	addeq	r5, #1
 800b64c:	4673      	moveq	r3, lr
 800b64e:	f023 0301 	bicne.w	r3, r3, #1
 800b652:	106a      	asrs	r2, r5, #1
 800b654:	085b      	lsrs	r3, r3, #1
 800b656:	07e9      	lsls	r1, r5, #31
 800b658:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b65c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b660:	bf48      	it	mi
 800b662:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b666:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800b66a:	461c      	mov	r4, r3
 800b66c:	e776      	b.n	800b55c <__ieee754_sqrt+0x38>
 800b66e:	0aca      	lsrs	r2, r1, #11
 800b670:	3b15      	subs	r3, #21
 800b672:	0549      	lsls	r1, r1, #21
 800b674:	e78b      	b.n	800b58e <__ieee754_sqrt+0x6a>
 800b676:	0052      	lsls	r2, r2, #1
 800b678:	3001      	adds	r0, #1
 800b67a:	e78b      	b.n	800b594 <__ieee754_sqrt+0x70>
 800b67c:	46a0      	mov	r8, r4
 800b67e:	e7cd      	b.n	800b61c <__ieee754_sqrt+0xf8>
 800b680:	7ff00000 	.word	0x7ff00000

0800b684 <matherr>:
 800b684:	2000      	movs	r0, #0
 800b686:	4770      	bx	lr

0800b688 <_init>:
 800b688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b68a:	bf00      	nop
 800b68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b68e:	bc08      	pop	{r3}
 800b690:	469e      	mov	lr, r3
 800b692:	4770      	bx	lr

0800b694 <_fini>:
 800b694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b696:	bf00      	nop
 800b698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b69a:	bc08      	pop	{r3}
 800b69c:	469e      	mov	lr, r3
 800b69e:	4770      	bx	lr
