{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461117137392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461117137395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 18:52:17 2016 " "Processing started: Tue Apr 19 18:52:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461117137395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461117137395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461117137395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1461117137680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7Seg.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/BCDto7Seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461117145728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461117145728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 Part6.v(27) " "Verilog HDL Declaration information at Part6.v(27): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461117145729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 Part6.v(18) " "Verilog HDL Declaration information at Part6.v(18): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461117145729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 Part6.v(19) " "Verilog HDL Declaration information at Part6.v(19): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461117145729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 Part6.v(20) " "Verilog HDL Declaration information at Part6.v(20): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461117145729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 1 1 " "Found 1 design units, including 1 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part6 " "Found entity 1: Part6" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461117145729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461117145729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdadder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDAdder_2 " "Found entity 1: BCDAdder_2" {  } { { "BCDAdder_2.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/BCDAdder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461117145731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461117145731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part6 " "Elaborating entity \"Part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461117145760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:B0 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:B0\"" {  } { { "Part6.v" "B0" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461117145770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDAdder_2 BCDAdder_2:a0 " "Elaborating entity \"BCDAdder_2\" for hierarchy \"BCDAdder_2:a0\"" {  } { { "Part6.v" "a0" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461117145781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCDAdder_2.v(18) " "Verilog HDL assignment warning at BCDAdder_2.v(18): truncated value with size 32 to match size of target (4)" {  } { { "BCDAdder_2.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/BCDAdder_2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461117145781 "|Part6|BCDAdder_2:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 BCDAdder_2.v(22) " "Verilog HDL assignment warning at BCDAdder_2.v(22): truncated value with size 5 to match size of target (4)" {  } { { "BCDAdder_2.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/BCDAdder_2.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461117145781 "|Part6|BCDAdder_2:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCDAdder_2.v(28) " "Verilog HDL assignment warning at BCDAdder_2.v(28): truncated value with size 32 to match size of target (4)" {  } { { "BCDAdder_2.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/BCDAdder_2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461117145782 "|Part6|BCDAdder_2:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 BCDAdder_2.v(32) " "Verilog HDL assignment warning at BCDAdder_2.v(32): truncated value with size 5 to match size of target (4)" {  } { { "BCDAdder_2.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/BCDAdder_2.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461117145782 "|Part6|BCDAdder_2:a0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461117146313 "|Part6|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461117146313 "|Part6|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Part6.v" "" { Text "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/Part6.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461117146313 "|Part6|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461117146313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461117146393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/output_files/Part6.map.smsg " "Generated suppressed messages file C:/Users/Zeeshan/Google Drive/S16/TCES 330/HW2/Part6/output_files/Part6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461117146770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461117146910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461117146910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461117146958 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461117146958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461117146958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461117146958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461117146982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 18:52:26 2016 " "Processing ended: Tue Apr 19 18:52:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461117146982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461117146982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461117146982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461117146982 ""}
