INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module default_axi_full_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/6904/hdl/default_axi_full_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module default_axi_full_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_default_axi_full_master_0_0/sim/design_1_default_axi_full_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_default_axi_full_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
