set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNIFUB12[0] 886 171
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 962 180
set_location Controler_0/ADI_SPI_1/data_counter[15] 964 175
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 956 211
set_location Controler_0/ADI_SPI_0/addr_counter[19] 992 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5] 925 180
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 845 195
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 940 183
set_location Controler_0/ADI_SPI_0/data_counter[12] 949 172
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13] 935 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 958 168
set_location Controler_0/ADI_SPI_0/data_counter[25] 962 172
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 958 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 911 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 943 222
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 945 210
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 976 195
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO_0[2] 880 168
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 865 180
set_location Controler_0/Command_Decoder_0/counter[28] 868 193
set_location Controler_0/System_Controler_0/state_reg_ns_i_i_a2_1[1] 913 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 951 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 885 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 901 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 992 211
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNIAM1S1[2] 897 168
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 968 199
set_location Controler_0/Answer_Encoder_0/periph_data[16] 977 198
set_location Controler_0/ADI_SPI_0/addr_counter[10] 983 172
set_location Controler_0/REGISTERS_0/state_reg[4] 917 184
set_location Controler_0/ADI_SPI_0/data_counter[21] 958 172
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 914 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 995 211
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 939 184
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2 950 210
set_location Controler_0/Answer_Encoder_0/periph_data_9_1 975 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 881 181
set_location Controler_0/ADI_SPI_0/data_counter[15] 952 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 910 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 900 181
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 941 175
set_location Controler_0/ADI_SPI_0/addr_counter[9] 982 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 912 180
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 980 208
set_location Controler_0/Answer_Encoder_0/periph_data[7] 964 198
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNIHD6I[0] 879 168
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1004 172
set_location Controler_0/ADI_SPI_1/addr_counter[8] 981 181
set_location Controler_0/Command_Decoder_0/state_reg[9] 875 190
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 884 169
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 986 174
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 946 183
set_location Controler_0/ADI_SPI_0/data_counter[11] 948 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 991 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 868 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 998 211
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[11] 934 186
set_location Controler_0/Answer_Encoder_0/periph_data[6] 970 198
set_location Controler_0/ADI_SPI_0/counter_3[3] 933 171
set_location Controler_0/Answer_Encoder_0/periph_data[8] 994 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 951 213
set_location Controler_0/Answer_Encoder_0/periph_data_5_1 987 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 944 210
set_location Controler_0/Command_Decoder_0/counter[20] 860 193
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 954 184
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 930 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 854 181
set_location Controler_0/ADI_SPI_0/counter_3[1] 924 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 993 211
set_location Controler_0/ADI_SPI_0/addr_counter[25] 998 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 888 183
set_location Controler_0/Answer_Encoder_0/periph_data_1[10] 993 195
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 949 183
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 989 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUT5S[0] 830 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 853 181
set_location Controler_0/Answer_Encoder_0/periph_data[3] 966 198
set_location Controler_0/Answer_Encoder_0/periph_data_6[13] 988 195
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 925 184
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 929 174
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 951 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 868 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 871 184
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 944 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1001 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 867 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 893 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 946 211
set_location Controler_0/Answer_Encoder_0/periph_data_18_1 964 180
set_location Controler_0/ADI_SPI_1/counter[0] 913 172
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 947 174
set_location Controler_0/Command_Decoder_0/decode_vector[2] 895 190
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 922 187
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 938 175
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 882 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 909 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 938 168
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 966 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 888 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 943 210
set_location Controler_0/Answer_Encoder_0/periph_data[2] 963 198
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 931 183
set_location Controler_0/System_Controler_0/un4_read_signal_3 909 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 873 184
set_location Controler_0/ADI_SPI_1/addr_counter[6] 979 181
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 959 211
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 979 208
set_location Controler_0/ADI_SPI_1/divider_enable 921 175
set_location Controler_0/Answer_Encoder_0/periph_data_6[15] 990 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 940 211
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0.m9 890 186
set_location Controler_0/ADI_SPI_1/addr_counter[20] 993 181
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 872 193
set_location Controler_0/Command_Decoder_0/counter[9] 849 193
set_location Controler_0/Command_Decoder_0/decode_vector[5] 896 190
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[7] 930 183
set_location Controler_0/ADI_SPI_0/counter[4] 928 172
set_location Controler_0/ADI_SPI_1/busy 940 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 959 222
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 994 211
set_location Controler_0/Command_Decoder_0/counter[21] 861 193
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 919 189
set_location Controler_0/ADI_SPI_0/state_reg[1] 955 169
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 856 181
set_location Controler_0/ADI_SPI_1/addr_counter[12] 985 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 880 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 880 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1000 211
set_location Controler_0/ADI_SPI_1/addr_counter[7] 980 181
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1000 172
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 978 195
set_location Controler_0/ADI_SPI_1/data_counter[21] 970 175
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 884 187
set_location Controler_0/ADI_SPI_0/data_counter[0] 937 172
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 916 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1008 210
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 991 168
set_location Controler_0/ADI_SPI_1/data_counter[30] 979 175
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 921 186
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 941 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 891 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 952 168
set_location Controler_0/ADI_SPI_1/addr_counter[16] 989 181
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 943 184
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 922 174
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 937 180
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 866 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1003 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 865 184
set_location Controler_0/Answer_Encoder_0/periph_data[1] 968 198
set_location Controler_0/ADI_SPI_0/addr_counter[8] 981 172
set_location Controler_0/ADI_SPI_0/data_counter[27] 964 172
set_location Controler_0/Answer_Encoder_0/periph_data[9] 988 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 970 171
set_location Controler_0/ADI_SPI_1/data_counter[11] 960 175
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 952 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 908 181
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 972 208
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 945 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 999 211
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 964 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 942 222
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4] 884 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 943 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 955 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 866 180
set_location Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2 885 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 937 223
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 898 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 952 214
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 914 180
set_location Controler_0/Answer_Encoder_0/periph_data_6[9] 992 198
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 971 198
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO_0 937 174
set_location Controler_0/Answer_Encoder_0/periph_data[21] 982 201
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 881 169
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 942 210
set_location Controler_0/ADI_SPI_0/data_counter[17] 954 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1005 211
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 886 168
set_location Controler_0/Answer_Encoder_0/periph_data[22] 973 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1006 208
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1] 959 210
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 914 171
set_location Controler_0/ADI_SPI_0/data_counter[5] 942 172
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 878 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 941 222
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 936 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 940 222
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 951 181
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 983 174
set_location Controler_0/ADI_SPI_1/counter_3[0] 913 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 855 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1007 211
set_location Controler_0/Command_Decoder_0/decode_vector[3] 888 190
set_location Controler_0/Command_Decoder_0/counter[30] 870 193
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 989 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 872 181
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[6] 974 201
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 946 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1002 208
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 990 168
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC93S[0] 849 183
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 936 175
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 878 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 894 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 889 183
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 950 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1010 210
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQP5S[0] 865 174
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 910 186
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 980 207
set_location Controler_0/ADI_SPI_0/addr_counter[6] 979 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_0_a2_0[6] 864 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 887 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 957 223
set_location Controler_0/ADI_SPI_0/data_counter[24] 961 172
set_location Controler_0/ADI_SPI_1/addr_counter[5] 978 181
set_location Controler_0/ADI_SPI_1/counter[2] 914 175
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 928 187
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 884 168
set_location Controler_0/ADI_SPI_1/sdio_cl 943 181
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 876 168
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 877 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1003 208
set_location Controler_0/ADI_SPI_0/addr_counter[15] 988 172
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 946 174
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 933 187
set_location Controler_0/Answer_Encoder_0/periph_data[11] 984 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 883 181
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 966 180
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 929 183
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 981 199
set_location Controler_0/Answer_Encoder_0/periph_data[12] 986 198
set_location Controler_0/Command_Decoder_0/counter[8] 848 193
set_location Controler_0/ADI_SPI_0/data_counter[14] 951 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 876 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 886 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI006S[0] 844 180
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 966 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 923 187
set_location Controler_0/ADI_SPI_1/counter[6] 918 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 903 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 997 211
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 846 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 872 184
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_21 900 186
set_location Controler_0/ADI_SPI_0/data_counter[28] 965 172
set_location Controler_0/ADI_SPI_0/addr_counter[7] 980 172
set_location Controler_0/ADI_SPI_1/state_reg[2] 946 181
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 971 180
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 972 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 870 180
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 939 180
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 853 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 882 181
set_location Controler_0/ADI_SPI_0/counter[1] 924 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 949 223
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 910 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1004 208
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa 933 183
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 956 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 884 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 956 214
set_location Controler_0/ADI_SPI_0/data_counter[18] 955 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 874 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 917 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOL3S[0] 781 183
set_location Controler_0/Command_Decoder_0/counter[31] 871 193
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 855 174
set_location Controler_0/ADI_SPI_1/addr_counter[10] 983 181
set_location Controler_0/ADI_SPI_1/counter[4] 916 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 862 195
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 835 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1005 208
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1000 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 871 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 870 184
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 991 198
set_location Controler_0/ADI_SPI_1/counter[3] 923 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 895 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISR5S[0] 855 183
set_location Controler_0/Command_Decoder_0/counter[23] 863 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNION5S[0] 824 180
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 979 196
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 946 180
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 950 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 971 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 877 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 893 187
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 891 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 892 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 944 211
set_location Controler_0/ADI_SPI_0/data_counter[29] 966 172
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 991 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 896 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 878 184
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 952 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 937 168
set_location Controler_0/ADI_SPI_0/addr_counter[17] 990 172
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 919 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 989 168
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 948 181
set_location Controler_0/ADI_SPI_1/counter[8] 920 175
set_location Controler_0/ADI_SPI_0/data_counter[20] 957 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 952 223
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 959 223
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 902 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 911 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 953 214
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0] 878 189
set_location Controler_0/Command_Decoder_0/counter[22] 862 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 950 223
set_location Controler_0/ADI_SPI_0/data_counter[19] 956 172
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 919 187
set_location Controler_0/Command_Decoder_0/state_reg[2] 868 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 871 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 955 223
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 924 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 906 181
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0 938 180
set_location Controler_0/ADI_SPI_0/addr_counter[5] 978 172
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 979 207
set_location Controler_0/ADI_SPI_1/addr_counter[0] 973 181
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_14 942 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 900 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 958 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1004 211
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 873 181
set_location Controler_0/ADI_SPI_0/addr_counter[26] 999 172
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 982 174
set_location Controler_0/ADI_SPI_1/addr_counter[4] 977 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 885 181
set_location Controler_0/ADI_SPI_0/data_counter[10] 947 172
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 875 174
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 896 181
set_location Controler_0/Command_Decoder_0/counter[26] 866 193
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 957 181
set_location Controler_0/Command_Decoder_0/counter[3] 843 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 905 181
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 841 183
set_location Controler_0/ADI_SPI_0/state_reg[0] 954 169
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 988 174
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 926 184
set_location Controler_0/System_Controler_0/state_reg[4] 912 184
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 937 211
set_location Controler_0/Command_Decoder_0/counter[24] 864 193
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 878 169
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 897 184
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 939 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 883 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 903 184
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 934 180
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 994 199
set_location Controler_0/ADI_SPI_1/data_counter[28] 977 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1006 211
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 973 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 969 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 918 180
set_location Controler_0/System_Controler_0/state_reg[2] 922 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 941 210
set_location Controler_0/Command_Decoder_0/state_reg[3] 871 190
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 980 202
set_location Controler_0/ADI_SPI_0/addr_counter[21] 994 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 915 180
set_location Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2 869 186
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 876 189
set_location Controler_0/ADI_SPI_0/divider_enable 925 175
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 942 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 957 211
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4] 893 189
set_location Controler_0/Answer_Encoder_0/periph_data_29_1 982 195
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 851 183
set_location Controler_0/System_Controler_0/un4_read_signal 906 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 987 211
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 865 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1002 211
set_location Controler_0/Command_Decoder_0/counter[0] 844 196
set_location Controler_0/ADI_SPI_1/data_counter[18] 967 175
set_location Controler_0/ADI_SPI_0/counter[3] 933 172
set_location Controler_0/System_Controler_0/state_reg[3] 916 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMH1S[0] 784 183
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 970 181
set_location Controler_0/REGISTERS_0/state_reg[0] 914 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 986 211
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 987 174
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1004 181
set_location Controler_0/ADI_SPI_1/data_counter[0] 949 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 941 223
set_location Controler_0/Command_Decoder_0/counter[6] 846 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 867 189
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 890 172
set_location Controler_0/ADI_SPI_1/counter[7] 919 175
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 941 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 867 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 923 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 888 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 894 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 948 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 948 223
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 981 174
set_location Controler_0/Command_Decoder_0/decode_vector_10_5dflt 896 189
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 844 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1001 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 862 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 926 187
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 924 184
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 891 169
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 922 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 912 190
set_location Controler_0/Command_Decoder_0/decode_vector_Z[1] 897 190
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 981 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 936 223
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 988 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1016 211
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 896 169
set_location Controler_0/REGISTERS_0/state_reg[1] 921 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 938 223
set_location Controler_0/ADI_SPI_1/state_reg[0] 941 181
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 872 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 905 187
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 919 183
set_location Controler_0/ADI_SPI_0/assert_data_RNO 925 174
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 959 184
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 878 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1012 211
set_location Controler_0/ADI_SPI_0/data_counter[8] 945 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 904 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 938 211
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 971 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 936 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 858 181
set_location Controler_0/ADI_SPI_1/addr_counter[23] 996 181
set_location Controler_0/Command_Decoder_0/counter[25] 865 193
set_location Controler_0/System_Controler_0/state_reg_RNO[0] 918 183
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1005 180
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 917 187
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 842 195
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 962 199
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 893 168
set_location Controler_0/Command_Decoder_0/decode_vector_10_1dflt 897 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 881 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 950 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 872 180
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 883 189
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 976 196
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNIU24C1[0] 894 168
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 976 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 940 210
set_location Controler_0/ADI_SPI_1/data_counter[5] 954 175
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 934 187
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 939 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 863 180
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1001 172
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 933 186
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 898 169
set_location Controler_0/Answer_Encoder_0/periph_data_25_1 969 198
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 847 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 859 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 983 202
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_RNI14TQ[2] 883 171
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 975 207
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 881 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 892 172
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10] 932 186
set_location Controler_0/ADI_SPI_0/addr_counter[0] 973 172
set_location Controler_0/ADI_SPI_0/addr_counter[4] 977 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 889 169
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 920 181
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 953 181
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 931 184
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 785 183
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[7] 938 183
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 932 187
set_location Controler_0/ADI_SPI_1/state_reg[1] 947 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 888 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1017 210
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 948 168
set_location Controler_0/Answer_Encoder_0/periph_data[18] 981 198
set_location Controler_0/ADI_SPI_1/addr_counter[17] 990 181
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 915 190
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1007 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 877 187
set_location Controler_0/Command_Decoder_0/decode_vector_10_2dflt 895 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1014 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 898 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 939 168
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 877 169
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 928 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 860 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 982 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 923 180
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 854 183
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 938 174
set_location Controler_0/Answer_Encoder_0/periph_data[23] 983 201
set_location Controler_0/ADI_SPI_1/addr_counter[3] 976 181
set_location Controler_0/Command_Decoder_0/HMCSPI_enable_cmd_i_i_a2 880 189
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 919 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0 953 210
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1026 202
set_location Controler_0/Command_Decoder_0/counter[19] 859 193
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 975 198
set_location Controler_0/System_Controler_0/state_reg[0] 918 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 989 211
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 882 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 861 181
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 956 180
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 921 174
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIF3S[0] 778 183
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 882 187
set_location Controler_0/ADI_SPI_0/state_reg[2] 952 169
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1024 202
set_location Controler_0/ADI_SPI_0/addr_counter[16] 989 172
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 840 195
set_location Controler_0/ADI_SPI_0/write_read_buffer 936 172
set_location Controler_0/Command_Decoder_0/counter[1] 841 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 957 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 909 187
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 878 172
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 968 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 957 222
set_location Controler_0/Answer_Encoder_0/periph_data_6[11] 985 195
set_location Controler_0/Command_Decoder_0/counter[2] 842 193
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 915 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 954 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 988 211
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_16 944 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 918 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 956 222
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_719_i 942 180
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 978 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 959 213
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1023 202
set_location Controler_0/REGISTERS_0/state_reg[5] 920 184
set_location Controler_0/ADI_SPI_1/addr_counter[1] 974 181
set_location Controler_0/Command_Decoder_0/decode_vector_10_4dflt 899 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 947 210
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 917 181
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 979 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 908 187
set_location Controler_0/Answer_Encoder_0/periph_data[13] 973 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 948 211
set_location Controler_0/ADI_SPI_0/addr_counter[11] 984 172
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 853 174
set_location Controler_0/ADI_SPI_1/addr_counter[24] 997 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 916 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 935 187
set_location Controler_0/Command_Decoder_0/counter[17] 857 193
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3 893 186
set_location Controler_0/Command_Decoder_0/cmd_ID[4] 885 187
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 927 174
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 873 189
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 898 187
set_location Controler_0/ADI_SPI_0/data_counter[31] 968 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 973 199
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIMCVG_0[0] 978 201
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQL1S[0] 847 183
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 967 181
set_location Controler_0/Answer_Encoder_0/periph_data_1[14] 992 195
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 981 196
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[9] 923 186
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0] 887 189
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 918 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1013 210
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 872 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 879 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 894 181
set_location Controler_0/Answer_Encoder_0/periph_data_17_1 960 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1007 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 957 210
set_location Controler_0/ADI_SPI_1/addr_counter[2] 975 181
set_location Controler_0/ADI_SPI_0/state_reg[4] 934 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 892 169
set_location Controler_0/ADI_SPI_0/busy 926 175
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 929 184
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 990 183
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 941 183
set_location Controler_0/ADI_SPI_1/write_read_buffer 930 181
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 927 184
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0.m10_1_0 899 186
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 894 172
set_location Controler_0/Command_Decoder_0/state_reg[7] 874 190
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 891 168
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 984 199
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 945 180
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10] 920 189
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 879 172
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 901 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 878 181
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 934 183
set_location Controler_0/Command_Decoder_0/state_reg[8] 873 190
set_location Controler_0/ADI_SPI_0/counter[7] 931 172
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 949 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 902 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 915 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 876 187
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2 954 210
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 918 189
set_location Controler_0/ADI_SPI_1/addr_counter[13] 986 181
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 950 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 938 222
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 889 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 877 181
set_location Controler_0/Answer_Encoder_0/periph_data[4] 961 198
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 917 189
set_location Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2 898 168
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1002 181
set_location Controler_0/Command_Decoder_0/state_reg_RNO[7] 874 189
set_location Controler_0/ADI_SPI_0/addr_counter[3] 976 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 953 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 957 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 956 213
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 940 180
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO_0 944 180
set_location Controler_0/System_Controler_0/state_reg[1] 923 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUR3S[0] 862 171
set_location Controler_0/ADI_SPI_0/addr_counter[18] 991 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 973 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 825 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 875 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 857 181
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 916 189
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0.m5 895 186
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 856 171
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 930 180
set_location Controler_0/ADI_SPI_0/data_counter[4] 941 172
set_location Controler_0/Answer_Encoder_0/periph_data[5] 962 198
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5] 885 189
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1022 202
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 972 202
set_location Controler_0/ADI_SPI_0/counter[6] 930 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 937 222
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 955 180
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 922 186
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 879 189
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt 888 189
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_RNIIOT21[0] 896 171
set_location Controler_0/REGISTERS_0/state_reg[2] 914 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 977 199
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 989 183
set_location Controler_0/ADI_SPI_0/sdio_1 943 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 907 187
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 936 184
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 880 172
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 988 183
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 893 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 907 183
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 875 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 899 181
set_location Controler_0/ADI_SPI_0/addr_counter[1] 974 172
set_location Controler_0/Command_Decoder_0/state_reg[6] 877 190
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 948 180
set_location Controler_0/Answer_Encoder_0/periph_data_10_1 957 183
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1003 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 953 222
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 897 183
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 951 180
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 956 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 890 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 891 187
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 897 186
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 979 195
set_location Controler_0/Command_Decoder_0/cmd_CDb 907 184
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 961 181
set_location Controler_0/ADI_SPI_0/addr_counter[23] 996 172
set_location Controler_0/ADI_SPI_1/data_counter[8] 957 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 907 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 906 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 902 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 958 214
set_location Controler_0/ADI_SPI_1/data_counter[31] 980 175
set_location Controler_0/ADI_SPI_0/data_counter[9] 946 172
set_location Controler_0/Answer_Encoder_0/periph_data_14_1 952 183
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 955 181
set_location Controler_0/ADI_SPI_1/data_counter[29] 978 175
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIMCVG_1[0] 980 201
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKJ5S[0] 834 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 939 211
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[5] 928 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 904 187
set_location Controler_0/ADI_SPI_0/data_counter[3] 940 172
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 869 180
set_location Controler_0/Command_Decoder_0/counter[5] 845 193
set_location Controler_0/Command_Decoder_0/decode_vector_10_6_0_.m10 889 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1009 210
set_location Controler_0/ADI_SPI_0/data_counter[7] 944 172
set_location Controler_0/System_Controler_0/state_reg_ns_i_i_a2[1] 912 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 919 180
set_location Controler_0/Answer_Encoder_0/periph_data[17] 974 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEB3S[0] 788 180
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 926 180
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 974 199
set_location Controler_0/Command_Decoder_0/counter[4] 844 193
set_location Controler_0/ADI_SPI_1/counter[1] 912 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 877 189
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 915 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 895 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 955 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 902 186
set_location Controler_0/ADI_SPI_0/addr_counter[2] 975 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 954 222
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_20 937 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 913 181
set_location Controler_0/ADI_SPI_1/data_counter[19] 968 175
set_location Controler_0/ADI_SPI_1/assert_data_RNO 927 180
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 986 168
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 972 199
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 936 174
set_location Controler_0/Command_Decoder_0/counter[18] 858 193
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[4] 927 183
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 992 168
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 942 175
set_location Controler_0/Answer_Encoder_0/state_reg[4] 973 208
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 921 180
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 973 195
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 818 180
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 954 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 953 223
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 873 180
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 954 180
set_location Controler_0/ADI_SPI_1/addr_counter[21] 994 181
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 945 174
set_location Controler_0/ADI_SPI_0/data_counter[2] 939 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 976 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 980 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 880 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 875 180
set_location Controler_0/ADI_SPI_1/counter[5] 917 175
set_location Controler_0/ADI_SPI_1/addr_counter[14] 987 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 892 181
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0] 956 210
set_location Controler_0/ADI_SPI_0/state_reg[3] 932 175
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIH5S[0] 873 174
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 947 183
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0 952 210
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGF5S[0] 863 183
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 986 199
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 925 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 955 213
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2 948 210
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[14] 930 186
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMJ3S[0] 860 183
set_location Controler_0/System_Controler_0/state_reg_RNO[2] 922 183
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIML5S[0] 857 171
set_location Controler_0/Command_Decoder_0/counter[10] 850 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 936 222
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 896 184
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13] 929 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 849 180
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 870 189
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_6 932 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 879 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 908 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 970 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 909 183
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 871 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 939 210
set_location Controler_0/ADI_SPI_1/addr_counter[25] 998 181
set_location Controler_0/ADI_SPI_1/data_counter[20] 969 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 886 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1011 210
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 902 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 898 186
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 938 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 909 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 920 180
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[9] 916 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 879 186
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N 707 175
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1006 171
set_location Controler_0/Command_Decoder_0/decode_vector_10_4dflt_1_0 898 189
set_location Controler_0/Command_Decoder_0/decode_vector_10_6_0_.m20 891 189
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 929 187
set_location Controler_0/ADI_SPI_0/addr_counter[24] 997 172
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 946 184
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 894 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 899 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 942 211
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 933 180
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 883 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 942 223
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1015 210
set_location Controler_0/Answer_Encoder_0/periph_data_26_1 965 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 954 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 893 181
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 886 169
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 847 180
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 856 174
set_location Controler_0/ADI_SPI_1/data_counter[10] 959 175
set_location Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4] 923 183
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 917 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 901 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 895 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 953 213
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 924 180
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 972 195
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 868 174
set_location Controler_0/Command_Decoder_0/decode_vector[4] 899 190
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 970 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO_0[2] 895 168
set_location Controler_0/ADI_SPI_1/addr_counter[19] 992 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 938 210
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 888 169
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0.m6 892 186
set_location Controler_0/Answer_Encoder_0/periph_data_30_1 969 180
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGD3S[0] 776 183
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 960 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 952 213
set_location Controler_0/Command_Decoder_0/cmd_ID[3] 879 187
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 926 183
set_location Controler_0/ADI_SPI_0/data_counter[1] 938 172
set_location Controler_0/Answer_Encoder_0/periph_data_1[8] 979 201
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 915 189
set_location Controler_0/Answer_Encoder_0/periph_data[20] 976 201
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 888 187
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 991 174
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 995 168
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_RNIRKCK1[2] 895 171
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 935 174
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 914 189
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 957 168
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 978 207
set_location Controler_0/ADI_SPI_0/data_counter[6] 943 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 913 180
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 900 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 871 175
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 937 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 947 211
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 927 187
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 947 175
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1001 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 889 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 907 186
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 990 174
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 913 189
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_RNIM2UH[0] 884 171
set_location Controler_0/Command_Decoder_0/counter[11] 851 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 877 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 890 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 891 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 951 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 887 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 941 211
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 945 175
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKH3S[0] 786 183
set_location Controler_0/ADI_SPI_1/data_counter[24] 973 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 936 210
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1021 202
set_location Controler_0/Answer_Encoder_0/periph_data_1_1 983 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 894 180
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 982 199
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 912 186
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 920 183
set_location Controler_0/ADI_SPI_0/sdio_cl 939 175
set_location Controler_0/Answer_Encoder_0/periph_data_6[8] 985 198
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 975 208
set_location Controler_0/Command_Decoder_0/decode_vector[6] 890 190
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[6] 925 183
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0] 974 207
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 993 174
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 959 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 889 180
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 917 186
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 958 181
set_location Controler_0/ADI_SPI_1/data_counter[27] 976 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 889 181
set_location Controler_0/ADI_SPI_1/data_counter[26] 975 175
set_location Controler_0/Answer_Encoder_0/periph_data_2_1 955 183
set_location Controler_0/ADI_SPI_0/counter[8] 932 172
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0.m10 882 186
set_location Controler_0/ADI_SPI_0/addr_counter[13] 986 172
set_location Controler_0/Command_Decoder_0/cmd_ID[2] 896 187
set_location Controler_0/ADI_SPI_1/data_counter[14] 963 175
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIED5S[0] 789 180
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 995 198
set_location Controler_0/Answer_Encoder_0/periph_data[10] 982 198
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 928 186
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 968 180
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 951 168
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 943 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 922 180
set_location Controler_0/System_Controler_0/state_reg_RNO[5] 921 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 883 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 880 187
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 927 186
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11] 926 186
set_location Controler_0/ADI_SPI_0/data_counter[30] 967 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_0_0[6] 865 189
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 961 199
set_location Controler_0/ADI_SPI_1/data_counter[17] 966 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 943 223
set_location Controler_0/ADI_SPI_0/counter_3[0] 933 174
set_location Controler_0/ADI_SPI_1/data_counter[16] 965 175
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 960 180
set_location Controler_0/Command_Decoder_0/decode_vector_Z[0] 894 190
set_location Controler_0/System_Controler_0/state_reg_ns_i_o2[0] 916 183
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 886 189
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 941 180
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0 889 186
set_location Controler_0/ADI_SPI_1/data_counter[4] 953 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 884 186
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1020 202
set_location Controler_0/ADI_SPI_0/assert_data 929 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 875 184
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 920 186
set_location Controler_0/Command_Decoder_0/state_reg[0] 919 193
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 893 169
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 962 181
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 873 192
set_location Controler_0/ADI_SPI_1/state_reg[4] 924 181
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 928 180
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_697_i 932 174
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 949 184
set_location Controler_0/ADI_SPI_1/addr_counter[11] 984 181
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 945 211
set_location Controler_0/ADI_SPI_1/data_counter[23] 972 175
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 920 190
set_location Controler_0/Command_Decoder_0/decode_vector_10_6dflt 890 189
set_location Controler_0/Command_Decoder_0/counter[7] 847 193
set_location Controler_0/Command_Decoder_0/cmd_status_err 895 184
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 943 180
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 930 187
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 921 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 946 210
set_location Controler_0/Answer_Encoder_0/periph_data[0] 967 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOJ1S[0] 819 180
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0 935 180
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 974 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 906 183
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNIE1A11[2] 883 168
set_location Controler_0/Command_Decoder_0/decode_vector_10_6_0_.m5 892 189
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 831 171
set_location Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2 882 189
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 914 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 949 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 940 223
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 882 169
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1003 181
set_location Controler_0/ADI_SPI_1/data_counter[13] 962 175
set_location Controler_0/ADI_SPI_1/data_counter[9] 958 175
set_location Controler_0/Command_Decoder_0/state_reg[5] 879 190
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 925 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1016 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 955 222
set_location Controler_0/Answer_Encoder_0/periph_data_22_1 963 180
set_location Controler_0/ADI_SPI_1/data_counter[3] 952 175
set_location Controler_0/ADI_SPI_1/addr_counter[15] 988 181
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[8] 913 186
set_location Controler_0/ADI_SPI_1/data_counter[7] 956 175
set_location Controler_0/System_Controler_0/un4_read_signal_4 908 186
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 872 189
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[14] 924 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 952 222
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 899 169
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 951 222
set_location Controler_0/ADI_SPI_0/addr_counter[14] 987 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1012 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 950 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 951 223
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 892 168
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 896 168
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 954 168
set_location Controler_0/ADI_SPI_1/state_reg[3] 942 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 990 211
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 980 195
set_location Controler_0/Communication_CMD_MUX_0/un5_communication_req 872 174
set_location Controler_0/Command_Decoder_0/counter[29] 869 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 903 181
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 934 171
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 924 183
set_location Controler_0/ADI_SPI_0/addr_counter[22] 995 172
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 961 180
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 986 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 867 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNIPNG03[0] 899 171
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_17 901 186
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISP3S[0] 768 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 956 223
set_location Controler_0/System_Controler_0/state_reg[5] 921 184
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1002 172
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 955 168
set_location Controler_0/Answer_Encoder_0/periph_data_1[12] 986 195
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 877 168
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 931 180
set_location Controler_0/ADI_SPI_1/data_counter[2] 951 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNIKBT34[0] 898 171
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 984 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 949 168
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 956 183
set_location Controler_0/Answer_Encoder_0/periph_data_6_1 948 183
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 935 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 998 208
set_location Controler_0/Command_Decoder_0/state_reg[1] 883 190
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 876 169
set_location Controler_0/Command_Decoder_0/state_reg[4] 886 190
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 918 187
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNIH557[0] 844 183
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 920 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 997 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 989 207
set_location Controler_0/ADI_SPI_0/addr_counter[20] 993 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 904 184
set_location Controler_0/ADI_SPI_0/counter[5] 929 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 988 199
set_location Controler_0/ADI_SPI_1/addr_counter[18] 991 181
set_location Controler_0/Command_Decoder_0/counter[13] 853 193
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNITLEA1[4] 975 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4] 881 189
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 875 189
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 888 186
set_location Controler_0/Command_Decoder_0/counter[27] 867 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 905 184
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBMF8[1] 981 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 916 180
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 914 187
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 963 199
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 931 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 949 213
set_location Controler_0/ADI_SPI_1/assert_data 926 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 948 213
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 917 190
set_location Controler_0/Command_Decoder_0/counter[12] 852 193
set_location Controler_0/ADI_SPI_0/counter[0] 933 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 903 187
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 977 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 864 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 899 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 876 183
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 936 183
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 919 186
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQN3S[0] 852 174
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 868 189
set_location Controler_0/Command_Decoder_0/counter[16] 856 193
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 912 181
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 947 180
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 913 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 874 180
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 840 180
set_location Controler_0/ADI_SPI_1/data_counter[1] 950 175
set_location Controler_0/ADI_SPI_1/sdio_1 931 181
set_location Controler_0/ADI_SPI_1/data_counter[6] 955 175
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 953 183
set_location Controler_0/Command_Decoder_0/counter[14] 854 193
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 985 183
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 888 168
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 934 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 854 171
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 845 180
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 943 183
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 874 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1000 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 950 222
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 940 184
set_location Controler_0/ADI_SPI_1/addr_counter[9] 982 181
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 954 183
set_location Controler_0/ADI_SPI_1/counter_3[3] 923 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 896 183
set_location Controler_0/ADI_SPI_1/data_counter[22] 971 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 959 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 894 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 954 223
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 983 196
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 967 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 980 210
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNIIH3D1[0] 885 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 949 222
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 889 172
set_location Controler_0/ADI_SPI_0/counter[2] 926 172
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIMCVG[0] 972 201
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 885 169
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 913 187
set_location Controler_0/ADI_SPI_0/data_counter[23] 960 172
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 915 187
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0] 912 189
set_location Controler_0/Answer_Encoder_0/periph_data[15] 978 198
set_location Controler_0/Command_Decoder_0/decode_vector_10_0dflt 894 189
set_location Controler_0/ADI_SPI_1/data_counter[12] 961 175
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 928 184
set_location Controler_0/System_Controler_0/read_data_frame_1[0] 906 187
set_location Controler_0/REGISTERS_0/state_reg[3] 915 184
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISN1S[0] 784 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2 976 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 904 186
set_location Controler_0/ADI_SPI_0/data_counter[26] 963 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 967 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 896 180
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 959 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 866 184
set_location Controler_0/ADI_SPI_1/addr_counter[22] 995 181
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 914 186
set_location Controler_0/ADI_SPI_0/data_counter[13] 950 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 892 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 948 222
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 955 211
set_location Controler_0/ADI_SPI_1/counter_3[1] 912 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 910 184
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI50U32[6] 977 201
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 940 174
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 937 175
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 950 183
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 945 184
set_location Controler_0/Answer_Encoder_0/periph_data[14] 972 198
set_location Controler_0/Answer_Encoder_0/periph_data_21_1 974 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 891 181
set_location Controler_0/ADI_SPI_1/data_counter[25] 974 175
set_location Controler_0/Answer_Encoder_0/periph_data_13_1 965 198
set_location Controler_0/ADI_SPI_1/addr_counter[26] 999 181
set_location Controler_0/ADI_SPI_0/data_counter[16] 953 172
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1 869 189
set_location Controler_0/Command_Decoder_0/counter[15] 855 193
set_location Controler_0/Answer_Encoder_0/periph_data[19] 980 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 869 184
set_location Controler_0/ADI_SPI_0/data_counter[22] 959 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 999 208
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[8] 918 186
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 912 187
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 978 202
set_location Controler_0/Answer_Encoder_0/cmd_CDb 980 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 926 174
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 984 183
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 973 207
set_location Controler_0/ADI_SPI_0/addr_counter[12] 985 172
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1005 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 879 184
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 916 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 840 179
set_location Controler_0/REGISTERS_0/memory_memory_0_0 948 179
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 876 179
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 948 206
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1056 206
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 864 183
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1285 924 171
set_location Controler_0/Command_Decoder_0/counter_s_1284 840 192
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 936 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 996 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 984 210
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 972 180
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_cry_cy[0] 876 171
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 948 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 996 207
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 972 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 876 180
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1286 912 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 852 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_cry_cy[0] 888 171
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 972 173
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 984 173
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 996 173
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 936 173
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 948 173
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 960 173
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1285_CC_0 924 173
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 972 182
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 984 182
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 996 182
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 948 176
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 960 176
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 972 176
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1286_CC_0 912 176
set_location Controler_0/Command_Decoder_0/counter_s_1284_CC_0 840 194
set_location Controler_0/Command_Decoder_0/counter_s_1284_CC_1 852 194
set_location Controler_0/Command_Decoder_0/counter_s_1284_CC_2 864 194
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 864 185
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 876 182
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 852 182
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 996 212
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 984 212
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 996 209
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_cry_cy[0]_CC_0 876 173
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_cry_cy[0]_CC_0 888 173
