// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s (
        ap_clk,
        ap_rst,
        kernel_data_V_7_0,
        kernel_data_V_7_1,
        kernel_data_V_7_2,
        kernel_data_V_7_3,
        kernel_data_V_7_4,
        kernel_data_V_7_5,
        kernel_data_V_7_6,
        kernel_data_V_7_7,
        kernel_data_V_7_8,
        kernel_data_V_7_9,
        kernel_data_V_7_10,
        kernel_data_V_7_11,
        kernel_data_V_7_13,
        kernel_data_V_7_14,
        kernel_data_V_7_15,
        kernel_data_V_7_16,
        kernel_data_V_7_17,
        kernel_data_V_7_18,
        kernel_data_V_7_19,
        kernel_data_V_7_20,
        kernel_data_V_7_21,
        kernel_data_V_7_22,
        kernel_data_V_7_23,
        kernel_data_V_7_24,
        kernel_data_V_7_25,
        kernel_data_V_7_26,
        kernel_data_V_7_27,
        kernel_data_V_7_28,
        kernel_data_V_7_29,
        kernel_data_V_7_30,
        kernel_data_V_7_31,
        kernel_data_V_7_32,
        kernel_data_V_7_33,
        kernel_data_V_7_34,
        kernel_data_V_7_35,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] kernel_data_V_7_0;
input  [15:0] kernel_data_V_7_1;
input  [15:0] kernel_data_V_7_2;
input  [15:0] kernel_data_V_7_3;
input  [15:0] kernel_data_V_7_4;
input  [15:0] kernel_data_V_7_5;
input  [15:0] kernel_data_V_7_6;
input  [15:0] kernel_data_V_7_7;
input  [15:0] kernel_data_V_7_8;
input  [15:0] kernel_data_V_7_9;
input  [15:0] kernel_data_V_7_10;
input  [15:0] kernel_data_V_7_11;
input  [15:0] kernel_data_V_7_13;
input  [15:0] kernel_data_V_7_14;
input  [15:0] kernel_data_V_7_15;
input  [15:0] kernel_data_V_7_16;
input  [15:0] kernel_data_V_7_17;
input  [15:0] kernel_data_V_7_18;
input  [15:0] kernel_data_V_7_19;
input  [15:0] kernel_data_V_7_20;
input  [15:0] kernel_data_V_7_21;
input  [15:0] kernel_data_V_7_22;
input  [15:0] kernel_data_V_7_23;
input  [15:0] kernel_data_V_7_24;
input  [15:0] kernel_data_V_7_25;
input  [15:0] kernel_data_V_7_26;
input  [15:0] kernel_data_V_7_27;
input  [15:0] kernel_data_V_7_28;
input  [15:0] kernel_data_V_7_29;
input  [15:0] kernel_data_V_7_30;
input  [15:0] kernel_data_V_7_31;
input  [15:0] kernel_data_V_7_32;
input  [15:0] kernel_data_V_7_33;
input  [15:0] kernel_data_V_7_34;
input  [15:0] kernel_data_V_7_35;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
wire  signed [24:0] sext_ln1118_19_fu_7801_p1;
reg   [12:0] trunc_ln708_29_reg_9464;
wire  signed [24:0] sext_ln1118_40_fu_7860_p1;
reg   [12:0] trunc_ln708_40_reg_9495;
reg   [12:0] trunc_ln708_40_reg_9495_pp0_iter1_reg;
reg   [11:0] trunc_ln708_6_reg_9525;
reg   [13:0] trunc_ln708_2_reg_9545;
reg   [14:0] trunc_ln708_3_reg_9550;
reg   [14:0] trunc_ln708_16_reg_9575;
reg   [14:0] trunc_ln708_16_reg_9575_pp0_iter2_reg;
reg   [14:0] trunc_ln708_17_reg_9580;
wire  signed [24:0] sext_ln1118_20_fu_8134_p1;
reg   [13:0] trunc_ln708_20_reg_9596;
reg   [12:0] trunc_ln708_23_reg_9606;
wire  signed [25:0] sext_ln1118_29_fu_8256_p1;
reg   [12:0] trunc_ln708_30_reg_9627;
reg   [12:0] trunc_ln708_31_reg_9637;
reg   [14:0] trunc_ln708_35_reg_9652;
reg   [14:0] trunc_ln708_36_reg_9657;
reg   [14:0] trunc_ln708_36_reg_9657_pp0_iter2_reg;
reg   [12:0] trunc_ln708_37_reg_9662;
reg   [13:0] trunc_ln708_38_reg_9667;
reg   [13:0] trunc_ln708_39_reg_9672;
reg   [15:0] trunc_ln708_41_reg_9677;
reg   [14:0] trunc_ln708_43_reg_9687;
reg   [15:0] trunc_ln708_44_reg_9692;
reg   [11:0] trunc_ln708_46_reg_9702;
reg   [15:0] trunc_ln708_49_reg_9712;
reg   [15:0] trunc_ln708_50_reg_9717;
reg   [11:0] trunc_ln708_52_reg_9727;
wire   [13:0] add_ln703_19_fu_8548_p2;
reg   [13:0] add_ln703_19_reg_9732;
reg   [13:0] add_ln703_19_reg_9732_pp0_iter2_reg;
reg   [13:0] trunc_ln_reg_9742;
reg   [14:0] trunc_ln708_5_reg_9747;
reg   [14:0] trunc_ln708_8_reg_9757;
reg   [15:0] trunc_ln708_9_reg_9762;
reg   [14:0] trunc_ln708_s_reg_9767;
reg   [14:0] trunc_ln708_1_reg_9772;
reg   [15:0] trunc_ln708_12_reg_9782;
reg   [15:0] trunc_ln708_13_reg_9787;
reg   [14:0] trunc_ln708_14_reg_9792;
reg   [12:0] trunc_ln708_15_reg_9797;
reg   [14:0] trunc_ln708_18_reg_9802;
reg   [14:0] trunc_ln708_19_reg_9807;
reg   [14:0] trunc_ln708_21_reg_9812;
reg   [15:0] trunc_ln708_22_reg_9817;
reg   [13:0] trunc_ln708_24_reg_9822;
reg   [15:0] trunc_ln708_25_reg_9827;
reg   [15:0] trunc_ln708_26_reg_9832;
reg   [15:0] trunc_ln708_27_reg_9837;
reg   [14:0] trunc_ln708_28_reg_9842;
reg   [14:0] trunc_ln708_32_reg_9847;
reg   [15:0] trunc_ln708_33_reg_9852;
reg   [14:0] trunc_ln708_34_reg_9857;
reg   [13:0] trunc_ln708_42_reg_9862;
reg   [13:0] trunc_ln708_45_reg_9867;
reg   [14:0] trunc_ln708_48_reg_9877;
reg   [14:0] trunc_ln708_51_reg_9882;
wire   [15:0] add_ln703_3_fu_8998_p2;
reg   [15:0] add_ln703_3_reg_9887;
wire   [15:0] add_ln703_9_fu_9002_p2;
reg   [15:0] add_ln703_9_reg_9892;
wire   [14:0] add_ln703_15_fu_9008_p2;
reg   [14:0] add_ln703_15_reg_9897;
wire   [14:0] add_ln703_23_fu_9034_p2;
reg   [14:0] add_ln703_23_reg_9902;
wire   [15:0] add_ln703_30_fu_9040_p2;
reg   [15:0] add_ln703_30_reg_9907;
wire   [15:0] add_ln703_36_fu_9044_p2;
reg   [15:0] add_ln703_36_reg_9912;
wire   [14:0] add_ln703_43_fu_9050_p2;
reg   [14:0] add_ln703_43_reg_9917;
wire   [13:0] add_ln703_46_fu_9056_p2;
reg   [13:0] add_ln703_46_reg_9922;
wire   [13:0] add_ln703_50_fu_9082_p2;
reg   [13:0] add_ln703_50_reg_9927;
reg   [15:0] trunc_ln708_4_reg_9932;
reg   [15:0] trunc_ln708_7_reg_9937;
reg   [14:0] trunc_ln708_10_reg_9942;
reg   [15:0] trunc_ln708_47_reg_9947;
wire   [15:0] add_ln703_fu_9188_p2;
reg   [15:0] add_ln703_reg_9952;
wire   [15:0] add_ln703_4_fu_9196_p2;
reg   [15:0] add_ln703_4_reg_9957;
wire   [15:0] add_ln703_6_fu_9201_p2;
reg   [15:0] add_ln703_6_reg_9962;
wire   [15:0] add_ln703_10_fu_9213_p2;
reg   [15:0] add_ln703_10_reg_9967;
wire   [15:0] add_ln703_14_fu_9224_p2;
reg   [15:0] add_ln703_14_reg_9972;
wire   [15:0] add_ln703_17_fu_9243_p2;
reg   [15:0] add_ln703_17_reg_9977;
wire   [15:0] add_ln703_24_fu_9265_p2;
reg   [15:0] add_ln703_24_reg_9982;
wire   [15:0] add_ln703_27_fu_9271_p2;
reg   [15:0] add_ln703_27_reg_9987;
wire   [15:0] add_ln703_31_fu_9279_p2;
reg   [15:0] add_ln703_31_reg_9992;
wire   [15:0] add_ln703_33_fu_9284_p2;
reg   [15:0] add_ln703_33_reg_9997;
wire   [15:0] add_ln703_37_fu_9296_p2;
reg   [15:0] add_ln703_37_reg_10002;
wire   [15:0] add_ln703_41_fu_9307_p2;
reg   [15:0] add_ln703_41_reg_10007;
wire   [15:0] add_ln703_44_fu_9322_p2;
reg   [15:0] add_ln703_44_reg_10012;
wire   [15:0] add_ln703_51_fu_9344_p2;
reg   [15:0] add_ln703_51_reg_10017;
wire   [15:0] add_ln703_5_fu_9357_p2;
reg   [15:0] add_ln703_5_reg_10022;
wire   [15:0] add_ln703_11_fu_9367_p2;
reg   [15:0] add_ln703_11_reg_10027;
wire   [15:0] add_ln703_25_fu_9376_p2;
reg   [15:0] add_ln703_25_reg_10032;
wire   [15:0] add_ln703_32_fu_9385_p2;
reg   [15:0] add_ln703_32_reg_10037;
wire   [15:0] add_ln703_38_fu_9394_p2;
reg   [15:0] add_ln703_38_reg_10042;
wire   [15:0] add_ln703_52_fu_9403_p2;
reg   [15:0] add_ln703_52_reg_10047;
wire  signed [8:0] grp_fu_226_p1;
wire    ap_block_pp0_stage0;
wire  signed [9:0] grp_fu_227_p1;
wire  signed [6:0] grp_fu_228_p1;
wire  signed [7:0] grp_fu_230_p1;
wire  signed [15:0] grp_fu_231_p0;
wire  signed [8:0] grp_fu_231_p1;
wire   [8:0] grp_fu_232_p1;
wire   [5:0] grp_fu_233_p1;
wire  signed [15:0] grp_fu_234_p0;
wire   [8:0] grp_fu_234_p1;
wire   [9:0] grp_fu_236_p1;
wire   [9:0] grp_fu_237_p1;
wire  signed [10:0] grp_fu_238_p1;
wire   [8:0] grp_fu_242_p1;
wire   [6:0] grp_fu_243_p1;
wire   [8:0] grp_fu_244_p1;
wire   [7:0] grp_fu_245_p1;
wire  signed [8:0] grp_fu_247_p1;
wire  signed [8:0] grp_fu_248_p1;
wire   [9:0] grp_fu_249_p1;
wire  signed [15:0] grp_fu_251_p0;
wire  signed [8:0] grp_fu_251_p1;
wire  signed [9:0] grp_fu_252_p1;
wire   [9:0] grp_fu_253_p1;
wire   [7:0] grp_fu_254_p1;
wire   [8:0] grp_fu_255_p1;
wire  signed [9:0] grp_fu_256_p1;
wire   [7:0] grp_fu_258_p1;
wire  signed [15:0] grp_fu_260_p0;
wire   [9:0] grp_fu_260_p1;
wire  signed [9:0] grp_fu_261_p1;
wire  signed [15:0] grp_fu_262_p0;
wire   [8:0] grp_fu_262_p1;
wire   [9:0] grp_fu_263_p1;
wire   [7:0] grp_fu_264_p1;
wire  signed [9:0] grp_fu_265_p1;
wire   [8:0] grp_fu_266_p1;
wire   [8:0] grp_fu_267_p1;
wire  signed [15:0] grp_fu_268_p0;
wire  signed [8:0] grp_fu_268_p1;
wire  signed [15:0] grp_fu_269_p0;
wire  signed [9:0] grp_fu_269_p1;
wire  signed [15:0] grp_fu_271_p0;
wire   [8:0] grp_fu_271_p1;
wire  signed [8:0] grp_fu_272_p1;
wire  signed [8:0] grp_fu_273_p1;
wire  signed [6:0] grp_fu_274_p1;
wire  signed [8:0] grp_fu_275_p1;
wire   [9:0] grp_fu_276_p1;
wire   [9:0] grp_fu_277_p1;
wire   [7:0] grp_fu_278_p1;
wire  signed [15:0] shl_ln1118_11_fu_7816_p1;
wire   [21:0] shl_ln1118_11_fu_7816_p3;
wire  signed [15:0] shl_ln1118_12_fu_7828_p1;
wire   [17:0] shl_ln1118_12_fu_7828_p3;
wire  signed [22:0] sext_ln1118_33_fu_7824_p1;
wire  signed [22:0] sext_ln1118_34_fu_7836_p1;
wire   [22:0] add_ln1118_2_fu_7840_p2;
wire  signed [15:0] sext_ln1118_45_fu_7902_p0;
wire  signed [15:0] shl_ln1118_14_fu_7906_p1;
wire   [21:0] shl_ln1118_14_fu_7906_p3;
wire  signed [22:0] sext_ln1118_46_fu_7914_p1;
wire   [22:0] sub_ln1118_7_fu_7918_p2;
wire  signed [22:0] sext_ln1118_45_fu_7902_p1;
wire   [22:0] sub_ln1118_8_fu_7924_p2;
wire   [21:0] grp_fu_233_p2;
wire   [23:0] grp_fu_278_p2;
wire   [24:0] grp_fu_275_p2;
wire  signed [15:0] shl_ln1118_4_fu_8043_p1;
wire   [21:0] shl_ln1118_4_fu_8043_p3;
wire  signed [15:0] shl_ln1118_5_fu_8055_p1;
wire   [18:0] shl_ln1118_5_fu_8055_p3;
wire  signed [22:0] sext_ln1118_15_fu_8063_p1;
wire  signed [22:0] sext_ln1118_14_fu_8051_p1;
wire   [22:0] sub_ln1118_2_fu_8067_p2;
wire   [12:0] trunc_ln708_11_fu_8073_p4;
wire   [24:0] grp_fu_251_p2;
wire   [24:0] grp_fu_268_p2;
wire  signed [15:0] shl_ln1118_6_fu_8149_p1;
wire   [22:0] shl_ln1118_6_fu_8149_p3;
wire  signed [15:0] shl_ln1118_7_fu_8161_p1;
wire   [20:0] shl_ln1118_7_fu_8161_p3;
wire  signed [23:0] sext_ln1118_23_fu_8169_p1;
wire  signed [23:0] sext_ln1118_22_fu_8157_p1;
wire   [23:0] sub_ln1118_3_fu_8173_p2;
wire  signed [15:0] shl_ln1118_8_fu_8198_p1;
wire   [21:0] shl_ln1118_8_fu_8198_p3;
wire  signed [15:0] shl_ln1118_9_fu_8210_p1;
wire   [18:0] shl_ln1118_9_fu_8210_p3;
wire  signed [22:0] sext_ln1118_25_fu_8206_p1;
wire  signed [22:0] sext_ln1118_26_fu_8218_p1;
wire   [22:0] add_ln1118_1_fu_8222_p2;
wire   [22:0] grp_fu_228_p2;
wire  signed [15:0] sext_ln1118_36_fu_8284_p0;
wire  signed [15:0] shl_ln1118_13_fu_8288_p1;
wire   [21:0] shl_ln1118_13_fu_8288_p3;
wire  signed [22:0] sext_ln1118_37_fu_8296_p1;
wire   [22:0] sub_ln1118_5_fu_8300_p2;
wire  signed [22:0] sext_ln1118_36_fu_8284_p1;
wire   [22:0] sub_ln1118_6_fu_8306_p2;
wire   [24:0] grp_fu_231_p2;
wire   [24:0] grp_fu_271_p2;
wire   [22:0] grp_fu_274_p2;
wire   [23:0] grp_fu_245_p2;
wire   [23:0] grp_fu_230_p2;
wire   [25:0] grp_fu_277_p2;
wire   [24:0] grp_fu_244_p2;
wire   [25:0] grp_fu_263_p2;
wire  signed [15:0] sext_ln1118_50_fu_8433_p0;
wire  signed [15:0] tmp_fu_8442_p1;
wire   [20:0] tmp_fu_8442_p3;
wire  signed [21:0] sext_ln1118_50_fu_8433_p1;
wire  signed [21:0] sext_ln1118_67_fu_8450_p1;
wire   [21:0] sub_ln1118_10_fu_8454_p2;
wire   [25:0] grp_fu_237_p2;
wire   [25:0] grp_fu_253_p2;
wire  signed [15:0] shl_ln1118_15_fu_8508_p1;
wire   [20:0] shl_ln1118_15_fu_8508_p3;
wire  signed [15:0] shl_ln1118_16_fu_8520_p1;
wire   [16:0] shl_ln1118_16_fu_8520_p3;
wire  signed [21:0] sext_ln1118_58_fu_8528_p1;
wire  signed [21:0] sext_ln1118_57_fu_8516_p1;
wire   [21:0] sub_ln1118_9_fu_8532_p2;
wire  signed [13:0] sext_ln1118_60_fu_8083_p1;
wire  signed [13:0] sext_ln1118_63_fu_8262_p1;
wire  signed [15:0] shl_ln_fu_8563_p1;
wire   [22:0] shl_ln_fu_8563_p3;
wire  signed [23:0] sext_ln1118_fu_8571_p1;
wire  signed [15:0] shl_ln1118_1_fu_8581_p1;
wire   [18:0] shl_ln1118_1_fu_8581_p3;
wire   [23:0] sub_ln1118_fu_8575_p2;
wire  signed [23:0] sext_ln1118_1_fu_8589_p1;
wire   [23:0] sub_ln1118_1_fu_8593_p2;
wire   [24:0] grp_fu_248_p2;
wire  signed [15:0] shl_ln1118_2_fu_8631_p1;
wire   [23:0] shl_ln1118_2_fu_8631_p3;
wire  signed [15:0] shl_ln1118_3_fu_8643_p1;
wire   [21:0] shl_ln1118_3_fu_8643_p3;
wire  signed [24:0] sext_ln1118_5_fu_8639_p1;
wire  signed [24:0] sext_ln1118_6_fu_8651_p1;
wire   [24:0] add_ln1118_fu_8655_p2;
wire   [25:0] grp_fu_227_p2;
wire   [24:0] grp_fu_226_p2;
wire   [24:0] grp_fu_273_p2;
wire   [25:0] grp_fu_256_p2;
wire   [25:0] grp_fu_276_p2;
wire   [24:0] grp_fu_267_p2;
wire   [22:0] grp_fu_243_p2;
wire   [24:0] grp_fu_234_p2;
wire   [24:0] grp_fu_262_p2;
wire   [24:0] grp_fu_232_p2;
wire   [25:0] grp_fu_261_p2;
wire   [23:0] grp_fu_264_p2;
wire   [25:0] grp_fu_252_p2;
wire   [25:0] grp_fu_260_p2;
wire   [25:0] grp_fu_269_p2;
wire   [23:0] shl_ln1118_s_fu_8849_p3;
wire   [17:0] shl_ln1118_10_fu_8861_p3;
wire  signed [24:0] sext_ln1118_31_fu_8869_p1;
wire  signed [24:0] sext_ln1118_30_fu_8857_p1;
wire   [24:0] sub_ln1118_4_fu_8873_p2;
wire   [24:0] grp_fu_266_p2;
wire   [25:0] grp_fu_249_p2;
wire   [24:0] grp_fu_255_p2;
wire   [23:0] grp_fu_254_p2;
wire   [23:0] grp_fu_258_p2;
wire   [24:0] grp_fu_242_p2;
wire   [24:0] grp_fu_272_p2;
wire  signed [15:0] sext_ln708_17_fu_8925_p1;
wire  signed [15:0] sext_ln708_19_fu_8950_p1;
wire  signed [14:0] sext_ln1118_59_fu_8701_p1;
wire  signed [14:0] sext_ln1118_61_fu_8779_p1;
wire  signed [13:0] sext_ln1118_64_fu_8892_p1;
wire  signed [13:0] sext_ln38_4_fu_8928_p1;
wire   [13:0] add_ln703_21_fu_9014_p2;
wire  signed [13:0] sext_ln1118_65_fu_8937_p1;
wire   [13:0] add_ln703_22_fu_9024_p2;
wire  signed [14:0] sext_ln703_6_fu_9030_p1;
wire  signed [14:0] sext_ln703_5_fu_9020_p1;
wire  signed [15:0] sext_ln708_6_fu_8704_p1;
wire  signed [15:0] sext_ln708_10_fu_8756_p1;
wire  signed [14:0] sext_ln38_5_fu_8931_p1;
wire  signed [14:0] sext_ln38_6_fu_8934_p1;
wire  signed [13:0] sext_ln38_2_fu_8802_p1;
wire  signed [13:0] sext_ln38_3_fu_8889_p1;
wire  signed [12:0] sext_ln38_fu_8619_p1;
wire  signed [12:0] sext_ln38_8_fu_8963_p1;
wire   [12:0] add_ln703_48_fu_9062_p2;
wire  signed [12:0] sext_ln703_fu_8995_p1;
wire   [12:0] add_ln703_49_fu_9072_p2;
wire  signed [13:0] sext_ln703_12_fu_9078_p1;
wire  signed [13:0] sext_ln703_11_fu_9068_p1;
wire   [25:0] grp_fu_238_p2;
wire   [25:0] grp_fu_265_p2;
wire   [24:0] grp_fu_247_p2;
wire   [25:0] grp_fu_236_p2;
wire   [15:0] add_ln703_2_fu_9192_p2;
wire  signed [15:0] sext_ln708_8_fu_9133_p1;
wire  signed [15:0] sext_ln708_9_fu_9139_p1;
wire  signed [15:0] sext_ln708_11_fu_9142_p1;
wire  signed [15:0] sext_ln708_14_fu_9154_p1;
wire   [15:0] add_ln703_8_fu_9207_p2;
wire  signed [15:0] sext_ln708_21_fu_9185_p1;
wire  signed [15:0] sext_ln708_1_fu_9088_p1;
wire   [15:0] add_ln703_13_fu_9218_p2;
wire  signed [15:0] sext_ln708_20_fu_9182_p1;
wire  signed [14:0] sext_ln1118_62_fu_9151_p1;
wire  signed [14:0] sext_ln38_7_fu_9166_p1;
wire   [14:0] add_ln703_16_fu_9233_p2;
wire  signed [15:0] sext_ln703_2_fu_9239_p1;
wire  signed [15:0] sext_ln703_1_fu_9230_p1;
wire  signed [14:0] sext_ln703_3_fu_9249_p1;
wire  signed [14:0] sext_ln1118_66_fu_9169_p1;
wire   [14:0] add_ln703_20_fu_9252_p2;
wire  signed [15:0] sext_ln703_7_fu_9262_p1;
wire  signed [15:0] sext_ln703_4_fu_9258_p1;
wire   [15:0] add_ln703_29_fu_9275_p2;
wire  signed [15:0] sext_ln708_2_fu_9101_p1;
wire  signed [15:0] sext_ln708_3_fu_9114_p1;
wire  signed [15:0] sext_ln708_4_fu_9117_p1;
wire  signed [15:0] sext_ln708_5_fu_9120_p1;
wire   [15:0] add_ln703_35_fu_9290_p2;
wire  signed [15:0] sext_ln708_13_fu_9148_p1;
wire  signed [15:0] sext_ln708_15_fu_9157_p1;
wire   [15:0] add_ln703_40_fu_9301_p2;
wire  signed [15:0] sext_ln708_12_fu_9145_p1;
wire  signed [15:0] sext_ln708_16_fu_9160_p1;
wire  signed [15:0] sext_ln708_18_fu_9163_p1;
wire  signed [15:0] sext_ln703_8_fu_9319_p1;
wire   [15:0] add_ln703_42_fu_9313_p2;
wire  signed [14:0] sext_ln703_9_fu_9328_p1;
wire  signed [14:0] sext_ln38_1_fu_9136_p1;
wire   [14:0] add_ln703_47_fu_9331_p2;
wire  signed [15:0] sext_ln703_13_fu_9341_p1;
wire  signed [15:0] sext_ln703_10_fu_9337_p1;
wire   [15:0] add_ln703_1_fu_9353_p2;
wire  signed [15:0] sext_ln708_7_fu_9350_p1;
wire   [15:0] add_ln703_7_fu_9362_p2;
wire   [15:0] add_ln703_18_fu_9372_p2;
wire   [15:0] add_ln703_28_fu_9381_p2;
wire   [15:0] add_ln703_34_fu_9390_p2;
wire   [15:0] add_ln703_45_fu_9399_p2;
wire   [15:0] add_ln703_12_fu_9408_p2;
wire   [15:0] add_ln703_39_fu_9417_p2;
wire   [15:0] add_ln703_26_fu_9412_p2;
wire   [15:0] add_ln703_53_fu_9421_p2;
reg    grp_fu_226_ce;
reg    grp_fu_227_ce;
reg    grp_fu_228_ce;
reg    grp_fu_230_ce;
reg    grp_fu_231_ce;
reg    grp_fu_232_ce;
reg    grp_fu_233_ce;
reg    grp_fu_234_ce;
reg    grp_fu_236_ce;
reg    grp_fu_237_ce;
reg    grp_fu_238_ce;
reg    grp_fu_242_ce;
reg    grp_fu_243_ce;
reg    grp_fu_244_ce;
reg    grp_fu_245_ce;
reg    grp_fu_247_ce;
reg    grp_fu_248_ce;
reg    grp_fu_249_ce;
reg    grp_fu_251_ce;
reg    grp_fu_252_ce;
reg    grp_fu_253_ce;
reg    grp_fu_254_ce;
reg    grp_fu_255_ce;
reg    grp_fu_256_ce;
reg    grp_fu_258_ce;
reg    grp_fu_260_ce;
reg    grp_fu_261_ce;
reg    grp_fu_262_ce;
reg    grp_fu_263_ce;
reg    grp_fu_264_ce;
reg    grp_fu_265_ce;
reg    grp_fu_266_ce;
reg    grp_fu_267_ce;
reg    grp_fu_268_ce;
reg    grp_fu_269_ce;
reg    grp_fu_271_ce;
reg    grp_fu_272_ce;
reg    grp_fu_273_ce;
reg    grp_fu_274_ce;
reg    grp_fu_275_ce;
reg    grp_fu_276_ce;
reg    grp_fu_277_ce;
reg    grp_fu_278_ce;
reg    ap_ce_reg;
reg  signed [15:0] kernel_data_V_7_0_int_reg;
reg  signed [15:0] kernel_data_V_7_1_int_reg;
reg  signed [15:0] kernel_data_V_7_2_int_reg;
reg  signed [15:0] kernel_data_V_7_3_int_reg;
reg  signed [15:0] kernel_data_V_7_4_int_reg;
reg  signed [15:0] kernel_data_V_7_5_int_reg;
reg  signed [15:0] kernel_data_V_7_6_int_reg;
reg  signed [15:0] kernel_data_V_7_7_int_reg;
reg  signed [15:0] kernel_data_V_7_8_int_reg;
reg  signed [15:0] kernel_data_V_7_9_int_reg;
reg  signed [15:0] kernel_data_V_7_10_int_reg;
reg   [15:0] kernel_data_V_7_11_int_reg;
reg   [15:0] kernel_data_V_7_13_int_reg;
reg  signed [15:0] kernel_data_V_7_14_int_reg;
reg  signed [15:0] kernel_data_V_7_15_int_reg;
reg  signed [15:0] kernel_data_V_7_16_int_reg;
reg   [15:0] kernel_data_V_7_17_int_reg;
reg   [15:0] kernel_data_V_7_18_int_reg;
reg  signed [15:0] kernel_data_V_7_19_int_reg;
reg  signed [15:0] kernel_data_V_7_20_int_reg;
reg  signed [15:0] kernel_data_V_7_21_int_reg;
reg  signed [15:0] kernel_data_V_7_22_int_reg;
reg   [15:0] kernel_data_V_7_23_int_reg;
reg  signed [15:0] kernel_data_V_7_24_int_reg;
reg  signed [15:0] kernel_data_V_7_25_int_reg;
reg  signed [15:0] kernel_data_V_7_26_int_reg;
reg  signed [15:0] kernel_data_V_7_27_int_reg;
reg  signed [15:0] kernel_data_V_7_28_int_reg;
reg  signed [15:0] kernel_data_V_7_29_int_reg;
reg  signed [15:0] kernel_data_V_7_30_int_reg;
reg  signed [15:0] kernel_data_V_7_31_int_reg;
reg  signed [15:0] kernel_data_V_7_32_int_reg;
reg  signed [15:0] kernel_data_V_7_33_int_reg;
reg  signed [15:0] kernel_data_V_7_34_int_reg;
reg  signed [15:0] kernel_data_V_7_35_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_4_int_reg),
    .din1(grp_fu_226_p1),
    .ce(grp_fu_226_ce),
    .dout(grp_fu_226_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_2_0_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_4_int_reg),
    .din1(grp_fu_227_p1),
    .ce(grp_fu_227_ce),
    .dout(grp_fu_227_p2)
);

myproject_mul_16s_7s_23_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7s_23_2_0_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_19_int_reg),
    .din1(grp_fu_228_p1),
    .ce(grp_fu_228_ce),
    .dout(grp_fu_228_p2)
);

myproject_mul_16s_8s_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_2_0_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_26_int_reg),
    .din1(grp_fu_230_p1),
    .ce(grp_fu_230_ce),
    .dout(grp_fu_230_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_231_p0),
    .din1(grp_fu_231_p1),
    .ce(grp_fu_231_ce),
    .dout(grp_fu_231_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_14_int_reg),
    .din1(grp_fu_232_p1),
    .ce(grp_fu_232_ce),
    .dout(grp_fu_232_p2)
);

myproject_mul_16s_6ns_22_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6ns_22_2_0_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_2_int_reg),
    .din1(grp_fu_233_p1),
    .ce(grp_fu_233_ce),
    .dout(grp_fu_233_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_234_p0),
    .din1(grp_fu_234_p1),
    .ce(grp_fu_234_ce),
    .dout(grp_fu_234_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_31_int_reg),
    .din1(grp_fu_236_p1),
    .ce(grp_fu_236_ce),
    .dout(grp_fu_236_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_33_int_reg),
    .din1(grp_fu_237_p1),
    .ce(grp_fu_237_ce),
    .dout(grp_fu_237_p2)
);

myproject_mul_16s_11s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_2_0_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_0_int_reg),
    .din1(grp_fu_238_p1),
    .ce(grp_fu_238_ce),
    .dout(grp_fu_238_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_32_int_reg),
    .din1(grp_fu_242_p1),
    .ce(grp_fu_242_ce),
    .dout(grp_fu_242_p2)
);

myproject_mul_16s_7ns_23_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7ns_23_2_0_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_10_int_reg),
    .din1(grp_fu_243_p1),
    .ce(grp_fu_243_ce),
    .dout(grp_fu_243_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_29_int_reg),
    .din1(grp_fu_244_p1),
    .ce(grp_fu_244_ce),
    .dout(grp_fu_244_p2)
);

myproject_mul_16s_8ns_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_2_0_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_25_int_reg),
    .din1(grp_fu_245_p1),
    .ce(grp_fu_245_ce),
    .dout(grp_fu_245_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_7_int_reg),
    .din1(grp_fu_247_p1),
    .ce(grp_fu_247_ce),
    .dout(grp_fu_247_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_1_int_reg),
    .din1(grp_fu_248_p1),
    .ce(grp_fu_248_ce),
    .dout(grp_fu_248_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_21_int_reg),
    .din1(grp_fu_249_p1),
    .ce(grp_fu_249_ce),
    .dout(grp_fu_249_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_251_p0),
    .din1(grp_fu_251_p1),
    .ce(grp_fu_251_ce),
    .dout(grp_fu_251_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_2_0_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_16_int_reg),
    .din1(grp_fu_252_p1),
    .ce(grp_fu_252_ce),
    .dout(grp_fu_252_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_34_int_reg),
    .din1(grp_fu_253_p1),
    .ce(grp_fu_253_ce),
    .dout(grp_fu_253_p2)
);

myproject_mul_16s_8ns_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_2_0_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_28_int_reg),
    .din1(grp_fu_254_p1),
    .ce(grp_fu_254_ce),
    .dout(grp_fu_254_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_22_int_reg),
    .din1(grp_fu_255_p1),
    .ce(grp_fu_255_ce),
    .dout(grp_fu_255_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_2_0_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_8_int_reg),
    .din1(grp_fu_256_p1),
    .ce(grp_fu_256_ce),
    .dout(grp_fu_256_p2)
);

myproject_mul_16s_8ns_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_2_0_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_30_int_reg),
    .din1(grp_fu_258_p1),
    .ce(grp_fu_258_ce),
    .dout(grp_fu_258_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_260_p0),
    .din1(grp_fu_260_p1),
    .ce(grp_fu_260_ce),
    .dout(grp_fu_260_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_2_0_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_15_int_reg),
    .din1(grp_fu_261_p1),
    .ce(grp_fu_261_ce),
    .dout(grp_fu_261_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(grp_fu_262_ce),
    .dout(grp_fu_262_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_29_int_reg),
    .din1(grp_fu_263_p1),
    .ce(grp_fu_263_ce),
    .dout(grp_fu_263_p2)
);

myproject_mul_16s_8ns_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_2_0_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_16_int_reg),
    .din1(grp_fu_264_p1),
    .ce(grp_fu_264_ce),
    .dout(grp_fu_264_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_2_0_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_3_int_reg),
    .din1(grp_fu_265_p1),
    .ce(grp_fu_265_ce),
    .dout(grp_fu_265_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_20_int_reg),
    .din1(grp_fu_266_p1),
    .ce(grp_fu_266_ce),
    .dout(grp_fu_266_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_10_int_reg),
    .din1(grp_fu_267_p1),
    .ce(grp_fu_267_ce),
    .dout(grp_fu_267_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_268_p0),
    .din1(grp_fu_268_p1),
    .ce(grp_fu_268_ce),
    .dout(grp_fu_268_p2)
);

myproject_mul_16s_10s_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_2_0_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(grp_fu_269_ce),
    .dout(grp_fu_269_p2)
);

myproject_mul_16s_9ns_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_2_0_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_271_p0),
    .din1(grp_fu_271_p1),
    .ce(grp_fu_271_ce),
    .dout(grp_fu_271_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_35_int_reg),
    .din1(grp_fu_272_p1),
    .ce(grp_fu_272_ce),
    .dout(grp_fu_272_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_5_int_reg),
    .din1(grp_fu_273_p1),
    .ce(grp_fu_273_ce),
    .dout(grp_fu_273_p2)
);

myproject_mul_16s_7s_23_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7s_23_2_0_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_24_int_reg),
    .din1(grp_fu_274_p1),
    .ce(grp_fu_274_ce),
    .dout(grp_fu_274_p2)
);

myproject_mul_16s_9s_25_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_2_0_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_6_int_reg),
    .din1(grp_fu_275_p1),
    .ce(grp_fu_275_ce),
    .dout(grp_fu_275_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_9_int_reg),
    .din1(grp_fu_276_p1),
    .ce(grp_fu_276_ce),
    .dout(grp_fu_276_p2)
);

myproject_mul_16s_10ns_26_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_2_0_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_27_int_reg),
    .din1(grp_fu_277_p1),
    .ce(grp_fu_277_ce),
    .dout(grp_fu_277_p2)
);

myproject_mul_16s_8ns_24_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_2_0_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(kernel_data_V_7_6_int_reg),
    .din1(grp_fu_278_p1),
    .ce(grp_fu_278_ce),
    .dout(grp_fu_278_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln703_10_reg_9967 <= add_ln703_10_fu_9213_p2;
        add_ln703_11_reg_10027 <= add_ln703_11_fu_9367_p2;
        add_ln703_14_reg_9972 <= add_ln703_14_fu_9224_p2;
        add_ln703_15_reg_9897 <= add_ln703_15_fu_9008_p2;
        add_ln703_17_reg_9977 <= add_ln703_17_fu_9243_p2;
        add_ln703_19_reg_9732 <= add_ln703_19_fu_8548_p2;
        add_ln703_19_reg_9732_pp0_iter2_reg <= add_ln703_19_reg_9732;
        add_ln703_23_reg_9902 <= add_ln703_23_fu_9034_p2;
        add_ln703_24_reg_9982 <= add_ln703_24_fu_9265_p2;
        add_ln703_25_reg_10032 <= add_ln703_25_fu_9376_p2;
        add_ln703_27_reg_9987 <= add_ln703_27_fu_9271_p2;
        add_ln703_30_reg_9907 <= add_ln703_30_fu_9040_p2;
        add_ln703_31_reg_9992 <= add_ln703_31_fu_9279_p2;
        add_ln703_32_reg_10037 <= add_ln703_32_fu_9385_p2;
        add_ln703_33_reg_9997 <= add_ln703_33_fu_9284_p2;
        add_ln703_36_reg_9912 <= add_ln703_36_fu_9044_p2;
        add_ln703_37_reg_10002 <= add_ln703_37_fu_9296_p2;
        add_ln703_38_reg_10042 <= add_ln703_38_fu_9394_p2;
        add_ln703_3_reg_9887 <= add_ln703_3_fu_8998_p2;
        add_ln703_41_reg_10007 <= add_ln703_41_fu_9307_p2;
        add_ln703_43_reg_9917 <= add_ln703_43_fu_9050_p2;
        add_ln703_44_reg_10012 <= add_ln703_44_fu_9322_p2;
        add_ln703_46_reg_9922 <= add_ln703_46_fu_9056_p2;
        add_ln703_4_reg_9957 <= add_ln703_4_fu_9196_p2;
        add_ln703_50_reg_9927 <= add_ln703_50_fu_9082_p2;
        add_ln703_51_reg_10017 <= add_ln703_51_fu_9344_p2;
        add_ln703_52_reg_10047 <= add_ln703_52_fu_9403_p2;
        add_ln703_5_reg_10022 <= add_ln703_5_fu_9357_p2;
        add_ln703_6_reg_9962 <= add_ln703_6_fu_9201_p2;
        add_ln703_9_reg_9892 <= add_ln703_9_fu_9002_p2;
        add_ln703_reg_9952 <= add_ln703_fu_9188_p2;
        trunc_ln708_10_reg_9942 <= {{grp_fu_247_p2[24:10]}};
        trunc_ln708_12_reg_9782 <= {{grp_fu_256_p2[25:10]}};
        trunc_ln708_13_reg_9787 <= {{grp_fu_276_p2[25:10]}};
        trunc_ln708_14_reg_9792 <= {{grp_fu_267_p2[24:10]}};
        trunc_ln708_15_reg_9797 <= {{grp_fu_243_p2[22:10]}};
        trunc_ln708_16_reg_9575 <= {{grp_fu_251_p2[24:10]}};
        trunc_ln708_16_reg_9575_pp0_iter2_reg <= trunc_ln708_16_reg_9575;
        trunc_ln708_17_reg_9580 <= {{grp_fu_268_p2[24:10]}};
        trunc_ln708_18_reg_9802 <= {{grp_fu_234_p2[24:10]}};
        trunc_ln708_19_reg_9807 <= {{grp_fu_262_p2[24:10]}};
        trunc_ln708_1_reg_9772 <= {{grp_fu_273_p2[24:10]}};
        trunc_ln708_20_reg_9596 <= {{sub_ln1118_3_fu_8173_p2[23:10]}};
        trunc_ln708_21_reg_9812 <= {{grp_fu_232_p2[24:10]}};
        trunc_ln708_22_reg_9817 <= {{grp_fu_261_p2[25:10]}};
        trunc_ln708_23_reg_9606 <= {{add_ln1118_1_fu_8222_p2[22:10]}};
        trunc_ln708_24_reg_9822 <= {{grp_fu_264_p2[23:10]}};
        trunc_ln708_25_reg_9827 <= {{grp_fu_252_p2[25:10]}};
        trunc_ln708_26_reg_9832 <= {{grp_fu_260_p2[25:10]}};
        trunc_ln708_27_reg_9837 <= {{grp_fu_269_p2[25:10]}};
        trunc_ln708_28_reg_9842 <= {{sub_ln1118_4_fu_8873_p2[24:10]}};
        trunc_ln708_29_reg_9464 <= {{add_ln1118_2_fu_7840_p2[22:10]}};
        trunc_ln708_2_reg_9545 <= {{grp_fu_278_p2[23:10]}};
        trunc_ln708_30_reg_9627 <= {{grp_fu_228_p2[22:10]}};
        trunc_ln708_31_reg_9637 <= {{sub_ln1118_6_fu_8306_p2[22:10]}};
        trunc_ln708_32_reg_9847 <= {{grp_fu_266_p2[24:10]}};
        trunc_ln708_33_reg_9852 <= {{grp_fu_249_p2[25:10]}};
        trunc_ln708_34_reg_9857 <= {{grp_fu_255_p2[24:10]}};
        trunc_ln708_35_reg_9652 <= {{grp_fu_231_p2[24:10]}};
        trunc_ln708_36_reg_9657 <= {{grp_fu_271_p2[24:10]}};
        trunc_ln708_36_reg_9657_pp0_iter2_reg <= trunc_ln708_36_reg_9657;
        trunc_ln708_37_reg_9662 <= {{grp_fu_274_p2[22:10]}};
        trunc_ln708_38_reg_9667 <= {{grp_fu_245_p2[23:10]}};
        trunc_ln708_39_reg_9672 <= {{grp_fu_230_p2[23:10]}};
        trunc_ln708_3_reg_9550 <= {{grp_fu_275_p2[24:10]}};
        trunc_ln708_40_reg_9495 <= {{sub_ln1118_8_fu_7924_p2[22:10]}};
        trunc_ln708_40_reg_9495_pp0_iter1_reg <= trunc_ln708_40_reg_9495;
        trunc_ln708_41_reg_9677 <= {{grp_fu_277_p2[25:10]}};
        trunc_ln708_42_reg_9862 <= {{grp_fu_254_p2[23:10]}};
        trunc_ln708_43_reg_9687 <= {{grp_fu_244_p2[24:10]}};
        trunc_ln708_44_reg_9692 <= {{grp_fu_263_p2[25:10]}};
        trunc_ln708_45_reg_9867 <= {{grp_fu_258_p2[23:10]}};
        trunc_ln708_46_reg_9702 <= {{sub_ln1118_10_fu_8454_p2[21:10]}};
        trunc_ln708_47_reg_9947 <= {{grp_fu_236_p2[25:10]}};
        trunc_ln708_48_reg_9877 <= {{grp_fu_242_p2[24:10]}};
        trunc_ln708_49_reg_9712 <= {{grp_fu_237_p2[25:10]}};
        trunc_ln708_4_reg_9932 <= {{grp_fu_238_p2[25:10]}};
        trunc_ln708_50_reg_9717 <= {{grp_fu_253_p2[25:10]}};
        trunc_ln708_51_reg_9882 <= {{grp_fu_272_p2[24:10]}};
        trunc_ln708_52_reg_9727 <= {{sub_ln1118_9_fu_8532_p2[21:10]}};
        trunc_ln708_5_reg_9747 <= {{grp_fu_248_p2[24:10]}};
        trunc_ln708_6_reg_9525 <= {{grp_fu_233_p2[21:10]}};
        trunc_ln708_7_reg_9937 <= {{grp_fu_265_p2[25:10]}};
        trunc_ln708_8_reg_9757 <= {{add_ln1118_fu_8655_p2[24:10]}};
        trunc_ln708_9_reg_9762 <= {{grp_fu_227_p2[25:10]}};
        trunc_ln708_s_reg_9767 <= {{grp_fu_226_p2[24:10]}};
        trunc_ln_reg_9742 <= {{sub_ln1118_1_fu_8593_p2[23:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_26_fu_9412_p2;
        ap_return_1_int_reg <= add_ln703_53_fu_9421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        kernel_data_V_7_0_int_reg <= kernel_data_V_7_0;
        kernel_data_V_7_10_int_reg <= kernel_data_V_7_10;
        kernel_data_V_7_11_int_reg <= kernel_data_V_7_11;
        kernel_data_V_7_13_int_reg <= kernel_data_V_7_13;
        kernel_data_V_7_14_int_reg <= kernel_data_V_7_14;
        kernel_data_V_7_15_int_reg <= kernel_data_V_7_15;
        kernel_data_V_7_16_int_reg <= kernel_data_V_7_16;
        kernel_data_V_7_17_int_reg <= kernel_data_V_7_17;
        kernel_data_V_7_18_int_reg <= kernel_data_V_7_18;
        kernel_data_V_7_19_int_reg <= kernel_data_V_7_19;
        kernel_data_V_7_1_int_reg <= kernel_data_V_7_1;
        kernel_data_V_7_20_int_reg <= kernel_data_V_7_20;
        kernel_data_V_7_21_int_reg <= kernel_data_V_7_21;
        kernel_data_V_7_22_int_reg <= kernel_data_V_7_22;
        kernel_data_V_7_23_int_reg <= kernel_data_V_7_23;
        kernel_data_V_7_24_int_reg <= kernel_data_V_7_24;
        kernel_data_V_7_25_int_reg <= kernel_data_V_7_25;
        kernel_data_V_7_26_int_reg <= kernel_data_V_7_26;
        kernel_data_V_7_27_int_reg <= kernel_data_V_7_27;
        kernel_data_V_7_28_int_reg <= kernel_data_V_7_28;
        kernel_data_V_7_29_int_reg <= kernel_data_V_7_29;
        kernel_data_V_7_2_int_reg <= kernel_data_V_7_2;
        kernel_data_V_7_30_int_reg <= kernel_data_V_7_30;
        kernel_data_V_7_31_int_reg <= kernel_data_V_7_31;
        kernel_data_V_7_32_int_reg <= kernel_data_V_7_32;
        kernel_data_V_7_33_int_reg <= kernel_data_V_7_33;
        kernel_data_V_7_34_int_reg <= kernel_data_V_7_34;
        kernel_data_V_7_35_int_reg <= kernel_data_V_7_35;
        kernel_data_V_7_3_int_reg <= kernel_data_V_7_3;
        kernel_data_V_7_4_int_reg <= kernel_data_V_7_4;
        kernel_data_V_7_5_int_reg <= kernel_data_V_7_5;
        kernel_data_V_7_6_int_reg <= kernel_data_V_7_6;
        kernel_data_V_7_7_int_reg <= kernel_data_V_7_7;
        kernel_data_V_7_8_int_reg <= kernel_data_V_7_8;
        kernel_data_V_7_9_int_reg <= kernel_data_V_7_9;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_26_fu_9412_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = add_ln703_53_fu_9421_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_226_ce = 1'b1;
    end else begin
        grp_fu_226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_227_ce = 1'b1;
    end else begin
        grp_fu_227_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_228_ce = 1'b1;
    end else begin
        grp_fu_228_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_230_ce = 1'b1;
    end else begin
        grp_fu_230_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_231_ce = 1'b1;
    end else begin
        grp_fu_231_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_232_ce = 1'b1;
    end else begin
        grp_fu_232_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_233_ce = 1'b1;
    end else begin
        grp_fu_233_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_234_ce = 1'b1;
    end else begin
        grp_fu_234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_236_ce = 1'b1;
    end else begin
        grp_fu_236_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_237_ce = 1'b1;
    end else begin
        grp_fu_237_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_238_ce = 1'b1;
    end else begin
        grp_fu_238_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_242_ce = 1'b1;
    end else begin
        grp_fu_242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_243_ce = 1'b1;
    end else begin
        grp_fu_243_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_244_ce = 1'b1;
    end else begin
        grp_fu_244_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_245_ce = 1'b1;
    end else begin
        grp_fu_245_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_247_ce = 1'b1;
    end else begin
        grp_fu_247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_248_ce = 1'b1;
    end else begin
        grp_fu_248_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_249_ce = 1'b1;
    end else begin
        grp_fu_249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_251_ce = 1'b1;
    end else begin
        grp_fu_251_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_252_ce = 1'b1;
    end else begin
        grp_fu_252_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_253_ce = 1'b1;
    end else begin
        grp_fu_253_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_254_ce = 1'b1;
    end else begin
        grp_fu_254_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_255_ce = 1'b1;
    end else begin
        grp_fu_255_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_256_ce = 1'b1;
    end else begin
        grp_fu_256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_258_ce = 1'b1;
    end else begin
        grp_fu_258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_260_ce = 1'b1;
    end else begin
        grp_fu_260_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_261_ce = 1'b1;
    end else begin
        grp_fu_261_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_262_ce = 1'b1;
    end else begin
        grp_fu_262_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_263_ce = 1'b1;
    end else begin
        grp_fu_263_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_264_ce = 1'b1;
    end else begin
        grp_fu_264_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_265_ce = 1'b1;
    end else begin
        grp_fu_265_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_266_ce = 1'b1;
    end else begin
        grp_fu_266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_267_ce = 1'b1;
    end else begin
        grp_fu_267_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_268_ce = 1'b1;
    end else begin
        grp_fu_268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_269_ce = 1'b1;
    end else begin
        grp_fu_269_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_271_ce = 1'b1;
    end else begin
        grp_fu_271_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_272_ce = 1'b1;
    end else begin
        grp_fu_272_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_273_ce = 1'b1;
    end else begin
        grp_fu_273_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_274_ce = 1'b1;
    end else begin
        grp_fu_274_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_275_ce = 1'b1;
    end else begin
        grp_fu_275_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_276_ce = 1'b1;
    end else begin
        grp_fu_276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_277_ce = 1'b1;
    end else begin
        grp_fu_277_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_278_ce = 1'b1;
    end else begin
        grp_fu_278_ce = 1'b0;
    end
end

assign add_ln1118_1_fu_8222_p2 = ($signed(sext_ln1118_25_fu_8206_p1) + $signed(sext_ln1118_26_fu_8218_p1));

assign add_ln1118_2_fu_7840_p2 = ($signed(sext_ln1118_33_fu_7824_p1) + $signed(sext_ln1118_34_fu_7836_p1));

assign add_ln1118_fu_8655_p2 = ($signed(sext_ln1118_5_fu_8639_p1) + $signed(sext_ln1118_6_fu_8651_p1));

assign add_ln703_10_fu_9213_p2 = (add_ln703_9_reg_9892 + add_ln703_8_fu_9207_p2);

assign add_ln703_11_fu_9367_p2 = (add_ln703_10_reg_9967 + add_ln703_7_fu_9362_p2);

assign add_ln703_12_fu_9408_p2 = (add_ln703_11_reg_10027 + add_ln703_5_reg_10022);

assign add_ln703_13_fu_9218_p2 = ($signed(sext_ln708_21_fu_9185_p1) + $signed(sext_ln708_1_fu_9088_p1));

assign add_ln703_14_fu_9224_p2 = ($signed(add_ln703_13_fu_9218_p2) + $signed(sext_ln708_20_fu_9182_p1));

assign add_ln703_15_fu_9008_p2 = ($signed(sext_ln1118_59_fu_8701_p1) + $signed(sext_ln1118_61_fu_8779_p1));

assign add_ln703_16_fu_9233_p2 = ($signed(sext_ln1118_62_fu_9151_p1) + $signed(sext_ln38_7_fu_9166_p1));

assign add_ln703_17_fu_9243_p2 = ($signed(sext_ln703_2_fu_9239_p1) + $signed(sext_ln703_1_fu_9230_p1));

assign add_ln703_18_fu_9372_p2 = (add_ln703_17_reg_9977 + add_ln703_14_reg_9972);

assign add_ln703_19_fu_8548_p2 = ($signed(sext_ln1118_60_fu_8083_p1) + $signed(sext_ln1118_63_fu_8262_p1));

assign add_ln703_1_fu_9353_p2 = (add_ln703_reg_9952 + trunc_ln708_7_reg_9937);

assign add_ln703_20_fu_9252_p2 = ($signed(sext_ln703_3_fu_9249_p1) + $signed(sext_ln1118_66_fu_9169_p1));

assign add_ln703_21_fu_9014_p2 = ($signed(sext_ln1118_64_fu_8892_p1) + $signed(sext_ln38_4_fu_8928_p1));

assign add_ln703_22_fu_9024_p2 = ($signed(sext_ln1118_65_fu_8937_p1) + $signed(14'd208));

assign add_ln703_23_fu_9034_p2 = ($signed(sext_ln703_6_fu_9030_p1) + $signed(sext_ln703_5_fu_9020_p1));

assign add_ln703_24_fu_9265_p2 = ($signed(sext_ln703_7_fu_9262_p1) + $signed(sext_ln703_4_fu_9258_p1));

assign add_ln703_25_fu_9376_p2 = (add_ln703_24_reg_9982 + add_ln703_18_fu_9372_p2);

assign add_ln703_26_fu_9412_p2 = (add_ln703_25_reg_10032 + add_ln703_12_fu_9408_p2);

assign add_ln703_27_fu_9271_p2 = (trunc_ln708_12_reg_9782 + trunc_ln708_25_reg_9827);

assign add_ln703_28_fu_9381_p2 = (add_ln703_27_reg_9987 + trunc_ln708_4_reg_9932);

assign add_ln703_29_fu_9275_p2 = (trunc_ln708_27_reg_9837 + trunc_ln708_33_reg_9852);

assign add_ln703_2_fu_9192_p2 = (trunc_ln708_22_reg_9817 + trunc_ln708_26_reg_9832);

assign add_ln703_30_fu_9040_p2 = (trunc_ln708_41_reg_9677 + trunc_ln708_44_reg_9692);

assign add_ln703_31_fu_9279_p2 = (add_ln703_30_reg_9907 + add_ln703_29_fu_9275_p2);

assign add_ln703_32_fu_9385_p2 = (add_ln703_31_reg_9992 + add_ln703_28_fu_9381_p2);

assign add_ln703_33_fu_9284_p2 = ($signed(sext_ln708_2_fu_9101_p1) + $signed(sext_ln708_3_fu_9114_p1));

assign add_ln703_34_fu_9390_p2 = (add_ln703_33_reg_9997 + trunc_ln708_47_reg_9947);

assign add_ln703_35_fu_9290_p2 = ($signed(sext_ln708_4_fu_9117_p1) + $signed(sext_ln708_5_fu_9120_p1));

assign add_ln703_36_fu_9044_p2 = ($signed(sext_ln708_6_fu_8704_p1) + $signed(sext_ln708_10_fu_8756_p1));

assign add_ln703_37_fu_9296_p2 = (add_ln703_36_reg_9912 + add_ln703_35_fu_9290_p2);

assign add_ln703_38_fu_9394_p2 = (add_ln703_37_reg_10002 + add_ln703_34_fu_9390_p2);

assign add_ln703_39_fu_9417_p2 = (add_ln703_38_reg_10042 + add_ln703_32_reg_10037);

assign add_ln703_3_fu_8998_p2 = (trunc_ln708_49_reg_9712 + trunc_ln708_50_reg_9717);

assign add_ln703_40_fu_9301_p2 = ($signed(sext_ln708_13_fu_9148_p1) + $signed(sext_ln708_15_fu_9157_p1));

assign add_ln703_41_fu_9307_p2 = ($signed(add_ln703_40_fu_9301_p2) + $signed(sext_ln708_12_fu_9145_p1));

assign add_ln703_42_fu_9313_p2 = ($signed(sext_ln708_16_fu_9160_p1) + $signed(sext_ln708_18_fu_9163_p1));

assign add_ln703_43_fu_9050_p2 = ($signed(sext_ln38_5_fu_8931_p1) + $signed(sext_ln38_6_fu_8934_p1));

assign add_ln703_44_fu_9322_p2 = ($signed(sext_ln703_8_fu_9319_p1) + $signed(add_ln703_42_fu_9313_p2));

assign add_ln703_45_fu_9399_p2 = (add_ln703_44_reg_10012 + add_ln703_41_reg_10007);

assign add_ln703_46_fu_9056_p2 = ($signed(sext_ln38_2_fu_8802_p1) + $signed(sext_ln38_3_fu_8889_p1));

assign add_ln703_47_fu_9331_p2 = ($signed(sext_ln703_9_fu_9328_p1) + $signed(sext_ln38_1_fu_9136_p1));

assign add_ln703_48_fu_9062_p2 = ($signed(sext_ln38_fu_8619_p1) + $signed(sext_ln38_8_fu_8963_p1));

assign add_ln703_49_fu_9072_p2 = ($signed(sext_ln703_fu_8995_p1) + $signed(13'd517));

assign add_ln703_4_fu_9196_p2 = (add_ln703_3_reg_9887 + add_ln703_2_fu_9192_p2);

assign add_ln703_50_fu_9082_p2 = ($signed(sext_ln703_12_fu_9078_p1) + $signed(sext_ln703_11_fu_9068_p1));

assign add_ln703_51_fu_9344_p2 = ($signed(sext_ln703_13_fu_9341_p1) + $signed(sext_ln703_10_fu_9337_p1));

assign add_ln703_52_fu_9403_p2 = (add_ln703_51_reg_10017 + add_ln703_45_fu_9399_p2);

assign add_ln703_53_fu_9421_p2 = (add_ln703_52_reg_10047 + add_ln703_39_fu_9417_p2);

assign add_ln703_5_fu_9357_p2 = (add_ln703_4_reg_9957 + add_ln703_1_fu_9353_p2);

assign add_ln703_6_fu_9201_p2 = ($signed(sext_ln708_8_fu_9133_p1) + $signed(sext_ln708_9_fu_9139_p1));

assign add_ln703_7_fu_9362_p2 = ($signed(add_ln703_6_reg_9962) + $signed(sext_ln708_7_fu_9350_p1));

assign add_ln703_8_fu_9207_p2 = ($signed(sext_ln708_11_fu_9142_p1) + $signed(sext_ln708_14_fu_9154_p1));

assign add_ln703_9_fu_9002_p2 = ($signed(sext_ln708_17_fu_8925_p1) + $signed(sext_ln708_19_fu_8950_p1));

assign add_ln703_fu_9188_p2 = (trunc_ln708_9_reg_9762 + trunc_ln708_13_reg_9787);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign grp_fu_226_p1 = 25'd33554254;

assign grp_fu_227_p1 = 26'd67108537;

assign grp_fu_228_p1 = 23'd8388556;

assign grp_fu_230_p1 = 24'd16777103;

assign grp_fu_231_p0 = sext_ln1118_40_fu_7860_p1;

assign grp_fu_231_p1 = 25'd33554218;

assign grp_fu_232_p1 = 25'd201;

assign grp_fu_233_p1 = 22'd25;

assign grp_fu_234_p0 = sext_ln1118_20_fu_8134_p1;

assign grp_fu_234_p1 = 25'd198;

assign grp_fu_236_p1 = 26'd473;

assign grp_fu_237_p1 = 26'd263;

assign grp_fu_238_p1 = 26'd67108262;

assign grp_fu_242_p1 = 25'd148;

assign grp_fu_243_p1 = 23'd37;

assign grp_fu_244_p1 = 25'd221;

assign grp_fu_245_p1 = 24'd78;

assign grp_fu_247_p1 = 25'd33554228;

assign grp_fu_248_p1 = 25'd33554231;

assign grp_fu_249_p1 = 26'd403;

assign grp_fu_251_p0 = sext_ln1118_19_fu_7801_p1;

assign grp_fu_251_p1 = 25'd33554285;

assign grp_fu_252_p1 = 26'd67108575;

assign grp_fu_253_p1 = 26'd276;

assign grp_fu_254_p1 = 24'd67;

assign grp_fu_255_p1 = 25'd149;

assign grp_fu_256_p1 = 26'd67108435;

assign grp_fu_258_p1 = 24'd116;

assign grp_fu_260_p0 = sext_ln1118_29_fu_8256_p1;

assign grp_fu_260_p1 = 26'd404;

assign grp_fu_261_p1 = 26'd67108550;

assign grp_fu_262_p0 = sext_ln1118_20_fu_8134_p1;

assign grp_fu_262_p1 = 25'd230;

assign grp_fu_263_p1 = 26'd406;

assign grp_fu_264_p1 = 24'd108;

assign grp_fu_265_p1 = 26'd67108597;

assign grp_fu_266_p1 = 25'd187;

assign grp_fu_267_p1 = 25'd197;

assign grp_fu_268_p0 = sext_ln1118_19_fu_7801_p1;

assign grp_fu_268_p1 = 25'd33554284;

assign grp_fu_269_p0 = sext_ln1118_29_fu_8256_p1;

assign grp_fu_269_p1 = 26'd67108483;

assign grp_fu_271_p0 = sext_ln1118_40_fu_7860_p1;

assign grp_fu_271_p1 = 25'd149;

assign grp_fu_272_p1 = 25'd33554267;

assign grp_fu_273_p1 = 25'd33554196;

assign grp_fu_274_p1 = 23'd8388569;

assign grp_fu_275_p1 = 25'd33554209;

assign grp_fu_276_p1 = 26'd268;

assign grp_fu_277_p1 = 26'd263;

assign grp_fu_278_p1 = 24'd89;

assign sext_ln1118_14_fu_8051_p1 = $signed(shl_ln1118_4_fu_8043_p3);

assign sext_ln1118_15_fu_8063_p1 = $signed(shl_ln1118_5_fu_8055_p3);

assign sext_ln1118_19_fu_7801_p1 = $signed(kernel_data_V_7_11_int_reg);

assign sext_ln1118_1_fu_8589_p1 = $signed(shl_ln1118_1_fu_8581_p3);

assign sext_ln1118_20_fu_8134_p1 = $signed(kernel_data_V_7_13_int_reg);

assign sext_ln1118_22_fu_8157_p1 = $signed(shl_ln1118_6_fu_8149_p3);

assign sext_ln1118_23_fu_8169_p1 = $signed(shl_ln1118_7_fu_8161_p3);

assign sext_ln1118_25_fu_8206_p1 = $signed(shl_ln1118_8_fu_8198_p3);

assign sext_ln1118_26_fu_8218_p1 = $signed(shl_ln1118_9_fu_8210_p3);

assign sext_ln1118_29_fu_8256_p1 = $signed(kernel_data_V_7_17_int_reg);

assign sext_ln1118_30_fu_8857_p1 = $signed(shl_ln1118_s_fu_8849_p3);

assign sext_ln1118_31_fu_8869_p1 = $signed(shl_ln1118_10_fu_8861_p3);

assign sext_ln1118_33_fu_7824_p1 = $signed(shl_ln1118_11_fu_7816_p3);

assign sext_ln1118_34_fu_7836_p1 = $signed(shl_ln1118_12_fu_7828_p3);

assign sext_ln1118_36_fu_8284_p0 = kernel_data_V_7_20_int_reg;

assign sext_ln1118_36_fu_8284_p1 = sext_ln1118_36_fu_8284_p0;

assign sext_ln1118_37_fu_8296_p1 = $signed(shl_ln1118_13_fu_8288_p3);

assign sext_ln1118_40_fu_7860_p1 = $signed(kernel_data_V_7_23_int_reg);

assign sext_ln1118_45_fu_7902_p0 = kernel_data_V_7_27_int_reg;

assign sext_ln1118_45_fu_7902_p1 = sext_ln1118_45_fu_7902_p0;

assign sext_ln1118_46_fu_7914_p1 = $signed(shl_ln1118_14_fu_7906_p3);

assign sext_ln1118_50_fu_8433_p0 = kernel_data_V_7_30_int_reg;

assign sext_ln1118_50_fu_8433_p1 = sext_ln1118_50_fu_8433_p0;

assign sext_ln1118_57_fu_8516_p1 = $signed(shl_ln1118_15_fu_8508_p3);

assign sext_ln1118_58_fu_8528_p1 = $signed(shl_ln1118_16_fu_8520_p3);

assign sext_ln1118_59_fu_8701_p1 = $signed(trunc_ln708_2_reg_9545);

assign sext_ln1118_5_fu_8639_p1 = $signed(shl_ln1118_2_fu_8631_p3);

assign sext_ln1118_60_fu_8083_p1 = $signed(trunc_ln708_11_fu_8073_p4);

assign sext_ln1118_61_fu_8779_p1 = $signed(trunc_ln708_20_reg_9596);

assign sext_ln1118_62_fu_9151_p1 = $signed(trunc_ln708_24_reg_9822);

assign sext_ln1118_63_fu_8262_p1 = $signed(trunc_ln708_29_reg_9464);

assign sext_ln1118_64_fu_8892_p1 = $signed(trunc_ln708_31_reg_9637);

assign sext_ln1118_65_fu_8937_p1 = $signed(trunc_ln708_40_reg_9495_pp0_iter1_reg);

assign sext_ln1118_66_fu_9169_p1 = $signed(trunc_ln708_45_reg_9867);

assign sext_ln1118_67_fu_8450_p1 = $signed(tmp_fu_8442_p3);

assign sext_ln1118_6_fu_8651_p1 = $signed(shl_ln1118_3_fu_8643_p3);

assign sext_ln1118_fu_8571_p1 = $signed(shl_ln_fu_8563_p3);

assign sext_ln38_1_fu_9136_p1 = $signed(trunc_ln708_15_reg_9797);

assign sext_ln38_2_fu_8802_p1 = $signed(trunc_ln708_23_reg_9606);

assign sext_ln38_3_fu_8889_p1 = $signed(trunc_ln708_30_reg_9627);

assign sext_ln38_4_fu_8928_p1 = $signed(trunc_ln708_37_reg_9662);

assign sext_ln38_5_fu_8931_p1 = $signed(trunc_ln708_38_reg_9667);

assign sext_ln38_6_fu_8934_p1 = $signed(trunc_ln708_39_reg_9672);

assign sext_ln38_7_fu_9166_p1 = $signed(trunc_ln708_42_reg_9862);

assign sext_ln38_8_fu_8963_p1 = $signed(trunc_ln708_46_reg_9702);

assign sext_ln38_fu_8619_p1 = $signed(trunc_ln708_6_reg_9525);

assign sext_ln703_10_fu_9337_p1 = $signed(add_ln703_47_fu_9331_p2);

assign sext_ln703_11_fu_9068_p1 = $signed(add_ln703_48_fu_9062_p2);

assign sext_ln703_12_fu_9078_p1 = $signed(add_ln703_49_fu_9072_p2);

assign sext_ln703_13_fu_9341_p1 = $signed(add_ln703_50_reg_9927);

assign sext_ln703_1_fu_9230_p1 = $signed(add_ln703_15_reg_9897);

assign sext_ln703_2_fu_9239_p1 = $signed(add_ln703_16_fu_9233_p2);

assign sext_ln703_3_fu_9249_p1 = $signed(add_ln703_19_reg_9732_pp0_iter2_reg);

assign sext_ln703_4_fu_9258_p1 = $signed(add_ln703_20_fu_9252_p2);

assign sext_ln703_5_fu_9020_p1 = $signed(add_ln703_21_fu_9014_p2);

assign sext_ln703_6_fu_9030_p1 = $signed(add_ln703_22_fu_9024_p2);

assign sext_ln703_7_fu_9262_p1 = $signed(add_ln703_23_reg_9902);

assign sext_ln703_8_fu_9319_p1 = $signed(add_ln703_43_reg_9917);

assign sext_ln703_9_fu_9328_p1 = $signed(add_ln703_46_reg_9922);

assign sext_ln703_fu_8995_p1 = $signed(trunc_ln708_52_reg_9727);

assign sext_ln708_10_fu_8756_p1 = $signed(trunc_ln708_17_reg_9580);

assign sext_ln708_11_fu_9142_p1 = $signed(trunc_ln708_18_reg_9802);

assign sext_ln708_12_fu_9145_p1 = $signed(trunc_ln708_19_reg_9807);

assign sext_ln708_13_fu_9148_p1 = $signed(trunc_ln708_21_reg_9812);

assign sext_ln708_14_fu_9154_p1 = $signed(trunc_ln708_28_reg_9842);

assign sext_ln708_15_fu_9157_p1 = $signed(trunc_ln708_32_reg_9847);

assign sext_ln708_16_fu_9160_p1 = $signed(trunc_ln708_34_reg_9857);

assign sext_ln708_17_fu_8925_p1 = $signed(trunc_ln708_35_reg_9652);

assign sext_ln708_18_fu_9163_p1 = $signed(trunc_ln708_36_reg_9657_pp0_iter2_reg);

assign sext_ln708_19_fu_8950_p1 = $signed(trunc_ln708_43_reg_9687);

assign sext_ln708_1_fu_9088_p1 = $signed(trunc_ln_reg_9742);

assign sext_ln708_20_fu_9182_p1 = $signed(trunc_ln708_48_reg_9877);

assign sext_ln708_21_fu_9185_p1 = $signed(trunc_ln708_51_reg_9882);

assign sext_ln708_2_fu_9101_p1 = $signed(trunc_ln708_5_reg_9747);

assign sext_ln708_3_fu_9114_p1 = $signed(trunc_ln708_8_reg_9757);

assign sext_ln708_4_fu_9117_p1 = $signed(trunc_ln708_s_reg_9767);

assign sext_ln708_5_fu_9120_p1 = $signed(trunc_ln708_1_reg_9772);

assign sext_ln708_6_fu_8704_p1 = $signed(trunc_ln708_3_reg_9550);

assign sext_ln708_7_fu_9350_p1 = $signed(trunc_ln708_10_reg_9942);

assign sext_ln708_8_fu_9133_p1 = $signed(trunc_ln708_14_reg_9792);

assign sext_ln708_9_fu_9139_p1 = $signed(trunc_ln708_16_reg_9575_pp0_iter2_reg);

assign shl_ln1118_10_fu_8861_p3 = {{kernel_data_V_7_18_int_reg}, {2'd0}};

assign shl_ln1118_11_fu_7816_p1 = kernel_data_V_7_19_int_reg;

assign shl_ln1118_11_fu_7816_p3 = {{shl_ln1118_11_fu_7816_p1}, {6'd0}};

assign shl_ln1118_12_fu_7828_p1 = kernel_data_V_7_19_int_reg;

assign shl_ln1118_12_fu_7828_p3 = {{shl_ln1118_12_fu_7828_p1}, {2'd0}};

assign shl_ln1118_13_fu_8288_p1 = kernel_data_V_7_20_int_reg;

assign shl_ln1118_13_fu_8288_p3 = {{shl_ln1118_13_fu_8288_p1}, {6'd0}};

assign shl_ln1118_14_fu_7906_p1 = kernel_data_V_7_27_int_reg;

assign shl_ln1118_14_fu_7906_p3 = {{shl_ln1118_14_fu_7906_p1}, {6'd0}};

assign shl_ln1118_15_fu_8508_p1 = kernel_data_V_7_35_int_reg;

assign shl_ln1118_15_fu_8508_p3 = {{shl_ln1118_15_fu_8508_p1}, {5'd0}};

assign shl_ln1118_16_fu_8520_p1 = kernel_data_V_7_35_int_reg;

assign shl_ln1118_16_fu_8520_p3 = {{shl_ln1118_16_fu_8520_p1}, {1'd0}};

assign shl_ln1118_1_fu_8581_p1 = kernel_data_V_7_0_int_reg;

assign shl_ln1118_1_fu_8581_p3 = {{shl_ln1118_1_fu_8581_p1}, {3'd0}};

assign shl_ln1118_2_fu_8631_p1 = kernel_data_V_7_3_int_reg;

assign shl_ln1118_2_fu_8631_p3 = {{shl_ln1118_2_fu_8631_p1}, {8'd0}};

assign shl_ln1118_3_fu_8643_p1 = kernel_data_V_7_3_int_reg;

assign shl_ln1118_3_fu_8643_p3 = {{shl_ln1118_3_fu_8643_p1}, {6'd0}};

assign shl_ln1118_4_fu_8043_p1 = kernel_data_V_7_8_int_reg;

assign shl_ln1118_4_fu_8043_p3 = {{shl_ln1118_4_fu_8043_p1}, {6'd0}};

assign shl_ln1118_5_fu_8055_p1 = kernel_data_V_7_8_int_reg;

assign shl_ln1118_5_fu_8055_p3 = {{shl_ln1118_5_fu_8055_p1}, {3'd0}};

assign shl_ln1118_6_fu_8149_p1 = kernel_data_V_7_14_int_reg;

assign shl_ln1118_6_fu_8149_p3 = {{shl_ln1118_6_fu_8149_p1}, {7'd0}};

assign shl_ln1118_7_fu_8161_p1 = kernel_data_V_7_14_int_reg;

assign shl_ln1118_7_fu_8161_p3 = {{shl_ln1118_7_fu_8161_p1}, {5'd0}};

assign shl_ln1118_8_fu_8198_p1 = kernel_data_V_7_15_int_reg;

assign shl_ln1118_8_fu_8198_p3 = {{shl_ln1118_8_fu_8198_p1}, {6'd0}};

assign shl_ln1118_9_fu_8210_p1 = kernel_data_V_7_15_int_reg;

assign shl_ln1118_9_fu_8210_p3 = {{shl_ln1118_9_fu_8210_p1}, {3'd0}};

assign shl_ln1118_s_fu_8849_p3 = {{kernel_data_V_7_18_int_reg}, {8'd0}};

assign shl_ln_fu_8563_p1 = kernel_data_V_7_0_int_reg;

assign shl_ln_fu_8563_p3 = {{shl_ln_fu_8563_p1}, {7'd0}};

assign sub_ln1118_10_fu_8454_p2 = ($signed(sext_ln1118_50_fu_8433_p1) - $signed(sext_ln1118_67_fu_8450_p1));

assign sub_ln1118_1_fu_8593_p2 = ($signed(sub_ln1118_fu_8575_p2) - $signed(sext_ln1118_1_fu_8589_p1));

assign sub_ln1118_2_fu_8067_p2 = ($signed(sext_ln1118_15_fu_8063_p1) - $signed(sext_ln1118_14_fu_8051_p1));

assign sub_ln1118_3_fu_8173_p2 = ($signed(sext_ln1118_23_fu_8169_p1) - $signed(sext_ln1118_22_fu_8157_p1));

assign sub_ln1118_4_fu_8873_p2 = ($signed(sext_ln1118_31_fu_8869_p1) - $signed(sext_ln1118_30_fu_8857_p1));

assign sub_ln1118_5_fu_8300_p2 = ($signed(23'd0) - $signed(sext_ln1118_37_fu_8296_p1));

assign sub_ln1118_6_fu_8306_p2 = ($signed(sub_ln1118_5_fu_8300_p2) - $signed(sext_ln1118_36_fu_8284_p1));

assign sub_ln1118_7_fu_7918_p2 = ($signed(23'd0) - $signed(sext_ln1118_46_fu_7914_p1));

assign sub_ln1118_8_fu_7924_p2 = ($signed(sub_ln1118_7_fu_7918_p2) - $signed(sext_ln1118_45_fu_7902_p1));

assign sub_ln1118_9_fu_8532_p2 = ($signed(sext_ln1118_58_fu_8528_p1) - $signed(sext_ln1118_57_fu_8516_p1));

assign sub_ln1118_fu_8575_p2 = ($signed(24'd0) - $signed(sext_ln1118_fu_8571_p1));

assign tmp_fu_8442_p1 = kernel_data_V_7_30_int_reg;

assign tmp_fu_8442_p3 = {{tmp_fu_8442_p1}, {5'd0}};

assign trunc_ln708_11_fu_8073_p4 = {{sub_ln1118_2_fu_8067_p2[22:10]}};

endmodule //myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s
