\hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e}{}\doxysection{STRUCTURE Architecture Reference}
\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e}\index{STRUCTURE@{STRUCTURE}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e}{STRUCTURE}}\newline
\doxysubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_adc1d7498d14f0d49b8d481b57ee19a70}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_adc1d7498d14f0d49b8d481b57ee19a70}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_adc1d7498d14f0d49b8d481b57ee19a70}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0}}  {\bfseries }  
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_af227e9b100838fe393a546d66adbb965}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_af227e9b100838fe393a546d66adbb965}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_af227e9b100838fe393a546d66adbb965}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+util\+\_\+vector\+\_\+logic\+\_\+1\+\_\+0}}  {\bfseries }  
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ae27e3e6241eaf0a914cb9907b1eb4fa9}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ae27e3e6241eaf0a914cb9907b1eb4fa9}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ae27e3e6241eaf0a914cb9907b1eb4fa9}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a3c058d07d48d02344f2c3fbbc1678140}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a3c058d07d48d02344f2c3fbbc1678140}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a3c058d07d48d02344f2c3fbbc1678140}{Net}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a6052965ae3f5e609b57eb655dcb2851a}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a6052965ae3f5e609b57eb655dcb2851a}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a6052965ae3f5e609b57eb655dcb2851a}{Net1}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a414908e9ce98c739a523d45b5db6084e}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a414908e9ce98c739a523d45b5db6084e}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a414908e9ce98c739a523d45b5db6084e}{RWB\+\_\+\+PIN\+\_\+1}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a81a485b0c4f45113437afaad622252d5}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a81a485b0c4f45113437afaad622252d5}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a81a485b0c4f45113437afaad622252d5}{Reset\+\_\+1}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a06bd9137b5830a1ed0cb7cfadec0eb4d}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a06bd9137b5830a1ed0cb7cfadec0eb4d}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a06bd9137b5830a1ed0cb7cfadec0eb4d}{SYNC\+\_\+1}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a80531b1d9507ef6fd0e5423149e45696}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a80531b1d9507ef6fd0e5423149e45696}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a80531b1d9507ef6fd0e5423149e45696}{Single\+Step\+\_\+1}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a2104c5b146366c01709249f2eb1ed85a}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a2104c5b146366c01709249f2eb1ed85a}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a2104c5b146366c01709249f2eb1ed85a}{WD6502\+\_\+\+Interface\+\_\+0\+\_\+\+IRQB}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a620db17776794fa1fcb215cfdc5a07eb}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a620db17776794fa1fcb215cfdc5a07eb}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a620db17776794fa1fcb215cfdc5a07eb}{WD6502\+\_\+\+Interface\+\_\+0\+\_\+\+NMIB}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a37adce4635215c31aa18425ad19ed9cb}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a37adce4635215c31aa18425ad19ed9cb}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a37adce4635215c31aa18425ad19ed9cb}{WD6502\+\_\+\+Interface\+\_\+0\+\_\+\+PHI2}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ac775edb7f8777a475ef97ec6c387d0ac}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ac775edb7f8777a475ef97ec6c387d0ac}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ac775edb7f8777a475ef97ec6c387d0ac}{WD6502\+\_\+\+Interface\+\_\+0\+\_\+\+PIO\+\_\+\+LED\+\_\+\+OUT}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aac55e7fbd1dd439050b6ea9420d447be}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aac55e7fbd1dd439050b6ea9420d447be}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aac55e7fbd1dd439050b6ea9420d447be}{WD6502\+\_\+\+Interface\+\_\+0\+\_\+\+RDY}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7e447e6c22c0c84fa3bc7ab904dc562d}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7e447e6c22c0c84fa3bc7ab904dc562d}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7e447e6c22c0c84fa3bc7ab904dc562d}{WD6502\+\_\+\+Interface\+\_\+0\+\_\+\+RESB}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a21826d6399e66cacc6d27b4534b39d54}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a21826d6399e66cacc6d27b4534b39d54}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a21826d6399e66cacc6d27b4534b39d54}{WDC65\+C02\+\_\+\+Interface\+\_\+\+DATA\+\_\+\+FROM\+\_\+\+CPU\+\_\+\+TAP}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ab358ffae3fba75f98bd58bd11df86d36}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ab358ffae3fba75f98bd58bd11df86d36}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_ab358ffae3fba75f98bd58bd11df86d36}{WDC65\+C02\+\_\+\+Interface\+\_\+\+DATA\+\_\+\+TO\+\_\+\+CPU\+\_\+\+TAP}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_af00a80cc47c8580b5004f1e49ca02a5c}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_af00a80cc47c8580b5004f1e49ca02a5c}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_af00a80cc47c8580b5004f1e49ca02a5c}{WDC65\+C02\+\_\+\+Interface\+\_\+\+PIO\+\_\+7\+SEG\+\_\+\+COMMON}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a6345bffe84cd5dd70cfee0e86b7bd90a}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a6345bffe84cd5dd70cfee0e86b7bd90a}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a6345bffe84cd5dd70cfee0e86b7bd90a}{WDC65\+C02\+\_\+\+Interface\+\_\+\+PIO\+\_\+7\+SEG\+\_\+\+SEGMENTS}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a25bdacf9497e751f5509bd9bb5ec942c}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a25bdacf9497e751f5509bd9bb5ec942c}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a25bdacf9497e751f5509bd9bb5ec942c}{clk\+\_\+wiz\+\_\+0\+\_\+clk\+\_\+out1}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a11e3c8e7ea628e2a41047e4e524a28b9}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a11e3c8e7ea628e2a41047e4e524a28b9}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a11e3c8e7ea628e2a41047e4e524a28b9}{util\+\_\+vector\+\_\+logic\+\_\+1\+\_\+\+Res}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a73b77698a63c4519b8a268610f87e3d1}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a73b77698a63c4519b8a268610f87e3d1}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a73b77698a63c4519b8a268610f87e3d1}{x\+\_\+interface\+\_\+info}} {\bfseries \textcolor{keywordtype}{string}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aeb4f72b205d6d146511753de71f1f7ec}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aeb4f72b205d6d146511753de71f1f7ec}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aeb4f72b205d6d146511753de71f1f7ec}{x\+\_\+interface\+\_\+info}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : clock : 1.0 CLK.CLOCK CLK "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a1e5d42a5ee3e36ba51abae6c2a14644a}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a1e5d42a5ee3e36ba51abae6c2a14644a}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a1e5d42a5ee3e36ba51abae6c2a14644a}{x\+\_\+interface\+\_\+parameter}} {\bfseries \textcolor{keywordtype}{string}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a55f37db321a9cdd8bfa98af953fdf40f}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a55f37db321a9cdd8bfa98af953fdf40f}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a55f37db321a9cdd8bfa98af953fdf40f}{x\+\_\+interface\+\_\+parameter}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME CLK.CLOCK ,  CLK\_DOMAIN design\_with\_logic\_probe\_CLOCK ,  FREQ\_HZ 100000000 ,  FREQ\_TOLERANCE\_HZ 0 ,  INSERT\_VIP 0 ,  PHASE 0.0 "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aebfa153a20b52acba2dd237cdd347b59}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aebfa153a20b52acba2dd237cdd347b59}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aebfa153a20b52acba2dd237cdd347b59}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordtype}{string}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aef3f29a75b4bde3686549c26d520341b}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aef3f29a75b4bde3686549c26d520341b}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_aef3f29a75b4bde3686549c26d520341b}{X\+\_\+\+INTERFACE\+\_\+\+INFO}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} xilinx.com : signal : clock : 1.0 CLK.CLOCK CLK "{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_abf60fc0ffd2582b8f580330e90b480c0}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_abf60fc0ffd2582b8f580330e90b480c0}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_abf60fc0ffd2582b8f580330e90b480c0}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordtype}{string}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a32b3dde09f6594f7ae2d796e391ab2a2}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a32b3dde09f6594f7ae2d796e391ab2a2}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a32b3dde09f6594f7ae2d796e391ab2a2}{X\+\_\+\+INTERFACE\+\_\+\+PARAMETER}} {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{"{} XIL\_INTERFACENAME CLK.CLOCK ,  CLK\_DOMAIN design\_with\_logic\_probe\_CLOCK ,  FREQ\_HZ 100000000 ,  FREQ\_TOLERANCE\_HZ 0 ,  INSERT\_VIP 0 ,  PHASE 0.0 "{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}{wdc65c02\+\_\+interface}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}{ila\+\_\+0}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}{invert\+\_\+reset\+\_\+signal}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+util\+\_\+vector\+\_\+logic\+\_\+1\+\_\+0}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}{wdc65c02\+\_\+interface}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}{ila\+\_\+0}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}{invert\+\_\+reset\+\_\+signal}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+util\+\_\+vector\+\_\+logic\+\_\+1\+\_\+0}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a4263ca5159aa02b8ef2fe49978208f4b}{wdc65c02\+\_\+interface}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a0c139f3ef59723b75becd775d3688bf0}{ila\+\_\+0}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}\label{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}} 
\mbox{\hyperlink{classdesign__with__logic__probe_1_1_s_t_r_u_c_t_u_r_e_a7c954d0d5935afbf7efda1b285348138}{invert\+\_\+reset\+\_\+signal}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+util\+\_\+vector\+\_\+logic\+\_\+1\+\_\+0}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/sim/design\+\_\+with\+\_\+logic\+\_\+probe.\+vhd\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/synth/design\+\_\+with\+\_\+logic\+\_\+probe.\+vhd\item 
WD6502 Computer.\+ip\+\_\+user\+\_\+files/bd/design\+\_\+with\+\_\+logic\+\_\+probe/sim/design\+\_\+with\+\_\+logic\+\_\+probe.\+vhd\end{DoxyCompactItemize}
