_svd: ../svd/stm32h7x3.svd

# Rename in accordance with other devices and reference manual.
_modify:
  Flash:
    name: FLASH

"GPIOA":
  _modify:
    # The SVD incorrectly names all the GPIO registers compared to RM0433.
    GPIOA_MODER:
        name: MODER
    GPIOA_OTYPER:
        name: OTYPER
    GPIOA_OSPEEDR:
        name: OSPEEDR
    GPIOA_PUPDR:
        name: PUPDR
    GPIOA_IDR:
        name: IDR
    GPIOA_ODR:
        name: ODR
    GPIOA_BSRR:
        name: BSRR
    GPIOA_LCKR:
        name: LCKR
    GPIOA_AFRL:
        name: AFRL
    GPIOA_AFRH:
        name: AFRH

# The SVD is just quite different to the RM for all these registers.
# We'll go with the RM convention even though it is inconsistent too.
"GPIO*":
  MODER:
    _modify:
      MODE0:
        name: MODER0
      MODE1:
        name: MODER1
      MODE2:
        name: MODER2
      MODE3:
        name: MODER3
      MODE4:
        name: MODER4
      MODE5:
        name: MODER5
      MODE6:
        name: MODER6
      MODE7:
        name: MODER7
      MODE8:
        name: MODER8
      MODE9:
        name: MODER9
      MODE10:
        name: MODER10
      MODE11:
        name: MODER11
      MODE12:
        name: MODER12
      MODE13:
        name: MODER13
      MODE14:
        name: MODER14
      MODE15:
        name: MODER15
  OSPEEDR:
    _modify:
      OSPEED0:
        name: OSPEEDR0
      OSPEED1:
        name: OSPEEDR1
      OSPEED2:
        name: OSPEEDR2
      OSPEED3:
        name: OSPEEDR3
      OSPEED4:
        name: OSPEEDR4
      OSPEED5:
        name: OSPEEDR5
      OSPEED6:
        name: OSPEEDR6
      OSPEED7:
        name: OSPEEDR7
      OSPEED8:
        name: OSPEEDR8
      OSPEED9:
        name: OSPEEDR9
      OSPEED10:
        name: OSPEEDR10
      OSPEED11:
        name: OSPEEDR11
      OSPEED12:
        name: OSPEEDR12
      OSPEED13:
        name: OSPEEDR13
      OSPEED14:
        name: OSPEEDR14
      OSPEED15:
        name: OSPEEDR15
  PUPDR:
    _modify:
      PUPD0:
        name: PUPDR0
      PUPD1:
        name: PUPDR1
      PUPD2:
        name: PUPDR2
      PUPD3:
        name: PUPDR3
      PUPD4:
        name: PUPDR4
      PUPD5:
        name: PUPDR5
      PUPD6:
        name: PUPDR6
      PUPD7:
        name: PUPDR7
      PUPD8:
        name: PUPDR8
      PUPD9:
        name: PUPDR9
      PUPD10:
        name: PUPDR10
      PUPD11:
        name: PUPDR11
      PUPD12:
        name: PUPDR12
      PUPD13:
        name: PUPDR13
      PUPD14:
        name: PUPDR14
      PUPD15:
        name: PUPDR15
  IDR:
    _modify:
      ID0:
        name: IDR0
      ID1:
        name: IDR1
      ID2:
        name: IDR2
      ID3:
        name: IDR3
      ID4:
        name: IDR4
      ID5:
        name: IDR5
      ID6:
        name: IDR6
      ID7:
        name: IDR7
      ID8:
        name: IDR8
      ID9:
        name: IDR9
      ID10:
        name: IDR10
      ID11:
        name: IDR11
      ID12:
        name: IDR12
      ID13:
        name: IDR13
      ID14:
        name: IDR14
      ID15:
        name: IDR15
  ODR:
    _modify:
      OD0:
        name: ODR0
      OD1:
        name: ODR1
      OD2:
        name: ODR2
      OD3:
        name: ODR3
      OD4:
        name: ODR4
      OD5:
        name: ODR5
      OD6:
        name: ODR6
      OD7:
        name: ODR7
      OD8:
        name: ODR8
      OD9:
        name: ODR9
      OD10:
        name: ODR10
      OD11:
        name: ODR11
      OD12:
        name: ODR12
      OD13:
        name: ODR13
      OD14:
        name: ODR14
      OD15:
        name: ODR15
  AFRL:
    _modify:
      AFSEL0:
        name: AFR0
      AFSEL1:
        name: AFR1
      AFSEL2:
        name: AFR2
      AFSEL3:
        name: AFR3
      AFSEL4:
        name: AFR4
      AFSEL5:
        name: AFR5
      AFSEL6:
        name: AFR6
      AFSEL7:
        name: AFR7
  AFRH:
    _modify:
      AFSEL8:
        name: AFR8
      AFSEL9:
        name: AFR9
      AFSEL10:
        name: AFR10
      AFSEL11:
        name: AFR11
      AFSEL12:
        name: AFR12
      AFSEL13:
        name: AFR13
      AFSEL14:
        name: AFR14
      AFSEL15:
        name: AFR15

# Make IWDG register consitant
IWDG:
  _modify:
    IWDG_KR:
      name: KR
    IWDG_PR:
      name: PR
    IWDG_RLR:
      name: RLR
    IWDG_SR:
      name: SR
    IWDG_WINR:
      name: WINR

"I2C*":
  _modify:
    I2C_CR1:
      name: CR1
    I2C_CR2:
      name: CR2
    I2C_OAR1:
      name: OAR1
    I2C_OAR2:
      name: OAR2
    I2C_TIMINGR:
      name: TIMINGR
    I2C_TIMEOUTR:
      name: TIMEOUTR
    I2C_ISR:
      name: ISR
    I2C_ICR:
      name: ICR
    I2C_PECR:
      name: PECR
    I2C_PXDR:
      name: PXDR
    I2C_TXDR:
      name: TXDR
    I2C_RXDR:
      name: RXDR

WWDG:
  _modify:
    WWDG_CR:
      name: CR
    WWDG_CFR:
      name: CFR
    WWDG_SR:
      name: SR

# Merge the hundreds of individual bit fields into single fields for the
# crypt key/iv registers.
CRYP:
  "K[0123][LR]R":
    _merge:
      - "b*"
  "IV[01][LR]R":
    _merge:
      - "IV*"

FLASH:
  _modify:
    PRAR_PRG2:
      addressOffset: "0x12C"
      alternateRegister: ""

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/dma_fcr_wo.yaml
 - common_patches/h7_ethernet.yaml
 - common_patches/merge_I2C_CR2_SADDx_fields.yaml
 - common_patches/merge_USART_CR1_DEATx_fields.yaml
 - common_patches/merge_USART_CR1_DEDTx_fields.yaml
 - common_patches/merge_USART_CR2_ABRMODx_fields.yaml
 - common_patches/merge_USART_CR2_ADDx_fields.yaml
 - common_patches/rename_USART_CR2_DATAINV_field.yaml
 - common_patches/merge_USART_BRR_fields.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/tim/tim16.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/usart/usart_v2B1.yaml
