// Seed: 1777196882
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    inout tri id_5,
    output tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input uwire id_10,
    id_19,
    output supply1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input wand id_14,
    input tri1 id_15,
    output supply0 id_16,
    input wire id_17
);
  module_0 modCall_1 ();
  assign id_8 = $display(1);
  wire id_20;
  assign id_11 = -1;
  logic id_21, id_22, id_23, id_24, id_25, id_26;
  id_27(
      .id_0(id_25),
      .id_1(id_6),
      .id_2(id_25),
      .id_3(id_19),
      .id_4({-1, id_26}),
      .id_5(id_7 * id_9 !=? id_12 - 1),
      .id_6(-1),
      .id_7(id_14),
      .id_8(id_23),
      .id_9(id_7)
  ); id_28(
      -1, -1
  );
  always begin : LABEL_0
    if (1) id_24 <= id_25;
  end
  assign id_2 = 1'h0;
endmodule
