#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2009.vpi";
S_000001ef0a6bc1d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ef0a6bb920 .scope module, "test_mkio" "test_mkio" 3 3;
 .timescale -9 -12;
v000001ef0a725790_0 .var "DI0A", 0 0;
v000001ef0a72a620_0 .var "DI0B", 0 0;
v000001ef0a729e00_0 .var "DI1A", 0 0;
v000001ef0a729040_0 .var "DI1B", 0 0;
v000001ef0a72ada0_0 .net "DO0A", 0 0, v000001ef0a725510_0;  1 drivers
v000001ef0a72a260_0 .net "DO0B", 0 0, v000001ef0a7262d0_0;  1 drivers
v000001ef0a728a00_0 .net "DO1A", 0 0, v000001ef0a7267d0_0;  1 drivers
v000001ef0a7292c0_0 .net "DO1B", 0 0, v000001ef0a725c90_0;  1 drivers
v000001ef0a72aa80_0 .net "RX_STROB_A", 0 0, v000001ef0a725a10_0;  1 drivers
v000001ef0a729680_0 .net "RX_STROB_B", 0 0, v000001ef0a7258d0_0;  1 drivers
v000001ef0a729220_0 .net "TX_INHIBIT_A", 0 0, v000001ef0a724ed0_0;  1 drivers
v000001ef0a729360_0 .net "TX_INHIBIT_B", 0 0, v000001ef0a726370_0;  1 drivers
v000001ef0a72ae40_0 .var "addr_rd_dev2", 4 0;
v000001ef0a728be0_0 .var "addr_wr_dev4", 4 0;
v000001ef0a7297c0_0 .net "busy_dev2", 0 0, v000001ef0a6b1570_0;  1 drivers
v000001ef0a72ab20_0 .net "busy_dev4", 0 0, v000001ef0a694720_0;  1 drivers
v000001ef0a729c20_0 .var "clk", 0 0;
v000001ef0a72b0c0_0 .var "clk_rd_dev2", 0 0;
v000001ef0a72a760_0 .var "clk_wr_dev4", 0 0;
v000001ef0a729d60_0 .var/i "i", 31 0;
v000001ef0a729fe0_0 .var "in_data_dev4", 15 0;
v000001ef0a729860_0 .net "out_data_dev2", 15 0, v000001ef0a6b2330_0;  1 drivers
v000001ef0a7295e0_0 .var "reset", 0 0;
v000001ef0a7290e0 .array "tb_array_dev2", 31 0, 15 0;
v000001ef0a72af80 .array "tb_array_dev4", 31 0, 15 0;
v000001ef0a72a9e0_0 .var "we_dev4", 0 0;
E_000001ef0a685880 .event anyedge, v000001ef0a71e7f0_0;
S_000001ef0a4569c0 .scope module, "DUT" "mkio" 3 29, 4 1 0, S_000001ef0a6bb920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "DI1A";
    .port_info 3 /INPUT 1 "DI0A";
    .port_info 4 /OUTPUT 1 "DO1A";
    .port_info 5 /OUTPUT 1 "DO0A";
    .port_info 6 /OUTPUT 1 "RX_STROB_A";
    .port_info 7 /OUTPUT 1 "TX_INHIBIT_A";
    .port_info 8 /INPUT 1 "DI1B";
    .port_info 9 /INPUT 1 "DI0B";
    .port_info 10 /OUTPUT 1 "DO1B";
    .port_info 11 /OUTPUT 1 "DO0B";
    .port_info 12 /OUTPUT 1 "RX_STROB_B";
    .port_info 13 /OUTPUT 1 "TX_INHIBIT_B";
    .port_info 14 /INPUT 5 "addr_rd_dev2";
    .port_info 15 /INPUT 1 "clk_rd_dev2";
    .port_info 16 /OUTPUT 16 "out_data_dev2";
    .port_info 17 /OUTPUT 1 "busy_dev2";
    .port_info 18 /INPUT 5 "addr_wr_dev4";
    .port_info 19 /INPUT 16 "in_data_dev4";
    .port_info 20 /INPUT 1 "clk_wr_dev4";
    .port_info 21 /INPUT 1 "we_dev4";
    .port_info 22 /OUTPUT 1 "busy_dev4";
L_000001ef0a69a530 .functor BUFZ 1, v000001ef0a729c20_0, C4<0>, C4<0>, C4<0>;
v000001ef0a720940_0 .var "DI0", 0 0;
v000001ef0a7209e0_0 .net "DI0A", 0 0, v000001ef0a725790_0;  1 drivers
v000001ef0a7256f0_0 .net "DI0B", 0 0, v000001ef0a72a620_0;  1 drivers
v000001ef0a725b50_0 .var "DI1", 0 0;
v000001ef0a7260f0_0 .net "DI1A", 0 0, v000001ef0a729e00_0;  1 drivers
v000001ef0a725830_0 .net "DI1B", 0 0, v000001ef0a729040_0;  1 drivers
v000001ef0a726550_0 .net "DO0", 0 0, v000001ef0a720f80_0;  1 drivers
v000001ef0a725510_0 .var "DO0A", 0 0;
v000001ef0a7262d0_0 .var "DO0B", 0 0;
v000001ef0a7251f0_0 .net "DO1", 0 0, v000001ef0a721660_0;  1 drivers
v000001ef0a7267d0_0 .var "DO1A", 0 0;
v000001ef0a725c90_0 .var "DO1B", 0 0;
v000001ef0a725a10_0 .var "RX_STROB_A", 0 0;
v000001ef0a7258d0_0 .var "RX_STROB_B", 0 0;
v000001ef0a724ed0_0 .var "TX_INHIBIT_A", 0 0;
v000001ef0a726370_0 .var "TX_INHIBIT_B", 0 0;
v000001ef0a725970_0 .net "addr_rd_dev2", 4 0, v000001ef0a72ae40_0;  1 drivers
v000001ef0a724e30_0 .net "addr_wr_dev4", 4 0, v000001ef0a728be0_0;  1 drivers
v000001ef0a7265f0_0 .net "busy_dev2", 0 0, v000001ef0a6b1570_0;  alias, 1 drivers
v000001ef0a726870_0 .net "busy_dev4", 0 0, v000001ef0a694720_0;  alias, 1 drivers
v000001ef0a724bb0_0 .net "clk", 0 0, v000001ef0a729c20_0;  1 drivers
v000001ef0a726230_0 .var "clk16", 0 0;
v000001ef0a726190_0 .net "clk32", 0 0, L_000001ef0a69a530;  1 drivers
v000001ef0a725dd0_0 .net "clk_rd_dev2", 0 0, v000001ef0a72b0c0_0;  1 drivers
v000001ef0a724f70_0 .net "clk_wr_dev4", 0 0, v000001ef0a72a760_0;  1 drivers
v000001ef0a725ab0_0 .var "ena_reg", 4 0;
v000001ef0a726690_0 .net "in_data_dev4", 15 0, v000001ef0a729fe0_0;  1 drivers
v000001ef0a725150_0 .net "out_data_dev2", 15 0, v000001ef0a6b2330_0;  alias, 1 drivers
v000001ef0a724c50_0 .net "parity_error", 0 0, v000001ef0a71e110_0;  1 drivers
v000001ef0a726410_0 .net "reset", 0 0, v000001ef0a71ec50_0;  1 drivers
v000001ef0a725290_0 .net "rst", 0 0, v000001ef0a7295e0_0;  1 drivers
v000001ef0a725e70_0 .net "rx_cd", 0 0, v000001ef0a71e070_0;  1 drivers
v000001ef0a7264b0_0 .net "rx_data", 15 0, v000001ef0a71e890_0;  1 drivers
v000001ef0a726730_0 .net "rx_done", 0 0, v000001ef0a71ddf0_0;  1 drivers
v000001ef0a724cf0_0 .net "tx_busy", 0 0, v000001ef0a720ee0_0;  1 drivers
v000001ef0a725d30_0 .net "tx_cd", 0 0, v000001ef0a719fe0_0;  1 drivers
v000001ef0a7249d0_0 .net "tx_data", 15 0, v000001ef0a71a440_0;  1 drivers
v000001ef0a725f10_0 .net "tx_ready", 0 0, v000001ef0a7194a0_0;  1 drivers
v000001ef0a725bf0_0 .net "we_dev4", 0 0, v000001ef0a72a9e0_0;  1 drivers
E_000001ef0a685180 .event anyedge, v000001ef0a725ab0_0;
E_000001ef0a685280/0 .event anyedge, v000001ef0a7260f0_0, v000001ef0a725830_0, v000001ef0a7209e0_0, v000001ef0a7256f0_0;
E_000001ef0a685280/1 .event anyedge, v000001ef0a721660_0, v000001ef0a720f80_0;
E_000001ef0a685280 .event/or E_000001ef0a685280/0, E_000001ef0a685280/1;
S_000001ef0a456b50 .scope module, "control_sb" "mkio_control" 4 70, 5 1 0, S_000001ef0a4569c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx_done";
    .port_info 3 /INPUT 16 "rx_data";
    .port_info 4 /INPUT 1 "rx_cd";
    .port_info 5 /INPUT 1 "p_error";
    .port_info 6 /OUTPUT 1 "tx_ready";
    .port_info 7 /OUTPUT 16 "tx_data";
    .port_info 8 /OUTPUT 1 "tx_cd";
    .port_info 9 /INPUT 1 "tx_busy";
    .port_info 10 /INPUT 1 "clk_rd_dev2";
    .port_info 11 /INPUT 5 "addr_rd_dev2";
    .port_info 12 /OUTPUT 16 "out_data_dev2";
    .port_info 13 /OUTPUT 1 "busy_dev2";
    .port_info 14 /INPUT 1 "clk_wr_dev4";
    .port_info 15 /INPUT 5 "addr_wr_dev4";
    .port_info 16 /INPUT 16 "in_data_dev4";
    .port_info 17 /INPUT 1 "we_dev4";
    .port_info 18 /OUTPUT 1 "busy_dev4";
P_000001ef0a6a1c60 .param/l "ADDRESS" 0 5 3, C4<00001>;
P_000001ef0a6a1c98 .param/l "SUBADDR_2" 0 5 4, C4<00010>;
P_000001ef0a6a1cd0 .param/l "SUBADDR_4" 0 5 5, C4<00100>;
L_000001ef0a699ce0 .functor NOT 1, v000001ef0a71e070_0, C4<0>, C4<0>, C4<0>;
L_000001ef0a699d50 .functor AND 1, L_000001ef0a699ce0, L_000001ef0a72b2a0, C4<1>, C4<1>;
L_000001ef0a69adf0 .functor AND 1, L_000001ef0a699d50, L_000001ef0a72b340, C4<1>, C4<1>;
L_000001ef0a69a7d0 .functor AND 1, L_000001ef0a69adf0, v000001ef0a71ddf0_0, C4<1>, C4<1>;
L_000001ef0a699ea0 .functor NOT 1, L_000001ef0a72c2e0, C4<0>, C4<0>, C4<0>;
L_000001ef0a699810 .functor AND 1, L_000001ef0a69a7d0, L_000001ef0a699ea0, C4<1>, C4<1>;
L_000001ef0a69a060 .functor NOT 1, v000001ef0a71e070_0, C4<0>, C4<0>, C4<0>;
L_000001ef0a69a0d0 .functor AND 1, L_000001ef0a69a060, L_000001ef0a72ba20, C4<1>, C4<1>;
L_000001ef0a69a290 .functor AND 1, L_000001ef0a69a0d0, L_000001ef0a72b3e0, C4<1>, C4<1>;
L_000001ef0a69a3e0 .functor AND 1, L_000001ef0a69a290, v000001ef0a71ddf0_0, C4<1>, C4<1>;
L_000001ef0a69a4c0 .functor AND 1, L_000001ef0a69a3e0, L_000001ef0a72c2e0, C4<1>, C4<1>;
v000001ef0a717b70_0 .net *"_ivl_10", 0 0, L_000001ef0a699d50;  1 drivers
v000001ef0a718390_0 .net *"_ivl_13", 4 0, L_000001ef0a72b980;  1 drivers
L_000001ef0a730ef8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001ef0a716f90_0 .net/2u *"_ivl_14", 4 0, L_000001ef0a730ef8;  1 drivers
v000001ef0a717350_0 .net *"_ivl_16", 0 0, L_000001ef0a72b340;  1 drivers
v000001ef0a7172b0_0 .net *"_ivl_18", 0 0, L_000001ef0a69adf0;  1 drivers
v000001ef0a717210_0 .net *"_ivl_2", 0 0, L_000001ef0a699ce0;  1 drivers
v000001ef0a7184d0_0 .net *"_ivl_20", 0 0, L_000001ef0a69a7d0;  1 drivers
v000001ef0a718610_0 .net *"_ivl_22", 0 0, L_000001ef0a699ea0;  1 drivers
v000001ef0a717cb0_0 .net *"_ivl_26", 0 0, L_000001ef0a69a060;  1 drivers
v000001ef0a716ef0_0 .net *"_ivl_29", 4 0, L_000001ef0a72c600;  1 drivers
L_000001ef0a730f40 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001ef0a717670_0 .net/2u *"_ivl_30", 4 0, L_000001ef0a730f40;  1 drivers
v000001ef0a7173f0_0 .net *"_ivl_32", 0 0, L_000001ef0a72ba20;  1 drivers
v000001ef0a7175d0_0 .net *"_ivl_34", 0 0, L_000001ef0a69a0d0;  1 drivers
v000001ef0a717f30_0 .net *"_ivl_37", 4 0, L_000001ef0a72c6a0;  1 drivers
L_000001ef0a730f88 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000001ef0a716b30_0 .net/2u *"_ivl_38", 4 0, L_000001ef0a730f88;  1 drivers
v000001ef0a7177b0_0 .net *"_ivl_40", 0 0, L_000001ef0a72b3e0;  1 drivers
v000001ef0a718250_0 .net *"_ivl_42", 0 0, L_000001ef0a69a290;  1 drivers
v000001ef0a7186b0_0 .net *"_ivl_44", 0 0, L_000001ef0a69a3e0;  1 drivers
v000001ef0a7187f0_0 .net *"_ivl_5", 4 0, L_000001ef0a72c560;  1 drivers
L_000001ef0a730eb0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001ef0a7169f0_0 .net/2u *"_ivl_6", 4 0, L_000001ef0a730eb0;  1 drivers
v000001ef0a717850_0 .net *"_ivl_8", 0 0, L_000001ef0a72b2a0;  1 drivers
v000001ef0a7178f0_0 .net "addr_rd_dev2", 4 0, v000001ef0a72ae40_0;  alias, 1 drivers
v000001ef0a717e90_0 .net "addr_wr_dev4", 4 0, v000001ef0a728be0_0;  alias, 1 drivers
v000001ef0a717fd0_0 .net "busy_dev2", 0 0, v000001ef0a6b1570_0;  alias, 1 drivers
v000001ef0a716950_0 .net "busy_dev4", 0 0, v000001ef0a694720_0;  alias, 1 drivers
v000001ef0a716a90_0 .net "clk", 0 0, L_000001ef0a69a530;  alias, 1 drivers
v000001ef0a716bd0_0 .net "clk_rd_dev2", 0 0, v000001ef0a72b0c0_0;  alias, 1 drivers
v000001ef0a71a6c0_0 .net "clk_wr_dev4", 0 0, v000001ef0a72a760_0;  alias, 1 drivers
v000001ef0a7190e0_0 .net "dev2", 0 0, v000001ef0a716d10_0;  1 drivers
v000001ef0a719860_0 .net "dev2_raw", 0 0, L_000001ef0a699810;  1 drivers
v000001ef0a719360_0 .net "dev4", 0 0, v000001ef0a716db0_0;  1 drivers
v000001ef0a71a1c0_0 .net "dev4_raw", 0 0, L_000001ef0a69a4c0;  1 drivers
v000001ef0a71a260_0 .net "in_data_dev4", 15 0, v000001ef0a729fe0_0;  alias, 1 drivers
v000001ef0a71a620_0 .net "out_data_dev2", 15 0, v000001ef0a6b2330_0;  alias, 1 drivers
v000001ef0a7199a0_0 .net "p_error", 0 0, v000001ef0a71e110_0;  alias, 1 drivers
v000001ef0a718f00_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
v000001ef0a71a300_0 .net "rx_cd", 0 0, v000001ef0a71e070_0;  alias, 1 drivers
v000001ef0a719400_0 .net "rx_data", 15 0, v000001ef0a71e890_0;  alias, 1 drivers
v000001ef0a71a3a0_0 .net "rx_done", 0 0, v000001ef0a71ddf0_0;  alias, 1 drivers
v000001ef0a719f40_0 .var "sel", 0 0;
v000001ef0a719a40_0 .net "tx_busy", 0 0, v000001ef0a720ee0_0;  alias, 1 drivers
v000001ef0a719fe0_0 .var "tx_cd", 0 0;
v000001ef0a719540_0 .net "tx_cd_dev2", 0 0, v000001ef0a6b2a10_0;  1 drivers
v000001ef0a71a080_0 .net "tx_cd_dev4", 0 0, v000001ef0a7181b0_0;  1 drivers
v000001ef0a71a440_0 .var "tx_data", 15 0;
v000001ef0a71a4e0_0 .net "tx_data_dev2", 15 0, v000001ef0a6b2510_0;  1 drivers
v000001ef0a719ae0_0 .net "tx_data_dev4", 15 0, v000001ef0a718750_0;  1 drivers
v000001ef0a7194a0_0 .var "tx_ready", 0 0;
v000001ef0a71a120_0 .net "tx_ready_dev2", 0 0, v000001ef0a6b2970_0;  1 drivers
v000001ef0a719680_0 .net "tx_ready_dev4", 0 0, v000001ef0a718110_0;  1 drivers
v000001ef0a71a760_0 .net "we_dev4", 0 0, v000001ef0a72a9e0_0;  alias, 1 drivers
v000001ef0a71a580_0 .net "wr_rd", 0 0, L_000001ef0a72c2e0;  1 drivers
E_000001ef0a67e340/0 .event anyedge, v000001ef0a719f40_0, v000001ef0a718750_0, v000001ef0a6b2510_0, v000001ef0a7181b0_0;
E_000001ef0a67e340/1 .event anyedge, v000001ef0a6b2a10_0, v000001ef0a718110_0, v000001ef0a6b2970_0;
E_000001ef0a67e340 .event/or E_000001ef0a67e340/0, E_000001ef0a67e340/1;
L_000001ef0a72c2e0 .part v000001ef0a71e890_0, 10, 1;
L_000001ef0a72c560 .part v000001ef0a71e890_0, 11, 5;
L_000001ef0a72b2a0 .cmp/eq 5, L_000001ef0a72c560, L_000001ef0a730eb0;
L_000001ef0a72b980 .part v000001ef0a71e890_0, 5, 5;
L_000001ef0a72b340 .cmp/eq 5, L_000001ef0a72b980, L_000001ef0a730ef8;
L_000001ef0a72c600 .part v000001ef0a71e890_0, 11, 5;
L_000001ef0a72ba20 .cmp/eq 5, L_000001ef0a72c600, L_000001ef0a730f40;
L_000001ef0a72c6a0 .part v000001ef0a71e890_0, 5, 5;
L_000001ef0a72b3e0 .cmp/eq 5, L_000001ef0a72c6a0, L_000001ef0a730f88;
S_000001ef0a5df5f0 .scope module, "device2_sb" "device2" 5 36, 6 1 0, S_000001ef0a456b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "rx_done";
    .port_info 4 /INPUT 16 "rx_data";
    .port_info 5 /INPUT 1 "p_error";
    .port_info 6 /OUTPUT 16 "tx_data";
    .port_info 7 /OUTPUT 1 "tx_cd";
    .port_info 8 /OUTPUT 1 "tx_ready";
    .port_info 9 /INPUT 1 "tx_busy";
    .port_info 10 /INPUT 5 "addr_rd";
    .port_info 11 /INPUT 1 "clk_rd";
    .port_info 12 /OUTPUT 16 "out_data";
    .port_info 13 /OUTPUT 1 "busy";
P_000001ef0a67ec40 .param/l "ADDRESS" 0 6 2, C4<00001>;
enum000001ef0a647e90 .enum4 (4)
   "IDLE" 4'b0000,
   "INIT" 4'b0001,
   "DATA_WAIT" 4'b0010,
   "DATA_SAVE" 4'b0011,
   "CHECK_NUM" 4'b0100,
   "LOAD_OS" 4'b0101,
   "SEND_OS" 4'b0110,
   "END_WAIT" 4'b0111
 ;
L_000001ef0a6997a0 .functor BUFZ 16, v000001ef0a71e890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ef0a6b1cf0_0 .var "STATE", 3 0;
v000001ef0a6b1430_0 .net "addr_rd", 4 0, v000001ef0a72ae40_0;  alias, 1 drivers
v000001ef0a6b1250_0 .var "addr_wr", 4 0;
v000001ef0a6b1570_0 .var "busy", 0 0;
v000001ef0a6b12f0_0 .net "clk", 0 0, L_000001ef0a69a530;  alias, 1 drivers
v000001ef0a6b1d90_0 .net "clk_rd", 0 0, v000001ef0a72b0c0_0;  alias, 1 drivers
v000001ef0a6b0df0_0 .var "clk_wr", 0 0;
v000001ef0a6b1890_0 .var "cnt_p", 5 0;
v000001ef0a6b1ed0_0 .var "cnt_pause", 7 0;
v000001ef0a6b2650_0 .var "cnt_word", 4 0;
v000001ef0a6b0e90_0 .var "delay_impulse", 1 0;
v000001ef0a6b1610_0 .net "in_data", 15 0, L_000001ef0a6997a0;  1 drivers
v000001ef0a6b0d50_0 .var "num_word", 4 0;
v000001ef0a6b28d0_0 .var "num_word_buf", 4 0;
v000001ef0a6b1930_0 .net "out_data", 15 0, v000001ef0a6b2330_0;  alias, 1 drivers
v000001ef0a6b26f0_0 .net "p_error", 0 0, v000001ef0a71e110_0;  alias, 1 drivers
v000001ef0a6b19d0_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
v000001ef0a6b2830_0 .net "rx_data", 15 0, v000001ef0a71e890_0;  alias, 1 drivers
v000001ef0a6b1a70_0 .net "rx_done", 0 0, v000001ef0a71ddf0_0;  alias, 1 drivers
v000001ef0a6b1b10_0 .net "start", 0 0, v000001ef0a716d10_0;  alias, 1 drivers
v000001ef0a6b2150_0 .net "tx_busy", 0 0, v000001ef0a720ee0_0;  alias, 1 drivers
v000001ef0a6b2a10_0 .var "tx_cd", 0 0;
v000001ef0a6b2510_0 .var "tx_data", 15 0;
v000001ef0a6b2970_0 .var "tx_ready", 0 0;
v000001ef0a6b21f0_0 .var "we", 0 0;
E_000001ef0a67e680 .event posedge, v000001ef0a6b19d0_0, v000001ef0a6b1b10_0, v000001ef0a6b12f0_0;
E_000001ef0a67e6c0 .event anyedge, v000001ef0a6b0d50_0;
S_000001ef0a5df780 .scope module, "mem_dev2_sb" "mem_dev2" 6 24, 7 1 0, S_000001ef0a5df5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /INPUT 5 "read_addr";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "read_clock";
    .port_info 5 /INPUT 1 "write_clock";
    .port_info 6 /OUTPUT 16 "q";
P_000001ef0a649580 .param/l "ADDR_WIDTH" 0 7 3, +C4<00000000000000000000000000000101>;
P_000001ef0a6495b8 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
v000001ef0a6b1390_0 .net "data", 15 0, L_000001ef0a6997a0;  alias, 1 drivers
v000001ef0a6b2330_0 .var "q", 15 0;
v000001ef0a6b14d0 .array "ram", 0 31, 15 0;
v000001ef0a6b17f0_0 .net "read_addr", 4 0, v000001ef0a72ae40_0;  alias, 1 drivers
v000001ef0a6b11b0_0 .net "read_clock", 0 0, v000001ef0a72b0c0_0;  alias, 1 drivers
v000001ef0a6b1c50_0 .net "we", 0 0, v000001ef0a6b21f0_0;  1 drivers
v000001ef0a6b2790_0 .net "write_addr", 4 0, v000001ef0a6b1250_0;  1 drivers
v000001ef0a6b16b0_0 .net "write_clock", 0 0, v000001ef0a6b0df0_0;  1 drivers
E_000001ef0a67e000 .event posedge, v000001ef0a6b11b0_0;
E_000001ef0a67e9c0 .event posedge, v000001ef0a6b16b0_0;
S_000001ef0a624450 .scope begin, "state_machine" "state_machine" 6 71, 6 71 0, S_000001ef0a5df5f0;
 .timescale -9 -12;
S_000001ef0a6245e0 .scope module, "device4_sb" "device4" 5 57, 8 1 0, S_000001ef0a456b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "rx_data";
    .port_info 4 /INPUT 1 "p_error";
    .port_info 5 /OUTPUT 16 "tx_data";
    .port_info 6 /OUTPUT 1 "tx_cd";
    .port_info 7 /OUTPUT 1 "tx_ready";
    .port_info 8 /INPUT 1 "tx_busy";
    .port_info 9 /INPUT 5 "addr_wr";
    .port_info 10 /INPUT 1 "clk_wr";
    .port_info 11 /INPUT 16 "in_data";
    .port_info 12 /INPUT 1 "we";
    .port_info 13 /OUTPUT 1 "busy";
P_000001ef0a67ecc0 .param/l "ADDRESS" 0 8 2, C4<00001>;
enum000001ef0a649f40 .enum4 (4)
   "IDLE" 4'b0000,
   "INIT" 4'b0001,
   "PAUSE_WAIT" 4'b0010,
   "LOAD_OS" 4'b0011,
   "SEND_OS" 4'b0100,
   "READ_DATA" 4'b0101,
   "PREP_DATA" 4'b0110,
   "SEND_WAIT" 4'b0111,
   "SEND_DATA" 4'b1000,
   "CHECK_NUM" 4'b1001,
   "END_WAIT" 4'b1010
 ;
v000001ef0a693c80_0 .var "STATE", 3 0;
v000001ef0a694040_0 .var "addr_rd", 4 0;
v000001ef0a694220_0 .net "addr_wr", 4 0, v000001ef0a728be0_0;  alias, 1 drivers
v000001ef0a694720_0 .var "busy", 0 0;
v000001ef0a694900_0 .net "clk", 0 0, L_000001ef0a69a530;  alias, 1 drivers
v000001ef0a694c20_0 .var "clk_rd", 0 0;
v000001ef0a6942c0_0 .net "clk_wr", 0 0, v000001ef0a72a760_0;  alias, 1 drivers
v000001ef0a6945e0_0 .var "cnt_p", 5 0;
v000001ef0a694cc0_0 .var "cnt_pause", 7 0;
v000001ef0a686f70_0 .var "cnt_word", 4 0;
v000001ef0a687150_0 .var "delay_CW_RW", 7 0;
v000001ef0a6873d0_0 .var "delay_impulse", 1 0;
v000001ef0a717030_0 .net "in_data", 15 0, v000001ef0a729fe0_0;  alias, 1 drivers
v000001ef0a717a30_0 .var "num_word", 4 0;
v000001ef0a717c10_0 .var "num_word_buf", 4 0;
v000001ef0a718070_0 .net "out_data", 15 0, v000001ef0a6b23d0_0;  1 drivers
v000001ef0a717490_0 .net "p_error", 0 0, v000001ef0a71e110_0;  alias, 1 drivers
v000001ef0a717530_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
v000001ef0a716c70_0 .net "rx_data", 15 0, v000001ef0a71e890_0;  alias, 1 drivers
v000001ef0a717d50_0 .net "start", 0 0, v000001ef0a716db0_0;  alias, 1 drivers
v000001ef0a7182f0_0 .net "tx_busy", 0 0, v000001ef0a720ee0_0;  alias, 1 drivers
v000001ef0a7181b0_0 .var "tx_cd", 0 0;
v000001ef0a718750_0 .var "tx_data", 15 0;
v000001ef0a718110_0 .var "tx_ready", 0 0;
v000001ef0a716e50_0 .net "we", 0 0, v000001ef0a72a9e0_0;  alias, 1 drivers
E_000001ef0a67ed80 .event posedge, v000001ef0a6b19d0_0, v000001ef0a717d50_0, v000001ef0a6b12f0_0;
E_000001ef0a67e7c0 .event anyedge, v000001ef0a717a30_0;
S_000001ef0a5e2320 .scope module, "mem_dev4_sb" "mem_dev4" 8 24, 9 1 0, S_000001ef0a6245e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /INPUT 5 "read_addr";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "read_clock";
    .port_info 5 /INPUT 1 "write_clock";
    .port_info 6 /OUTPUT 16 "q";
P_000001ef0a648900 .param/l "ADDR_WIDTH" 0 9 3, +C4<00000000000000000000000000000101>;
P_000001ef0a648938 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
v000001ef0a6b0f30_0 .net "data", 15 0, v000001ef0a729fe0_0;  alias, 1 drivers
v000001ef0a6b23d0_0 .var "q", 15 0;
v000001ef0a6b2470 .array "ram", 0 31, 15 0;
v000001ef0a6b2ab0_0 .net "read_addr", 4 0, v000001ef0a694040_0;  1 drivers
v000001ef0a6b2b50_0 .net "read_clock", 0 0, v000001ef0a694c20_0;  1 drivers
v000001ef0a6b2bf0_0 .net "we", 0 0, v000001ef0a72a9e0_0;  alias, 1 drivers
v000001ef0a693fa0_0 .net "write_addr", 4 0, v000001ef0a728be0_0;  alias, 1 drivers
v000001ef0a694400_0 .net "write_clock", 0 0, v000001ef0a72a760_0;  alias, 1 drivers
E_000001ef0a67edc0 .event posedge, v000001ef0a6b2b50_0;
E_000001ef0a67e800 .event posedge, v000001ef0a694400_0;
S_000001ef0a5e24b0 .scope begin, "state_machine" "state_machine" 8 74, 8 74 0, S_000001ef0a6245e0;
 .timescale -9 -12;
S_000001ef0a5d3d70 .scope module, "enable_sync_sb1" "enable_sync" 5 74, 10 1 0, S_000001ef0a456b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "enable_out";
v000001ef0a717170_0 .net "clk", 0 0, L_000001ef0a69a530;  alias, 1 drivers
v000001ef0a718430_0 .var "en_sync", 2 0;
v000001ef0a718570_0 .net "enable_in", 0 0, L_000001ef0a699810;  alias, 1 drivers
v000001ef0a716d10_0 .var "enable_out", 0 0;
v000001ef0a717710_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
E_000001ef0a67e080 .event posedge, v000001ef0a6b12f0_0;
E_000001ef0a67e880 .event posedge, v000001ef0a6b19d0_0, v000001ef0a6b12f0_0;
S_000001ef0a5d3f00 .scope begin, "metastability" "metastability" 10 18, 10 18 0, S_000001ef0a5d3d70;
 .timescale -9 -12;
S_000001ef0a605450 .scope begin, "reclocking" "reclocking" 10 11, 10 11 0, S_000001ef0a5d3d70;
 .timescale -9 -12;
S_000001ef0a6055e0 .scope module, "enable_sync_sb2" "enable_sync" 5 81, 10 1 0, S_000001ef0a456b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "enable_out";
v000001ef0a717df0_0 .net "clk", 0 0, L_000001ef0a69a530;  alias, 1 drivers
v000001ef0a717990_0 .var "en_sync", 2 0;
v000001ef0a7170d0_0 .net "enable_in", 0 0, L_000001ef0a69a4c0;  alias, 1 drivers
v000001ef0a716db0_0 .var "enable_out", 0 0;
v000001ef0a717ad0_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
S_000001ef0a60acf0 .scope begin, "metastability" "metastability" 10 18, 10 18 0, S_000001ef0a6055e0;
 .timescale -9 -12;
S_000001ef0a60ae80 .scope begin, "reclocking" "reclocking" 10 11, 10 11 0, S_000001ef0a6055e0;
 .timescale -9 -12;
S_000001ef0a5f3170 .scope begin, "tx_interface" "tx_interface" 5 115, 5 115 0, S_000001ef0a456b50;
 .timescale -9 -12;
S_000001ef0a71ab00 .scope begin, "inout_MKIO" "inout_MKIO" 4 102, 4 102 0, S_000001ef0a4569c0;
 .timescale -9 -12;
S_000001ef0a71b5f0 .scope begin, "permit_transmitter" "permit_transmitter" 4 120, 4 120 0, S_000001ef0a4569c0;
 .timescale -9 -12;
S_000001ef0a71a970 .scope module, "receiver_sb" "mkio_receiver" 4 58, 11 1 0, S_000001ef0a4569c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "DI1";
    .port_info 3 /INPUT 1 "DI0";
    .port_info 4 /OUTPUT 16 "data_get";
    .port_info 5 /OUTPUT 1 "cd_get";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "parity_error";
L_000001ef0a69af40 .functor XOR 1, L_000001ef0a72b5c0, L_000001ef0a72bb60, C4<0>, C4<0>;
L_000001ef0a699c70 .functor OR 1, L_000001ef0a72b8e0, L_000001ef0a72b7a0, C4<0>, C4<0>;
L_000001ef0a699dc0 .functor XOR 1, L_000001ef0a72b700, L_000001ef0a72bd40, C4<0>, C4<0>;
L_000001ef0a69a220 .functor AND 1, L_000001ef0a699c70, L_000001ef0a699dc0, C4<1>, C4<1>;
L_000001ef0a6995e0 .functor XOR 1, L_000001ef0a72c4c0, L_000001ef0a72bde0, C4<0>, C4<0>;
L_000001ef0a69aca0 .functor AND 1, L_000001ef0a69a220, L_000001ef0a6995e0, C4<1>, C4<1>;
v000001ef0a719180_0 .net "DI0", 0 0, v000001ef0a720940_0;  1 drivers
v000001ef0a718fa0_0 .net "DI1", 0 0, v000001ef0a725b50_0;  1 drivers
v000001ef0a7195e0_0 .net *"_ivl_52", 0 0, L_000001ef0a72b5c0;  1 drivers
v000001ef0a719040_0 .net *"_ivl_54", 0 0, L_000001ef0a72bb60;  1 drivers
L_000001ef0a730dd8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001ef0a719cc0_0 .net/2u *"_ivl_57", 2 0, L_000001ef0a730dd8;  1 drivers
v000001ef0a7192c0_0 .net *"_ivl_62", 5 0, L_000001ef0a72c420;  1 drivers
L_000001ef0a730e20 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001ef0a719e00_0 .net/2u *"_ivl_63", 5 0, L_000001ef0a730e20;  1 drivers
v000001ef0a719ea0_0 .net *"_ivl_65", 0 0, L_000001ef0a72b8e0;  1 drivers
v000001ef0a6b20b0_0 .net *"_ivl_68", 5 0, L_000001ef0a72c7e0;  1 drivers
L_000001ef0a730e68 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v000001ef0a71f0b0_0 .net/2u *"_ivl_69", 5 0, L_000001ef0a730e68;  1 drivers
v000001ef0a71f510_0 .net *"_ivl_71", 0 0, L_000001ef0a72b7a0;  1 drivers
v000001ef0a71e390_0 .net *"_ivl_73", 0 0, L_000001ef0a699c70;  1 drivers
v000001ef0a71e9d0_0 .net *"_ivl_76", 0 0, L_000001ef0a72b700;  1 drivers
v000001ef0a71f790_0 .net *"_ivl_78", 0 0, L_000001ef0a72bd40;  1 drivers
v000001ef0a71f5b0_0 .net *"_ivl_79", 0 0, L_000001ef0a699dc0;  1 drivers
v000001ef0a71dcb0_0 .net *"_ivl_81", 0 0, L_000001ef0a69a220;  1 drivers
v000001ef0a71f650_0 .net *"_ivl_84", 0 0, L_000001ef0a72c4c0;  1 drivers
v000001ef0a71f150_0 .net *"_ivl_86", 0 0, L_000001ef0a72bde0;  1 drivers
v000001ef0a71eed0_0 .net *"_ivl_87", 0 0, L_000001ef0a6995e0;  1 drivers
v000001ef0a71dfd0_0 .net "cd_buf", 0 0, L_000001ef0a72bfc0;  1 drivers
v000001ef0a71e070_0 .var "cd_get", 0 0;
v000001ef0a71dd50_0 .net "clk", 0 0, v000001ef0a726230_0;  1 drivers
v000001ef0a71e750_0 .net "data_buf", 15 0, L_000001ef0a72c1a0;  1 drivers
v000001ef0a71e890_0 .var "data_get", 15 0;
v000001ef0a71ea70_0 .var "det_sig", 0 0;
v000001ef0a71ddf0_0 .var "done", 0 0;
v000001ef0a71eb10_0 .var "ena_wr", 0 0;
v000001ef0a71f1f0_0 .net "in_data", 0 0, L_000001ef0a72b520;  1 drivers
v000001ef0a71dad0_0 .var "length_bit", 2 0;
v000001ef0a71df30_0 .var "manchester_reg", 39 0;
v000001ef0a71d990_0 .net "middle_bit", 0 0, L_000001ef0a72bc00;  1 drivers
v000001ef0a71e930_0 .var "neg_shift_reg", 2 0;
v000001ef0a71e430_0 .net "parity_buf", 0 0, L_000001ef0a72bf20;  1 drivers
v000001ef0a71e110_0 .var "parity_error", 0 0;
v000001ef0a71f3d0_0 .var "pos_shift_reg", 2 0;
v000001ef0a71e4d0_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
v000001ef0a71ebb0_0 .net "reset_length_bit", 0 0, L_000001ef0a69af40;  1 drivers
v000001ef0a71f290_0 .var "sig_shift_reg", 2 0;
v000001ef0a71e1b0_0 .net "true_data_packet", 0 0, L_000001ef0a69aca0;  1 drivers
E_000001ef0a67ee00 .event posedge, v000001ef0a6b19d0_0, v000001ef0a71dd50_0;
L_000001ef0a728dc0 .part v000001ef0a71df30_0, 3, 1;
L_000001ef0a729ea0 .part v000001ef0a71df30_0, 5, 1;
L_000001ef0a72a3a0 .part v000001ef0a71df30_0, 7, 1;
L_000001ef0a72a4e0 .part v000001ef0a71df30_0, 9, 1;
L_000001ef0a72a580 .part v000001ef0a71df30_0, 11, 1;
L_000001ef0a728e60 .part v000001ef0a71df30_0, 13, 1;
L_000001ef0a72bac0 .part v000001ef0a71df30_0, 15, 1;
L_000001ef0a72bca0 .part v000001ef0a71df30_0, 17, 1;
L_000001ef0a72c060 .part v000001ef0a71df30_0, 19, 1;
L_000001ef0a72c880 .part v000001ef0a71df30_0, 21, 1;
L_000001ef0a72b200 .part v000001ef0a71df30_0, 23, 1;
L_000001ef0a72c380 .part v000001ef0a71df30_0, 25, 1;
L_000001ef0a72be80 .part v000001ef0a71df30_0, 27, 1;
L_000001ef0a72c740 .part v000001ef0a71df30_0, 29, 1;
L_000001ef0a72c100 .part v000001ef0a71df30_0, 31, 1;
LS_000001ef0a72c1a0_0_0 .concat8 [ 1 1 1 1], L_000001ef0a728dc0, L_000001ef0a729ea0, L_000001ef0a72a3a0, L_000001ef0a72a4e0;
LS_000001ef0a72c1a0_0_4 .concat8 [ 1 1 1 1], L_000001ef0a72a580, L_000001ef0a728e60, L_000001ef0a72bac0, L_000001ef0a72bca0;
LS_000001ef0a72c1a0_0_8 .concat8 [ 1 1 1 1], L_000001ef0a72c060, L_000001ef0a72c880, L_000001ef0a72b200, L_000001ef0a72c380;
LS_000001ef0a72c1a0_0_12 .concat8 [ 1 1 1 1], L_000001ef0a72be80, L_000001ef0a72c740, L_000001ef0a72c100, L_000001ef0a72c240;
L_000001ef0a72c1a0 .concat8 [ 4 4 4 4], LS_000001ef0a72c1a0_0_0, LS_000001ef0a72c1a0_0_4, LS_000001ef0a72c1a0_0_8, LS_000001ef0a72c1a0_0_12;
L_000001ef0a72c240 .part v000001ef0a71df30_0, 33, 1;
L_000001ef0a72b520 .part v000001ef0a71f290_0, 2, 1;
L_000001ef0a72b5c0 .part v000001ef0a71f290_0, 2, 1;
L_000001ef0a72bb60 .part v000001ef0a71f290_0, 1, 1;
L_000001ef0a72bc00 .cmp/eq 3, v000001ef0a71dad0_0, L_000001ef0a730dd8;
L_000001ef0a72c420 .part v000001ef0a71df30_0, 34, 6;
L_000001ef0a72b8e0 .cmp/eq 6, L_000001ef0a72c420, L_000001ef0a730e20;
L_000001ef0a72c7e0 .part v000001ef0a71df30_0, 34, 6;
L_000001ef0a72b7a0 .cmp/eq 6, L_000001ef0a72c7e0, L_000001ef0a730e68;
L_000001ef0a72b700 .part v000001ef0a71df30_0, 33, 1;
L_000001ef0a72bd40 .part v000001ef0a71df30_0, 32, 1;
L_000001ef0a72c4c0 .part v000001ef0a71df30_0, 31, 1;
L_000001ef0a72bde0 .part v000001ef0a71df30_0, 30, 1;
L_000001ef0a72bf20 .part v000001ef0a71df30_0, 1, 1;
L_000001ef0a72bfc0 .part v000001ef0a71df30_0, 35, 1;
S_000001ef0a71afb0 .scope generate, "bit_a[0]" "bit_a[0]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a67e8c0 .param/l "i" 0 11 84, +C4<00>;
v000001ef0a719b80_0 .net *"_ivl_0", 0 0, L_000001ef0a728dc0;  1 drivers
S_000001ef0a71b140 .scope generate, "bit_a[1]" "bit_a[1]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a67ea80 .param/l "i" 0 11 84, +C4<01>;
v000001ef0a718be0_0 .net *"_ivl_0", 0 0, L_000001ef0a729ea0;  1 drivers
S_000001ef0a71ac90 .scope generate, "bit_a[2]" "bit_a[2]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a680e80 .param/l "i" 0 11 84, +C4<010>;
v000001ef0a719d60_0 .net *"_ivl_0", 0 0, L_000001ef0a72a3a0;  1 drivers
S_000001ef0a71ae20 .scope generate, "bit_a[3]" "bit_a[3]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a6812c0 .param/l "i" 0 11 84, +C4<011>;
v000001ef0a719720_0 .net *"_ivl_0", 0 0, L_000001ef0a72a4e0;  1 drivers
S_000001ef0a71b460 .scope generate, "bit_a[4]" "bit_a[4]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a681740 .param/l "i" 0 11 84, +C4<0100>;
v000001ef0a718a00_0 .net *"_ivl_0", 0 0, L_000001ef0a72a580;  1 drivers
S_000001ef0a71b2d0 .scope generate, "bit_a[5]" "bit_a[5]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a681c80 .param/l "i" 0 11 84, +C4<0101>;
v000001ef0a7197c0_0 .net *"_ivl_0", 0 0, L_000001ef0a728e60;  1 drivers
S_000001ef0a71b780 .scope generate, "bit_a[6]" "bit_a[6]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a681840 .param/l "i" 0 11 84, +C4<0110>;
v000001ef0a71a800_0 .net *"_ivl_0", 0 0, L_000001ef0a72bac0;  1 drivers
S_000001ef0a71c790 .scope generate, "bit_a[7]" "bit_a[7]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a681d80 .param/l "i" 0 11 84, +C4<0111>;
v000001ef0a719900_0 .net *"_ivl_0", 0 0, L_000001ef0a72bca0;  1 drivers
S_000001ef0a71cc40 .scope generate, "bit_a[8]" "bit_a[8]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a682dc0 .param/l "i" 0 11 84, +C4<01000>;
v000001ef0a718960_0 .net *"_ivl_0", 0 0, L_000001ef0a72c060;  1 drivers
S_000001ef0a71c920 .scope generate, "bit_a[9]" "bit_a[9]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a682140 .param/l "i" 0 11 84, +C4<01001>;
v000001ef0a718d20_0 .net *"_ivl_0", 0 0, L_000001ef0a72c880;  1 drivers
S_000001ef0a71c600 .scope generate, "bit_a[10]" "bit_a[10]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a683dc0 .param/l "i" 0 11 84, +C4<01010>;
v000001ef0a718aa0_0 .net *"_ivl_0", 0 0, L_000001ef0a72b200;  1 drivers
S_000001ef0a71cdd0 .scope generate, "bit_a[11]" "bit_a[11]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a683ec0 .param/l "i" 0 11 84, +C4<01011>;
v000001ef0a719220_0 .net *"_ivl_0", 0 0, L_000001ef0a72c380;  1 drivers
S_000001ef0a71d410 .scope generate, "bit_a[12]" "bit_a[12]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a6843c0 .param/l "i" 0 11 84, +C4<01100>;
v000001ef0a718e60_0 .net *"_ivl_0", 0 0, L_000001ef0a72be80;  1 drivers
S_000001ef0a71cf60 .scope generate, "bit_a[13]" "bit_a[13]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a684400 .param/l "i" 0 11 84, +C4<01101>;
v000001ef0a718b40_0 .net *"_ivl_0", 0 0, L_000001ef0a72c740;  1 drivers
S_000001ef0a71cab0 .scope generate, "bit_a[14]" "bit_a[14]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a6076d0 .param/l "i" 0 11 84, +C4<01110>;
v000001ef0a719c20_0 .net *"_ivl_0", 0 0, L_000001ef0a72c100;  1 drivers
S_000001ef0a71d280 .scope generate, "bit_a[15]" "bit_a[15]" 11 84, 11 84 0, S_000001ef0a71a970;
 .timescale -9 -12;
P_000001ef0a607b50 .param/l "i" 0 11 84, +C4<01111>;
v000001ef0a718dc0_0 .net *"_ivl_0", 0 0, L_000001ef0a72c240;  1 drivers
S_000001ef0a71d0f0 .scope module, "reset_sync_sb" "reset_sync" 4 31, 12 1 0, S_000001ef0a4569c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "reset";
v000001ef0a71e7f0_0 .net "clk", 0 0, v000001ef0a729c20_0;  alias, 1 drivers
v000001ef0a71ec50_0 .var "reset", 0 0;
v000001ef0a71e2f0_0 .net "rst", 0 0, v000001ef0a7295e0_0;  alias, 1 drivers
v000001ef0a71da30_0 .var "rst_reg", 0 0;
v000001ef0a71e250_0 .var "rst_shift", 0 0;
E_000001ef0a6080d0 .event posedge, v000001ef0a71e7f0_0;
E_000001ef0a607e10 .event posedge, v000001ef0a71e2f0_0, v000001ef0a71e7f0_0;
S_000001ef0a71bca0 .scope begin, "metastability" "metastability" 12 16, 12 16 0, S_000001ef0a71d0f0;
 .timescale -9 -12;
S_000001ef0a71bfc0 .scope module, "transmitter_sb" "mkio_transmitter" 4 42, 13 1 0, S_000001ef0a4569c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "imp_send";
    .port_info 3 /INPUT 1 "cd_send";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "busy_send";
    .port_info 6 /OUTPUT 1 "DO1";
    .port_info 7 /OUTPUT 1 "DO0";
v000001ef0a720f80_0 .var "DO0", 0 0;
v000001ef0a721660_0 .var "DO1", 0 0;
v000001ef0a720ee0_0 .var "busy_send", 0 0;
v000001ef0a720bc0_0 .var "cd_buf", 0 0;
v000001ef0a721020_0 .net "cd_send", 0 0, v000001ef0a719fe0_0;  alias, 1 drivers
v000001ef0a71fb80_0 .net "clk", 0 0, v000001ef0a726230_0;  alias, 1 drivers
v000001ef0a721160_0 .var "count_bit", 5 0;
v000001ef0a720800_0 .var "data_buf", 15 0;
v000001ef0a71fcc0_0 .net "data_manchester", 31 0, L_000001ef0a728c80;  1 drivers
v000001ef0a7204e0_0 .net "data_send", 15 0, v000001ef0a71a440_0;  alias, 1 drivers
v000001ef0a720260_0 .net "imp_send", 0 0, v000001ef0a7194a0_0;  alias, 1 drivers
v000001ef0a721200_0 .var "length_bit", 2 0;
v000001ef0a720580_0 .var "parity", 0 0;
v000001ef0a7212a0_0 .net "reset", 0 0, v000001ef0a71ec50_0;  alias, 1 drivers
v000001ef0a720620_0 .var "word_manchester", 39 0;
E_000001ef0a6087d0 .event posedge, v000001ef0a71dd50_0;
E_000001ef0a607a10 .event anyedge, v000001ef0a720800_0, v000001ef0a720bc0_0, v000001ef0a71fcc0_0;
L_000001ef0a729400 .part v000001ef0a720800_0, 0, 1;
L_000001ef0a72a440 .part v000001ef0a720800_0, 0, 1;
L_000001ef0a728fa0 .part v000001ef0a720800_0, 1, 1;
L_000001ef0a72ad00 .part v000001ef0a720800_0, 1, 1;
L_000001ef0a72aee0 .part v000001ef0a720800_0, 2, 1;
L_000001ef0a7294a0 .part v000001ef0a720800_0, 2, 1;
L_000001ef0a729720 .part v000001ef0a720800_0, 3, 1;
L_000001ef0a72b020 .part v000001ef0a720800_0, 3, 1;
L_000001ef0a729cc0 .part v000001ef0a720800_0, 4, 1;
L_000001ef0a729540 .part v000001ef0a720800_0, 4, 1;
L_000001ef0a72a940 .part v000001ef0a720800_0, 5, 1;
L_000001ef0a729180 .part v000001ef0a720800_0, 5, 1;
L_000001ef0a72a120 .part v000001ef0a720800_0, 6, 1;
L_000001ef0a72a080 .part v000001ef0a720800_0, 6, 1;
L_000001ef0a728f00 .part v000001ef0a720800_0, 7, 1;
L_000001ef0a72ac60 .part v000001ef0a720800_0, 7, 1;
L_000001ef0a729f40 .part v000001ef0a720800_0, 8, 1;
L_000001ef0a729900 .part v000001ef0a720800_0, 8, 1;
L_000001ef0a72a6c0 .part v000001ef0a720800_0, 9, 1;
L_000001ef0a72b160 .part v000001ef0a720800_0, 9, 1;
L_000001ef0a72a300 .part v000001ef0a720800_0, 10, 1;
L_000001ef0a72a8a0 .part v000001ef0a720800_0, 10, 1;
L_000001ef0a72a1c0 .part v000001ef0a720800_0, 11, 1;
L_000001ef0a729a40 .part v000001ef0a720800_0, 11, 1;
L_000001ef0a728d20 .part v000001ef0a720800_0, 12, 1;
L_000001ef0a728aa0 .part v000001ef0a720800_0, 12, 1;
L_000001ef0a72a800 .part v000001ef0a720800_0, 13, 1;
L_000001ef0a7299a0 .part v000001ef0a720800_0, 13, 1;
L_000001ef0a729ae0 .part v000001ef0a720800_0, 14, 1;
L_000001ef0a728b40 .part v000001ef0a720800_0, 14, 1;
L_000001ef0a729b80 .part v000001ef0a720800_0, 15, 1;
LS_000001ef0a728c80_0_0 .concat8 [ 1 1 1 1], L_000001ef0a69aae0, L_000001ef0a72a440, L_000001ef0a699e30, L_000001ef0a72ad00;
LS_000001ef0a728c80_0_4 .concat8 [ 1 1 1 1], L_000001ef0a699a40, L_000001ef0a7294a0, L_000001ef0a69a6f0, L_000001ef0a72b020;
LS_000001ef0a728c80_0_8 .concat8 [ 1 1 1 1], L_000001ef0a69a450, L_000001ef0a729540, L_000001ef0a69a140, L_000001ef0a729180;
LS_000001ef0a728c80_0_12 .concat8 [ 1 1 1 1], L_000001ef0a699b90, L_000001ef0a72a080, L_000001ef0a69ab50, L_000001ef0a72ac60;
LS_000001ef0a728c80_0_16 .concat8 [ 1 1 1 1], L_000001ef0a699f10, L_000001ef0a729900, L_000001ef0a69a370, L_000001ef0a72b160;
LS_000001ef0a728c80_0_20 .concat8 [ 1 1 1 1], L_000001ef0a69a680, L_000001ef0a72a8a0, L_000001ef0a699ab0, L_000001ef0a729a40;
LS_000001ef0a728c80_0_24 .concat8 [ 1 1 1 1], L_000001ef0a699f80, L_000001ef0a728aa0, L_000001ef0a69a300, L_000001ef0a7299a0;
LS_000001ef0a728c80_0_28 .concat8 [ 1 1 1 1], L_000001ef0a69a1b0, L_000001ef0a728b40, L_000001ef0a699c00, L_000001ef0a72abc0;
LS_000001ef0a728c80_1_0 .concat8 [ 4 4 4 4], LS_000001ef0a728c80_0_0, LS_000001ef0a728c80_0_4, LS_000001ef0a728c80_0_8, LS_000001ef0a728c80_0_12;
LS_000001ef0a728c80_1_4 .concat8 [ 4 4 4 4], LS_000001ef0a728c80_0_16, LS_000001ef0a728c80_0_20, LS_000001ef0a728c80_0_24, LS_000001ef0a728c80_0_28;
L_000001ef0a728c80 .concat8 [ 16 16 0 0], LS_000001ef0a728c80_1_0, LS_000001ef0a728c80_1_4;
L_000001ef0a72abc0 .part v000001ef0a720800_0, 15, 1;
S_000001ef0a71c2e0 .scope generate, "gen_manchester[0]" "gen_manchester[0]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607e50 .param/l "i" 0 13 23, +C4<00>;
L_000001ef0a69aae0 .functor NOT 1, L_000001ef0a729400, C4<0>, C4<0>, C4<0>;
v000001ef0a71ecf0_0 .net *"_ivl_0", 0 0, L_000001ef0a729400;  1 drivers
v000001ef0a71ed90_0 .net *"_ivl_1", 0 0, L_000001ef0a69aae0;  1 drivers
v000001ef0a71e570_0 .net *"_ivl_3", 0 0, L_000001ef0a72a440;  1 drivers
S_000001ef0a71d5a0 .scope generate, "gen_manchester[1]" "gen_manchester[1]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607ad0 .param/l "i" 0 13 23, +C4<01>;
L_000001ef0a699e30 .functor NOT 1, L_000001ef0a728fa0, C4<0>, C4<0>, C4<0>;
v000001ef0a71f6f0_0 .net *"_ivl_0", 0 0, L_000001ef0a728fa0;  1 drivers
v000001ef0a71de90_0 .net *"_ivl_1", 0 0, L_000001ef0a699e30;  1 drivers
v000001ef0a71ef70_0 .net *"_ivl_3", 0 0, L_000001ef0a72ad00;  1 drivers
S_000001ef0a71d730 .scope generate, "gen_manchester[2]" "gen_manchester[2]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607cd0 .param/l "i" 0 13 23, +C4<010>;
L_000001ef0a699a40 .functor NOT 1, L_000001ef0a72aee0, C4<0>, C4<0>, C4<0>;
v000001ef0a71ee30_0 .net *"_ivl_0", 0 0, L_000001ef0a72aee0;  1 drivers
v000001ef0a71e610_0 .net *"_ivl_1", 0 0, L_000001ef0a699a40;  1 drivers
v000001ef0a71e6b0_0 .net *"_ivl_3", 0 0, L_000001ef0a7294a0;  1 drivers
S_000001ef0a71c150 .scope generate, "gen_manchester[3]" "gen_manchester[3]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607fd0 .param/l "i" 0 13 23, +C4<011>;
L_000001ef0a69a6f0 .functor NOT 1, L_000001ef0a729720, C4<0>, C4<0>, C4<0>;
v000001ef0a71f010_0 .net *"_ivl_0", 0 0, L_000001ef0a729720;  1 drivers
v000001ef0a71f830_0 .net *"_ivl_1", 0 0, L_000001ef0a69a6f0;  1 drivers
v000001ef0a71db70_0 .net *"_ivl_3", 0 0, L_000001ef0a72b020;  1 drivers
S_000001ef0a71b980 .scope generate, "gen_manchester[4]" "gen_manchester[4]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607d10 .param/l "i" 0 13 23, +C4<0100>;
L_000001ef0a69a450 .functor NOT 1, L_000001ef0a729cc0, C4<0>, C4<0>, C4<0>;
v000001ef0a71f330_0 .net *"_ivl_0", 0 0, L_000001ef0a729cc0;  1 drivers
v000001ef0a71f470_0 .net *"_ivl_1", 0 0, L_000001ef0a69a450;  1 drivers
v000001ef0a71dc10_0 .net *"_ivl_3", 0 0, L_000001ef0a729540;  1 drivers
S_000001ef0a71bb10 .scope generate, "gen_manchester[5]" "gen_manchester[5]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a608250 .param/l "i" 0 13 23, +C4<0101>;
L_000001ef0a69a140 .functor NOT 1, L_000001ef0a72a940, C4<0>, C4<0>, C4<0>;
v000001ef0a720c60_0 .net *"_ivl_0", 0 0, L_000001ef0a72a940;  1 drivers
v000001ef0a7206c0_0 .net *"_ivl_1", 0 0, L_000001ef0a69a140;  1 drivers
v000001ef0a71fae0_0 .net *"_ivl_3", 0 0, L_000001ef0a729180;  1 drivers
S_000001ef0a71be30 .scope generate, "gen_manchester[6]" "gen_manchester[6]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607f10 .param/l "i" 0 13 23, +C4<0110>;
L_000001ef0a699b90 .functor NOT 1, L_000001ef0a72a120, C4<0>, C4<0>, C4<0>;
v000001ef0a7203a0_0 .net *"_ivl_0", 0 0, L_000001ef0a72a120;  1 drivers
v000001ef0a71fd60_0 .net *"_ivl_1", 0 0, L_000001ef0a699b90;  1 drivers
v000001ef0a720440_0 .net *"_ivl_3", 0 0, L_000001ef0a72a080;  1 drivers
S_000001ef0a71c470 .scope generate, "gen_manchester[7]" "gen_manchester[7]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a6081d0 .param/l "i" 0 13 23, +C4<0111>;
L_000001ef0a69ab50 .functor NOT 1, L_000001ef0a728f00, C4<0>, C4<0>, C4<0>;
v000001ef0a71fe00_0 .net *"_ivl_0", 0 0, L_000001ef0a728f00;  1 drivers
v000001ef0a7215c0_0 .net *"_ivl_1", 0 0, L_000001ef0a69ab50;  1 drivers
v000001ef0a71ff40_0 .net *"_ivl_3", 0 0, L_000001ef0a72ac60;  1 drivers
S_000001ef0a722e70 .scope generate, "gen_manchester[8]" "gen_manchester[8]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a608810 .param/l "i" 0 13 23, +C4<01000>;
L_000001ef0a699f10 .functor NOT 1, L_000001ef0a729f40, C4<0>, C4<0>, C4<0>;
v000001ef0a720d00_0 .net *"_ivl_0", 0 0, L_000001ef0a729f40;  1 drivers
v000001ef0a720120_0 .net *"_ivl_1", 0 0, L_000001ef0a699f10;  1 drivers
v000001ef0a71ffe0_0 .net *"_ivl_3", 0 0, L_000001ef0a729900;  1 drivers
S_000001ef0a724450 .scope generate, "gen_manchester[9]" "gen_manchester[9]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a607b90 .param/l "i" 0 13 23, +C4<01001>;
L_000001ef0a69a370 .functor NOT 1, L_000001ef0a72a6c0, C4<0>, C4<0>, C4<0>;
v000001ef0a721340_0 .net *"_ivl_0", 0 0, L_000001ef0a72a6c0;  1 drivers
v000001ef0a7217a0_0 .net *"_ivl_1", 0 0, L_000001ef0a69a370;  1 drivers
v000001ef0a7208a0_0 .net *"_ivl_3", 0 0, L_000001ef0a72b160;  1 drivers
S_000001ef0a723320 .scope generate, "gen_manchester[10]" "gen_manchester[10]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a608110 .param/l "i" 0 13 23, +C4<01010>;
L_000001ef0a69a680 .functor NOT 1, L_000001ef0a72a300, C4<0>, C4<0>, C4<0>;
v000001ef0a7213e0_0 .net *"_ivl_0", 0 0, L_000001ef0a72a300;  1 drivers
v000001ef0a71fc20_0 .net *"_ivl_1", 0 0, L_000001ef0a69a680;  1 drivers
v000001ef0a721520_0 .net *"_ivl_3", 0 0, L_000001ef0a72a8a0;  1 drivers
S_000001ef0a722b50 .scope generate, "gen_manchester[11]" "gen_manchester[11]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a608510 .param/l "i" 0 13 23, +C4<01011>;
L_000001ef0a699ab0 .functor NOT 1, L_000001ef0a72a1c0, C4<0>, C4<0>, C4<0>;
v000001ef0a720e40_0 .net *"_ivl_0", 0 0, L_000001ef0a72a1c0;  1 drivers
v000001ef0a721700_0 .net *"_ivl_1", 0 0, L_000001ef0a699ab0;  1 drivers
v000001ef0a720760_0 .net *"_ivl_3", 0 0, L_000001ef0a729a40;  1 drivers
S_000001ef0a722ce0 .scope generate, "gen_manchester[12]" "gen_manchester[12]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a6082d0 .param/l "i" 0 13 23, +C4<01100>;
L_000001ef0a699f80 .functor NOT 1, L_000001ef0a728d20, C4<0>, C4<0>, C4<0>;
v000001ef0a721840_0 .net *"_ivl_0", 0 0, L_000001ef0a728d20;  1 drivers
v000001ef0a720b20_0 .net *"_ivl_1", 0 0, L_000001ef0a699f80;  1 drivers
v000001ef0a720da0_0 .net *"_ivl_3", 0 0, L_000001ef0a728aa0;  1 drivers
S_000001ef0a7237d0 .scope generate, "gen_manchester[13]" "gen_manchester[13]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a608310 .param/l "i" 0 13 23, +C4<01101>;
L_000001ef0a69a300 .functor NOT 1, L_000001ef0a72a800, C4<0>, C4<0>, C4<0>;
v000001ef0a720080_0 .net *"_ivl_0", 0 0, L_000001ef0a72a800;  1 drivers
v000001ef0a71f9a0_0 .net *"_ivl_1", 0 0, L_000001ef0a69a300;  1 drivers
v000001ef0a720a80_0 .net *"_ivl_3", 0 0, L_000001ef0a7299a0;  1 drivers
S_000001ef0a723000 .scope generate, "gen_manchester[14]" "gen_manchester[14]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a608350 .param/l "i" 0 13 23, +C4<01110>;
L_000001ef0a69a1b0 .functor NOT 1, L_000001ef0a729ae0, C4<0>, C4<0>, C4<0>;
v000001ef0a71fea0_0 .net *"_ivl_0", 0 0, L_000001ef0a729ae0;  1 drivers
v000001ef0a71fa40_0 .net *"_ivl_1", 0 0, L_000001ef0a69a1b0;  1 drivers
v000001ef0a721480_0 .net *"_ivl_3", 0 0, L_000001ef0a728b40;  1 drivers
S_000001ef0a723190 .scope generate, "gen_manchester[15]" "gen_manchester[15]" 13 23, 13 23 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
P_000001ef0a6085d0 .param/l "i" 0 13 23, +C4<01111>;
L_000001ef0a699c00 .functor NOT 1, L_000001ef0a729b80, C4<0>, C4<0>, C4<0>;
v000001ef0a7201c0_0 .net *"_ivl_0", 0 0, L_000001ef0a729b80;  1 drivers
v000001ef0a7210c0_0 .net *"_ivl_1", 0 0, L_000001ef0a699c00;  1 drivers
v000001ef0a720300_0 .net *"_ivl_3", 0 0, L_000001ef0a72abc0;  1 drivers
S_000001ef0a724770 .scope begin, "manchester" "manchester" 13 31, 13 31 0, S_000001ef0a71bfc0;
 .timescale -9 -12;
S_000001ef0a7234b0 .scope task, "array_init" "array_init" 3 62, 3 62 0, S_000001ef0a6bb920;
 .timescale -9 -12;
v000001ef0a724a70_0 .var/i "i", 31 0;
TD_test_mkio.array_init ;
    %vpi_call/w 3 66 "$display", " | data test dev2 | data test dev4 " {0 0 0};
    %vpi_call/w 3 67 "$display", "******************|*************" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a724a70_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ef0a724a70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %vpi_func 3 69 "$random" 32 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %mod;
    %pad/u 16;
    %ix/getv/s 4, v000001ef0a724a70_0;
    %store/vec4a v000001ef0a7290e0, 4, 0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %mod;
    %pad/u 16;
    %ix/getv/s 4, v000001ef0a724a70_0;
    %store/vec4a v000001ef0a72af80, 4, 0;
    %vpi_call/w 3 71 "$display", "%d | %h\011\011 | %h\011\011", v000001ef0a724a70_0, &A<v000001ef0a7290e0, v000001ef0a724a70_0 >, &A<v000001ef0a72af80, v000001ef0a724a70_0 > {0 0 0};
    %load/vec4 v000001ef0a724a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a724a70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001ef0a723960 .scope task, "read_ram2" "read_ram2" 3 133, 3 133 0, S_000001ef0a6bb920;
 .timescale -9 -12;
v000001ef0a725fb0_0 .var "addr", 4 0;
TD_test_mkio.read_ram2 ;
    %load/vec4 v000001ef0a725fb0_0;
    %store/vec4 v000001ef0a72ae40_0, 0, 5;
    %delay 31250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a72b0c0_0, 0, 1;
    %delay 31250, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a72b0c0_0, 0, 1;
    %end;
S_000001ef0a723e10 .scope task, "word_receiver" "word_receiver" 3 111, 3 111 0, S_000001ef0a6bb920;
 .timescale -9 -12;
v000001ef0a726050_0 .var/i "i", 31 0;
v000001ef0a724b10_0 .var "tb_data_reg", 19 0;
v000001ef0a724d90_0 .var "tb_man_reg", 39 0;
TD_test_mkio.word_receiver ;
    %pushi/vec4 39, 0, 32;
    %store/vec4 v000001ef0a726050_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001ef0a726050_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001ef0a728a00_0;
    %ix/getv/s 4, v000001ef0a726050_0;
    %store/vec4 v000001ef0a724d90_0, 4, 1;
    %delay 500000, 0;
    %load/vec4 v000001ef0a726050_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ef0a726050_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a726050_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001ef0a726050_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001ef0a724d90_0;
    %load/vec4 v000001ef0a726050_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000001ef0a726050_0;
    %store/vec4 v000001ef0a724b10_0, 4, 1;
    %load/vec4 v000001ef0a726050_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a726050_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v000001ef0a724d90_0;
    %parti/s 6, 34, 7;
    %cmpi/e 56, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %vpi_call/w 3 126 "$display", "Received Status Word. ADDRESS = %d, status bits = %b", &PV<v000001ef0a724b10_0, 12, 5>, &PV<v000001ef0a724b10_0, 1, 11> {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001ef0a724d90_0;
    %parti/s 6, 34, 7;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %vpi_call/w 3 129 "$display", "Received Data Word. DATA = %h", &PV<v000001ef0a724b10_0, 1, 16> {0 0 0};
T_2.8 ;
T_2.7 ;
    %end;
S_000001ef0a7242c0 .scope task, "word_transmit" "word_transmit" 3 76, 3 76 0, S_000001ef0a6bb920;
 .timescale -9 -12;
v000001ef0a725010_0 .var "data", 15 0;
v000001ef0a7250b0_0 .var/i "i", 31 0;
v000001ef0a725330_0 .var "parity", 0 0;
v000001ef0a7253d0_0 .var "shift_reg", 39 0;
v000001ef0a725470_0 .var "sync", 0 0;
TD_test_mkio.word_transmit ;
    %load/vec4 v000001ef0a725470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 56, 0, 6;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ef0a7253d0_0, 4, 6;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 7, 0, 6;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ef0a7253d0_0, 4, 6;
T_3.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a7250b0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001ef0a7250b0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001ef0a725010_0;
    %load/vec4 v000001ef0a7250b0_0;
    %part/s 1;
    %load/vec4 v000001ef0a725010_0;
    %load/vec4 v000001ef0a7250b0_0;
    %part/s 1;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef0a7250b0_0;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000001ef0a7253d0_0, 4, 2;
    %load/vec4 v000001ef0a7250b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a7250b0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a725330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a7250b0_0, 0, 32;
T_3.14 ;
    %load/vec4 v000001ef0a7250b0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v000001ef0a725010_0;
    %load/vec4 v000001ef0a7250b0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v000001ef0a725330_0;
    %inv;
    %store/vec4 v000001ef0a725330_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v000001ef0a725330_0;
    %store/vec4 v000001ef0a725330_0, 0, 1;
T_3.17 ;
    %load/vec4 v000001ef0a7250b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a7250b0_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %load/vec4 v000001ef0a725330_0;
    %load/vec4 v000001ef0a725330_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ef0a7253d0_0, 4, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a7250b0_0, 0, 32;
T_3.18 ;
    %load/vec4 v000001ef0a7250b0_0;
    %cmpi/s 39, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v000001ef0a7253d0_0;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v000001ef0a7250b0_0;
    %sub;
    %part/s 1;
    %store/vec4 v000001ef0a729e00_0, 0, 1;
    %load/vec4 v000001ef0a7253d0_0;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v000001ef0a7250b0_0;
    %sub;
    %part/s 1;
    %inv;
    %store/vec4 v000001ef0a725790_0, 0, 1;
    %delay 500000, 0;
    %load/vec4 v000001ef0a7250b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a7250b0_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a729e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a725790_0, 0, 1;
    %end;
S_000001ef0a7245e0 .scope task, "write_ram4" "write_ram4" 3 143, 3 143 0, S_000001ef0a6bb920;
 .timescale -9 -12;
v000001ef0a7255b0_0 .var "addr", 4 0;
v000001ef0a725650_0 .var "data", 15 0;
TD_test_mkio.write_ram4 ;
    %load/vec4 v000001ef0a725650_0;
    %assign/vec4 v000001ef0a729fe0_0, 0;
    %load/vec4 v000001ef0a7255b0_0;
    %assign/vec4 v000001ef0a728be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a72a9e0_0, 0;
    %delay 31250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a72a760_0, 0, 1;
    %delay 31250, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a72a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a72a9e0_0, 0;
    %end;
    .scope S_000001ef0a71d0f0;
T_5 ;
    %wait E_000001ef0a607e10;
    %load/vec4 v000001ef0a71e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001ef0a71e250_0, 0;
    %assign/vec4 v000001ef0a71da30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ef0a71e250_0;
    %concati/vec4 1, 0, 1;
    %split/vec4 1;
    %assign/vec4 v000001ef0a71e250_0, 0;
    %assign/vec4 v000001ef0a71da30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ef0a71d0f0;
T_6 ;
    %wait E_000001ef0a6080d0;
    %fork t_1, S_000001ef0a71bca0;
    %jmp t_0;
    .scope S_000001ef0a71bca0;
t_1 ;
    %load/vec4 v000001ef0a71da30_0;
    %nor/r;
    %assign/vec4 v000001ef0a71ec50_0, 0;
    %end;
    .scope S_000001ef0a71d0f0;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ef0a71bfc0;
T_7 ;
Ewait_0 .event/or E_000001ef0a607a10, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_000001ef0a724770;
    %jmp t_2;
    .scope S_000001ef0a724770;
t_3 ;
    %load/vec4 v000001ef0a720800_0;
    %xor/r;
    %inv;
    %store/vec4 v000001ef0a720580_0, 0, 1;
    %load/vec4 v000001ef0a720bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 56, 0, 6;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ef0a720620_0, 4, 6;
    %load/vec4 v000001ef0a71fcc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ef0a720620_0, 4, 32;
    %load/vec4 v000001ef0a720580_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ef0a720620_0, 4, 2;
    %end;
    .scope S_000001ef0a71bfc0;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ef0a71bfc0;
T_8 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a7212a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a720ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ef0a720800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a720bc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a721200_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef0a721160_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ef0a720260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001ef0a7204e0_0;
    %assign/vec4 v000001ef0a720800_0, 0;
    %load/vec4 v000001ef0a721020_0;
    %assign/vec4 v000001ef0a720bc0_0, 0;
T_8.2 ;
    %load/vec4 v000001ef0a720260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a721200_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001ef0a720ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v000001ef0a721200_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ef0a721200_0, 0;
T_8.6 ;
T_8.5 ;
    %load/vec4 v000001ef0a720260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 39, 0, 6;
    %assign/vec4 v000001ef0a721160_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001ef0a721160_0;
    %pushi/vec4 0, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001ef0a721200_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v000001ef0a721160_0;
    %subi 1, 0, 6;
    %assign/vec4 v000001ef0a721160_0, 0;
T_8.10 ;
T_8.9 ;
    %load/vec4 v000001ef0a720260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a720ee0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001ef0a721160_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001ef0a721200_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a720ee0_0, 0;
T_8.14 ;
T_8.13 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ef0a71bfc0;
T_9 ;
    %wait E_000001ef0a6087d0;
    %load/vec4 v000001ef0a720ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ef0a720620_0;
    %load/vec4 v000001ef0a721160_0;
    %part/u 1;
    %assign/vec4 v000001ef0a721660_0, 0;
    %load/vec4 v000001ef0a720620_0;
    %load/vec4 v000001ef0a721160_0;
    %part/u 1;
    %inv;
    %assign/vec4 v000001ef0a720f80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a721660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a720f80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ef0a71a970;
T_10 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a71e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a71f3d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a71e930_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ef0a71f3d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ef0a718fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a71f3d0_0, 0;
    %load/vec4 v000001ef0a71e930_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ef0a719180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a71e930_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ef0a71a970;
T_11 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a71e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a71ea70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ef0a71f3d0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001ef0a71e930_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v000001ef0a71ea70_0;
    %inv;
    %assign/vec4 v000001ef0a71ea70_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a71ea70_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a71ea70_0, 0;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v000001ef0a71ea70_0;
    %inv;
    %assign/vec4 v000001ef0a71ea70_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ef0a71a970;
T_12 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a71e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a71f290_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ef0a71f290_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001ef0a71ea70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a71f290_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ef0a71a970;
T_13 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a71e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a71dad0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v000001ef0a71df30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001ef0a71ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a71dad0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001ef0a71dad0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ef0a71dad0_0, 0;
T_13.3 ;
    %load/vec4 v000001ef0a71d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001ef0a71df30_0;
    %parti/s 39, 0, 2;
    %load/vec4 v000001ef0a71f1f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a71df30_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ef0a71a970;
T_14 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a71e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a71e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a71e110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a71eb10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ef0a71e890_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ef0a71d990_0;
    %assign/vec4 v000001ef0a71eb10_0, 0;
    %load/vec4 v000001ef0a71e1b0_0;
    %load/vec4 v000001ef0a71eb10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001ef0a71dfd0_0;
    %assign/vec4 v000001ef0a71e070_0, 0;
    %load/vec4 v000001ef0a71e750_0;
    %assign/vec4 v000001ef0a71e890_0, 0;
    %load/vec4 v000001ef0a71e750_0;
    %load/vec4 v000001ef0a71e430_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %inv;
    %assign/vec4 v000001ef0a71e110_0, 0;
T_14.2 ;
    %load/vec4 v000001ef0a71e1b0_0;
    %load/vec4 v000001ef0a71eb10_0;
    %and;
    %assign/vec4 v000001ef0a71ddf0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ef0a5df780;
T_15 ;
    %wait E_000001ef0a67e9c0;
    %load/vec4 v000001ef0a6b1c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001ef0a6b1390_0;
    %load/vec4 v000001ef0a6b2790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef0a6b14d0, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ef0a5df780;
T_16 ;
    %wait E_000001ef0a67e000;
    %load/vec4 v000001ef0a6b17f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ef0a6b14d0, 4;
    %assign/vec4 v000001ef0a6b2330_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ef0a5df5f0;
T_17 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef0a6b0e90_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a6b0d50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a6b28d0_0, 0, 5;
    %end;
    .thread T_17, $init;
    .scope S_000001ef0a5df5f0;
T_18 ;
    %wait E_000001ef0a67e6c0;
    %load/vec4 v000001ef0a6b0d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %load/vec4 v000001ef0a6b0d50_0;
    %subi 1, 0, 5;
    %store/vec4 v000001ef0a6b28d0_0, 0, 5;
    %jmp T_18.2;
T_18.0 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ef0a6b28d0_0, 0, 5;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001ef0a5df5f0;
T_19 ;
    %wait E_000001ef0a67e680;
    %fork t_5, S_000001ef0a624450;
    %jmp t_4;
    .scope S_000001ef0a624450;
t_5 ;
    %load/vec4 v000001ef0a6b19d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ef0a6b2510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a6b1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b0df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a6b2650_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef0a6b1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b2970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b1570_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001ef0a6b1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a6b1250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a6b21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b0df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a6b2650_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef0a6b1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b2970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a6b1570_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001ef0a6b1cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %jmp T_19.12;
T_19.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a6b1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b2970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ef0a6b2510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b2a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b1570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef0a6b1ed0_0, 0;
    %jmp T_19.12;
T_19.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %load/vec4 v000001ef0a6b2830_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v000001ef0a6b0d50_0, 0;
    %load/vec4 v000001ef0a6b26f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.13, 8;
    %load/vec4 v000001ef0a6b1890_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef0a6b1890_0, 0;
T_19.13 ;
    %jmp T_19.12;
T_19.6 ;
    %load/vec4 v000001ef0a6b1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %jmp T_19.16;
T_19.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
T_19.16 ;
    %jmp T_19.12;
T_19.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a6b0df0_0, 0;
    %load/vec4 v000001ef0a6b26f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %load/vec4 v000001ef0a6b1890_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef0a6b1890_0, 0;
T_19.17 ;
    %jmp T_19.12;
T_19.8 ;
    %load/vec4 v000001ef0a6b2650_0;
    %load/vec4 v000001ef0a6b28d0_0;
    %cmp/ne;
    %jmp/0xz  T_19.19, 4;
    %load/vec4 v000001ef0a6b1250_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef0a6b1250_0, 0;
    %load/vec4 v000001ef0a6b2650_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef0a6b2650_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b0df0_0, 0;
    %jmp T_19.20;
T_19.19 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a6b2650_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
T_19.20 ;
    %jmp T_19.12;
T_19.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b2a10_0, 0;
    %jmp T_19.12;
T_19.10 ;
    %load/vec4 v000001ef0a6b1ed0_0;
    %load/vec4 v000001ef0a6b0e90_0;
    %pad/u 8;
    %cmp/ne;
    %jmp/0xz  T_19.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a6b2970_0, 0;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v000001ef0a6b1890_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 10;
    %assign/vec4 v000001ef0a6b2510_0, 0;
    %load/vec4 v000001ef0a6b1ed0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ef0a6b1ed0_0, 0;
    %jmp T_19.22;
T_19.21 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef0a6b1ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a6b2970_0, 0;
T_19.22 ;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v000001ef0a6b2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.23, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef0a6b1cf0_0, 0;
T_19.24 ;
    %jmp T_19.12;
T_19.12 ;
    %pop/vec4 1;
T_19.3 ;
T_19.1 ;
    %end;
    .scope S_000001ef0a5df5f0;
t_4 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ef0a5e2320;
T_20 ;
    %wait E_000001ef0a67e800;
    %load/vec4 v000001ef0a6b2bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001ef0a6b0f30_0;
    %load/vec4 v000001ef0a693fa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef0a6b2470, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ef0a5e2320;
T_21 ;
    %wait E_000001ef0a67edc0;
    %load/vec4 v000001ef0a6b2ab0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ef0a6b2470, 4;
    %assign/vec4 v000001ef0a6b23d0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ef0a6245e0;
T_22 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001ef0a687150_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ef0a6873d0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a717a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a717c10_0, 0, 5;
    %end;
    .thread T_22, $init;
    .scope S_000001ef0a6245e0;
T_23 ;
    %wait E_000001ef0a67e7c0;
    %load/vec4 v000001ef0a717a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %load/vec4 v000001ef0a717a30_0;
    %subi 1, 0, 5;
    %store/vec4 v000001ef0a717c10_0, 0, 5;
    %jmp T_23.2;
T_23.0 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000001ef0a717c10_0, 0, 5;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001ef0a6245e0;
T_24 ;
    %wait E_000001ef0a67ed80;
    %fork t_7, S_000001ef0a5e24b0;
    %jmp t_6;
    .scope S_000001ef0a5e24b0;
t_7 ;
    %load/vec4 v000001ef0a717530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef0a6945e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a694c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a686f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a694040_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001ef0a717d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef0a6945e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a694040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a694c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a686f70_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001ef0a693c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %jmp T_24.15;
T_24.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a718110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ef0a718750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a694720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef0a694cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a694040_0, 0;
    %jmp T_24.15;
T_24.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ef0a718750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a694720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %load/vec4 v000001ef0a716c70_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v000001ef0a717a30_0, 0;
    %load/vec4 v000001ef0a717490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001ef0a6945e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef0a6945e0_0, 0;
T_24.16 ;
    %jmp T_24.15;
T_24.6 ;
    %load/vec4 v000001ef0a694cc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ef0a694cc0_0, 0;
    %load/vec4 v000001ef0a694cc0_0;
    %load/vec4 v000001ef0a687150_0;
    %cmp/e;
    %jmp/0xz  T_24.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
T_24.18 ;
    %jmp T_24.15;
T_24.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a7181b0_0, 0;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v000001ef0a6945e0_0;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 10;
    %assign/vec4 v000001ef0a718750_0, 0;
    %jmp T_24.15;
T_24.8 ;
    %load/vec4 v000001ef0a694cc0_0;
    %load/vec4 v000001ef0a6873d0_0;
    %pad/u 8;
    %cmp/ne;
    %jmp/0xz  T_24.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a718110_0, 0;
    %load/vec4 v000001ef0a694cc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ef0a694cc0_0, 0;
    %jmp T_24.21;
T_24.20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef0a694cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a718110_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
T_24.21 ;
    %jmp T_24.15;
T_24.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a694c20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %jmp T_24.15;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a694c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a7181b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %jmp T_24.15;
T_24.11 ;
    %load/vec4 v000001ef0a7182f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
T_24.23 ;
    %jmp T_24.15;
T_24.12 ;
    %load/vec4 v000001ef0a694cc0_0;
    %load/vec4 v000001ef0a6873d0_0;
    %pad/u 8;
    %cmp/ne;
    %jmp/0xz  T_24.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef0a718110_0, 0;
    %load/vec4 v000001ef0a718070_0;
    %assign/vec4 v000001ef0a718750_0, 0;
    %load/vec4 v000001ef0a694cc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ef0a694cc0_0, 0;
    %jmp T_24.25;
T_24.24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef0a694cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a718110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef0a694c20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
T_24.25 ;
    %jmp T_24.15;
T_24.13 ;
    %load/vec4 v000001ef0a686f70_0;
    %load/vec4 v000001ef0a717c10_0;
    %cmp/ne;
    %jmp/0xz  T_24.26, 4;
    %load/vec4 v000001ef0a694040_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef0a694040_0, 0;
    %load/vec4 v000001ef0a686f70_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef0a686f70_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %jmp T_24.27;
T_24.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a686f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a694040_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
T_24.27 ;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001ef0a7182f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
    %jmp T_24.29;
T_24.28 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef0a693c80_0, 0;
T_24.29 ;
    %jmp T_24.15;
T_24.15 ;
    %pop/vec4 1;
T_24.3 ;
T_24.1 ;
    %end;
    .scope S_000001ef0a6245e0;
t_6 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_000001ef0a5d3d70;
T_25 ;
    %wait E_000001ef0a67e880;
    %fork t_9, S_000001ef0a605450;
    %jmp t_8;
    .scope S_000001ef0a605450;
t_9 ;
    %load/vec4 v000001ef0a717710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a718430_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001ef0a718430_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001ef0a718430_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef0a718570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a718430_0, 0;
T_25.1 ;
    %end;
    .scope S_000001ef0a5d3d70;
t_8 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_000001ef0a5d3d70;
T_26 ;
    %wait E_000001ef0a67e080;
    %fork t_11, S_000001ef0a5d3f00;
    %jmp t_10;
    .scope S_000001ef0a5d3f00;
t_11 ;
    %load/vec4 v000001ef0a718430_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001ef0a716d10_0, 0;
    %end;
    .scope S_000001ef0a5d3d70;
t_10 %join;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ef0a6055e0;
T_27 ;
    %wait E_000001ef0a67e880;
    %fork t_13, S_000001ef0a60ae80;
    %jmp t_12;
    .scope S_000001ef0a60ae80;
t_13 ;
    %load/vec4 v000001ef0a717ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef0a717990_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001ef0a717990_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001ef0a717990_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ef0a7170d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a717990_0, 0;
T_27.1 ;
    %end;
    .scope S_000001ef0a6055e0;
t_12 %join;
    %jmp T_27;
    .thread T_27;
    .scope S_000001ef0a6055e0;
T_28 ;
    %wait E_000001ef0a67e080;
    %fork t_15, S_000001ef0a60acf0;
    %jmp t_14;
    .scope S_000001ef0a60acf0;
t_15 ;
    %load/vec4 v000001ef0a717990_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001ef0a716db0_0, 0;
    %end;
    .scope S_000001ef0a6055e0;
t_14 %join;
    %jmp T_28;
    .thread T_28;
    .scope S_000001ef0a456b50;
T_29 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001ef0a719f40_0, 0, 1;
    %end;
    .thread T_29, $init;
    .scope S_000001ef0a456b50;
T_30 ;
    %wait E_000001ef0a67e080;
    %load/vec4 v000001ef0a7190e0_0;
    %load/vec4 v000001ef0a719360_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %jmp T_30.2;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a719f40_0, 0, 1;
    %jmp T_30.2;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a719f40_0, 0, 1;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30;
    .scope S_000001ef0a456b50;
T_31 ;
Ewait_1 .event/or E_000001ef0a67e340, E_0x0;
    %wait Ewait_1;
    %fork t_17, S_000001ef0a5f3170;
    %jmp t_16;
    .scope S_000001ef0a5f3170;
t_17 ;
    %load/vec4 v000001ef0a719f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %load/vec4 v000001ef0a719ae0_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v000001ef0a71a4e0_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v000001ef0a71a440_0, 0, 16;
    %load/vec4 v000001ef0a719f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v000001ef0a71a080_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v000001ef0a719540_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v000001ef0a719fe0_0, 0, 1;
    %load/vec4 v000001ef0a719f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.4, 8;
    %load/vec4 v000001ef0a719680_0;
    %jmp/1 T_31.5, 8;
T_31.4 ; End of true expr.
    %load/vec4 v000001ef0a71a120_0;
    %jmp/0 T_31.5, 8;
 ; End of false expr.
    %blend;
T_31.5;
    %store/vec4 v000001ef0a7194a0_0, 0, 1;
    %end;
    .scope S_000001ef0a456b50;
t_16 %join;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001ef0a4569c0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a726230_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a725ab0_0, 0, 5;
    %end;
    .thread T_32, $init;
    .scope S_000001ef0a4569c0;
T_33 ;
    %wait E_000001ef0a67e080;
    %load/vec4 v000001ef0a726230_0;
    %nor/r;
    %assign/vec4 v000001ef0a726230_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_000001ef0a4569c0;
T_34 ;
Ewait_2 .event/or E_000001ef0a685280, E_0x0;
    %wait Ewait_2;
    %fork t_19, S_000001ef0a71ab00;
    %jmp t_18;
    .scope S_000001ef0a71ab00;
t_19 ;
    %load/vec4 v000001ef0a7260f0_0;
    %load/vec4 v000001ef0a725830_0;
    %or;
    %store/vec4 v000001ef0a725b50_0, 0, 1;
    %load/vec4 v000001ef0a7209e0_0;
    %load/vec4 v000001ef0a7256f0_0;
    %or;
    %store/vec4 v000001ef0a720940_0, 0, 1;
    %load/vec4 v000001ef0a7251f0_0;
    %store/vec4 v000001ef0a7267d0_0, 0, 1;
    %load/vec4 v000001ef0a726550_0;
    %store/vec4 v000001ef0a725510_0, 0, 1;
    %load/vec4 v000001ef0a7251f0_0;
    %store/vec4 v000001ef0a725c90_0, 0, 1;
    %load/vec4 v000001ef0a726550_0;
    %store/vec4 v000001ef0a7262d0_0, 0, 1;
    %end;
    .scope S_000001ef0a4569c0;
t_18 %join;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001ef0a4569c0;
T_35 ;
    %wait E_000001ef0a67ee00;
    %load/vec4 v000001ef0a726410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef0a725ab0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000001ef0a725ab0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000001ef0a724cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ef0a725ab0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001ef0a4569c0;
T_36 ;
Ewait_3 .event/or E_000001ef0a685180, E_0x0;
    %wait Ewait_3;
    %fork t_21, S_000001ef0a71b5f0;
    %jmp t_20;
    .scope S_000001ef0a71b5f0;
t_21 ;
    %load/vec4 v000001ef0a725ab0_0;
    %or/r;
    %inv;
    %store/vec4 v000001ef0a725a10_0, 0, 1;
    %load/vec4 v000001ef0a725ab0_0;
    %or/r;
    %inv;
    %store/vec4 v000001ef0a724ed0_0, 0, 1;
    %load/vec4 v000001ef0a725ab0_0;
    %or/r;
    %inv;
    %store/vec4 v000001ef0a7258d0_0, 0, 1;
    %load/vec4 v000001ef0a725ab0_0;
    %or/r;
    %inv;
    %store/vec4 v000001ef0a726370_0, 0, 1;
    %end;
    .scope S_000001ef0a4569c0;
t_20 %join;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001ef0a6bb920;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a729c20_0, 0, 1;
    %delay 15625, 0;
T_37.0 ;
    %delay 15625, 0;
    %load/vec4 v000001ef0a729c20_0;
    %nor/r;
    %store/vec4 v000001ef0a729c20_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_000001ef0a6bb920;
T_38 ;
    %delay 500000000, 0;
    %vpi_call/w 3 168 "$finish" {0 0 0};
    %end;
    .thread T_38;
    .scope S_000001ef0a6bb920;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a7295e0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_39.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.1, 5;
    %jmp/1 T_39.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ef0a6080d0;
    %jmp T_39.0;
T_39.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a7295e0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_39.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.3, 5;
    %jmp/1 T_39.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ef0a6080d0;
    %jmp T_39.2;
T_39.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a7295e0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_000001ef0a6bb920;
T_40 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001ef0a725790_0, 0, 1;
    %store/vec4 v000001ef0a729e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001ef0a72a620_0, 0, 1;
    %store/vec4 v000001ef0a729040_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a72ae40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a72b0c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ef0a729fe0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef0a728be0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a72a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a72a9e0_0, 0, 1;
    %vpi_call/w 3 196 "$display", "\012" {0 0 0};
    %vpi_call/w 3 197 "$display", "*************************" {0 0 0};
    %vpi_call/w 3 198 "$display", "*** TEST DATA INIT ***" {0 0 0};
    %vpi_call/w 3 199 "$display", "*************************" {0 0 0};
    %fork TD_test_mkio.array_init, S_000001ef0a7234b0;
    %join;
    %delay 10000000, 0;
    %vpi_call/w 3 205 "$display", "\012" {0 0 0};
    %vpi_call/w 3 206 "$display", "*************************" {0 0 0};
    %vpi_call/w 3 207 "$display", "*** TESTING SUBADDR 2 ***" {0 0 0};
    %vpi_call/w 3 208 "$display", "*************************" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a725470_0, 0, 1;
    %pushi/vec4 2119, 0, 16;
    %store/vec4 v000001ef0a725010_0, 0, 16;
    %fork TD_test_mkio.word_transmit, S_000001ef0a7242c0;
    %join;
    %vpi_call/w 3 210 "$display", $time, " Transmitted Command Word - ADDRESS 1, SUBADDRESS 2, WORD 7" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a729d60_0, 0, 32;
T_40.0 ;
    %load/vec4 v000001ef0a729d60_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef0a725470_0, 0, 1;
    %ix/getv/s 4, v000001ef0a729d60_0;
    %load/vec4a v000001ef0a7290e0, 4;
    %store/vec4 v000001ef0a725010_0, 0, 16;
    %fork TD_test_mkio.word_transmit, S_000001ef0a7242c0;
    %join;
    %vpi_call/w 3 213 "$display", $time, " Transmitted Data Word - DATA %h", &A<v000001ef0a7290e0, v000001ef0a729d60_0 > {0 0 0};
    %load/vec4 v000001ef0a729d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a729d60_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %delay 30000000, 0;
    %vpi_call/w 3 219 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a729d60_0, 0, 32;
T_40.2 ;
    %load/vec4 v000001ef0a729d60_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_40.3, 5;
    %load/vec4 v000001ef0a729d60_0;
    %pad/s 5;
    %store/vec4 v000001ef0a725fb0_0, 0, 5;
    %fork TD_test_mkio.read_ram2, S_000001ef0a723960;
    %join;
    %vpi_call/w 3 222 "$display", "Read MEM_DEV3, addr = %d, data = %h", v000001ef0a729d60_0, v000001ef0a729860_0 {0 0 0};
    %load/vec4 v000001ef0a729d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a729d60_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %delay 10000000, 0;
    %vpi_call/w 3 227 "$display", "\012" {0 0 0};
    %vpi_call/w 3 228 "$display", "************************" {0 0 0};
    %vpi_call/w 3 229 "$display", "***TESTING SUBADDR 4 ***" {0 0 0};
    %vpi_call/w 3 230 "$display", "************************" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef0a729d60_0, 0, 32;
T_40.4 ;
    %load/vec4 v000001ef0a729d60_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_40.5, 5;
    %ix/getv/s 4, v000001ef0a729d60_0;
    %load/vec4a v000001ef0a72af80, 4;
    %store/vec4 v000001ef0a725650_0, 0, 16;
    %load/vec4 v000001ef0a729d60_0;
    %pad/s 5;
    %store/vec4 v000001ef0a7255b0_0, 0, 5;
    %fork TD_test_mkio.write_ram4, S_000001ef0a7245e0;
    %join;
    %vpi_call/w 3 234 "$display", "Write MEM_DEV4, addr = %d, data = %h", v000001ef0a729d60_0, &A<v000001ef0a72af80, v000001ef0a729d60_0 > {0 0 0};
    %load/vec4 v000001ef0a729d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef0a729d60_0, 0, 32;
    %jmp T_40.4;
T_40.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef0a725470_0, 0, 1;
    %pushi/vec4 3205, 0, 16;
    %store/vec4 v000001ef0a725010_0, 0, 16;
    %fork TD_test_mkio.word_transmit, S_000001ef0a7242c0;
    %join;
    %delay 10000000, 0;
    %vpi_call/w 3 239 "$display", "\012" {0 0 0};
    %end;
    .thread T_40;
    .scope S_000001ef0a6bb920;
T_41 ;
T_41.0 ;
    %load/vec4 v000001ef0a728a00_0;
    %load/vec4 v000001ef0a72ada0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.1, 8;
    %fork TD_test_mkio.word_receiver, S_000001ef0a723e10;
    %join;
    %jmp T_41.2;
T_41.1 ;
    %wait E_000001ef0a685880;
T_41.2 ;
    %jmp T_41.0;
    %end;
    .thread T_41;
    .scope S_000001ef0a6bb920;
T_42 ;
    %vpi_call/w 3 252 "$dumpfile", "../sim/test_mkio.vcd" {0 0 0};
    %vpi_call/w 3 253 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef0a6bb920 {0 0 0};
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test_mkio.sv";
    "../rtl/mkio.sv";
    "./../rtl/mkio_control.sv";
    "./../rtl/device2.sv";
    "./../rtl/mem_dev2.sv";
    "./../rtl/device4.sv";
    "./../rtl/mem_dev4.sv";
    "./../rtl/enable_sync.sv";
    "./../rtl/mkio_receiver.sv";
    "./../rtl/reset_sync.sv";
    "./../rtl/mkio_transmitter.sv";
