# Reading C:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do SLC_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:41 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:11:41 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_2 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:41 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_2" E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv 
# -- Compiling module Register_File
# 
# Top level modules:
# 	Register_File
# End time: 22:11:41 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:41 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 22:11:41 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:41 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:11:41 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:41 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv 
# -- Compiling module TwoInputMux
# -- Compiling module FourInputMux
# -- Compiling module FullAdder
# -- Compiling module FlipFlop
# -- Compiling module SixteenBitShiftRegister
# -- Compiling module SixteenBitRippleAdder
# -- Compiling module four_ripple_adder
# 
# Top level modules:
# 	TwoInputMux
# 	FourInputMux
# 	FlipFlop
# 	SixteenBitShiftRegister
# 	SixteenBitRippleAdder
# End time: 22:11:41 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:42 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv 
# -- Compiling module MDR
# -- Compiling module MAR
# -- Compiling module PCR
# -- Compiling module IR
# -- Compiling module PC_INC
# -- Compiling module MIO_MUX
# -- Compiling module PC_MUX
# 
# Top level modules:
# 	MDR
# 	MAR
# 	PCR
# 	IR
# 	PC_INC
# 	MIO_MUX
# 	PC_MUX
# End time: 22:11:42 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:42 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 22:11:42 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:42 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:11:42 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/lab06_1 {E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:11:42 on Sep 29,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/lab06_1" E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv 
# -- Compiling module testbench
# ** Warning: E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv(82): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	testbench
# End time: 22:11:42 on Sep 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vsim work.testbench
# vsim -gui "+altera" -l msim_transcript -do "SLC_1_run_msim_rtl_verilog.do" 
# Start time: 22:11:49 on Sep 29,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.Register_File
# Loading work.SixteenBitShiftRegister
add wave -position insertpoint  \
sim:/testbench/DataIn \
sim:/testbench/IR \
sim:/testbench/LDREG \
sim:/testbench/DR \
sim:/testbench/SR1 \
sim:/testbench/Clk \
sim:/testbench/Reset \
sim:/testbench/SR2 \
sim:/testbench/SR2out \
sim:/testbench/SR1out
run
# End time: 22:17:48 on Sep 29,2016, Elapsed time: 0:05:59
# Errors: 0, Warnings: 0
