Problem: Prob044_vectorgates
Code file: results\llama3.2_3b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01.sv
Compilation: SUCCESS
Test: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Test exit code: 0
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out_or_bitwise' has no mismatches.
Hint: Output 'out_or_logical' has 210 mismatches. First mismatch occurred at time 5.
Hint: Output 'out_not' has no mismatches.
Hint: Total mismatched samples is 210 out of 261 samples

Simulation finished at 1306 ps
Mismatches: 210 in 261 samples
