{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618775239458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618775239468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 18 21:47:19 2021 " "Processing started: Sun Apr 18 21:47:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618775239468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618775239468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off space_invaders -c space_invaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off space_invaders -c space_invaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618775239468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618775239935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618775239935 ""}
{ "Warning" "WSGN_SEARCH_FILE" "space_invaders.v 4 4 " "Using design file space_invaders.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 space_invaders " "Found entity 1: space_invaders" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775249299 ""} { "Info" "ISGN_ENTITY_NAME" "2 move_clk " "Found entity 2: move_clk" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775249299 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_clk " "Found entity 3: vga_clk" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775249299 ""} { "Info" "ISGN_ENTITY_NAME" "4 keyboard " "Found entity 4: keyboard" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618775249299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618775249299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "space_invaders " "Elaborating entity \"space_invaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618775249300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction_y space_invaders.v(40) " "Verilog HDL or VHDL warning at space_invaders.v(40): object \"direction_y\" assigned a value but never read" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618775249300 "|space_invaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 space_invaders.v(51) " "Verilog HDL assignment warning at space_invaders.v(51): truncated value with size 32 to match size of target (10)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618775249301 "|space_invaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 space_invaders.v(61) " "Verilog HDL assignment warning at space_invaders.v(61): truncated value with size 32 to match size of target (10)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618775249301 "|space_invaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 space_invaders.v(68) " "Verilog HDL assignment warning at space_invaders.v(68): truncated value with size 32 to match size of target (1)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618775249302 "|space_invaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 space_invaders.v(69) " "Verilog HDL assignment warning at space_invaders.v(69): truncated value with size 32 to match size of target (1)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618775249302 "|space_invaders"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_clk move_clk:update_clk " "Elaborating entity \"move_clk\" for hierarchy \"move_clk:update_clk\"" {  } { { "space_invaders.v" "update_clk" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618775249329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 space_invaders.v(134) " "Verilog HDL assignment warning at space_invaders.v(134): truncated value with size 32 to match size of target (22)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618775249329 "|space_invaders|move_clk:update_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_reduce " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_reduce\"" {  } { { "space_invaders.v" "vga_reduce" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618775249334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:move " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:move\"" {  } { { "space_invaders.v" "move" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618775249339 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prev_code space_invaders.v(180) " "Verilog HDL Always Construct warning at space_invaders.v(180): variable \"prev_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618775249340 "|space_invaders|keyboard:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction_x space_invaders.v(178) " "Verilog HDL Always Construct warning at space_invaders.v(178): inferring latch(es) for variable \"direction_x\", which holds its previous value in one or more paths through the always construct" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618775249340 "|space_invaders|keyboard:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction_x\[0\] space_invaders.v(184) " "Inferred latch for \"direction_x\[0\]\" at space_invaders.v(184)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618775249342 "|space_invaders|keyboard:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction_x\[1\] space_invaders.v(184) " "Inferred latch for \"direction_x\[1\]\" at space_invaders.v(184)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618775249342 "|space_invaders|keyboard:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction_x\[2\] space_invaders.v(184) " "Inferred latch for \"direction_x\[2\]\" at space_invaders.v(184)" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618775249342 "|space_invaders|keyboard:move"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618775249955 "|space_invaders|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "space_invaders.v" "" { Text "C:/Users/lecho/Documents/git/FPGA-SpaceInvaders/space_invaders/space_invaders.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618775249955 "|space_invaders|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618775249955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618775250029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618775250576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618775250576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618775250621 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618775250621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618775250621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618775250621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618775250640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 18 21:47:30 2021 " "Processing ended: Sun Apr 18 21:47:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618775250640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618775250640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618775250640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618775250640 ""}
