Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 21:24:51 2025
| Host         : DESKTOP-JNIOH8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.162        0.000                      0                   72        0.173        0.000                      0                   72        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.162        0.000                      0                   72        0.173        0.000                      0                   72        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 U_debouncer_btnD/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.828ns (22.942%)  route 2.781ns (77.058%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.630     5.151    U_debouncer_btnD/CLK
    SLICE_X3Y33          FDCE                                         r  U_debouncer_btnD/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_debouncer_btnD/count_reg[3]/Q
                         net (fo=2, routed)           0.976     6.583    U_debouncer_btnD/count_reg_n_0_[3]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.707 f  U_debouncer_btnD/btn_state_i_4__0/O
                         net (fo=1, routed)           0.403     7.110    U_debouncer_btnD/btn_state_i_4__0_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.234 f  U_debouncer_btnD/btn_state_i_3__0/O
                         net (fo=21, routed)          0.882     8.116    U_debouncer_btnD/btn_state_i_3__0_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  U_debouncer_btnD/btn_state_i_1__0/O
                         net (fo=1, routed)           0.520     8.760    U_debouncer_btnD/btn_state
    SLICE_X2Y32          FDCE                                         r  U_debouncer_btnD/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    U_debouncer_btnD/CLK
    SLICE_X2Y32          FDCE                                         r  U_debouncer_btnD/btn_state_reg/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y32          FDCE (Setup_fdce_C_CE)      -0.169    14.922    U_debouncer_btnD/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 U_debouncer_btnU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnU/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.615ns (42.929%)  route 2.147ns (57.071%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.627     5.148    U_debouncer_btnU/CLK
    SLICE_X5Y33          FDCE                                         r  U_debouncer_btnU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_debouncer_btnU/count_reg[3]/Q
                         net (fo=2, routed)           1.061     6.665    U_debouncer_btnU/count[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.187 r  U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.521 r  U_debouncer_btnU/count0_carry__0/O[1]
                         net (fo=1, routed)           1.087     8.607    U_debouncer_btnU/count0[6]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.303     8.910 r  U_debouncer_btnU/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.910    U_debouncer_btnU/p_0_in[6]
    SLICE_X5Y34          FDCE                                         r  U_debouncer_btnU/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    U_debouncer_btnU/CLK
    SLICE_X5Y34          FDCE                                         r  U_debouncer_btnU/count_reg[6]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.031    15.121    U_debouncer_btnU/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 U_debouncer_btnU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnU/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.957ns (52.328%)  route 1.783ns (47.672%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.627     5.148    U_debouncer_btnU/CLK
    SLICE_X5Y33          FDCE                                         r  U_debouncer_btnU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_debouncer_btnU/count_reg[3]/Q
                         net (fo=2, routed)           1.061     6.665    U_debouncer_btnU/count[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.187 r  U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.415    U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  U_debouncer_btnU/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    U_debouncer_btnU/count0_carry__2_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.863 r  U_debouncer_btnU/count0_carry__3/O[1]
                         net (fo=1, routed)           0.722     8.585    U_debouncer_btnU/count0[18]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.303     8.888 r  U_debouncer_btnU/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.888    U_debouncer_btnU/p_0_in[18]
    SLICE_X5Y36          FDCE                                         r  U_debouncer_btnU/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    U_debouncer_btnU/CLK
    SLICE_X5Y36          FDCE                                         r  U_debouncer_btnU/count_reg[18]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031    15.122    U_debouncer_btnU/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_debouncer_btnU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnU/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.861ns (49.865%)  route 1.871ns (50.135%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.627     5.148    U_debouncer_btnU/CLK
    SLICE_X5Y33          FDCE                                         r  U_debouncer_btnU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_debouncer_btnU/count_reg[3]/Q
                         net (fo=2, routed)           1.061     6.665    U_debouncer_btnU/count[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.187 r  U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.415    U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  U_debouncer_btnU/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    U_debouncer_btnU/count0_carry__2_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.768 r  U_debouncer_btnU/count0_carry__3/O[2]
                         net (fo=1, routed)           0.811     8.578    U_debouncer_btnU/count0[19]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.302     8.880 r  U_debouncer_btnU/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.880    U_debouncer_btnU/p_0_in[19]
    SLICE_X5Y36          FDCE                                         r  U_debouncer_btnU/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    U_debouncer_btnU/CLK
    SLICE_X5Y36          FDCE                                         r  U_debouncer_btnU/count_reg[19]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031    15.122    U_debouncer_btnU/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 U_debouncer_btnU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnU/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.825ns (51.544%)  route 1.716ns (48.456%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.627     5.148    U_debouncer_btnU/CLK
    SLICE_X5Y33          FDCE                                         r  U_debouncer_btnU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_debouncer_btnU/count_reg[3]/Q
                         net (fo=2, routed)           1.061     6.665    U_debouncer_btnU/count[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.187 r  U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.415    U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.728 r  U_debouncer_btnU/count0_carry__2/O[3]
                         net (fo=1, routed)           0.655     8.383    U_debouncer_btnU/count0[16]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.306     8.689 r  U_debouncer_btnU/count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.689    U_debouncer_btnU/p_0_in[16]
    SLICE_X6Y36          FDCE                                         r  U_debouncer_btnU/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    U_debouncer_btnU/CLK
    SLICE_X6Y36          FDCE                                         r  U_debouncer_btnU/count_reg[16]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.079    15.170    U_debouncer_btnU/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 U_debouncer_btnU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnU/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.519ns (44.312%)  route 1.909ns (55.688%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.627     5.148    U_debouncer_btnU/CLK
    SLICE_X5Y33          FDCE                                         r  U_debouncer_btnU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_debouncer_btnU/count_reg[3]/Q
                         net (fo=2, routed)           1.061     6.665    U_debouncer_btnU/count[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.187 r  U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.426 r  U_debouncer_btnU/count0_carry__0/O[2]
                         net (fo=1, routed)           0.848     8.274    U_debouncer_btnU/count0[7]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.302     8.576 r  U_debouncer_btnU/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.576    U_debouncer_btnU/p_0_in[7]
    SLICE_X5Y34          FDCE                                         r  U_debouncer_btnU/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    U_debouncer_btnU/CLK
    SLICE_X5Y34          FDCE                                         r  U_debouncer_btnU/count_reg[7]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.031    15.121    U_debouncer_btnU/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 U_debouncer_btnU/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnU/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.843ns (53.237%)  route 1.619ns (46.763%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.627     5.148    U_debouncer_btnU/CLK
    SLICE_X5Y33          FDCE                                         r  U_debouncer_btnU/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_debouncer_btnU/count_reg[3]/Q
                         net (fo=2, routed)           1.061     6.665    U_debouncer_btnU/count[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.187 r  U_debouncer_btnU/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.187    U_debouncer_btnU/count0_carry_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  U_debouncer_btnU/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    U_debouncer_btnU/count0_carry__0_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  U_debouncer_btnU/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.415    U_debouncer_btnU/count0_carry__1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.749 r  U_debouncer_btnU/count0_carry__2/O[1]
                         net (fo=1, routed)           0.558     8.307    U_debouncer_btnU/count0[14]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.303     8.610 r  U_debouncer_btnU/count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.610    U_debouncer_btnU/p_0_in[14]
    SLICE_X6Y36          FDCE                                         r  U_debouncer_btnU/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    U_debouncer_btnU/CLK
    SLICE_X6Y36          FDCE                                         r  U_debouncer_btnU/count_reg[14]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.077    15.168    U_debouncer_btnU/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 U_debouncer_btnD/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.999ns (29.333%)  route 2.407ns (70.667%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.629     5.150    U_debouncer_btnD/CLK
    SLICE_X2Y32          FDCE                                         r  U_debouncer_btnD/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_debouncer_btnD/btn_state_reg/Q
                         net (fo=4, routed)           0.831     6.499    U_debouncer_btnD/debounced_btnD
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.149     6.648 f  U_debouncer_btnD/count[19]_i_2__0/O
                         net (fo=20, routed)          1.576     8.224    U_debouncer_btnD/count[19]_i_2__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.332     8.556 r  U_debouncer_btnD/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000     8.556    U_debouncer_btnD/count[19]_i_1__0_n_0
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.516    14.857    U_debouncer_btnD/CLK
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[19]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.031    15.127    U_debouncer_btnD/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 U_debouncer_btnD/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.828ns (24.444%)  route 2.559ns (75.556%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.630     5.151    U_debouncer_btnD/CLK
    SLICE_X3Y33          FDCE                                         r  U_debouncer_btnD/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  U_debouncer_btnD/count_reg[3]/Q
                         net (fo=2, routed)           0.976     6.583    U_debouncer_btnD/count_reg_n_0_[3]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  U_debouncer_btnD/btn_state_i_4__0/O
                         net (fo=1, routed)           0.403     7.110    U_debouncer_btnD/btn_state_i_4__0_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.234 r  U_debouncer_btnD/btn_state_i_3__0/O
                         net (fo=21, routed)          1.181     8.415    U_debouncer_btnD/btn_state_i_3__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     8.539 r  U_debouncer_btnD/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.539    U_debouncer_btnD/count[17]_i_1__0_n_0
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.516    14.857    U_debouncer_btnD/CLK
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.029    15.125    U_debouncer_btnD/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 U_debouncer_btnD/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.828ns (24.452%)  route 2.558ns (75.548%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.630     5.151    U_debouncer_btnD/CLK
    SLICE_X3Y33          FDCE                                         r  U_debouncer_btnD/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  U_debouncer_btnD/count_reg[3]/Q
                         net (fo=2, routed)           0.976     6.583    U_debouncer_btnD/count_reg_n_0_[3]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  U_debouncer_btnD/btn_state_i_4__0/O
                         net (fo=1, routed)           0.403     7.110    U_debouncer_btnD/btn_state_i_4__0_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.234 r  U_debouncer_btnD/btn_state_i_3__0/O
                         net (fo=21, routed)          1.180     8.414    U_debouncer_btnD/btn_state_i_3__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     8.538 r  U_debouncer_btnD/count[18]_i_1__0/O
                         net (fo=1, routed)           0.000     8.538    U_debouncer_btnD/count[18]_i_1__0_n_0
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.516    14.857    U_debouncer_btnD/CLK
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[18]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.031    15.127    U_debouncer_btnD/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_debouncer_btnU/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_btnU_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.657%)  route 0.143ns (50.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    U_debouncer_btnU/CLK
    SLICE_X4Y34          FDCE                                         r  U_debouncer_btnU/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_debouncer_btnU/btn_state_reg/Q
                         net (fo=5, routed)           0.143     1.756    debounced_btnU
    SLICE_X3Y33          FDCE                                         r  prev_btnU_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  prev_btnU_press_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.075     1.583    prev_btnU_press_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 shift_reg7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg7_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  shift_reg7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  shift_reg7_reg[5]/Q
                         net (fo=3, routed)           0.122     1.734    led_OBUF[6]
    SLICE_X1Y31          FDCE                                         r  shift_reg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  shift_reg7_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.075     1.546    shift_reg7_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 shift_reg7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg7_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.307%)  route 0.122ns (42.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  shift_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  shift_reg7_reg[1]/Q
                         net (fo=3, routed)           0.122     1.757    led_OBUF[2]
    SLICE_X0Y31          FDCE                                         r  shift_reg7_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  shift_reg7_reg[2]_lopt_replica/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.066     1.551    shift_reg7_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_debouncer_btnD/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_btnD_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    U_debouncer_btnD/CLK
    SLICE_X2Y32          FDCE                                         r  U_debouncer_btnD/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_debouncer_btnD/btn_state_reg/Q
                         net (fo=4, routed)           0.130     1.766    debounced_btnD
    SLICE_X2Y33          FDCE                                         r  prev_btnD_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  prev_btnD_press_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.060     1.547    prev_btnD_press_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_debouncer_btnD/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.809%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    U_debouncer_btnD/CLK
    SLICE_X3Y37          FDCE                                         r  U_debouncer_btnD/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_debouncer_btnD/count_reg[15]/Q
                         net (fo=22, routed)          0.147     1.763    U_debouncer_btnD/count_reg_n_0_[15]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  U_debouncer_btnD/count[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    U_debouncer_btnD/count[18]_i_1__0_n_0
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     1.991    U_debouncer_btnD/CLK
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[18]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.092     1.584    U_debouncer_btnD/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_debouncer_btnD/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.642%)  route 0.148ns (44.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    U_debouncer_btnD/CLK
    SLICE_X3Y37          FDCE                                         r  U_debouncer_btnD/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_debouncer_btnD/count_reg[15]/Q
                         net (fo=22, routed)          0.148     1.764    U_debouncer_btnD/count_reg_n_0_[15]
    SLICE_X3Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  U_debouncer_btnD/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    U_debouncer_btnD/count[17]_i_1__0_n_0
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.864     1.991    U_debouncer_btnD/CLK
    SLICE_X3Y38          FDCE                                         r  U_debouncer_btnD/count_reg[17]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.091     1.583    U_debouncer_btnD/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 shift_reg7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg7_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.919%)  route 0.188ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  shift_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  shift_reg7_reg[0]/Q
                         net (fo=3, routed)           0.188     1.800    led_OBUF[1]
    SLICE_X2Y31          FDCE                                         r  shift_reg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  shift_reg7_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.059     1.565    shift_reg7_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_debouncer_btnD/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.979%)  route 0.165ns (47.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    U_debouncer_btnD/CLK
    SLICE_X3Y37          FDCE                                         r  U_debouncer_btnD/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_debouncer_btnD/count_reg[15]/Q
                         net (fo=22, routed)          0.165     1.781    U_debouncer_btnD/count_reg_n_0_[15]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  U_debouncer_btnD/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    U_debouncer_btnD/count[11]_i_1__0_n_0
    SLICE_X3Y36          FDCE                                         r  U_debouncer_btnD/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    U_debouncer_btnD/CLK
    SLICE_X3Y36          FDCE                                         r  U_debouncer_btnD/count_reg[11]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.092     1.581    U_debouncer_btnD/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_debouncer_btnD/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.828%)  route 0.166ns (47.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    U_debouncer_btnD/CLK
    SLICE_X3Y37          FDCE                                         r  U_debouncer_btnD/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_debouncer_btnD/count_reg[15]/Q
                         net (fo=22, routed)          0.166     1.782    U_debouncer_btnD/count_reg_n_0_[15]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  U_debouncer_btnD/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    U_debouncer_btnD/count[10]_i_1__0_n_0
    SLICE_X3Y36          FDCE                                         r  U_debouncer_btnD/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    U_debouncer_btnD/CLK
    SLICE_X3Y36          FDCE                                         r  U_debouncer_btnD/count_reg[10]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.091     1.580    U_debouncer_btnD/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_debouncer_btnD/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_debouncer_btnD/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.574%)  route 0.168ns (47.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    U_debouncer_btnD/CLK
    SLICE_X3Y37          FDCE                                         r  U_debouncer_btnD/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_debouncer_btnD/count_reg[14]/Q
                         net (fo=22, routed)          0.168     1.784    U_debouncer_btnD/count_reg_n_0_[14]
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  U_debouncer_btnD/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    U_debouncer_btnD/count[12]_i_1__0_n_0
    SLICE_X3Y36          FDCE                                         r  U_debouncer_btnD/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    U_debouncer_btnD/CLK
    SLICE_X3Y36          FDCE                                         r  U_debouncer_btnD/count_reg[12]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.092     1.581    U_debouncer_btnD/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    prev_btnD_press_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    prev_btnU_press_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    shift_reg7_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    shift_reg7_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    shift_reg7_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    shift_reg7_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    shift_reg7_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    shift_reg7_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    shift_reg7_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    prev_btnD_press_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    prev_btnD_press_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    prev_btnU_press_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    prev_btnU_press_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    shift_reg7_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    shift_reg7_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    prev_btnD_press_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    prev_btnD_press_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    prev_btnU_press_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    prev_btnU_press_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    shift_reg7_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    shift_reg7_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    shift_reg7_reg[1]/C



