module i_ca_prng(
  input          ca_state_we,
  input [31 : 0] ca_state_input,
  input [31 : 0] ca_state_new,
  input [31 : 0] tmp_ca_state_new,
  input [7 : 0] update_rule_input,
  input [31:0] init_pattern_data,
  input [7:0] update_rule_reg,
  input clk,
  input reset_n,
  input [31:0] ca_state_reg,
  input [31:0] prng_data,
  input [7:0] update_rule,
  input load_update_rule,
  input load_init_pattern,
  input next_pattern
);

assert property(@(posedge clk) (assert property (reset_n && load_update_rule) |-> (update_rule_reg == DEFAULT_RULE));assert property(@(posedge clk)  assert property (reset_n && load_init_pattern) |-> (ca_state_reg == init_pattern_data));assert property(@(posedge clk)  assert property (reset_n && load_init_pattern) |-> (ca_state_we == 1));assert property(@(posedge clk)  assert property (!reset_n && !load_init_pattern && next_pattern) |-> (ca_state_we == 1));assert property(@(posedge clk)  assert property (!reset_n && !load_init_pattern && !next_pattern) |-> (ca_state_we == 0));assert property(@(posedge clk)  assert property (ca_state_we) |-> (ca_state_reg == ca_state_new));
endmodule
