$date
   Sun Jun 15 12:15:29 2025
$end

$version
  2024.1
  $dumpfile ("preamble_fsm.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_preamble_simple $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # start $end
$var wire 1 $ data_out $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' start $end
$var reg 1 ( data_out $end
$var reg 4 ) curr_state [3:0] $end
$var reg 4 * next_state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
1"
0#
0$
0%
1&
0'
0(
bx )
bx *
$end

#5000
1!
1%
b0 )
b0 *

#10000
0!
0%

#15000
1!
1%

#20000
0!
0"
0%
0&

#25000
1!
1%

#30000
0!
1#
0%
1'
b1 *

#35000
1!
1$
1%
1(
b1 )
b10 *

#40000
0!
0#
0%
0'
1(
b10 *

#45000
1!
0$
1%
0(
b10 )
b11 *

#50000
0!
0%

#55000
1!
1$
1%
1(
b11 )
b100 *

#60000
0!
0%

#65000
1!
0$
1%
0(
b100 )
b101 *

#70000
0!
0%

#75000
1!
1$
1%
1(
b101 )
b110 *

#80000
0!
0%

#85000
1!
0$
1%
0(
b110 )
b111 *

#90000
0!
0%

#95000
1!
1$
1%
1(
b111 )
b1000 *

#100000
0!
0%

#105000
1!
0$
1%
0(
b1000 )
b0 *

#110000
0!
0%

#115000
1!
1%
b0 )

#120000
0!
0%

#125000
1!
1%

#130000
0!
0%

#135000
1!
1%
