
Buff_SU_MX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a70  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  08008b80  08008b80  00018b80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008f88  08008f88  00018f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008f8c  08008f8c  00018f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  08008f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000027c  200001dc  0800916c  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000458  0800916c  00020458  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014286  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002aff  00000000  00000000  0003448b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012d0  00000000  00000000  00036f90  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000011d0  00000000  00000000  00038260  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009956  00000000  00000000  00039430  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005477  00000000  00000000  00042d86  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000481fd  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00005e98  00000000  00000000  0004827c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08008b68 	.word	0x08008b68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08008b68 	.word	0x08008b68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	; 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bdc:	f1a2 0201 	sub.w	r2, r2, #1
 8000be0:	d1ed      	bne.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d8e:	2afd      	cmp	r2, #253	; 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	; 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	; 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	; 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__gesf2>:
 8000fdc:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe0:	e006      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__lesf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	e002      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__cmpsf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001000:	bf18      	it	ne
 8001002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001006:	d011      	beq.n	800102c <__cmpsf2+0x40>
 8001008:	b001      	add	sp, #4
 800100a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800100e:	bf18      	it	ne
 8001010:	ea90 0f01 	teqne	r0, r1
 8001014:	bf58      	it	pl
 8001016:	ebb2 0003 	subspl.w	r0, r2, r3
 800101a:	bf88      	it	hi
 800101c:	17c8      	asrhi	r0, r1, #31
 800101e:	bf38      	it	cc
 8001020:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001024:	bf18      	it	ne
 8001026:	f040 0001 	orrne.w	r0, r0, #1
 800102a:	4770      	bx	lr
 800102c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001030:	d102      	bne.n	8001038 <__cmpsf2+0x4c>
 8001032:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001036:	d105      	bne.n	8001044 <__cmpsf2+0x58>
 8001038:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800103c:	d1e4      	bne.n	8001008 <__cmpsf2+0x1c>
 800103e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001042:	d0e1      	beq.n	8001008 <__cmpsf2+0x1c>
 8001044:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__aeabi_cfrcmple>:
 800104c:	4684      	mov	ip, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4661      	mov	r1, ip
 8001052:	e7ff      	b.n	8001054 <__aeabi_cfcmpeq>

08001054 <__aeabi_cfcmpeq>:
 8001054:	b50f      	push	{r0, r1, r2, r3, lr}
 8001056:	f7ff ffc9 	bl	8000fec <__cmpsf2>
 800105a:	2800      	cmp	r0, #0
 800105c:	bf48      	it	mi
 800105e:	f110 0f00 	cmnmi.w	r0, #0
 8001062:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001064 <__aeabi_fcmpeq>:
 8001064:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001068:	f7ff fff4 	bl	8001054 <__aeabi_cfcmpeq>
 800106c:	bf0c      	ite	eq
 800106e:	2001      	moveq	r0, #1
 8001070:	2000      	movne	r0, #0
 8001072:	f85d fb08 	ldr.w	pc, [sp], #8
 8001076:	bf00      	nop

08001078 <__aeabi_fcmplt>:
 8001078:	f84d ed08 	str.w	lr, [sp, #-8]!
 800107c:	f7ff ffea 	bl	8001054 <__aeabi_cfcmpeq>
 8001080:	bf34      	ite	cc
 8001082:	2001      	movcc	r0, #1
 8001084:	2000      	movcs	r0, #0
 8001086:	f85d fb08 	ldr.w	pc, [sp], #8
 800108a:	bf00      	nop

0800108c <__aeabi_fcmple>:
 800108c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001090:	f7ff ffe0 	bl	8001054 <__aeabi_cfcmpeq>
 8001094:	bf94      	ite	ls
 8001096:	2001      	movls	r0, #1
 8001098:	2000      	movhi	r0, #0
 800109a:	f85d fb08 	ldr.w	pc, [sp], #8
 800109e:	bf00      	nop

080010a0 <__aeabi_fcmpge>:
 80010a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a4:	f7ff ffd2 	bl	800104c <__aeabi_cfrcmple>
 80010a8:	bf94      	ite	ls
 80010aa:	2001      	movls	r0, #1
 80010ac:	2000      	movhi	r0, #0
 80010ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b2:	bf00      	nop

080010b4 <__aeabi_fcmpgt>:
 80010b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b8:	f7ff ffc8 	bl	800104c <__aeabi_cfrcmple>
 80010bc:	bf34      	ite	cc
 80010be:	2001      	movcc	r0, #1
 80010c0:	2000      	movcs	r0, #0
 80010c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c6:	bf00      	nop

080010c8 <__aeabi_f2uiz>:
 80010c8:	0042      	lsls	r2, r0, #1
 80010ca:	d20e      	bcs.n	80010ea <__aeabi_f2uiz+0x22>
 80010cc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d0:	d30b      	bcc.n	80010ea <__aeabi_f2uiz+0x22>
 80010d2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010d6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010da:	d409      	bmi.n	80010f0 <__aeabi_f2uiz+0x28>
 80010dc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010e4:	fa23 f002 	lsr.w	r0, r3, r2
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2uiz+0x32>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d102      	bne.n	8001100 <__aeabi_f2uiz+0x38>
 80010fa:	f04f 30ff 	mov.w	r0, #4294967295
 80010fe:	4770      	bx	lr
 8001100:	f04f 0000 	mov.w	r0, #0
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop

08001108 <ADC_DMA_Start>:
volatile uint16_t adc_data[50];

volatile float filt=0;

void ADC_DMA_Start()
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	  HAL_ADCEx_Calibration_Start(&hadc1);                    // kalibracja ADC
 800110c:	4806      	ldr	r0, [pc, #24]	; (8001128 <ADC_DMA_Start+0x20>)
 800110e:	f001 ff8f 	bl	8003030 <HAL_ADCEx_Calibration_Start>
	  HAL_Delay(10);
 8001112:	200a      	movs	r0, #10
 8001114:	f001 fb9e 	bl	8002854 <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_data, 50);   // start ADC DMA (dla 10 kanalow po 1 odczycie na kana)
 8001118:	2232      	movs	r2, #50	; 0x32
 800111a:	4904      	ldr	r1, [pc, #16]	; (800112c <ADC_DMA_Start+0x24>)
 800111c:	4802      	ldr	r0, [pc, #8]	; (8001128 <ADC_DMA_Start+0x20>)
 800111e:	f001 fc93 	bl	8002a48 <HAL_ADC_Start_DMA>
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000364 	.word	0x20000364
 800112c:	20000214 	.word	0x20000214

08001130 <GET_Buff_Temp>:
		}
		printf("\n");
}

float GET_Buff_Temp()
{
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001136:	2300      	movs	r3, #0
 8001138:	80fb      	strh	r3, [r7, #6]
	    float temperature;

	  	for(uint8_t i=0; i<50;i+=10)
 800113a:	2300      	movs	r3, #0
 800113c:	717b      	strb	r3, [r7, #5]
 800113e:	e00a      	b.n	8001156 <GET_Buff_Temp+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001140:	797b      	ldrb	r3, [r7, #5]
 8001142:	4a2f      	ldr	r2, [pc, #188]	; (8001200 <GET_Buff_Temp+0xd0>)
 8001144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001148:	b29a      	uxth	r2, r3
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	4413      	add	r3, r2
 800114e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=0; i<50;i+=10)
 8001150:	797b      	ldrb	r3, [r7, #5]
 8001152:	330a      	adds	r3, #10
 8001154:	717b      	strb	r3, [r7, #5]
 8001156:	797b      	ldrb	r3, [r7, #5]
 8001158:	2b31      	cmp	r3, #49	; 0x31
 800115a:	d9f1      	bls.n	8001140 <GET_Buff_Temp+0x10>
	  	}
	  	tmp*=0.2f;
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fd98 	bl	8000c94 <__aeabi_i2f>
 8001164:	4603      	mov	r3, r0
 8001166:	4927      	ldr	r1, [pc, #156]	; (8001204 <GET_Buff_Temp+0xd4>)
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fde7 	bl	8000d3c <__aeabi_fmul>
 800116e:	4603      	mov	r3, r0
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ffa9 	bl	80010c8 <__aeabi_f2uiz>
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]

	  	temperature = ((1.43-(tmp*(3.3/4096)))/4.3E-03) + 25.0f;
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f941 	bl	8000404 <__aeabi_i2d>
 8001182:	a319      	add	r3, pc, #100	; (adr r3, 80011e8 <GET_Buff_Temp+0xb8>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff f9a2 	bl	80004d0 <__aeabi_dmul>
 800118c:	4603      	mov	r3, r0
 800118e:	460c      	mov	r4, r1
 8001190:	461a      	mov	r2, r3
 8001192:	4623      	mov	r3, r4
 8001194:	a116      	add	r1, pc, #88	; (adr r1, 80011f0 <GET_Buff_Temp+0xc0>)
 8001196:	e9d1 0100 	ldrd	r0, r1, [r1]
 800119a:	f7fe ffe5 	bl	8000168 <__aeabi_dsub>
 800119e:	4603      	mov	r3, r0
 80011a0:	460c      	mov	r4, r1
 80011a2:	4618      	mov	r0, r3
 80011a4:	4621      	mov	r1, r4
 80011a6:	a314      	add	r3, pc, #80	; (adr r3, 80011f8 <GET_Buff_Temp+0xc8>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7ff faba 	bl	8000724 <__aeabi_ddiv>
 80011b0:	4603      	mov	r3, r0
 80011b2:	460c      	mov	r4, r1
 80011b4:	4618      	mov	r0, r3
 80011b6:	4621      	mov	r1, r4
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <GET_Buff_Temp+0xd8>)
 80011be:	f7fe ffd5 	bl	800016c <__adddf3>
 80011c2:	4603      	mov	r3, r0
 80011c4:	460c      	mov	r4, r1
 80011c6:	4618      	mov	r0, r3
 80011c8:	4621      	mov	r1, r4
 80011ca:	f7ff fc59 	bl	8000a80 <__aeabi_d2f>
 80011ce:	4603      	mov	r3, r0
 80011d0:	603b      	str	r3, [r7, #0]
	  	return temperature+TEMP_OFFSET;
 80011d2:	490e      	ldr	r1, [pc, #56]	; (800120c <GET_Buff_Temp+0xdc>)
 80011d4:	6838      	ldr	r0, [r7, #0]
 80011d6:	f7ff fca7 	bl	8000b28 <__aeabi_fsub>
 80011da:	4603      	mov	r3, r0

}
 80011dc:	4618      	mov	r0, r3
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	f3af 8000 	nop.w
 80011e8:	66666666 	.word	0x66666666
 80011ec:	3f4a6666 	.word	0x3f4a6666
 80011f0:	ae147ae1 	.word	0xae147ae1
 80011f4:	3ff6e147 	.word	0x3ff6e147
 80011f8:	75f6fd22 	.word	0x75f6fd22
 80011fc:	3f719ce0 	.word	0x3f719ce0
 8001200:	20000214 	.word	0x20000214
 8001204:	3e4ccccd 	.word	0x3e4ccccd
 8001208:	40390000 	.word	0x40390000
 800120c:	41100000 	.word	0x41100000

08001210 <GET_SYS_5V>:


float GET_SYS_5V()
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001216:	2300      	movs	r3, #0
 8001218:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=5; i<50;i+=10)
 800121a:	2305      	movs	r3, #5
 800121c:	717b      	strb	r3, [r7, #5]
 800121e:	e00a      	b.n	8001236 <GET_SYS_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001220:	797b      	ldrb	r3, [r7, #5]
 8001222:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <GET_SYS_5V+0x80>)
 8001224:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001228:	b29a      	uxth	r2, r3
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	4413      	add	r3, r2
 800122e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=5; i<50;i+=10)
 8001230:	797b      	ldrb	r3, [r7, #5]
 8001232:	330a      	adds	r3, #10
 8001234:	717b      	strb	r3, [r7, #5]
 8001236:	797b      	ldrb	r3, [r7, #5]
 8001238:	2b31      	cmp	r3, #49	; 0x31
 800123a:	d9f1      	bls.n	8001220 <GET_SYS_5V+0x10>
	  	}
	  	tmp*=0.2f;
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fd28 	bl	8000c94 <__aeabi_i2f>
 8001244:	4603      	mov	r3, r0
 8001246:	4913      	ldr	r1, [pc, #76]	; (8001294 <GET_SYS_5V+0x84>)
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fd77 	bl	8000d3c <__aeabi_fmul>
 800124e:	4603      	mov	r3, r0
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff39 	bl	80010c8 <__aeabi_f2uiz>
 8001256:	4603      	mov	r3, r0
 8001258:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fd19 	bl	8000c94 <__aeabi_i2f>
 8001262:	4603      	mov	r3, r0
 8001264:	490c      	ldr	r1, [pc, #48]	; (8001298 <GET_SYS_5V+0x88>)
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fd68 	bl	8000d3c <__aeabi_fmul>
 800126c:	4603      	mov	r3, r0
 800126e:	490b      	ldr	r1, [pc, #44]	; (800129c <GET_SYS_5V+0x8c>)
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fd63 	bl	8000d3c <__aeabi_fmul>
 8001276:	4603      	mov	r3, r0
 8001278:	603b      	str	r3, [r7, #0]
	  	return voltage+SYS5V_OFFSET;
 800127a:	f04f 0100 	mov.w	r1, #0
 800127e:	6838      	ldr	r0, [r7, #0]
 8001280:	f7ff fc54 	bl	8000b2c <__addsf3>
 8001284:	4603      	mov	r3, r0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000214 	.word	0x20000214
 8001294:	3e4ccccd 	.word	0x3e4ccccd
 8001298:	3a533333 	.word	0x3a533333
 800129c:	3fe8f5c3 	.word	0x3fe8f5c3

080012a0 <GET_DC_5V>:

float GET_DC_5V()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=8; i<50;i+=10)
 80012aa:	2308      	movs	r3, #8
 80012ac:	717b      	strb	r3, [r7, #5]
 80012ae:	e00a      	b.n	80012c6 <GET_DC_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 80012b0:	797b      	ldrb	r3, [r7, #5]
 80012b2:	4a1b      	ldr	r2, [pc, #108]	; (8001320 <GET_DC_5V+0x80>)
 80012b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	4413      	add	r3, r2
 80012be:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=8; i<50;i+=10)
 80012c0:	797b      	ldrb	r3, [r7, #5]
 80012c2:	330a      	adds	r3, #10
 80012c4:	717b      	strb	r3, [r7, #5]
 80012c6:	797b      	ldrb	r3, [r7, #5]
 80012c8:	2b31      	cmp	r3, #49	; 0x31
 80012ca:	d9f1      	bls.n	80012b0 <GET_DC_5V+0x10>
	  	}
	  	tmp*=0.2f;
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fce0 	bl	8000c94 <__aeabi_i2f>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4913      	ldr	r1, [pc, #76]	; (8001324 <GET_DC_5V+0x84>)
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fd2f 	bl	8000d3c <__aeabi_fmul>
 80012de:	4603      	mov	r3, r0
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fef1 	bl	80010c8 <__aeabi_f2uiz>
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fcd1 	bl	8000c94 <__aeabi_i2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	490c      	ldr	r1, [pc, #48]	; (8001328 <GET_DC_5V+0x88>)
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff fd20 	bl	8000d3c <__aeabi_fmul>
 80012fc:	4603      	mov	r3, r0
 80012fe:	490b      	ldr	r1, [pc, #44]	; (800132c <GET_DC_5V+0x8c>)
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fd1b 	bl	8000d3c <__aeabi_fmul>
 8001306:	4603      	mov	r3, r0
 8001308:	603b      	str	r3, [r7, #0]
	  	return voltage+DC5V_OFFSET;
 800130a:	f04f 0100 	mov.w	r1, #0
 800130e:	6838      	ldr	r0, [r7, #0]
 8001310:	f7ff fc0c 	bl	8000b2c <__addsf3>
 8001314:	4603      	mov	r3, r0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000214 	.word	0x20000214
 8001324:	3e4ccccd 	.word	0x3e4ccccd
 8001328:	3a533333 	.word	0x3a533333
 800132c:	3fe8f5c3 	.word	0x3fe8f5c3

08001330 <GET_STB_5V>:

float GET_STB_5V()
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001336:	2300      	movs	r3, #0
 8001338:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=9; i<50;i+=10)
 800133a:	2309      	movs	r3, #9
 800133c:	717b      	strb	r3, [r7, #5]
 800133e:	e00a      	b.n	8001356 <GET_STB_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001340:	797b      	ldrb	r3, [r7, #5]
 8001342:	4a1b      	ldr	r2, [pc, #108]	; (80013b0 <GET_STB_5V+0x80>)
 8001344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001348:	b29a      	uxth	r2, r3
 800134a:	88fb      	ldrh	r3, [r7, #6]
 800134c:	4413      	add	r3, r2
 800134e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=9; i<50;i+=10)
 8001350:	797b      	ldrb	r3, [r7, #5]
 8001352:	330a      	adds	r3, #10
 8001354:	717b      	strb	r3, [r7, #5]
 8001356:	797b      	ldrb	r3, [r7, #5]
 8001358:	2b31      	cmp	r3, #49	; 0x31
 800135a:	d9f1      	bls.n	8001340 <GET_STB_5V+0x10>
	  	}
	  	tmp*=0.2f;
 800135c:	88fb      	ldrh	r3, [r7, #6]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fc98 	bl	8000c94 <__aeabi_i2f>
 8001364:	4603      	mov	r3, r0
 8001366:	4913      	ldr	r1, [pc, #76]	; (80013b4 <GET_STB_5V+0x84>)
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fce7 	bl	8000d3c <__aeabi_fmul>
 800136e:	4603      	mov	r3, r0
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fea9 	bl	80010c8 <__aeabi_f2uiz>
 8001376:	4603      	mov	r3, r0
 8001378:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fc89 	bl	8000c94 <__aeabi_i2f>
 8001382:	4603      	mov	r3, r0
 8001384:	490c      	ldr	r1, [pc, #48]	; (80013b8 <GET_STB_5V+0x88>)
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fcd8 	bl	8000d3c <__aeabi_fmul>
 800138c:	4603      	mov	r3, r0
 800138e:	490b      	ldr	r1, [pc, #44]	; (80013bc <GET_STB_5V+0x8c>)
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fcd3 	bl	8000d3c <__aeabi_fmul>
 8001396:	4603      	mov	r3, r0
 8001398:	603b      	str	r3, [r7, #0]
	  	return voltage+STB5V_OFFSET;
 800139a:	f04f 0100 	mov.w	r1, #0
 800139e:	6838      	ldr	r0, [r7, #0]
 80013a0:	f7ff fbc4 	bl	8000b2c <__addsf3>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000214 	.word	0x20000214
 80013b4:	3e4ccccd 	.word	0x3e4ccccd
 80013b8:	3a533333 	.word	0x3a533333
 80013bc:	3fe8f5c3 	.word	0x3fe8f5c3

080013c0 <GET_SYS_12V>:

float GET_SYS_12V()
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=6; i<50;i+=10)
 80013ca:	2306      	movs	r3, #6
 80013cc:	717b      	strb	r3, [r7, #5]
 80013ce:	e00a      	b.n	80013e6 <GET_SYS_12V+0x26>
	  	{
	  		tmp+=adc_data[i];
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <GET_SYS_12V+0x80>)
 80013d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013d8:	b29a      	uxth	r2, r3
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	4413      	add	r3, r2
 80013de:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=6; i<50;i+=10)
 80013e0:	797b      	ldrb	r3, [r7, #5]
 80013e2:	330a      	adds	r3, #10
 80013e4:	717b      	strb	r3, [r7, #5]
 80013e6:	797b      	ldrb	r3, [r7, #5]
 80013e8:	2b31      	cmp	r3, #49	; 0x31
 80013ea:	d9f1      	bls.n	80013d0 <GET_SYS_12V+0x10>
	  	}
	  	tmp*=0.2f;
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fc50 	bl	8000c94 <__aeabi_i2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	4913      	ldr	r1, [pc, #76]	; (8001444 <GET_SYS_12V+0x84>)
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fc9f 	bl	8000d3c <__aeabi_fmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff fe61 	bl	80010c8 <__aeabi_f2uiz>
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 4.6f;
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff fc41 	bl	8000c94 <__aeabi_i2f>
 8001412:	4603      	mov	r3, r0
 8001414:	490c      	ldr	r1, [pc, #48]	; (8001448 <GET_SYS_12V+0x88>)
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fc90 	bl	8000d3c <__aeabi_fmul>
 800141c:	4603      	mov	r3, r0
 800141e:	490b      	ldr	r1, [pc, #44]	; (800144c <GET_SYS_12V+0x8c>)
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fc8b 	bl	8000d3c <__aeabi_fmul>
 8001426:	4603      	mov	r3, r0
 8001428:	603b      	str	r3, [r7, #0]
	  	return voltage+SYS12V_OFFSET;
 800142a:	f04f 0100 	mov.w	r1, #0
 800142e:	6838      	ldr	r0, [r7, #0]
 8001430:	f7ff fb7c 	bl	8000b2c <__addsf3>
 8001434:	4603      	mov	r3, r0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000214 	.word	0x20000214
 8001444:	3e4ccccd 	.word	0x3e4ccccd
 8001448:	3a533333 	.word	0x3a533333
 800144c:	40933333 	.word	0x40933333

08001450 <GET_DC_12V>:

float GET_DC_12V()
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001456:	2300      	movs	r3, #0
 8001458:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=7; i<50;i+=10)
 800145a:	2307      	movs	r3, #7
 800145c:	717b      	strb	r3, [r7, #5]
 800145e:	e00a      	b.n	8001476 <GET_DC_12V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001460:	797b      	ldrb	r3, [r7, #5]
 8001462:	4a1b      	ldr	r2, [pc, #108]	; (80014d0 <GET_DC_12V+0x80>)
 8001464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001468:	b29a      	uxth	r2, r3
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	4413      	add	r3, r2
 800146e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=7; i<50;i+=10)
 8001470:	797b      	ldrb	r3, [r7, #5]
 8001472:	330a      	adds	r3, #10
 8001474:	717b      	strb	r3, [r7, #5]
 8001476:	797b      	ldrb	r3, [r7, #5]
 8001478:	2b31      	cmp	r3, #49	; 0x31
 800147a:	d9f1      	bls.n	8001460 <GET_DC_12V+0x10>
	  	}
	  	tmp*=0.2f;
 800147c:	88fb      	ldrh	r3, [r7, #6]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fc08 	bl	8000c94 <__aeabi_i2f>
 8001484:	4603      	mov	r3, r0
 8001486:	4913      	ldr	r1, [pc, #76]	; (80014d4 <GET_DC_12V+0x84>)
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc57 	bl	8000d3c <__aeabi_fmul>
 800148e:	4603      	mov	r3, r0
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fe19 	bl	80010c8 <__aeabi_f2uiz>
 8001496:	4603      	mov	r3, r0
 8001498:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 4.6f;
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fbf9 	bl	8000c94 <__aeabi_i2f>
 80014a2:	4603      	mov	r3, r0
 80014a4:	490c      	ldr	r1, [pc, #48]	; (80014d8 <GET_DC_12V+0x88>)
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fc48 	bl	8000d3c <__aeabi_fmul>
 80014ac:	4603      	mov	r3, r0
 80014ae:	490b      	ldr	r1, [pc, #44]	; (80014dc <GET_DC_12V+0x8c>)
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fc43 	bl	8000d3c <__aeabi_fmul>
 80014b6:	4603      	mov	r3, r0
 80014b8:	603b      	str	r3, [r7, #0]
	  	return voltage+DC12V_OFFSET;
 80014ba:	f04f 0100 	mov.w	r1, #0
 80014be:	6838      	ldr	r0, [r7, #0]
 80014c0:	f7ff fb34 	bl	8000b2c <__addsf3>
 80014c4:	4603      	mov	r3, r0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000214 	.word	0x20000214
 80014d4:	3e4ccccd 	.word	0x3e4ccccd
 80014d8:	3a533333 	.word	0x3a533333
 80014dc:	40933333 	.word	0x40933333

080014e0 <GET_HDD_12V_CURR>:

uint16_t GET_HDD_12V_CURR()
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=2; i<50;i+=10)
 80014ea:	2302      	movs	r3, #2
 80014ec:	717b      	strb	r3, [r7, #5]
 80014ee:	e00a      	b.n	8001506 <GET_HDD_12V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 80014f0:	797b      	ldrb	r3, [r7, #5]
 80014f2:	4a11      	ldr	r2, [pc, #68]	; (8001538 <GET_HDD_12V_CURR+0x58>)
 80014f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	4413      	add	r3, r2
 80014fe:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=2; i<50;i+=10)
 8001500:	797b      	ldrb	r3, [r7, #5]
 8001502:	330a      	adds	r3, #10
 8001504:	717b      	strb	r3, [r7, #5]
 8001506:	797b      	ldrb	r3, [r7, #5]
 8001508:	2b31      	cmp	r3, #49	; 0x31
 800150a:	d9f1      	bls.n	80014f0 <GET_HDD_12V_CURR+0x10>
	  	}
	  	tmp/=5;
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	4a0b      	ldr	r2, [pc, #44]	; (800153c <GET_HDD_12V_CURR+0x5c>)
 8001510:	fba2 2303 	umull	r2, r3, r2, r3
 8001514:	089b      	lsrs	r3, r3, #2
 8001516:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001518:	88fb      	ldrh	r3, [r7, #6]
 800151a:	f248 02e8 	movw	r2, #33000	; 0x80e8
 800151e:	fb02 f303 	mul.w	r3, r2, r3
 8001522:	0b1b      	lsrs	r3, r3, #12
 8001524:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 8001528:	085b      	lsrs	r3, r3, #1
 800152a:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800152c:	887b      	ldrh	r3, [r7, #2]
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	20000214 	.word	0x20000214
 800153c:	cccccccd 	.word	0xcccccccd

08001540 <GET_HDD_5V_CURR>:

uint16_t GET_HDD_5V_CURR()
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001546:	2300      	movs	r3, #0
 8001548:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=1; i<50;i+=10)
 800154a:	2301      	movs	r3, #1
 800154c:	717b      	strb	r3, [r7, #5]
 800154e:	e00a      	b.n	8001566 <GET_HDD_5V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001550:	797b      	ldrb	r3, [r7, #5]
 8001552:	4a11      	ldr	r2, [pc, #68]	; (8001598 <GET_HDD_5V_CURR+0x58>)
 8001554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001558:	b29a      	uxth	r2, r3
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	4413      	add	r3, r2
 800155e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=1; i<50;i+=10)
 8001560:	797b      	ldrb	r3, [r7, #5]
 8001562:	330a      	adds	r3, #10
 8001564:	717b      	strb	r3, [r7, #5]
 8001566:	797b      	ldrb	r3, [r7, #5]
 8001568:	2b31      	cmp	r3, #49	; 0x31
 800156a:	d9f1      	bls.n	8001550 <GET_HDD_5V_CURR+0x10>
	  	}
	  	tmp/=5;
 800156c:	88fb      	ldrh	r3, [r7, #6]
 800156e:	4a0b      	ldr	r2, [pc, #44]	; (800159c <GET_HDD_5V_CURR+0x5c>)
 8001570:	fba2 2303 	umull	r2, r3, r2, r3
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	f248 02e8 	movw	r2, #33000	; 0x80e8
 800157e:	fb02 f303 	mul.w	r3, r2, r3
 8001582:	0b1b      	lsrs	r3, r3, #12
 8001584:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 8001588:	085b      	lsrs	r3, r3, #1
 800158a:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800158c:	887b      	ldrh	r3, [r7, #2]
}
 800158e:	4618      	mov	r0, r3
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	20000214 	.word	0x20000214
 800159c:	cccccccd 	.word	0xcccccccd

080015a0 <GET_SYS_12V_CURR>:

uint16_t GET_SYS_12V_CURR()
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=4; i<50;i+=10)
 80015aa:	2304      	movs	r3, #4
 80015ac:	717b      	strb	r3, [r7, #5]
 80015ae:	e00a      	b.n	80015c6 <GET_SYS_12V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 80015b0:	797b      	ldrb	r3, [r7, #5]
 80015b2:	4a11      	ldr	r2, [pc, #68]	; (80015f8 <GET_SYS_12V_CURR+0x58>)
 80015b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	4413      	add	r3, r2
 80015be:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=4; i<50;i+=10)
 80015c0:	797b      	ldrb	r3, [r7, #5]
 80015c2:	330a      	adds	r3, #10
 80015c4:	717b      	strb	r3, [r7, #5]
 80015c6:	797b      	ldrb	r3, [r7, #5]
 80015c8:	2b31      	cmp	r3, #49	; 0x31
 80015ca:	d9f1      	bls.n	80015b0 <GET_SYS_12V_CURR+0x10>
	  	}
	  	tmp/=5;
 80015cc:	88fb      	ldrh	r3, [r7, #6]
 80015ce:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <GET_SYS_12V_CURR+0x5c>)
 80015d0:	fba2 2303 	umull	r2, r3, r2, r3
 80015d4:	089b      	lsrs	r3, r3, #2
 80015d6:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 80015d8:	88fb      	ldrh	r3, [r7, #6]
 80015da:	f248 02e8 	movw	r2, #33000	; 0x80e8
 80015de:	fb02 f303 	mul.w	r3, r2, r3
 80015e2:	0b1b      	lsrs	r3, r3, #12
 80015e4:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 80015e8:	085b      	lsrs	r3, r3, #1
 80015ea:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 80015ec:	887b      	ldrh	r3, [r7, #2]
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	20000214 	.word	0x20000214
 80015fc:	cccccccd 	.word	0xcccccccd

08001600 <GET_SYS_5V_CURR>:

uint16_t GET_SYS_5V_CURR()
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001606:	2300      	movs	r3, #0
 8001608:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=3; i<50;i+=10)
 800160a:	2303      	movs	r3, #3
 800160c:	717b      	strb	r3, [r7, #5]
 800160e:	e00a      	b.n	8001626 <GET_SYS_5V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001610:	797b      	ldrb	r3, [r7, #5]
 8001612:	4a11      	ldr	r2, [pc, #68]	; (8001658 <GET_SYS_5V_CURR+0x58>)
 8001614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001618:	b29a      	uxth	r2, r3
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	4413      	add	r3, r2
 800161e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=3; i<50;i+=10)
 8001620:	797b      	ldrb	r3, [r7, #5]
 8001622:	330a      	adds	r3, #10
 8001624:	717b      	strb	r3, [r7, #5]
 8001626:	797b      	ldrb	r3, [r7, #5]
 8001628:	2b31      	cmp	r3, #49	; 0x31
 800162a:	d9f1      	bls.n	8001610 <GET_SYS_5V_CURR+0x10>
	  	}
	  	tmp/=5;
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	4a0b      	ldr	r2, [pc, #44]	; (800165c <GET_SYS_5V_CURR+0x5c>)
 8001630:	fba2 2303 	umull	r2, r3, r2, r3
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f248 02e8 	movw	r2, #33000	; 0x80e8
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	0b1b      	lsrs	r3, r3, #12
 8001644:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800164c:	887b      	ldrh	r3, [r7, #2]
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	20000214 	.word	0x20000214
 800165c:	cccccccd 	.word	0xcccccccd

08001660 <_write>:



  // printf redirection to UART1
  int _write(int file, char *ptr, int len)
  {
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
      HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, len+1);  // debug uart
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	b29a      	uxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	68b9      	ldr	r1, [r7, #8]
 8001676:	4804      	ldr	r0, [pc, #16]	; (8001688 <_write+0x28>)
 8001678:	f004 f9df 	bl	8005a3a <HAL_UART_Transmit>
      return len;
 800167c:	687b      	ldr	r3, [r7, #4]
  }
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000398 	.word	0x20000398

0800168c <Round_filter_fl>:
      HAL_UART_Transmit(&huart1, &ch, 1, 2);  // debug uart
  }


float Round_filter_fl(uint8_t index, float value)      // index filtru
{
 800168c:	b5b0      	push	{r4, r5, r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
   static float filter[MAX_FILTERS_FL];
   if(index > MAX_FILTERS_FL-1) index = MAX_FILTERS_FL-1;  // zabezpieczenie
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <Round_filter_fl+0x16>
 800169e:	2300      	movs	r3, #0
 80016a0:	71fb      	strb	r3, [r7, #7]
   if(filter[index] == 0) filter[index] = value * FILTSTR_FL;   // inicjalizacja pustego filtru
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	4a23      	ldr	r2, [pc, #140]	; (8001734 <Round_filter_fl+0xa8>)
 80016a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016aa:	f04f 0100 	mov.w	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fcd8 	bl	8001064 <__aeabi_fcmpeq>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d009      	beq.n	80016ce <Round_filter_fl+0x42>
 80016ba:	79fc      	ldrb	r4, [r7, #7]
 80016bc:	491e      	ldr	r1, [pc, #120]	; (8001738 <Round_filter_fl+0xac>)
 80016be:	6838      	ldr	r0, [r7, #0]
 80016c0:	f7ff fb3c 	bl	8000d3c <__aeabi_fmul>
 80016c4:	4603      	mov	r3, r0
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <Round_filter_fl+0xa8>)
 80016ca:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] -= filter[index] / FILTSTR_FL;
 80016ce:	79fc      	ldrb	r4, [r7, #7]
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4a18      	ldr	r2, [pc, #96]	; (8001734 <Round_filter_fl+0xa8>)
 80016d4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	4a16      	ldr	r2, [pc, #88]	; (8001734 <Round_filter_fl+0xa8>)
 80016dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e0:	4915      	ldr	r1, [pc, #84]	; (8001738 <Round_filter_fl+0xac>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fbde 	bl	8000ea4 <__aeabi_fdiv>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4619      	mov	r1, r3
 80016ec:	4628      	mov	r0, r5
 80016ee:	f7ff fa1b 	bl	8000b28 <__aeabi_fsub>
 80016f2:	4603      	mov	r3, r0
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <Round_filter_fl+0xa8>)
 80016f8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] += value;
 80016fc:	79fc      	ldrb	r4, [r7, #7]
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	4a0c      	ldr	r2, [pc, #48]	; (8001734 <Round_filter_fl+0xa8>)
 8001702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001706:	6839      	ldr	r1, [r7, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fa0f 	bl	8000b2c <__addsf3>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <Round_filter_fl+0xa8>)
 8001714:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   return (filter[index] / FILTSTR_FL);
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	4a06      	ldr	r2, [pc, #24]	; (8001734 <Round_filter_fl+0xa8>)
 800171c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001720:	4905      	ldr	r1, [pc, #20]	; (8001738 <Round_filter_fl+0xac>)
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fbbe 	bl	8000ea4 <__aeabi_fdiv>
 8001728:	4603      	mov	r3, r0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bdb0      	pop	{r4, r5, r7, pc}
 8001732:	bf00      	nop
 8001734:	200001f8 	.word	0x200001f8
 8001738:	41a00000 	.word	0x41a00000

0800173c <checkPowerOff>:
   filter[index] += value;
   return (filter[index] / FILTSTR_INT);
}

void checkPowerOff()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
  static uint32_t checktim = 0;
  static uint32_t presscnt = 0;
  uint32_t currtim = HAL_GetTick();
 8001742:	f001 f87d 	bl	8002840 <HAL_GetTick>
 8001746:	6078      	str	r0, [r7, #4]
  if(currtim-checktim >= 100)          // wykonuj co 100ms
 8001748:	4b20      	ldr	r3, [pc, #128]	; (80017cc <checkPowerOff+0x90>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b63      	cmp	r3, #99	; 0x63
 8001752:	d936      	bls.n	80017c2 <checkPowerOff+0x86>
  {
     checktim = currtim;
 8001754:	4a1d      	ldr	r2, [pc, #116]	; (80017cc <checkPowerOff+0x90>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6013      	str	r3, [r2, #0]
     if(Power_SW_READ() == GPIO_PIN_SET)  presscnt++; else presscnt = 0;
 800175a:	2110      	movs	r1, #16
 800175c:	481c      	ldr	r0, [pc, #112]	; (80017d0 <checkPowerOff+0x94>)
 800175e:	f002 fa29 	bl	8003bb4 <HAL_GPIO_ReadPin>
 8001762:	4603      	mov	r3, r0
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <checkPowerOff+0x38>
 8001768:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <checkPowerOff+0x98>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	4a19      	ldr	r2, [pc, #100]	; (80017d4 <checkPowerOff+0x98>)
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	e002      	b.n	800177a <checkPowerOff+0x3e>
 8001774:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <checkPowerOff+0x98>)
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
     if(presscnt > 20)          // 2 sekundy naciskania
 800177a:	4b16      	ldr	r3, [pc, #88]	; (80017d4 <checkPowerOff+0x98>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2b14      	cmp	r3, #20
 8001780:	d91f      	bls.n	80017c2 <checkPowerOff+0x86>
     {
         POWER_OFF();
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <checkPowerOff+0x94>)
 800178a:	f002 fa2a 	bl	8003be2 <HAL_GPIO_WritePin>
         printf("Power OFF\r\n");
 800178e:	4812      	ldr	r0, [pc, #72]	; (80017d8 <checkPowerOff+0x9c>)
 8001790:	f005 fb0c 	bl	8006dac <puts>
         // przygotowanie pinu wakeup
         HAL_Delay(3000);
 8001794:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001798:	f001 f85c 	bl	8002854 <HAL_Delay>
         HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 800179c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017a0:	f002 ffe6 	bl	8004770 <HAL_PWR_DisableWakeUpPin>
         __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80017a4:	4a0d      	ldr	r2, [pc, #52]	; (80017dc <checkPowerOff+0xa0>)
 80017a6:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <checkPowerOff+0xa0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	6013      	str	r3, [r2, #0]
         HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80017b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017b4:	f002 ffc0 	bl	8004738 <HAL_PWR_EnableWakeUpPin>
         // dobranoc
         printf("Sleep\r\n");
 80017b8:	4809      	ldr	r0, [pc, #36]	; (80017e0 <checkPowerOff+0xa4>)
 80017ba:	f005 faf7 	bl	8006dac <puts>
         HAL_PWR_EnterSTANDBYMode();
 80017be:	f002 fff3 	bl	80047a8 <HAL_PWR_EnterSTANDBYMode>
     }
  }
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200001fc 	.word	0x200001fc
 80017d0:	40010c00 	.word	0x40010c00
 80017d4:	20000200 	.word	0x20000200
 80017d8:	08008b80 	.word	0x08008b80
 80017dc:	40007000 	.word	0x40007000
 80017e0:	08008b8c 	.word	0x08008b8c

080017e4 <i2c_write16>:
    *value = tmp;
    return res;
}

uint8_t i2c_write16(uint16_t offset, uint16_t value)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b088      	sub	sp, #32
 80017e8:	af04      	add	r7, sp, #16
 80017ea:	4603      	mov	r3, r0
 80017ec:	460a      	mov	r2, r1
 80017ee:	80fb      	strh	r3, [r7, #6]
 80017f0:	4613      	mov	r3, r2
 80017f2:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = value;
 80017f4:	88bb      	ldrh	r3, [r7, #4]
 80017f6:	81bb      	strh	r3, [r7, #12]
    uint8_t res = HAL_I2C_Mem_Write(&hi2c1, LTC_ADDR, offset, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&tmp, 2, 8);
 80017f8:	88fa      	ldrh	r2, [r7, #6]
 80017fa:	2308      	movs	r3, #8
 80017fc:	9302      	str	r3, [sp, #8]
 80017fe:	2302      	movs	r3, #2
 8001800:	9301      	str	r3, [sp, #4]
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2301      	movs	r3, #1
 800180a:	21d0      	movs	r1, #208	; 0xd0
 800180c:	4804      	ldr	r0, [pc, #16]	; (8001820 <i2c_write16+0x3c>)
 800180e:	f002 fb51 	bl	8003eb4 <HAL_I2C_Mem_Write>
 8001812:	4603      	mov	r3, r0
 8001814:	73fb      	strb	r3, [r7, #15]
    return res;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000304 	.word	0x20000304

08001824 <LTC4015_check>:


// Checking
uint8_t LTC4015_check()
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;
	uint8_t res;
	printf("Checking LTC4015 ... ");
 800182a:	4814      	ldr	r0, [pc, #80]	; (800187c <LTC4015_check+0x58>)
 800182c:	f005 fa4a 	bl	8006cc4 <iprintf>
	for (int i = 0; i < 10; i++) {
 8001830:	2300      	movs	r3, #0
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	e019      	b.n	800186a <LTC4015_check+0x46>
		status = HAL_I2C_IsDeviceReady(&hi2c1, LTC_ADDR, 3, 1500);
 8001836:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800183a:	2203      	movs	r2, #3
 800183c:	21d0      	movs	r1, #208	; 0xd0
 800183e:	4810      	ldr	r0, [pc, #64]	; (8001880 <LTC4015_check+0x5c>)
 8001840:	f002 fc32 	bl	80040a8 <HAL_I2C_IsDeviceReady>
 8001844:	4603      	mov	r3, r0
 8001846:	71fb      	strb	r3, [r7, #7]
	    if (status == HAL_OK) {
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d105      	bne.n	800185a <LTC4015_check+0x36>
	    	printf("OK !\r\n");
 800184e:	480d      	ldr	r0, [pc, #52]	; (8001884 <LTC4015_check+0x60>)
 8001850:	f005 faac 	bl	8006dac <puts>
	    	res = 1;
 8001854:	2301      	movs	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
	        break;
 8001858:	e00a      	b.n	8001870 <LTC4015_check+0x4c>
	    } else {
	    	printf("not ready\r\n");
 800185a:	480b      	ldr	r0, [pc, #44]	; (8001888 <LTC4015_check+0x64>)
 800185c:	f005 faa6 	bl	8006dac <puts>
	    	res = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 10; i++) {
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	3301      	adds	r3, #1
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	2b09      	cmp	r3, #9
 800186e:	dde2      	ble.n	8001836 <LTC4015_check+0x12>
	    }
	}
	return res;
 8001870:	7bfb      	ldrb	r3, [r7, #15]
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	08008b94 	.word	0x08008b94
 8001880:	20000304 	.word	0x20000304
 8001884:	08008bac 	.word	0x08008bac
 8001888:	08008bb4 	.word	0x08008bb4

0800188c <LTC4015_VBAT_limits>:

// LTC4015 configuration

void LTC4015_VBAT_limits (uint16_t hi, uint16_t lo)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	460a      	mov	r2, r1
 8001896:	80fb      	strh	r3, [r7, #6]
 8001898:	4613      	mov	r3, r2
 800189a:	80bb      	strh	r3, [r7, #4]
	i2c_write16(VBAT_LO_ALERT_LIMIT, lo);
 800189c:	88bb      	ldrh	r3, [r7, #4]
 800189e:	4619      	mov	r1, r3
 80018a0:	2001      	movs	r0, #1
 80018a2:	f7ff ff9f 	bl	80017e4 <i2c_write16>
	i2c_write16(VBAT_HI_ALERT_LIMIT, hi);
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	4619      	mov	r1, r3
 80018aa:	2002      	movs	r0, #2
 80018ac:	f7ff ff9a 	bl	80017e4 <i2c_write16>
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <LTC4015_init>:
    if(i2c_read16(VIN, &status)) return -1;;
    return status;
}

void LTC4015_init()
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	LTC4015_VBAT_limits(0,0);
 80018bc:	2100      	movs	r1, #0
 80018be:	2000      	movs	r0, #0
 80018c0:	f7ff ffe4 	bl	800188c <LTC4015_VBAT_limits>
}
 80018c4:	bf00      	nop
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ce:	f000 ff5f 	bl	8002790 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d2:	f000 fa17 	bl	8001d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018d6:	f000 fc2f 	bl	8002138 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80018da:	f000 fbbb 	bl	8002054 <MX_USART1_UART_Init>
  printf("Initializing ...\r\n");
 80018de:	4887      	ldr	r0, [pc, #540]	; (8001afc <main+0x234>)
 80018e0:	f005 fa64 	bl	8006dac <puts>
  MX_USART3_UART_Init();
 80018e4:	f000 fbe0 	bl	80020a8 <MX_USART3_UART_Init>
  //  MX_IWDG_Init();
  POWER_OFF();
 80018e8:	2200      	movs	r2, #0
 80018ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018ee:	4884      	ldr	r0, [pc, #528]	; (8001b00 <main+0x238>)
 80018f0:	f002 f977 	bl	8003be2 <HAL_GPIO_WritePin>
  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80018f4:	4b83      	ldr	r3, [pc, #524]	; (8001b04 <main+0x23c>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d105      	bne.n	800190c <main+0x44>
  {
    /* Clear Standby flag */
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8001900:	4a80      	ldr	r2, [pc, #512]	; (8001b04 <main+0x23c>)
 8001902:	4b80      	ldr	r3, [pc, #512]	; (8001b04 <main+0x23c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f043 0308 	orr.w	r3, r3, #8
 800190a:	6013      	str	r3, [r2, #0]
  }
  uint32_t timon = HAL_GetTick();
 800190c:	f000 ff98 	bl	8002840 <HAL_GetTick>
 8001910:	6078      	str	r0, [r7, #4]
  while(Power_SW_READ() == GPIO_PIN_SET)
 8001912:	e017      	b.n	8001944 <main+0x7c>
  {
    if(HAL_GetTick() - timon > 1000)     // 1 sekunda naciskania
 8001914:	f000 ff94 	bl	8002840 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001922:	d90f      	bls.n	8001944 <main+0x7c>
    {
    	timon = HAL_GetTick();
 8001924:	f000 ff8c 	bl	8002840 <HAL_GetTick>
 8001928:	6078      	str	r0, [r7, #4]
        POWER_ON();    // podtrzymaj zasilanie
 800192a:	2201      	movs	r2, #1
 800192c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001930:	4873      	ldr	r0, [pc, #460]	; (8001b00 <main+0x238>)
 8001932:	f002 f956 	bl	8003be2 <HAL_GPIO_WritePin>
    	printf("Power ON\r\n");
 8001936:	4874      	ldr	r0, [pc, #464]	; (8001b08 <main+0x240>)
 8001938:	f005 fa38 	bl	8006dac <puts>
    	run_state = CHECKING;
 800193c:	4b73      	ldr	r3, [pc, #460]	; (8001b0c <main+0x244>)
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
        break;                // przerwij petle while
 8001942:	e006      	b.n	8001952 <main+0x8a>
  while(Power_SW_READ() == GPIO_PIN_SET)
 8001944:	2110      	movs	r1, #16
 8001946:	486e      	ldr	r0, [pc, #440]	; (8001b00 <main+0x238>)
 8001948:	f002 f934 	bl	8003bb4 <HAL_GPIO_ReadPin>
 800194c:	4603      	mov	r3, r0
 800194e:	2b01      	cmp	r3, #1
 8001950:	d0e0      	beq.n	8001914 <main+0x4c>
    }

  //  WDR();    // reset watchdoga
  }
  if(run_state == WARMUP)
 8001952:	4b6e      	ldr	r3, [pc, #440]	; (8001b0c <main+0x244>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d116      	bne.n	8001988 <main+0xc0>
  {
      HAL_Delay(300);
 800195a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800195e:	f000 ff79 	bl	8002854 <HAL_Delay>
      HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8001962:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001966:	f002 ff03 	bl	8004770 <HAL_PWR_DisableWakeUpPin>
      __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800196a:	4a66      	ldr	r2, [pc, #408]	; (8001b04 <main+0x23c>)
 800196c:	4b65      	ldr	r3, [pc, #404]	; (8001b04 <main+0x23c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6013      	str	r3, [r2, #0]
      HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001976:	f44f 7080 	mov.w	r0, #256	; 0x100
 800197a:	f002 fedd 	bl	8004738 <HAL_PWR_EnableWakeUpPin>
      printf("Sleep !\r\n");
 800197e:	4864      	ldr	r0, [pc, #400]	; (8001b10 <main+0x248>)
 8001980:	f005 fa14 	bl	8006dac <puts>
      HAL_PWR_EnterSTANDBYMode();
 8001984:	f002 ff10 	bl	80047a8 <HAL_PWR_EnterSTANDBYMode>
  }

  MX_DMA_Init();
 8001988:	f000 fbb8 	bl	80020fc <MX_DMA_Init>
  MX_ADC1_Init();
 800198c:	f000 fa18 	bl	8001dc0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001990:	f000 fad6 	bl	8001f40 <MX_I2C1_Init>

  MX_TIM4_Init();
 8001994:	f000 fb04 	bl	8001fa0 <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */

  ADC_DMA_Start();
 8001998:	f7ff fbb6 	bl	8001108 <ADC_DMA_Start>
  HAL_Delay(10);
 800199c:	200a      	movs	r0, #10
 800199e:	f000 ff59 	bl	8002854 <HAL_Delay>


  if (LTC4015_check())
 80019a2:	f7ff ff3f 	bl	8001824 <LTC4015_check>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <main+0xe8>
  {
	LTC4015_init();
 80019ac:	f7ff ff84 	bl	80018b8 <LTC4015_init>
  }




  ticks = HAL_GetTick();
 80019b0:	f000 ff46 	bl	8002840 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	4b57      	ldr	r3, [pc, #348]	; (8001b14 <main+0x24c>)
 80019b8:	601a      	str	r2, [r3, #0]
  ticks20 = HAL_GetTick();
 80019ba:	f000 ff41 	bl	8002840 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	4b55      	ldr	r3, [pc, #340]	; (8001b18 <main+0x250>)
 80019c2:	601a      	str	r2, [r3, #0]
  ticks5s = HAL_GetTick();
 80019c4:	f000 ff3c 	bl	8002840 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	4b54      	ldr	r3, [pc, #336]	; (8001b1c <main+0x254>)
 80019cc:	601a      	str	r2, [r3, #0]

  while (1)
  {
    /* USER CODE END WHILE */

	  checkPowerOff();
 80019ce:	f7ff feb5 	bl	800173c <checkPowerOff>

	  if(HAL_GetTick()-ticks20 >= 10)
 80019d2:	f000 ff35 	bl	8002840 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	4b4f      	ldr	r3, [pc, #316]	; (8001b18 <main+0x250>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b09      	cmp	r3, #9
 80019e0:	d926      	bls.n	8001a30 <main+0x168>
	  {
	      ticks20 = HAL_GetTick();
 80019e2:	f000 ff2d 	bl	8002840 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	4b4b      	ldr	r3, [pc, #300]	; (8001b18 <main+0x250>)
 80019ea:	601a      	str	r2, [r3, #0]
	      sys_temp = Round_filter_fl(1,GET_Buff_Temp());
 80019ec:	f7ff fba0 	bl	8001130 <GET_Buff_Temp>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4619      	mov	r1, r3
 80019f4:	2001      	movs	r0, #1
 80019f6:	f7ff fe49 	bl	800168c <Round_filter_fl>
 80019fa:	4602      	mov	r2, r0
 80019fc:	4b48      	ldr	r3, [pc, #288]	; (8001b20 <main+0x258>)
 80019fe:	601a      	str	r2, [r3, #0]
	      fill_voltage_table();
 8001a00:	f000 f8a2 	bl	8001b48 <fill_voltage_table>
	      fill_current_table();
 8001a04:	f000 f8c0 	bl	8001b88 <fill_current_table>
	      ps_pg_state = PS_PG_READ();
 8001a08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a0c:	483c      	ldr	r0, [pc, #240]	; (8001b00 <main+0x238>)
 8001a0e:	f002 f8d1 	bl	8003bb4 <HAL_GPIO_ReadPin>
 8001a12:	4603      	mov	r3, r0
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b43      	ldr	r3, [pc, #268]	; (8001b24 <main+0x25c>)
 8001a18:	701a      	strb	r2, [r3, #0]
	      rpi_feedback = RPI_FB_READ();
 8001a1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a1e:	4838      	ldr	r0, [pc, #224]	; (8001b00 <main+0x238>)
 8001a20:	f002 f8c8 	bl	8003bb4 <HAL_GPIO_ReadPin>
 8001a24:	4603      	mov	r3, r0
 8001a26:	461a      	mov	r2, r3
 8001a28:	4b3f      	ldr	r3, [pc, #252]	; (8001b28 <main+0x260>)
 8001a2a:	701a      	strb	r2, [r3, #0]
	      supply_check_select();
 8001a2c:	f000 f8ca 	bl	8001bc4 <supply_check_select>
	  }

	  if(HAL_GetTick()-ticks >= 1000)
 8001a30:	f000 ff06 	bl	8002840 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4b37      	ldr	r3, [pc, #220]	; (8001b14 <main+0x24c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a40:	d34b      	bcc.n	8001ada <main+0x212>
	  {
		  LED1_TOGGLE();
 8001a42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a46:	482e      	ldr	r0, [pc, #184]	; (8001b00 <main+0x238>)
 8001a48:	f002 f8e3 	bl	8003c12 <HAL_GPIO_TogglePin>
	      ticks = HAL_GetTick();
 8001a4c:	f000 fef8 	bl	8002840 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	4b30      	ldr	r3, [pc, #192]	; (8001b14 <main+0x24c>)
 8001a54:	601a      	str	r2, [r3, #0]
	      printf("Temp round: %3.1f\r\n", sys_temp);
 8001a56:	4b32      	ldr	r3, [pc, #200]	; (8001b20 <main+0x258>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fce4 	bl	8000428 <__aeabi_f2d>
 8001a60:	4603      	mov	r3, r0
 8001a62:	460c      	mov	r4, r1
 8001a64:	461a      	mov	r2, r3
 8001a66:	4623      	mov	r3, r4
 8001a68:	4830      	ldr	r0, [pc, #192]	; (8001b2c <main+0x264>)
 8001a6a:	f005 f92b 	bl	8006cc4 <iprintf>
	      printf("5V SYS: %2.2f  ", volt_table[0]);
 8001a6e:	4b30      	ldr	r3, [pc, #192]	; (8001b30 <main+0x268>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fcd8 	bl	8000428 <__aeabi_f2d>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	460c      	mov	r4, r1
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4623      	mov	r3, r4
 8001a80:	482c      	ldr	r0, [pc, #176]	; (8001b34 <main+0x26c>)
 8001a82:	f005 f91f 	bl	8006cc4 <iprintf>
	      printf("5V DC: %2.2f \r\n", volt_table[1]);
 8001a86:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <main+0x268>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7fe fccc 	bl	8000428 <__aeabi_f2d>
 8001a90:	4603      	mov	r3, r0
 8001a92:	460c      	mov	r4, r1
 8001a94:	461a      	mov	r2, r3
 8001a96:	4623      	mov	r3, r4
 8001a98:	4827      	ldr	r0, [pc, #156]	; (8001b38 <main+0x270>)
 8001a9a:	f005 f913 	bl	8006cc4 <iprintf>
	      printf("12V SYS: %2.2f \r\n", volt_table[3]);
 8001a9e:	4b24      	ldr	r3, [pc, #144]	; (8001b30 <main+0x268>)
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fcc0 	bl	8000428 <__aeabi_f2d>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	460c      	mov	r4, r1
 8001aac:	461a      	mov	r2, r3
 8001aae:	4623      	mov	r3, r4
 8001ab0:	4822      	ldr	r0, [pc, #136]	; (8001b3c <main+0x274>)
 8001ab2:	f005 f907 	bl	8006cc4 <iprintf>
	      printf("5V STB: %2.2f \r\n", volt_table[2]);
 8001ab6:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <main+0x268>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fcb4 	bl	8000428 <__aeabi_f2d>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	460c      	mov	r4, r1
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4623      	mov	r3, r4
 8001ac8:	481d      	ldr	r0, [pc, #116]	; (8001b40 <main+0x278>)
 8001aca:	f005 f8fb 	bl	8006cc4 <iprintf>
	      printf("Power Good : %d \r\n", ps_pg_state);
 8001ace:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <main+0x25c>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	481b      	ldr	r0, [pc, #108]	; (8001b44 <main+0x27c>)
 8001ad6:	f005 f8f5 	bl	8006cc4 <iprintf>
	   }
	  if(HAL_GetTick()-ticks5s >= 5000)
 8001ada:	f000 feb1 	bl	8002840 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <main+0x254>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	f241 3287 	movw	r2, #4999	; 0x1387
 8001aea:	4293      	cmp	r3, r2
 8001aec:	f67f af6f 	bls.w	80019ce <main+0x106>
	  {
		  ticks5s = HAL_GetTick();
 8001af0:	f000 fea6 	bl	8002840 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <main+0x254>)
 8001af8:	601a      	str	r2, [r3, #0]
	  checkPowerOff();
 8001afa:	e768      	b.n	80019ce <main+0x106>
 8001afc:	08008bc0 	.word	0x08008bc0
 8001b00:	40010c00 	.word	0x40010c00
 8001b04:	40007000 	.word	0x40007000
 8001b08:	08008bd4 	.word	0x08008bd4
 8001b0c:	20000204 	.word	0x20000204
 8001b10:	08008be0 	.word	0x08008be0
 8001b14:	20000444 	.word	0x20000444
 8001b18:	20000394 	.word	0x20000394
 8001b1c:	20000448 	.word	0x20000448
 8001b20:	20000440 	.word	0x20000440
 8001b24:	200003f0 	.word	0x200003f0
 8001b28:	2000044c 	.word	0x2000044c
 8001b2c:	08008bec 	.word	0x08008bec
 8001b30:	200003dc 	.word	0x200003dc
 8001b34:	08008c00 	.word	0x08008c00
 8001b38:	08008c10 	.word	0x08008c10
 8001b3c:	08008c20 	.word	0x08008c20
 8001b40:	08008c34 	.word	0x08008c34
 8001b44:	08008c48 	.word	0x08008c48

08001b48 <fill_voltage_table>:
  }
  /* USER CODE END 3 */
}

void fill_voltage_table(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
    volt_table[0] = GET_SYS_5V();
 8001b4c:	f7ff fb60 	bl	8001210 <GET_SYS_5V>
 8001b50:	4602      	mov	r2, r0
 8001b52:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <fill_voltage_table+0x3c>)
 8001b54:	601a      	str	r2, [r3, #0]
    volt_table[1] = GET_DC_5V();
 8001b56:	f7ff fba3 	bl	80012a0 <GET_DC_5V>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <fill_voltage_table+0x3c>)
 8001b5e:	605a      	str	r2, [r3, #4]
    volt_table[2] = GET_STB_5V();
 8001b60:	f7ff fbe6 	bl	8001330 <GET_STB_5V>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <fill_voltage_table+0x3c>)
 8001b68:	609a      	str	r2, [r3, #8]
    volt_table[3] = GET_SYS_12V();
 8001b6a:	f7ff fc29 	bl	80013c0 <GET_SYS_12V>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b04      	ldr	r3, [pc, #16]	; (8001b84 <fill_voltage_table+0x3c>)
 8001b72:	60da      	str	r2, [r3, #12]
    volt_table[4] = GET_DC_12V();
 8001b74:	f7ff fc6c 	bl	8001450 <GET_DC_12V>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4b02      	ldr	r3, [pc, #8]	; (8001b84 <fill_voltage_table+0x3c>)
 8001b7c:	611a      	str	r2, [r3, #16]
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200003dc 	.word	0x200003dc

08001b88 <fill_current_table>:

void fill_current_table(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
    curr_table[0] = GET_SYS_5V_CURR();
 8001b8c:	f7ff fd38 	bl	8001600 <GET_SYS_5V_CURR>
 8001b90:	4603      	mov	r3, r0
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <fill_current_table+0x38>)
 8001b96:	801a      	strh	r2, [r3, #0]
    curr_table[1] = GET_SYS_12V_CURR();
 8001b98:	f7ff fd02 	bl	80015a0 <GET_SYS_12V_CURR>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <fill_current_table+0x38>)
 8001ba2:	805a      	strh	r2, [r3, #2]
    curr_table[2] = GET_HDD_5V_CURR();
 8001ba4:	f7ff fccc 	bl	8001540 <GET_HDD_5V_CURR>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <fill_current_table+0x38>)
 8001bae:	809a      	strh	r2, [r3, #4]
    curr_table[3] = GET_HDD_12V_CURR();
 8001bb0:	f7ff fc96 	bl	80014e0 <GET_HDD_12V_CURR>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	4b01      	ldr	r3, [pc, #4]	; (8001bc0 <fill_current_table+0x38>)
 8001bba:	80da      	strh	r2, [r3, #6]
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000438 	.word	0x20000438

08001bc4 <supply_check_select>:

void supply_check_select()
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	if((volt_table[2] <= 5.4f && volt_table[2] >= 4.5f) && ps_pg_state == 0 && (run_state == RUNNING_BUFFER || run_state == CHECKING)) ps_count++;
 8001bc8:	4b42      	ldr	r3, [pc, #264]	; (8001cd4 <supply_check_select+0x110>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4942      	ldr	r1, [pc, #264]	; (8001cd8 <supply_check_select+0x114>)
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fa5c 	bl	800108c <__aeabi_fcmple>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d01b      	beq.n	8001c12 <supply_check_select+0x4e>
 8001bda:	4b3e      	ldr	r3, [pc, #248]	; (8001cd4 <supply_check_select+0x110>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	493f      	ldr	r1, [pc, #252]	; (8001cdc <supply_check_select+0x118>)
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fa5d 	bl	80010a0 <__aeabi_fcmpge>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d012      	beq.n	8001c12 <supply_check_select+0x4e>
 8001bec:	4b3c      	ldr	r3, [pc, #240]	; (8001ce0 <supply_check_select+0x11c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d10e      	bne.n	8001c12 <supply_check_select+0x4e>
 8001bf4:	4b3b      	ldr	r3, [pc, #236]	; (8001ce4 <supply_check_select+0x120>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b04      	cmp	r3, #4
 8001bfa:	d003      	beq.n	8001c04 <supply_check_select+0x40>
 8001bfc:	4b39      	ldr	r3, [pc, #228]	; (8001ce4 <supply_check_select+0x120>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d106      	bne.n	8001c12 <supply_check_select+0x4e>
 8001c04:	4b38      	ldr	r3, [pc, #224]	; (8001ce8 <supply_check_select+0x124>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	4b36      	ldr	r3, [pc, #216]	; (8001ce8 <supply_check_select+0x124>)
 8001c0e:	701a      	strb	r2, [r3, #0]
 8001c10:	e002      	b.n	8001c18 <supply_check_select+0x54>
	else ps_count = 0;
 8001c12:	4b35      	ldr	r3, [pc, #212]	; (8001ce8 <supply_check_select+0x124>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	701a      	strb	r2, [r3, #0]
	if(ps_count > 8 && ps_count < 12) { PS_ON(); printf("PS-ON ! \r\n"); }
 8001c18:	4b33      	ldr	r3, [pc, #204]	; (8001ce8 <supply_check_select+0x124>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b08      	cmp	r3, #8
 8001c1e:	d90c      	bls.n	8001c3a <supply_check_select+0x76>
 8001c20:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <supply_check_select+0x124>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b0b      	cmp	r3, #11
 8001c26:	d808      	bhi.n	8001c3a <supply_check_select+0x76>
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c2e:	482f      	ldr	r0, [pc, #188]	; (8001cec <supply_check_select+0x128>)
 8001c30:	f001 ffd7 	bl	8003be2 <HAL_GPIO_WritePin>
 8001c34:	482e      	ldr	r0, [pc, #184]	; (8001cf0 <supply_check_select+0x12c>)
 8001c36:	f005 f8b9 	bl	8006dac <puts>
	if (ps_pg_state == 1) pg_count++;
 8001c3a:	4b29      	ldr	r3, [pc, #164]	; (8001ce0 <supply_check_select+0x11c>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d106      	bne.n	8001c50 <supply_check_select+0x8c>
 8001c42:	4b2c      	ldr	r3, [pc, #176]	; (8001cf4 <supply_check_select+0x130>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	3301      	adds	r3, #1
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4b2a      	ldr	r3, [pc, #168]	; (8001cf4 <supply_check_select+0x130>)
 8001c4c:	701a      	strb	r2, [r3, #0]
 8001c4e:	e002      	b.n	8001c56 <supply_check_select+0x92>
	else pg_count = 0;
 8001c50:	4b28      	ldr	r3, [pc, #160]	; (8001cf4 <supply_check_select+0x130>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
	if(pg_count > 10 && run_state == RUNNING_BUFFER)
 8001c56:	4b27      	ldr	r3, [pc, #156]	; (8001cf4 <supply_check_select+0x130>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b0a      	cmp	r3, #10
 8001c5c:	d91a      	bls.n	8001c94 <supply_check_select+0xd0>
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <supply_check_select+0x120>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d116      	bne.n	8001c94 <supply_check_select+0xd0>
	{
		ps_count = 0;
 8001c66:	4b20      	ldr	r3, [pc, #128]	; (8001ce8 <supply_check_select+0x124>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
		pg_count = 0;
 8001c6c:	4b21      	ldr	r3, [pc, #132]	; (8001cf4 <supply_check_select+0x130>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
		_5V_SEL_PS();
 8001c72:	2201      	movs	r2, #1
 8001c74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c78:	481c      	ldr	r0, [pc, #112]	; (8001cec <supply_check_select+0x128>)
 8001c7a:	f001 ffb2 	bl	8003be2 <HAL_GPIO_WritePin>
		_12V_SEL_PS();
 8001c7e:	2201      	movs	r2, #1
 8001c80:	2104      	movs	r1, #4
 8001c82:	481d      	ldr	r0, [pc, #116]	; (8001cf8 <supply_check_select+0x134>)
 8001c84:	f001 ffad 	bl	8003be2 <HAL_GPIO_WritePin>
		run_state = RUNNING_PS;
 8001c88:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <supply_check_select+0x120>)
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	701a      	strb	r2, [r3, #0]
		printf("PS select \r\n");
 8001c8e:	481b      	ldr	r0, [pc, #108]	; (8001cfc <supply_check_select+0x138>)
 8001c90:	f005 f88c 	bl	8006dac <puts>
	}


	if (ps_pg_state == 0 && (run_state == RUNNING_PS || run_state == CHECKING))
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <supply_check_select+0x11c>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d118      	bne.n	8001cce <supply_check_select+0x10a>
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <supply_check_select+0x120>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	2b03      	cmp	r3, #3
 8001ca2:	d003      	beq.n	8001cac <supply_check_select+0xe8>
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <supply_check_select+0x120>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d110      	bne.n	8001cce <supply_check_select+0x10a>
	{
		_5V_SEL_BUF();
 8001cac:	2200      	movs	r2, #0
 8001cae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cb2:	480e      	ldr	r0, [pc, #56]	; (8001cec <supply_check_select+0x128>)
 8001cb4:	f001 ff95 	bl	8003be2 <HAL_GPIO_WritePin>
		_12V_SEL_BUF();
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2104      	movs	r1, #4
 8001cbc:	480e      	ldr	r0, [pc, #56]	; (8001cf8 <supply_check_select+0x134>)
 8001cbe:	f001 ff90 	bl	8003be2 <HAL_GPIO_WritePin>
		run_state = RUNNING_BUFFER;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <supply_check_select+0x120>)
 8001cc4:	2204      	movs	r2, #4
 8001cc6:	701a      	strb	r2, [r3, #0]
		printf("Buffer select \r\n");
 8001cc8:	480d      	ldr	r0, [pc, #52]	; (8001d00 <supply_check_select+0x13c>)
 8001cca:	f005 f86f 	bl	8006dac <puts>
	}
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200003dc 	.word	0x200003dc
 8001cd8:	40accccd 	.word	0x40accccd
 8001cdc:	40900000 	.word	0x40900000
 8001ce0:	200003f0 	.word	0x200003f0
 8001ce4:	20000204 	.word	0x20000204
 8001ce8:	20000205 	.word	0x20000205
 8001cec:	40010800 	.word	0x40010800
 8001cf0:	08008c5c 	.word	0x08008c5c
 8001cf4:	20000206 	.word	0x20000206
 8001cf8:	40010c00 	.word	0x40010c00
 8001cfc:	08008c68 	.word	0x08008c68
 8001d00:	08008c74 	.word	0x08008c74

08001d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b094      	sub	sp, #80	; 0x50
 8001d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d0e:	2228      	movs	r2, #40	; 0x28
 8001d10:	2100      	movs	r1, #0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f004 fb6c 	bl	80063f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d18:	f107 0314 	add.w	r3, r7, #20
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001d34:	2309      	movs	r3, #9
 8001d36:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d42:	2301      	movs	r3, #1
 8001d44:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001d46:	2301      	movs	r3, #1
 8001d48:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d54:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001d58:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f002 fd3a 	bl	80047d8 <HAL_RCC_OscConfig>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001d6a:	f000 fa6d 	bl	8002248 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d6e:	230f      	movs	r3, #15
 8001d70:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d76:	2300      	movs	r3, #0
 8001d78:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d7e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d80:	2300      	movs	r3, #0
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2102      	movs	r1, #2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f002 ffa4 	bl	8004cd8 <HAL_RCC_ClockConfig>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001d96:	f000 fa57 	bl	8002248 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001da2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da4:	1d3b      	adds	r3, r7, #4
 8001da6:	4618      	mov	r0, r3
 8001da8:	f003 f932 	bl	8005010 <HAL_RCCEx_PeriphCLKConfig>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001db2:	f000 fa49 	bl	8002248 <Error_Handler>
  }
}
 8001db6:	bf00      	nop
 8001db8:	3750      	adds	r7, #80	; 0x50
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dc6:	1d3b      	adds	r3, r7, #4
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001dd0:	4b59      	ldr	r3, [pc, #356]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001dd2:	4a5a      	ldr	r2, [pc, #360]	; (8001f3c <MX_ADC1_Init+0x17c>)
 8001dd4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001dd6:	4b58      	ldr	r3, [pc, #352]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001dd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ddc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001dde:	4b56      	ldr	r3, [pc, #344]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001de4:	4b54      	ldr	r3, [pc, #336]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dea:	4b53      	ldr	r3, [pc, #332]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001dec:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001df0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001df2:	4b51      	ldr	r3, [pc, #324]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8001df8:	4b4f      	ldr	r3, [pc, #316]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001dfa:	220a      	movs	r2, #10
 8001dfc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dfe:	484e      	ldr	r0, [pc, #312]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001e00:	f000 fd4a 	bl	8002898 <HAL_ADC_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001e0a:	f000 fa1d 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001e0e:	2310      	movs	r3, #16
 8001e10:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e12:	2301      	movs	r3, #1
 8001e14:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001e16:	2307      	movs	r3, #7
 8001e18:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4846      	ldr	r0, [pc, #280]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001e20:	f000 ff0c 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001e2a:	f000 fa0d 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001e32:	2302      	movs	r3, #2
 8001e34:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001e36:	2303      	movs	r3, #3
 8001e38:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	483e      	ldr	r0, [pc, #248]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001e40:	f000 fefc 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001e4a:	f000 f9fd 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001e52:	2303      	movs	r3, #3
 8001e54:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4837      	ldr	r0, [pc, #220]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001e5c:	f000 feee 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001e66:	f000 f9ef 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001e6e:	2304      	movs	r3, #4
 8001e70:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	4619      	mov	r1, r3
 8001e76:	4830      	ldr	r0, [pc, #192]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001e78:	f000 fee0 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001e82:	f000 f9e1 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001e86:	2304      	movs	r3, #4
 8001e88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001e8a:	2305      	movs	r3, #5
 8001e8c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	4619      	mov	r1, r3
 8001e92:	4829      	ldr	r0, [pc, #164]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001e94:	f000 fed2 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001e9e:	f000 f9d3 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001ea2:	2305      	movs	r3, #5
 8001ea4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001ea6:	2306      	movs	r3, #6
 8001ea8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	4619      	mov	r1, r3
 8001eae:	4822      	ldr	r0, [pc, #136]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001eb0:	f000 fec4 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001eba:	f000 f9c5 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001ebe:	2306      	movs	r3, #6
 8001ec0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001ec2:	2307      	movs	r3, #7
 8001ec4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	4619      	mov	r1, r3
 8001eca:	481b      	ldr	r0, [pc, #108]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001ecc:	f000 feb6 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8001ed6:	f000 f9b7 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001eda:	2307      	movs	r3, #7
 8001edc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001ede:	2308      	movs	r3, #8
 8001ee0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ee2:	1d3b      	adds	r3, r7, #4
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4814      	ldr	r0, [pc, #80]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001ee8:	f000 fea8 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8001ef2:	f000 f9a9 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001ef6:	2308      	movs	r3, #8
 8001ef8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001efa:	2309      	movs	r3, #9
 8001efc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	4619      	mov	r1, r3
 8001f02:	480d      	ldr	r0, [pc, #52]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001f04:	f000 fe9a 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8001f0e:	f000 f99b 	bl	8002248 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001f12:	2309      	movs	r3, #9
 8001f14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001f16:	230a      	movs	r3, #10
 8001f18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4806      	ldr	r0, [pc, #24]	; (8001f38 <MX_ADC1_Init+0x178>)
 8001f20:	f000 fe8c 	bl	8002c3c <HAL_ADC_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8001f2a:	f000 f98d 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f2e:	bf00      	nop
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000364 	.word	0x20000364
 8001f3c:	40012400 	.word	0x40012400

08001f40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f44:	4b13      	ldr	r3, [pc, #76]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f46:	4a14      	ldr	r2, [pc, #80]	; (8001f98 <MX_I2C1_Init+0x58>)
 8001f48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001f4a:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f4c:	4a13      	ldr	r2, [pc, #76]	; (8001f9c <MX_I2C1_Init+0x5c>)
 8001f4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8001f50:	4b10      	ldr	r3, [pc, #64]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f56:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f58:	4b0e      	ldr	r3, [pc, #56]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f64:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f66:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f6c:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f72:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f78:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f7e:	4805      	ldr	r0, [pc, #20]	; (8001f94 <MX_I2C1_Init+0x54>)
 8001f80:	f001 fe60 	bl	8003c44 <HAL_I2C_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001f8a:	f000 f95d 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000304 	.word	0x20000304
 8001f98:	40005400 	.word	0x40005400
 8001f9c:	00061a80 	.word	0x00061a80

08001fa0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	; 0x28
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa6:	f107 0320 	add.w	r3, r7, #32
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
 8001fba:	60da      	str	r2, [r3, #12]
 8001fbc:	611a      	str	r2, [r3, #16]
 8001fbe:	615a      	str	r2, [r3, #20]
 8001fc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fc2:	4b22      	ldr	r3, [pc, #136]	; (800204c <MX_TIM4_Init+0xac>)
 8001fc4:	4a22      	ldr	r2, [pc, #136]	; (8002050 <MX_TIM4_Init+0xb0>)
 8001fc6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001fc8:	4b20      	ldr	r3, [pc, #128]	; (800204c <MX_TIM4_Init+0xac>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fce:	4b1f      	ldr	r3, [pc, #124]	; (800204c <MX_TIM4_Init+0xac>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fd4:	4b1d      	ldr	r3, [pc, #116]	; (800204c <MX_TIM4_Init+0xac>)
 8001fd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fda:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	; (800204c <MX_TIM4_Init+0xac>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe2:	4b1a      	ldr	r3, [pc, #104]	; (800204c <MX_TIM4_Init+0xac>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001fe8:	4818      	ldr	r0, [pc, #96]	; (800204c <MX_TIM4_Init+0xac>)
 8001fea:	f003 f983 	bl	80052f4 <HAL_TIM_PWM_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001ff4:	f000 f928 	bl	8002248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002000:	f107 0320 	add.w	r3, r7, #32
 8002004:	4619      	mov	r1, r3
 8002006:	4811      	ldr	r0, [pc, #68]	; (800204c <MX_TIM4_Init+0xac>)
 8002008:	f003 fc6c 	bl	80058e4 <HAL_TIMEx_MasterConfigSynchronization>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002012:	f000 f919 	bl	8002248 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002016:	2360      	movs	r3, #96	; 0x60
 8002018:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	2208      	movs	r2, #8
 800202a:	4619      	mov	r1, r3
 800202c:	4807      	ldr	r0, [pc, #28]	; (800204c <MX_TIM4_Init+0xac>)
 800202e:	f003 f9b1 	bl	8005394 <HAL_TIM_PWM_ConfigChannel>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002038:	f000 f906 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800203c:	4803      	ldr	r0, [pc, #12]	; (800204c <MX_TIM4_Init+0xac>)
 800203e:	f000 fa15 	bl	800246c <HAL_TIM_MspPostInit>

}
 8002042:	bf00      	nop
 8002044:	3728      	adds	r7, #40	; 0x28
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000278 	.word	0x20000278
 8002050:	40000800 	.word	0x40000800

08002054 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002058:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 800205a:	4a12      	ldr	r2, [pc, #72]	; (80020a4 <MX_USART1_UART_Init+0x50>)
 800205c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 8002060:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002064:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 800207a:	220c      	movs	r2, #12
 800207c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207e:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <MX_USART1_UART_Init+0x4c>)
 800208c:	f003 fc88 	bl	80059a0 <HAL_UART_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002096:	f000 f8d7 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000398 	.word	0x20000398
 80020a4:	40013800 	.word	0x40013800

080020a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80020ac:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020ae:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <MX_USART3_UART_Init+0x50>)
 80020b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020ba:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020c6:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020cc:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020ce:	220c      	movs	r2, #12
 80020d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020de:	4805      	ldr	r0, [pc, #20]	; (80020f4 <MX_USART3_UART_Init+0x4c>)
 80020e0:	f003 fc5e 	bl	80059a0 <HAL_UART_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80020ea:	f000 f8ad 	bl	8002248 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200002c0 	.word	0x200002c0
 80020f8:	40004800 	.word	0x40004800

080020fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002102:	4a0c      	ldr	r2, [pc, #48]	; (8002134 <MX_DMA_Init+0x38>)
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <MX_DMA_Init+0x38>)
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	6153      	str	r3, [r2, #20]
 800210e:	4b09      	ldr	r3, [pc, #36]	; (8002134 <MX_DMA_Init+0x38>)
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 12, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	210c      	movs	r1, #12
 800211e:	200b      	movs	r0, #11
 8002120:	f001 f907 	bl	8003332 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002124:	200b      	movs	r0, #11
 8002126:	f001 f920 	bl	800336a <HAL_NVIC_EnableIRQ>

}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000

08002138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
 800214a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800214c:	4a3a      	ldr	r2, [pc, #232]	; (8002238 <MX_GPIO_Init+0x100>)
 800214e:	4b3a      	ldr	r3, [pc, #232]	; (8002238 <MX_GPIO_Init+0x100>)
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	f043 0310 	orr.w	r3, r3, #16
 8002156:	6193      	str	r3, [r2, #24]
 8002158:	4b37      	ldr	r3, [pc, #220]	; (8002238 <MX_GPIO_Init+0x100>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002164:	4a34      	ldr	r2, [pc, #208]	; (8002238 <MX_GPIO_Init+0x100>)
 8002166:	4b34      	ldr	r3, [pc, #208]	; (8002238 <MX_GPIO_Init+0x100>)
 8002168:	699b      	ldr	r3, [r3, #24]
 800216a:	f043 0320 	orr.w	r3, r3, #32
 800216e:	6193      	str	r3, [r2, #24]
 8002170:	4b31      	ldr	r3, [pc, #196]	; (8002238 <MX_GPIO_Init+0x100>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	f003 0320 	and.w	r3, r3, #32
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800217c:	4a2e      	ldr	r2, [pc, #184]	; (8002238 <MX_GPIO_Init+0x100>)
 800217e:	4b2e      	ldr	r3, [pc, #184]	; (8002238 <MX_GPIO_Init+0x100>)
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	f043 0304 	orr.w	r3, r3, #4
 8002186:	6193      	str	r3, [r2, #24]
 8002188:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <MX_GPIO_Init+0x100>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002194:	4a28      	ldr	r2, [pc, #160]	; (8002238 <MX_GPIO_Init+0x100>)
 8002196:	4b28      	ldr	r3, [pc, #160]	; (8002238 <MX_GPIO_Init+0x100>)
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	f043 0308 	orr.w	r3, r3, #8
 800219e:	6193      	str	r3, [r2, #24]
 80021a0:	4b25      	ldr	r3, [pc, #148]	; (8002238 <MX_GPIO_Init+0x100>)
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	603b      	str	r3, [r7, #0]
 80021aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _12V_SEL_Pin|MAIN_SW_Pin|RPI_OFF_Pin|PWR_LED_Pin
 80021ac:	2200      	movs	r2, #0
 80021ae:	f246 210c 	movw	r1, #25100	; 0x620c
 80021b2:	4822      	ldr	r0, [pc, #136]	; (800223c <MX_GPIO_Init+0x104>)
 80021b4:	f001 fd15 	bl	8003be2 <HAL_GPIO_WritePin>
                          |LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TP2_Pin|PS_ONOFF_Pin|_5V_SEL_Pin|STAT_LED_Pin, GPIO_PIN_RESET);
 80021b8:	2200      	movs	r2, #0
 80021ba:	f44f 4119 	mov.w	r1, #39168	; 0x9900
 80021be:	4820      	ldr	r0, [pc, #128]	; (8002240 <MX_GPIO_Init+0x108>)
 80021c0:	f001 fd0f 	bl	8003be2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80021c4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80021c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ca:	2303      	movs	r3, #3
 80021cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ce:	f107 0310 	add.w	r3, r7, #16
 80021d2:	4619      	mov	r1, r3
 80021d4:	481b      	ldr	r0, [pc, #108]	; (8002244 <MX_GPIO_Init+0x10c>)
 80021d6:	f001 fb93 	bl	8003900 <HAL_GPIO_Init>

  /*Configure GPIO pins : _12V_SEL_Pin MAIN_SW_Pin RPI_OFF_Pin PWR_LED_Pin
                           LED1_Pin */
  GPIO_InitStruct.Pin = _12V_SEL_Pin|MAIN_SW_Pin|RPI_OFF_Pin|PWR_LED_Pin
 80021da:	f246 230c 	movw	r3, #25100	; 0x620c
 80021de:	613b      	str	r3, [r7, #16]
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e0:	2301      	movs	r3, #1
 80021e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	2302      	movs	r3, #2
 80021ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ec:	f107 0310 	add.w	r3, r7, #16
 80021f0:	4619      	mov	r1, r3
 80021f2:	4812      	ldr	r0, [pc, #72]	; (800223c <MX_GPIO_Init+0x104>)
 80021f4:	f001 fb84 	bl	8003900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PS_PG_Pin RPI_FB_Pin But_ONOFF_Pin SMBALERT_Pin */
  GPIO_InitStruct.Pin = PS_PG_Pin|RPI_FB_Pin|But_ONOFF_Pin|SMBALERT_Pin;
 80021f8:	f249 0330 	movw	r3, #36912	; 0x9030
 80021fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 0310 	add.w	r3, r7, #16
 800220a:	4619      	mov	r1, r3
 800220c:	480b      	ldr	r0, [pc, #44]	; (800223c <MX_GPIO_Init+0x104>)
 800220e:	f001 fb77 	bl	8003900 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP2_Pin PS_ONOFF_Pin _5V_SEL_Pin STAT_LED_Pin */
  GPIO_InitStruct.Pin = TP2_Pin|PS_ONOFF_Pin|_5V_SEL_Pin|STAT_LED_Pin;
 8002212:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 8002216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002218:	2301      	movs	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2302      	movs	r3, #2
 8002222:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	4619      	mov	r1, r3
 800222a:	4805      	ldr	r0, [pc, #20]	; (8002240 <MX_GPIO_Init+0x108>)
 800222c:	f001 fb68 	bl	8003900 <HAL_GPIO_Init>

}
 8002230:	bf00      	nop
 8002232:	3720      	adds	r7, #32
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40021000 	.word	0x40021000
 800223c:	40010c00 	.word	0x40010c00
 8002240:	40010800 	.word	0x40010800
 8002244:	40011000 	.word	0x40011000

08002248 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800224c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800224e:	e7fe      	b.n	800224e <Error_Handler+0x6>

08002250 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002256:	4a15      	ldr	r2, [pc, #84]	; (80022ac <HAL_MspInit+0x5c>)
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <HAL_MspInit+0x5c>)
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	6193      	str	r3, [r2, #24]
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_MspInit+0x5c>)
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800226e:	4a0f      	ldr	r2, [pc, #60]	; (80022ac <HAL_MspInit+0x5c>)
 8002270:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <HAL_MspInit+0x5c>)
 8002272:	69db      	ldr	r3, [r3, #28]
 8002274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002278:	61d3      	str	r3, [r2, #28]
 800227a:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <HAL_MspInit+0x5c>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002282:	607b      	str	r3, [r7, #4]
 8002284:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <HAL_MspInit+0x60>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	4a04      	ldr	r2, [pc, #16]	; (80022b0 <HAL_MspInit+0x60>)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022a2:	bf00      	nop
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40010000 	.word	0x40010000

080022b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08a      	sub	sp, #40	; 0x28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0318 	add.w	r3, r7, #24
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a33      	ldr	r2, [pc, #204]	; (800239c <HAL_ADC_MspInit+0xe8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d15f      	bne.n	8002394 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022d4:	4a32      	ldr	r2, [pc, #200]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022d6:	4b32      	ldr	r3, [pc, #200]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022de:	6193      	str	r3, [r2, #24]
 80022e0:	4b2f      	ldr	r3, [pc, #188]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ec:	4a2c      	ldr	r2, [pc, #176]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022ee:	4b2c      	ldr	r3, [pc, #176]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	f043 0304 	orr.w	r3, r3, #4
 80022f6:	6193      	str	r3, [r2, #24]
 80022f8:	4b29      	ldr	r3, [pc, #164]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002304:	4a26      	ldr	r2, [pc, #152]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 8002306:	4b26      	ldr	r3, [pc, #152]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	f043 0308 	orr.w	r3, r3, #8
 800230e:	6193      	str	r3, [r2, #24]
 8002310:	4b23      	ldr	r3, [pc, #140]	; (80023a0 <HAL_ADC_MspInit+0xec>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = HDD_5V_CURR_Pin|HDD_12V_CURR_Pin|SYS_5V_CURR_Pin|SYS_12V_CURR_Pin
 800231c:	23fe      	movs	r3, #254	; 0xfe
 800231e:	61bb      	str	r3, [r7, #24]
                          |SYS_5V_V_Pin|SYS_12V_V_Pin|DC_12V_V_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002320:	2303      	movs	r3, #3
 8002322:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002324:	f107 0318 	add.w	r3, r7, #24
 8002328:	4619      	mov	r1, r3
 800232a:	481e      	ldr	r0, [pc, #120]	; (80023a4 <HAL_ADC_MspInit+0xf0>)
 800232c:	f001 fae8 	bl	8003900 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DC_5V_V_Pin|PS_5V_stb_V_Pin;
 8002330:	2303      	movs	r3, #3
 8002332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002334:	2303      	movs	r3, #3
 8002336:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002338:	f107 0318 	add.w	r3, r7, #24
 800233c:	4619      	mov	r1, r3
 800233e:	481a      	ldr	r0, [pc, #104]	; (80023a8 <HAL_ADC_MspInit+0xf4>)
 8002340:	f001 fade 	bl	8003900 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002344:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 8002346:	4a1a      	ldr	r2, [pc, #104]	; (80023b0 <HAL_ADC_MspInit+0xfc>)
 8002348:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800234a:	4b18      	ldr	r3, [pc, #96]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 800234c:	2200      	movs	r2, #0
 800234e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002350:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 8002358:	2280      	movs	r2, #128	; 0x80
 800235a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800235c:	4b13      	ldr	r3, [pc, #76]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 800235e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002362:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002364:	4b11      	ldr	r3, [pc, #68]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 8002366:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800236a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 800236e:	2220      	movs	r2, #32
 8002370:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002372:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 8002374:	2200      	movs	r2, #0
 8002376:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002378:	480c      	ldr	r0, [pc, #48]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 800237a:	f001 f811 	bl	80033a0 <HAL_DMA_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8002384:	f7ff ff60 	bl	8002248 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a08      	ldr	r2, [pc, #32]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 800238c:	621a      	str	r2, [r3, #32]
 800238e:	4a07      	ldr	r2, [pc, #28]	; (80023ac <HAL_ADC_MspInit+0xf8>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002394:	bf00      	nop
 8002396:	3728      	adds	r7, #40	; 0x28
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40012400 	.word	0x40012400
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40010800 	.word	0x40010800
 80023a8:	40010c00 	.word	0x40010c00
 80023ac:	200003f4 	.word	0x200003f4
 80023b0:	40020008 	.word	0x40020008

080023b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b088      	sub	sp, #32
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023bc:	f107 0310 	add.w	r3, r7, #16
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a15      	ldr	r2, [pc, #84]	; (8002424 <HAL_I2C_MspInit+0x70>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d123      	bne.n	800241c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d4:	4a14      	ldr	r2, [pc, #80]	; (8002428 <HAL_I2C_MspInit+0x74>)
 80023d6:	4b14      	ldr	r3, [pc, #80]	; (8002428 <HAL_I2C_MspInit+0x74>)
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	f043 0308 	orr.w	r3, r3, #8
 80023de:	6193      	str	r3, [r2, #24]
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <HAL_I2C_MspInit+0x74>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f003 0308 	and.w	r3, r3, #8
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023ec:	23c0      	movs	r3, #192	; 0xc0
 80023ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023f0:	2312      	movs	r3, #18
 80023f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023f4:	2303      	movs	r3, #3
 80023f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023f8:	f107 0310 	add.w	r3, r7, #16
 80023fc:	4619      	mov	r1, r3
 80023fe:	480b      	ldr	r0, [pc, #44]	; (800242c <HAL_I2C_MspInit+0x78>)
 8002400:	f001 fa7e 	bl	8003900 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002404:	4a08      	ldr	r2, [pc, #32]	; (8002428 <HAL_I2C_MspInit+0x74>)
 8002406:	4b08      	ldr	r3, [pc, #32]	; (8002428 <HAL_I2C_MspInit+0x74>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800240e:	61d3      	str	r3, [r2, #28]
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <HAL_I2C_MspInit+0x74>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800241c:	bf00      	nop
 800241e:	3720      	adds	r7, #32
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40005400 	.word	0x40005400
 8002428:	40021000 	.word	0x40021000
 800242c:	40010c00 	.word	0x40010c00

08002430 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a09      	ldr	r2, [pc, #36]	; (8002464 <HAL_TIM_PWM_MspInit+0x34>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d10b      	bne.n	800245a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002442:	4a09      	ldr	r2, [pc, #36]	; (8002468 <HAL_TIM_PWM_MspInit+0x38>)
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <HAL_TIM_PWM_MspInit+0x38>)
 8002446:	69db      	ldr	r3, [r3, #28]
 8002448:	f043 0304 	orr.w	r3, r3, #4
 800244c:	61d3      	str	r3, [r2, #28]
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <HAL_TIM_PWM_MspInit+0x38>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	f003 0304 	and.w	r3, r3, #4
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800245a:	bf00      	nop
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	40000800 	.word	0x40000800
 8002468:	40021000 	.word	0x40021000

0800246c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b088      	sub	sp, #32
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 0310 	add.w	r3, r7, #16
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a10      	ldr	r2, [pc, #64]	; (80024c8 <HAL_TIM_MspPostInit+0x5c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d118      	bne.n	80024be <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248c:	4a0f      	ldr	r2, [pc, #60]	; (80024cc <HAL_TIM_MspPostInit+0x60>)
 800248e:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <HAL_TIM_MspPostInit+0x60>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f043 0308 	orr.w	r3, r3, #8
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <HAL_TIM_MspPostInit+0x60>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f003 0308 	and.w	r3, r3, #8
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = Buzz_Pin;
 80024a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024aa:	2302      	movs	r3, #2
 80024ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ae:	2302      	movs	r3, #2
 80024b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzz_GPIO_Port, &GPIO_InitStruct);
 80024b2:	f107 0310 	add.w	r3, r7, #16
 80024b6:	4619      	mov	r1, r3
 80024b8:	4805      	ldr	r0, [pc, #20]	; (80024d0 <HAL_TIM_MspPostInit+0x64>)
 80024ba:	f001 fa21 	bl	8003900 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80024be:	bf00      	nop
 80024c0:	3720      	adds	r7, #32
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40000800 	.word	0x40000800
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40010c00 	.word	0x40010c00

080024d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	; 0x28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024dc:	f107 0318 	add.w	r3, r7, #24
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a40      	ldr	r2, [pc, #256]	; (80025f0 <HAL_UART_MspInit+0x11c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d13a      	bne.n	800256a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024f4:	4a3f      	ldr	r2, [pc, #252]	; (80025f4 <HAL_UART_MspInit+0x120>)
 80024f6:	4b3f      	ldr	r3, [pc, #252]	; (80025f4 <HAL_UART_MspInit+0x120>)
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024fe:	6193      	str	r3, [r2, #24]
 8002500:	4b3c      	ldr	r3, [pc, #240]	; (80025f4 <HAL_UART_MspInit+0x120>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250c:	4a39      	ldr	r2, [pc, #228]	; (80025f4 <HAL_UART_MspInit+0x120>)
 800250e:	4b39      	ldr	r3, [pc, #228]	; (80025f4 <HAL_UART_MspInit+0x120>)
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	f043 0304 	orr.w	r3, r3, #4
 8002516:	6193      	str	r3, [r2, #24]
 8002518:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <HAL_UART_MspInit+0x120>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Debug_TX_Pin;
 8002524:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002528:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252a:	2302      	movs	r3, #2
 800252c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800252e:	2303      	movs	r3, #3
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Debug_TX_GPIO_Port, &GPIO_InitStruct);
 8002532:	f107 0318 	add.w	r3, r7, #24
 8002536:	4619      	mov	r1, r3
 8002538:	482f      	ldr	r0, [pc, #188]	; (80025f8 <HAL_UART_MspInit+0x124>)
 800253a:	f001 f9e1 	bl	8003900 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Debug_RX_Pin;
 800253e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002544:	2300      	movs	r3, #0
 8002546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(Debug_RX_GPIO_Port, &GPIO_InitStruct);
 800254c:	f107 0318 	add.w	r3, r7, #24
 8002550:	4619      	mov	r1, r3
 8002552:	4829      	ldr	r0, [pc, #164]	; (80025f8 <HAL_UART_MspInit+0x124>)
 8002554:	f001 f9d4 	bl	8003900 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002558:	2200      	movs	r2, #0
 800255a:	2100      	movs	r1, #0
 800255c:	2025      	movs	r0, #37	; 0x25
 800255e:	f000 fee8 	bl	8003332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002562:	2025      	movs	r0, #37	; 0x25
 8002564:	f000 ff01 	bl	800336a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002568:	e03e      	b.n	80025e8 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a23      	ldr	r2, [pc, #140]	; (80025fc <HAL_UART_MspInit+0x128>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d139      	bne.n	80025e8 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002574:	4a1f      	ldr	r2, [pc, #124]	; (80025f4 <HAL_UART_MspInit+0x120>)
 8002576:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <HAL_UART_MspInit+0x120>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800257e:	61d3      	str	r3, [r2, #28]
 8002580:	4b1c      	ldr	r3, [pc, #112]	; (80025f4 <HAL_UART_MspInit+0x120>)
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002588:	60fb      	str	r3, [r7, #12]
 800258a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800258c:	4a19      	ldr	r2, [pc, #100]	; (80025f4 <HAL_UART_MspInit+0x120>)
 800258e:	4b19      	ldr	r3, [pc, #100]	; (80025f4 <HAL_UART_MspInit+0x120>)
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	f043 0308 	orr.w	r3, r3, #8
 8002596:	6193      	str	r3, [r2, #24]
 8002598:	4b16      	ldr	r3, [pc, #88]	; (80025f4 <HAL_UART_MspInit+0x120>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RPI_TX_Pin;
 80025a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025aa:	2302      	movs	r3, #2
 80025ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025ae:	2303      	movs	r3, #3
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RPI_TX_GPIO_Port, &GPIO_InitStruct);
 80025b2:	f107 0318 	add.w	r3, r7, #24
 80025b6:	4619      	mov	r1, r3
 80025b8:	4811      	ldr	r0, [pc, #68]	; (8002600 <HAL_UART_MspInit+0x12c>)
 80025ba:	f001 f9a1 	bl	8003900 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RPI_RX_Pin;
 80025be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RPI_RX_GPIO_Port, &GPIO_InitStruct);
 80025cc:	f107 0318 	add.w	r3, r7, #24
 80025d0:	4619      	mov	r1, r3
 80025d2:	480b      	ldr	r0, [pc, #44]	; (8002600 <HAL_UART_MspInit+0x12c>)
 80025d4:	f001 f994 	bl	8003900 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80025d8:	2200      	movs	r2, #0
 80025da:	2100      	movs	r1, #0
 80025dc:	2027      	movs	r0, #39	; 0x27
 80025de:	f000 fea8 	bl	8003332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025e2:	2027      	movs	r0, #39	; 0x27
 80025e4:	f000 fec1 	bl	800336a <HAL_NVIC_EnableIRQ>
}
 80025e8:	bf00      	nop
 80025ea:	3728      	adds	r7, #40	; 0x28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40013800 	.word	0x40013800
 80025f4:	40021000 	.word	0x40021000
 80025f8:	40010800 	.word	0x40010800
 80025fc:	40004800 	.word	0x40004800
 8002600:	40010c00 	.word	0x40010c00

08002604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002608:	e7fe      	b.n	8002608 <NMI_Handler+0x4>

0800260a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800260e:	e7fe      	b.n	800260e <HardFault_Handler+0x4>

08002610 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002614:	e7fe      	b.n	8002614 <MemManage_Handler+0x4>

08002616 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800261a:	e7fe      	b.n	800261a <BusFault_Handler+0x4>

0800261c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002620:	e7fe      	b.n	8002620 <UsageFault_Handler+0x4>

08002622 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr

0800262e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800262e:	b480      	push	{r7}
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr

0800263a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800263a:	b480      	push	{r7}
 800263c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr

08002646 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800264a:	f000 f8e7 	bl	800281c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
	...

08002654 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002658:	4802      	ldr	r0, [pc, #8]	; (8002664 <DMA1_Channel1_IRQHandler+0x10>)
 800265a:	f001 f811 	bl	8003680 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	200003f4 	.word	0x200003f4

08002668 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800266c:	4802      	ldr	r0, [pc, #8]	; (8002678 <USART1_IRQHandler+0x10>)
 800266e:	f003 fa75 	bl	8005b5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000398 	.word	0x20000398

0800267c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002680:	4802      	ldr	r0, [pc, #8]	; (800268c <USART3_IRQHandler+0x10>)
 8002682:	f003 fa6b 	bl	8005b5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200002c0 	.word	0x200002c0

08002690 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002690:	b590      	push	{r4, r7, lr}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	e00a      	b.n	80026b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026a2:	68bc      	ldr	r4, [r7, #8]
 80026a4:	1c63      	adds	r3, r4, #1
 80026a6:	60bb      	str	r3, [r7, #8]
 80026a8:	f3af 8000 	nop.w
 80026ac:	4603      	mov	r3, r0
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	3301      	adds	r3, #1
 80026b6:	617b      	str	r3, [r7, #20]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	429a      	cmp	r2, r3
 80026be:	dbf0      	blt.n	80026a2 <_read+0x12>
	}

return len;
 80026c0:	687b      	ldr	r3, [r7, #4]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	371c      	adds	r7, #28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd90      	pop	{r4, r7, pc}
	...

080026cc <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80026d4:	4b11      	ldr	r3, [pc, #68]	; (800271c <_sbrk+0x50>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d102      	bne.n	80026e2 <_sbrk+0x16>
		heap_end = &end;
 80026dc:	4b0f      	ldr	r3, [pc, #60]	; (800271c <_sbrk+0x50>)
 80026de:	4a10      	ldr	r2, [pc, #64]	; (8002720 <_sbrk+0x54>)
 80026e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <_sbrk+0x50>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80026e8:	4b0c      	ldr	r3, [pc, #48]	; (800271c <_sbrk+0x50>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4413      	add	r3, r2
 80026f0:	466a      	mov	r2, sp
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d907      	bls.n	8002706 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80026f6:	f003 fe51 	bl	800639c <__errno>
 80026fa:	4602      	mov	r2, r0
 80026fc:	230c      	movs	r3, #12
 80026fe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002700:	f04f 33ff 	mov.w	r3, #4294967295
 8002704:	e006      	b.n	8002714 <_sbrk+0x48>
	}

	heap_end += incr;
 8002706:	4b05      	ldr	r3, [pc, #20]	; (800271c <_sbrk+0x50>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4413      	add	r3, r2
 800270e:	4a03      	ldr	r2, [pc, #12]	; (800271c <_sbrk+0x50>)
 8002710:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002712:	68fb      	ldr	r3, [r7, #12]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000208 	.word	0x20000208
 8002720:	20000458 	.word	0x20000458

08002724 <_close>:

int _close(int file)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	return -1;
 800272c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800274a:	605a      	str	r2, [r3, #4]
	return 0;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <_isatty>:

int _isatty(int file)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
	return 1;
 8002760:	2301      	movs	r3, #1
}
 8002762:	4618      	mov	r0, r3
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr

0800276c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
	return 0;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002788:	bf00      	nop
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002794:	4a08      	ldr	r2, [pc, #32]	; (80027b8 <HAL_Init+0x28>)
 8002796:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <HAL_Init+0x28>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f043 0310 	orr.w	r3, r3, #16
 800279e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027a0:	2003      	movs	r0, #3
 80027a2:	f000 fdbb 	bl	800331c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027a6:	2000      	movs	r0, #0
 80027a8:	f000 f808 	bl	80027bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027ac:	f7ff fd50 	bl	8002250 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40022000 	.word	0x40022000

080027bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027c4:	4b12      	ldr	r3, [pc, #72]	; (8002810 <HAL_InitTick+0x54>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_InitTick+0x58>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	4619      	mov	r1, r3
 80027ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 fdd3 	bl	8003386 <HAL_SYSTICK_Config>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e00e      	b.n	8002808 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b0f      	cmp	r3, #15
 80027ee:	d80a      	bhi.n	8002806 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027f0:	2200      	movs	r2, #0
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	f04f 30ff 	mov.w	r0, #4294967295
 80027f8:	f000 fd9b 	bl	8003332 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027fc:	4a06      	ldr	r2, [pc, #24]	; (8002818 <HAL_InitTick+0x5c>)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
 8002804:	e000      	b.n	8002808 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20000000 	.word	0x20000000
 8002814:	20000008 	.word	0x20000008
 8002818:	20000004 	.word	0x20000004

0800281c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002820:	4b05      	ldr	r3, [pc, #20]	; (8002838 <HAL_IncTick+0x1c>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4b05      	ldr	r3, [pc, #20]	; (800283c <HAL_IncTick+0x20>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4413      	add	r3, r2
 800282c:	4a03      	ldr	r2, [pc, #12]	; (800283c <HAL_IncTick+0x20>)
 800282e:	6013      	str	r3, [r2, #0]
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr
 8002838:	20000008 	.word	0x20000008
 800283c:	20000450 	.word	0x20000450

08002840 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  return uwTick;
 8002844:	4b02      	ldr	r3, [pc, #8]	; (8002850 <HAL_GetTick+0x10>)
 8002846:	681b      	ldr	r3, [r3, #0]
}
 8002848:	4618      	mov	r0, r3
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr
 8002850:	20000450 	.word	0x20000450

08002854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800285c:	f7ff fff0 	bl	8002840 <HAL_GetTick>
 8002860:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d005      	beq.n	800287a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800286e:	4b09      	ldr	r3, [pc, #36]	; (8002894 <HAL_Delay+0x40>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	4413      	add	r3, r2
 8002878:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800287a:	bf00      	nop
 800287c:	f7ff ffe0 	bl	8002840 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	1ad2      	subs	r2, r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	429a      	cmp	r2, r3
 800288a:	d3f7      	bcc.n	800287c <HAL_Delay+0x28>
  {
  }
}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	20000008 	.word	0x20000008

08002898 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e0be      	b.n	8002a38 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d109      	bne.n	80028dc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff fcec 	bl	80022b4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f000 faff 	bl	8002ee0 <ADC_ConversionStop_Disable>
 80028e2:	4603      	mov	r3, r0
 80028e4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ea:	f003 0310 	and.w	r3, r3, #16
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f040 8099 	bne.w	8002a26 <HAL_ADC_Init+0x18e>
 80028f4:	7dfb      	ldrb	r3, [r7, #23]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f040 8095 	bne.w	8002a26 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002900:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002904:	f023 0302 	bic.w	r3, r3, #2
 8002908:	f043 0202 	orr.w	r2, r3, #2
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002918:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7b1b      	ldrb	r3, [r3, #12]
 800291e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002920:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	4313      	orrs	r3, r2
 8002926:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002930:	d003      	beq.n	800293a <HAL_ADC_Init+0xa2>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d102      	bne.n	8002940 <HAL_ADC_Init+0xa8>
 800293a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800293e:	e000      	b.n	8002942 <HAL_ADC_Init+0xaa>
 8002940:	2300      	movs	r3, #0
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	7d1b      	ldrb	r3, [r3, #20]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d119      	bne.n	8002984 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	7b1b      	ldrb	r3, [r3, #12]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	3b01      	subs	r3, #1
 800295e:	035a      	lsls	r2, r3, #13
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	e00b      	b.n	8002984 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002970:	f043 0220 	orr.w	r2, r3, #32
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297c:	f043 0201 	orr.w	r2, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6812      	ldr	r2, [r2, #0]
 800298c:	6852      	ldr	r2, [r2, #4]
 800298e:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	430a      	orrs	r2, r1
 8002996:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6899      	ldr	r1, [r3, #8]
 80029a2:	4b27      	ldr	r3, [pc, #156]	; (8002a40 <HAL_ADC_Init+0x1a8>)
 80029a4:	400b      	ands	r3, r1
 80029a6:	68b9      	ldr	r1, [r7, #8]
 80029a8:	430b      	orrs	r3, r1
 80029aa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029b4:	d003      	beq.n	80029be <HAL_ADC_Init+0x126>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d104      	bne.n	80029c8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	051b      	lsls	r3, r3, #20
 80029c6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80029d2:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	430a      	orrs	r2, r1
 80029da:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	4b18      	ldr	r3, [pc, #96]	; (8002a44 <HAL_ADC_Init+0x1ac>)
 80029e4:	4013      	ands	r3, r2
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d10b      	bne.n	8002a04 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f6:	f023 0303 	bic.w	r3, r3, #3
 80029fa:	f043 0201 	orr.w	r2, r3, #1
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a02:	e018      	b.n	8002a36 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	f023 0312 	bic.w	r3, r3, #18
 8002a0c:	f043 0210 	orr.w	r2, r3, #16
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a18:	f043 0201 	orr.w	r2, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a24:	e007      	b.n	8002a36 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2a:	f043 0210 	orr.w	r2, r3, #16
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	ffe1f7fd 	.word	0xffe1f7fd
 8002a44:	ff1f0efe 	.word	0xff1f0efe

08002a48 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a64      	ldr	r2, [pc, #400]	; (8002bf0 <HAL_ADC_Start_DMA+0x1a8>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d004      	beq.n	8002a6c <HAL_ADC_Start_DMA+0x24>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a63      	ldr	r2, [pc, #396]	; (8002bf4 <HAL_ADC_Start_DMA+0x1ac>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d106      	bne.n	8002a7a <HAL_ADC_Start_DMA+0x32>
 8002a6c:	4b60      	ldr	r3, [pc, #384]	; (8002bf0 <HAL_ADC_Start_DMA+0x1a8>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f040 80b3 	bne.w	8002be0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d101      	bne.n	8002a88 <HAL_ADC_Start_DMA+0x40>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e0ae      	b.n	8002be6 <HAL_ADC_Start_DMA+0x19e>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 f9cb 	bl	8002e2c <ADC_Enable>
 8002a96:	4603      	mov	r3, r0
 8002a98:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a9a:	7dfb      	ldrb	r3, [r7, #23]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f040 809a 	bne.w	8002bd6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002aaa:	f023 0301 	bic.w	r3, r3, #1
 8002aae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a4e      	ldr	r2, [pc, #312]	; (8002bf4 <HAL_ADC_Start_DMA+0x1ac>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d105      	bne.n	8002acc <HAL_ADC_Start_DMA+0x84>
 8002ac0:	4b4b      	ldr	r3, [pc, #300]	; (8002bf0 <HAL_ADC_Start_DMA+0x1a8>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d115      	bne.n	8002af8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d026      	beq.n	8002b34 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002aee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002af6:	e01d      	b.n	8002b34 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a39      	ldr	r2, [pc, #228]	; (8002bf0 <HAL_ADC_Start_DMA+0x1a8>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d004      	beq.n	8002b18 <HAL_ADC_Start_DMA+0xd0>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a38      	ldr	r2, [pc, #224]	; (8002bf4 <HAL_ADC_Start_DMA+0x1ac>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d10d      	bne.n	8002b34 <HAL_ADC_Start_DMA+0xec>
 8002b18:	4b35      	ldr	r3, [pc, #212]	; (8002bf0 <HAL_ADC_Start_DMA+0x1a8>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d007      	beq.n	8002b34 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b2c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d006      	beq.n	8002b4e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	f023 0206 	bic.w	r2, r3, #6
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b4c:	e002      	b.n	8002b54 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	4a25      	ldr	r2, [pc, #148]	; (8002bf8 <HAL_ADC_Start_DMA+0x1b0>)
 8002b62:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	4a24      	ldr	r2, [pc, #144]	; (8002bfc <HAL_ADC_Start_DMA+0x1b4>)
 8002b6a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4a23      	ldr	r2, [pc, #140]	; (8002c00 <HAL_ADC_Start_DMA+0x1b8>)
 8002b72:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f06f 0202 	mvn.w	r2, #2
 8002b7c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	6892      	ldr	r2, [r2, #8]
 8002b88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b8c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6a18      	ldr	r0, [r3, #32]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	334c      	adds	r3, #76	; 0x4c
 8002b98:	4619      	mov	r1, r3
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f000 fc59 	bl	8003454 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002bac:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002bb0:	d108      	bne.n	8002bc4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	6892      	ldr	r2, [r2, #8]
 8002bbc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002bc0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002bc2:	e00f      	b.n	8002be4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	6892      	ldr	r2, [r2, #8]
 8002bce:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002bd2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002bd4:	e006      	b.n	8002be4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002bde:	e001      	b.n	8002be4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40012400 	.word	0x40012400
 8002bf4:	40012800 	.word	0x40012800
 8002bf8:	08002f63 	.word	0x08002f63
 8002bfc:	08002fdf 	.word	0x08002fdf
 8002c00:	08002ffb 	.word	0x08002ffb

08002c04 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr

08002c16 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c1e:	bf00      	nop
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr
	...

08002c3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002c3c:	b490      	push	{r4, r7}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c46:	2300      	movs	r3, #0
 8002c48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d101      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x20>
 8002c58:	2302      	movs	r3, #2
 8002c5a:	e0dc      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x1da>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b06      	cmp	r3, #6
 8002c6a:	d81c      	bhi.n	8002ca6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6819      	ldr	r1, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	3b05      	subs	r3, #5
 8002c82:	221f      	movs	r2, #31
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	4018      	ands	r0, r3
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681c      	ldr	r4, [r3, #0]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	3b05      	subs	r3, #5
 8002c9c:	fa04 f303 	lsl.w	r3, r4, r3
 8002ca0:	4303      	orrs	r3, r0
 8002ca2:	634b      	str	r3, [r1, #52]	; 0x34
 8002ca4:	e03c      	b.n	8002d20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b0c      	cmp	r3, #12
 8002cac:	d81c      	bhi.n	8002ce8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6819      	ldr	r1, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	3b23      	subs	r3, #35	; 0x23
 8002cc4:	221f      	movs	r2, #31
 8002cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cca:	43db      	mvns	r3, r3
 8002ccc:	4018      	ands	r0, r3
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681c      	ldr	r4, [r3, #0]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	3b23      	subs	r3, #35	; 0x23
 8002cde:	fa04 f303 	lsl.w	r3, r4, r3
 8002ce2:	4303      	orrs	r3, r0
 8002ce4:	630b      	str	r3, [r1, #48]	; 0x30
 8002ce6:	e01b      	b.n	8002d20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6819      	ldr	r1, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3b41      	subs	r3, #65	; 0x41
 8002cfe:	221f      	movs	r2, #31
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	4018      	ands	r0, r3
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681c      	ldr	r4, [r3, #0]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	3b41      	subs	r3, #65	; 0x41
 8002d18:	fa04 f303 	lsl.w	r3, r4, r3
 8002d1c:	4303      	orrs	r3, r0
 8002d1e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2b09      	cmp	r3, #9
 8002d26:	d91c      	bls.n	8002d62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6819      	ldr	r1, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68d8      	ldr	r0, [r3, #12]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	4613      	mov	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3b1e      	subs	r3, #30
 8002d3e:	2207      	movs	r2, #7
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	4018      	ands	r0, r3
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	689c      	ldr	r4, [r3, #8]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	3b1e      	subs	r3, #30
 8002d58:	fa04 f303 	lsl.w	r3, r4, r3
 8002d5c:	4303      	orrs	r3, r0
 8002d5e:	60cb      	str	r3, [r1, #12]
 8002d60:	e019      	b.n	8002d96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6819      	ldr	r1, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6918      	ldr	r0, [r3, #16]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	4613      	mov	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	2207      	movs	r2, #7
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	4018      	ands	r0, r3
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	689c      	ldr	r4, [r3, #8]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	4413      	add	r3, r2
 8002d8e:	fa04 f303 	lsl.w	r3, r4, r3
 8002d92:	4303      	orrs	r3, r0
 8002d94:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2b10      	cmp	r3, #16
 8002d9c:	d003      	beq.n	8002da6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002da2:	2b11      	cmp	r3, #17
 8002da4:	d132      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1d      	ldr	r2, [pc, #116]	; (8002e20 <HAL_ADC_ConfigChannel+0x1e4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d125      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d126      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6812      	ldr	r2, [r2, #0]
 8002dc6:	6892      	ldr	r2, [r2, #8]
 8002dc8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002dcc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2b10      	cmp	r3, #16
 8002dd4:	d11a      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dd6:	4b13      	ldr	r3, [pc, #76]	; (8002e24 <HAL_ADC_ConfigChannel+0x1e8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a13      	ldr	r2, [pc, #76]	; (8002e28 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8002de0:	0c9a      	lsrs	r2, r3, #18
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dec:	e002      	b.n	8002df4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	3b01      	subs	r3, #1
 8002df2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f9      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x1b2>
 8002dfa:	e007      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e00:	f043 0220 	orr.w	r2, r3, #32
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc90      	pop	{r4, r7}
 8002e1e:	4770      	bx	lr
 8002e20:	40012400 	.word	0x40012400
 8002e24:	20000000 	.word	0x20000000
 8002e28:	431bde83 	.word	0x431bde83

08002e2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d040      	beq.n	8002ecc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	6892      	ldr	r2, [r2, #8]
 8002e54:	f042 0201 	orr.w	r2, r2, #1
 8002e58:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e5a:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <ADC_Enable+0xac>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a1f      	ldr	r2, [pc, #124]	; (8002edc <ADC_Enable+0xb0>)
 8002e60:	fba2 2303 	umull	r2, r3, r2, r3
 8002e64:	0c9b      	lsrs	r3, r3, #18
 8002e66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e68:	e002      	b.n	8002e70 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1f9      	bne.n	8002e6a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e76:	f7ff fce3 	bl	8002840 <HAL_GetTick>
 8002e7a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e7c:	e01f      	b.n	8002ebe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e7e:	f7ff fcdf 	bl	8002840 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d918      	bls.n	8002ebe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d011      	beq.n	8002ebe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	f043 0210 	orr.w	r2, r3, #16
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eaa:	f043 0201 	orr.w	r2, r3, #1
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e007      	b.n	8002ece <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d1d8      	bne.n	8002e7e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3710      	adds	r7, #16
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20000000 	.word	0x20000000
 8002edc:	431bde83 	.word	0x431bde83

08002ee0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d12e      	bne.n	8002f58 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6812      	ldr	r2, [r2, #0]
 8002f02:	6892      	ldr	r2, [r2, #8]
 8002f04:	f022 0201 	bic.w	r2, r2, #1
 8002f08:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f0a:	f7ff fc99 	bl	8002840 <HAL_GetTick>
 8002f0e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f10:	e01b      	b.n	8002f4a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f12:	f7ff fc95 	bl	8002840 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d914      	bls.n	8002f4a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d10d      	bne.n	8002f4a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f32:	f043 0210 	orr.w	r2, r3, #16
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3e:	f043 0201 	orr.w	r2, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e007      	b.n	8002f5a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d0dc      	beq.n	8002f12 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b084      	sub	sp, #16
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d127      	bne.n	8002fcc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f80:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002f92:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002f96:	d115      	bne.n	8002fc4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d111      	bne.n	8002fc4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d105      	bne.n	8002fc4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbc:	f043 0201 	orr.w	r2, r3, #1
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f7ff fe1d 	bl	8002c04 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002fca:	e004      	b.n	8002fd6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	4798      	blx	r3
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b084      	sub	sp, #16
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fea:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f7ff fe12 	bl	8002c16 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b084      	sub	sp, #16
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003018:	f043 0204 	orr.w	r2, r3, #4
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f7ff fe01 	bl	8002c28 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003026:	bf00      	nop
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003030:	b590      	push	{r4, r7, lr}
 8003032:	b087      	sub	sp, #28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003038:	2300      	movs	r3, #0
 800303a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_ADCEx_Calibration_Start+0x1e>
 800304a:	2302      	movs	r3, #2
 800304c:	e095      	b.n	800317a <HAL_ADCEx_Calibration_Start+0x14a>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff ff42 	bl	8002ee0 <ADC_ConversionStop_Disable>
 800305c:	4603      	mov	r3, r0
 800305e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003060:	7dfb      	ldrb	r3, [r7, #23]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f040 8084 	bne.w	8003170 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003070:	f023 0302 	bic.w	r3, r3, #2
 8003074:	f043 0202 	orr.w	r2, r3, #2
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800307c:	4b41      	ldr	r3, [pc, #260]	; (8003184 <HAL_ADCEx_Calibration_Start+0x154>)
 800307e:	681c      	ldr	r4, [r3, #0]
 8003080:	2002      	movs	r0, #2
 8003082:	f002 f87b 	bl	800517c <HAL_RCCEx_GetPeriphCLKFreq>
 8003086:	4603      	mov	r3, r0
 8003088:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800308c:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800308e:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003090:	e002      	b.n	8003098 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	3b01      	subs	r3, #1
 8003096:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f9      	bne.n	8003092 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff fec4 	bl	8002e2c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	6812      	ldr	r2, [r2, #0]
 80030ac:	6892      	ldr	r2, [r2, #8]
 80030ae:	f042 0208 	orr.w	r2, r2, #8
 80030b2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80030b4:	f7ff fbc4 	bl	8002840 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80030ba:	e01b      	b.n	80030f4 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80030bc:	f7ff fbc0 	bl	8002840 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b0a      	cmp	r3, #10
 80030c8:	d914      	bls.n	80030f4 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00d      	beq.n	80030f4 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	f023 0312 	bic.w	r3, r3, #18
 80030e0:	f043 0210 	orr.w	r2, r3, #16
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e042      	b.n	800317a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1dc      	bne.n	80030bc <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	6892      	ldr	r2, [r2, #8]
 800310c:	f042 0204 	orr.w	r2, r2, #4
 8003110:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003112:	f7ff fb95 	bl	8002840 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003118:	e01b      	b.n	8003152 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800311a:	f7ff fb91 	bl	8002840 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b0a      	cmp	r3, #10
 8003126:	d914      	bls.n	8003152 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00d      	beq.n	8003152 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313a:	f023 0312 	bic.w	r3, r3, #18
 800313e:	f043 0210 	orr.w	r2, r3, #16
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e013      	b.n	800317a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1dc      	bne.n	800311a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003164:	f023 0303 	bic.w	r3, r3, #3
 8003168:	f043 0201 	orr.w	r2, r3, #1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003178:	7dfb      	ldrb	r3, [r7, #23]
}
 800317a:	4618      	mov	r0, r3
 800317c:	371c      	adds	r7, #28
 800317e:	46bd      	mov	sp, r7
 8003180:	bd90      	pop	{r4, r7, pc}
 8003182:	bf00      	nop
 8003184:	20000000 	.word	0x20000000

08003188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003198:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a4:	4013      	ands	r3, r2
 80031a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ba:	4a04      	ldr	r2, [pc, #16]	; (80031cc <__NVIC_SetPriorityGrouping+0x44>)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	60d3      	str	r3, [r2, #12]
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d4:	4b04      	ldr	r3, [pc, #16]	; (80031e8 <__NVIC_GetPriorityGrouping+0x18>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	0a1b      	lsrs	r3, r3, #8
 80031da:	f003 0307 	and.w	r3, r3, #7
}
 80031de:	4618      	mov	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	db0b      	blt.n	8003216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031fe:	4908      	ldr	r1, [pc, #32]	; (8003220 <__NVIC_EnableIRQ+0x34>)
 8003200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003204:	095b      	lsrs	r3, r3, #5
 8003206:	79fa      	ldrb	r2, [r7, #7]
 8003208:	f002 021f 	and.w	r2, r2, #31
 800320c:	2001      	movs	r0, #1
 800320e:	fa00 f202 	lsl.w	r2, r0, r2
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	bc80      	pop	{r7}
 800321e:	4770      	bx	lr
 8003220:	e000e100 	.word	0xe000e100

08003224 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	6039      	str	r1, [r7, #0]
 800322e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003234:	2b00      	cmp	r3, #0
 8003236:	db0a      	blt.n	800324e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003238:	490d      	ldr	r1, [pc, #52]	; (8003270 <__NVIC_SetPriority+0x4c>)
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	683a      	ldr	r2, [r7, #0]
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	0112      	lsls	r2, r2, #4
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	440b      	add	r3, r1
 8003248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800324c:	e00a      	b.n	8003264 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800324e:	4909      	ldr	r1, [pc, #36]	; (8003274 <__NVIC_SetPriority+0x50>)
 8003250:	79fb      	ldrb	r3, [r7, #7]
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	3b04      	subs	r3, #4
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	0112      	lsls	r2, r2, #4
 800325e:	b2d2      	uxtb	r2, r2
 8003260:	440b      	add	r3, r1
 8003262:	761a      	strb	r2, [r3, #24]
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	e000e100 	.word	0xe000e100
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003278:	b480      	push	{r7}
 800327a:	b089      	sub	sp, #36	; 0x24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f1c3 0307 	rsb	r3, r3, #7
 8003292:	2b04      	cmp	r3, #4
 8003294:	bf28      	it	cs
 8003296:	2304      	movcs	r3, #4
 8003298:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	3304      	adds	r3, #4
 800329e:	2b06      	cmp	r3, #6
 80032a0:	d902      	bls.n	80032a8 <NVIC_EncodePriority+0x30>
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3b03      	subs	r3, #3
 80032a6:	e000      	b.n	80032aa <NVIC_EncodePriority+0x32>
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032ac:	2201      	movs	r2, #1
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	1e5a      	subs	r2, r3, #1
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	401a      	ands	r2, r3
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032be:	2101      	movs	r1, #1
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	fa01 f303 	lsl.w	r3, r1, r3
 80032c6:	1e59      	subs	r1, r3, #1
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032cc:	4313      	orrs	r3, r2
         );
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3724      	adds	r7, #36	; 0x24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032e8:	d301      	bcc.n	80032ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032ea:	2301      	movs	r3, #1
 80032ec:	e00f      	b.n	800330e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ee:	4a0a      	ldr	r2, [pc, #40]	; (8003318 <SysTick_Config+0x40>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032f6:	210f      	movs	r1, #15
 80032f8:	f04f 30ff 	mov.w	r0, #4294967295
 80032fc:	f7ff ff92 	bl	8003224 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003300:	4b05      	ldr	r3, [pc, #20]	; (8003318 <SysTick_Config+0x40>)
 8003302:	2200      	movs	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003306:	4b04      	ldr	r3, [pc, #16]	; (8003318 <SysTick_Config+0x40>)
 8003308:	2207      	movs	r2, #7
 800330a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	e000e010 	.word	0xe000e010

0800331c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f7ff ff2f 	bl	8003188 <__NVIC_SetPriorityGrouping>
}
 800332a:	bf00      	nop
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003332:	b580      	push	{r7, lr}
 8003334:	b086      	sub	sp, #24
 8003336:	af00      	add	r7, sp, #0
 8003338:	4603      	mov	r3, r0
 800333a:	60b9      	str	r1, [r7, #8]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003344:	f7ff ff44 	bl	80031d0 <__NVIC_GetPriorityGrouping>
 8003348:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	68b9      	ldr	r1, [r7, #8]
 800334e:	6978      	ldr	r0, [r7, #20]
 8003350:	f7ff ff92 	bl	8003278 <NVIC_EncodePriority>
 8003354:	4602      	mov	r2, r0
 8003356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800335a:	4611      	mov	r1, r2
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff ff61 	bl	8003224 <__NVIC_SetPriority>
}
 8003362:	bf00      	nop
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	4603      	mov	r3, r0
 8003372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ff37 	bl	80031ec <__NVIC_EnableIRQ>
}
 800337e:	bf00      	nop
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff ffa2 	bl	80032d8 <SysTick_Config>
 8003394:	4603      	mov	r3, r0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e043      	b.n	800343e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	4b22      	ldr	r3, [pc, #136]	; (8003448 <HAL_DMA_Init+0xa8>)
 80033be:	4413      	add	r3, r2
 80033c0:	4a22      	ldr	r2, [pc, #136]	; (800344c <HAL_DMA_Init+0xac>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	009a      	lsls	r2, r3, #2
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a1f      	ldr	r2, [pc, #124]	; (8003450 <HAL_DMA_Init+0xb0>)
 80033d2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2202      	movs	r2, #2
 80033d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80033ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80033ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80033f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3714      	adds	r7, #20
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr
 8003448:	bffdfff8 	.word	0xbffdfff8
 800344c:	cccccccd 	.word	0xcccccccd
 8003450:	40020000 	.word	0x40020000

08003454 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
 8003460:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f893 3020 	ldrb.w	r3, [r3, #32]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_DMA_Start_IT+0x20>
 8003470:	2302      	movs	r3, #2
 8003472:	e04a      	b.n	800350a <HAL_DMA_Start_IT+0xb6>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003482:	2b01      	cmp	r3, #1
 8003484:	d13a      	bne.n	80034fc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2202      	movs	r2, #2
 800348a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	f022 0201 	bic.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68b9      	ldr	r1, [r7, #8]
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f9fa 	bl	80038a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	f042 020e 	orr.w	r2, r2, #14
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	e00f      	b.n	80034ea <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	6812      	ldr	r2, [r2, #0]
 80034d4:	f022 0204 	bic.w	r2, r2, #4
 80034d8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	f042 020a 	orr.w	r2, r2, #10
 80034e8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	6812      	ldr	r2, [r2, #0]
 80034f4:	f042 0201 	orr.w	r2, r2, #1
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e005      	b.n	8003508 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003504:	2302      	movs	r3, #2
 8003506:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003508:	7dfb      	ldrb	r3, [r7, #23]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3718      	adds	r7, #24
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003512:	b480      	push	{r7}
 8003514:	b085      	sub	sp, #20
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003524:	2b02      	cmp	r3, #2
 8003526:	d008      	beq.n	800353a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2204      	movs	r2, #4
 800352c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e020      	b.n	800357c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6812      	ldr	r2, [r2, #0]
 8003542:	6812      	ldr	r2, [r2, #0]
 8003544:	f022 020e 	bic.w	r2, r2, #14
 8003548:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	6812      	ldr	r2, [r2, #0]
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	f022 0201 	bic.w	r2, r2, #1
 8003558:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003562:	2101      	movs	r1, #1
 8003564:	fa01 f202 	lsl.w	r2, r1, r2
 8003568:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800357a:	7bfb      	ldrb	r3, [r7, #15]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3714      	adds	r7, #20
 8003580:	46bd      	mov	sp, r7
 8003582:	bc80      	pop	{r7}
 8003584:	4770      	bx	lr
	...

08003588 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800359a:	2b02      	cmp	r3, #2
 800359c:	d005      	beq.n	80035aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2204      	movs	r2, #4
 80035a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	73fb      	strb	r3, [r7, #15]
 80035a8:	e057      	b.n	800365a <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6812      	ldr	r2, [r2, #0]
 80035b2:	6812      	ldr	r2, [r2, #0]
 80035b4:	f022 020e 	bic.w	r2, r2, #14
 80035b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6812      	ldr	r2, [r2, #0]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	f022 0201 	bic.w	r2, r2, #1
 80035c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80035ca:	4a26      	ldr	r2, [pc, #152]	; (8003664 <HAL_DMA_Abort_IT+0xdc>)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4619      	mov	r1, r3
 80035d2:	4b25      	ldr	r3, [pc, #148]	; (8003668 <HAL_DMA_Abort_IT+0xe0>)
 80035d4:	4299      	cmp	r1, r3
 80035d6:	d02e      	beq.n	8003636 <HAL_DMA_Abort_IT+0xae>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4619      	mov	r1, r3
 80035de:	4b23      	ldr	r3, [pc, #140]	; (800366c <HAL_DMA_Abort_IT+0xe4>)
 80035e0:	4299      	cmp	r1, r3
 80035e2:	d026      	beq.n	8003632 <HAL_DMA_Abort_IT+0xaa>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4619      	mov	r1, r3
 80035ea:	4b21      	ldr	r3, [pc, #132]	; (8003670 <HAL_DMA_Abort_IT+0xe8>)
 80035ec:	4299      	cmp	r1, r3
 80035ee:	d01d      	beq.n	800362c <HAL_DMA_Abort_IT+0xa4>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4619      	mov	r1, r3
 80035f6:	4b1f      	ldr	r3, [pc, #124]	; (8003674 <HAL_DMA_Abort_IT+0xec>)
 80035f8:	4299      	cmp	r1, r3
 80035fa:	d014      	beq.n	8003626 <HAL_DMA_Abort_IT+0x9e>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4619      	mov	r1, r3
 8003602:	4b1d      	ldr	r3, [pc, #116]	; (8003678 <HAL_DMA_Abort_IT+0xf0>)
 8003604:	4299      	cmp	r1, r3
 8003606:	d00b      	beq.n	8003620 <HAL_DMA_Abort_IT+0x98>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4619      	mov	r1, r3
 800360e:	4b1b      	ldr	r3, [pc, #108]	; (800367c <HAL_DMA_Abort_IT+0xf4>)
 8003610:	4299      	cmp	r1, r3
 8003612:	d102      	bne.n	800361a <HAL_DMA_Abort_IT+0x92>
 8003614:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003618:	e00e      	b.n	8003638 <HAL_DMA_Abort_IT+0xb0>
 800361a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800361e:	e00b      	b.n	8003638 <HAL_DMA_Abort_IT+0xb0>
 8003620:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003624:	e008      	b.n	8003638 <HAL_DMA_Abort_IT+0xb0>
 8003626:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800362a:	e005      	b.n	8003638 <HAL_DMA_Abort_IT+0xb0>
 800362c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003630:	e002      	b.n	8003638 <HAL_DMA_Abort_IT+0xb0>
 8003632:	2310      	movs	r3, #16
 8003634:	e000      	b.n	8003638 <HAL_DMA_Abort_IT+0xb0>
 8003636:	2301      	movs	r3, #1
 8003638:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	4798      	blx	r3
    } 
  }
  return status;
 800365a:	7bfb      	ldrb	r3, [r7, #15]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40020000 	.word	0x40020000
 8003668:	40020008 	.word	0x40020008
 800366c:	4002001c 	.word	0x4002001c
 8003670:	40020030 	.word	0x40020030
 8003674:	40020044 	.word	0x40020044
 8003678:	40020058 	.word	0x40020058
 800367c:	4002006c 	.word	0x4002006c

08003680 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	2204      	movs	r2, #4
 800369e:	409a      	lsls	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d055      	beq.n	8003754 <HAL_DMA_IRQHandler+0xd4>
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	f003 0304 	and.w	r3, r3, #4
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d050      	beq.n	8003754 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d107      	bne.n	80036d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	6812      	ldr	r2, [r2, #0]
 80036ca:	f022 0204 	bic.w	r2, r2, #4
 80036ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80036d0:	4a6d      	ldr	r2, [pc, #436]	; (8003888 <HAL_DMA_IRQHandler+0x208>)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4619      	mov	r1, r3
 80036d8:	4b6c      	ldr	r3, [pc, #432]	; (800388c <HAL_DMA_IRQHandler+0x20c>)
 80036da:	4299      	cmp	r1, r3
 80036dc:	d02e      	beq.n	800373c <HAL_DMA_IRQHandler+0xbc>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4619      	mov	r1, r3
 80036e4:	4b6a      	ldr	r3, [pc, #424]	; (8003890 <HAL_DMA_IRQHandler+0x210>)
 80036e6:	4299      	cmp	r1, r3
 80036e8:	d026      	beq.n	8003738 <HAL_DMA_IRQHandler+0xb8>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4619      	mov	r1, r3
 80036f0:	4b68      	ldr	r3, [pc, #416]	; (8003894 <HAL_DMA_IRQHandler+0x214>)
 80036f2:	4299      	cmp	r1, r3
 80036f4:	d01d      	beq.n	8003732 <HAL_DMA_IRQHandler+0xb2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4619      	mov	r1, r3
 80036fc:	4b66      	ldr	r3, [pc, #408]	; (8003898 <HAL_DMA_IRQHandler+0x218>)
 80036fe:	4299      	cmp	r1, r3
 8003700:	d014      	beq.n	800372c <HAL_DMA_IRQHandler+0xac>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4619      	mov	r1, r3
 8003708:	4b64      	ldr	r3, [pc, #400]	; (800389c <HAL_DMA_IRQHandler+0x21c>)
 800370a:	4299      	cmp	r1, r3
 800370c:	d00b      	beq.n	8003726 <HAL_DMA_IRQHandler+0xa6>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4619      	mov	r1, r3
 8003714:	4b62      	ldr	r3, [pc, #392]	; (80038a0 <HAL_DMA_IRQHandler+0x220>)
 8003716:	4299      	cmp	r1, r3
 8003718:	d102      	bne.n	8003720 <HAL_DMA_IRQHandler+0xa0>
 800371a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800371e:	e00e      	b.n	800373e <HAL_DMA_IRQHandler+0xbe>
 8003720:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003724:	e00b      	b.n	800373e <HAL_DMA_IRQHandler+0xbe>
 8003726:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800372a:	e008      	b.n	800373e <HAL_DMA_IRQHandler+0xbe>
 800372c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003730:	e005      	b.n	800373e <HAL_DMA_IRQHandler+0xbe>
 8003732:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003736:	e002      	b.n	800373e <HAL_DMA_IRQHandler+0xbe>
 8003738:	2340      	movs	r3, #64	; 0x40
 800373a:	e000      	b.n	800373e <HAL_DMA_IRQHandler+0xbe>
 800373c:	2304      	movs	r3, #4
 800373e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 809a 	beq.w	800387e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003752:	e094      	b.n	800387e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	2202      	movs	r2, #2
 800375a:	409a      	lsls	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d05c      	beq.n	800381e <HAL_DMA_IRQHandler+0x19e>
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d057      	beq.n	800381e <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0320 	and.w	r3, r3, #32
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10b      	bne.n	8003794 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	6812      	ldr	r2, [r2, #0]
 8003786:	f022 020a 	bic.w	r2, r2, #10
 800378a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003794:	4a3c      	ldr	r2, [pc, #240]	; (8003888 <HAL_DMA_IRQHandler+0x208>)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4619      	mov	r1, r3
 800379c:	4b3b      	ldr	r3, [pc, #236]	; (800388c <HAL_DMA_IRQHandler+0x20c>)
 800379e:	4299      	cmp	r1, r3
 80037a0:	d02e      	beq.n	8003800 <HAL_DMA_IRQHandler+0x180>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4619      	mov	r1, r3
 80037a8:	4b39      	ldr	r3, [pc, #228]	; (8003890 <HAL_DMA_IRQHandler+0x210>)
 80037aa:	4299      	cmp	r1, r3
 80037ac:	d026      	beq.n	80037fc <HAL_DMA_IRQHandler+0x17c>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4619      	mov	r1, r3
 80037b4:	4b37      	ldr	r3, [pc, #220]	; (8003894 <HAL_DMA_IRQHandler+0x214>)
 80037b6:	4299      	cmp	r1, r3
 80037b8:	d01d      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x176>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4619      	mov	r1, r3
 80037c0:	4b35      	ldr	r3, [pc, #212]	; (8003898 <HAL_DMA_IRQHandler+0x218>)
 80037c2:	4299      	cmp	r1, r3
 80037c4:	d014      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x170>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4619      	mov	r1, r3
 80037cc:	4b33      	ldr	r3, [pc, #204]	; (800389c <HAL_DMA_IRQHandler+0x21c>)
 80037ce:	4299      	cmp	r1, r3
 80037d0:	d00b      	beq.n	80037ea <HAL_DMA_IRQHandler+0x16a>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4619      	mov	r1, r3
 80037d8:	4b31      	ldr	r3, [pc, #196]	; (80038a0 <HAL_DMA_IRQHandler+0x220>)
 80037da:	4299      	cmp	r1, r3
 80037dc:	d102      	bne.n	80037e4 <HAL_DMA_IRQHandler+0x164>
 80037de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80037e2:	e00e      	b.n	8003802 <HAL_DMA_IRQHandler+0x182>
 80037e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037e8:	e00b      	b.n	8003802 <HAL_DMA_IRQHandler+0x182>
 80037ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037ee:	e008      	b.n	8003802 <HAL_DMA_IRQHandler+0x182>
 80037f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037f4:	e005      	b.n	8003802 <HAL_DMA_IRQHandler+0x182>
 80037f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037fa:	e002      	b.n	8003802 <HAL_DMA_IRQHandler+0x182>
 80037fc:	2320      	movs	r3, #32
 80037fe:	e000      	b.n	8003802 <HAL_DMA_IRQHandler+0x182>
 8003800:	2302      	movs	r3, #2
 8003802:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003810:	2b00      	cmp	r3, #0
 8003812:	d034      	beq.n	800387e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800381c:	e02f      	b.n	800387e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	2208      	movs	r2, #8
 8003824:	409a      	lsls	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	4013      	ands	r3, r2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d028      	beq.n	8003880 <HAL_DMA_IRQHandler+0x200>
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f003 0308 	and.w	r3, r3, #8
 8003834:	2b00      	cmp	r3, #0
 8003836:	d023      	beq.n	8003880 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	f022 020e 	bic.w	r2, r2, #14
 8003846:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003850:	2101      	movs	r1, #1
 8003852:	fa01 f202 	lsl.w	r2, r1, r2
 8003856:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	2b00      	cmp	r3, #0
 8003874:	d004      	beq.n	8003880 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	4798      	blx	r3
    }
  }
  return;
 800387e:	bf00      	nop
 8003880:	bf00      	nop
}
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40020000 	.word	0x40020000
 800388c:	40020008 	.word	0x40020008
 8003890:	4002001c 	.word	0x4002001c
 8003894:	40020030 	.word	0x40020030
 8003898:	40020044 	.word	0x40020044
 800389c:	40020058 	.word	0x40020058
 80038a0:	4002006c 	.word	0x4002006c

080038a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80038ba:	2101      	movs	r1, #1
 80038bc:	fa01 f202 	lsl.w	r2, r1, r2
 80038c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	2b10      	cmp	r3, #16
 80038d0:	d108      	bne.n	80038e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80038e2:	e007      	b.n	80038f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	60da      	str	r2, [r3, #12]
}
 80038f4:	bf00      	nop
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr
	...

08003900 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003900:	b480      	push	{r7}
 8003902:	b08b      	sub	sp, #44	; 0x2c
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800390a:	2300      	movs	r3, #0
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800390e:	2300      	movs	r3, #0
 8003910:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003912:	e127      	b.n	8003b64 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003914:	2201      	movs	r2, #1
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	429a      	cmp	r2, r3
 800392e:	f040 8116 	bne.w	8003b5e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b12      	cmp	r3, #18
 8003938:	d034      	beq.n	80039a4 <HAL_GPIO_Init+0xa4>
 800393a:	2b12      	cmp	r3, #18
 800393c:	d80d      	bhi.n	800395a <HAL_GPIO_Init+0x5a>
 800393e:	2b02      	cmp	r3, #2
 8003940:	d02b      	beq.n	800399a <HAL_GPIO_Init+0x9a>
 8003942:	2b02      	cmp	r3, #2
 8003944:	d804      	bhi.n	8003950 <HAL_GPIO_Init+0x50>
 8003946:	2b00      	cmp	r3, #0
 8003948:	d031      	beq.n	80039ae <HAL_GPIO_Init+0xae>
 800394a:	2b01      	cmp	r3, #1
 800394c:	d01c      	beq.n	8003988 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800394e:	e048      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003950:	2b03      	cmp	r3, #3
 8003952:	d043      	beq.n	80039dc <HAL_GPIO_Init+0xdc>
 8003954:	2b11      	cmp	r3, #17
 8003956:	d01b      	beq.n	8003990 <HAL_GPIO_Init+0x90>
          break;
 8003958:	e043      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800395a:	4a89      	ldr	r2, [pc, #548]	; (8003b80 <HAL_GPIO_Init+0x280>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d026      	beq.n	80039ae <HAL_GPIO_Init+0xae>
 8003960:	4a87      	ldr	r2, [pc, #540]	; (8003b80 <HAL_GPIO_Init+0x280>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d806      	bhi.n	8003974 <HAL_GPIO_Init+0x74>
 8003966:	4a87      	ldr	r2, [pc, #540]	; (8003b84 <HAL_GPIO_Init+0x284>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d020      	beq.n	80039ae <HAL_GPIO_Init+0xae>
 800396c:	4a86      	ldr	r2, [pc, #536]	; (8003b88 <HAL_GPIO_Init+0x288>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d01d      	beq.n	80039ae <HAL_GPIO_Init+0xae>
          break;
 8003972:	e036      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003974:	4a85      	ldr	r2, [pc, #532]	; (8003b8c <HAL_GPIO_Init+0x28c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d019      	beq.n	80039ae <HAL_GPIO_Init+0xae>
 800397a:	4a85      	ldr	r2, [pc, #532]	; (8003b90 <HAL_GPIO_Init+0x290>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d016      	beq.n	80039ae <HAL_GPIO_Init+0xae>
 8003980:	4a84      	ldr	r2, [pc, #528]	; (8003b94 <HAL_GPIO_Init+0x294>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d013      	beq.n	80039ae <HAL_GPIO_Init+0xae>
          break;
 8003986:	e02c      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	623b      	str	r3, [r7, #32]
          break;
 800398e:	e028      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	3304      	adds	r3, #4
 8003996:	623b      	str	r3, [r7, #32]
          break;
 8003998:	e023      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	3308      	adds	r3, #8
 80039a0:	623b      	str	r3, [r7, #32]
          break;
 80039a2:	e01e      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	330c      	adds	r3, #12
 80039aa:	623b      	str	r3, [r7, #32]
          break;
 80039ac:	e019      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d102      	bne.n	80039bc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039b6:	2304      	movs	r3, #4
 80039b8:	623b      	str	r3, [r7, #32]
          break;
 80039ba:	e012      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d105      	bne.n	80039d0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039c4:	2308      	movs	r3, #8
 80039c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69fa      	ldr	r2, [r7, #28]
 80039cc:	611a      	str	r2, [r3, #16]
          break;
 80039ce:	e008      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039d0:	2308      	movs	r3, #8
 80039d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69fa      	ldr	r2, [r7, #28]
 80039d8:	615a      	str	r2, [r3, #20]
          break;
 80039da:	e002      	b.n	80039e2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039dc:	2300      	movs	r3, #0
 80039de:	623b      	str	r3, [r7, #32]
          break;
 80039e0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	2bff      	cmp	r3, #255	; 0xff
 80039e6:	d801      	bhi.n	80039ec <HAL_GPIO_Init+0xec>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	e001      	b.n	80039f0 <HAL_GPIO_Init+0xf0>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3304      	adds	r3, #4
 80039f0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	2bff      	cmp	r3, #255	; 0xff
 80039f6:	d802      	bhi.n	80039fe <HAL_GPIO_Init+0xfe>
 80039f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	e002      	b.n	8003a04 <HAL_GPIO_Init+0x104>
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	3b08      	subs	r3, #8
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	210f      	movs	r1, #15
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a12:	43db      	mvns	r3, r3
 8003a14:	401a      	ands	r2, r3
 8003a16:	6a39      	ldr	r1, [r7, #32]
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8096 	beq.w	8003b5e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a32:	4a59      	ldr	r2, [pc, #356]	; (8003b98 <HAL_GPIO_Init+0x298>)
 8003a34:	4b58      	ldr	r3, [pc, #352]	; (8003b98 <HAL_GPIO_Init+0x298>)
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	6193      	str	r3, [r2, #24]
 8003a3e:	4b56      	ldr	r3, [pc, #344]	; (8003b98 <HAL_GPIO_Init+0x298>)
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	60bb      	str	r3, [r7, #8]
 8003a48:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a4a:	4a54      	ldr	r2, [pc, #336]	; (8003b9c <HAL_GPIO_Init+0x29c>)
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	089b      	lsrs	r3, r3, #2
 8003a50:	3302      	adds	r3, #2
 8003a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a56:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	220f      	movs	r2, #15
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a4b      	ldr	r2, [pc, #300]	; (8003ba0 <HAL_GPIO_Init+0x2a0>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d013      	beq.n	8003a9e <HAL_GPIO_Init+0x19e>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a4a      	ldr	r2, [pc, #296]	; (8003ba4 <HAL_GPIO_Init+0x2a4>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d00d      	beq.n	8003a9a <HAL_GPIO_Init+0x19a>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a49      	ldr	r2, [pc, #292]	; (8003ba8 <HAL_GPIO_Init+0x2a8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d007      	beq.n	8003a96 <HAL_GPIO_Init+0x196>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a48      	ldr	r2, [pc, #288]	; (8003bac <HAL_GPIO_Init+0x2ac>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d101      	bne.n	8003a92 <HAL_GPIO_Init+0x192>
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e006      	b.n	8003aa0 <HAL_GPIO_Init+0x1a0>
 8003a92:	2304      	movs	r3, #4
 8003a94:	e004      	b.n	8003aa0 <HAL_GPIO_Init+0x1a0>
 8003a96:	2302      	movs	r3, #2
 8003a98:	e002      	b.n	8003aa0 <HAL_GPIO_Init+0x1a0>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <HAL_GPIO_Init+0x1a0>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aa2:	f002 0203 	and.w	r2, r2, #3
 8003aa6:	0092      	lsls	r2, r2, #2
 8003aa8:	4093      	lsls	r3, r2
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003ab0:	493a      	ldr	r1, [pc, #232]	; (8003b9c <HAL_GPIO_Init+0x29c>)
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	089b      	lsrs	r3, r3, #2
 8003ab6:	3302      	adds	r3, #2
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d006      	beq.n	8003ad8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003aca:	4939      	ldr	r1, [pc, #228]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003acc:	4b38      	ldr	r3, [pc, #224]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	600b      	str	r3, [r1, #0]
 8003ad6:	e006      	b.n	8003ae6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ad8:	4935      	ldr	r1, [pc, #212]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003ada:	4b35      	ldr	r3, [pc, #212]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	43db      	mvns	r3, r3
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d006      	beq.n	8003b00 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003af2:	492f      	ldr	r1, [pc, #188]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003af4:	4b2e      	ldr	r3, [pc, #184]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	604b      	str	r3, [r1, #4]
 8003afe:	e006      	b.n	8003b0e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b00:	492b      	ldr	r1, [pc, #172]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b02:	4b2b      	ldr	r3, [pc, #172]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d006      	beq.n	8003b28 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b1a:	4925      	ldr	r1, [pc, #148]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b1c:	4b24      	ldr	r3, [pc, #144]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	608b      	str	r3, [r1, #8]
 8003b26:	e006      	b.n	8003b36 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b28:	4921      	ldr	r1, [pc, #132]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b2a:	4b21      	ldr	r3, [pc, #132]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	43db      	mvns	r3, r3
 8003b32:	4013      	ands	r3, r2
 8003b34:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d006      	beq.n	8003b50 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b42:	491b      	ldr	r1, [pc, #108]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b44:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b46:	68da      	ldr	r2, [r3, #12]
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60cb      	str	r3, [r1, #12]
 8003b4e:	e006      	b.n	8003b5e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b50:	4917      	ldr	r1, [pc, #92]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b52:	4b17      	ldr	r3, [pc, #92]	; (8003bb0 <HAL_GPIO_Init+0x2b0>)
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	3301      	adds	r3, #1
 8003b62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f47f aed0 	bne.w	8003914 <HAL_GPIO_Init+0x14>
  }
}
 8003b74:	bf00      	nop
 8003b76:	372c      	adds	r7, #44	; 0x2c
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bc80      	pop	{r7}
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	10210000 	.word	0x10210000
 8003b84:	10110000 	.word	0x10110000
 8003b88:	10120000 	.word	0x10120000
 8003b8c:	10310000 	.word	0x10310000
 8003b90:	10320000 	.word	0x10320000
 8003b94:	10220000 	.word	0x10220000
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	40010000 	.word	0x40010000
 8003ba0:	40010800 	.word	0x40010800
 8003ba4:	40010c00 	.word	0x40010c00
 8003ba8:	40011000 	.word	0x40011000
 8003bac:	40011400 	.word	0x40011400
 8003bb0:	40010400 	.word	0x40010400

08003bb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	887b      	ldrh	r3, [r7, #2]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d002      	beq.n	8003bd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	73fb      	strb	r3, [r7, #15]
 8003bd0:	e001      	b.n	8003bd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr

08003be2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	460b      	mov	r3, r1
 8003bec:	807b      	strh	r3, [r7, #2]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf2:	787b      	ldrb	r3, [r7, #1]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf8:	887a      	ldrh	r2, [r7, #2]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bfe:	e003      	b.n	8003c08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c00:	887b      	ldrh	r3, [r7, #2]
 8003c02:	041a      	lsls	r2, r3, #16
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	611a      	str	r2, [r3, #16]
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr

08003c12 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b085      	sub	sp, #20
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c24:	887a      	ldrh	r2, [r7, #2]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	041a      	lsls	r2, r3, #16
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	43d9      	mvns	r1, r3
 8003c30:	887b      	ldrh	r3, [r7, #2]
 8003c32:	400b      	ands	r3, r1
 8003c34:	431a      	orrs	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	611a      	str	r2, [r3, #16]
}
 8003c3a:	bf00      	nop
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr

08003c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b590      	push	{r4, r7, lr}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e11f      	b.n	8003e96 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7fe fba2 	bl	80023b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2224      	movs	r2, #36	; 0x24
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	6812      	ldr	r2, [r2, #0]
 8003c80:	6812      	ldr	r2, [r2, #0]
 8003c82:	f022 0201 	bic.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	6812      	ldr	r2, [r2, #0]
 8003c92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6812      	ldr	r2, [r2, #0]
 8003ca0:	6812      	ldr	r2, [r2, #0]
 8003ca2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ca6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ca8:	f001 f96c 	bl	8004f84 <HAL_RCC_GetPCLK1Freq>
 8003cac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4a7b      	ldr	r2, [pc, #492]	; (8003ea0 <HAL_I2C_Init+0x25c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d807      	bhi.n	8003cc8 <HAL_I2C_Init+0x84>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4a7a      	ldr	r2, [pc, #488]	; (8003ea4 <HAL_I2C_Init+0x260>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	bf94      	ite	ls
 8003cc0:	2301      	movls	r3, #1
 8003cc2:	2300      	movhi	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	e006      	b.n	8003cd6 <HAL_I2C_Init+0x92>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4a77      	ldr	r2, [pc, #476]	; (8003ea8 <HAL_I2C_Init+0x264>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	bf94      	ite	ls
 8003cd0:	2301      	movls	r3, #1
 8003cd2:	2300      	movhi	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0db      	b.n	8003e96 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4a72      	ldr	r2, [pc, #456]	; (8003eac <HAL_I2C_Init+0x268>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	0c9b      	lsrs	r3, r3, #18
 8003ce8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6812      	ldr	r2, [r2, #0]
 8003cf2:	6852      	ldr	r2, [r2, #4]
 8003cf4:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	4863      	ldr	r0, [pc, #396]	; (8003ea0 <HAL_I2C_Init+0x25c>)
 8003d12:	4283      	cmp	r3, r0
 8003d14:	d802      	bhi.n	8003d1c <HAL_I2C_Init+0xd8>
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	e009      	b.n	8003d30 <HAL_I2C_Init+0xec>
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003d22:	fb00 f303 	mul.w	r3, r0, r3
 8003d26:	4862      	ldr	r0, [pc, #392]	; (8003eb0 <HAL_I2C_Init+0x26c>)
 8003d28:	fba0 0303 	umull	r0, r3, r0, r3
 8003d2c:	099b      	lsrs	r3, r3, #6
 8003d2e:	3301      	adds	r3, #1
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6818      	ldr	r0, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	4955      	ldr	r1, [pc, #340]	; (8003ea0 <HAL_I2C_Init+0x25c>)
 8003d4c:	428b      	cmp	r3, r1
 8003d4e:	d80d      	bhi.n	8003d6c <HAL_I2C_Init+0x128>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	1e59      	subs	r1, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d5e:	3301      	adds	r3, #1
 8003d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	bf38      	it	cc
 8003d68:	2304      	movcc	r3, #4
 8003d6a:	e04f      	b.n	8003e0c <HAL_I2C_Init+0x1c8>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d111      	bne.n	8003d98 <HAL_I2C_Init+0x154>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1e5c      	subs	r4, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6859      	ldr	r1, [r3, #4]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	440b      	add	r3, r1
 8003d82:	fbb4 f3f3 	udiv	r3, r4, r3
 8003d86:	3301      	adds	r3, #1
 8003d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	bf0c      	ite	eq
 8003d90:	2301      	moveq	r3, #1
 8003d92:	2300      	movne	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	e012      	b.n	8003dbe <HAL_I2C_Init+0x17a>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1e5c      	subs	r4, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	0099      	lsls	r1, r3, #2
 8003da8:	440b      	add	r3, r1
 8003daa:	fbb4 f3f3 	udiv	r3, r4, r3
 8003dae:	3301      	adds	r3, #1
 8003db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf0c      	ite	eq
 8003db8:	2301      	moveq	r3, #1
 8003dba:	2300      	movne	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_I2C_Init+0x182>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e022      	b.n	8003e0c <HAL_I2C_Init+0x1c8>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10e      	bne.n	8003dec <HAL_I2C_Init+0x1a8>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	1e5c      	subs	r4, r3, #1
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6859      	ldr	r1, [r3, #4]
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	440b      	add	r3, r1
 8003ddc:	fbb4 f3f3 	udiv	r3, r4, r3
 8003de0:	3301      	adds	r3, #1
 8003de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003de6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dea:	e00f      	b.n	8003e0c <HAL_I2C_Init+0x1c8>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	1e5c      	subs	r4, r3, #1
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6859      	ldr	r1, [r3, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	440b      	add	r3, r1
 8003dfa:	0099      	lsls	r1, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	fbb4 f3f3 	udiv	r3, r4, r3
 8003e02:	3301      	adds	r3, #1
 8003e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	6812      	ldr	r2, [r2, #0]
 8003e18:	6812      	ldr	r2, [r2, #0]
 8003e1a:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	69d0      	ldr	r0, [r2, #28]
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6a12      	ldr	r2, [r2, #32]
 8003e26:	4302      	orrs	r2, r0
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e3a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	6908      	ldr	r0, [r1, #16]
 8003e42:	6879      	ldr	r1, [r7, #4]
 8003e44:	68c9      	ldr	r1, [r1, #12]
 8003e46:	4301      	orrs	r1, r0
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	68d2      	ldr	r2, [r2, #12]
 8003e56:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6950      	ldr	r0, [r2, #20]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6992      	ldr	r2, [r2, #24]
 8003e62:	4302      	orrs	r2, r0
 8003e64:	430a      	orrs	r2, r1
 8003e66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6812      	ldr	r2, [r2, #0]
 8003e70:	6812      	ldr	r2, [r2, #0]
 8003e72:	f042 0201 	orr.w	r2, r2, #1
 8003e76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2220      	movs	r2, #32
 8003e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd90      	pop	{r4, r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	000186a0 	.word	0x000186a0
 8003ea4:	001e847f 	.word	0x001e847f
 8003ea8:	003d08ff 	.word	0x003d08ff
 8003eac:	431bde83 	.word	0x431bde83
 8003eb0:	10624dd3 	.word	0x10624dd3

08003eb4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b088      	sub	sp, #32
 8003eb8:	af02      	add	r7, sp, #8
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	4608      	mov	r0, r1
 8003ebe:	4611      	mov	r1, r2
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	817b      	strh	r3, [r7, #10]
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	813b      	strh	r3, [r7, #8]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ece:	f7fe fcb7 	bl	8002840 <HAL_GetTick>
 8003ed2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b20      	cmp	r3, #32
 8003ede:	f040 80d9 	bne.w	8004094 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	2319      	movs	r3, #25
 8003ee8:	2201      	movs	r2, #1
 8003eea:	496d      	ldr	r1, [pc, #436]	; (80040a0 <HAL_I2C_Mem_Write+0x1ec>)
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 fa9d 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ef8:	2302      	movs	r3, #2
 8003efa:	e0cc      	b.n	8004096 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <HAL_I2C_Mem_Write+0x56>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e0c5      	b.n	8004096 <HAL_I2C_Mem_Write+0x1e2>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d007      	beq.n	8003f30 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	6812      	ldr	r2, [r2, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	6812      	ldr	r2, [r2, #0]
 8003f38:	6812      	ldr	r2, [r2, #0]
 8003f3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f3e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2221      	movs	r2, #33	; 0x21
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2240      	movs	r2, #64	; 0x40
 8003f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a3a      	ldr	r2, [r7, #32]
 8003f5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4a4d      	ldr	r2, [pc, #308]	; (80040a4 <HAL_I2C_Mem_Write+0x1f0>)
 8003f70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f72:	88f8      	ldrh	r0, [r7, #6]
 8003f74:	893a      	ldrh	r2, [r7, #8]
 8003f76:	8979      	ldrh	r1, [r7, #10]
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	9301      	str	r3, [sp, #4]
 8003f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7e:	9300      	str	r3, [sp, #0]
 8003f80:	4603      	mov	r3, r0
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 f9be 	bl	8004304 <I2C_RequestMemoryWrite>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d052      	beq.n	8004034 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e081      	b.n	8004096 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fb1e 	bl	80045d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00d      	beq.n	8003fbe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d107      	bne.n	8003fba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	6812      	ldr	r2, [r2, #0]
 8003fb2:	6812      	ldr	r2, [r2, #0]
 8003fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e06b      	b.n	8004096 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fc6:	7812      	ldrb	r2, [r2, #0]
 8003fc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d11b      	bne.n	8004034 <HAL_I2C_Mem_Write+0x180>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d017      	beq.n	8004034 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800400c:	7812      	ldrb	r2, [r2, #0]
 800400e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401e:	3b01      	subs	r3, #1
 8004020:	b29a      	uxth	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800402a:	b29b      	uxth	r3, r3
 800402c:	3b01      	subs	r3, #1
 800402e:	b29a      	uxth	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1aa      	bne.n	8003f92 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 fb0a 	bl	800465a <I2C_WaitOnBTFFlagUntilTimeout>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00d      	beq.n	8004068 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	2b04      	cmp	r3, #4
 8004052:	d107      	bne.n	8004064 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	6812      	ldr	r2, [r2, #0]
 800405e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004062:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e016      	b.n	8004096 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	6812      	ldr	r2, [r2, #0]
 8004072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004090:	2300      	movs	r3, #0
 8004092:	e000      	b.n	8004096 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004094:	2302      	movs	r3, #2
  }
}
 8004096:	4618      	mov	r0, r3
 8004098:	3718      	adds	r7, #24
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	00100002 	.word	0x00100002
 80040a4:	ffff0000 	.word	0xffff0000

080040a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08a      	sub	sp, #40	; 0x28
 80040ac:	af02      	add	r7, sp, #8
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	607a      	str	r2, [r7, #4]
 80040b2:	603b      	str	r3, [r7, #0]
 80040b4:	460b      	mov	r3, r1
 80040b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80040b8:	f7fe fbc2 	bl	8002840 <HAL_GetTick>
 80040bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80040be:	2301      	movs	r3, #1
 80040c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	f040 8110 	bne.w	80042f0 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	2319      	movs	r3, #25
 80040d6:	2201      	movs	r2, #1
 80040d8:	4988      	ldr	r1, [pc, #544]	; (80042fc <HAL_I2C_IsDeviceReady+0x254>)
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f9a6 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80040e6:	2302      	movs	r3, #2
 80040e8:	e103      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_I2C_IsDeviceReady+0x50>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e0fc      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b01      	cmp	r3, #1
 800410c:	d007      	beq.n	800411e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	6812      	ldr	r2, [r2, #0]
 8004118:	f042 0201 	orr.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800412c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2224      	movs	r2, #36	; 0x24
 8004132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4a70      	ldr	r2, [pc, #448]	; (8004300 <HAL_I2C_IsDeviceReady+0x258>)
 8004140:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	6812      	ldr	r2, [r2, #0]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004150:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2200      	movs	r2, #0
 800415a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 f964 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00d      	beq.n	8004186 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004178:	d103      	bne.n	8004182 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004180:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e0b5      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	897a      	ldrh	r2, [r7, #10]
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004192:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004194:	f7fe fb54 	bl	8002840 <HAL_GetTick>
 8004198:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041be:	bf0c      	ite	eq
 80041c0:	2301      	moveq	r3, #1
 80041c2:	2300      	movne	r3, #0
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80041c8:	e025      	b.n	8004216 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041ca:	f7fe fb39 	bl	8002840 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	1ad2      	subs	r2, r2, r3
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d802      	bhi.n	80041e0 <HAL_I2C_IsDeviceReady+0x138>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d103      	bne.n	80041e8 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	22a0      	movs	r2, #160	; 0xa0
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	bf0c      	ite	eq
 80041f6:	2301      	moveq	r3, #1
 80041f8:	2300      	movne	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800420c:	bf0c      	ite	eq
 800420e:	2301      	moveq	r3, #1
 8004210:	2300      	movne	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2ba0      	cmp	r3, #160	; 0xa0
 8004220:	d005      	beq.n	800422e <HAL_I2C_IsDeviceReady+0x186>
 8004222:	7dfb      	ldrb	r3, [r7, #23]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d102      	bne.n	800422e <HAL_I2C_IsDeviceReady+0x186>
 8004228:	7dbb      	ldrb	r3, [r7, #22]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d0cd      	beq.n	80041ca <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b02      	cmp	r3, #2
 8004242:	d129      	bne.n	8004298 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	6812      	ldr	r2, [r2, #0]
 800424e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004252:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004254:	2300      	movs	r3, #0
 8004256:	613b      	str	r3, [r7, #16]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	613b      	str	r3, [r7, #16]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	2319      	movs	r3, #25
 8004270:	2201      	movs	r2, #1
 8004272:	4922      	ldr	r1, [pc, #136]	; (80042fc <HAL_I2C_IsDeviceReady+0x254>)
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f000 f8d9 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e036      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	e02c      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	6812      	ldr	r2, [r2, #0]
 80042a0:	6812      	ldr	r2, [r2, #0]
 80042a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042a6:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042b0:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	2319      	movs	r3, #25
 80042b8:	2201      	movs	r2, #1
 80042ba:	4910      	ldr	r1, [pc, #64]	; (80042fc <HAL_I2C_IsDeviceReady+0x254>)
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 f8b5 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e012      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	3301      	adds	r3, #1
 80042d0:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80042d2:	69ba      	ldr	r2, [r7, #24]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	f4ff af33 	bcc.w	8004142 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e000      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 80042f0:	2302      	movs	r3, #2
  }
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3720      	adds	r7, #32
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	00100002 	.word	0x00100002
 8004300:	ffff0000 	.word	0xffff0000

08004304 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b088      	sub	sp, #32
 8004308:	af02      	add	r7, sp, #8
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	4608      	mov	r0, r1
 800430e:	4611      	mov	r1, r2
 8004310:	461a      	mov	r2, r3
 8004312:	4603      	mov	r3, r0
 8004314:	817b      	strh	r3, [r7, #10]
 8004316:	460b      	mov	r3, r1
 8004318:	813b      	strh	r3, [r7, #8]
 800431a:	4613      	mov	r3, r2
 800431c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	6812      	ldr	r2, [r2, #0]
 8004326:	6812      	ldr	r2, [r2, #0]
 8004328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800432c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	2200      	movs	r2, #0
 8004336:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 f876 	bl	800442c <I2C_WaitOnFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00d      	beq.n	8004362 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004350:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004354:	d103      	bne.n	800435e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f44f 7200 	mov.w	r2, #512	; 0x200
 800435c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e05e      	b.n	8004420 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	897a      	ldrh	r2, [r7, #10]
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800436e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	6a3a      	ldr	r2, [r7, #32]
 8004374:	492c      	ldr	r1, [pc, #176]	; (8004428 <I2C_RequestMemoryWrite+0x124>)
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 f8af 	bl	80044da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e04c      	b.n	8004420 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	617b      	str	r3, [r7, #20]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800439c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800439e:	6a39      	ldr	r1, [r7, #32]
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f919 	bl	80045d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00d      	beq.n	80043c8 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d107      	bne.n	80043c4 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	6812      	ldr	r2, [r2, #0]
 80043be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e02b      	b.n	8004420 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d105      	bne.n	80043da <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	893a      	ldrh	r2, [r7, #8]
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	611a      	str	r2, [r3, #16]
 80043d8:	e021      	b.n	800441e <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	893a      	ldrh	r2, [r7, #8]
 80043e0:	0a12      	lsrs	r2, r2, #8
 80043e2:	b292      	uxth	r2, r2
 80043e4:	b2d2      	uxtb	r2, r2
 80043e6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ea:	6a39      	ldr	r1, [r7, #32]
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f8f3 	bl	80045d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00d      	beq.n	8004414 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d107      	bne.n	8004410 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	6812      	ldr	r2, [r2, #0]
 800440a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800440e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e005      	b.n	8004420 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	893a      	ldrh	r2, [r7, #8]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	00010002 	.word	0x00010002

0800442c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	603b      	str	r3, [r7, #0]
 8004438:	4613      	mov	r3, r2
 800443a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800443c:	e025      	b.n	800448a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d021      	beq.n	800448a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004446:	f7fe f9fb 	bl	8002840 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	1ad2      	subs	r2, r2, r3
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	429a      	cmp	r2, r3
 8004454:	d802      	bhi.n	800445c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d116      	bne.n	800448a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	f043 0220 	orr.w	r2, r3, #32
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e023      	b.n	80044d2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	0c1b      	lsrs	r3, r3, #16
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b01      	cmp	r3, #1
 8004492:	d10d      	bne.n	80044b0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	43da      	mvns	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	4013      	ands	r3, r2
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	bf0c      	ite	eq
 80044a6:	2301      	moveq	r3, #1
 80044a8:	2300      	movne	r3, #0
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	461a      	mov	r2, r3
 80044ae:	e00c      	b.n	80044ca <I2C_WaitOnFlagUntilTimeout+0x9e>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	43da      	mvns	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	4013      	ands	r3, r2
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	bf0c      	ite	eq
 80044c2:	2301      	moveq	r3, #1
 80044c4:	2300      	movne	r3, #0
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	461a      	mov	r2, r3
 80044ca:	79fb      	ldrb	r3, [r7, #7]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d0b6      	beq.n	800443e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b084      	sub	sp, #16
 80044de:	af00      	add	r7, sp, #0
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	607a      	str	r2, [r7, #4]
 80044e6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044e8:	e051      	b.n	800458e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	695b      	ldr	r3, [r3, #20]
 80044f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044f8:	d123      	bne.n	8004542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	6812      	ldr	r2, [r2, #0]
 8004504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004508:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004512:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2220      	movs	r2, #32
 800451e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	f043 0204 	orr.w	r2, r3, #4
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e046      	b.n	80045d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d021      	beq.n	800458e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454a:	f7fe f979 	bl	8002840 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	1ad2      	subs	r2, r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	429a      	cmp	r2, r3
 8004558:	d802      	bhi.n	8004560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d116      	bne.n	800458e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2220      	movs	r2, #32
 800456a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f043 0220 	orr.w	r2, r3, #32
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e020      	b.n	80045d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	0c1b      	lsrs	r3, r3, #16
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b01      	cmp	r3, #1
 8004596:	d10c      	bne.n	80045b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	43da      	mvns	r2, r3
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	4013      	ands	r3, r2
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	bf14      	ite	ne
 80045aa:	2301      	movne	r3, #1
 80045ac:	2300      	moveq	r3, #0
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	e00b      	b.n	80045ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	43da      	mvns	r2, r3
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	4013      	ands	r3, r2
 80045be:	b29b      	uxth	r3, r3
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	bf14      	ite	ne
 80045c4:	2301      	movne	r3, #1
 80045c6:	2300      	moveq	r3, #0
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d18d      	bne.n	80044ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045e4:	e02d      	b.n	8004642 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 f878 	bl	80046dc <I2C_IsAcknowledgeFailed>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e02d      	b.n	8004652 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d021      	beq.n	8004642 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fe:	f7fe f91f 	bl	8002840 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	1ad2      	subs	r2, r2, r3
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	429a      	cmp	r2, r3
 800460c:	d802      	bhi.n	8004614 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d116      	bne.n	8004642 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2200      	movs	r2, #0
 8004618:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2220      	movs	r2, #32
 800461e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f043 0220 	orr.w	r2, r3, #32
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e007      	b.n	8004652 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800464c:	2b80      	cmp	r3, #128	; 0x80
 800464e:	d1ca      	bne.n	80045e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004666:	e02d      	b.n	80046c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 f837 	bl	80046dc <I2C_IsAcknowledgeFailed>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e02d      	b.n	80046d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467e:	d021      	beq.n	80046c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004680:	f7fe f8de 	bl	8002840 <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	1ad2      	subs	r2, r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	429a      	cmp	r2, r3
 800468e:	d802      	bhi.n	8004696 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d116      	bne.n	80046c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2220      	movs	r2, #32
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b0:	f043 0220 	orr.w	r2, r3, #32
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e007      	b.n	80046d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d1ca      	bne.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046f2:	d11b      	bne.n	800472c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046fc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2220      	movs	r2, #32
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004718:	f043 0204 	orr.w	r2, r3, #4
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e000      	b.n	800472e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	bc80      	pop	{r7}
 8004736:	4770      	bx	lr

08004738 <HAL_PWR_EnableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	fa93 f3a3 	rbit	r3, r3
 800474a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800474c:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 800474e:	fab3 f383 	clz	r3, r3
 8004752:	b2db      	uxtb	r3, r3
 8004754:	461a      	mov	r2, r3
 8004756:	4b05      	ldr	r3, [pc, #20]	; (800476c <HAL_PWR_EnableWakeUpPin+0x34>)
 8004758:	4413      	add	r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	461a      	mov	r2, r3
 800475e:	2301      	movs	r3, #1
 8004760:	6013      	str	r3, [r2, #0]
}
 8004762:	bf00      	nop
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	10838020 	.word	0x10838020

08004770 <HAL_PWR_DisableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	fa93 f3a3 	rbit	r3, r3
 8004782:	60bb      	str	r3, [r7, #8]
  return result;
 8004784:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 8004786:	fab3 f383 	clz	r3, r3
 800478a:	b2db      	uxtb	r3, r3
 800478c:	461a      	mov	r2, r3
 800478e:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <HAL_PWR_DisableWakeUpPin+0x34>)
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	461a      	mov	r2, r3
 8004796:	2300      	movs	r3, #0
 8004798:	6013      	str	r3, [r2, #0]
}
 800479a:	bf00      	nop
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr
 80047a4:	10838020 	.word	0x10838020

080047a8 <HAL_PWR_EnterSTANDBYMode>:
  *          - TAMPER pin if configured for tamper or calibration out.
  *          - WKUP pin (PA0) if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80047ac:	4a08      	ldr	r2, [pc, #32]	; (80047d0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80047ae:	4b08      	ldr	r3, [pc, #32]	; (80047d0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f043 0302 	orr.w	r3, r3, #2
 80047b6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80047b8:	4a06      	ldr	r2, [pc, #24]	; (80047d4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80047ba:	4b06      	ldr	r3, [pc, #24]	; (80047d4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	f043 0304 	orr.w	r3, r3, #4
 80047c2:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80047c4:	bf30      	wfi
}
 80047c6:	bf00      	nop
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bc80      	pop	{r7}
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40007000 	.word	0x40007000
 80047d4:	e000ed00 	.word	0xe000ed00

080047d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e26c      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 8087 	beq.w	8004906 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80047f8:	4b92      	ldr	r3, [pc, #584]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f003 030c 	and.w	r3, r3, #12
 8004800:	2b04      	cmp	r3, #4
 8004802:	d00c      	beq.n	800481e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004804:	4b8f      	ldr	r3, [pc, #572]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f003 030c 	and.w	r3, r3, #12
 800480c:	2b08      	cmp	r3, #8
 800480e:	d112      	bne.n	8004836 <HAL_RCC_OscConfig+0x5e>
 8004810:	4b8c      	ldr	r3, [pc, #560]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800481c:	d10b      	bne.n	8004836 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800481e:	4b89      	ldr	r3, [pc, #548]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d06c      	beq.n	8004904 <HAL_RCC_OscConfig+0x12c>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d168      	bne.n	8004904 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e246      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800483e:	d106      	bne.n	800484e <HAL_RCC_OscConfig+0x76>
 8004840:	4a80      	ldr	r2, [pc, #512]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004842:	4b80      	ldr	r3, [pc, #512]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800484a:	6013      	str	r3, [r2, #0]
 800484c:	e02e      	b.n	80048ac <HAL_RCC_OscConfig+0xd4>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10c      	bne.n	8004870 <HAL_RCC_OscConfig+0x98>
 8004856:	4a7b      	ldr	r2, [pc, #492]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004858:	4b7a      	ldr	r3, [pc, #488]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	4a78      	ldr	r2, [pc, #480]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004864:	4b77      	ldr	r3, [pc, #476]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800486c:	6013      	str	r3, [r2, #0]
 800486e:	e01d      	b.n	80048ac <HAL_RCC_OscConfig+0xd4>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004878:	d10c      	bne.n	8004894 <HAL_RCC_OscConfig+0xbc>
 800487a:	4a72      	ldr	r2, [pc, #456]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800487c:	4b71      	ldr	r3, [pc, #452]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	4a6f      	ldr	r2, [pc, #444]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004888:	4b6e      	ldr	r3, [pc, #440]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	e00b      	b.n	80048ac <HAL_RCC_OscConfig+0xd4>
 8004894:	4a6b      	ldr	r2, [pc, #428]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004896:	4b6b      	ldr	r3, [pc, #428]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800489e:	6013      	str	r3, [r2, #0]
 80048a0:	4a68      	ldr	r2, [pc, #416]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 80048a2:	4b68      	ldr	r3, [pc, #416]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048aa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d013      	beq.n	80048dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b4:	f7fd ffc4 	bl	8002840 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048bc:	f7fd ffc0 	bl	8002840 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b64      	cmp	r3, #100	; 0x64
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e1fa      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ce:	4b5d      	ldr	r3, [pc, #372]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d0f0      	beq.n	80048bc <HAL_RCC_OscConfig+0xe4>
 80048da:	e014      	b.n	8004906 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048dc:	f7fd ffb0 	bl	8002840 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e4:	f7fd ffac 	bl	8002840 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b64      	cmp	r3, #100	; 0x64
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e1e6      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048f6:	4b53      	ldr	r3, [pc, #332]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1f0      	bne.n	80048e4 <HAL_RCC_OscConfig+0x10c>
 8004902:	e000      	b.n	8004906 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d063      	beq.n	80049da <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004912:	4b4c      	ldr	r3, [pc, #304]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f003 030c 	and.w	r3, r3, #12
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00b      	beq.n	8004936 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800491e:	4b49      	ldr	r3, [pc, #292]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f003 030c 	and.w	r3, r3, #12
 8004926:	2b08      	cmp	r3, #8
 8004928:	d11c      	bne.n	8004964 <HAL_RCC_OscConfig+0x18c>
 800492a:	4b46      	ldr	r3, [pc, #280]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d116      	bne.n	8004964 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004936:	4b43      	ldr	r3, [pc, #268]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d005      	beq.n	800494e <HAL_RCC_OscConfig+0x176>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d001      	beq.n	800494e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e1ba      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800494e:	493d      	ldr	r1, [pc, #244]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004950:	4b3c      	ldr	r3, [pc, #240]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	00db      	lsls	r3, r3, #3
 800495e:	4313      	orrs	r3, r2
 8004960:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004962:	e03a      	b.n	80049da <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d020      	beq.n	80049ae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800496c:	4b36      	ldr	r3, [pc, #216]	; (8004a48 <HAL_RCC_OscConfig+0x270>)
 800496e:	2201      	movs	r2, #1
 8004970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004972:	f7fd ff65 	bl	8002840 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004978:	e008      	b.n	800498c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800497a:	f7fd ff61 	bl	8002840 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e19b      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800498c:	4b2d      	ldr	r3, [pc, #180]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0f0      	beq.n	800497a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004998:	492a      	ldr	r1, [pc, #168]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800499a:	4b2a      	ldr	r3, [pc, #168]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	4313      	orrs	r3, r2
 80049aa:	600b      	str	r3, [r1, #0]
 80049ac:	e015      	b.n	80049da <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ae:	4b26      	ldr	r3, [pc, #152]	; (8004a48 <HAL_RCC_OscConfig+0x270>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7fd ff44 	bl	8002840 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049bc:	f7fd ff40 	bl	8002840 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e17a      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ce:	4b1d      	ldr	r3, [pc, #116]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d03a      	beq.n	8004a5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d019      	beq.n	8004a22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049ee:	4b17      	ldr	r3, [pc, #92]	; (8004a4c <HAL_RCC_OscConfig+0x274>)
 80049f0:	2201      	movs	r2, #1
 80049f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049f4:	f7fd ff24 	bl	8002840 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049fc:	f7fd ff20 	bl	8002840 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e15a      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a0e:	4b0d      	ldr	r3, [pc, #52]	; (8004a44 <HAL_RCC_OscConfig+0x26c>)
 8004a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0f0      	beq.n	80049fc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a1a:	2001      	movs	r0, #1
 8004a1c:	f000 fada 	bl	8004fd4 <RCC_Delay>
 8004a20:	e01c      	b.n	8004a5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a22:	4b0a      	ldr	r3, [pc, #40]	; (8004a4c <HAL_RCC_OscConfig+0x274>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a28:	f7fd ff0a 	bl	8002840 <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a2e:	e00f      	b.n	8004a50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a30:	f7fd ff06 	bl	8002840 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d908      	bls.n	8004a50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e140      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
 8004a42:	bf00      	nop
 8004a44:	40021000 	.word	0x40021000
 8004a48:	42420000 	.word	0x42420000
 8004a4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a50:	4b9e      	ldr	r3, [pc, #632]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	f003 0302 	and.w	r3, r3, #2
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1e9      	bne.n	8004a30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0304 	and.w	r3, r3, #4
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f000 80a6 	beq.w	8004bb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a6e:	4b97      	ldr	r3, [pc, #604]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10d      	bne.n	8004a96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a7a:	4a94      	ldr	r2, [pc, #592]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004a7c:	4b93      	ldr	r3, [pc, #588]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004a7e:	69db      	ldr	r3, [r3, #28]
 8004a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a84:	61d3      	str	r3, [r2, #28]
 8004a86:	4b91      	ldr	r3, [pc, #580]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	60bb      	str	r3, [r7, #8]
 8004a90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a92:	2301      	movs	r3, #1
 8004a94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a96:	4b8e      	ldr	r3, [pc, #568]	; (8004cd0 <HAL_RCC_OscConfig+0x4f8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d118      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aa2:	4a8b      	ldr	r2, [pc, #556]	; (8004cd0 <HAL_RCC_OscConfig+0x4f8>)
 8004aa4:	4b8a      	ldr	r3, [pc, #552]	; (8004cd0 <HAL_RCC_OscConfig+0x4f8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aae:	f7fd fec7 	bl	8002840 <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ab6:	f7fd fec3 	bl	8002840 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b64      	cmp	r3, #100	; 0x64
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e0fd      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac8:	4b81      	ldr	r3, [pc, #516]	; (8004cd0 <HAL_RCC_OscConfig+0x4f8>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d0f0      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d106      	bne.n	8004aea <HAL_RCC_OscConfig+0x312>
 8004adc:	4a7b      	ldr	r2, [pc, #492]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004ade:	4b7b      	ldr	r3, [pc, #492]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	f043 0301 	orr.w	r3, r3, #1
 8004ae6:	6213      	str	r3, [r2, #32]
 8004ae8:	e02d      	b.n	8004b46 <HAL_RCC_OscConfig+0x36e>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10c      	bne.n	8004b0c <HAL_RCC_OscConfig+0x334>
 8004af2:	4a76      	ldr	r2, [pc, #472]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004af4:	4b75      	ldr	r3, [pc, #468]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	f023 0301 	bic.w	r3, r3, #1
 8004afc:	6213      	str	r3, [r2, #32]
 8004afe:	4a73      	ldr	r2, [pc, #460]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b00:	4b72      	ldr	r3, [pc, #456]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	f023 0304 	bic.w	r3, r3, #4
 8004b08:	6213      	str	r3, [r2, #32]
 8004b0a:	e01c      	b.n	8004b46 <HAL_RCC_OscConfig+0x36e>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	2b05      	cmp	r3, #5
 8004b12:	d10c      	bne.n	8004b2e <HAL_RCC_OscConfig+0x356>
 8004b14:	4a6d      	ldr	r2, [pc, #436]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b16:	4b6d      	ldr	r3, [pc, #436]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	f043 0304 	orr.w	r3, r3, #4
 8004b1e:	6213      	str	r3, [r2, #32]
 8004b20:	4a6a      	ldr	r2, [pc, #424]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b22:	4b6a      	ldr	r3, [pc, #424]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f043 0301 	orr.w	r3, r3, #1
 8004b2a:	6213      	str	r3, [r2, #32]
 8004b2c:	e00b      	b.n	8004b46 <HAL_RCC_OscConfig+0x36e>
 8004b2e:	4a67      	ldr	r2, [pc, #412]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b30:	4b66      	ldr	r3, [pc, #408]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	6213      	str	r3, [r2, #32]
 8004b3a:	4a64      	ldr	r2, [pc, #400]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b3c:	4b63      	ldr	r3, [pc, #396]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	f023 0304 	bic.w	r3, r3, #4
 8004b44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d015      	beq.n	8004b7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b4e:	f7fd fe77 	bl	8002840 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b54:	e00a      	b.n	8004b6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b56:	f7fd fe73 	bl	8002840 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d901      	bls.n	8004b6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e0ab      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6c:	4b57      	ldr	r3, [pc, #348]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b6e:	6a1b      	ldr	r3, [r3, #32]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0ee      	beq.n	8004b56 <HAL_RCC_OscConfig+0x37e>
 8004b78:	e014      	b.n	8004ba4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b7a:	f7fd fe61 	bl	8002840 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b80:	e00a      	b.n	8004b98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b82:	f7fd fe5d 	bl	8002840 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e095      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b98:	4b4c      	ldr	r3, [pc, #304]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1ee      	bne.n	8004b82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ba4:	7dfb      	ldrb	r3, [r7, #23]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d105      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004baa:	4a48      	ldr	r2, [pc, #288]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004bac:	4b47      	ldr	r3, [pc, #284]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004bae:	69db      	ldr	r3, [r3, #28]
 8004bb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 8081 	beq.w	8004cc2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bc0:	4b42      	ldr	r3, [pc, #264]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 030c 	and.w	r3, r3, #12
 8004bc8:	2b08      	cmp	r3, #8
 8004bca:	d061      	beq.n	8004c90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d146      	bne.n	8004c62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd4:	4b3f      	ldr	r3, [pc, #252]	; (8004cd4 <HAL_RCC_OscConfig+0x4fc>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bda:	f7fd fe31 	bl	8002840 <HAL_GetTick>
 8004bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004be0:	e008      	b.n	8004bf4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004be2:	f7fd fe2d 	bl	8002840 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e067      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bf4:	4b35      	ldr	r3, [pc, #212]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1f0      	bne.n	8004be2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c08:	d108      	bne.n	8004c1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c0a:	4930      	ldr	r1, [pc, #192]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c0c:	4b2f      	ldr	r3, [pc, #188]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c1c:	482b      	ldr	r0, [pc, #172]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c1e:	4b2b      	ldr	r3, [pc, #172]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a19      	ldr	r1, [r3, #32]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	430b      	orrs	r3, r1
 8004c30:	4313      	orrs	r3, r2
 8004c32:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c34:	4b27      	ldr	r3, [pc, #156]	; (8004cd4 <HAL_RCC_OscConfig+0x4fc>)
 8004c36:	2201      	movs	r2, #1
 8004c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3a:	f7fd fe01 	bl	8002840 <HAL_GetTick>
 8004c3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c40:	e008      	b.n	8004c54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c42:	f7fd fdfd 	bl	8002840 <HAL_GetTick>
 8004c46:	4602      	mov	r2, r0
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e037      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c54:	4b1d      	ldr	r3, [pc, #116]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d0f0      	beq.n	8004c42 <HAL_RCC_OscConfig+0x46a>
 8004c60:	e02f      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c62:	4b1c      	ldr	r3, [pc, #112]	; (8004cd4 <HAL_RCC_OscConfig+0x4fc>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c68:	f7fd fdea 	bl	8002840 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c70:	f7fd fde6 	bl	8002840 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e020      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c82:	4b12      	ldr	r3, [pc, #72]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1f0      	bne.n	8004c70 <HAL_RCC_OscConfig+0x498>
 8004c8e:	e018      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e013      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c9c:	4b0b      	ldr	r3, [pc, #44]	; (8004ccc <HAL_RCC_OscConfig+0x4f4>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d106      	bne.n	8004cbe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d001      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e000      	b.n	8004cc4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3718      	adds	r7, #24
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	40007000 	.word	0x40007000
 8004cd4:	42420060 	.word	0x42420060

08004cd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e0d0      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cec:	4b6a      	ldr	r3, [pc, #424]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0207 	and.w	r2, r3, #7
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d210      	bcs.n	8004d1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfa:	4967      	ldr	r1, [pc, #412]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004cfc:	4b66      	ldr	r3, [pc, #408]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f023 0207 	bic.w	r2, r3, #7
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d0a:	4b63      	ldr	r3, [pc, #396]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0207 	and.w	r2, r3, #7
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d001      	beq.n	8004d1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e0b8      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d020      	beq.n	8004d6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0304 	and.w	r3, r3, #4
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d005      	beq.n	8004d40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d34:	4a59      	ldr	r2, [pc, #356]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d36:	4b59      	ldr	r3, [pc, #356]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d005      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d4c:	4a53      	ldr	r2, [pc, #332]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d4e:	4b53      	ldr	r3, [pc, #332]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d58:	4950      	ldr	r1, [pc, #320]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d5a:	4b50      	ldr	r3, [pc, #320]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d040      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d107      	bne.n	8004d8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d7e:	4b47      	ldr	r3, [pc, #284]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d115      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e07f      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d107      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d96:	4b41      	ldr	r3, [pc, #260]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e073      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da6:	4b3d      	ldr	r3, [pc, #244]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e06b      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004db6:	4939      	ldr	r1, [pc, #228]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004db8:	4b38      	ldr	r3, [pc, #224]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f023 0203 	bic.w	r2, r3, #3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dc8:	f7fd fd3a 	bl	8002840 <HAL_GetTick>
 8004dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dce:	e00a      	b.n	8004de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dd0:	f7fd fd36 	bl	8002840 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e053      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004de6:	4b2d      	ldr	r3, [pc, #180]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f003 020c 	and.w	r2, r3, #12
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d1eb      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004df8:	4b27      	ldr	r3, [pc, #156]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0207 	and.w	r2, r3, #7
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d910      	bls.n	8004e28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e06:	4924      	ldr	r1, [pc, #144]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004e08:	4b23      	ldr	r3, [pc, #140]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f023 0207 	bic.w	r2, r3, #7
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e16:	4b20      	ldr	r3, [pc, #128]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0207 	and.w	r2, r3, #7
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d001      	beq.n	8004e28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e032      	b.n	8004e8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d008      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e34:	4919      	ldr	r1, [pc, #100]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e36:	4b19      	ldr	r3, [pc, #100]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0308 	and.w	r3, r3, #8
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d009      	beq.n	8004e66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e52:	4912      	ldr	r1, [pc, #72]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e54:	4b11      	ldr	r3, [pc, #68]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	00db      	lsls	r3, r3, #3
 8004e62:	4313      	orrs	r3, r2
 8004e64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e66:	f000 f821 	bl	8004eac <HAL_RCC_GetSysClockFreq>
 8004e6a:	4601      	mov	r1, r0
 8004e6c:	4b0b      	ldr	r3, [pc, #44]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	091b      	lsrs	r3, r3, #4
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	4a0a      	ldr	r2, [pc, #40]	; (8004ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e78:	5cd3      	ldrb	r3, [r2, r3]
 8004e7a:	fa21 f303 	lsr.w	r3, r1, r3
 8004e7e:	4a09      	ldr	r2, [pc, #36]	; (8004ea4 <HAL_RCC_ClockConfig+0x1cc>)
 8004e80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e82:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <HAL_RCC_ClockConfig+0x1d0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fd fc98 	bl	80027bc <HAL_InitTick>

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40022000 	.word	0x40022000
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	08008cac 	.word	0x08008cac
 8004ea4:	20000000 	.word	0x20000000
 8004ea8:	20000004 	.word	0x20000004

08004eac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eac:	b490      	push	{r4, r7}
 8004eae:	b08a      	sub	sp, #40	; 0x28
 8004eb0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004eb2:	4b2a      	ldr	r3, [pc, #168]	; (8004f5c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004eb4:	1d3c      	adds	r4, r7, #4
 8004eb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004eb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ebc:	4b28      	ldr	r3, [pc, #160]	; (8004f60 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004ebe:	881b      	ldrh	r3, [r3, #0]
 8004ec0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	61fb      	str	r3, [r7, #28]
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	61bb      	str	r3, [r7, #24]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ece:	2300      	movs	r3, #0
 8004ed0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ed6:	4b23      	ldr	r3, [pc, #140]	; (8004f64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	f003 030c 	and.w	r3, r3, #12
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d002      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x40>
 8004ee6:	2b08      	cmp	r3, #8
 8004ee8:	d003      	beq.n	8004ef2 <HAL_RCC_GetSysClockFreq+0x46>
 8004eea:	e02d      	b.n	8004f48 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004eec:	4b1e      	ldr	r3, [pc, #120]	; (8004f68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004eee:	623b      	str	r3, [r7, #32]
      break;
 8004ef0:	e02d      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	0c9b      	lsrs	r3, r3, #18
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004efe:	4413      	add	r3, r2
 8004f00:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f04:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d013      	beq.n	8004f38 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f10:	4b14      	ldr	r3, [pc, #80]	; (8004f64 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	0c5b      	lsrs	r3, r3, #17
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004f1e:	4413      	add	r3, r2
 8004f20:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f24:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	4a0f      	ldr	r2, [pc, #60]	; (8004f68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f2a:	fb02 f203 	mul.w	r2, r2, r3
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f34:	627b      	str	r3, [r7, #36]	; 0x24
 8004f36:	e004      	b.n	8004f42 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	4a0c      	ldr	r2, [pc, #48]	; (8004f6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004f3c:	fb02 f303 	mul.w	r3, r2, r3
 8004f40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	623b      	str	r3, [r7, #32]
      break;
 8004f46:	e002      	b.n	8004f4e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f48:	4b07      	ldr	r3, [pc, #28]	; (8004f68 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f4a:	623b      	str	r3, [r7, #32]
      break;
 8004f4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3728      	adds	r7, #40	; 0x28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc90      	pop	{r4, r7}
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	08008c84 	.word	0x08008c84
 8004f60:	08008c94 	.word	0x08008c94
 8004f64:	40021000 	.word	0x40021000
 8004f68:	007a1200 	.word	0x007a1200
 8004f6c:	003d0900 	.word	0x003d0900

08004f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f74:	4b02      	ldr	r3, [pc, #8]	; (8004f80 <HAL_RCC_GetHCLKFreq+0x10>)
 8004f76:	681b      	ldr	r3, [r3, #0]
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr
 8004f80:	20000000 	.word	0x20000000

08004f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f88:	f7ff fff2 	bl	8004f70 <HAL_RCC_GetHCLKFreq>
 8004f8c:	4601      	mov	r1, r0
 8004f8e:	4b05      	ldr	r3, [pc, #20]	; (8004fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	0a1b      	lsrs	r3, r3, #8
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	4a03      	ldr	r2, [pc, #12]	; (8004fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f9a:	5cd3      	ldrb	r3, [r2, r3]
 8004f9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	40021000 	.word	0x40021000
 8004fa8:	08008cbc 	.word	0x08008cbc

08004fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fb0:	f7ff ffde 	bl	8004f70 <HAL_RCC_GetHCLKFreq>
 8004fb4:	4601      	mov	r1, r0
 8004fb6:	4b05      	ldr	r3, [pc, #20]	; (8004fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	0adb      	lsrs	r3, r3, #11
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	4a03      	ldr	r2, [pc, #12]	; (8004fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fc2:	5cd3      	ldrb	r3, [r2, r3]
 8004fc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	08008cbc 	.word	0x08008cbc

08004fd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004fdc:	4b0a      	ldr	r3, [pc, #40]	; (8005008 <RCC_Delay+0x34>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a0a      	ldr	r2, [pc, #40]	; (800500c <RCC_Delay+0x38>)
 8004fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe6:	0a5b      	lsrs	r3, r3, #9
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ff0:	bf00      	nop
  }
  while (Delay --);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1e5a      	subs	r2, r3, #1
 8004ff6:	60fa      	str	r2, [r7, #12]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1f9      	bne.n	8004ff0 <RCC_Delay+0x1c>
}
 8004ffc:	bf00      	nop
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	bc80      	pop	{r7}
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	20000000 	.word	0x20000000
 800500c:	10624dd3 	.word	0x10624dd3

08005010 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	613b      	str	r3, [r7, #16]
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	2b00      	cmp	r3, #0
 800502a:	d07d      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800502c:	2300      	movs	r3, #0
 800502e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005030:	4b4f      	ldr	r3, [pc, #316]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10d      	bne.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800503c:	4a4c      	ldr	r2, [pc, #304]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800503e:	4b4c      	ldr	r3, [pc, #304]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005046:	61d3      	str	r3, [r2, #28]
 8005048:	4b49      	ldr	r3, [pc, #292]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800504a:	69db      	ldr	r3, [r3, #28]
 800504c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005050:	60bb      	str	r3, [r7, #8]
 8005052:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005054:	2301      	movs	r3, #1
 8005056:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005058:	4b46      	ldr	r3, [pc, #280]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005060:	2b00      	cmp	r3, #0
 8005062:	d118      	bne.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005064:	4a43      	ldr	r2, [pc, #268]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005066:	4b43      	ldr	r3, [pc, #268]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800506e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005070:	f7fd fbe6 	bl	8002840 <HAL_GetTick>
 8005074:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005076:	e008      	b.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005078:	f7fd fbe2 	bl	8002840 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	2b64      	cmp	r3, #100	; 0x64
 8005084:	d901      	bls.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e06d      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800508a:	4b3a      	ldr	r3, [pc, #232]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005092:	2b00      	cmp	r3, #0
 8005094:	d0f0      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005096:	4b36      	ldr	r3, [pc, #216]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800509e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d02e      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d027      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050b4:	4b2e      	ldr	r3, [pc, #184]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050be:	4b2e      	ldr	r3, [pc, #184]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050c0:	2201      	movs	r2, #1
 80050c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050c4:	4b2c      	ldr	r3, [pc, #176]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050c6:	2200      	movs	r2, #0
 80050c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80050ca:	4a29      	ldr	r2, [pc, #164]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d014      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050da:	f7fd fbb1 	bl	8002840 <HAL_GetTick>
 80050de:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e0:	e00a      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e2:	f7fd fbad 	bl	8002840 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e036      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050f8:	4b1d      	ldr	r3, [pc, #116]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0ee      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005104:	491a      	ldr	r1, [pc, #104]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005106:	4b1a      	ldr	r3, [pc, #104]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	4313      	orrs	r3, r2
 8005114:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005116:	7dfb      	ldrb	r3, [r7, #23]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d105      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800511c:	4a14      	ldr	r2, [pc, #80]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800511e:	4b14      	ldr	r3, [pc, #80]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005126:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d008      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005134:	490e      	ldr	r1, [pc, #56]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005136:	4b0e      	ldr	r3, [pc, #56]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	4313      	orrs	r3, r2
 8005144:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0310 	and.w	r3, r3, #16
 800514e:	2b00      	cmp	r3, #0
 8005150:	d008      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005152:	4907      	ldr	r1, [pc, #28]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005154:	4b06      	ldr	r3, [pc, #24]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40021000 	.word	0x40021000
 8005174:	40007000 	.word	0x40007000
 8005178:	42420440 	.word	0x42420440

0800517c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800517c:	b590      	push	{r4, r7, lr}
 800517e:	b08d      	sub	sp, #52	; 0x34
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005184:	4b55      	ldr	r3, [pc, #340]	; (80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005186:	f107 040c 	add.w	r4, r7, #12
 800518a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800518c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005190:	4b53      	ldr	r3, [pc, #332]	; (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005192:	881b      	ldrh	r3, [r3, #0]
 8005194:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005196:	2300      	movs	r3, #0
 8005198:	627b      	str	r3, [r7, #36]	; 0x24
 800519a:	2300      	movs	r3, #0
 800519c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800519e:	2300      	movs	r3, #0
 80051a0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
 80051a6:	2300      	movs	r3, #0
 80051a8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d07f      	beq.n	80052b0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80051b0:	2b10      	cmp	r3, #16
 80051b2:	d002      	beq.n	80051ba <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d048      	beq.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80051b8:	e08b      	b.n	80052d2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80051ba:	4b4a      	ldr	r3, [pc, #296]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80051c0:	4b48      	ldr	r3, [pc, #288]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d07f      	beq.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	0c9b      	lsrs	r3, r3, #18
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80051d8:	4413      	add	r3, r2
 80051da:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80051de:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d018      	beq.n	800521c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80051ea:	4b3e      	ldr	r3, [pc, #248]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	0c5b      	lsrs	r3, r3, #17
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80051f8:	4413      	add	r3, r2
 80051fa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051fe:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00d      	beq.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800520a:	4a37      	ldr	r2, [pc, #220]	; (80052e8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005212:	6a3a      	ldr	r2, [r7, #32]
 8005214:	fb02 f303 	mul.w	r3, r2, r3
 8005218:	62fb      	str	r3, [r7, #44]	; 0x2c
 800521a:	e004      	b.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	4a33      	ldr	r2, [pc, #204]	; (80052ec <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005220:	fb02 f303 	mul.w	r3, r2, r3
 8005224:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005226:	4b2f      	ldr	r3, [pc, #188]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800522e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005232:	d102      	bne.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8005234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005236:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005238:	e048      	b.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800523a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523c:	005b      	lsls	r3, r3, #1
 800523e:	4a2c      	ldr	r2, [pc, #176]	; (80052f0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005240:	fba2 2303 	umull	r2, r3, r2, r3
 8005244:	085b      	lsrs	r3, r3, #1
 8005246:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005248:	e040      	b.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800524a:	4b26      	ldr	r3, [pc, #152]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800525a:	d108      	bne.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8005266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800526a:	62bb      	str	r3, [r7, #40]	; 0x28
 800526c:	e01f      	b.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005274:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005278:	d109      	bne.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800527a:	4b1a      	ldr	r3, [pc, #104]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	f003 0302 	and.w	r3, r3, #2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d003      	beq.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8005286:	f649 4340 	movw	r3, #40000	; 0x9c40
 800528a:	62bb      	str	r3, [r7, #40]	; 0x28
 800528c:	e00f      	b.n	80052ae <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005294:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005298:	d11a      	bne.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800529a:	4b12      	ldr	r3, [pc, #72]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d014      	beq.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80052a6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80052aa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80052ac:	e010      	b.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80052ae:	e00f      	b.n	80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80052b0:	f7ff fe7c 	bl	8004fac <HAL_RCC_GetPCLK2Freq>
 80052b4:	4602      	mov	r2, r0
 80052b6:	4b0b      	ldr	r3, [pc, #44]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	0b9b      	lsrs	r3, r3, #14
 80052bc:	f003 0303 	and.w	r3, r3, #3
 80052c0:	3301      	adds	r3, #1
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80052ca:	e002      	b.n	80052d2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80052cc:	bf00      	nop
 80052ce:	e000      	b.n	80052d2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80052d0:	bf00      	nop
    }
  }
  return (frequency);
 80052d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3734      	adds	r7, #52	; 0x34
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd90      	pop	{r4, r7, pc}
 80052dc:	08008c98 	.word	0x08008c98
 80052e0:	08008ca8 	.word	0x08008ca8
 80052e4:	40021000 	.word	0x40021000
 80052e8:	007a1200 	.word	0x007a1200
 80052ec:	003d0900 	.word	0x003d0900
 80052f0:	aaaaaaab 	.word	0xaaaaaaab

080052f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e041      	b.n	800538a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d106      	bne.n	8005320 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f7fd f888 	bl	8002430 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3304      	adds	r3, #4
 8005330:	4619      	mov	r1, r3
 8005332:	4610      	mov	r0, r2
 8005334:	f000 f8ec 	bl	8005510 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
	...

08005394 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d101      	bne.n	80053ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80053aa:	2302      	movs	r3, #2
 80053ac:	e0ac      	b.n	8005508 <HAL_TIM_PWM_ConfigChannel+0x174>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b0c      	cmp	r3, #12
 80053ba:	f200 809f 	bhi.w	80054fc <HAL_TIM_PWM_ConfigChannel+0x168>
 80053be:	a201      	add	r2, pc, #4	; (adr r2, 80053c4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80053c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c4:	080053f9 	.word	0x080053f9
 80053c8:	080054fd 	.word	0x080054fd
 80053cc:	080054fd 	.word	0x080054fd
 80053d0:	080054fd 	.word	0x080054fd
 80053d4:	08005439 	.word	0x08005439
 80053d8:	080054fd 	.word	0x080054fd
 80053dc:	080054fd 	.word	0x080054fd
 80053e0:	080054fd 	.word	0x080054fd
 80053e4:	0800547b 	.word	0x0800547b
 80053e8:	080054fd 	.word	0x080054fd
 80053ec:	080054fd 	.word	0x080054fd
 80053f0:	080054fd 	.word	0x080054fd
 80053f4:	080054bb 	.word	0x080054bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68b9      	ldr	r1, [r7, #8]
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 f8e8 	bl	80055d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	6812      	ldr	r2, [r2, #0]
 800540c:	6992      	ldr	r2, [r2, #24]
 800540e:	f042 0208 	orr.w	r2, r2, #8
 8005412:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	6812      	ldr	r2, [r2, #0]
 800541c:	6992      	ldr	r2, [r2, #24]
 800541e:	f022 0204 	bic.w	r2, r2, #4
 8005422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	6812      	ldr	r2, [r2, #0]
 800542c:	6991      	ldr	r1, [r2, #24]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	6912      	ldr	r2, [r2, #16]
 8005432:	430a      	orrs	r2, r1
 8005434:	619a      	str	r2, [r3, #24]
      break;
 8005436:	e062      	b.n	80054fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68b9      	ldr	r1, [r7, #8]
 800543e:	4618      	mov	r0, r3
 8005440:	f000 f92e 	bl	80056a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	6992      	ldr	r2, [r2, #24]
 800544e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005452:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	6992      	ldr	r2, [r2, #24]
 800545e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005462:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	6991      	ldr	r1, [r2, #24]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	6912      	ldr	r2, [r2, #16]
 8005472:	0212      	lsls	r2, r2, #8
 8005474:	430a      	orrs	r2, r1
 8005476:	619a      	str	r2, [r3, #24]
      break;
 8005478:	e041      	b.n	80054fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68b9      	ldr	r1, [r7, #8]
 8005480:	4618      	mov	r0, r3
 8005482:	f000 f977 	bl	8005774 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	69d2      	ldr	r2, [r2, #28]
 8005490:	f042 0208 	orr.w	r2, r2, #8
 8005494:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	6812      	ldr	r2, [r2, #0]
 800549e:	69d2      	ldr	r2, [r2, #28]
 80054a0:	f022 0204 	bic.w	r2, r2, #4
 80054a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	6812      	ldr	r2, [r2, #0]
 80054ae:	69d1      	ldr	r1, [r2, #28]
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	6912      	ldr	r2, [r2, #16]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	61da      	str	r2, [r3, #28]
      break;
 80054b8:	e021      	b.n	80054fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68b9      	ldr	r1, [r7, #8]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 f9c1 	bl	8005848 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	6812      	ldr	r2, [r2, #0]
 80054ce:	69d2      	ldr	r2, [r2, #28]
 80054d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	6812      	ldr	r2, [r2, #0]
 80054de:	69d2      	ldr	r2, [r2, #28]
 80054e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	69d1      	ldr	r1, [r2, #28]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	6912      	ldr	r2, [r2, #16]
 80054f4:	0212      	lsls	r2, r2, #8
 80054f6:	430a      	orrs	r2, r1
 80054f8:	61da      	str	r2, [r3, #28]
      break;
 80054fa:	e000      	b.n	80054fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80054fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a29      	ldr	r2, [pc, #164]	; (80055c8 <TIM_Base_SetConfig+0xb8>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d00b      	beq.n	8005540 <TIM_Base_SetConfig+0x30>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552e:	d007      	beq.n	8005540 <TIM_Base_SetConfig+0x30>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a26      	ldr	r2, [pc, #152]	; (80055cc <TIM_Base_SetConfig+0xbc>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d003      	beq.n	8005540 <TIM_Base_SetConfig+0x30>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a25      	ldr	r2, [pc, #148]	; (80055d0 <TIM_Base_SetConfig+0xc0>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d108      	bne.n	8005552 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a1c      	ldr	r2, [pc, #112]	; (80055c8 <TIM_Base_SetConfig+0xb8>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00b      	beq.n	8005572 <TIM_Base_SetConfig+0x62>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005560:	d007      	beq.n	8005572 <TIM_Base_SetConfig+0x62>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a19      	ldr	r2, [pc, #100]	; (80055cc <TIM_Base_SetConfig+0xbc>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d003      	beq.n	8005572 <TIM_Base_SetConfig+0x62>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a18      	ldr	r2, [pc, #96]	; (80055d0 <TIM_Base_SetConfig+0xc0>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d108      	bne.n	8005584 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4313      	orrs	r3, r2
 8005582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a07      	ldr	r2, [pc, #28]	; (80055c8 <TIM_Base_SetConfig+0xb8>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d103      	bne.n	80055b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	691a      	ldr	r2, [r3, #16]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	615a      	str	r2, [r3, #20]
}
 80055be:	bf00      	nop
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bc80      	pop	{r7}
 80055c6:	4770      	bx	lr
 80055c8:	40012c00 	.word	0x40012c00
 80055cc:	40000400 	.word	0x40000400
 80055d0:	40000800 	.word	0x40000800

080055d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	f023 0201 	bic.w	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f023 0303 	bic.w	r3, r3, #3
 800560a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4313      	orrs	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f023 0302 	bic.w	r3, r3, #2
 800561c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	4313      	orrs	r3, r2
 8005626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a1c      	ldr	r2, [pc, #112]	; (800569c <TIM_OC1_SetConfig+0xc8>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d10c      	bne.n	800564a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f023 0308 	bic.w	r3, r3, #8
 8005636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4313      	orrs	r3, r2
 8005640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f023 0304 	bic.w	r3, r3, #4
 8005648:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a13      	ldr	r2, [pc, #76]	; (800569c <TIM_OC1_SetConfig+0xc8>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d111      	bne.n	8005676 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4313      	orrs	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	621a      	str	r2, [r3, #32]
}
 8005690:	bf00      	nop
 8005692:	371c      	adds	r7, #28
 8005694:	46bd      	mov	sp, r7
 8005696:	bc80      	pop	{r7}
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40012c00 	.word	0x40012c00

080056a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f023 0210 	bic.w	r2, r3, #16
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	021b      	lsls	r3, r3, #8
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f023 0320 	bic.w	r3, r3, #32
 80056ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a1d      	ldr	r2, [pc, #116]	; (8005770 <TIM_OC2_SetConfig+0xd0>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d10d      	bne.n	800571c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005706:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	011b      	lsls	r3, r3, #4
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	4313      	orrs	r3, r2
 8005712:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800571a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a14      	ldr	r2, [pc, #80]	; (8005770 <TIM_OC2_SetConfig+0xd0>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d113      	bne.n	800574c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800572a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005732:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	695b      	ldr	r3, [r3, #20]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	4313      	orrs	r3, r2
 800574a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	621a      	str	r2, [r3, #32]
}
 8005766:	bf00      	nop
 8005768:	371c      	adds	r7, #28
 800576a:	46bd      	mov	sp, r7
 800576c:	bc80      	pop	{r7}
 800576e:	4770      	bx	lr
 8005770:	40012c00 	.word	0x40012c00

08005774 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	69db      	ldr	r3, [r3, #28]
 800579a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f023 0303 	bic.w	r3, r3, #3
 80057aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	021b      	lsls	r3, r3, #8
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a1d      	ldr	r2, [pc, #116]	; (8005844 <TIM_OC3_SetConfig+0xd0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d10d      	bne.n	80057ee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	021b      	lsls	r3, r3, #8
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a14      	ldr	r2, [pc, #80]	; (8005844 <TIM_OC3_SetConfig+0xd0>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d113      	bne.n	800581e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005804:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4313      	orrs	r3, r2
 8005810:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	011b      	lsls	r3, r3, #4
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	4313      	orrs	r3, r2
 800581c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	697a      	ldr	r2, [r7, #20]
 8005836:	621a      	str	r2, [r3, #32]
}
 8005838:	bf00      	nop
 800583a:	371c      	adds	r7, #28
 800583c:	46bd      	mov	sp, r7
 800583e:	bc80      	pop	{r7}
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	40012c00 	.word	0x40012c00

08005848 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	69db      	ldr	r3, [r3, #28]
 800586e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800587e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005892:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	031b      	lsls	r3, r3, #12
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	4313      	orrs	r3, r2
 800589e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a0f      	ldr	r2, [pc, #60]	; (80058e0 <TIM_OC4_SetConfig+0x98>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d109      	bne.n	80058bc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	019b      	lsls	r3, r3, #6
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	621a      	str	r2, [r3, #32]
}
 80058d6:	bf00      	nop
 80058d8:	371c      	adds	r7, #28
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc80      	pop	{r7}
 80058de:	4770      	bx	lr
 80058e0:	40012c00 	.word	0x40012c00

080058e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d101      	bne.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058f8:	2302      	movs	r3, #2
 80058fa:	e046      	b.n	800598a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	4313      	orrs	r3, r2
 800592c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a16      	ldr	r2, [pc, #88]	; (8005994 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00e      	beq.n	800595e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005948:	d009      	beq.n	800595e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a12      	ldr	r2, [pc, #72]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d004      	beq.n	800595e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a10      	ldr	r2, [pc, #64]	; (800599c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d10c      	bne.n	8005978 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005964:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	4313      	orrs	r3, r2
 800596e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3714      	adds	r7, #20
 800598e:	46bd      	mov	sp, r7
 8005990:	bc80      	pop	{r7}
 8005992:	4770      	bx	lr
 8005994:	40012c00 	.word	0x40012c00
 8005998:	40000400 	.word	0x40000400
 800599c:	40000800 	.word	0x40000800

080059a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e03f      	b.n	8005a32 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fc fd84 	bl	80024d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2224      	movs	r2, #36	; 0x24
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6812      	ldr	r2, [r2, #0]
 80059dc:	68d2      	ldr	r2, [r2, #12]
 80059de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 fc25 	bl	8006234 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	6812      	ldr	r2, [r2, #0]
 80059f2:	6912      	ldr	r2, [r2, #16]
 80059f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	6812      	ldr	r2, [r2, #0]
 8005a02:	6952      	ldr	r2, [r2, #20]
 8005a04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6812      	ldr	r2, [r2, #0]
 8005a12:	68d2      	ldr	r2, [r2, #12]
 8005a14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2220      	movs	r2, #32
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2220      	movs	r2, #32
 8005a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b08a      	sub	sp, #40	; 0x28
 8005a3e:	af02      	add	r7, sp, #8
 8005a40:	60f8      	str	r0, [r7, #12]
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	603b      	str	r3, [r7, #0]
 8005a46:	4613      	mov	r3, r2
 8005a48:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b20      	cmp	r3, #32
 8005a58:	d17b      	bne.n	8005b52 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d002      	beq.n	8005a66 <HAL_UART_Transmit+0x2c>
 8005a60:	88fb      	ldrh	r3, [r7, #6]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e074      	b.n	8005b54 <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d101      	bne.n	8005a78 <HAL_UART_Transmit+0x3e>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e06d      	b.n	8005b54 <HAL_UART_Transmit+0x11a>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2221      	movs	r2, #33	; 0x21
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a8e:	f7fc fed7 	bl	8002840 <HAL_GetTick>
 8005a92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	88fa      	ldrh	r2, [r7, #6]
 8005a98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	88fa      	ldrh	r2, [r7, #6]
 8005a9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aa8:	d108      	bne.n	8005abc <HAL_UART_Transmit+0x82>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d104      	bne.n	8005abc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	61bb      	str	r3, [r7, #24]
 8005aba:	e003      	b.n	8005ac4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005acc:	e029      	b.n	8005b22 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	2180      	movs	r1, #128	; 0x80
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 fa11 	bl	8005f00 <UART_WaitOnFlagUntilTimeout>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d001      	beq.n	8005ae8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e035      	b.n	8005b54 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d10a      	bne.n	8005b04 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	8812      	ldrh	r2, [r2, #0]
 8005af6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005afa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	3302      	adds	r3, #2
 8005b00:	61bb      	str	r3, [r7, #24]
 8005b02:	e007      	b.n	8005b14 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	69fa      	ldr	r2, [r7, #28]
 8005b0a:	7812      	ldrb	r2, [r2, #0]
 8005b0c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	3301      	adds	r3, #1
 8005b12:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1d0      	bne.n	8005ace <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	2200      	movs	r2, #0
 8005b34:	2140      	movs	r1, #64	; 0x40
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 f9e2 	bl	8005f00 <UART_WaitOnFlagUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d001      	beq.n	8005b46 <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e006      	b.n	8005b54 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	e000      	b.n	8005b54 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8005b52:	2302      	movs	r3, #2
  }
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3720      	adds	r7, #32
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b08a      	sub	sp, #40	; 0x28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10d      	bne.n	8005bae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b94:	f003 0320 	and.w	r3, r3, #32
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d008      	beq.n	8005bae <HAL_UART_IRQHandler+0x52>
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	f003 0320 	and.w	r3, r3, #32
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fa9a 	bl	80060e0 <UART_Receive_IT>
      return;
 8005bac:	e17c      	b.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 80b1 	beq.w	8005d18 <HAL_UART_IRQHandler+0x1bc>
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d105      	bne.n	8005bcc <HAL_UART_IRQHandler+0x70>
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f000 80a6 	beq.w	8005d18 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <HAL_UART_IRQHandler+0x90>
 8005bd6:	6a3b      	ldr	r3, [r7, #32]
 8005bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d005      	beq.n	8005bec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be4:	f043 0201 	orr.w	r2, r3, #1
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bee:	f003 0304 	and.w	r3, r3, #4
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <HAL_UART_IRQHandler+0xb0>
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	f043 0202 	orr.w	r2, r3, #2
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <HAL_UART_IRQHandler+0xd0>
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d005      	beq.n	8005c2c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c24:	f043 0204 	orr.w	r2, r3, #4
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	f003 0308 	and.w	r3, r3, #8
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00f      	beq.n	8005c56 <HAL_UART_IRQHandler+0xfa>
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	f003 0320 	and.w	r3, r3, #32
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d104      	bne.n	8005c4a <HAL_UART_IRQHandler+0xee>
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	f003 0301 	and.w	r3, r3, #1
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d005      	beq.n	8005c56 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	f043 0208 	orr.w	r2, r3, #8
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f000 811f 	beq.w	8005e9e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c62:	f003 0320 	and.w	r3, r3, #32
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d007      	beq.n	8005c7a <HAL_UART_IRQHandler+0x11e>
 8005c6a:	6a3b      	ldr	r3, [r7, #32]
 8005c6c:	f003 0320 	and.w	r3, r3, #32
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d002      	beq.n	8005c7a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fa33 	bl	80060e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	bf14      	ite	ne
 8005c88:	2301      	movne	r3, #1
 8005c8a:	2300      	moveq	r3, #0
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d102      	bne.n	8005ca2 <HAL_UART_IRQHandler+0x146>
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d031      	beq.n	8005d06 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f976 	bl	8005f94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d023      	beq.n	8005cfe <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6812      	ldr	r2, [r2, #0]
 8005cbe:	6952      	ldr	r2, [r2, #20]
 8005cc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cc4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d013      	beq.n	8005cf6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd2:	4a77      	ldr	r2, [pc, #476]	; (8005eb0 <HAL_UART_IRQHandler+0x354>)
 8005cd4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7fd fc54 	bl	8003588 <HAL_DMA_Abort_IT>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d016      	beq.n	8005d14 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cf0:	4610      	mov	r0, r2
 8005cf2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf4:	e00e      	b.n	8005d14 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f8ee 	bl	8005ed8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cfc:	e00a      	b.n	8005d14 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f8ea 	bl	8005ed8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d04:	e006      	b.n	8005d14 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f8e6 	bl	8005ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005d12:	e0c4      	b.n	8005e9e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d14:	bf00      	nop
    return;
 8005d16:	e0c2      	b.n	8005e9e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	f040 80a1 	bne.w	8005e64 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d24:	f003 0310 	and.w	r3, r3, #16
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	f000 809b 	beq.w	8005e64 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005d2e:	6a3b      	ldr	r3, [r7, #32]
 8005d30:	f003 0310 	and.w	r3, r3, #16
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 8095 	beq.w	8005e64 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60fb      	str	r3, [r7, #12]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d04e      	beq.n	8005dfc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 8005d68:	8a7b      	ldrh	r3, [r7, #18]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 8099 	beq.w	8005ea2 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d74:	8a7a      	ldrh	r2, [r7, #18]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	f080 8093 	bcs.w	8005ea2 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	8a7a      	ldrh	r2, [r7, #18]
 8005d80:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d02b      	beq.n	8005de4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6812      	ldr	r2, [r2, #0]
 8005d94:	68d2      	ldr	r2, [r2, #12]
 8005d96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d9a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6812      	ldr	r2, [r2, #0]
 8005da4:	6952      	ldr	r2, [r2, #20]
 8005da6:	f022 0201 	bic.w	r2, r2, #1
 8005daa:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	6812      	ldr	r2, [r2, #0]
 8005db4:	6952      	ldr	r2, [r2, #20]
 8005db6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dba:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6812      	ldr	r2, [r2, #0]
 8005dd2:	68d2      	ldr	r2, [r2, #12]
 8005dd4:	f022 0210 	bic.w	r2, r2, #16
 8005dd8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fd fb97 	bl	8003512 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	4619      	mov	r1, r3
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f878 	bl	8005eea <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005dfa:	e052      	b.n	8005ea2 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d048      	beq.n	8005ea6 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005e14:	8a3b      	ldrh	r3, [r7, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d045      	beq.n	8005ea6 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	6812      	ldr	r2, [r2, #0]
 8005e22:	68d2      	ldr	r2, [r2, #12]
 8005e24:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005e28:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	6812      	ldr	r2, [r2, #0]
 8005e32:	6952      	ldr	r2, [r2, #20]
 8005e34:	f022 0201 	bic.w	r2, r2, #1
 8005e38:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	6812      	ldr	r2, [r2, #0]
 8005e50:	68d2      	ldr	r2, [r2, #12]
 8005e52:	f022 0210 	bic.w	r2, r2, #16
 8005e56:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e58:	8a3b      	ldrh	r3, [r7, #16]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f844 	bl	8005eea <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005e62:	e020      	b.n	8005ea6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d008      	beq.n	8005e80 <HAL_UART_IRQHandler+0x324>
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d003      	beq.n	8005e80 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 f8cb 	bl	8006014 <UART_Transmit_IT>
    return;
 8005e7e:	e013      	b.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00e      	beq.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
 8005e8a:	6a3b      	ldr	r3, [r7, #32]
 8005e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d009      	beq.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 f90b 	bl	80060b0 <UART_EndTransmit_IT>
    return;
 8005e9a:	bf00      	nop
 8005e9c:	e004      	b.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
    return;
 8005e9e:	bf00      	nop
 8005ea0:	e002      	b.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
      return;
 8005ea2:	bf00      	nop
 8005ea4:	e000      	b.n	8005ea8 <HAL_UART_IRQHandler+0x34c>
      return;
 8005ea6:	bf00      	nop
  }
}
 8005ea8:	3728      	adds	r7, #40	; 0x28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	08005fed 	.word	0x08005fed

08005eb4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ebc:	bf00      	nop
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bc80      	pop	{r7}
 8005ec4:	4770      	bx	lr

08005ec6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005ece:	bf00      	nop
 8005ed0:	370c      	adds	r7, #12
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bc80      	pop	{r7}
 8005ed6:	4770      	bx	lr

08005ed8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ee0:	bf00      	nop
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr

08005eea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b083      	sub	sp, #12
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ef6:	bf00      	nop
 8005ef8:	370c      	adds	r7, #12
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr

08005f00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	603b      	str	r3, [r7, #0]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f10:	e02c      	b.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f18:	d028      	beq.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d007      	beq.n	8005f30 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f20:	f7fc fc8e 	bl	8002840 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	1ad2      	subs	r2, r2, r3
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d91d      	bls.n	8005f6c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	6812      	ldr	r2, [r2, #0]
 8005f38:	68d2      	ldr	r2, [r2, #12]
 8005f3a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f3e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	6812      	ldr	r2, [r2, #0]
 8005f48:	6952      	ldr	r2, [r2, #20]
 8005f4a:	f022 0201 	bic.w	r2, r2, #1
 8005f4e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e00f      	b.n	8005f8c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	401a      	ands	r2, r3
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	bf0c      	ite	eq
 8005f7c:	2301      	moveq	r3, #1
 8005f7e:	2300      	movne	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	461a      	mov	r2, r3
 8005f84:	79fb      	ldrb	r3, [r7, #7]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d0c3      	beq.n	8005f12 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	6812      	ldr	r2, [r2, #0]
 8005fa4:	68d2      	ldr	r2, [r2, #12]
 8005fa6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005faa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	6812      	ldr	r2, [r2, #0]
 8005fb4:	6952      	ldr	r2, [r2, #20]
 8005fb6:	f022 0201 	bic.w	r2, r2, #1
 8005fba:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d107      	bne.n	8005fd4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	6812      	ldr	r2, [r2, #0]
 8005fcc:	68d2      	ldr	r2, [r2, #12]
 8005fce:	f022 0210 	bic.w	r2, r2, #16
 8005fd2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2220      	movs	r2, #32
 8005fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005fe2:	bf00      	nop
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bc80      	pop	{r7}
 8005fea:	4770      	bx	lr

08005fec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f7ff ff66 	bl	8005ed8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800600c:	bf00      	nop
 800600e:	3710      	adds	r7, #16
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b21      	cmp	r3, #33	; 0x21
 8006026:	d13d      	bne.n	80060a4 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006030:	d113      	bne.n	800605a <UART_Transmit_IT+0x46>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10f      	bne.n	800605a <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	8812      	ldrh	r2, [r2, #0]
 8006048:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800604c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	1c9a      	adds	r2, r3, #2
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	621a      	str	r2, [r3, #32]
 8006058:	e008      	b.n	800606c <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	1c58      	adds	r0, r3, #1
 8006064:	6879      	ldr	r1, [r7, #4]
 8006066:	6208      	str	r0, [r1, #32]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006070:	b29b      	uxth	r3, r3
 8006072:	3b01      	subs	r3, #1
 8006074:	b29b      	uxth	r3, r3
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	4619      	mov	r1, r3
 800607a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800607c:	2b00      	cmp	r3, #0
 800607e:	d10f      	bne.n	80060a0 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6812      	ldr	r2, [r2, #0]
 8006088:	68d2      	ldr	r2, [r2, #12]
 800608a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800608e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	6812      	ldr	r2, [r2, #0]
 8006098:	68d2      	ldr	r2, [r2, #12]
 800609a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800609e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e000      	b.n	80060a6 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 80060a4:	2302      	movs	r3, #2
  }
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bc80      	pop	{r7}
 80060ae:	4770      	bx	lr

080060b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6812      	ldr	r2, [r2, #0]
 80060c0:	68d2      	ldr	r2, [r2, #12]
 80060c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2220      	movs	r2, #32
 80060cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff feef 	bl	8005eb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	2b22      	cmp	r3, #34	; 0x22
 80060f2:	f040 8099 	bne.w	8006228 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060fe:	d117      	bne.n	8006130 <UART_Receive_IT+0x50>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d113      	bne.n	8006130 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006110:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	b29b      	uxth	r3, r3
 800611a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800611e:	b29a      	uxth	r2, r3
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006128:	1c9a      	adds	r2, r3, #2
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	629a      	str	r2, [r3, #40]	; 0x28
 800612e:	e026      	b.n	800617e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006134:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006136:	2300      	movs	r3, #0
 8006138:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006142:	d007      	beq.n	8006154 <UART_Receive_IT+0x74>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10a      	bne.n	8006162 <UART_Receive_IT+0x82>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d106      	bne.n	8006162 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	b2da      	uxtb	r2, r3
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	701a      	strb	r2, [r3, #0]
 8006160:	e008      	b.n	8006174 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	b2db      	uxtb	r3, r3
 800616a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800616e:	b2da      	uxtb	r2, r3
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006182:	b29b      	uxth	r3, r3
 8006184:	3b01      	subs	r3, #1
 8006186:	b29b      	uxth	r3, r3
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	4619      	mov	r1, r3
 800618c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800618e:	2b00      	cmp	r3, #0
 8006190:	d148      	bne.n	8006224 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	6812      	ldr	r2, [r2, #0]
 800619a:	68d2      	ldr	r2, [r2, #12]
 800619c:	f022 0220 	bic.w	r2, r2, #32
 80061a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	6812      	ldr	r2, [r2, #0]
 80061aa:	68d2      	ldr	r2, [r2, #12]
 80061ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	6812      	ldr	r2, [r2, #0]
 80061ba:	6952      	ldr	r2, [r2, #20]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2220      	movs	r2, #32
 80061c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d123      	bne.n	800621a <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6812      	ldr	r2, [r2, #0]
 80061e0:	68d2      	ldr	r2, [r2, #12]
 80061e2:	f022 0210 	bic.w	r2, r2, #16
 80061e6:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0310 	and.w	r3, r3, #16
 80061f2:	2b10      	cmp	r3, #16
 80061f4:	d10a      	bne.n	800620c <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061f6:	2300      	movs	r3, #0
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006210:	4619      	mov	r1, r3
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f7ff fe69 	bl	8005eea <HAL_UARTEx_RxEventCallback>
 8006218:	e002      	b.n	8006220 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7ff fe53 	bl	8005ec6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006220:	2300      	movs	r3, #0
 8006222:	e002      	b.n	800622a <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	e000      	b.n	800622a <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006228:	2302      	movs	r3, #2
  }
}
 800622a:	4618      	mov	r0, r3
 800622c:	3718      	adds	r7, #24
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
	...

08006234 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006234:	b590      	push	{r4, r7, lr}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	6812      	ldr	r2, [r2, #0]
 8006244:	6912      	ldr	r2, [r2, #16]
 8006246:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	68d2      	ldr	r2, [r2, #12]
 800624e:	430a      	orrs	r2, r1
 8006250:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	689a      	ldr	r2, [r3, #8]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	695b      	ldr	r3, [r3, #20]
 8006260:	4313      	orrs	r3, r2
 8006262:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006272:	f023 030c 	bic.w	r3, r3, #12
 8006276:	68b9      	ldr	r1, [r7, #8]
 8006278:	430b      	orrs	r3, r1
 800627a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	6812      	ldr	r2, [r2, #0]
 8006284:	6952      	ldr	r2, [r2, #20]
 8006286:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	6992      	ldr	r2, [r2, #24]
 800628e:	430a      	orrs	r2, r1
 8006290:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a2c      	ldr	r2, [pc, #176]	; (8006348 <UART_SetConfig+0x114>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d103      	bne.n	80062a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800629c:	f7fe fe86 	bl	8004fac <HAL_RCC_GetPCLK2Freq>
 80062a0:	60f8      	str	r0, [r7, #12]
 80062a2:	e002      	b.n	80062aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80062a4:	f7fe fe6e 	bl	8004f84 <HAL_RCC_GetPCLK1Freq>
 80062a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6819      	ldr	r1, [r3, #0]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	4613      	mov	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	009a      	lsls	r2, r3, #2
 80062b8:	441a      	add	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c4:	4a21      	ldr	r2, [pc, #132]	; (800634c <UART_SetConfig+0x118>)
 80062c6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	0118      	lsls	r0, r3, #4
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	4613      	mov	r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	4413      	add	r3, r2
 80062d6:	009a      	lsls	r2, r3, #2
 80062d8:	441a      	add	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80062e4:	4b19      	ldr	r3, [pc, #100]	; (800634c <UART_SetConfig+0x118>)
 80062e6:	fba3 4302 	umull	r4, r3, r3, r2
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	2464      	movs	r4, #100	; 0x64
 80062ee:	fb04 f303 	mul.w	r3, r4, r3
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	011b      	lsls	r3, r3, #4
 80062f6:	3332      	adds	r3, #50	; 0x32
 80062f8:	4a14      	ldr	r2, [pc, #80]	; (800634c <UART_SetConfig+0x118>)
 80062fa:	fba2 2303 	umull	r2, r3, r2, r3
 80062fe:	095b      	lsrs	r3, r3, #5
 8006300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006304:	4418      	add	r0, r3
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	4613      	mov	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	009a      	lsls	r2, r3, #2
 8006310:	441a      	add	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	fbb2 f2f3 	udiv	r2, r2, r3
 800631c:	4b0b      	ldr	r3, [pc, #44]	; (800634c <UART_SetConfig+0x118>)
 800631e:	fba3 4302 	umull	r4, r3, r3, r2
 8006322:	095b      	lsrs	r3, r3, #5
 8006324:	2464      	movs	r4, #100	; 0x64
 8006326:	fb04 f303 	mul.w	r3, r4, r3
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	011b      	lsls	r3, r3, #4
 800632e:	3332      	adds	r3, #50	; 0x32
 8006330:	4a06      	ldr	r2, [pc, #24]	; (800634c <UART_SetConfig+0x118>)
 8006332:	fba2 2303 	umull	r2, r3, r2, r3
 8006336:	095b      	lsrs	r3, r3, #5
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	4403      	add	r3, r0
 800633e:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8006340:	bf00      	nop
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	bd90      	pop	{r4, r7, pc}
 8006348:	40013800 	.word	0x40013800
 800634c:	51eb851f 	.word	0x51eb851f

08006350 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006350:	480c      	ldr	r0, [pc, #48]	; (8006384 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006352:	490d      	ldr	r1, [pc, #52]	; (8006388 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006354:	4a0d      	ldr	r2, [pc, #52]	; (800638c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006358:	e002      	b.n	8006360 <LoopCopyDataInit>

0800635a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800635a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800635c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800635e:	3304      	adds	r3, #4

08006360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006364:	d3f9      	bcc.n	800635a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006366:	4a0a      	ldr	r2, [pc, #40]	; (8006390 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006368:	4c0a      	ldr	r4, [pc, #40]	; (8006394 <LoopFillZerobss+0x22>)
  movs r3, #0
 800636a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800636c:	e001      	b.n	8006372 <LoopFillZerobss>

0800636e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800636e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006370:	3204      	adds	r2, #4

08006372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006374:	d3fb      	bcc.n	800636e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006376:	f7fc fa05 	bl	8002784 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800637a:	f000 f815 	bl	80063a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800637e:	f7fb faa3 	bl	80018c8 <main>
  bx lr
 8006382:	4770      	bx	lr
  ldr r0, =_sdata
 8006384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006388:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800638c:	08008f90 	.word	0x08008f90
  ldr r2, =_sbss
 8006390:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8006394:	20000458 	.word	0x20000458

08006398 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006398:	e7fe      	b.n	8006398 <ADC1_2_IRQHandler>
	...

0800639c <__errno>:
 800639c:	4b01      	ldr	r3, [pc, #4]	; (80063a4 <__errno+0x8>)
 800639e:	6818      	ldr	r0, [r3, #0]
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	2000000c 	.word	0x2000000c

080063a8 <__libc_init_array>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	2500      	movs	r5, #0
 80063ac:	4e0c      	ldr	r6, [pc, #48]	; (80063e0 <__libc_init_array+0x38>)
 80063ae:	4c0d      	ldr	r4, [pc, #52]	; (80063e4 <__libc_init_array+0x3c>)
 80063b0:	1ba4      	subs	r4, r4, r6
 80063b2:	10a4      	asrs	r4, r4, #2
 80063b4:	42a5      	cmp	r5, r4
 80063b6:	d109      	bne.n	80063cc <__libc_init_array+0x24>
 80063b8:	f002 fbd6 	bl	8008b68 <_init>
 80063bc:	2500      	movs	r5, #0
 80063be:	4e0a      	ldr	r6, [pc, #40]	; (80063e8 <__libc_init_array+0x40>)
 80063c0:	4c0a      	ldr	r4, [pc, #40]	; (80063ec <__libc_init_array+0x44>)
 80063c2:	1ba4      	subs	r4, r4, r6
 80063c4:	10a4      	asrs	r4, r4, #2
 80063c6:	42a5      	cmp	r5, r4
 80063c8:	d105      	bne.n	80063d6 <__libc_init_array+0x2e>
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
 80063cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063d0:	4798      	blx	r3
 80063d2:	3501      	adds	r5, #1
 80063d4:	e7ee      	b.n	80063b4 <__libc_init_array+0xc>
 80063d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063da:	4798      	blx	r3
 80063dc:	3501      	adds	r5, #1
 80063de:	e7f2      	b.n	80063c6 <__libc_init_array+0x1e>
 80063e0:	08008f88 	.word	0x08008f88
 80063e4:	08008f88 	.word	0x08008f88
 80063e8:	08008f88 	.word	0x08008f88
 80063ec:	08008f8c 	.word	0x08008f8c

080063f0 <memset>:
 80063f0:	4603      	mov	r3, r0
 80063f2:	4402      	add	r2, r0
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d100      	bne.n	80063fa <memset+0xa>
 80063f8:	4770      	bx	lr
 80063fa:	f803 1b01 	strb.w	r1, [r3], #1
 80063fe:	e7f9      	b.n	80063f4 <memset+0x4>

08006400 <__cvt>:
 8006400:	2b00      	cmp	r3, #0
 8006402:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006406:	461e      	mov	r6, r3
 8006408:	bfbb      	ittet	lt
 800640a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800640e:	461e      	movlt	r6, r3
 8006410:	2300      	movge	r3, #0
 8006412:	232d      	movlt	r3, #45	; 0x2d
 8006414:	b088      	sub	sp, #32
 8006416:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006418:	9912      	ldr	r1, [sp, #72]	; 0x48
 800641a:	f027 0720 	bic.w	r7, r7, #32
 800641e:	2f46      	cmp	r7, #70	; 0x46
 8006420:	4614      	mov	r4, r2
 8006422:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006424:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006428:	700b      	strb	r3, [r1, #0]
 800642a:	d004      	beq.n	8006436 <__cvt+0x36>
 800642c:	2f45      	cmp	r7, #69	; 0x45
 800642e:	d100      	bne.n	8006432 <__cvt+0x32>
 8006430:	3501      	adds	r5, #1
 8006432:	2302      	movs	r3, #2
 8006434:	e000      	b.n	8006438 <__cvt+0x38>
 8006436:	2303      	movs	r3, #3
 8006438:	aa07      	add	r2, sp, #28
 800643a:	9204      	str	r2, [sp, #16]
 800643c:	aa06      	add	r2, sp, #24
 800643e:	9203      	str	r2, [sp, #12]
 8006440:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 8006444:	4622      	mov	r2, r4
 8006446:	4633      	mov	r3, r6
 8006448:	f000 fe06 	bl	8007058 <_dtoa_r>
 800644c:	2f47      	cmp	r7, #71	; 0x47
 800644e:	4680      	mov	r8, r0
 8006450:	d102      	bne.n	8006458 <__cvt+0x58>
 8006452:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006454:	07db      	lsls	r3, r3, #31
 8006456:	d526      	bpl.n	80064a6 <__cvt+0xa6>
 8006458:	2f46      	cmp	r7, #70	; 0x46
 800645a:	eb08 0905 	add.w	r9, r8, r5
 800645e:	d111      	bne.n	8006484 <__cvt+0x84>
 8006460:	f898 3000 	ldrb.w	r3, [r8]
 8006464:	2b30      	cmp	r3, #48	; 0x30
 8006466:	d10a      	bne.n	800647e <__cvt+0x7e>
 8006468:	2200      	movs	r2, #0
 800646a:	2300      	movs	r3, #0
 800646c:	4620      	mov	r0, r4
 800646e:	4631      	mov	r1, r6
 8006470:	f7fa fa96 	bl	80009a0 <__aeabi_dcmpeq>
 8006474:	b918      	cbnz	r0, 800647e <__cvt+0x7e>
 8006476:	f1c5 0501 	rsb	r5, r5, #1
 800647a:	f8ca 5000 	str.w	r5, [sl]
 800647e:	f8da 3000 	ldr.w	r3, [sl]
 8006482:	4499      	add	r9, r3
 8006484:	2200      	movs	r2, #0
 8006486:	2300      	movs	r3, #0
 8006488:	4620      	mov	r0, r4
 800648a:	4631      	mov	r1, r6
 800648c:	f7fa fa88 	bl	80009a0 <__aeabi_dcmpeq>
 8006490:	b938      	cbnz	r0, 80064a2 <__cvt+0xa2>
 8006492:	2230      	movs	r2, #48	; 0x30
 8006494:	9b07      	ldr	r3, [sp, #28]
 8006496:	4599      	cmp	r9, r3
 8006498:	d905      	bls.n	80064a6 <__cvt+0xa6>
 800649a:	1c59      	adds	r1, r3, #1
 800649c:	9107      	str	r1, [sp, #28]
 800649e:	701a      	strb	r2, [r3, #0]
 80064a0:	e7f8      	b.n	8006494 <__cvt+0x94>
 80064a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80064a6:	4640      	mov	r0, r8
 80064a8:	9b07      	ldr	r3, [sp, #28]
 80064aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80064ac:	eba3 0308 	sub.w	r3, r3, r8
 80064b0:	6013      	str	r3, [r2, #0]
 80064b2:	b008      	add	sp, #32
 80064b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080064b8 <__exponent>:
 80064b8:	4603      	mov	r3, r0
 80064ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064bc:	2900      	cmp	r1, #0
 80064be:	f803 2b02 	strb.w	r2, [r3], #2
 80064c2:	bfb6      	itet	lt
 80064c4:	222d      	movlt	r2, #45	; 0x2d
 80064c6:	222b      	movge	r2, #43	; 0x2b
 80064c8:	4249      	neglt	r1, r1
 80064ca:	2909      	cmp	r1, #9
 80064cc:	7042      	strb	r2, [r0, #1]
 80064ce:	dd21      	ble.n	8006514 <__exponent+0x5c>
 80064d0:	f10d 0207 	add.w	r2, sp, #7
 80064d4:	4617      	mov	r7, r2
 80064d6:	260a      	movs	r6, #10
 80064d8:	fb91 f5f6 	sdiv	r5, r1, r6
 80064dc:	fb06 1115 	mls	r1, r6, r5, r1
 80064e0:	2d09      	cmp	r5, #9
 80064e2:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80064e6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80064ea:	f102 34ff 	add.w	r4, r2, #4294967295
 80064ee:	4629      	mov	r1, r5
 80064f0:	dc09      	bgt.n	8006506 <__exponent+0x4e>
 80064f2:	3130      	adds	r1, #48	; 0x30
 80064f4:	3a02      	subs	r2, #2
 80064f6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80064fa:	42ba      	cmp	r2, r7
 80064fc:	461c      	mov	r4, r3
 80064fe:	d304      	bcc.n	800650a <__exponent+0x52>
 8006500:	1a20      	subs	r0, r4, r0
 8006502:	b003      	add	sp, #12
 8006504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006506:	4622      	mov	r2, r4
 8006508:	e7e6      	b.n	80064d8 <__exponent+0x20>
 800650a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800650e:	f803 1b01 	strb.w	r1, [r3], #1
 8006512:	e7f2      	b.n	80064fa <__exponent+0x42>
 8006514:	2230      	movs	r2, #48	; 0x30
 8006516:	461c      	mov	r4, r3
 8006518:	4411      	add	r1, r2
 800651a:	f804 2b02 	strb.w	r2, [r4], #2
 800651e:	7059      	strb	r1, [r3, #1]
 8006520:	e7ee      	b.n	8006500 <__exponent+0x48>
	...

08006524 <_printf_float>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	b091      	sub	sp, #68	; 0x44
 800652a:	460c      	mov	r4, r1
 800652c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800652e:	4693      	mov	fp, r2
 8006530:	461e      	mov	r6, r3
 8006532:	4605      	mov	r5, r0
 8006534:	f001 fce0 	bl	8007ef8 <_localeconv_r>
 8006538:	6803      	ldr	r3, [r0, #0]
 800653a:	4618      	mov	r0, r3
 800653c:	9309      	str	r3, [sp, #36]	; 0x24
 800653e:	f7f9 fe07 	bl	8000150 <strlen>
 8006542:	2300      	movs	r3, #0
 8006544:	930e      	str	r3, [sp, #56]	; 0x38
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	900a      	str	r0, [sp, #40]	; 0x28
 800654a:	3307      	adds	r3, #7
 800654c:	f023 0307 	bic.w	r3, r3, #7
 8006550:	f103 0208 	add.w	r2, r3, #8
 8006554:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006558:	f8d4 a000 	ldr.w	sl, [r4]
 800655c:	603a      	str	r2, [r7, #0]
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006566:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 800656a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 800656c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006570:	930b      	str	r3, [sp, #44]	; 0x2c
 8006572:	f04f 32ff 	mov.w	r2, #4294967295
 8006576:	4ba6      	ldr	r3, [pc, #664]	; (8006810 <_printf_float+0x2ec>)
 8006578:	4638      	mov	r0, r7
 800657a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800657c:	f7fa fa42 	bl	8000a04 <__aeabi_dcmpun>
 8006580:	2800      	cmp	r0, #0
 8006582:	f040 81f7 	bne.w	8006974 <_printf_float+0x450>
 8006586:	f04f 32ff 	mov.w	r2, #4294967295
 800658a:	4ba1      	ldr	r3, [pc, #644]	; (8006810 <_printf_float+0x2ec>)
 800658c:	4638      	mov	r0, r7
 800658e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006590:	f7fa fa1a 	bl	80009c8 <__aeabi_dcmple>
 8006594:	2800      	cmp	r0, #0
 8006596:	f040 81ed 	bne.w	8006974 <_printf_float+0x450>
 800659a:	2200      	movs	r2, #0
 800659c:	2300      	movs	r3, #0
 800659e:	4638      	mov	r0, r7
 80065a0:	4649      	mov	r1, r9
 80065a2:	f7fa fa07 	bl	80009b4 <__aeabi_dcmplt>
 80065a6:	b110      	cbz	r0, 80065ae <_printf_float+0x8a>
 80065a8:	232d      	movs	r3, #45	; 0x2d
 80065aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ae:	4b99      	ldr	r3, [pc, #612]	; (8006814 <_printf_float+0x2f0>)
 80065b0:	4f99      	ldr	r7, [pc, #612]	; (8006818 <_printf_float+0x2f4>)
 80065b2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065b6:	bf98      	it	ls
 80065b8:	461f      	movls	r7, r3
 80065ba:	2303      	movs	r3, #3
 80065bc:	f04f 0900 	mov.w	r9, #0
 80065c0:	6123      	str	r3, [r4, #16]
 80065c2:	f02a 0304 	bic.w	r3, sl, #4
 80065c6:	6023      	str	r3, [r4, #0]
 80065c8:	9600      	str	r6, [sp, #0]
 80065ca:	465b      	mov	r3, fp
 80065cc:	aa0f      	add	r2, sp, #60	; 0x3c
 80065ce:	4621      	mov	r1, r4
 80065d0:	4628      	mov	r0, r5
 80065d2:	f000 f9df 	bl	8006994 <_printf_common>
 80065d6:	3001      	adds	r0, #1
 80065d8:	f040 809a 	bne.w	8006710 <_printf_float+0x1ec>
 80065dc:	f04f 30ff 	mov.w	r0, #4294967295
 80065e0:	b011      	add	sp, #68	; 0x44
 80065e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e6:	6862      	ldr	r2, [r4, #4]
 80065e8:	a80e      	add	r0, sp, #56	; 0x38
 80065ea:	1c53      	adds	r3, r2, #1
 80065ec:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 80065f0:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 80065f4:	d141      	bne.n	800667a <_printf_float+0x156>
 80065f6:	2206      	movs	r2, #6
 80065f8:	6062      	str	r2, [r4, #4]
 80065fa:	2100      	movs	r1, #0
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	9301      	str	r3, [sp, #4]
 8006600:	6863      	ldr	r3, [r4, #4]
 8006602:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006606:	9005      	str	r0, [sp, #20]
 8006608:	9202      	str	r2, [sp, #8]
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	463a      	mov	r2, r7
 800660e:	464b      	mov	r3, r9
 8006610:	9106      	str	r1, [sp, #24]
 8006612:	f8cd 8010 	str.w	r8, [sp, #16]
 8006616:	f8cd e00c 	str.w	lr, [sp, #12]
 800661a:	4628      	mov	r0, r5
 800661c:	f7ff fef0 	bl	8006400 <__cvt>
 8006620:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006624:	2b47      	cmp	r3, #71	; 0x47
 8006626:	4607      	mov	r7, r0
 8006628:	d109      	bne.n	800663e <_printf_float+0x11a>
 800662a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800662c:	1cd8      	adds	r0, r3, #3
 800662e:	db02      	blt.n	8006636 <_printf_float+0x112>
 8006630:	6862      	ldr	r2, [r4, #4]
 8006632:	4293      	cmp	r3, r2
 8006634:	dd59      	ble.n	80066ea <_printf_float+0x1c6>
 8006636:	f1a8 0802 	sub.w	r8, r8, #2
 800663a:	fa5f f888 	uxtb.w	r8, r8
 800663e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006642:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006644:	d836      	bhi.n	80066b4 <_printf_float+0x190>
 8006646:	3901      	subs	r1, #1
 8006648:	4642      	mov	r2, r8
 800664a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800664e:	910d      	str	r1, [sp, #52]	; 0x34
 8006650:	f7ff ff32 	bl	80064b8 <__exponent>
 8006654:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006656:	4681      	mov	r9, r0
 8006658:	1883      	adds	r3, r0, r2
 800665a:	2a01      	cmp	r2, #1
 800665c:	6123      	str	r3, [r4, #16]
 800665e:	dc02      	bgt.n	8006666 <_printf_float+0x142>
 8006660:	6822      	ldr	r2, [r4, #0]
 8006662:	07d1      	lsls	r1, r2, #31
 8006664:	d501      	bpl.n	800666a <_printf_float+0x146>
 8006666:	3301      	adds	r3, #1
 8006668:	6123      	str	r3, [r4, #16]
 800666a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800666e:	2b00      	cmp	r3, #0
 8006670:	d0aa      	beq.n	80065c8 <_printf_float+0xa4>
 8006672:	232d      	movs	r3, #45	; 0x2d
 8006674:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006678:	e7a6      	b.n	80065c8 <_printf_float+0xa4>
 800667a:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800667e:	d002      	beq.n	8006686 <_printf_float+0x162>
 8006680:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006684:	d1b9      	bne.n	80065fa <_printf_float+0xd6>
 8006686:	b19a      	cbz	r2, 80066b0 <_printf_float+0x18c>
 8006688:	2100      	movs	r1, #0
 800668a:	9106      	str	r1, [sp, #24]
 800668c:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8006690:	e88d 000c 	stmia.w	sp, {r2, r3}
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	9005      	str	r0, [sp, #20]
 8006698:	463a      	mov	r2, r7
 800669a:	f8cd 8010 	str.w	r8, [sp, #16]
 800669e:	f8cd e00c 	str.w	lr, [sp, #12]
 80066a2:	9102      	str	r1, [sp, #8]
 80066a4:	464b      	mov	r3, r9
 80066a6:	4628      	mov	r0, r5
 80066a8:	f7ff feaa 	bl	8006400 <__cvt>
 80066ac:	4607      	mov	r7, r0
 80066ae:	e7bc      	b.n	800662a <_printf_float+0x106>
 80066b0:	2201      	movs	r2, #1
 80066b2:	e7a1      	b.n	80065f8 <_printf_float+0xd4>
 80066b4:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80066b8:	d119      	bne.n	80066ee <_printf_float+0x1ca>
 80066ba:	2900      	cmp	r1, #0
 80066bc:	6863      	ldr	r3, [r4, #4]
 80066be:	dd0c      	ble.n	80066da <_printf_float+0x1b6>
 80066c0:	6121      	str	r1, [r4, #16]
 80066c2:	b913      	cbnz	r3, 80066ca <_printf_float+0x1a6>
 80066c4:	6822      	ldr	r2, [r4, #0]
 80066c6:	07d2      	lsls	r2, r2, #31
 80066c8:	d502      	bpl.n	80066d0 <_printf_float+0x1ac>
 80066ca:	3301      	adds	r3, #1
 80066cc:	440b      	add	r3, r1
 80066ce:	6123      	str	r3, [r4, #16]
 80066d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066d2:	f04f 0900 	mov.w	r9, #0
 80066d6:	65a3      	str	r3, [r4, #88]	; 0x58
 80066d8:	e7c7      	b.n	800666a <_printf_float+0x146>
 80066da:	b913      	cbnz	r3, 80066e2 <_printf_float+0x1be>
 80066dc:	6822      	ldr	r2, [r4, #0]
 80066de:	07d0      	lsls	r0, r2, #31
 80066e0:	d501      	bpl.n	80066e6 <_printf_float+0x1c2>
 80066e2:	3302      	adds	r3, #2
 80066e4:	e7f3      	b.n	80066ce <_printf_float+0x1aa>
 80066e6:	2301      	movs	r3, #1
 80066e8:	e7f1      	b.n	80066ce <_printf_float+0x1aa>
 80066ea:	f04f 0867 	mov.w	r8, #103	; 0x67
 80066ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066f2:	4293      	cmp	r3, r2
 80066f4:	db05      	blt.n	8006702 <_printf_float+0x1de>
 80066f6:	6822      	ldr	r2, [r4, #0]
 80066f8:	6123      	str	r3, [r4, #16]
 80066fa:	07d1      	lsls	r1, r2, #31
 80066fc:	d5e8      	bpl.n	80066d0 <_printf_float+0x1ac>
 80066fe:	3301      	adds	r3, #1
 8006700:	e7e5      	b.n	80066ce <_printf_float+0x1aa>
 8006702:	2b00      	cmp	r3, #0
 8006704:	bfcc      	ite	gt
 8006706:	2301      	movgt	r3, #1
 8006708:	f1c3 0302 	rsble	r3, r3, #2
 800670c:	4413      	add	r3, r2
 800670e:	e7de      	b.n	80066ce <_printf_float+0x1aa>
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	055a      	lsls	r2, r3, #21
 8006714:	d407      	bmi.n	8006726 <_printf_float+0x202>
 8006716:	6923      	ldr	r3, [r4, #16]
 8006718:	463a      	mov	r2, r7
 800671a:	4659      	mov	r1, fp
 800671c:	4628      	mov	r0, r5
 800671e:	47b0      	blx	r6
 8006720:	3001      	adds	r0, #1
 8006722:	d12a      	bne.n	800677a <_printf_float+0x256>
 8006724:	e75a      	b.n	80065dc <_printf_float+0xb8>
 8006726:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800672a:	f240 80dc 	bls.w	80068e6 <_printf_float+0x3c2>
 800672e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006732:	2200      	movs	r2, #0
 8006734:	2300      	movs	r3, #0
 8006736:	f7fa f933 	bl	80009a0 <__aeabi_dcmpeq>
 800673a:	2800      	cmp	r0, #0
 800673c:	d039      	beq.n	80067b2 <_printf_float+0x28e>
 800673e:	2301      	movs	r3, #1
 8006740:	4a36      	ldr	r2, [pc, #216]	; (800681c <_printf_float+0x2f8>)
 8006742:	4659      	mov	r1, fp
 8006744:	4628      	mov	r0, r5
 8006746:	47b0      	blx	r6
 8006748:	3001      	adds	r0, #1
 800674a:	f43f af47 	beq.w	80065dc <_printf_float+0xb8>
 800674e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006750:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006752:	429a      	cmp	r2, r3
 8006754:	db02      	blt.n	800675c <_printf_float+0x238>
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	07d8      	lsls	r0, r3, #31
 800675a:	d50e      	bpl.n	800677a <_printf_float+0x256>
 800675c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800675e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006760:	4659      	mov	r1, fp
 8006762:	4628      	mov	r0, r5
 8006764:	47b0      	blx	r6
 8006766:	3001      	adds	r0, #1
 8006768:	f43f af38 	beq.w	80065dc <_printf_float+0xb8>
 800676c:	2700      	movs	r7, #0
 800676e:	f104 081a 	add.w	r8, r4, #26
 8006772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006774:	3b01      	subs	r3, #1
 8006776:	429f      	cmp	r7, r3
 8006778:	db11      	blt.n	800679e <_printf_float+0x27a>
 800677a:	6823      	ldr	r3, [r4, #0]
 800677c:	079f      	lsls	r7, r3, #30
 800677e:	d508      	bpl.n	8006792 <_printf_float+0x26e>
 8006780:	2700      	movs	r7, #0
 8006782:	f104 0819 	add.w	r8, r4, #25
 8006786:	68e3      	ldr	r3, [r4, #12]
 8006788:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800678a:	1a9b      	subs	r3, r3, r2
 800678c:	429f      	cmp	r7, r3
 800678e:	f2c0 80e7 	blt.w	8006960 <_printf_float+0x43c>
 8006792:	68e0      	ldr	r0, [r4, #12]
 8006794:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006796:	4298      	cmp	r0, r3
 8006798:	bfb8      	it	lt
 800679a:	4618      	movlt	r0, r3
 800679c:	e720      	b.n	80065e0 <_printf_float+0xbc>
 800679e:	2301      	movs	r3, #1
 80067a0:	4642      	mov	r2, r8
 80067a2:	4659      	mov	r1, fp
 80067a4:	4628      	mov	r0, r5
 80067a6:	47b0      	blx	r6
 80067a8:	3001      	adds	r0, #1
 80067aa:	f43f af17 	beq.w	80065dc <_printf_float+0xb8>
 80067ae:	3701      	adds	r7, #1
 80067b0:	e7df      	b.n	8006772 <_printf_float+0x24e>
 80067b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	dc33      	bgt.n	8006820 <_printf_float+0x2fc>
 80067b8:	2301      	movs	r3, #1
 80067ba:	4a18      	ldr	r2, [pc, #96]	; (800681c <_printf_float+0x2f8>)
 80067bc:	4659      	mov	r1, fp
 80067be:	4628      	mov	r0, r5
 80067c0:	47b0      	blx	r6
 80067c2:	3001      	adds	r0, #1
 80067c4:	f43f af0a 	beq.w	80065dc <_printf_float+0xb8>
 80067c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067ca:	b923      	cbnz	r3, 80067d6 <_printf_float+0x2b2>
 80067cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067ce:	b913      	cbnz	r3, 80067d6 <_printf_float+0x2b2>
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	07d9      	lsls	r1, r3, #31
 80067d4:	d5d1      	bpl.n	800677a <_printf_float+0x256>
 80067d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067da:	4659      	mov	r1, fp
 80067dc:	4628      	mov	r0, r5
 80067de:	47b0      	blx	r6
 80067e0:	3001      	adds	r0, #1
 80067e2:	f43f aefb 	beq.w	80065dc <_printf_float+0xb8>
 80067e6:	f04f 0800 	mov.w	r8, #0
 80067ea:	f104 091a 	add.w	r9, r4, #26
 80067ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067f0:	425b      	negs	r3, r3
 80067f2:	4598      	cmp	r8, r3
 80067f4:	db01      	blt.n	80067fa <_printf_float+0x2d6>
 80067f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067f8:	e78e      	b.n	8006718 <_printf_float+0x1f4>
 80067fa:	2301      	movs	r3, #1
 80067fc:	464a      	mov	r2, r9
 80067fe:	4659      	mov	r1, fp
 8006800:	4628      	mov	r0, r5
 8006802:	47b0      	blx	r6
 8006804:	3001      	adds	r0, #1
 8006806:	f43f aee9 	beq.w	80065dc <_printf_float+0xb8>
 800680a:	f108 0801 	add.w	r8, r8, #1
 800680e:	e7ee      	b.n	80067ee <_printf_float+0x2ca>
 8006810:	7fefffff 	.word	0x7fefffff
 8006814:	08008cc8 	.word	0x08008cc8
 8006818:	08008ccc 	.word	0x08008ccc
 800681c:	08008cd8 	.word	0x08008cd8
 8006820:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006822:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006824:	429a      	cmp	r2, r3
 8006826:	bfa8      	it	ge
 8006828:	461a      	movge	r2, r3
 800682a:	2a00      	cmp	r2, #0
 800682c:	4690      	mov	r8, r2
 800682e:	dc36      	bgt.n	800689e <_printf_float+0x37a>
 8006830:	f04f 0a00 	mov.w	sl, #0
 8006834:	f104 031a 	add.w	r3, r4, #26
 8006838:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800683c:	930b      	str	r3, [sp, #44]	; 0x2c
 800683e:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8006842:	eba9 0308 	sub.w	r3, r9, r8
 8006846:	459a      	cmp	sl, r3
 8006848:	db31      	blt.n	80068ae <_printf_float+0x38a>
 800684a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800684c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800684e:	429a      	cmp	r2, r3
 8006850:	db38      	blt.n	80068c4 <_printf_float+0x3a0>
 8006852:	6823      	ldr	r3, [r4, #0]
 8006854:	07da      	lsls	r2, r3, #31
 8006856:	d435      	bmi.n	80068c4 <_printf_float+0x3a0>
 8006858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800685a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800685c:	eba3 0209 	sub.w	r2, r3, r9
 8006860:	eba3 0801 	sub.w	r8, r3, r1
 8006864:	4590      	cmp	r8, r2
 8006866:	bfa8      	it	ge
 8006868:	4690      	movge	r8, r2
 800686a:	f1b8 0f00 	cmp.w	r8, #0
 800686e:	dc31      	bgt.n	80068d4 <_printf_float+0x3b0>
 8006870:	2700      	movs	r7, #0
 8006872:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8006876:	f104 091a 	add.w	r9, r4, #26
 800687a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800687c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800687e:	1a9b      	subs	r3, r3, r2
 8006880:	eba3 0308 	sub.w	r3, r3, r8
 8006884:	429f      	cmp	r7, r3
 8006886:	f6bf af78 	bge.w	800677a <_printf_float+0x256>
 800688a:	2301      	movs	r3, #1
 800688c:	464a      	mov	r2, r9
 800688e:	4659      	mov	r1, fp
 8006890:	4628      	mov	r0, r5
 8006892:	47b0      	blx	r6
 8006894:	3001      	adds	r0, #1
 8006896:	f43f aea1 	beq.w	80065dc <_printf_float+0xb8>
 800689a:	3701      	adds	r7, #1
 800689c:	e7ed      	b.n	800687a <_printf_float+0x356>
 800689e:	4613      	mov	r3, r2
 80068a0:	4659      	mov	r1, fp
 80068a2:	463a      	mov	r2, r7
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b0      	blx	r6
 80068a8:	3001      	adds	r0, #1
 80068aa:	d1c1      	bne.n	8006830 <_printf_float+0x30c>
 80068ac:	e696      	b.n	80065dc <_printf_float+0xb8>
 80068ae:	2301      	movs	r3, #1
 80068b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068b2:	4659      	mov	r1, fp
 80068b4:	4628      	mov	r0, r5
 80068b6:	47b0      	blx	r6
 80068b8:	3001      	adds	r0, #1
 80068ba:	f43f ae8f 	beq.w	80065dc <_printf_float+0xb8>
 80068be:	f10a 0a01 	add.w	sl, sl, #1
 80068c2:	e7bc      	b.n	800683e <_printf_float+0x31a>
 80068c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068c8:	4659      	mov	r1, fp
 80068ca:	4628      	mov	r0, r5
 80068cc:	47b0      	blx	r6
 80068ce:	3001      	adds	r0, #1
 80068d0:	d1c2      	bne.n	8006858 <_printf_float+0x334>
 80068d2:	e683      	b.n	80065dc <_printf_float+0xb8>
 80068d4:	4643      	mov	r3, r8
 80068d6:	eb07 0209 	add.w	r2, r7, r9
 80068da:	4659      	mov	r1, fp
 80068dc:	4628      	mov	r0, r5
 80068de:	47b0      	blx	r6
 80068e0:	3001      	adds	r0, #1
 80068e2:	d1c5      	bne.n	8006870 <_printf_float+0x34c>
 80068e4:	e67a      	b.n	80065dc <_printf_float+0xb8>
 80068e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068e8:	2a01      	cmp	r2, #1
 80068ea:	dc01      	bgt.n	80068f0 <_printf_float+0x3cc>
 80068ec:	07db      	lsls	r3, r3, #31
 80068ee:	d534      	bpl.n	800695a <_printf_float+0x436>
 80068f0:	2301      	movs	r3, #1
 80068f2:	463a      	mov	r2, r7
 80068f4:	4659      	mov	r1, fp
 80068f6:	4628      	mov	r0, r5
 80068f8:	47b0      	blx	r6
 80068fa:	3001      	adds	r0, #1
 80068fc:	f43f ae6e 	beq.w	80065dc <_printf_float+0xb8>
 8006900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006902:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006904:	4659      	mov	r1, fp
 8006906:	4628      	mov	r0, r5
 8006908:	47b0      	blx	r6
 800690a:	3001      	adds	r0, #1
 800690c:	f43f ae66 	beq.w	80065dc <_printf_float+0xb8>
 8006910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006914:	2200      	movs	r2, #0
 8006916:	2300      	movs	r3, #0
 8006918:	f7fa f842 	bl	80009a0 <__aeabi_dcmpeq>
 800691c:	b150      	cbz	r0, 8006934 <_printf_float+0x410>
 800691e:	2700      	movs	r7, #0
 8006920:	f104 081a 	add.w	r8, r4, #26
 8006924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006926:	3b01      	subs	r3, #1
 8006928:	429f      	cmp	r7, r3
 800692a:	db0c      	blt.n	8006946 <_printf_float+0x422>
 800692c:	464b      	mov	r3, r9
 800692e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006932:	e6f2      	b.n	800671a <_printf_float+0x1f6>
 8006934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006936:	1c7a      	adds	r2, r7, #1
 8006938:	3b01      	subs	r3, #1
 800693a:	4659      	mov	r1, fp
 800693c:	4628      	mov	r0, r5
 800693e:	47b0      	blx	r6
 8006940:	3001      	adds	r0, #1
 8006942:	d1f3      	bne.n	800692c <_printf_float+0x408>
 8006944:	e64a      	b.n	80065dc <_printf_float+0xb8>
 8006946:	2301      	movs	r3, #1
 8006948:	4642      	mov	r2, r8
 800694a:	4659      	mov	r1, fp
 800694c:	4628      	mov	r0, r5
 800694e:	47b0      	blx	r6
 8006950:	3001      	adds	r0, #1
 8006952:	f43f ae43 	beq.w	80065dc <_printf_float+0xb8>
 8006956:	3701      	adds	r7, #1
 8006958:	e7e4      	b.n	8006924 <_printf_float+0x400>
 800695a:	2301      	movs	r3, #1
 800695c:	463a      	mov	r2, r7
 800695e:	e7ec      	b.n	800693a <_printf_float+0x416>
 8006960:	2301      	movs	r3, #1
 8006962:	4642      	mov	r2, r8
 8006964:	4659      	mov	r1, fp
 8006966:	4628      	mov	r0, r5
 8006968:	47b0      	blx	r6
 800696a:	3001      	adds	r0, #1
 800696c:	f43f ae36 	beq.w	80065dc <_printf_float+0xb8>
 8006970:	3701      	adds	r7, #1
 8006972:	e708      	b.n	8006786 <_printf_float+0x262>
 8006974:	463a      	mov	r2, r7
 8006976:	464b      	mov	r3, r9
 8006978:	4638      	mov	r0, r7
 800697a:	4649      	mov	r1, r9
 800697c:	f7fa f842 	bl	8000a04 <__aeabi_dcmpun>
 8006980:	2800      	cmp	r0, #0
 8006982:	f43f ae30 	beq.w	80065e6 <_printf_float+0xc2>
 8006986:	4b01      	ldr	r3, [pc, #4]	; (800698c <_printf_float+0x468>)
 8006988:	4f01      	ldr	r7, [pc, #4]	; (8006990 <_printf_float+0x46c>)
 800698a:	e612      	b.n	80065b2 <_printf_float+0x8e>
 800698c:	08008cd0 	.word	0x08008cd0
 8006990:	08008cd4 	.word	0x08008cd4

08006994 <_printf_common>:
 8006994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006998:	4691      	mov	r9, r2
 800699a:	461f      	mov	r7, r3
 800699c:	688a      	ldr	r2, [r1, #8]
 800699e:	690b      	ldr	r3, [r1, #16]
 80069a0:	4606      	mov	r6, r0
 80069a2:	4293      	cmp	r3, r2
 80069a4:	bfb8      	it	lt
 80069a6:	4613      	movlt	r3, r2
 80069a8:	f8c9 3000 	str.w	r3, [r9]
 80069ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069b0:	460c      	mov	r4, r1
 80069b2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069b6:	b112      	cbz	r2, 80069be <_printf_common+0x2a>
 80069b8:	3301      	adds	r3, #1
 80069ba:	f8c9 3000 	str.w	r3, [r9]
 80069be:	6823      	ldr	r3, [r4, #0]
 80069c0:	0699      	lsls	r1, r3, #26
 80069c2:	bf42      	ittt	mi
 80069c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80069c8:	3302      	addmi	r3, #2
 80069ca:	f8c9 3000 	strmi.w	r3, [r9]
 80069ce:	6825      	ldr	r5, [r4, #0]
 80069d0:	f015 0506 	ands.w	r5, r5, #6
 80069d4:	d107      	bne.n	80069e6 <_printf_common+0x52>
 80069d6:	f104 0a19 	add.w	sl, r4, #25
 80069da:	68e3      	ldr	r3, [r4, #12]
 80069dc:	f8d9 2000 	ldr.w	r2, [r9]
 80069e0:	1a9b      	subs	r3, r3, r2
 80069e2:	429d      	cmp	r5, r3
 80069e4:	db2a      	blt.n	8006a3c <_printf_common+0xa8>
 80069e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80069ea:	6822      	ldr	r2, [r4, #0]
 80069ec:	3300      	adds	r3, #0
 80069ee:	bf18      	it	ne
 80069f0:	2301      	movne	r3, #1
 80069f2:	0692      	lsls	r2, r2, #26
 80069f4:	d42f      	bmi.n	8006a56 <_printf_common+0xc2>
 80069f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069fa:	4639      	mov	r1, r7
 80069fc:	4630      	mov	r0, r6
 80069fe:	47c0      	blx	r8
 8006a00:	3001      	adds	r0, #1
 8006a02:	d022      	beq.n	8006a4a <_printf_common+0xb6>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	68e5      	ldr	r5, [r4, #12]
 8006a08:	f003 0306 	and.w	r3, r3, #6
 8006a0c:	2b04      	cmp	r3, #4
 8006a0e:	bf18      	it	ne
 8006a10:	2500      	movne	r5, #0
 8006a12:	f8d9 2000 	ldr.w	r2, [r9]
 8006a16:	f04f 0900 	mov.w	r9, #0
 8006a1a:	bf08      	it	eq
 8006a1c:	1aad      	subeq	r5, r5, r2
 8006a1e:	68a3      	ldr	r3, [r4, #8]
 8006a20:	6922      	ldr	r2, [r4, #16]
 8006a22:	bf08      	it	eq
 8006a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	bfc4      	itt	gt
 8006a2c:	1a9b      	subgt	r3, r3, r2
 8006a2e:	18ed      	addgt	r5, r5, r3
 8006a30:	341a      	adds	r4, #26
 8006a32:	454d      	cmp	r5, r9
 8006a34:	d11b      	bne.n	8006a6e <_printf_common+0xda>
 8006a36:	2000      	movs	r0, #0
 8006a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	4652      	mov	r2, sl
 8006a40:	4639      	mov	r1, r7
 8006a42:	4630      	mov	r0, r6
 8006a44:	47c0      	blx	r8
 8006a46:	3001      	adds	r0, #1
 8006a48:	d103      	bne.n	8006a52 <_printf_common+0xbe>
 8006a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a52:	3501      	adds	r5, #1
 8006a54:	e7c1      	b.n	80069da <_printf_common+0x46>
 8006a56:	2030      	movs	r0, #48	; 0x30
 8006a58:	18e1      	adds	r1, r4, r3
 8006a5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a64:	4422      	add	r2, r4
 8006a66:	3302      	adds	r3, #2
 8006a68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a6c:	e7c3      	b.n	80069f6 <_printf_common+0x62>
 8006a6e:	2301      	movs	r3, #1
 8006a70:	4622      	mov	r2, r4
 8006a72:	4639      	mov	r1, r7
 8006a74:	4630      	mov	r0, r6
 8006a76:	47c0      	blx	r8
 8006a78:	3001      	adds	r0, #1
 8006a7a:	d0e6      	beq.n	8006a4a <_printf_common+0xb6>
 8006a7c:	f109 0901 	add.w	r9, r9, #1
 8006a80:	e7d7      	b.n	8006a32 <_printf_common+0x9e>
	...

08006a84 <_printf_i>:
 8006a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a88:	4617      	mov	r7, r2
 8006a8a:	7e0a      	ldrb	r2, [r1, #24]
 8006a8c:	b085      	sub	sp, #20
 8006a8e:	2a6e      	cmp	r2, #110	; 0x6e
 8006a90:	4698      	mov	r8, r3
 8006a92:	4606      	mov	r6, r0
 8006a94:	460c      	mov	r4, r1
 8006a96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a98:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006a9c:	f000 80bc 	beq.w	8006c18 <_printf_i+0x194>
 8006aa0:	d81a      	bhi.n	8006ad8 <_printf_i+0x54>
 8006aa2:	2a63      	cmp	r2, #99	; 0x63
 8006aa4:	d02e      	beq.n	8006b04 <_printf_i+0x80>
 8006aa6:	d80a      	bhi.n	8006abe <_printf_i+0x3a>
 8006aa8:	2a00      	cmp	r2, #0
 8006aaa:	f000 80c8 	beq.w	8006c3e <_printf_i+0x1ba>
 8006aae:	2a58      	cmp	r2, #88	; 0x58
 8006ab0:	f000 808a 	beq.w	8006bc8 <_printf_i+0x144>
 8006ab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ab8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006abc:	e02a      	b.n	8006b14 <_printf_i+0x90>
 8006abe:	2a64      	cmp	r2, #100	; 0x64
 8006ac0:	d001      	beq.n	8006ac6 <_printf_i+0x42>
 8006ac2:	2a69      	cmp	r2, #105	; 0x69
 8006ac4:	d1f6      	bne.n	8006ab4 <_printf_i+0x30>
 8006ac6:	6821      	ldr	r1, [r4, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006ace:	d023      	beq.n	8006b18 <_printf_i+0x94>
 8006ad0:	1d11      	adds	r1, r2, #4
 8006ad2:	6019      	str	r1, [r3, #0]
 8006ad4:	6813      	ldr	r3, [r2, #0]
 8006ad6:	e027      	b.n	8006b28 <_printf_i+0xa4>
 8006ad8:	2a73      	cmp	r2, #115	; 0x73
 8006ada:	f000 80b4 	beq.w	8006c46 <_printf_i+0x1c2>
 8006ade:	d808      	bhi.n	8006af2 <_printf_i+0x6e>
 8006ae0:	2a6f      	cmp	r2, #111	; 0x6f
 8006ae2:	d02a      	beq.n	8006b3a <_printf_i+0xb6>
 8006ae4:	2a70      	cmp	r2, #112	; 0x70
 8006ae6:	d1e5      	bne.n	8006ab4 <_printf_i+0x30>
 8006ae8:	680a      	ldr	r2, [r1, #0]
 8006aea:	f042 0220 	orr.w	r2, r2, #32
 8006aee:	600a      	str	r2, [r1, #0]
 8006af0:	e003      	b.n	8006afa <_printf_i+0x76>
 8006af2:	2a75      	cmp	r2, #117	; 0x75
 8006af4:	d021      	beq.n	8006b3a <_printf_i+0xb6>
 8006af6:	2a78      	cmp	r2, #120	; 0x78
 8006af8:	d1dc      	bne.n	8006ab4 <_printf_i+0x30>
 8006afa:	2278      	movs	r2, #120	; 0x78
 8006afc:	496f      	ldr	r1, [pc, #444]	; (8006cbc <_printf_i+0x238>)
 8006afe:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006b02:	e064      	b.n	8006bce <_printf_i+0x14a>
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006b0a:	1d11      	adds	r1, r2, #4
 8006b0c:	6019      	str	r1, [r3, #0]
 8006b0e:	6813      	ldr	r3, [r2, #0]
 8006b10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b14:	2301      	movs	r3, #1
 8006b16:	e0a3      	b.n	8006c60 <_printf_i+0x1dc>
 8006b18:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006b1c:	f102 0104 	add.w	r1, r2, #4
 8006b20:	6019      	str	r1, [r3, #0]
 8006b22:	d0d7      	beq.n	8006ad4 <_printf_i+0x50>
 8006b24:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	da03      	bge.n	8006b34 <_printf_i+0xb0>
 8006b2c:	222d      	movs	r2, #45	; 0x2d
 8006b2e:	425b      	negs	r3, r3
 8006b30:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006b34:	4962      	ldr	r1, [pc, #392]	; (8006cc0 <_printf_i+0x23c>)
 8006b36:	220a      	movs	r2, #10
 8006b38:	e017      	b.n	8006b6a <_printf_i+0xe6>
 8006b3a:	6820      	ldr	r0, [r4, #0]
 8006b3c:	6819      	ldr	r1, [r3, #0]
 8006b3e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006b42:	d003      	beq.n	8006b4c <_printf_i+0xc8>
 8006b44:	1d08      	adds	r0, r1, #4
 8006b46:	6018      	str	r0, [r3, #0]
 8006b48:	680b      	ldr	r3, [r1, #0]
 8006b4a:	e006      	b.n	8006b5a <_printf_i+0xd6>
 8006b4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b50:	f101 0004 	add.w	r0, r1, #4
 8006b54:	6018      	str	r0, [r3, #0]
 8006b56:	d0f7      	beq.n	8006b48 <_printf_i+0xc4>
 8006b58:	880b      	ldrh	r3, [r1, #0]
 8006b5a:	2a6f      	cmp	r2, #111	; 0x6f
 8006b5c:	bf14      	ite	ne
 8006b5e:	220a      	movne	r2, #10
 8006b60:	2208      	moveq	r2, #8
 8006b62:	4957      	ldr	r1, [pc, #348]	; (8006cc0 <_printf_i+0x23c>)
 8006b64:	2000      	movs	r0, #0
 8006b66:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006b6a:	6865      	ldr	r5, [r4, #4]
 8006b6c:	2d00      	cmp	r5, #0
 8006b6e:	60a5      	str	r5, [r4, #8]
 8006b70:	f2c0 809c 	blt.w	8006cac <_printf_i+0x228>
 8006b74:	6820      	ldr	r0, [r4, #0]
 8006b76:	f020 0004 	bic.w	r0, r0, #4
 8006b7a:	6020      	str	r0, [r4, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d13f      	bne.n	8006c00 <_printf_i+0x17c>
 8006b80:	2d00      	cmp	r5, #0
 8006b82:	f040 8095 	bne.w	8006cb0 <_printf_i+0x22c>
 8006b86:	4675      	mov	r5, lr
 8006b88:	2a08      	cmp	r2, #8
 8006b8a:	d10b      	bne.n	8006ba4 <_printf_i+0x120>
 8006b8c:	6823      	ldr	r3, [r4, #0]
 8006b8e:	07da      	lsls	r2, r3, #31
 8006b90:	d508      	bpl.n	8006ba4 <_printf_i+0x120>
 8006b92:	6923      	ldr	r3, [r4, #16]
 8006b94:	6862      	ldr	r2, [r4, #4]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	bfde      	ittt	le
 8006b9a:	2330      	movle	r3, #48	; 0x30
 8006b9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ba0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ba4:	ebae 0305 	sub.w	r3, lr, r5
 8006ba8:	6123      	str	r3, [r4, #16]
 8006baa:	f8cd 8000 	str.w	r8, [sp]
 8006bae:	463b      	mov	r3, r7
 8006bb0:	aa03      	add	r2, sp, #12
 8006bb2:	4621      	mov	r1, r4
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	f7ff feed 	bl	8006994 <_printf_common>
 8006bba:	3001      	adds	r0, #1
 8006bbc:	d155      	bne.n	8006c6a <_printf_i+0x1e6>
 8006bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc2:	b005      	add	sp, #20
 8006bc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bc8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006bcc:	493c      	ldr	r1, [pc, #240]	; (8006cc0 <_printf_i+0x23c>)
 8006bce:	6822      	ldr	r2, [r4, #0]
 8006bd0:	6818      	ldr	r0, [r3, #0]
 8006bd2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006bd6:	f100 0504 	add.w	r5, r0, #4
 8006bda:	601d      	str	r5, [r3, #0]
 8006bdc:	d001      	beq.n	8006be2 <_printf_i+0x15e>
 8006bde:	6803      	ldr	r3, [r0, #0]
 8006be0:	e002      	b.n	8006be8 <_printf_i+0x164>
 8006be2:	0655      	lsls	r5, r2, #25
 8006be4:	d5fb      	bpl.n	8006bde <_printf_i+0x15a>
 8006be6:	8803      	ldrh	r3, [r0, #0]
 8006be8:	07d0      	lsls	r0, r2, #31
 8006bea:	bf44      	itt	mi
 8006bec:	f042 0220 	orrmi.w	r2, r2, #32
 8006bf0:	6022      	strmi	r2, [r4, #0]
 8006bf2:	b91b      	cbnz	r3, 8006bfc <_printf_i+0x178>
 8006bf4:	6822      	ldr	r2, [r4, #0]
 8006bf6:	f022 0220 	bic.w	r2, r2, #32
 8006bfa:	6022      	str	r2, [r4, #0]
 8006bfc:	2210      	movs	r2, #16
 8006bfe:	e7b1      	b.n	8006b64 <_printf_i+0xe0>
 8006c00:	4675      	mov	r5, lr
 8006c02:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c06:	fb02 3310 	mls	r3, r2, r0, r3
 8006c0a:	5ccb      	ldrb	r3, [r1, r3]
 8006c0c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006c10:	4603      	mov	r3, r0
 8006c12:	2800      	cmp	r0, #0
 8006c14:	d1f5      	bne.n	8006c02 <_printf_i+0x17e>
 8006c16:	e7b7      	b.n	8006b88 <_printf_i+0x104>
 8006c18:	6808      	ldr	r0, [r1, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006c20:	6949      	ldr	r1, [r1, #20]
 8006c22:	d004      	beq.n	8006c2e <_printf_i+0x1aa>
 8006c24:	1d10      	adds	r0, r2, #4
 8006c26:	6018      	str	r0, [r3, #0]
 8006c28:	6813      	ldr	r3, [r2, #0]
 8006c2a:	6019      	str	r1, [r3, #0]
 8006c2c:	e007      	b.n	8006c3e <_printf_i+0x1ba>
 8006c2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c32:	f102 0004 	add.w	r0, r2, #4
 8006c36:	6018      	str	r0, [r3, #0]
 8006c38:	6813      	ldr	r3, [r2, #0]
 8006c3a:	d0f6      	beq.n	8006c2a <_printf_i+0x1a6>
 8006c3c:	8019      	strh	r1, [r3, #0]
 8006c3e:	2300      	movs	r3, #0
 8006c40:	4675      	mov	r5, lr
 8006c42:	6123      	str	r3, [r4, #16]
 8006c44:	e7b1      	b.n	8006baa <_printf_i+0x126>
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	1d11      	adds	r1, r2, #4
 8006c4a:	6019      	str	r1, [r3, #0]
 8006c4c:	6815      	ldr	r5, [r2, #0]
 8006c4e:	2100      	movs	r1, #0
 8006c50:	6862      	ldr	r2, [r4, #4]
 8006c52:	4628      	mov	r0, r5
 8006c54:	f001 f9ca 	bl	8007fec <memchr>
 8006c58:	b108      	cbz	r0, 8006c5e <_printf_i+0x1da>
 8006c5a:	1b40      	subs	r0, r0, r5
 8006c5c:	6060      	str	r0, [r4, #4]
 8006c5e:	6863      	ldr	r3, [r4, #4]
 8006c60:	6123      	str	r3, [r4, #16]
 8006c62:	2300      	movs	r3, #0
 8006c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c68:	e79f      	b.n	8006baa <_printf_i+0x126>
 8006c6a:	6923      	ldr	r3, [r4, #16]
 8006c6c:	462a      	mov	r2, r5
 8006c6e:	4639      	mov	r1, r7
 8006c70:	4630      	mov	r0, r6
 8006c72:	47c0      	blx	r8
 8006c74:	3001      	adds	r0, #1
 8006c76:	d0a2      	beq.n	8006bbe <_printf_i+0x13a>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	079b      	lsls	r3, r3, #30
 8006c7c:	d507      	bpl.n	8006c8e <_printf_i+0x20a>
 8006c7e:	2500      	movs	r5, #0
 8006c80:	f104 0919 	add.w	r9, r4, #25
 8006c84:	68e3      	ldr	r3, [r4, #12]
 8006c86:	9a03      	ldr	r2, [sp, #12]
 8006c88:	1a9b      	subs	r3, r3, r2
 8006c8a:	429d      	cmp	r5, r3
 8006c8c:	db05      	blt.n	8006c9a <_printf_i+0x216>
 8006c8e:	68e0      	ldr	r0, [r4, #12]
 8006c90:	9b03      	ldr	r3, [sp, #12]
 8006c92:	4298      	cmp	r0, r3
 8006c94:	bfb8      	it	lt
 8006c96:	4618      	movlt	r0, r3
 8006c98:	e793      	b.n	8006bc2 <_printf_i+0x13e>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	464a      	mov	r2, r9
 8006c9e:	4639      	mov	r1, r7
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	47c0      	blx	r8
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d08a      	beq.n	8006bbe <_printf_i+0x13a>
 8006ca8:	3501      	adds	r5, #1
 8006caa:	e7eb      	b.n	8006c84 <_printf_i+0x200>
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1a7      	bne.n	8006c00 <_printf_i+0x17c>
 8006cb0:	780b      	ldrb	r3, [r1, #0]
 8006cb2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cb6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cba:	e765      	b.n	8006b88 <_printf_i+0x104>
 8006cbc:	08008ceb 	.word	0x08008ceb
 8006cc0:	08008cda 	.word	0x08008cda

08006cc4 <iprintf>:
 8006cc4:	b40f      	push	{r0, r1, r2, r3}
 8006cc6:	4b0a      	ldr	r3, [pc, #40]	; (8006cf0 <iprintf+0x2c>)
 8006cc8:	b513      	push	{r0, r1, r4, lr}
 8006cca:	681c      	ldr	r4, [r3, #0]
 8006ccc:	b124      	cbz	r4, 8006cd8 <iprintf+0x14>
 8006cce:	69a3      	ldr	r3, [r4, #24]
 8006cd0:	b913      	cbnz	r3, 8006cd8 <iprintf+0x14>
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f001 f886 	bl	8007de4 <__sinit>
 8006cd8:	ab05      	add	r3, sp, #20
 8006cda:	9a04      	ldr	r2, [sp, #16]
 8006cdc:	68a1      	ldr	r1, [r4, #8]
 8006cde:	4620      	mov	r0, r4
 8006ce0:	9301      	str	r3, [sp, #4]
 8006ce2:	f001 fd4d 	bl	8008780 <_vfiprintf_r>
 8006ce6:	b002      	add	sp, #8
 8006ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cec:	b004      	add	sp, #16
 8006cee:	4770      	bx	lr
 8006cf0:	2000000c 	.word	0x2000000c

08006cf4 <_puts_r>:
 8006cf4:	b570      	push	{r4, r5, r6, lr}
 8006cf6:	460e      	mov	r6, r1
 8006cf8:	4605      	mov	r5, r0
 8006cfa:	b118      	cbz	r0, 8006d04 <_puts_r+0x10>
 8006cfc:	6983      	ldr	r3, [r0, #24]
 8006cfe:	b90b      	cbnz	r3, 8006d04 <_puts_r+0x10>
 8006d00:	f001 f870 	bl	8007de4 <__sinit>
 8006d04:	69ab      	ldr	r3, [r5, #24]
 8006d06:	68ac      	ldr	r4, [r5, #8]
 8006d08:	b913      	cbnz	r3, 8006d10 <_puts_r+0x1c>
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	f001 f86a 	bl	8007de4 <__sinit>
 8006d10:	4b23      	ldr	r3, [pc, #140]	; (8006da0 <_puts_r+0xac>)
 8006d12:	429c      	cmp	r4, r3
 8006d14:	d117      	bne.n	8006d46 <_puts_r+0x52>
 8006d16:	686c      	ldr	r4, [r5, #4]
 8006d18:	89a3      	ldrh	r3, [r4, #12]
 8006d1a:	071b      	lsls	r3, r3, #28
 8006d1c:	d51d      	bpl.n	8006d5a <_puts_r+0x66>
 8006d1e:	6923      	ldr	r3, [r4, #16]
 8006d20:	b1db      	cbz	r3, 8006d5a <_puts_r+0x66>
 8006d22:	3e01      	subs	r6, #1
 8006d24:	68a3      	ldr	r3, [r4, #8]
 8006d26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	60a3      	str	r3, [r4, #8]
 8006d2e:	b9e9      	cbnz	r1, 8006d6c <_puts_r+0x78>
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	da2e      	bge.n	8006d92 <_puts_r+0x9e>
 8006d34:	4622      	mov	r2, r4
 8006d36:	210a      	movs	r1, #10
 8006d38:	4628      	mov	r0, r5
 8006d3a:	f000 f83f 	bl	8006dbc <__swbuf_r>
 8006d3e:	3001      	adds	r0, #1
 8006d40:	d011      	beq.n	8006d66 <_puts_r+0x72>
 8006d42:	200a      	movs	r0, #10
 8006d44:	bd70      	pop	{r4, r5, r6, pc}
 8006d46:	4b17      	ldr	r3, [pc, #92]	; (8006da4 <_puts_r+0xb0>)
 8006d48:	429c      	cmp	r4, r3
 8006d4a:	d101      	bne.n	8006d50 <_puts_r+0x5c>
 8006d4c:	68ac      	ldr	r4, [r5, #8]
 8006d4e:	e7e3      	b.n	8006d18 <_puts_r+0x24>
 8006d50:	4b15      	ldr	r3, [pc, #84]	; (8006da8 <_puts_r+0xb4>)
 8006d52:	429c      	cmp	r4, r3
 8006d54:	bf08      	it	eq
 8006d56:	68ec      	ldreq	r4, [r5, #12]
 8006d58:	e7de      	b.n	8006d18 <_puts_r+0x24>
 8006d5a:	4621      	mov	r1, r4
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	f000 f87f 	bl	8006e60 <__swsetup_r>
 8006d62:	2800      	cmp	r0, #0
 8006d64:	d0dd      	beq.n	8006d22 <_puts_r+0x2e>
 8006d66:	f04f 30ff 	mov.w	r0, #4294967295
 8006d6a:	bd70      	pop	{r4, r5, r6, pc}
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	da04      	bge.n	8006d7a <_puts_r+0x86>
 8006d70:	69a2      	ldr	r2, [r4, #24]
 8006d72:	4293      	cmp	r3, r2
 8006d74:	db06      	blt.n	8006d84 <_puts_r+0x90>
 8006d76:	290a      	cmp	r1, #10
 8006d78:	d004      	beq.n	8006d84 <_puts_r+0x90>
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	6022      	str	r2, [r4, #0]
 8006d80:	7019      	strb	r1, [r3, #0]
 8006d82:	e7cf      	b.n	8006d24 <_puts_r+0x30>
 8006d84:	4622      	mov	r2, r4
 8006d86:	4628      	mov	r0, r5
 8006d88:	f000 f818 	bl	8006dbc <__swbuf_r>
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	d1c9      	bne.n	8006d24 <_puts_r+0x30>
 8006d90:	e7e9      	b.n	8006d66 <_puts_r+0x72>
 8006d92:	200a      	movs	r0, #10
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	1c5a      	adds	r2, r3, #1
 8006d98:	6022      	str	r2, [r4, #0]
 8006d9a:	7018      	strb	r0, [r3, #0]
 8006d9c:	bd70      	pop	{r4, r5, r6, pc}
 8006d9e:	bf00      	nop
 8006da0:	08008d2c 	.word	0x08008d2c
 8006da4:	08008d4c 	.word	0x08008d4c
 8006da8:	08008d0c 	.word	0x08008d0c

08006dac <puts>:
 8006dac:	4b02      	ldr	r3, [pc, #8]	; (8006db8 <puts+0xc>)
 8006dae:	4601      	mov	r1, r0
 8006db0:	6818      	ldr	r0, [r3, #0]
 8006db2:	f7ff bf9f 	b.w	8006cf4 <_puts_r>
 8006db6:	bf00      	nop
 8006db8:	2000000c 	.word	0x2000000c

08006dbc <__swbuf_r>:
 8006dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dbe:	460e      	mov	r6, r1
 8006dc0:	4614      	mov	r4, r2
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	b118      	cbz	r0, 8006dce <__swbuf_r+0x12>
 8006dc6:	6983      	ldr	r3, [r0, #24]
 8006dc8:	b90b      	cbnz	r3, 8006dce <__swbuf_r+0x12>
 8006dca:	f001 f80b 	bl	8007de4 <__sinit>
 8006dce:	4b21      	ldr	r3, [pc, #132]	; (8006e54 <__swbuf_r+0x98>)
 8006dd0:	429c      	cmp	r4, r3
 8006dd2:	d12a      	bne.n	8006e2a <__swbuf_r+0x6e>
 8006dd4:	686c      	ldr	r4, [r5, #4]
 8006dd6:	69a3      	ldr	r3, [r4, #24]
 8006dd8:	60a3      	str	r3, [r4, #8]
 8006dda:	89a3      	ldrh	r3, [r4, #12]
 8006ddc:	071a      	lsls	r2, r3, #28
 8006dde:	d52e      	bpl.n	8006e3e <__swbuf_r+0x82>
 8006de0:	6923      	ldr	r3, [r4, #16]
 8006de2:	b363      	cbz	r3, 8006e3e <__swbuf_r+0x82>
 8006de4:	6923      	ldr	r3, [r4, #16]
 8006de6:	6820      	ldr	r0, [r4, #0]
 8006de8:	b2f6      	uxtb	r6, r6
 8006dea:	1ac0      	subs	r0, r0, r3
 8006dec:	6963      	ldr	r3, [r4, #20]
 8006dee:	4637      	mov	r7, r6
 8006df0:	4298      	cmp	r0, r3
 8006df2:	db04      	blt.n	8006dfe <__swbuf_r+0x42>
 8006df4:	4621      	mov	r1, r4
 8006df6:	4628      	mov	r0, r5
 8006df8:	f000 ff8a 	bl	8007d10 <_fflush_r>
 8006dfc:	bb28      	cbnz	r0, 8006e4a <__swbuf_r+0x8e>
 8006dfe:	68a3      	ldr	r3, [r4, #8]
 8006e00:	3001      	adds	r0, #1
 8006e02:	3b01      	subs	r3, #1
 8006e04:	60a3      	str	r3, [r4, #8]
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	6022      	str	r2, [r4, #0]
 8006e0c:	701e      	strb	r6, [r3, #0]
 8006e0e:	6963      	ldr	r3, [r4, #20]
 8006e10:	4298      	cmp	r0, r3
 8006e12:	d004      	beq.n	8006e1e <__swbuf_r+0x62>
 8006e14:	89a3      	ldrh	r3, [r4, #12]
 8006e16:	07db      	lsls	r3, r3, #31
 8006e18:	d519      	bpl.n	8006e4e <__swbuf_r+0x92>
 8006e1a:	2e0a      	cmp	r6, #10
 8006e1c:	d117      	bne.n	8006e4e <__swbuf_r+0x92>
 8006e1e:	4621      	mov	r1, r4
 8006e20:	4628      	mov	r0, r5
 8006e22:	f000 ff75 	bl	8007d10 <_fflush_r>
 8006e26:	b190      	cbz	r0, 8006e4e <__swbuf_r+0x92>
 8006e28:	e00f      	b.n	8006e4a <__swbuf_r+0x8e>
 8006e2a:	4b0b      	ldr	r3, [pc, #44]	; (8006e58 <__swbuf_r+0x9c>)
 8006e2c:	429c      	cmp	r4, r3
 8006e2e:	d101      	bne.n	8006e34 <__swbuf_r+0x78>
 8006e30:	68ac      	ldr	r4, [r5, #8]
 8006e32:	e7d0      	b.n	8006dd6 <__swbuf_r+0x1a>
 8006e34:	4b09      	ldr	r3, [pc, #36]	; (8006e5c <__swbuf_r+0xa0>)
 8006e36:	429c      	cmp	r4, r3
 8006e38:	bf08      	it	eq
 8006e3a:	68ec      	ldreq	r4, [r5, #12]
 8006e3c:	e7cb      	b.n	8006dd6 <__swbuf_r+0x1a>
 8006e3e:	4621      	mov	r1, r4
 8006e40:	4628      	mov	r0, r5
 8006e42:	f000 f80d 	bl	8006e60 <__swsetup_r>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	d0cc      	beq.n	8006de4 <__swbuf_r+0x28>
 8006e4a:	f04f 37ff 	mov.w	r7, #4294967295
 8006e4e:	4638      	mov	r0, r7
 8006e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e52:	bf00      	nop
 8006e54:	08008d2c 	.word	0x08008d2c
 8006e58:	08008d4c 	.word	0x08008d4c
 8006e5c:	08008d0c 	.word	0x08008d0c

08006e60 <__swsetup_r>:
 8006e60:	4b32      	ldr	r3, [pc, #200]	; (8006f2c <__swsetup_r+0xcc>)
 8006e62:	b570      	push	{r4, r5, r6, lr}
 8006e64:	681d      	ldr	r5, [r3, #0]
 8006e66:	4606      	mov	r6, r0
 8006e68:	460c      	mov	r4, r1
 8006e6a:	b125      	cbz	r5, 8006e76 <__swsetup_r+0x16>
 8006e6c:	69ab      	ldr	r3, [r5, #24]
 8006e6e:	b913      	cbnz	r3, 8006e76 <__swsetup_r+0x16>
 8006e70:	4628      	mov	r0, r5
 8006e72:	f000 ffb7 	bl	8007de4 <__sinit>
 8006e76:	4b2e      	ldr	r3, [pc, #184]	; (8006f30 <__swsetup_r+0xd0>)
 8006e78:	429c      	cmp	r4, r3
 8006e7a:	d10f      	bne.n	8006e9c <__swsetup_r+0x3c>
 8006e7c:	686c      	ldr	r4, [r5, #4]
 8006e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	0715      	lsls	r5, r2, #28
 8006e86:	d42c      	bmi.n	8006ee2 <__swsetup_r+0x82>
 8006e88:	06d0      	lsls	r0, r2, #27
 8006e8a:	d411      	bmi.n	8006eb0 <__swsetup_r+0x50>
 8006e8c:	2209      	movs	r2, #9
 8006e8e:	6032      	str	r2, [r6, #0]
 8006e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e94:	81a3      	strh	r3, [r4, #12]
 8006e96:	f04f 30ff 	mov.w	r0, #4294967295
 8006e9a:	bd70      	pop	{r4, r5, r6, pc}
 8006e9c:	4b25      	ldr	r3, [pc, #148]	; (8006f34 <__swsetup_r+0xd4>)
 8006e9e:	429c      	cmp	r4, r3
 8006ea0:	d101      	bne.n	8006ea6 <__swsetup_r+0x46>
 8006ea2:	68ac      	ldr	r4, [r5, #8]
 8006ea4:	e7eb      	b.n	8006e7e <__swsetup_r+0x1e>
 8006ea6:	4b24      	ldr	r3, [pc, #144]	; (8006f38 <__swsetup_r+0xd8>)
 8006ea8:	429c      	cmp	r4, r3
 8006eaa:	bf08      	it	eq
 8006eac:	68ec      	ldreq	r4, [r5, #12]
 8006eae:	e7e6      	b.n	8006e7e <__swsetup_r+0x1e>
 8006eb0:	0751      	lsls	r1, r2, #29
 8006eb2:	d512      	bpl.n	8006eda <__swsetup_r+0x7a>
 8006eb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006eb6:	b141      	cbz	r1, 8006eca <__swsetup_r+0x6a>
 8006eb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ebc:	4299      	cmp	r1, r3
 8006ebe:	d002      	beq.n	8006ec6 <__swsetup_r+0x66>
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f001 fb8b 	bl	80085dc <_free_r>
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	6363      	str	r3, [r4, #52]	; 0x34
 8006eca:	89a3      	ldrh	r3, [r4, #12]
 8006ecc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ed0:	81a3      	strh	r3, [r4, #12]
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	6063      	str	r3, [r4, #4]
 8006ed6:	6923      	ldr	r3, [r4, #16]
 8006ed8:	6023      	str	r3, [r4, #0]
 8006eda:	89a3      	ldrh	r3, [r4, #12]
 8006edc:	f043 0308 	orr.w	r3, r3, #8
 8006ee0:	81a3      	strh	r3, [r4, #12]
 8006ee2:	6923      	ldr	r3, [r4, #16]
 8006ee4:	b94b      	cbnz	r3, 8006efa <__swsetup_r+0x9a>
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ef0:	d003      	beq.n	8006efa <__swsetup_r+0x9a>
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	4630      	mov	r0, r6
 8006ef6:	f001 f831 	bl	8007f5c <__smakebuf_r>
 8006efa:	89a2      	ldrh	r2, [r4, #12]
 8006efc:	f012 0301 	ands.w	r3, r2, #1
 8006f00:	d00c      	beq.n	8006f1c <__swsetup_r+0xbc>
 8006f02:	2300      	movs	r3, #0
 8006f04:	60a3      	str	r3, [r4, #8]
 8006f06:	6963      	ldr	r3, [r4, #20]
 8006f08:	425b      	negs	r3, r3
 8006f0a:	61a3      	str	r3, [r4, #24]
 8006f0c:	6923      	ldr	r3, [r4, #16]
 8006f0e:	b953      	cbnz	r3, 8006f26 <__swsetup_r+0xc6>
 8006f10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f14:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006f18:	d1ba      	bne.n	8006e90 <__swsetup_r+0x30>
 8006f1a:	bd70      	pop	{r4, r5, r6, pc}
 8006f1c:	0792      	lsls	r2, r2, #30
 8006f1e:	bf58      	it	pl
 8006f20:	6963      	ldrpl	r3, [r4, #20]
 8006f22:	60a3      	str	r3, [r4, #8]
 8006f24:	e7f2      	b.n	8006f0c <__swsetup_r+0xac>
 8006f26:	2000      	movs	r0, #0
 8006f28:	e7f7      	b.n	8006f1a <__swsetup_r+0xba>
 8006f2a:	bf00      	nop
 8006f2c:	2000000c 	.word	0x2000000c
 8006f30:	08008d2c 	.word	0x08008d2c
 8006f34:	08008d4c 	.word	0x08008d4c
 8006f38:	08008d0c 	.word	0x08008d0c

08006f3c <quorem>:
 8006f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f40:	6903      	ldr	r3, [r0, #16]
 8006f42:	690c      	ldr	r4, [r1, #16]
 8006f44:	4680      	mov	r8, r0
 8006f46:	429c      	cmp	r4, r3
 8006f48:	f300 8082 	bgt.w	8007050 <quorem+0x114>
 8006f4c:	3c01      	subs	r4, #1
 8006f4e:	f101 0714 	add.w	r7, r1, #20
 8006f52:	f100 0614 	add.w	r6, r0, #20
 8006f56:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006f5a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006f5e:	3501      	adds	r5, #1
 8006f60:	fbb0 f5f5 	udiv	r5, r0, r5
 8006f64:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006f68:	eb06 030e 	add.w	r3, r6, lr
 8006f6c:	eb07 090e 	add.w	r9, r7, lr
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	b38d      	cbz	r5, 8006fd8 <quorem+0x9c>
 8006f74:	f04f 0a00 	mov.w	sl, #0
 8006f78:	4638      	mov	r0, r7
 8006f7a:	46b4      	mov	ip, r6
 8006f7c:	46d3      	mov	fp, sl
 8006f7e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f82:	b293      	uxth	r3, r2
 8006f84:	fb05 a303 	mla	r3, r5, r3, sl
 8006f88:	0c12      	lsrs	r2, r2, #16
 8006f8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f8e:	fb05 a202 	mla	r2, r5, r2, sl
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	ebab 0303 	sub.w	r3, fp, r3
 8006f98:	f8bc b000 	ldrh.w	fp, [ip]
 8006f9c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006fa0:	445b      	add	r3, fp
 8006fa2:	fa1f fb82 	uxth.w	fp, r2
 8006fa6:	f8dc 2000 	ldr.w	r2, [ip]
 8006faa:	4581      	cmp	r9, r0
 8006fac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006fb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fba:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006fbe:	f84c 3b04 	str.w	r3, [ip], #4
 8006fc2:	d2dc      	bcs.n	8006f7e <quorem+0x42>
 8006fc4:	f856 300e 	ldr.w	r3, [r6, lr]
 8006fc8:	b933      	cbnz	r3, 8006fd8 <quorem+0x9c>
 8006fca:	9b01      	ldr	r3, [sp, #4]
 8006fcc:	3b04      	subs	r3, #4
 8006fce:	429e      	cmp	r6, r3
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	d331      	bcc.n	8007038 <quorem+0xfc>
 8006fd4:	f8c8 4010 	str.w	r4, [r8, #16]
 8006fd8:	4640      	mov	r0, r8
 8006fda:	f001 fa28 	bl	800842e <__mcmp>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	db26      	blt.n	8007030 <quorem+0xf4>
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f04f 0e00 	mov.w	lr, #0
 8006fe8:	3501      	adds	r5, #1
 8006fea:	f857 1b04 	ldr.w	r1, [r7], #4
 8006fee:	f8d0 c000 	ldr.w	ip, [r0]
 8006ff2:	b28b      	uxth	r3, r1
 8006ff4:	ebae 0303 	sub.w	r3, lr, r3
 8006ff8:	fa1f f28c 	uxth.w	r2, ip
 8006ffc:	4413      	add	r3, r2
 8006ffe:	0c0a      	lsrs	r2, r1, #16
 8007000:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007004:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007008:	b29b      	uxth	r3, r3
 800700a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800700e:	45b9      	cmp	r9, r7
 8007010:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007014:	f840 3b04 	str.w	r3, [r0], #4
 8007018:	d2e7      	bcs.n	8006fea <quorem+0xae>
 800701a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800701e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007022:	b92a      	cbnz	r2, 8007030 <quorem+0xf4>
 8007024:	3b04      	subs	r3, #4
 8007026:	429e      	cmp	r6, r3
 8007028:	461a      	mov	r2, r3
 800702a:	d30b      	bcc.n	8007044 <quorem+0x108>
 800702c:	f8c8 4010 	str.w	r4, [r8, #16]
 8007030:	4628      	mov	r0, r5
 8007032:	b003      	add	sp, #12
 8007034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007038:	6812      	ldr	r2, [r2, #0]
 800703a:	3b04      	subs	r3, #4
 800703c:	2a00      	cmp	r2, #0
 800703e:	d1c9      	bne.n	8006fd4 <quorem+0x98>
 8007040:	3c01      	subs	r4, #1
 8007042:	e7c4      	b.n	8006fce <quorem+0x92>
 8007044:	6812      	ldr	r2, [r2, #0]
 8007046:	3b04      	subs	r3, #4
 8007048:	2a00      	cmp	r2, #0
 800704a:	d1ef      	bne.n	800702c <quorem+0xf0>
 800704c:	3c01      	subs	r4, #1
 800704e:	e7ea      	b.n	8007026 <quorem+0xea>
 8007050:	2000      	movs	r0, #0
 8007052:	e7ee      	b.n	8007032 <quorem+0xf6>
 8007054:	0000      	movs	r0, r0
	...

08007058 <_dtoa_r>:
 8007058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800705c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800705e:	b095      	sub	sp, #84	; 0x54
 8007060:	4604      	mov	r4, r0
 8007062:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8007064:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007068:	b93e      	cbnz	r6, 800707a <_dtoa_r+0x22>
 800706a:	2010      	movs	r0, #16
 800706c:	f000 ffb6 	bl	8007fdc <malloc>
 8007070:	6260      	str	r0, [r4, #36]	; 0x24
 8007072:	6046      	str	r6, [r0, #4]
 8007074:	6086      	str	r6, [r0, #8]
 8007076:	6006      	str	r6, [r0, #0]
 8007078:	60c6      	str	r6, [r0, #12]
 800707a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800707c:	6819      	ldr	r1, [r3, #0]
 800707e:	b151      	cbz	r1, 8007096 <_dtoa_r+0x3e>
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	2301      	movs	r3, #1
 8007084:	4093      	lsls	r3, r2
 8007086:	604a      	str	r2, [r1, #4]
 8007088:	608b      	str	r3, [r1, #8]
 800708a:	4620      	mov	r0, r4
 800708c:	f000 fffb 	bl	8008086 <_Bfree>
 8007090:	2200      	movs	r2, #0
 8007092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	9b03      	ldr	r3, [sp, #12]
 8007098:	2b00      	cmp	r3, #0
 800709a:	bfb7      	itett	lt
 800709c:	2301      	movlt	r3, #1
 800709e:	2300      	movge	r3, #0
 80070a0:	602b      	strlt	r3, [r5, #0]
 80070a2:	9b03      	ldrlt	r3, [sp, #12]
 80070a4:	bfae      	itee	ge
 80070a6:	602b      	strge	r3, [r5, #0]
 80070a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80070ac:	9303      	strlt	r3, [sp, #12]
 80070ae:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80070b2:	4bab      	ldr	r3, [pc, #684]	; (8007360 <_dtoa_r+0x308>)
 80070b4:	ea33 0309 	bics.w	r3, r3, r9
 80070b8:	d11b      	bne.n	80070f2 <_dtoa_r+0x9a>
 80070ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80070be:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	9b02      	ldr	r3, [sp, #8]
 80070c4:	b923      	cbnz	r3, 80070d0 <_dtoa_r+0x78>
 80070c6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80070ca:	2800      	cmp	r0, #0
 80070cc:	f000 8583 	beq.w	8007bd6 <_dtoa_r+0xb7e>
 80070d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070d2:	b953      	cbnz	r3, 80070ea <_dtoa_r+0x92>
 80070d4:	4ba3      	ldr	r3, [pc, #652]	; (8007364 <_dtoa_r+0x30c>)
 80070d6:	e021      	b.n	800711c <_dtoa_r+0xc4>
 80070d8:	4ba3      	ldr	r3, [pc, #652]	; (8007368 <_dtoa_r+0x310>)
 80070da:	9306      	str	r3, [sp, #24]
 80070dc:	3308      	adds	r3, #8
 80070de:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	9806      	ldr	r0, [sp, #24]
 80070e4:	b015      	add	sp, #84	; 0x54
 80070e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ea:	4b9e      	ldr	r3, [pc, #632]	; (8007364 <_dtoa_r+0x30c>)
 80070ec:	9306      	str	r3, [sp, #24]
 80070ee:	3303      	adds	r3, #3
 80070f0:	e7f5      	b.n	80070de <_dtoa_r+0x86>
 80070f2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80070f6:	2200      	movs	r2, #0
 80070f8:	2300      	movs	r3, #0
 80070fa:	4630      	mov	r0, r6
 80070fc:	4639      	mov	r1, r7
 80070fe:	f7f9 fc4f 	bl	80009a0 <__aeabi_dcmpeq>
 8007102:	4680      	mov	r8, r0
 8007104:	b160      	cbz	r0, 8007120 <_dtoa_r+0xc8>
 8007106:	2301      	movs	r3, #1
 8007108:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800710a:	6013      	str	r3, [r2, #0]
 800710c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800710e:	2b00      	cmp	r3, #0
 8007110:	f000 855e 	beq.w	8007bd0 <_dtoa_r+0xb78>
 8007114:	4b95      	ldr	r3, [pc, #596]	; (800736c <_dtoa_r+0x314>)
 8007116:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007118:	6013      	str	r3, [r2, #0]
 800711a:	3b01      	subs	r3, #1
 800711c:	9306      	str	r3, [sp, #24]
 800711e:	e7e0      	b.n	80070e2 <_dtoa_r+0x8a>
 8007120:	ab12      	add	r3, sp, #72	; 0x48
 8007122:	9301      	str	r3, [sp, #4]
 8007124:	ab13      	add	r3, sp, #76	; 0x4c
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	4632      	mov	r2, r6
 800712a:	463b      	mov	r3, r7
 800712c:	4620      	mov	r0, r4
 800712e:	f001 f9f7 	bl	8008520 <__d2b>
 8007132:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007136:	4682      	mov	sl, r0
 8007138:	2d00      	cmp	r5, #0
 800713a:	d07d      	beq.n	8007238 <_dtoa_r+0x1e0>
 800713c:	4630      	mov	r0, r6
 800713e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007142:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007146:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800714a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800714e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007152:	2200      	movs	r2, #0
 8007154:	4b86      	ldr	r3, [pc, #536]	; (8007370 <_dtoa_r+0x318>)
 8007156:	f7f9 f807 	bl	8000168 <__aeabi_dsub>
 800715a:	a37b      	add	r3, pc, #492	; (adr r3, 8007348 <_dtoa_r+0x2f0>)
 800715c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007160:	f7f9 f9b6 	bl	80004d0 <__aeabi_dmul>
 8007164:	a37a      	add	r3, pc, #488	; (adr r3, 8007350 <_dtoa_r+0x2f8>)
 8007166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716a:	f7f8 ffff 	bl	800016c <__adddf3>
 800716e:	4606      	mov	r6, r0
 8007170:	4628      	mov	r0, r5
 8007172:	460f      	mov	r7, r1
 8007174:	f7f9 f946 	bl	8000404 <__aeabi_i2d>
 8007178:	a377      	add	r3, pc, #476	; (adr r3, 8007358 <_dtoa_r+0x300>)
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	f7f9 f9a7 	bl	80004d0 <__aeabi_dmul>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4630      	mov	r0, r6
 8007188:	4639      	mov	r1, r7
 800718a:	f7f8 ffef 	bl	800016c <__adddf3>
 800718e:	4606      	mov	r6, r0
 8007190:	460f      	mov	r7, r1
 8007192:	f7f9 fc4d 	bl	8000a30 <__aeabi_d2iz>
 8007196:	2200      	movs	r2, #0
 8007198:	4683      	mov	fp, r0
 800719a:	2300      	movs	r3, #0
 800719c:	4630      	mov	r0, r6
 800719e:	4639      	mov	r1, r7
 80071a0:	f7f9 fc08 	bl	80009b4 <__aeabi_dcmplt>
 80071a4:	b158      	cbz	r0, 80071be <_dtoa_r+0x166>
 80071a6:	4658      	mov	r0, fp
 80071a8:	f7f9 f92c 	bl	8000404 <__aeabi_i2d>
 80071ac:	4602      	mov	r2, r0
 80071ae:	460b      	mov	r3, r1
 80071b0:	4630      	mov	r0, r6
 80071b2:	4639      	mov	r1, r7
 80071b4:	f7f9 fbf4 	bl	80009a0 <__aeabi_dcmpeq>
 80071b8:	b908      	cbnz	r0, 80071be <_dtoa_r+0x166>
 80071ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80071be:	f1bb 0f16 	cmp.w	fp, #22
 80071c2:	d858      	bhi.n	8007276 <_dtoa_r+0x21e>
 80071c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071c8:	496a      	ldr	r1, [pc, #424]	; (8007374 <_dtoa_r+0x31c>)
 80071ca:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80071ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071d2:	f7f9 fc0d 	bl	80009f0 <__aeabi_dcmpgt>
 80071d6:	2800      	cmp	r0, #0
 80071d8:	d04f      	beq.n	800727a <_dtoa_r+0x222>
 80071da:	2300      	movs	r3, #0
 80071dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80071e0:	930d      	str	r3, [sp, #52]	; 0x34
 80071e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071e4:	1b5d      	subs	r5, r3, r5
 80071e6:	1e6b      	subs	r3, r5, #1
 80071e8:	9307      	str	r3, [sp, #28]
 80071ea:	bf43      	ittte	mi
 80071ec:	2300      	movmi	r3, #0
 80071ee:	f1c5 0801 	rsbmi	r8, r5, #1
 80071f2:	9307      	strmi	r3, [sp, #28]
 80071f4:	f04f 0800 	movpl.w	r8, #0
 80071f8:	f1bb 0f00 	cmp.w	fp, #0
 80071fc:	db3f      	blt.n	800727e <_dtoa_r+0x226>
 80071fe:	9b07      	ldr	r3, [sp, #28]
 8007200:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8007204:	445b      	add	r3, fp
 8007206:	9307      	str	r3, [sp, #28]
 8007208:	2300      	movs	r3, #0
 800720a:	9308      	str	r3, [sp, #32]
 800720c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800720e:	2b09      	cmp	r3, #9
 8007210:	f200 80b4 	bhi.w	800737c <_dtoa_r+0x324>
 8007214:	2b05      	cmp	r3, #5
 8007216:	bfc4      	itt	gt
 8007218:	3b04      	subgt	r3, #4
 800721a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800721c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800721e:	bfc8      	it	gt
 8007220:	2600      	movgt	r6, #0
 8007222:	f1a3 0302 	sub.w	r3, r3, #2
 8007226:	bfd8      	it	le
 8007228:	2601      	movle	r6, #1
 800722a:	2b03      	cmp	r3, #3
 800722c:	f200 80b2 	bhi.w	8007394 <_dtoa_r+0x33c>
 8007230:	e8df f003 	tbb	[pc, r3]
 8007234:	782d8684 	.word	0x782d8684
 8007238:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800723a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800723c:	441d      	add	r5, r3
 800723e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007242:	2b20      	cmp	r3, #32
 8007244:	dd11      	ble.n	800726a <_dtoa_r+0x212>
 8007246:	9a02      	ldr	r2, [sp, #8]
 8007248:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800724c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007250:	fa22 f000 	lsr.w	r0, r2, r0
 8007254:	fa09 f303 	lsl.w	r3, r9, r3
 8007258:	4318      	orrs	r0, r3
 800725a:	f7f9 f8c3 	bl	80003e4 <__aeabi_ui2d>
 800725e:	2301      	movs	r3, #1
 8007260:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007264:	3d01      	subs	r5, #1
 8007266:	9310      	str	r3, [sp, #64]	; 0x40
 8007268:	e773      	b.n	8007152 <_dtoa_r+0xfa>
 800726a:	f1c3 0020 	rsb	r0, r3, #32
 800726e:	9b02      	ldr	r3, [sp, #8]
 8007270:	fa03 f000 	lsl.w	r0, r3, r0
 8007274:	e7f1      	b.n	800725a <_dtoa_r+0x202>
 8007276:	2301      	movs	r3, #1
 8007278:	e7b2      	b.n	80071e0 <_dtoa_r+0x188>
 800727a:	900d      	str	r0, [sp, #52]	; 0x34
 800727c:	e7b1      	b.n	80071e2 <_dtoa_r+0x18a>
 800727e:	f1cb 0300 	rsb	r3, fp, #0
 8007282:	9308      	str	r3, [sp, #32]
 8007284:	2300      	movs	r3, #0
 8007286:	eba8 080b 	sub.w	r8, r8, fp
 800728a:	930c      	str	r3, [sp, #48]	; 0x30
 800728c:	e7be      	b.n	800720c <_dtoa_r+0x1b4>
 800728e:	2301      	movs	r3, #1
 8007290:	9309      	str	r3, [sp, #36]	; 0x24
 8007292:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007294:	2b00      	cmp	r3, #0
 8007296:	f340 8080 	ble.w	800739a <_dtoa_r+0x342>
 800729a:	4699      	mov	r9, r3
 800729c:	9304      	str	r3, [sp, #16]
 800729e:	2200      	movs	r2, #0
 80072a0:	2104      	movs	r1, #4
 80072a2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80072a4:	606a      	str	r2, [r5, #4]
 80072a6:	f101 0214 	add.w	r2, r1, #20
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d97a      	bls.n	80073a4 <_dtoa_r+0x34c>
 80072ae:	6869      	ldr	r1, [r5, #4]
 80072b0:	4620      	mov	r0, r4
 80072b2:	f000 feb4 	bl	800801e <_Balloc>
 80072b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072b8:	6028      	str	r0, [r5, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f1b9 0f0e 	cmp.w	r9, #14
 80072c0:	9306      	str	r3, [sp, #24]
 80072c2:	f200 80f0 	bhi.w	80074a6 <_dtoa_r+0x44e>
 80072c6:	2e00      	cmp	r6, #0
 80072c8:	f000 80ed 	beq.w	80074a6 <_dtoa_r+0x44e>
 80072cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072d0:	f1bb 0f00 	cmp.w	fp, #0
 80072d4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80072d8:	dd79      	ble.n	80073ce <_dtoa_r+0x376>
 80072da:	4a26      	ldr	r2, [pc, #152]	; (8007374 <_dtoa_r+0x31c>)
 80072dc:	f00b 030f 	and.w	r3, fp, #15
 80072e0:	ea4f 162b 	mov.w	r6, fp, asr #4
 80072e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80072e8:	06f0      	lsls	r0, r6, #27
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80072f2:	d55c      	bpl.n	80073ae <_dtoa_r+0x356>
 80072f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80072f8:	4b1f      	ldr	r3, [pc, #124]	; (8007378 <_dtoa_r+0x320>)
 80072fa:	2503      	movs	r5, #3
 80072fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007300:	f7f9 fa10 	bl	8000724 <__aeabi_ddiv>
 8007304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007308:	f006 060f 	and.w	r6, r6, #15
 800730c:	4f1a      	ldr	r7, [pc, #104]	; (8007378 <_dtoa_r+0x320>)
 800730e:	2e00      	cmp	r6, #0
 8007310:	d14f      	bne.n	80073b2 <_dtoa_r+0x35a>
 8007312:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800731a:	f7f9 fa03 	bl	8000724 <__aeabi_ddiv>
 800731e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007322:	e06e      	b.n	8007402 <_dtoa_r+0x3aa>
 8007324:	2301      	movs	r3, #1
 8007326:	9309      	str	r3, [sp, #36]	; 0x24
 8007328:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800732a:	445b      	add	r3, fp
 800732c:	f103 0901 	add.w	r9, r3, #1
 8007330:	9304      	str	r3, [sp, #16]
 8007332:	464b      	mov	r3, r9
 8007334:	2b01      	cmp	r3, #1
 8007336:	bfb8      	it	lt
 8007338:	2301      	movlt	r3, #1
 800733a:	e7b0      	b.n	800729e <_dtoa_r+0x246>
 800733c:	2300      	movs	r3, #0
 800733e:	e7a7      	b.n	8007290 <_dtoa_r+0x238>
 8007340:	2300      	movs	r3, #0
 8007342:	e7f0      	b.n	8007326 <_dtoa_r+0x2ce>
 8007344:	f3af 8000 	nop.w
 8007348:	636f4361 	.word	0x636f4361
 800734c:	3fd287a7 	.word	0x3fd287a7
 8007350:	8b60c8b3 	.word	0x8b60c8b3
 8007354:	3fc68a28 	.word	0x3fc68a28
 8007358:	509f79fb 	.word	0x509f79fb
 800735c:	3fd34413 	.word	0x3fd34413
 8007360:	7ff00000 	.word	0x7ff00000
 8007364:	08008d05 	.word	0x08008d05
 8007368:	08008cfc 	.word	0x08008cfc
 800736c:	08008cd9 	.word	0x08008cd9
 8007370:	3ff80000 	.word	0x3ff80000
 8007374:	08008d98 	.word	0x08008d98
 8007378:	08008d70 	.word	0x08008d70
 800737c:	2601      	movs	r6, #1
 800737e:	2300      	movs	r3, #0
 8007380:	9609      	str	r6, [sp, #36]	; 0x24
 8007382:	931e      	str	r3, [sp, #120]	; 0x78
 8007384:	f04f 33ff 	mov.w	r3, #4294967295
 8007388:	2200      	movs	r2, #0
 800738a:	9304      	str	r3, [sp, #16]
 800738c:	4699      	mov	r9, r3
 800738e:	2312      	movs	r3, #18
 8007390:	921f      	str	r2, [sp, #124]	; 0x7c
 8007392:	e784      	b.n	800729e <_dtoa_r+0x246>
 8007394:	2301      	movs	r3, #1
 8007396:	9309      	str	r3, [sp, #36]	; 0x24
 8007398:	e7f4      	b.n	8007384 <_dtoa_r+0x32c>
 800739a:	2301      	movs	r3, #1
 800739c:	9304      	str	r3, [sp, #16]
 800739e:	4699      	mov	r9, r3
 80073a0:	461a      	mov	r2, r3
 80073a2:	e7f5      	b.n	8007390 <_dtoa_r+0x338>
 80073a4:	686a      	ldr	r2, [r5, #4]
 80073a6:	0049      	lsls	r1, r1, #1
 80073a8:	3201      	adds	r2, #1
 80073aa:	606a      	str	r2, [r5, #4]
 80073ac:	e77b      	b.n	80072a6 <_dtoa_r+0x24e>
 80073ae:	2502      	movs	r5, #2
 80073b0:	e7ac      	b.n	800730c <_dtoa_r+0x2b4>
 80073b2:	07f1      	lsls	r1, r6, #31
 80073b4:	d508      	bpl.n	80073c8 <_dtoa_r+0x370>
 80073b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073be:	f7f9 f887 	bl	80004d0 <__aeabi_dmul>
 80073c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80073c6:	3501      	adds	r5, #1
 80073c8:	1076      	asrs	r6, r6, #1
 80073ca:	3708      	adds	r7, #8
 80073cc:	e79f      	b.n	800730e <_dtoa_r+0x2b6>
 80073ce:	f000 80a5 	beq.w	800751c <_dtoa_r+0x4c4>
 80073d2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80073d6:	f1cb 0600 	rsb	r6, fp, #0
 80073da:	4ba2      	ldr	r3, [pc, #648]	; (8007664 <_dtoa_r+0x60c>)
 80073dc:	f006 020f 	and.w	r2, r6, #15
 80073e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	f7f9 f872 	bl	80004d0 <__aeabi_dmul>
 80073ec:	2502      	movs	r5, #2
 80073ee:	2300      	movs	r3, #0
 80073f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f4:	4f9c      	ldr	r7, [pc, #624]	; (8007668 <_dtoa_r+0x610>)
 80073f6:	1136      	asrs	r6, r6, #4
 80073f8:	2e00      	cmp	r6, #0
 80073fa:	f040 8084 	bne.w	8007506 <_dtoa_r+0x4ae>
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d18d      	bne.n	800731e <_dtoa_r+0x2c6>
 8007402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007404:	2b00      	cmp	r3, #0
 8007406:	f000 808b 	beq.w	8007520 <_dtoa_r+0x4c8>
 800740a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800740e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007412:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007416:	2200      	movs	r2, #0
 8007418:	4b94      	ldr	r3, [pc, #592]	; (800766c <_dtoa_r+0x614>)
 800741a:	f7f9 facb 	bl	80009b4 <__aeabi_dcmplt>
 800741e:	2800      	cmp	r0, #0
 8007420:	d07e      	beq.n	8007520 <_dtoa_r+0x4c8>
 8007422:	f1b9 0f00 	cmp.w	r9, #0
 8007426:	d07b      	beq.n	8007520 <_dtoa_r+0x4c8>
 8007428:	9b04      	ldr	r3, [sp, #16]
 800742a:	2b00      	cmp	r3, #0
 800742c:	dd37      	ble.n	800749e <_dtoa_r+0x446>
 800742e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007432:	2200      	movs	r2, #0
 8007434:	4b8e      	ldr	r3, [pc, #568]	; (8007670 <_dtoa_r+0x618>)
 8007436:	f7f9 f84b 	bl	80004d0 <__aeabi_dmul>
 800743a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800743e:	9e04      	ldr	r6, [sp, #16]
 8007440:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007444:	3501      	adds	r5, #1
 8007446:	4628      	mov	r0, r5
 8007448:	f7f8 ffdc 	bl	8000404 <__aeabi_i2d>
 800744c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007450:	f7f9 f83e 	bl	80004d0 <__aeabi_dmul>
 8007454:	4b87      	ldr	r3, [pc, #540]	; (8007674 <_dtoa_r+0x61c>)
 8007456:	2200      	movs	r2, #0
 8007458:	f7f8 fe88 	bl	800016c <__adddf3>
 800745c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007462:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8007466:	950b      	str	r5, [sp, #44]	; 0x2c
 8007468:	2e00      	cmp	r6, #0
 800746a:	d15c      	bne.n	8007526 <_dtoa_r+0x4ce>
 800746c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007470:	2200      	movs	r2, #0
 8007472:	4b81      	ldr	r3, [pc, #516]	; (8007678 <_dtoa_r+0x620>)
 8007474:	f7f8 fe78 	bl	8000168 <__aeabi_dsub>
 8007478:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800747a:	462b      	mov	r3, r5
 800747c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007480:	f7f9 fab6 	bl	80009f0 <__aeabi_dcmpgt>
 8007484:	2800      	cmp	r0, #0
 8007486:	f040 82f7 	bne.w	8007a78 <_dtoa_r+0xa20>
 800748a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800748e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007490:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007494:	f7f9 fa8e 	bl	80009b4 <__aeabi_dcmplt>
 8007498:	2800      	cmp	r0, #0
 800749a:	f040 82eb 	bne.w	8007a74 <_dtoa_r+0xa1c>
 800749e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80074a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f2c0 8150 	blt.w	800774e <_dtoa_r+0x6f6>
 80074ae:	f1bb 0f0e 	cmp.w	fp, #14
 80074b2:	f300 814c 	bgt.w	800774e <_dtoa_r+0x6f6>
 80074b6:	4b6b      	ldr	r3, [pc, #428]	; (8007664 <_dtoa_r+0x60c>)
 80074b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80074bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f280 80da 	bge.w	8007680 <_dtoa_r+0x628>
 80074cc:	f1b9 0f00 	cmp.w	r9, #0
 80074d0:	f300 80d6 	bgt.w	8007680 <_dtoa_r+0x628>
 80074d4:	f040 82cd 	bne.w	8007a72 <_dtoa_r+0xa1a>
 80074d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074dc:	2200      	movs	r2, #0
 80074de:	4b66      	ldr	r3, [pc, #408]	; (8007678 <_dtoa_r+0x620>)
 80074e0:	f7f8 fff6 	bl	80004d0 <__aeabi_dmul>
 80074e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074e8:	f7f9 fa78 	bl	80009dc <__aeabi_dcmpge>
 80074ec:	464e      	mov	r6, r9
 80074ee:	464f      	mov	r7, r9
 80074f0:	2800      	cmp	r0, #0
 80074f2:	f040 82a4 	bne.w	8007a3e <_dtoa_r+0x9e6>
 80074f6:	9b06      	ldr	r3, [sp, #24]
 80074f8:	9a06      	ldr	r2, [sp, #24]
 80074fa:	1c5d      	adds	r5, r3, #1
 80074fc:	2331      	movs	r3, #49	; 0x31
 80074fe:	f10b 0b01 	add.w	fp, fp, #1
 8007502:	7013      	strb	r3, [r2, #0]
 8007504:	e29f      	b.n	8007a46 <_dtoa_r+0x9ee>
 8007506:	07f2      	lsls	r2, r6, #31
 8007508:	d505      	bpl.n	8007516 <_dtoa_r+0x4be>
 800750a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800750e:	f7f8 ffdf 	bl	80004d0 <__aeabi_dmul>
 8007512:	2301      	movs	r3, #1
 8007514:	3501      	adds	r5, #1
 8007516:	1076      	asrs	r6, r6, #1
 8007518:	3708      	adds	r7, #8
 800751a:	e76d      	b.n	80073f8 <_dtoa_r+0x3a0>
 800751c:	2502      	movs	r5, #2
 800751e:	e770      	b.n	8007402 <_dtoa_r+0x3aa>
 8007520:	465f      	mov	r7, fp
 8007522:	464e      	mov	r6, r9
 8007524:	e78f      	b.n	8007446 <_dtoa_r+0x3ee>
 8007526:	9a06      	ldr	r2, [sp, #24]
 8007528:	4b4e      	ldr	r3, [pc, #312]	; (8007664 <_dtoa_r+0x60c>)
 800752a:	4432      	add	r2, r6
 800752c:	9211      	str	r2, [sp, #68]	; 0x44
 800752e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007530:	1e71      	subs	r1, r6, #1
 8007532:	2a00      	cmp	r2, #0
 8007534:	d048      	beq.n	80075c8 <_dtoa_r+0x570>
 8007536:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800753a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753e:	2000      	movs	r0, #0
 8007540:	494e      	ldr	r1, [pc, #312]	; (800767c <_dtoa_r+0x624>)
 8007542:	f7f9 f8ef 	bl	8000724 <__aeabi_ddiv>
 8007546:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800754a:	f7f8 fe0d 	bl	8000168 <__aeabi_dsub>
 800754e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007552:	9d06      	ldr	r5, [sp, #24]
 8007554:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007558:	f7f9 fa6a 	bl	8000a30 <__aeabi_d2iz>
 800755c:	4606      	mov	r6, r0
 800755e:	f7f8 ff51 	bl	8000404 <__aeabi_i2d>
 8007562:	4602      	mov	r2, r0
 8007564:	460b      	mov	r3, r1
 8007566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800756a:	f7f8 fdfd 	bl	8000168 <__aeabi_dsub>
 800756e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007572:	3630      	adds	r6, #48	; 0x30
 8007574:	f805 6b01 	strb.w	r6, [r5], #1
 8007578:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800757c:	f7f9 fa1a 	bl	80009b4 <__aeabi_dcmplt>
 8007580:	2800      	cmp	r0, #0
 8007582:	d164      	bne.n	800764e <_dtoa_r+0x5f6>
 8007584:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007588:	2000      	movs	r0, #0
 800758a:	4938      	ldr	r1, [pc, #224]	; (800766c <_dtoa_r+0x614>)
 800758c:	f7f8 fdec 	bl	8000168 <__aeabi_dsub>
 8007590:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007594:	f7f9 fa0e 	bl	80009b4 <__aeabi_dcmplt>
 8007598:	2800      	cmp	r0, #0
 800759a:	f040 80b9 	bne.w	8007710 <_dtoa_r+0x6b8>
 800759e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075a0:	429d      	cmp	r5, r3
 80075a2:	f43f af7c 	beq.w	800749e <_dtoa_r+0x446>
 80075a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075aa:	2200      	movs	r2, #0
 80075ac:	4b30      	ldr	r3, [pc, #192]	; (8007670 <_dtoa_r+0x618>)
 80075ae:	f7f8 ff8f 	bl	80004d0 <__aeabi_dmul>
 80075b2:	2200      	movs	r2, #0
 80075b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80075b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075bc:	4b2c      	ldr	r3, [pc, #176]	; (8007670 <_dtoa_r+0x618>)
 80075be:	f7f8 ff87 	bl	80004d0 <__aeabi_dmul>
 80075c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c6:	e7c5      	b.n	8007554 <_dtoa_r+0x4fc>
 80075c8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80075cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075d0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075d4:	f7f8 ff7c 	bl	80004d0 <__aeabi_dmul>
 80075d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80075dc:	9d06      	ldr	r5, [sp, #24]
 80075de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075e2:	f7f9 fa25 	bl	8000a30 <__aeabi_d2iz>
 80075e6:	4606      	mov	r6, r0
 80075e8:	f7f8 ff0c 	bl	8000404 <__aeabi_i2d>
 80075ec:	4602      	mov	r2, r0
 80075ee:	460b      	mov	r3, r1
 80075f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075f4:	f7f8 fdb8 	bl	8000168 <__aeabi_dsub>
 80075f8:	3630      	adds	r6, #48	; 0x30
 80075fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075fc:	f805 6b01 	strb.w	r6, [r5], #1
 8007600:	42ab      	cmp	r3, r5
 8007602:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007606:	f04f 0200 	mov.w	r2, #0
 800760a:	d124      	bne.n	8007656 <_dtoa_r+0x5fe>
 800760c:	4b1b      	ldr	r3, [pc, #108]	; (800767c <_dtoa_r+0x624>)
 800760e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007612:	f7f8 fdab 	bl	800016c <__adddf3>
 8007616:	4602      	mov	r2, r0
 8007618:	460b      	mov	r3, r1
 800761a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800761e:	f7f9 f9e7 	bl	80009f0 <__aeabi_dcmpgt>
 8007622:	2800      	cmp	r0, #0
 8007624:	d174      	bne.n	8007710 <_dtoa_r+0x6b8>
 8007626:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800762a:	2000      	movs	r0, #0
 800762c:	4913      	ldr	r1, [pc, #76]	; (800767c <_dtoa_r+0x624>)
 800762e:	f7f8 fd9b 	bl	8000168 <__aeabi_dsub>
 8007632:	4602      	mov	r2, r0
 8007634:	460b      	mov	r3, r1
 8007636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800763a:	f7f9 f9bb 	bl	80009b4 <__aeabi_dcmplt>
 800763e:	2800      	cmp	r0, #0
 8007640:	f43f af2d 	beq.w	800749e <_dtoa_r+0x446>
 8007644:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007648:	1e6a      	subs	r2, r5, #1
 800764a:	2b30      	cmp	r3, #48	; 0x30
 800764c:	d001      	beq.n	8007652 <_dtoa_r+0x5fa>
 800764e:	46bb      	mov	fp, r7
 8007650:	e04d      	b.n	80076ee <_dtoa_r+0x696>
 8007652:	4615      	mov	r5, r2
 8007654:	e7f6      	b.n	8007644 <_dtoa_r+0x5ec>
 8007656:	4b06      	ldr	r3, [pc, #24]	; (8007670 <_dtoa_r+0x618>)
 8007658:	f7f8 ff3a 	bl	80004d0 <__aeabi_dmul>
 800765c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007660:	e7bd      	b.n	80075de <_dtoa_r+0x586>
 8007662:	bf00      	nop
 8007664:	08008d98 	.word	0x08008d98
 8007668:	08008d70 	.word	0x08008d70
 800766c:	3ff00000 	.word	0x3ff00000
 8007670:	40240000 	.word	0x40240000
 8007674:	401c0000 	.word	0x401c0000
 8007678:	40140000 	.word	0x40140000
 800767c:	3fe00000 	.word	0x3fe00000
 8007680:	9d06      	ldr	r5, [sp, #24]
 8007682:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800768a:	4630      	mov	r0, r6
 800768c:	4639      	mov	r1, r7
 800768e:	f7f9 f849 	bl	8000724 <__aeabi_ddiv>
 8007692:	f7f9 f9cd 	bl	8000a30 <__aeabi_d2iz>
 8007696:	4680      	mov	r8, r0
 8007698:	f7f8 feb4 	bl	8000404 <__aeabi_i2d>
 800769c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076a0:	f7f8 ff16 	bl	80004d0 <__aeabi_dmul>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	4630      	mov	r0, r6
 80076aa:	4639      	mov	r1, r7
 80076ac:	f7f8 fd5c 	bl	8000168 <__aeabi_dsub>
 80076b0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80076b4:	f805 6b01 	strb.w	r6, [r5], #1
 80076b8:	9e06      	ldr	r6, [sp, #24]
 80076ba:	4602      	mov	r2, r0
 80076bc:	1bae      	subs	r6, r5, r6
 80076be:	45b1      	cmp	r9, r6
 80076c0:	460b      	mov	r3, r1
 80076c2:	d137      	bne.n	8007734 <_dtoa_r+0x6dc>
 80076c4:	f7f8 fd52 	bl	800016c <__adddf3>
 80076c8:	4606      	mov	r6, r0
 80076ca:	460f      	mov	r7, r1
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076d4:	f7f9 f96e 	bl	80009b4 <__aeabi_dcmplt>
 80076d8:	b9c8      	cbnz	r0, 800770e <_dtoa_r+0x6b6>
 80076da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076de:	4632      	mov	r2, r6
 80076e0:	463b      	mov	r3, r7
 80076e2:	f7f9 f95d 	bl	80009a0 <__aeabi_dcmpeq>
 80076e6:	b110      	cbz	r0, 80076ee <_dtoa_r+0x696>
 80076e8:	f018 0f01 	tst.w	r8, #1
 80076ec:	d10f      	bne.n	800770e <_dtoa_r+0x6b6>
 80076ee:	4651      	mov	r1, sl
 80076f0:	4620      	mov	r0, r4
 80076f2:	f000 fcc8 	bl	8008086 <_Bfree>
 80076f6:	2300      	movs	r3, #0
 80076f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80076fa:	702b      	strb	r3, [r5, #0]
 80076fc:	f10b 0301 	add.w	r3, fp, #1
 8007700:	6013      	str	r3, [r2, #0]
 8007702:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007704:	2b00      	cmp	r3, #0
 8007706:	f43f acec 	beq.w	80070e2 <_dtoa_r+0x8a>
 800770a:	601d      	str	r5, [r3, #0]
 800770c:	e4e9      	b.n	80070e2 <_dtoa_r+0x8a>
 800770e:	465f      	mov	r7, fp
 8007710:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007714:	1e6b      	subs	r3, r5, #1
 8007716:	2a39      	cmp	r2, #57	; 0x39
 8007718:	d106      	bne.n	8007728 <_dtoa_r+0x6d0>
 800771a:	9a06      	ldr	r2, [sp, #24]
 800771c:	429a      	cmp	r2, r3
 800771e:	d107      	bne.n	8007730 <_dtoa_r+0x6d8>
 8007720:	2330      	movs	r3, #48	; 0x30
 8007722:	7013      	strb	r3, [r2, #0]
 8007724:	4613      	mov	r3, r2
 8007726:	3701      	adds	r7, #1
 8007728:	781a      	ldrb	r2, [r3, #0]
 800772a:	3201      	adds	r2, #1
 800772c:	701a      	strb	r2, [r3, #0]
 800772e:	e78e      	b.n	800764e <_dtoa_r+0x5f6>
 8007730:	461d      	mov	r5, r3
 8007732:	e7ed      	b.n	8007710 <_dtoa_r+0x6b8>
 8007734:	2200      	movs	r2, #0
 8007736:	4bb5      	ldr	r3, [pc, #724]	; (8007a0c <_dtoa_r+0x9b4>)
 8007738:	f7f8 feca 	bl	80004d0 <__aeabi_dmul>
 800773c:	2200      	movs	r2, #0
 800773e:	2300      	movs	r3, #0
 8007740:	4606      	mov	r6, r0
 8007742:	460f      	mov	r7, r1
 8007744:	f7f9 f92c 	bl	80009a0 <__aeabi_dcmpeq>
 8007748:	2800      	cmp	r0, #0
 800774a:	d09c      	beq.n	8007686 <_dtoa_r+0x62e>
 800774c:	e7cf      	b.n	80076ee <_dtoa_r+0x696>
 800774e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007750:	2a00      	cmp	r2, #0
 8007752:	f000 8129 	beq.w	80079a8 <_dtoa_r+0x950>
 8007756:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007758:	2a01      	cmp	r2, #1
 800775a:	f300 810e 	bgt.w	800797a <_dtoa_r+0x922>
 800775e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007760:	2a00      	cmp	r2, #0
 8007762:	f000 8106 	beq.w	8007972 <_dtoa_r+0x91a>
 8007766:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800776a:	4645      	mov	r5, r8
 800776c:	9e08      	ldr	r6, [sp, #32]
 800776e:	9a07      	ldr	r2, [sp, #28]
 8007770:	2101      	movs	r1, #1
 8007772:	441a      	add	r2, r3
 8007774:	4620      	mov	r0, r4
 8007776:	4498      	add	r8, r3
 8007778:	9207      	str	r2, [sp, #28]
 800777a:	f000 fd24 	bl	80081c6 <__i2b>
 800777e:	4607      	mov	r7, r0
 8007780:	2d00      	cmp	r5, #0
 8007782:	dd0b      	ble.n	800779c <_dtoa_r+0x744>
 8007784:	9b07      	ldr	r3, [sp, #28]
 8007786:	2b00      	cmp	r3, #0
 8007788:	dd08      	ble.n	800779c <_dtoa_r+0x744>
 800778a:	42ab      	cmp	r3, r5
 800778c:	bfa8      	it	ge
 800778e:	462b      	movge	r3, r5
 8007790:	9a07      	ldr	r2, [sp, #28]
 8007792:	eba8 0803 	sub.w	r8, r8, r3
 8007796:	1aed      	subs	r5, r5, r3
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	9307      	str	r3, [sp, #28]
 800779c:	9b08      	ldr	r3, [sp, #32]
 800779e:	b1fb      	cbz	r3, 80077e0 <_dtoa_r+0x788>
 80077a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 8104 	beq.w	80079b0 <_dtoa_r+0x958>
 80077a8:	2e00      	cmp	r6, #0
 80077aa:	dd11      	ble.n	80077d0 <_dtoa_r+0x778>
 80077ac:	4639      	mov	r1, r7
 80077ae:	4632      	mov	r2, r6
 80077b0:	4620      	mov	r0, r4
 80077b2:	f000 fd9d 	bl	80082f0 <__pow5mult>
 80077b6:	4652      	mov	r2, sl
 80077b8:	4601      	mov	r1, r0
 80077ba:	4607      	mov	r7, r0
 80077bc:	4620      	mov	r0, r4
 80077be:	f000 fd0b 	bl	80081d8 <__multiply>
 80077c2:	4651      	mov	r1, sl
 80077c4:	900a      	str	r0, [sp, #40]	; 0x28
 80077c6:	4620      	mov	r0, r4
 80077c8:	f000 fc5d 	bl	8008086 <_Bfree>
 80077cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ce:	469a      	mov	sl, r3
 80077d0:	9b08      	ldr	r3, [sp, #32]
 80077d2:	1b9a      	subs	r2, r3, r6
 80077d4:	d004      	beq.n	80077e0 <_dtoa_r+0x788>
 80077d6:	4651      	mov	r1, sl
 80077d8:	4620      	mov	r0, r4
 80077da:	f000 fd89 	bl	80082f0 <__pow5mult>
 80077de:	4682      	mov	sl, r0
 80077e0:	2101      	movs	r1, #1
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 fcef 	bl	80081c6 <__i2b>
 80077e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077ea:	4606      	mov	r6, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f340 80e1 	ble.w	80079b4 <_dtoa_r+0x95c>
 80077f2:	461a      	mov	r2, r3
 80077f4:	4601      	mov	r1, r0
 80077f6:	4620      	mov	r0, r4
 80077f8:	f000 fd7a 	bl	80082f0 <__pow5mult>
 80077fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80077fe:	4606      	mov	r6, r0
 8007800:	2b01      	cmp	r3, #1
 8007802:	f340 80da 	ble.w	80079ba <_dtoa_r+0x962>
 8007806:	2300      	movs	r3, #0
 8007808:	9308      	str	r3, [sp, #32]
 800780a:	6933      	ldr	r3, [r6, #16]
 800780c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007810:	6918      	ldr	r0, [r3, #16]
 8007812:	f000 fc8a 	bl	800812a <__hi0bits>
 8007816:	f1c0 0020 	rsb	r0, r0, #32
 800781a:	9b07      	ldr	r3, [sp, #28]
 800781c:	4418      	add	r0, r3
 800781e:	f010 001f 	ands.w	r0, r0, #31
 8007822:	f000 80f0 	beq.w	8007a06 <_dtoa_r+0x9ae>
 8007826:	f1c0 0320 	rsb	r3, r0, #32
 800782a:	2b04      	cmp	r3, #4
 800782c:	f340 80e2 	ble.w	80079f4 <_dtoa_r+0x99c>
 8007830:	9b07      	ldr	r3, [sp, #28]
 8007832:	f1c0 001c 	rsb	r0, r0, #28
 8007836:	4480      	add	r8, r0
 8007838:	4405      	add	r5, r0
 800783a:	4403      	add	r3, r0
 800783c:	9307      	str	r3, [sp, #28]
 800783e:	f1b8 0f00 	cmp.w	r8, #0
 8007842:	dd05      	ble.n	8007850 <_dtoa_r+0x7f8>
 8007844:	4651      	mov	r1, sl
 8007846:	4642      	mov	r2, r8
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fd9f 	bl	800838c <__lshift>
 800784e:	4682      	mov	sl, r0
 8007850:	9b07      	ldr	r3, [sp, #28]
 8007852:	2b00      	cmp	r3, #0
 8007854:	dd05      	ble.n	8007862 <_dtoa_r+0x80a>
 8007856:	4631      	mov	r1, r6
 8007858:	461a      	mov	r2, r3
 800785a:	4620      	mov	r0, r4
 800785c:	f000 fd96 	bl	800838c <__lshift>
 8007860:	4606      	mov	r6, r0
 8007862:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 80d3 	beq.w	8007a10 <_dtoa_r+0x9b8>
 800786a:	4631      	mov	r1, r6
 800786c:	4650      	mov	r0, sl
 800786e:	f000 fdde 	bl	800842e <__mcmp>
 8007872:	2800      	cmp	r0, #0
 8007874:	f280 80cc 	bge.w	8007a10 <_dtoa_r+0x9b8>
 8007878:	2300      	movs	r3, #0
 800787a:	4651      	mov	r1, sl
 800787c:	220a      	movs	r2, #10
 800787e:	4620      	mov	r0, r4
 8007880:	f000 fc18 	bl	80080b4 <__multadd>
 8007884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007886:	f10b 3bff 	add.w	fp, fp, #4294967295
 800788a:	4682      	mov	sl, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	f000 81a9 	beq.w	8007be4 <_dtoa_r+0xb8c>
 8007892:	2300      	movs	r3, #0
 8007894:	4639      	mov	r1, r7
 8007896:	220a      	movs	r2, #10
 8007898:	4620      	mov	r0, r4
 800789a:	f000 fc0b 	bl	80080b4 <__multadd>
 800789e:	9b04      	ldr	r3, [sp, #16]
 80078a0:	4607      	mov	r7, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	dc03      	bgt.n	80078ae <_dtoa_r+0x856>
 80078a6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	f300 80b9 	bgt.w	8007a20 <_dtoa_r+0x9c8>
 80078ae:	2d00      	cmp	r5, #0
 80078b0:	dd05      	ble.n	80078be <_dtoa_r+0x866>
 80078b2:	4639      	mov	r1, r7
 80078b4:	462a      	mov	r2, r5
 80078b6:	4620      	mov	r0, r4
 80078b8:	f000 fd68 	bl	800838c <__lshift>
 80078bc:	4607      	mov	r7, r0
 80078be:	9b08      	ldr	r3, [sp, #32]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f000 8110 	beq.w	8007ae6 <_dtoa_r+0xa8e>
 80078c6:	6879      	ldr	r1, [r7, #4]
 80078c8:	4620      	mov	r0, r4
 80078ca:	f000 fba8 	bl	800801e <_Balloc>
 80078ce:	4605      	mov	r5, r0
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	f107 010c 	add.w	r1, r7, #12
 80078d6:	3202      	adds	r2, #2
 80078d8:	0092      	lsls	r2, r2, #2
 80078da:	300c      	adds	r0, #12
 80078dc:	f000 fb94 	bl	8008008 <memcpy>
 80078e0:	2201      	movs	r2, #1
 80078e2:	4629      	mov	r1, r5
 80078e4:	4620      	mov	r0, r4
 80078e6:	f000 fd51 	bl	800838c <__lshift>
 80078ea:	9707      	str	r7, [sp, #28]
 80078ec:	4607      	mov	r7, r0
 80078ee:	9b02      	ldr	r3, [sp, #8]
 80078f0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80078f4:	f003 0301 	and.w	r3, r3, #1
 80078f8:	9308      	str	r3, [sp, #32]
 80078fa:	4631      	mov	r1, r6
 80078fc:	4650      	mov	r0, sl
 80078fe:	f7ff fb1d 	bl	8006f3c <quorem>
 8007902:	9907      	ldr	r1, [sp, #28]
 8007904:	4605      	mov	r5, r0
 8007906:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800790a:	4650      	mov	r0, sl
 800790c:	f000 fd8f 	bl	800842e <__mcmp>
 8007910:	463a      	mov	r2, r7
 8007912:	9002      	str	r0, [sp, #8]
 8007914:	4631      	mov	r1, r6
 8007916:	4620      	mov	r0, r4
 8007918:	f000 fda3 	bl	8008462 <__mdiff>
 800791c:	68c3      	ldr	r3, [r0, #12]
 800791e:	4602      	mov	r2, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	f040 80e2 	bne.w	8007aea <_dtoa_r+0xa92>
 8007926:	4601      	mov	r1, r0
 8007928:	9009      	str	r0, [sp, #36]	; 0x24
 800792a:	4650      	mov	r0, sl
 800792c:	f000 fd7f 	bl	800842e <__mcmp>
 8007930:	4603      	mov	r3, r0
 8007932:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007934:	4611      	mov	r1, r2
 8007936:	4620      	mov	r0, r4
 8007938:	9309      	str	r3, [sp, #36]	; 0x24
 800793a:	f000 fba4 	bl	8008086 <_Bfree>
 800793e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007940:	2b00      	cmp	r3, #0
 8007942:	f040 80d4 	bne.w	8007aee <_dtoa_r+0xa96>
 8007946:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007948:	2a00      	cmp	r2, #0
 800794a:	f040 80d0 	bne.w	8007aee <_dtoa_r+0xa96>
 800794e:	9a08      	ldr	r2, [sp, #32]
 8007950:	2a00      	cmp	r2, #0
 8007952:	f040 80cc 	bne.w	8007aee <_dtoa_r+0xa96>
 8007956:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800795a:	f000 80e8 	beq.w	8007b2e <_dtoa_r+0xad6>
 800795e:	9b02      	ldr	r3, [sp, #8]
 8007960:	2b00      	cmp	r3, #0
 8007962:	dd01      	ble.n	8007968 <_dtoa_r+0x910>
 8007964:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007968:	f108 0501 	add.w	r5, r8, #1
 800796c:	f888 9000 	strb.w	r9, [r8]
 8007970:	e06b      	b.n	8007a4a <_dtoa_r+0x9f2>
 8007972:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007974:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007978:	e6f7      	b.n	800776a <_dtoa_r+0x712>
 800797a:	9b08      	ldr	r3, [sp, #32]
 800797c:	f109 36ff 	add.w	r6, r9, #4294967295
 8007980:	42b3      	cmp	r3, r6
 8007982:	bfb7      	itett	lt
 8007984:	9b08      	ldrlt	r3, [sp, #32]
 8007986:	1b9e      	subge	r6, r3, r6
 8007988:	1af2      	sublt	r2, r6, r3
 800798a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800798c:	bfbf      	itttt	lt
 800798e:	9608      	strlt	r6, [sp, #32]
 8007990:	189b      	addlt	r3, r3, r2
 8007992:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007994:	2600      	movlt	r6, #0
 8007996:	f1b9 0f00 	cmp.w	r9, #0
 800799a:	bfb9      	ittee	lt
 800799c:	eba8 0509 	sublt.w	r5, r8, r9
 80079a0:	2300      	movlt	r3, #0
 80079a2:	4645      	movge	r5, r8
 80079a4:	464b      	movge	r3, r9
 80079a6:	e6e2      	b.n	800776e <_dtoa_r+0x716>
 80079a8:	9e08      	ldr	r6, [sp, #32]
 80079aa:	4645      	mov	r5, r8
 80079ac:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80079ae:	e6e7      	b.n	8007780 <_dtoa_r+0x728>
 80079b0:	9a08      	ldr	r2, [sp, #32]
 80079b2:	e710      	b.n	80077d6 <_dtoa_r+0x77e>
 80079b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	dc18      	bgt.n	80079ec <_dtoa_r+0x994>
 80079ba:	9b02      	ldr	r3, [sp, #8]
 80079bc:	b9b3      	cbnz	r3, 80079ec <_dtoa_r+0x994>
 80079be:	9b03      	ldr	r3, [sp, #12]
 80079c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079c4:	b9a3      	cbnz	r3, 80079f0 <_dtoa_r+0x998>
 80079c6:	9b03      	ldr	r3, [sp, #12]
 80079c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079cc:	0d1b      	lsrs	r3, r3, #20
 80079ce:	051b      	lsls	r3, r3, #20
 80079d0:	b12b      	cbz	r3, 80079de <_dtoa_r+0x986>
 80079d2:	9b07      	ldr	r3, [sp, #28]
 80079d4:	f108 0801 	add.w	r8, r8, #1
 80079d8:	3301      	adds	r3, #1
 80079da:	9307      	str	r3, [sp, #28]
 80079dc:	2301      	movs	r3, #1
 80079de:	9308      	str	r3, [sp, #32]
 80079e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f47f af11 	bne.w	800780a <_dtoa_r+0x7b2>
 80079e8:	2001      	movs	r0, #1
 80079ea:	e716      	b.n	800781a <_dtoa_r+0x7c2>
 80079ec:	2300      	movs	r3, #0
 80079ee:	e7f6      	b.n	80079de <_dtoa_r+0x986>
 80079f0:	9b02      	ldr	r3, [sp, #8]
 80079f2:	e7f4      	b.n	80079de <_dtoa_r+0x986>
 80079f4:	f43f af23 	beq.w	800783e <_dtoa_r+0x7e6>
 80079f8:	9a07      	ldr	r2, [sp, #28]
 80079fa:	331c      	adds	r3, #28
 80079fc:	441a      	add	r2, r3
 80079fe:	4498      	add	r8, r3
 8007a00:	441d      	add	r5, r3
 8007a02:	4613      	mov	r3, r2
 8007a04:	e71a      	b.n	800783c <_dtoa_r+0x7e4>
 8007a06:	4603      	mov	r3, r0
 8007a08:	e7f6      	b.n	80079f8 <_dtoa_r+0x9a0>
 8007a0a:	bf00      	nop
 8007a0c:	40240000 	.word	0x40240000
 8007a10:	f1b9 0f00 	cmp.w	r9, #0
 8007a14:	dc33      	bgt.n	8007a7e <_dtoa_r+0xa26>
 8007a16:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	dd30      	ble.n	8007a7e <_dtoa_r+0xa26>
 8007a1c:	f8cd 9010 	str.w	r9, [sp, #16]
 8007a20:	9b04      	ldr	r3, [sp, #16]
 8007a22:	b963      	cbnz	r3, 8007a3e <_dtoa_r+0x9e6>
 8007a24:	4631      	mov	r1, r6
 8007a26:	2205      	movs	r2, #5
 8007a28:	4620      	mov	r0, r4
 8007a2a:	f000 fb43 	bl	80080b4 <__multadd>
 8007a2e:	4601      	mov	r1, r0
 8007a30:	4606      	mov	r6, r0
 8007a32:	4650      	mov	r0, sl
 8007a34:	f000 fcfb 	bl	800842e <__mcmp>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f73f ad5c 	bgt.w	80074f6 <_dtoa_r+0x49e>
 8007a3e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007a40:	9d06      	ldr	r5, [sp, #24]
 8007a42:	ea6f 0b03 	mvn.w	fp, r3
 8007a46:	2300      	movs	r3, #0
 8007a48:	9307      	str	r3, [sp, #28]
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f000 fb1a 	bl	8008086 <_Bfree>
 8007a52:	2f00      	cmp	r7, #0
 8007a54:	f43f ae4b 	beq.w	80076ee <_dtoa_r+0x696>
 8007a58:	9b07      	ldr	r3, [sp, #28]
 8007a5a:	b12b      	cbz	r3, 8007a68 <_dtoa_r+0xa10>
 8007a5c:	42bb      	cmp	r3, r7
 8007a5e:	d003      	beq.n	8007a68 <_dtoa_r+0xa10>
 8007a60:	4619      	mov	r1, r3
 8007a62:	4620      	mov	r0, r4
 8007a64:	f000 fb0f 	bl	8008086 <_Bfree>
 8007a68:	4639      	mov	r1, r7
 8007a6a:	4620      	mov	r0, r4
 8007a6c:	f000 fb0b 	bl	8008086 <_Bfree>
 8007a70:	e63d      	b.n	80076ee <_dtoa_r+0x696>
 8007a72:	2600      	movs	r6, #0
 8007a74:	4637      	mov	r7, r6
 8007a76:	e7e2      	b.n	8007a3e <_dtoa_r+0x9e6>
 8007a78:	46bb      	mov	fp, r7
 8007a7a:	4637      	mov	r7, r6
 8007a7c:	e53b      	b.n	80074f6 <_dtoa_r+0x49e>
 8007a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a80:	f8cd 9010 	str.w	r9, [sp, #16]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f47f af12 	bne.w	80078ae <_dtoa_r+0x856>
 8007a8a:	9d06      	ldr	r5, [sp, #24]
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4650      	mov	r0, sl
 8007a90:	f7ff fa54 	bl	8006f3c <quorem>
 8007a94:	9b06      	ldr	r3, [sp, #24]
 8007a96:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a9a:	f805 9b01 	strb.w	r9, [r5], #1
 8007a9e:	9a04      	ldr	r2, [sp, #16]
 8007aa0:	1aeb      	subs	r3, r5, r3
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	f300 8081 	bgt.w	8007baa <_dtoa_r+0xb52>
 8007aa8:	9b06      	ldr	r3, [sp, #24]
 8007aaa:	2a01      	cmp	r2, #1
 8007aac:	bfac      	ite	ge
 8007aae:	189b      	addge	r3, r3, r2
 8007ab0:	3301      	addlt	r3, #1
 8007ab2:	4698      	mov	r8, r3
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	9307      	str	r3, [sp, #28]
 8007ab8:	4651      	mov	r1, sl
 8007aba:	2201      	movs	r2, #1
 8007abc:	4620      	mov	r0, r4
 8007abe:	f000 fc65 	bl	800838c <__lshift>
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4682      	mov	sl, r0
 8007ac6:	f000 fcb2 	bl	800842e <__mcmp>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	dc34      	bgt.n	8007b38 <_dtoa_r+0xae0>
 8007ace:	d102      	bne.n	8007ad6 <_dtoa_r+0xa7e>
 8007ad0:	f019 0f01 	tst.w	r9, #1
 8007ad4:	d130      	bne.n	8007b38 <_dtoa_r+0xae0>
 8007ad6:	4645      	mov	r5, r8
 8007ad8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007adc:	1e6a      	subs	r2, r5, #1
 8007ade:	2b30      	cmp	r3, #48	; 0x30
 8007ae0:	d1b3      	bne.n	8007a4a <_dtoa_r+0x9f2>
 8007ae2:	4615      	mov	r5, r2
 8007ae4:	e7f8      	b.n	8007ad8 <_dtoa_r+0xa80>
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	e6ff      	b.n	80078ea <_dtoa_r+0x892>
 8007aea:	2301      	movs	r3, #1
 8007aec:	e722      	b.n	8007934 <_dtoa_r+0x8dc>
 8007aee:	9a02      	ldr	r2, [sp, #8]
 8007af0:	2a00      	cmp	r2, #0
 8007af2:	db04      	blt.n	8007afe <_dtoa_r+0xaa6>
 8007af4:	d128      	bne.n	8007b48 <_dtoa_r+0xaf0>
 8007af6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007af8:	bb32      	cbnz	r2, 8007b48 <_dtoa_r+0xaf0>
 8007afa:	9a08      	ldr	r2, [sp, #32]
 8007afc:	bb22      	cbnz	r2, 8007b48 <_dtoa_r+0xaf0>
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	f77f af32 	ble.w	8007968 <_dtoa_r+0x910>
 8007b04:	4651      	mov	r1, sl
 8007b06:	2201      	movs	r2, #1
 8007b08:	4620      	mov	r0, r4
 8007b0a:	f000 fc3f 	bl	800838c <__lshift>
 8007b0e:	4631      	mov	r1, r6
 8007b10:	4682      	mov	sl, r0
 8007b12:	f000 fc8c 	bl	800842e <__mcmp>
 8007b16:	2800      	cmp	r0, #0
 8007b18:	dc05      	bgt.n	8007b26 <_dtoa_r+0xace>
 8007b1a:	f47f af25 	bne.w	8007968 <_dtoa_r+0x910>
 8007b1e:	f019 0f01 	tst.w	r9, #1
 8007b22:	f43f af21 	beq.w	8007968 <_dtoa_r+0x910>
 8007b26:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b2a:	f47f af1b 	bne.w	8007964 <_dtoa_r+0x90c>
 8007b2e:	2339      	movs	r3, #57	; 0x39
 8007b30:	f108 0801 	add.w	r8, r8, #1
 8007b34:	f808 3c01 	strb.w	r3, [r8, #-1]
 8007b38:	4645      	mov	r5, r8
 8007b3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b3e:	1e6a      	subs	r2, r5, #1
 8007b40:	2b39      	cmp	r3, #57	; 0x39
 8007b42:	d03a      	beq.n	8007bba <_dtoa_r+0xb62>
 8007b44:	3301      	adds	r3, #1
 8007b46:	e03f      	b.n	8007bc8 <_dtoa_r+0xb70>
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f108 0501 	add.w	r5, r8, #1
 8007b4e:	dd05      	ble.n	8007b5c <_dtoa_r+0xb04>
 8007b50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b54:	d0eb      	beq.n	8007b2e <_dtoa_r+0xad6>
 8007b56:	f109 0901 	add.w	r9, r9, #1
 8007b5a:	e707      	b.n	800796c <_dtoa_r+0x914>
 8007b5c:	9b06      	ldr	r3, [sp, #24]
 8007b5e:	9a04      	ldr	r2, [sp, #16]
 8007b60:	1aeb      	subs	r3, r5, r3
 8007b62:	4293      	cmp	r3, r2
 8007b64:	46a8      	mov	r8, r5
 8007b66:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007b6a:	d0a5      	beq.n	8007ab8 <_dtoa_r+0xa60>
 8007b6c:	4651      	mov	r1, sl
 8007b6e:	2300      	movs	r3, #0
 8007b70:	220a      	movs	r2, #10
 8007b72:	4620      	mov	r0, r4
 8007b74:	f000 fa9e 	bl	80080b4 <__multadd>
 8007b78:	9b07      	ldr	r3, [sp, #28]
 8007b7a:	4682      	mov	sl, r0
 8007b7c:	42bb      	cmp	r3, r7
 8007b7e:	f04f 020a 	mov.w	r2, #10
 8007b82:	f04f 0300 	mov.w	r3, #0
 8007b86:	9907      	ldr	r1, [sp, #28]
 8007b88:	4620      	mov	r0, r4
 8007b8a:	d104      	bne.n	8007b96 <_dtoa_r+0xb3e>
 8007b8c:	f000 fa92 	bl	80080b4 <__multadd>
 8007b90:	9007      	str	r0, [sp, #28]
 8007b92:	4607      	mov	r7, r0
 8007b94:	e6b1      	b.n	80078fa <_dtoa_r+0x8a2>
 8007b96:	f000 fa8d 	bl	80080b4 <__multadd>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	9007      	str	r0, [sp, #28]
 8007b9e:	220a      	movs	r2, #10
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f000 fa86 	bl	80080b4 <__multadd>
 8007ba8:	e7f3      	b.n	8007b92 <_dtoa_r+0xb3a>
 8007baa:	4651      	mov	r1, sl
 8007bac:	2300      	movs	r3, #0
 8007bae:	220a      	movs	r2, #10
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 fa7f 	bl	80080b4 <__multadd>
 8007bb6:	4682      	mov	sl, r0
 8007bb8:	e768      	b.n	8007a8c <_dtoa_r+0xa34>
 8007bba:	9b06      	ldr	r3, [sp, #24]
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d105      	bne.n	8007bcc <_dtoa_r+0xb74>
 8007bc0:	2331      	movs	r3, #49	; 0x31
 8007bc2:	9a06      	ldr	r2, [sp, #24]
 8007bc4:	f10b 0b01 	add.w	fp, fp, #1
 8007bc8:	7013      	strb	r3, [r2, #0]
 8007bca:	e73e      	b.n	8007a4a <_dtoa_r+0x9f2>
 8007bcc:	4615      	mov	r5, r2
 8007bce:	e7b4      	b.n	8007b3a <_dtoa_r+0xae2>
 8007bd0:	4b09      	ldr	r3, [pc, #36]	; (8007bf8 <_dtoa_r+0xba0>)
 8007bd2:	f7ff baa3 	b.w	800711c <_dtoa_r+0xc4>
 8007bd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	f47f aa7d 	bne.w	80070d8 <_dtoa_r+0x80>
 8007bde:	4b07      	ldr	r3, [pc, #28]	; (8007bfc <_dtoa_r+0xba4>)
 8007be0:	f7ff ba9c 	b.w	800711c <_dtoa_r+0xc4>
 8007be4:	9b04      	ldr	r3, [sp, #16]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f73f af4f 	bgt.w	8007a8a <_dtoa_r+0xa32>
 8007bec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	f77f af4b 	ble.w	8007a8a <_dtoa_r+0xa32>
 8007bf4:	e714      	b.n	8007a20 <_dtoa_r+0x9c8>
 8007bf6:	bf00      	nop
 8007bf8:	08008cd8 	.word	0x08008cd8
 8007bfc:	08008cfc 	.word	0x08008cfc

08007c00 <__sflush_r>:
 8007c00:	898a      	ldrh	r2, [r1, #12]
 8007c02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c06:	4605      	mov	r5, r0
 8007c08:	0710      	lsls	r0, r2, #28
 8007c0a:	460c      	mov	r4, r1
 8007c0c:	d45a      	bmi.n	8007cc4 <__sflush_r+0xc4>
 8007c0e:	684b      	ldr	r3, [r1, #4]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	dc05      	bgt.n	8007c20 <__sflush_r+0x20>
 8007c14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	dc02      	bgt.n	8007c20 <__sflush_r+0x20>
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c22:	2e00      	cmp	r6, #0
 8007c24:	d0f9      	beq.n	8007c1a <__sflush_r+0x1a>
 8007c26:	2300      	movs	r3, #0
 8007c28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c2c:	682f      	ldr	r7, [r5, #0]
 8007c2e:	602b      	str	r3, [r5, #0]
 8007c30:	d033      	beq.n	8007c9a <__sflush_r+0x9a>
 8007c32:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	075a      	lsls	r2, r3, #29
 8007c38:	d505      	bpl.n	8007c46 <__sflush_r+0x46>
 8007c3a:	6863      	ldr	r3, [r4, #4]
 8007c3c:	1ac0      	subs	r0, r0, r3
 8007c3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c40:	b10b      	cbz	r3, 8007c46 <__sflush_r+0x46>
 8007c42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c44:	1ac0      	subs	r0, r0, r3
 8007c46:	2300      	movs	r3, #0
 8007c48:	4602      	mov	r2, r0
 8007c4a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c4c:	6a21      	ldr	r1, [r4, #32]
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b0      	blx	r6
 8007c52:	1c43      	adds	r3, r0, #1
 8007c54:	89a3      	ldrh	r3, [r4, #12]
 8007c56:	d106      	bne.n	8007c66 <__sflush_r+0x66>
 8007c58:	6829      	ldr	r1, [r5, #0]
 8007c5a:	291d      	cmp	r1, #29
 8007c5c:	d84b      	bhi.n	8007cf6 <__sflush_r+0xf6>
 8007c5e:	4a2b      	ldr	r2, [pc, #172]	; (8007d0c <__sflush_r+0x10c>)
 8007c60:	40ca      	lsrs	r2, r1
 8007c62:	07d6      	lsls	r6, r2, #31
 8007c64:	d547      	bpl.n	8007cf6 <__sflush_r+0xf6>
 8007c66:	2200      	movs	r2, #0
 8007c68:	6062      	str	r2, [r4, #4]
 8007c6a:	6922      	ldr	r2, [r4, #16]
 8007c6c:	04d9      	lsls	r1, r3, #19
 8007c6e:	6022      	str	r2, [r4, #0]
 8007c70:	d504      	bpl.n	8007c7c <__sflush_r+0x7c>
 8007c72:	1c42      	adds	r2, r0, #1
 8007c74:	d101      	bne.n	8007c7a <__sflush_r+0x7a>
 8007c76:	682b      	ldr	r3, [r5, #0]
 8007c78:	b903      	cbnz	r3, 8007c7c <__sflush_r+0x7c>
 8007c7a:	6560      	str	r0, [r4, #84]	; 0x54
 8007c7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c7e:	602f      	str	r7, [r5, #0]
 8007c80:	2900      	cmp	r1, #0
 8007c82:	d0ca      	beq.n	8007c1a <__sflush_r+0x1a>
 8007c84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c88:	4299      	cmp	r1, r3
 8007c8a:	d002      	beq.n	8007c92 <__sflush_r+0x92>
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	f000 fca5 	bl	80085dc <_free_r>
 8007c92:	2000      	movs	r0, #0
 8007c94:	6360      	str	r0, [r4, #52]	; 0x34
 8007c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c9a:	6a21      	ldr	r1, [r4, #32]
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	47b0      	blx	r6
 8007ca2:	1c41      	adds	r1, r0, #1
 8007ca4:	d1c6      	bne.n	8007c34 <__sflush_r+0x34>
 8007ca6:	682b      	ldr	r3, [r5, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d0c3      	beq.n	8007c34 <__sflush_r+0x34>
 8007cac:	2b1d      	cmp	r3, #29
 8007cae:	d001      	beq.n	8007cb4 <__sflush_r+0xb4>
 8007cb0:	2b16      	cmp	r3, #22
 8007cb2:	d101      	bne.n	8007cb8 <__sflush_r+0xb8>
 8007cb4:	602f      	str	r7, [r5, #0]
 8007cb6:	e7b0      	b.n	8007c1a <__sflush_r+0x1a>
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cbe:	81a3      	strh	r3, [r4, #12]
 8007cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cc4:	690f      	ldr	r7, [r1, #16]
 8007cc6:	2f00      	cmp	r7, #0
 8007cc8:	d0a7      	beq.n	8007c1a <__sflush_r+0x1a>
 8007cca:	0793      	lsls	r3, r2, #30
 8007ccc:	bf18      	it	ne
 8007cce:	2300      	movne	r3, #0
 8007cd0:	680e      	ldr	r6, [r1, #0]
 8007cd2:	bf08      	it	eq
 8007cd4:	694b      	ldreq	r3, [r1, #20]
 8007cd6:	eba6 0807 	sub.w	r8, r6, r7
 8007cda:	600f      	str	r7, [r1, #0]
 8007cdc:	608b      	str	r3, [r1, #8]
 8007cde:	f1b8 0f00 	cmp.w	r8, #0
 8007ce2:	dd9a      	ble.n	8007c1a <__sflush_r+0x1a>
 8007ce4:	4643      	mov	r3, r8
 8007ce6:	463a      	mov	r2, r7
 8007ce8:	6a21      	ldr	r1, [r4, #32]
 8007cea:	4628      	mov	r0, r5
 8007cec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cee:	47b0      	blx	r6
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	dc07      	bgt.n	8007d04 <__sflush_r+0x104>
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfa:	81a3      	strh	r3, [r4, #12]
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d04:	4407      	add	r7, r0
 8007d06:	eba8 0800 	sub.w	r8, r8, r0
 8007d0a:	e7e8      	b.n	8007cde <__sflush_r+0xde>
 8007d0c:	20400001 	.word	0x20400001

08007d10 <_fflush_r>:
 8007d10:	b538      	push	{r3, r4, r5, lr}
 8007d12:	690b      	ldr	r3, [r1, #16]
 8007d14:	4605      	mov	r5, r0
 8007d16:	460c      	mov	r4, r1
 8007d18:	b1db      	cbz	r3, 8007d52 <_fflush_r+0x42>
 8007d1a:	b118      	cbz	r0, 8007d24 <_fflush_r+0x14>
 8007d1c:	6983      	ldr	r3, [r0, #24]
 8007d1e:	b90b      	cbnz	r3, 8007d24 <_fflush_r+0x14>
 8007d20:	f000 f860 	bl	8007de4 <__sinit>
 8007d24:	4b0c      	ldr	r3, [pc, #48]	; (8007d58 <_fflush_r+0x48>)
 8007d26:	429c      	cmp	r4, r3
 8007d28:	d109      	bne.n	8007d3e <_fflush_r+0x2e>
 8007d2a:	686c      	ldr	r4, [r5, #4]
 8007d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d30:	b17b      	cbz	r3, 8007d52 <_fflush_r+0x42>
 8007d32:	4621      	mov	r1, r4
 8007d34:	4628      	mov	r0, r5
 8007d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d3a:	f7ff bf61 	b.w	8007c00 <__sflush_r>
 8007d3e:	4b07      	ldr	r3, [pc, #28]	; (8007d5c <_fflush_r+0x4c>)
 8007d40:	429c      	cmp	r4, r3
 8007d42:	d101      	bne.n	8007d48 <_fflush_r+0x38>
 8007d44:	68ac      	ldr	r4, [r5, #8]
 8007d46:	e7f1      	b.n	8007d2c <_fflush_r+0x1c>
 8007d48:	4b05      	ldr	r3, [pc, #20]	; (8007d60 <_fflush_r+0x50>)
 8007d4a:	429c      	cmp	r4, r3
 8007d4c:	bf08      	it	eq
 8007d4e:	68ec      	ldreq	r4, [r5, #12]
 8007d50:	e7ec      	b.n	8007d2c <_fflush_r+0x1c>
 8007d52:	2000      	movs	r0, #0
 8007d54:	bd38      	pop	{r3, r4, r5, pc}
 8007d56:	bf00      	nop
 8007d58:	08008d2c 	.word	0x08008d2c
 8007d5c:	08008d4c 	.word	0x08008d4c
 8007d60:	08008d0c 	.word	0x08008d0c

08007d64 <_cleanup_r>:
 8007d64:	4901      	ldr	r1, [pc, #4]	; (8007d6c <_cleanup_r+0x8>)
 8007d66:	f000 b8a9 	b.w	8007ebc <_fwalk_reent>
 8007d6a:	bf00      	nop
 8007d6c:	08007d11 	.word	0x08007d11

08007d70 <std.isra.0>:
 8007d70:	2300      	movs	r3, #0
 8007d72:	b510      	push	{r4, lr}
 8007d74:	4604      	mov	r4, r0
 8007d76:	6003      	str	r3, [r0, #0]
 8007d78:	6043      	str	r3, [r0, #4]
 8007d7a:	6083      	str	r3, [r0, #8]
 8007d7c:	8181      	strh	r1, [r0, #12]
 8007d7e:	6643      	str	r3, [r0, #100]	; 0x64
 8007d80:	81c2      	strh	r2, [r0, #14]
 8007d82:	6103      	str	r3, [r0, #16]
 8007d84:	6143      	str	r3, [r0, #20]
 8007d86:	6183      	str	r3, [r0, #24]
 8007d88:	4619      	mov	r1, r3
 8007d8a:	2208      	movs	r2, #8
 8007d8c:	305c      	adds	r0, #92	; 0x5c
 8007d8e:	f7fe fb2f 	bl	80063f0 <memset>
 8007d92:	4b05      	ldr	r3, [pc, #20]	; (8007da8 <std.isra.0+0x38>)
 8007d94:	6224      	str	r4, [r4, #32]
 8007d96:	6263      	str	r3, [r4, #36]	; 0x24
 8007d98:	4b04      	ldr	r3, [pc, #16]	; (8007dac <std.isra.0+0x3c>)
 8007d9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d9c:	4b04      	ldr	r3, [pc, #16]	; (8007db0 <std.isra.0+0x40>)
 8007d9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007da0:	4b04      	ldr	r3, [pc, #16]	; (8007db4 <std.isra.0+0x44>)
 8007da2:	6323      	str	r3, [r4, #48]	; 0x30
 8007da4:	bd10      	pop	{r4, pc}
 8007da6:	bf00      	nop
 8007da8:	080089cd 	.word	0x080089cd
 8007dac:	080089ef 	.word	0x080089ef
 8007db0:	08008a27 	.word	0x08008a27
 8007db4:	08008a4b 	.word	0x08008a4b

08007db8 <__sfmoreglue>:
 8007db8:	b570      	push	{r4, r5, r6, lr}
 8007dba:	2568      	movs	r5, #104	; 0x68
 8007dbc:	1e4a      	subs	r2, r1, #1
 8007dbe:	4355      	muls	r5, r2
 8007dc0:	460e      	mov	r6, r1
 8007dc2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007dc6:	f000 fc55 	bl	8008674 <_malloc_r>
 8007dca:	4604      	mov	r4, r0
 8007dcc:	b140      	cbz	r0, 8007de0 <__sfmoreglue+0x28>
 8007dce:	2100      	movs	r1, #0
 8007dd0:	e880 0042 	stmia.w	r0, {r1, r6}
 8007dd4:	300c      	adds	r0, #12
 8007dd6:	60a0      	str	r0, [r4, #8]
 8007dd8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ddc:	f7fe fb08 	bl	80063f0 <memset>
 8007de0:	4620      	mov	r0, r4
 8007de2:	bd70      	pop	{r4, r5, r6, pc}

08007de4 <__sinit>:
 8007de4:	6983      	ldr	r3, [r0, #24]
 8007de6:	b510      	push	{r4, lr}
 8007de8:	4604      	mov	r4, r0
 8007dea:	bb33      	cbnz	r3, 8007e3a <__sinit+0x56>
 8007dec:	6483      	str	r3, [r0, #72]	; 0x48
 8007dee:	64c3      	str	r3, [r0, #76]	; 0x4c
 8007df0:	6503      	str	r3, [r0, #80]	; 0x50
 8007df2:	4b12      	ldr	r3, [pc, #72]	; (8007e3c <__sinit+0x58>)
 8007df4:	4a12      	ldr	r2, [pc, #72]	; (8007e40 <__sinit+0x5c>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6282      	str	r2, [r0, #40]	; 0x28
 8007dfa:	4298      	cmp	r0, r3
 8007dfc:	bf04      	itt	eq
 8007dfe:	2301      	moveq	r3, #1
 8007e00:	6183      	streq	r3, [r0, #24]
 8007e02:	f000 f81f 	bl	8007e44 <__sfp>
 8007e06:	6060      	str	r0, [r4, #4]
 8007e08:	4620      	mov	r0, r4
 8007e0a:	f000 f81b 	bl	8007e44 <__sfp>
 8007e0e:	60a0      	str	r0, [r4, #8]
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 f817 	bl	8007e44 <__sfp>
 8007e16:	2200      	movs	r2, #0
 8007e18:	60e0      	str	r0, [r4, #12]
 8007e1a:	2104      	movs	r1, #4
 8007e1c:	6860      	ldr	r0, [r4, #4]
 8007e1e:	f7ff ffa7 	bl	8007d70 <std.isra.0>
 8007e22:	2201      	movs	r2, #1
 8007e24:	2109      	movs	r1, #9
 8007e26:	68a0      	ldr	r0, [r4, #8]
 8007e28:	f7ff ffa2 	bl	8007d70 <std.isra.0>
 8007e2c:	2202      	movs	r2, #2
 8007e2e:	2112      	movs	r1, #18
 8007e30:	68e0      	ldr	r0, [r4, #12]
 8007e32:	f7ff ff9d 	bl	8007d70 <std.isra.0>
 8007e36:	2301      	movs	r3, #1
 8007e38:	61a3      	str	r3, [r4, #24]
 8007e3a:	bd10      	pop	{r4, pc}
 8007e3c:	08008cc4 	.word	0x08008cc4
 8007e40:	08007d65 	.word	0x08007d65

08007e44 <__sfp>:
 8007e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e46:	4b1c      	ldr	r3, [pc, #112]	; (8007eb8 <__sfp+0x74>)
 8007e48:	4607      	mov	r7, r0
 8007e4a:	681e      	ldr	r6, [r3, #0]
 8007e4c:	69b3      	ldr	r3, [r6, #24]
 8007e4e:	b913      	cbnz	r3, 8007e56 <__sfp+0x12>
 8007e50:	4630      	mov	r0, r6
 8007e52:	f7ff ffc7 	bl	8007de4 <__sinit>
 8007e56:	3648      	adds	r6, #72	; 0x48
 8007e58:	68b4      	ldr	r4, [r6, #8]
 8007e5a:	6873      	ldr	r3, [r6, #4]
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	d503      	bpl.n	8007e68 <__sfp+0x24>
 8007e60:	6833      	ldr	r3, [r6, #0]
 8007e62:	b133      	cbz	r3, 8007e72 <__sfp+0x2e>
 8007e64:	6836      	ldr	r6, [r6, #0]
 8007e66:	e7f7      	b.n	8007e58 <__sfp+0x14>
 8007e68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e6c:	b16d      	cbz	r5, 8007e8a <__sfp+0x46>
 8007e6e:	3468      	adds	r4, #104	; 0x68
 8007e70:	e7f4      	b.n	8007e5c <__sfp+0x18>
 8007e72:	2104      	movs	r1, #4
 8007e74:	4638      	mov	r0, r7
 8007e76:	f7ff ff9f 	bl	8007db8 <__sfmoreglue>
 8007e7a:	6030      	str	r0, [r6, #0]
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	d1f1      	bne.n	8007e64 <__sfp+0x20>
 8007e80:	230c      	movs	r3, #12
 8007e82:	4604      	mov	r4, r0
 8007e84:	603b      	str	r3, [r7, #0]
 8007e86:	4620      	mov	r0, r4
 8007e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007e8e:	81e3      	strh	r3, [r4, #14]
 8007e90:	2301      	movs	r3, #1
 8007e92:	6665      	str	r5, [r4, #100]	; 0x64
 8007e94:	81a3      	strh	r3, [r4, #12]
 8007e96:	6025      	str	r5, [r4, #0]
 8007e98:	60a5      	str	r5, [r4, #8]
 8007e9a:	6065      	str	r5, [r4, #4]
 8007e9c:	6125      	str	r5, [r4, #16]
 8007e9e:	6165      	str	r5, [r4, #20]
 8007ea0:	61a5      	str	r5, [r4, #24]
 8007ea2:	2208      	movs	r2, #8
 8007ea4:	4629      	mov	r1, r5
 8007ea6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007eaa:	f7fe faa1 	bl	80063f0 <memset>
 8007eae:	6365      	str	r5, [r4, #52]	; 0x34
 8007eb0:	63a5      	str	r5, [r4, #56]	; 0x38
 8007eb2:	64a5      	str	r5, [r4, #72]	; 0x48
 8007eb4:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007eb6:	e7e6      	b.n	8007e86 <__sfp+0x42>
 8007eb8:	08008cc4 	.word	0x08008cc4

08007ebc <_fwalk_reent>:
 8007ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ec0:	4680      	mov	r8, r0
 8007ec2:	4689      	mov	r9, r1
 8007ec4:	2600      	movs	r6, #0
 8007ec6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007eca:	b914      	cbnz	r4, 8007ed2 <_fwalk_reent+0x16>
 8007ecc:	4630      	mov	r0, r6
 8007ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ed2:	68a5      	ldr	r5, [r4, #8]
 8007ed4:	6867      	ldr	r7, [r4, #4]
 8007ed6:	3f01      	subs	r7, #1
 8007ed8:	d501      	bpl.n	8007ede <_fwalk_reent+0x22>
 8007eda:	6824      	ldr	r4, [r4, #0]
 8007edc:	e7f5      	b.n	8007eca <_fwalk_reent+0xe>
 8007ede:	89ab      	ldrh	r3, [r5, #12]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d907      	bls.n	8007ef4 <_fwalk_reent+0x38>
 8007ee4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	d003      	beq.n	8007ef4 <_fwalk_reent+0x38>
 8007eec:	4629      	mov	r1, r5
 8007eee:	4640      	mov	r0, r8
 8007ef0:	47c8      	blx	r9
 8007ef2:	4306      	orrs	r6, r0
 8007ef4:	3568      	adds	r5, #104	; 0x68
 8007ef6:	e7ee      	b.n	8007ed6 <_fwalk_reent+0x1a>

08007ef8 <_localeconv_r>:
 8007ef8:	4b04      	ldr	r3, [pc, #16]	; (8007f0c <_localeconv_r+0x14>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	6a18      	ldr	r0, [r3, #32]
 8007efe:	4b04      	ldr	r3, [pc, #16]	; (8007f10 <_localeconv_r+0x18>)
 8007f00:	2800      	cmp	r0, #0
 8007f02:	bf08      	it	eq
 8007f04:	4618      	moveq	r0, r3
 8007f06:	30f0      	adds	r0, #240	; 0xf0
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop
 8007f0c:	2000000c 	.word	0x2000000c
 8007f10:	20000070 	.word	0x20000070

08007f14 <__swhatbuf_r>:
 8007f14:	b570      	push	{r4, r5, r6, lr}
 8007f16:	460e      	mov	r6, r1
 8007f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f1c:	b090      	sub	sp, #64	; 0x40
 8007f1e:	2900      	cmp	r1, #0
 8007f20:	4614      	mov	r4, r2
 8007f22:	461d      	mov	r5, r3
 8007f24:	da07      	bge.n	8007f36 <__swhatbuf_r+0x22>
 8007f26:	2300      	movs	r3, #0
 8007f28:	602b      	str	r3, [r5, #0]
 8007f2a:	89b3      	ldrh	r3, [r6, #12]
 8007f2c:	061a      	lsls	r2, r3, #24
 8007f2e:	d410      	bmi.n	8007f52 <__swhatbuf_r+0x3e>
 8007f30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f34:	e00e      	b.n	8007f54 <__swhatbuf_r+0x40>
 8007f36:	aa01      	add	r2, sp, #4
 8007f38:	f000 fdae 	bl	8008a98 <_fstat_r>
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	dbf2      	blt.n	8007f26 <__swhatbuf_r+0x12>
 8007f40:	9a02      	ldr	r2, [sp, #8]
 8007f42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f4a:	425a      	negs	r2, r3
 8007f4c:	415a      	adcs	r2, r3
 8007f4e:	602a      	str	r2, [r5, #0]
 8007f50:	e7ee      	b.n	8007f30 <__swhatbuf_r+0x1c>
 8007f52:	2340      	movs	r3, #64	; 0x40
 8007f54:	2000      	movs	r0, #0
 8007f56:	6023      	str	r3, [r4, #0]
 8007f58:	b010      	add	sp, #64	; 0x40
 8007f5a:	bd70      	pop	{r4, r5, r6, pc}

08007f5c <__smakebuf_r>:
 8007f5c:	898b      	ldrh	r3, [r1, #12]
 8007f5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007f60:	079d      	lsls	r5, r3, #30
 8007f62:	4606      	mov	r6, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	d507      	bpl.n	8007f78 <__smakebuf_r+0x1c>
 8007f68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	6123      	str	r3, [r4, #16]
 8007f70:	2301      	movs	r3, #1
 8007f72:	6163      	str	r3, [r4, #20]
 8007f74:	b002      	add	sp, #8
 8007f76:	bd70      	pop	{r4, r5, r6, pc}
 8007f78:	ab01      	add	r3, sp, #4
 8007f7a:	466a      	mov	r2, sp
 8007f7c:	f7ff ffca 	bl	8007f14 <__swhatbuf_r>
 8007f80:	9900      	ldr	r1, [sp, #0]
 8007f82:	4605      	mov	r5, r0
 8007f84:	4630      	mov	r0, r6
 8007f86:	f000 fb75 	bl	8008674 <_malloc_r>
 8007f8a:	b948      	cbnz	r0, 8007fa0 <__smakebuf_r+0x44>
 8007f8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f90:	059a      	lsls	r2, r3, #22
 8007f92:	d4ef      	bmi.n	8007f74 <__smakebuf_r+0x18>
 8007f94:	f023 0303 	bic.w	r3, r3, #3
 8007f98:	f043 0302 	orr.w	r3, r3, #2
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	e7e3      	b.n	8007f68 <__smakebuf_r+0xc>
 8007fa0:	4b0d      	ldr	r3, [pc, #52]	; (8007fd8 <__smakebuf_r+0x7c>)
 8007fa2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007fa4:	89a3      	ldrh	r3, [r4, #12]
 8007fa6:	6020      	str	r0, [r4, #0]
 8007fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fac:	81a3      	strh	r3, [r4, #12]
 8007fae:	9b00      	ldr	r3, [sp, #0]
 8007fb0:	6120      	str	r0, [r4, #16]
 8007fb2:	6163      	str	r3, [r4, #20]
 8007fb4:	9b01      	ldr	r3, [sp, #4]
 8007fb6:	b15b      	cbz	r3, 8007fd0 <__smakebuf_r+0x74>
 8007fb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fbc:	4630      	mov	r0, r6
 8007fbe:	f000 fd7d 	bl	8008abc <_isatty_r>
 8007fc2:	b128      	cbz	r0, 8007fd0 <__smakebuf_r+0x74>
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	f023 0303 	bic.w	r3, r3, #3
 8007fca:	f043 0301 	orr.w	r3, r3, #1
 8007fce:	81a3      	strh	r3, [r4, #12]
 8007fd0:	89a3      	ldrh	r3, [r4, #12]
 8007fd2:	431d      	orrs	r5, r3
 8007fd4:	81a5      	strh	r5, [r4, #12]
 8007fd6:	e7cd      	b.n	8007f74 <__smakebuf_r+0x18>
 8007fd8:	08007d65 	.word	0x08007d65

08007fdc <malloc>:
 8007fdc:	4b02      	ldr	r3, [pc, #8]	; (8007fe8 <malloc+0xc>)
 8007fde:	4601      	mov	r1, r0
 8007fe0:	6818      	ldr	r0, [r3, #0]
 8007fe2:	f000 bb47 	b.w	8008674 <_malloc_r>
 8007fe6:	bf00      	nop
 8007fe8:	2000000c 	.word	0x2000000c

08007fec <memchr>:
 8007fec:	b510      	push	{r4, lr}
 8007fee:	b2c9      	uxtb	r1, r1
 8007ff0:	4402      	add	r2, r0
 8007ff2:	4290      	cmp	r0, r2
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	d101      	bne.n	8007ffc <memchr+0x10>
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	bd10      	pop	{r4, pc}
 8007ffc:	781c      	ldrb	r4, [r3, #0]
 8007ffe:	3001      	adds	r0, #1
 8008000:	428c      	cmp	r4, r1
 8008002:	d1f6      	bne.n	8007ff2 <memchr+0x6>
 8008004:	4618      	mov	r0, r3
 8008006:	bd10      	pop	{r4, pc}

08008008 <memcpy>:
 8008008:	b510      	push	{r4, lr}
 800800a:	1e43      	subs	r3, r0, #1
 800800c:	440a      	add	r2, r1
 800800e:	4291      	cmp	r1, r2
 8008010:	d100      	bne.n	8008014 <memcpy+0xc>
 8008012:	bd10      	pop	{r4, pc}
 8008014:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008018:	f803 4f01 	strb.w	r4, [r3, #1]!
 800801c:	e7f7      	b.n	800800e <memcpy+0x6>

0800801e <_Balloc>:
 800801e:	b570      	push	{r4, r5, r6, lr}
 8008020:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008022:	4604      	mov	r4, r0
 8008024:	460e      	mov	r6, r1
 8008026:	b93d      	cbnz	r5, 8008038 <_Balloc+0x1a>
 8008028:	2010      	movs	r0, #16
 800802a:	f7ff ffd7 	bl	8007fdc <malloc>
 800802e:	6260      	str	r0, [r4, #36]	; 0x24
 8008030:	6045      	str	r5, [r0, #4]
 8008032:	6085      	str	r5, [r0, #8]
 8008034:	6005      	str	r5, [r0, #0]
 8008036:	60c5      	str	r5, [r0, #12]
 8008038:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800803a:	68eb      	ldr	r3, [r5, #12]
 800803c:	b183      	cbz	r3, 8008060 <_Balloc+0x42>
 800803e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008046:	b9b8      	cbnz	r0, 8008078 <_Balloc+0x5a>
 8008048:	2101      	movs	r1, #1
 800804a:	fa01 f506 	lsl.w	r5, r1, r6
 800804e:	1d6a      	adds	r2, r5, #5
 8008050:	0092      	lsls	r2, r2, #2
 8008052:	4620      	mov	r0, r4
 8008054:	f000 fab3 	bl	80085be <_calloc_r>
 8008058:	b160      	cbz	r0, 8008074 <_Balloc+0x56>
 800805a:	6046      	str	r6, [r0, #4]
 800805c:	6085      	str	r5, [r0, #8]
 800805e:	e00e      	b.n	800807e <_Balloc+0x60>
 8008060:	2221      	movs	r2, #33	; 0x21
 8008062:	2104      	movs	r1, #4
 8008064:	4620      	mov	r0, r4
 8008066:	f000 faaa 	bl	80085be <_calloc_r>
 800806a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800806c:	60e8      	str	r0, [r5, #12]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1e4      	bne.n	800803e <_Balloc+0x20>
 8008074:	2000      	movs	r0, #0
 8008076:	bd70      	pop	{r4, r5, r6, pc}
 8008078:	6802      	ldr	r2, [r0, #0]
 800807a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800807e:	2300      	movs	r3, #0
 8008080:	6103      	str	r3, [r0, #16]
 8008082:	60c3      	str	r3, [r0, #12]
 8008084:	bd70      	pop	{r4, r5, r6, pc}

08008086 <_Bfree>:
 8008086:	b570      	push	{r4, r5, r6, lr}
 8008088:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800808a:	4606      	mov	r6, r0
 800808c:	460d      	mov	r5, r1
 800808e:	b93c      	cbnz	r4, 80080a0 <_Bfree+0x1a>
 8008090:	2010      	movs	r0, #16
 8008092:	f7ff ffa3 	bl	8007fdc <malloc>
 8008096:	6270      	str	r0, [r6, #36]	; 0x24
 8008098:	6044      	str	r4, [r0, #4]
 800809a:	6084      	str	r4, [r0, #8]
 800809c:	6004      	str	r4, [r0, #0]
 800809e:	60c4      	str	r4, [r0, #12]
 80080a0:	b13d      	cbz	r5, 80080b2 <_Bfree+0x2c>
 80080a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80080a4:	686a      	ldr	r2, [r5, #4]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080ac:	6029      	str	r1, [r5, #0]
 80080ae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80080b2:	bd70      	pop	{r4, r5, r6, pc}

080080b4 <__multadd>:
 80080b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080b8:	461f      	mov	r7, r3
 80080ba:	4606      	mov	r6, r0
 80080bc:	460c      	mov	r4, r1
 80080be:	2300      	movs	r3, #0
 80080c0:	690d      	ldr	r5, [r1, #16]
 80080c2:	f101 0e14 	add.w	lr, r1, #20
 80080c6:	f8de 0000 	ldr.w	r0, [lr]
 80080ca:	3301      	adds	r3, #1
 80080cc:	b281      	uxth	r1, r0
 80080ce:	fb02 7101 	mla	r1, r2, r1, r7
 80080d2:	0c00      	lsrs	r0, r0, #16
 80080d4:	0c0f      	lsrs	r7, r1, #16
 80080d6:	fb02 7000 	mla	r0, r2, r0, r7
 80080da:	b289      	uxth	r1, r1
 80080dc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80080e0:	429d      	cmp	r5, r3
 80080e2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80080e6:	f84e 1b04 	str.w	r1, [lr], #4
 80080ea:	dcec      	bgt.n	80080c6 <__multadd+0x12>
 80080ec:	b1d7      	cbz	r7, 8008124 <__multadd+0x70>
 80080ee:	68a3      	ldr	r3, [r4, #8]
 80080f0:	429d      	cmp	r5, r3
 80080f2:	db12      	blt.n	800811a <__multadd+0x66>
 80080f4:	6861      	ldr	r1, [r4, #4]
 80080f6:	4630      	mov	r0, r6
 80080f8:	3101      	adds	r1, #1
 80080fa:	f7ff ff90 	bl	800801e <_Balloc>
 80080fe:	4680      	mov	r8, r0
 8008100:	6922      	ldr	r2, [r4, #16]
 8008102:	f104 010c 	add.w	r1, r4, #12
 8008106:	3202      	adds	r2, #2
 8008108:	0092      	lsls	r2, r2, #2
 800810a:	300c      	adds	r0, #12
 800810c:	f7ff ff7c 	bl	8008008 <memcpy>
 8008110:	4621      	mov	r1, r4
 8008112:	4630      	mov	r0, r6
 8008114:	f7ff ffb7 	bl	8008086 <_Bfree>
 8008118:	4644      	mov	r4, r8
 800811a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800811e:	3501      	adds	r5, #1
 8008120:	615f      	str	r7, [r3, #20]
 8008122:	6125      	str	r5, [r4, #16]
 8008124:	4620      	mov	r0, r4
 8008126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800812a <__hi0bits>:
 800812a:	0c02      	lsrs	r2, r0, #16
 800812c:	0412      	lsls	r2, r2, #16
 800812e:	4603      	mov	r3, r0
 8008130:	b9b2      	cbnz	r2, 8008160 <__hi0bits+0x36>
 8008132:	0403      	lsls	r3, r0, #16
 8008134:	2010      	movs	r0, #16
 8008136:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800813a:	bf04      	itt	eq
 800813c:	021b      	lsleq	r3, r3, #8
 800813e:	3008      	addeq	r0, #8
 8008140:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008144:	bf04      	itt	eq
 8008146:	011b      	lsleq	r3, r3, #4
 8008148:	3004      	addeq	r0, #4
 800814a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800814e:	bf04      	itt	eq
 8008150:	009b      	lsleq	r3, r3, #2
 8008152:	3002      	addeq	r0, #2
 8008154:	2b00      	cmp	r3, #0
 8008156:	db06      	blt.n	8008166 <__hi0bits+0x3c>
 8008158:	005b      	lsls	r3, r3, #1
 800815a:	d503      	bpl.n	8008164 <__hi0bits+0x3a>
 800815c:	3001      	adds	r0, #1
 800815e:	4770      	bx	lr
 8008160:	2000      	movs	r0, #0
 8008162:	e7e8      	b.n	8008136 <__hi0bits+0xc>
 8008164:	2020      	movs	r0, #32
 8008166:	4770      	bx	lr

08008168 <__lo0bits>:
 8008168:	6803      	ldr	r3, [r0, #0]
 800816a:	4601      	mov	r1, r0
 800816c:	f013 0207 	ands.w	r2, r3, #7
 8008170:	d00b      	beq.n	800818a <__lo0bits+0x22>
 8008172:	07da      	lsls	r2, r3, #31
 8008174:	d423      	bmi.n	80081be <__lo0bits+0x56>
 8008176:	0798      	lsls	r0, r3, #30
 8008178:	bf49      	itett	mi
 800817a:	085b      	lsrmi	r3, r3, #1
 800817c:	089b      	lsrpl	r3, r3, #2
 800817e:	2001      	movmi	r0, #1
 8008180:	600b      	strmi	r3, [r1, #0]
 8008182:	bf5c      	itt	pl
 8008184:	600b      	strpl	r3, [r1, #0]
 8008186:	2002      	movpl	r0, #2
 8008188:	4770      	bx	lr
 800818a:	b298      	uxth	r0, r3
 800818c:	b9a8      	cbnz	r0, 80081ba <__lo0bits+0x52>
 800818e:	2010      	movs	r0, #16
 8008190:	0c1b      	lsrs	r3, r3, #16
 8008192:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008196:	bf04      	itt	eq
 8008198:	0a1b      	lsreq	r3, r3, #8
 800819a:	3008      	addeq	r0, #8
 800819c:	071a      	lsls	r2, r3, #28
 800819e:	bf04      	itt	eq
 80081a0:	091b      	lsreq	r3, r3, #4
 80081a2:	3004      	addeq	r0, #4
 80081a4:	079a      	lsls	r2, r3, #30
 80081a6:	bf04      	itt	eq
 80081a8:	089b      	lsreq	r3, r3, #2
 80081aa:	3002      	addeq	r0, #2
 80081ac:	07da      	lsls	r2, r3, #31
 80081ae:	d402      	bmi.n	80081b6 <__lo0bits+0x4e>
 80081b0:	085b      	lsrs	r3, r3, #1
 80081b2:	d006      	beq.n	80081c2 <__lo0bits+0x5a>
 80081b4:	3001      	adds	r0, #1
 80081b6:	600b      	str	r3, [r1, #0]
 80081b8:	4770      	bx	lr
 80081ba:	4610      	mov	r0, r2
 80081bc:	e7e9      	b.n	8008192 <__lo0bits+0x2a>
 80081be:	2000      	movs	r0, #0
 80081c0:	4770      	bx	lr
 80081c2:	2020      	movs	r0, #32
 80081c4:	4770      	bx	lr

080081c6 <__i2b>:
 80081c6:	b510      	push	{r4, lr}
 80081c8:	460c      	mov	r4, r1
 80081ca:	2101      	movs	r1, #1
 80081cc:	f7ff ff27 	bl	800801e <_Balloc>
 80081d0:	2201      	movs	r2, #1
 80081d2:	6144      	str	r4, [r0, #20]
 80081d4:	6102      	str	r2, [r0, #16]
 80081d6:	bd10      	pop	{r4, pc}

080081d8 <__multiply>:
 80081d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	4614      	mov	r4, r2
 80081de:	690a      	ldr	r2, [r1, #16]
 80081e0:	6923      	ldr	r3, [r4, #16]
 80081e2:	4689      	mov	r9, r1
 80081e4:	429a      	cmp	r2, r3
 80081e6:	bfbe      	ittt	lt
 80081e8:	460b      	movlt	r3, r1
 80081ea:	46a1      	movlt	r9, r4
 80081ec:	461c      	movlt	r4, r3
 80081ee:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80081f2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80081f6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80081fa:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80081fe:	eb07 060a 	add.w	r6, r7, sl
 8008202:	429e      	cmp	r6, r3
 8008204:	bfc8      	it	gt
 8008206:	3101      	addgt	r1, #1
 8008208:	f7ff ff09 	bl	800801e <_Balloc>
 800820c:	f100 0514 	add.w	r5, r0, #20
 8008210:	462b      	mov	r3, r5
 8008212:	2200      	movs	r2, #0
 8008214:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008218:	4543      	cmp	r3, r8
 800821a:	d316      	bcc.n	800824a <__multiply+0x72>
 800821c:	f104 0214 	add.w	r2, r4, #20
 8008220:	f109 0114 	add.w	r1, r9, #20
 8008224:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8008228:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800822c:	9301      	str	r3, [sp, #4]
 800822e:	9c01      	ldr	r4, [sp, #4]
 8008230:	4613      	mov	r3, r2
 8008232:	4294      	cmp	r4, r2
 8008234:	d80c      	bhi.n	8008250 <__multiply+0x78>
 8008236:	2e00      	cmp	r6, #0
 8008238:	dd03      	ble.n	8008242 <__multiply+0x6a>
 800823a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800823e:	2b00      	cmp	r3, #0
 8008240:	d054      	beq.n	80082ec <__multiply+0x114>
 8008242:	6106      	str	r6, [r0, #16]
 8008244:	b003      	add	sp, #12
 8008246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800824a:	f843 2b04 	str.w	r2, [r3], #4
 800824e:	e7e3      	b.n	8008218 <__multiply+0x40>
 8008250:	f8b3 a000 	ldrh.w	sl, [r3]
 8008254:	3204      	adds	r2, #4
 8008256:	f1ba 0f00 	cmp.w	sl, #0
 800825a:	d020      	beq.n	800829e <__multiply+0xc6>
 800825c:	46ae      	mov	lr, r5
 800825e:	4689      	mov	r9, r1
 8008260:	f04f 0c00 	mov.w	ip, #0
 8008264:	f859 4b04 	ldr.w	r4, [r9], #4
 8008268:	f8be b000 	ldrh.w	fp, [lr]
 800826c:	b2a3      	uxth	r3, r4
 800826e:	fb0a b303 	mla	r3, sl, r3, fp
 8008272:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8008276:	f8de 4000 	ldr.w	r4, [lr]
 800827a:	4463      	add	r3, ip
 800827c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008280:	fb0a c40b 	mla	r4, sl, fp, ip
 8008284:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008288:	b29b      	uxth	r3, r3
 800828a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800828e:	454f      	cmp	r7, r9
 8008290:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008294:	f84e 3b04 	str.w	r3, [lr], #4
 8008298:	d8e4      	bhi.n	8008264 <__multiply+0x8c>
 800829a:	f8ce c000 	str.w	ip, [lr]
 800829e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80082a2:	f1b9 0f00 	cmp.w	r9, #0
 80082a6:	d01f      	beq.n	80082e8 <__multiply+0x110>
 80082a8:	46ae      	mov	lr, r5
 80082aa:	468c      	mov	ip, r1
 80082ac:	f04f 0a00 	mov.w	sl, #0
 80082b0:	682b      	ldr	r3, [r5, #0]
 80082b2:	f8bc 4000 	ldrh.w	r4, [ip]
 80082b6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	fb09 b404 	mla	r4, r9, r4, fp
 80082c0:	44a2      	add	sl, r4
 80082c2:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80082c6:	f84e 3b04 	str.w	r3, [lr], #4
 80082ca:	f85c 3b04 	ldr.w	r3, [ip], #4
 80082ce:	f8be 4000 	ldrh.w	r4, [lr]
 80082d2:	0c1b      	lsrs	r3, r3, #16
 80082d4:	fb09 4303 	mla	r3, r9, r3, r4
 80082d8:	4567      	cmp	r7, ip
 80082da:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80082de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082e2:	d8e6      	bhi.n	80082b2 <__multiply+0xda>
 80082e4:	f8ce 3000 	str.w	r3, [lr]
 80082e8:	3504      	adds	r5, #4
 80082ea:	e7a0      	b.n	800822e <__multiply+0x56>
 80082ec:	3e01      	subs	r6, #1
 80082ee:	e7a2      	b.n	8008236 <__multiply+0x5e>

080082f0 <__pow5mult>:
 80082f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082f4:	4615      	mov	r5, r2
 80082f6:	f012 0203 	ands.w	r2, r2, #3
 80082fa:	4606      	mov	r6, r0
 80082fc:	460f      	mov	r7, r1
 80082fe:	d007      	beq.n	8008310 <__pow5mult+0x20>
 8008300:	4c21      	ldr	r4, [pc, #132]	; (8008388 <__pow5mult+0x98>)
 8008302:	3a01      	subs	r2, #1
 8008304:	2300      	movs	r3, #0
 8008306:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800830a:	f7ff fed3 	bl	80080b4 <__multadd>
 800830e:	4607      	mov	r7, r0
 8008310:	10ad      	asrs	r5, r5, #2
 8008312:	d035      	beq.n	8008380 <__pow5mult+0x90>
 8008314:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008316:	b93c      	cbnz	r4, 8008328 <__pow5mult+0x38>
 8008318:	2010      	movs	r0, #16
 800831a:	f7ff fe5f 	bl	8007fdc <malloc>
 800831e:	6270      	str	r0, [r6, #36]	; 0x24
 8008320:	6044      	str	r4, [r0, #4]
 8008322:	6084      	str	r4, [r0, #8]
 8008324:	6004      	str	r4, [r0, #0]
 8008326:	60c4      	str	r4, [r0, #12]
 8008328:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800832c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008330:	b94c      	cbnz	r4, 8008346 <__pow5mult+0x56>
 8008332:	f240 2171 	movw	r1, #625	; 0x271
 8008336:	4630      	mov	r0, r6
 8008338:	f7ff ff45 	bl	80081c6 <__i2b>
 800833c:	2300      	movs	r3, #0
 800833e:	4604      	mov	r4, r0
 8008340:	f8c8 0008 	str.w	r0, [r8, #8]
 8008344:	6003      	str	r3, [r0, #0]
 8008346:	f04f 0800 	mov.w	r8, #0
 800834a:	07eb      	lsls	r3, r5, #31
 800834c:	d50a      	bpl.n	8008364 <__pow5mult+0x74>
 800834e:	4639      	mov	r1, r7
 8008350:	4622      	mov	r2, r4
 8008352:	4630      	mov	r0, r6
 8008354:	f7ff ff40 	bl	80081d8 <__multiply>
 8008358:	4681      	mov	r9, r0
 800835a:	4639      	mov	r1, r7
 800835c:	4630      	mov	r0, r6
 800835e:	f7ff fe92 	bl	8008086 <_Bfree>
 8008362:	464f      	mov	r7, r9
 8008364:	106d      	asrs	r5, r5, #1
 8008366:	d00b      	beq.n	8008380 <__pow5mult+0x90>
 8008368:	6820      	ldr	r0, [r4, #0]
 800836a:	b938      	cbnz	r0, 800837c <__pow5mult+0x8c>
 800836c:	4622      	mov	r2, r4
 800836e:	4621      	mov	r1, r4
 8008370:	4630      	mov	r0, r6
 8008372:	f7ff ff31 	bl	80081d8 <__multiply>
 8008376:	6020      	str	r0, [r4, #0]
 8008378:	f8c0 8000 	str.w	r8, [r0]
 800837c:	4604      	mov	r4, r0
 800837e:	e7e4      	b.n	800834a <__pow5mult+0x5a>
 8008380:	4638      	mov	r0, r7
 8008382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008386:	bf00      	nop
 8008388:	08008e60 	.word	0x08008e60

0800838c <__lshift>:
 800838c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008390:	460c      	mov	r4, r1
 8008392:	4607      	mov	r7, r0
 8008394:	4616      	mov	r6, r2
 8008396:	6923      	ldr	r3, [r4, #16]
 8008398:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800839c:	eb0a 0903 	add.w	r9, sl, r3
 80083a0:	6849      	ldr	r1, [r1, #4]
 80083a2:	68a3      	ldr	r3, [r4, #8]
 80083a4:	f109 0501 	add.w	r5, r9, #1
 80083a8:	42ab      	cmp	r3, r5
 80083aa:	db31      	blt.n	8008410 <__lshift+0x84>
 80083ac:	4638      	mov	r0, r7
 80083ae:	f7ff fe36 	bl	800801e <_Balloc>
 80083b2:	2200      	movs	r2, #0
 80083b4:	4680      	mov	r8, r0
 80083b6:	4611      	mov	r1, r2
 80083b8:	f100 0314 	add.w	r3, r0, #20
 80083bc:	4552      	cmp	r2, sl
 80083be:	db2a      	blt.n	8008416 <__lshift+0x8a>
 80083c0:	6920      	ldr	r0, [r4, #16]
 80083c2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083c6:	f104 0114 	add.w	r1, r4, #20
 80083ca:	f016 021f 	ands.w	r2, r6, #31
 80083ce:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80083d2:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80083d6:	d022      	beq.n	800841e <__lshift+0x92>
 80083d8:	2000      	movs	r0, #0
 80083da:	f1c2 0c20 	rsb	ip, r2, #32
 80083de:	680e      	ldr	r6, [r1, #0]
 80083e0:	4096      	lsls	r6, r2
 80083e2:	4330      	orrs	r0, r6
 80083e4:	f843 0b04 	str.w	r0, [r3], #4
 80083e8:	f851 0b04 	ldr.w	r0, [r1], #4
 80083ec:	458e      	cmp	lr, r1
 80083ee:	fa20 f00c 	lsr.w	r0, r0, ip
 80083f2:	d8f4      	bhi.n	80083de <__lshift+0x52>
 80083f4:	6018      	str	r0, [r3, #0]
 80083f6:	b108      	cbz	r0, 80083fc <__lshift+0x70>
 80083f8:	f109 0502 	add.w	r5, r9, #2
 80083fc:	3d01      	subs	r5, #1
 80083fe:	4638      	mov	r0, r7
 8008400:	f8c8 5010 	str.w	r5, [r8, #16]
 8008404:	4621      	mov	r1, r4
 8008406:	f7ff fe3e 	bl	8008086 <_Bfree>
 800840a:	4640      	mov	r0, r8
 800840c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008410:	3101      	adds	r1, #1
 8008412:	005b      	lsls	r3, r3, #1
 8008414:	e7c8      	b.n	80083a8 <__lshift+0x1c>
 8008416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800841a:	3201      	adds	r2, #1
 800841c:	e7ce      	b.n	80083bc <__lshift+0x30>
 800841e:	3b04      	subs	r3, #4
 8008420:	f851 2b04 	ldr.w	r2, [r1], #4
 8008424:	458e      	cmp	lr, r1
 8008426:	f843 2f04 	str.w	r2, [r3, #4]!
 800842a:	d8f9      	bhi.n	8008420 <__lshift+0x94>
 800842c:	e7e6      	b.n	80083fc <__lshift+0x70>

0800842e <__mcmp>:
 800842e:	6903      	ldr	r3, [r0, #16]
 8008430:	690a      	ldr	r2, [r1, #16]
 8008432:	b530      	push	{r4, r5, lr}
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	d10c      	bne.n	8008452 <__mcmp+0x24>
 8008438:	0092      	lsls	r2, r2, #2
 800843a:	3014      	adds	r0, #20
 800843c:	3114      	adds	r1, #20
 800843e:	1884      	adds	r4, r0, r2
 8008440:	4411      	add	r1, r2
 8008442:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008446:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800844a:	4295      	cmp	r5, r2
 800844c:	d003      	beq.n	8008456 <__mcmp+0x28>
 800844e:	d305      	bcc.n	800845c <__mcmp+0x2e>
 8008450:	2301      	movs	r3, #1
 8008452:	4618      	mov	r0, r3
 8008454:	bd30      	pop	{r4, r5, pc}
 8008456:	42a0      	cmp	r0, r4
 8008458:	d3f3      	bcc.n	8008442 <__mcmp+0x14>
 800845a:	e7fa      	b.n	8008452 <__mcmp+0x24>
 800845c:	f04f 33ff 	mov.w	r3, #4294967295
 8008460:	e7f7      	b.n	8008452 <__mcmp+0x24>

08008462 <__mdiff>:
 8008462:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008466:	460d      	mov	r5, r1
 8008468:	4607      	mov	r7, r0
 800846a:	4611      	mov	r1, r2
 800846c:	4628      	mov	r0, r5
 800846e:	4614      	mov	r4, r2
 8008470:	f7ff ffdd 	bl	800842e <__mcmp>
 8008474:	1e06      	subs	r6, r0, #0
 8008476:	d108      	bne.n	800848a <__mdiff+0x28>
 8008478:	4631      	mov	r1, r6
 800847a:	4638      	mov	r0, r7
 800847c:	f7ff fdcf 	bl	800801e <_Balloc>
 8008480:	2301      	movs	r3, #1
 8008482:	6146      	str	r6, [r0, #20]
 8008484:	6103      	str	r3, [r0, #16]
 8008486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800848a:	bfa4      	itt	ge
 800848c:	4623      	movge	r3, r4
 800848e:	462c      	movge	r4, r5
 8008490:	4638      	mov	r0, r7
 8008492:	6861      	ldr	r1, [r4, #4]
 8008494:	bfa6      	itte	ge
 8008496:	461d      	movge	r5, r3
 8008498:	2600      	movge	r6, #0
 800849a:	2601      	movlt	r6, #1
 800849c:	f7ff fdbf 	bl	800801e <_Balloc>
 80084a0:	f04f 0c00 	mov.w	ip, #0
 80084a4:	60c6      	str	r6, [r0, #12]
 80084a6:	692b      	ldr	r3, [r5, #16]
 80084a8:	6926      	ldr	r6, [r4, #16]
 80084aa:	f104 0214 	add.w	r2, r4, #20
 80084ae:	f105 0914 	add.w	r9, r5, #20
 80084b2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80084b6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80084ba:	f100 0114 	add.w	r1, r0, #20
 80084be:	f852 ab04 	ldr.w	sl, [r2], #4
 80084c2:	f859 5b04 	ldr.w	r5, [r9], #4
 80084c6:	fa1f f38a 	uxth.w	r3, sl
 80084ca:	4463      	add	r3, ip
 80084cc:	b2ac      	uxth	r4, r5
 80084ce:	1b1b      	subs	r3, r3, r4
 80084d0:	0c2c      	lsrs	r4, r5, #16
 80084d2:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80084d6:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80084da:	b29b      	uxth	r3, r3
 80084dc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80084e0:	45c8      	cmp	r8, r9
 80084e2:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80084e6:	4696      	mov	lr, r2
 80084e8:	f841 4b04 	str.w	r4, [r1], #4
 80084ec:	d8e7      	bhi.n	80084be <__mdiff+0x5c>
 80084ee:	45be      	cmp	lr, r7
 80084f0:	d305      	bcc.n	80084fe <__mdiff+0x9c>
 80084f2:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80084f6:	b18b      	cbz	r3, 800851c <__mdiff+0xba>
 80084f8:	6106      	str	r6, [r0, #16]
 80084fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084fe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008502:	b2a2      	uxth	r2, r4
 8008504:	4462      	add	r2, ip
 8008506:	1413      	asrs	r3, r2, #16
 8008508:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800850c:	b292      	uxth	r2, r2
 800850e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008512:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008516:	f841 2b04 	str.w	r2, [r1], #4
 800851a:	e7e8      	b.n	80084ee <__mdiff+0x8c>
 800851c:	3e01      	subs	r6, #1
 800851e:	e7e8      	b.n	80084f2 <__mdiff+0x90>

08008520 <__d2b>:
 8008520:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008524:	461c      	mov	r4, r3
 8008526:	2101      	movs	r1, #1
 8008528:	4690      	mov	r8, r2
 800852a:	9e08      	ldr	r6, [sp, #32]
 800852c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800852e:	f7ff fd76 	bl	800801e <_Balloc>
 8008532:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008536:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800853a:	4607      	mov	r7, r0
 800853c:	bb34      	cbnz	r4, 800858c <__d2b+0x6c>
 800853e:	9201      	str	r2, [sp, #4]
 8008540:	f1b8 0f00 	cmp.w	r8, #0
 8008544:	d027      	beq.n	8008596 <__d2b+0x76>
 8008546:	a802      	add	r0, sp, #8
 8008548:	f840 8d08 	str.w	r8, [r0, #-8]!
 800854c:	f7ff fe0c 	bl	8008168 <__lo0bits>
 8008550:	9900      	ldr	r1, [sp, #0]
 8008552:	b1f0      	cbz	r0, 8008592 <__d2b+0x72>
 8008554:	9a01      	ldr	r2, [sp, #4]
 8008556:	f1c0 0320 	rsb	r3, r0, #32
 800855a:	fa02 f303 	lsl.w	r3, r2, r3
 800855e:	430b      	orrs	r3, r1
 8008560:	40c2      	lsrs	r2, r0
 8008562:	617b      	str	r3, [r7, #20]
 8008564:	9201      	str	r2, [sp, #4]
 8008566:	9b01      	ldr	r3, [sp, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	bf14      	ite	ne
 800856c:	2102      	movne	r1, #2
 800856e:	2101      	moveq	r1, #1
 8008570:	61bb      	str	r3, [r7, #24]
 8008572:	6139      	str	r1, [r7, #16]
 8008574:	b1c4      	cbz	r4, 80085a8 <__d2b+0x88>
 8008576:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800857a:	4404      	add	r4, r0
 800857c:	6034      	str	r4, [r6, #0]
 800857e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008582:	6028      	str	r0, [r5, #0]
 8008584:	4638      	mov	r0, r7
 8008586:	b002      	add	sp, #8
 8008588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800858c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008590:	e7d5      	b.n	800853e <__d2b+0x1e>
 8008592:	6179      	str	r1, [r7, #20]
 8008594:	e7e7      	b.n	8008566 <__d2b+0x46>
 8008596:	a801      	add	r0, sp, #4
 8008598:	f7ff fde6 	bl	8008168 <__lo0bits>
 800859c:	2101      	movs	r1, #1
 800859e:	9b01      	ldr	r3, [sp, #4]
 80085a0:	6139      	str	r1, [r7, #16]
 80085a2:	617b      	str	r3, [r7, #20]
 80085a4:	3020      	adds	r0, #32
 80085a6:	e7e5      	b.n	8008574 <__d2b+0x54>
 80085a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80085ac:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80085b0:	6030      	str	r0, [r6, #0]
 80085b2:	6918      	ldr	r0, [r3, #16]
 80085b4:	f7ff fdb9 	bl	800812a <__hi0bits>
 80085b8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80085bc:	e7e1      	b.n	8008582 <__d2b+0x62>

080085be <_calloc_r>:
 80085be:	b538      	push	{r3, r4, r5, lr}
 80085c0:	fb02 f401 	mul.w	r4, r2, r1
 80085c4:	4621      	mov	r1, r4
 80085c6:	f000 f855 	bl	8008674 <_malloc_r>
 80085ca:	4605      	mov	r5, r0
 80085cc:	b118      	cbz	r0, 80085d6 <_calloc_r+0x18>
 80085ce:	4622      	mov	r2, r4
 80085d0:	2100      	movs	r1, #0
 80085d2:	f7fd ff0d 	bl	80063f0 <memset>
 80085d6:	4628      	mov	r0, r5
 80085d8:	bd38      	pop	{r3, r4, r5, pc}
	...

080085dc <_free_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4605      	mov	r5, r0
 80085e0:	2900      	cmp	r1, #0
 80085e2:	d043      	beq.n	800866c <_free_r+0x90>
 80085e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e8:	1f0c      	subs	r4, r1, #4
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	bfb8      	it	lt
 80085ee:	18e4      	addlt	r4, r4, r3
 80085f0:	f000 fa98 	bl	8008b24 <__malloc_lock>
 80085f4:	4a1e      	ldr	r2, [pc, #120]	; (8008670 <_free_r+0x94>)
 80085f6:	6813      	ldr	r3, [r2, #0]
 80085f8:	4610      	mov	r0, r2
 80085fa:	b933      	cbnz	r3, 800860a <_free_r+0x2e>
 80085fc:	6063      	str	r3, [r4, #4]
 80085fe:	6014      	str	r4, [r2, #0]
 8008600:	4628      	mov	r0, r5
 8008602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008606:	f000 ba8e 	b.w	8008b26 <__malloc_unlock>
 800860a:	42a3      	cmp	r3, r4
 800860c:	d90b      	bls.n	8008626 <_free_r+0x4a>
 800860e:	6821      	ldr	r1, [r4, #0]
 8008610:	1862      	adds	r2, r4, r1
 8008612:	4293      	cmp	r3, r2
 8008614:	bf01      	itttt	eq
 8008616:	681a      	ldreq	r2, [r3, #0]
 8008618:	685b      	ldreq	r3, [r3, #4]
 800861a:	1852      	addeq	r2, r2, r1
 800861c:	6022      	streq	r2, [r4, #0]
 800861e:	6063      	str	r3, [r4, #4]
 8008620:	6004      	str	r4, [r0, #0]
 8008622:	e7ed      	b.n	8008600 <_free_r+0x24>
 8008624:	4613      	mov	r3, r2
 8008626:	685a      	ldr	r2, [r3, #4]
 8008628:	b10a      	cbz	r2, 800862e <_free_r+0x52>
 800862a:	42a2      	cmp	r2, r4
 800862c:	d9fa      	bls.n	8008624 <_free_r+0x48>
 800862e:	6819      	ldr	r1, [r3, #0]
 8008630:	1858      	adds	r0, r3, r1
 8008632:	42a0      	cmp	r0, r4
 8008634:	d10b      	bne.n	800864e <_free_r+0x72>
 8008636:	6820      	ldr	r0, [r4, #0]
 8008638:	4401      	add	r1, r0
 800863a:	1858      	adds	r0, r3, r1
 800863c:	4282      	cmp	r2, r0
 800863e:	6019      	str	r1, [r3, #0]
 8008640:	d1de      	bne.n	8008600 <_free_r+0x24>
 8008642:	6810      	ldr	r0, [r2, #0]
 8008644:	6852      	ldr	r2, [r2, #4]
 8008646:	4401      	add	r1, r0
 8008648:	6019      	str	r1, [r3, #0]
 800864a:	605a      	str	r2, [r3, #4]
 800864c:	e7d8      	b.n	8008600 <_free_r+0x24>
 800864e:	d902      	bls.n	8008656 <_free_r+0x7a>
 8008650:	230c      	movs	r3, #12
 8008652:	602b      	str	r3, [r5, #0]
 8008654:	e7d4      	b.n	8008600 <_free_r+0x24>
 8008656:	6820      	ldr	r0, [r4, #0]
 8008658:	1821      	adds	r1, r4, r0
 800865a:	428a      	cmp	r2, r1
 800865c:	bf01      	itttt	eq
 800865e:	6811      	ldreq	r1, [r2, #0]
 8008660:	6852      	ldreq	r2, [r2, #4]
 8008662:	1809      	addeq	r1, r1, r0
 8008664:	6021      	streq	r1, [r4, #0]
 8008666:	6062      	str	r2, [r4, #4]
 8008668:	605c      	str	r4, [r3, #4]
 800866a:	e7c9      	b.n	8008600 <_free_r+0x24>
 800866c:	bd38      	pop	{r3, r4, r5, pc}
 800866e:	bf00      	nop
 8008670:	2000020c 	.word	0x2000020c

08008674 <_malloc_r>:
 8008674:	b570      	push	{r4, r5, r6, lr}
 8008676:	1ccd      	adds	r5, r1, #3
 8008678:	f025 0503 	bic.w	r5, r5, #3
 800867c:	3508      	adds	r5, #8
 800867e:	2d0c      	cmp	r5, #12
 8008680:	bf38      	it	cc
 8008682:	250c      	movcc	r5, #12
 8008684:	2d00      	cmp	r5, #0
 8008686:	4606      	mov	r6, r0
 8008688:	db01      	blt.n	800868e <_malloc_r+0x1a>
 800868a:	42a9      	cmp	r1, r5
 800868c:	d903      	bls.n	8008696 <_malloc_r+0x22>
 800868e:	230c      	movs	r3, #12
 8008690:	6033      	str	r3, [r6, #0]
 8008692:	2000      	movs	r0, #0
 8008694:	bd70      	pop	{r4, r5, r6, pc}
 8008696:	f000 fa45 	bl	8008b24 <__malloc_lock>
 800869a:	4a23      	ldr	r2, [pc, #140]	; (8008728 <_malloc_r+0xb4>)
 800869c:	6814      	ldr	r4, [r2, #0]
 800869e:	4621      	mov	r1, r4
 80086a0:	b991      	cbnz	r1, 80086c8 <_malloc_r+0x54>
 80086a2:	4c22      	ldr	r4, [pc, #136]	; (800872c <_malloc_r+0xb8>)
 80086a4:	6823      	ldr	r3, [r4, #0]
 80086a6:	b91b      	cbnz	r3, 80086b0 <_malloc_r+0x3c>
 80086a8:	4630      	mov	r0, r6
 80086aa:	f000 f97f 	bl	80089ac <_sbrk_r>
 80086ae:	6020      	str	r0, [r4, #0]
 80086b0:	4629      	mov	r1, r5
 80086b2:	4630      	mov	r0, r6
 80086b4:	f000 f97a 	bl	80089ac <_sbrk_r>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	d126      	bne.n	800870a <_malloc_r+0x96>
 80086bc:	230c      	movs	r3, #12
 80086be:	4630      	mov	r0, r6
 80086c0:	6033      	str	r3, [r6, #0]
 80086c2:	f000 fa30 	bl	8008b26 <__malloc_unlock>
 80086c6:	e7e4      	b.n	8008692 <_malloc_r+0x1e>
 80086c8:	680b      	ldr	r3, [r1, #0]
 80086ca:	1b5b      	subs	r3, r3, r5
 80086cc:	d41a      	bmi.n	8008704 <_malloc_r+0x90>
 80086ce:	2b0b      	cmp	r3, #11
 80086d0:	d90f      	bls.n	80086f2 <_malloc_r+0x7e>
 80086d2:	600b      	str	r3, [r1, #0]
 80086d4:	18cc      	adds	r4, r1, r3
 80086d6:	50cd      	str	r5, [r1, r3]
 80086d8:	4630      	mov	r0, r6
 80086da:	f000 fa24 	bl	8008b26 <__malloc_unlock>
 80086de:	f104 000b 	add.w	r0, r4, #11
 80086e2:	1d23      	adds	r3, r4, #4
 80086e4:	f020 0007 	bic.w	r0, r0, #7
 80086e8:	1ac3      	subs	r3, r0, r3
 80086ea:	d01b      	beq.n	8008724 <_malloc_r+0xb0>
 80086ec:	425a      	negs	r2, r3
 80086ee:	50e2      	str	r2, [r4, r3]
 80086f0:	bd70      	pop	{r4, r5, r6, pc}
 80086f2:	428c      	cmp	r4, r1
 80086f4:	bf0b      	itete	eq
 80086f6:	6863      	ldreq	r3, [r4, #4]
 80086f8:	684b      	ldrne	r3, [r1, #4]
 80086fa:	6013      	streq	r3, [r2, #0]
 80086fc:	6063      	strne	r3, [r4, #4]
 80086fe:	bf18      	it	ne
 8008700:	460c      	movne	r4, r1
 8008702:	e7e9      	b.n	80086d8 <_malloc_r+0x64>
 8008704:	460c      	mov	r4, r1
 8008706:	6849      	ldr	r1, [r1, #4]
 8008708:	e7ca      	b.n	80086a0 <_malloc_r+0x2c>
 800870a:	1cc4      	adds	r4, r0, #3
 800870c:	f024 0403 	bic.w	r4, r4, #3
 8008710:	42a0      	cmp	r0, r4
 8008712:	d005      	beq.n	8008720 <_malloc_r+0xac>
 8008714:	1a21      	subs	r1, r4, r0
 8008716:	4630      	mov	r0, r6
 8008718:	f000 f948 	bl	80089ac <_sbrk_r>
 800871c:	3001      	adds	r0, #1
 800871e:	d0cd      	beq.n	80086bc <_malloc_r+0x48>
 8008720:	6025      	str	r5, [r4, #0]
 8008722:	e7d9      	b.n	80086d8 <_malloc_r+0x64>
 8008724:	bd70      	pop	{r4, r5, r6, pc}
 8008726:	bf00      	nop
 8008728:	2000020c 	.word	0x2000020c
 800872c:	20000210 	.word	0x20000210

08008730 <__sfputc_r>:
 8008730:	6893      	ldr	r3, [r2, #8]
 8008732:	b410      	push	{r4}
 8008734:	3b01      	subs	r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	6093      	str	r3, [r2, #8]
 800873a:	da08      	bge.n	800874e <__sfputc_r+0x1e>
 800873c:	6994      	ldr	r4, [r2, #24]
 800873e:	42a3      	cmp	r3, r4
 8008740:	db02      	blt.n	8008748 <__sfputc_r+0x18>
 8008742:	b2cb      	uxtb	r3, r1
 8008744:	2b0a      	cmp	r3, #10
 8008746:	d102      	bne.n	800874e <__sfputc_r+0x1e>
 8008748:	bc10      	pop	{r4}
 800874a:	f7fe bb37 	b.w	8006dbc <__swbuf_r>
 800874e:	6813      	ldr	r3, [r2, #0]
 8008750:	1c58      	adds	r0, r3, #1
 8008752:	6010      	str	r0, [r2, #0]
 8008754:	7019      	strb	r1, [r3, #0]
 8008756:	b2c8      	uxtb	r0, r1
 8008758:	bc10      	pop	{r4}
 800875a:	4770      	bx	lr

0800875c <__sfputs_r>:
 800875c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875e:	4606      	mov	r6, r0
 8008760:	460f      	mov	r7, r1
 8008762:	4614      	mov	r4, r2
 8008764:	18d5      	adds	r5, r2, r3
 8008766:	42ac      	cmp	r4, r5
 8008768:	d101      	bne.n	800876e <__sfputs_r+0x12>
 800876a:	2000      	movs	r0, #0
 800876c:	e007      	b.n	800877e <__sfputs_r+0x22>
 800876e:	463a      	mov	r2, r7
 8008770:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008774:	4630      	mov	r0, r6
 8008776:	f7ff ffdb 	bl	8008730 <__sfputc_r>
 800877a:	1c43      	adds	r3, r0, #1
 800877c:	d1f3      	bne.n	8008766 <__sfputs_r+0xa>
 800877e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008780 <_vfiprintf_r>:
 8008780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008784:	b09d      	sub	sp, #116	; 0x74
 8008786:	460c      	mov	r4, r1
 8008788:	4617      	mov	r7, r2
 800878a:	9303      	str	r3, [sp, #12]
 800878c:	4606      	mov	r6, r0
 800878e:	b118      	cbz	r0, 8008798 <_vfiprintf_r+0x18>
 8008790:	6983      	ldr	r3, [r0, #24]
 8008792:	b90b      	cbnz	r3, 8008798 <_vfiprintf_r+0x18>
 8008794:	f7ff fb26 	bl	8007de4 <__sinit>
 8008798:	4b7c      	ldr	r3, [pc, #496]	; (800898c <_vfiprintf_r+0x20c>)
 800879a:	429c      	cmp	r4, r3
 800879c:	d157      	bne.n	800884e <_vfiprintf_r+0xce>
 800879e:	6874      	ldr	r4, [r6, #4]
 80087a0:	89a3      	ldrh	r3, [r4, #12]
 80087a2:	0718      	lsls	r0, r3, #28
 80087a4:	d55d      	bpl.n	8008862 <_vfiprintf_r+0xe2>
 80087a6:	6923      	ldr	r3, [r4, #16]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d05a      	beq.n	8008862 <_vfiprintf_r+0xe2>
 80087ac:	2300      	movs	r3, #0
 80087ae:	9309      	str	r3, [sp, #36]	; 0x24
 80087b0:	2320      	movs	r3, #32
 80087b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087b6:	2330      	movs	r3, #48	; 0x30
 80087b8:	f04f 0b01 	mov.w	fp, #1
 80087bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087c0:	46b8      	mov	r8, r7
 80087c2:	4645      	mov	r5, r8
 80087c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d155      	bne.n	8008878 <_vfiprintf_r+0xf8>
 80087cc:	ebb8 0a07 	subs.w	sl, r8, r7
 80087d0:	d00b      	beq.n	80087ea <_vfiprintf_r+0x6a>
 80087d2:	4653      	mov	r3, sl
 80087d4:	463a      	mov	r2, r7
 80087d6:	4621      	mov	r1, r4
 80087d8:	4630      	mov	r0, r6
 80087da:	f7ff ffbf 	bl	800875c <__sfputs_r>
 80087de:	3001      	adds	r0, #1
 80087e0:	f000 80c4 	beq.w	800896c <_vfiprintf_r+0x1ec>
 80087e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e6:	4453      	add	r3, sl
 80087e8:	9309      	str	r3, [sp, #36]	; 0x24
 80087ea:	f898 3000 	ldrb.w	r3, [r8]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 80bc 	beq.w	800896c <_vfiprintf_r+0x1ec>
 80087f4:	2300      	movs	r3, #0
 80087f6:	f04f 32ff 	mov.w	r2, #4294967295
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	9307      	str	r3, [sp, #28]
 80087fe:	9205      	str	r2, [sp, #20]
 8008800:	9306      	str	r3, [sp, #24]
 8008802:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008806:	931a      	str	r3, [sp, #104]	; 0x68
 8008808:	2205      	movs	r2, #5
 800880a:	7829      	ldrb	r1, [r5, #0]
 800880c:	4860      	ldr	r0, [pc, #384]	; (8008990 <_vfiprintf_r+0x210>)
 800880e:	f7ff fbed 	bl	8007fec <memchr>
 8008812:	f105 0801 	add.w	r8, r5, #1
 8008816:	9b04      	ldr	r3, [sp, #16]
 8008818:	2800      	cmp	r0, #0
 800881a:	d131      	bne.n	8008880 <_vfiprintf_r+0x100>
 800881c:	06d9      	lsls	r1, r3, #27
 800881e:	bf44      	itt	mi
 8008820:	2220      	movmi	r2, #32
 8008822:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008826:	071a      	lsls	r2, r3, #28
 8008828:	bf44      	itt	mi
 800882a:	222b      	movmi	r2, #43	; 0x2b
 800882c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008830:	782a      	ldrb	r2, [r5, #0]
 8008832:	2a2a      	cmp	r2, #42	; 0x2a
 8008834:	d02c      	beq.n	8008890 <_vfiprintf_r+0x110>
 8008836:	2100      	movs	r1, #0
 8008838:	200a      	movs	r0, #10
 800883a:	9a07      	ldr	r2, [sp, #28]
 800883c:	46a8      	mov	r8, r5
 800883e:	f898 3000 	ldrb.w	r3, [r8]
 8008842:	3501      	adds	r5, #1
 8008844:	3b30      	subs	r3, #48	; 0x30
 8008846:	2b09      	cmp	r3, #9
 8008848:	d96d      	bls.n	8008926 <_vfiprintf_r+0x1a6>
 800884a:	b371      	cbz	r1, 80088aa <_vfiprintf_r+0x12a>
 800884c:	e026      	b.n	800889c <_vfiprintf_r+0x11c>
 800884e:	4b51      	ldr	r3, [pc, #324]	; (8008994 <_vfiprintf_r+0x214>)
 8008850:	429c      	cmp	r4, r3
 8008852:	d101      	bne.n	8008858 <_vfiprintf_r+0xd8>
 8008854:	68b4      	ldr	r4, [r6, #8]
 8008856:	e7a3      	b.n	80087a0 <_vfiprintf_r+0x20>
 8008858:	4b4f      	ldr	r3, [pc, #316]	; (8008998 <_vfiprintf_r+0x218>)
 800885a:	429c      	cmp	r4, r3
 800885c:	bf08      	it	eq
 800885e:	68f4      	ldreq	r4, [r6, #12]
 8008860:	e79e      	b.n	80087a0 <_vfiprintf_r+0x20>
 8008862:	4621      	mov	r1, r4
 8008864:	4630      	mov	r0, r6
 8008866:	f7fe fafb 	bl	8006e60 <__swsetup_r>
 800886a:	2800      	cmp	r0, #0
 800886c:	d09e      	beq.n	80087ac <_vfiprintf_r+0x2c>
 800886e:	f04f 30ff 	mov.w	r0, #4294967295
 8008872:	b01d      	add	sp, #116	; 0x74
 8008874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008878:	2b25      	cmp	r3, #37	; 0x25
 800887a:	d0a7      	beq.n	80087cc <_vfiprintf_r+0x4c>
 800887c:	46a8      	mov	r8, r5
 800887e:	e7a0      	b.n	80087c2 <_vfiprintf_r+0x42>
 8008880:	4a43      	ldr	r2, [pc, #268]	; (8008990 <_vfiprintf_r+0x210>)
 8008882:	4645      	mov	r5, r8
 8008884:	1a80      	subs	r0, r0, r2
 8008886:	fa0b f000 	lsl.w	r0, fp, r0
 800888a:	4318      	orrs	r0, r3
 800888c:	9004      	str	r0, [sp, #16]
 800888e:	e7bb      	b.n	8008808 <_vfiprintf_r+0x88>
 8008890:	9a03      	ldr	r2, [sp, #12]
 8008892:	1d11      	adds	r1, r2, #4
 8008894:	6812      	ldr	r2, [r2, #0]
 8008896:	9103      	str	r1, [sp, #12]
 8008898:	2a00      	cmp	r2, #0
 800889a:	db01      	blt.n	80088a0 <_vfiprintf_r+0x120>
 800889c:	9207      	str	r2, [sp, #28]
 800889e:	e004      	b.n	80088aa <_vfiprintf_r+0x12a>
 80088a0:	4252      	negs	r2, r2
 80088a2:	f043 0302 	orr.w	r3, r3, #2
 80088a6:	9207      	str	r2, [sp, #28]
 80088a8:	9304      	str	r3, [sp, #16]
 80088aa:	f898 3000 	ldrb.w	r3, [r8]
 80088ae:	2b2e      	cmp	r3, #46	; 0x2e
 80088b0:	d110      	bne.n	80088d4 <_vfiprintf_r+0x154>
 80088b2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80088b6:	f108 0101 	add.w	r1, r8, #1
 80088ba:	2b2a      	cmp	r3, #42	; 0x2a
 80088bc:	d137      	bne.n	800892e <_vfiprintf_r+0x1ae>
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	f108 0802 	add.w	r8, r8, #2
 80088c4:	1d1a      	adds	r2, r3, #4
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	9203      	str	r2, [sp, #12]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	bfb8      	it	lt
 80088ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80088d2:	9305      	str	r3, [sp, #20]
 80088d4:	4d31      	ldr	r5, [pc, #196]	; (800899c <_vfiprintf_r+0x21c>)
 80088d6:	2203      	movs	r2, #3
 80088d8:	f898 1000 	ldrb.w	r1, [r8]
 80088dc:	4628      	mov	r0, r5
 80088de:	f7ff fb85 	bl	8007fec <memchr>
 80088e2:	b140      	cbz	r0, 80088f6 <_vfiprintf_r+0x176>
 80088e4:	2340      	movs	r3, #64	; 0x40
 80088e6:	1b40      	subs	r0, r0, r5
 80088e8:	fa03 f000 	lsl.w	r0, r3, r0
 80088ec:	9b04      	ldr	r3, [sp, #16]
 80088ee:	f108 0801 	add.w	r8, r8, #1
 80088f2:	4303      	orrs	r3, r0
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	f898 1000 	ldrb.w	r1, [r8]
 80088fa:	2206      	movs	r2, #6
 80088fc:	4828      	ldr	r0, [pc, #160]	; (80089a0 <_vfiprintf_r+0x220>)
 80088fe:	f108 0701 	add.w	r7, r8, #1
 8008902:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008906:	f7ff fb71 	bl	8007fec <memchr>
 800890a:	2800      	cmp	r0, #0
 800890c:	d034      	beq.n	8008978 <_vfiprintf_r+0x1f8>
 800890e:	4b25      	ldr	r3, [pc, #148]	; (80089a4 <_vfiprintf_r+0x224>)
 8008910:	bb03      	cbnz	r3, 8008954 <_vfiprintf_r+0x1d4>
 8008912:	9b03      	ldr	r3, [sp, #12]
 8008914:	3307      	adds	r3, #7
 8008916:	f023 0307 	bic.w	r3, r3, #7
 800891a:	3308      	adds	r3, #8
 800891c:	9303      	str	r3, [sp, #12]
 800891e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008920:	444b      	add	r3, r9
 8008922:	9309      	str	r3, [sp, #36]	; 0x24
 8008924:	e74c      	b.n	80087c0 <_vfiprintf_r+0x40>
 8008926:	fb00 3202 	mla	r2, r0, r2, r3
 800892a:	2101      	movs	r1, #1
 800892c:	e786      	b.n	800883c <_vfiprintf_r+0xbc>
 800892e:	2300      	movs	r3, #0
 8008930:	250a      	movs	r5, #10
 8008932:	4618      	mov	r0, r3
 8008934:	9305      	str	r3, [sp, #20]
 8008936:	4688      	mov	r8, r1
 8008938:	f898 2000 	ldrb.w	r2, [r8]
 800893c:	3101      	adds	r1, #1
 800893e:	3a30      	subs	r2, #48	; 0x30
 8008940:	2a09      	cmp	r2, #9
 8008942:	d903      	bls.n	800894c <_vfiprintf_r+0x1cc>
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0c5      	beq.n	80088d4 <_vfiprintf_r+0x154>
 8008948:	9005      	str	r0, [sp, #20]
 800894a:	e7c3      	b.n	80088d4 <_vfiprintf_r+0x154>
 800894c:	fb05 2000 	mla	r0, r5, r0, r2
 8008950:	2301      	movs	r3, #1
 8008952:	e7f0      	b.n	8008936 <_vfiprintf_r+0x1b6>
 8008954:	ab03      	add	r3, sp, #12
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	4622      	mov	r2, r4
 800895a:	4b13      	ldr	r3, [pc, #76]	; (80089a8 <_vfiprintf_r+0x228>)
 800895c:	a904      	add	r1, sp, #16
 800895e:	4630      	mov	r0, r6
 8008960:	f7fd fde0 	bl	8006524 <_printf_float>
 8008964:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008968:	4681      	mov	r9, r0
 800896a:	d1d8      	bne.n	800891e <_vfiprintf_r+0x19e>
 800896c:	89a3      	ldrh	r3, [r4, #12]
 800896e:	065b      	lsls	r3, r3, #25
 8008970:	f53f af7d 	bmi.w	800886e <_vfiprintf_r+0xee>
 8008974:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008976:	e77c      	b.n	8008872 <_vfiprintf_r+0xf2>
 8008978:	ab03      	add	r3, sp, #12
 800897a:	9300      	str	r3, [sp, #0]
 800897c:	4622      	mov	r2, r4
 800897e:	4b0a      	ldr	r3, [pc, #40]	; (80089a8 <_vfiprintf_r+0x228>)
 8008980:	a904      	add	r1, sp, #16
 8008982:	4630      	mov	r0, r6
 8008984:	f7fe f87e 	bl	8006a84 <_printf_i>
 8008988:	e7ec      	b.n	8008964 <_vfiprintf_r+0x1e4>
 800898a:	bf00      	nop
 800898c:	08008d2c 	.word	0x08008d2c
 8008990:	08008e6c 	.word	0x08008e6c
 8008994:	08008d4c 	.word	0x08008d4c
 8008998:	08008d0c 	.word	0x08008d0c
 800899c:	08008e72 	.word	0x08008e72
 80089a0:	08008e76 	.word	0x08008e76
 80089a4:	08006525 	.word	0x08006525
 80089a8:	0800875d 	.word	0x0800875d

080089ac <_sbrk_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	2300      	movs	r3, #0
 80089b0:	4c05      	ldr	r4, [pc, #20]	; (80089c8 <_sbrk_r+0x1c>)
 80089b2:	4605      	mov	r5, r0
 80089b4:	4608      	mov	r0, r1
 80089b6:	6023      	str	r3, [r4, #0]
 80089b8:	f7f9 fe88 	bl	80026cc <_sbrk>
 80089bc:	1c43      	adds	r3, r0, #1
 80089be:	d102      	bne.n	80089c6 <_sbrk_r+0x1a>
 80089c0:	6823      	ldr	r3, [r4, #0]
 80089c2:	b103      	cbz	r3, 80089c6 <_sbrk_r+0x1a>
 80089c4:	602b      	str	r3, [r5, #0]
 80089c6:	bd38      	pop	{r3, r4, r5, pc}
 80089c8:	20000454 	.word	0x20000454

080089cc <__sread>:
 80089cc:	b510      	push	{r4, lr}
 80089ce:	460c      	mov	r4, r1
 80089d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d4:	f000 f8a8 	bl	8008b28 <_read_r>
 80089d8:	2800      	cmp	r0, #0
 80089da:	bfab      	itete	ge
 80089dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089de:	89a3      	ldrhlt	r3, [r4, #12]
 80089e0:	181b      	addge	r3, r3, r0
 80089e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089e6:	bfac      	ite	ge
 80089e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80089ea:	81a3      	strhlt	r3, [r4, #12]
 80089ec:	bd10      	pop	{r4, pc}

080089ee <__swrite>:
 80089ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089f2:	461f      	mov	r7, r3
 80089f4:	898b      	ldrh	r3, [r1, #12]
 80089f6:	4605      	mov	r5, r0
 80089f8:	05db      	lsls	r3, r3, #23
 80089fa:	460c      	mov	r4, r1
 80089fc:	4616      	mov	r6, r2
 80089fe:	d505      	bpl.n	8008a0c <__swrite+0x1e>
 8008a00:	2302      	movs	r3, #2
 8008a02:	2200      	movs	r2, #0
 8008a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a08:	f000 f868 	bl	8008adc <_lseek_r>
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	4632      	mov	r2, r6
 8008a10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a14:	81a3      	strh	r3, [r4, #12]
 8008a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a1a:	463b      	mov	r3, r7
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a22:	f000 b817 	b.w	8008a54 <_write_r>

08008a26 <__sseek>:
 8008a26:	b510      	push	{r4, lr}
 8008a28:	460c      	mov	r4, r1
 8008a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a2e:	f000 f855 	bl	8008adc <_lseek_r>
 8008a32:	1c43      	adds	r3, r0, #1
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	bf15      	itete	ne
 8008a38:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a42:	81a3      	strheq	r3, [r4, #12]
 8008a44:	bf18      	it	ne
 8008a46:	81a3      	strhne	r3, [r4, #12]
 8008a48:	bd10      	pop	{r4, pc}

08008a4a <__sclose>:
 8008a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a4e:	f000 b813 	b.w	8008a78 <_close_r>
	...

08008a54 <_write_r>:
 8008a54:	b538      	push	{r3, r4, r5, lr}
 8008a56:	4605      	mov	r5, r0
 8008a58:	4608      	mov	r0, r1
 8008a5a:	4611      	mov	r1, r2
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	4c05      	ldr	r4, [pc, #20]	; (8008a74 <_write_r+0x20>)
 8008a60:	6022      	str	r2, [r4, #0]
 8008a62:	461a      	mov	r2, r3
 8008a64:	f7f8 fdfc 	bl	8001660 <_write>
 8008a68:	1c43      	adds	r3, r0, #1
 8008a6a:	d102      	bne.n	8008a72 <_write_r+0x1e>
 8008a6c:	6823      	ldr	r3, [r4, #0]
 8008a6e:	b103      	cbz	r3, 8008a72 <_write_r+0x1e>
 8008a70:	602b      	str	r3, [r5, #0]
 8008a72:	bd38      	pop	{r3, r4, r5, pc}
 8008a74:	20000454 	.word	0x20000454

08008a78 <_close_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	4c05      	ldr	r4, [pc, #20]	; (8008a94 <_close_r+0x1c>)
 8008a7e:	4605      	mov	r5, r0
 8008a80:	4608      	mov	r0, r1
 8008a82:	6023      	str	r3, [r4, #0]
 8008a84:	f7f9 fe4e 	bl	8002724 <_close>
 8008a88:	1c43      	adds	r3, r0, #1
 8008a8a:	d102      	bne.n	8008a92 <_close_r+0x1a>
 8008a8c:	6823      	ldr	r3, [r4, #0]
 8008a8e:	b103      	cbz	r3, 8008a92 <_close_r+0x1a>
 8008a90:	602b      	str	r3, [r5, #0]
 8008a92:	bd38      	pop	{r3, r4, r5, pc}
 8008a94:	20000454 	.word	0x20000454

08008a98 <_fstat_r>:
 8008a98:	b538      	push	{r3, r4, r5, lr}
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	4c06      	ldr	r4, [pc, #24]	; (8008ab8 <_fstat_r+0x20>)
 8008a9e:	4605      	mov	r5, r0
 8008aa0:	4608      	mov	r0, r1
 8008aa2:	4611      	mov	r1, r2
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	f7f9 fe48 	bl	800273a <_fstat>
 8008aaa:	1c43      	adds	r3, r0, #1
 8008aac:	d102      	bne.n	8008ab4 <_fstat_r+0x1c>
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	b103      	cbz	r3, 8008ab4 <_fstat_r+0x1c>
 8008ab2:	602b      	str	r3, [r5, #0]
 8008ab4:	bd38      	pop	{r3, r4, r5, pc}
 8008ab6:	bf00      	nop
 8008ab8:	20000454 	.word	0x20000454

08008abc <_isatty_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	2300      	movs	r3, #0
 8008ac0:	4c05      	ldr	r4, [pc, #20]	; (8008ad8 <_isatty_r+0x1c>)
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	4608      	mov	r0, r1
 8008ac6:	6023      	str	r3, [r4, #0]
 8008ac8:	f7f9 fe46 	bl	8002758 <_isatty>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	d102      	bne.n	8008ad6 <_isatty_r+0x1a>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	b103      	cbz	r3, 8008ad6 <_isatty_r+0x1a>
 8008ad4:	602b      	str	r3, [r5, #0]
 8008ad6:	bd38      	pop	{r3, r4, r5, pc}
 8008ad8:	20000454 	.word	0x20000454

08008adc <_lseek_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4605      	mov	r5, r0
 8008ae0:	4608      	mov	r0, r1
 8008ae2:	4611      	mov	r1, r2
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	4c05      	ldr	r4, [pc, #20]	; (8008afc <_lseek_r+0x20>)
 8008ae8:	6022      	str	r2, [r4, #0]
 8008aea:	461a      	mov	r2, r3
 8008aec:	f7f9 fe3e 	bl	800276c <_lseek>
 8008af0:	1c43      	adds	r3, r0, #1
 8008af2:	d102      	bne.n	8008afa <_lseek_r+0x1e>
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	b103      	cbz	r3, 8008afa <_lseek_r+0x1e>
 8008af8:	602b      	str	r3, [r5, #0]
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	20000454 	.word	0x20000454

08008b00 <__ascii_mbtowc>:
 8008b00:	b082      	sub	sp, #8
 8008b02:	b901      	cbnz	r1, 8008b06 <__ascii_mbtowc+0x6>
 8008b04:	a901      	add	r1, sp, #4
 8008b06:	b142      	cbz	r2, 8008b1a <__ascii_mbtowc+0x1a>
 8008b08:	b14b      	cbz	r3, 8008b1e <__ascii_mbtowc+0x1e>
 8008b0a:	7813      	ldrb	r3, [r2, #0]
 8008b0c:	600b      	str	r3, [r1, #0]
 8008b0e:	7812      	ldrb	r2, [r2, #0]
 8008b10:	1c10      	adds	r0, r2, #0
 8008b12:	bf18      	it	ne
 8008b14:	2001      	movne	r0, #1
 8008b16:	b002      	add	sp, #8
 8008b18:	4770      	bx	lr
 8008b1a:	4610      	mov	r0, r2
 8008b1c:	e7fb      	b.n	8008b16 <__ascii_mbtowc+0x16>
 8008b1e:	f06f 0001 	mvn.w	r0, #1
 8008b22:	e7f8      	b.n	8008b16 <__ascii_mbtowc+0x16>

08008b24 <__malloc_lock>:
 8008b24:	4770      	bx	lr

08008b26 <__malloc_unlock>:
 8008b26:	4770      	bx	lr

08008b28 <_read_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4605      	mov	r5, r0
 8008b2c:	4608      	mov	r0, r1
 8008b2e:	4611      	mov	r1, r2
 8008b30:	2200      	movs	r2, #0
 8008b32:	4c05      	ldr	r4, [pc, #20]	; (8008b48 <_read_r+0x20>)
 8008b34:	6022      	str	r2, [r4, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	f7f9 fdaa 	bl	8002690 <_read>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d102      	bne.n	8008b46 <_read_r+0x1e>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	b103      	cbz	r3, 8008b46 <_read_r+0x1e>
 8008b44:	602b      	str	r3, [r5, #0]
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	20000454 	.word	0x20000454

08008b4c <__ascii_wctomb>:
 8008b4c:	b149      	cbz	r1, 8008b62 <__ascii_wctomb+0x16>
 8008b4e:	2aff      	cmp	r2, #255	; 0xff
 8008b50:	bf8b      	itete	hi
 8008b52:	238a      	movhi	r3, #138	; 0x8a
 8008b54:	700a      	strbls	r2, [r1, #0]
 8008b56:	6003      	strhi	r3, [r0, #0]
 8008b58:	2001      	movls	r0, #1
 8008b5a:	bf88      	it	hi
 8008b5c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b60:	4770      	bx	lr
 8008b62:	4608      	mov	r0, r1
 8008b64:	4770      	bx	lr
	...

08008b68 <_init>:
 8008b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b6a:	bf00      	nop
 8008b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b6e:	bc08      	pop	{r3}
 8008b70:	469e      	mov	lr, r3
 8008b72:	4770      	bx	lr

08008b74 <_fini>:
 8008b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b76:	bf00      	nop
 8008b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7a:	bc08      	pop	{r3}
 8008b7c:	469e      	mov	lr, r3
 8008b7e:	4770      	bx	lr
