{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1631897134658 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part5 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"part5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631897134668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631897134702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631897134702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631897134772 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631897134782 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631897135271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631897135271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1631897135271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1631897135273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1631897135273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1631897135273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1631897135273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "92 92 " "No exact pin location assignment(s) for 92 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDG[8] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 3 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[6\] " "Pin HEX7\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[5\] " "Pin HEX7\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[4\] " "Pin HEX7\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[3\] " "Pin HEX7\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[2\] " "Pin HEX7\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[1\] " "Pin HEX7\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[0\] " "Pin HEX7\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[6\] " "Pin HEX6\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[5\] " "Pin HEX6\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[4\] " "Pin HEX6\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[3\] " "Pin HEX6\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[2\] " "Pin HEX6\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[1\] " "Pin HEX6\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[0\] " "Pin HEX6\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[6\] " "Pin HEX5\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[5\] " "Pin HEX5\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[4\] " "Pin HEX5\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[3\] " "Pin HEX5\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[2\] " "Pin HEX5\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[1\] " "Pin HEX5\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[0\] " "Pin HEX5\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[6\] " "Pin HEX4\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[5\] " "Pin HEX4\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/,/quartus/13.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } } { "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/,/quartus/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631897135424 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1631897135424 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part5.sdc " "Synopsys Design Constraints File file not found: 'part5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1631897135576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1631897135577 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1631897135578 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1631897135578 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1631897135580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631897135581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631897135581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631897135582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631897135583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631897135583 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631897135583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631897135583 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631897135584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631897135584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1631897135584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631897135584 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "92 unused 3.3V 18 74 0 " "Number of I/O pins in group: 92 (unused VREF, 3.3V VCCIO, 18 input, 74 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1631897135609 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1631897135609 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1631897135609 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631897135611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1631897135611 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1631897135610 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631897135646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631897137874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631897137953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631897137959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631897138195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631897138195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631897138246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "D:/collage/5th second/FPGA/lab/lab2/part5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1631897140084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631897140084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631897140168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1631897140170 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1631897140170 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631897140170 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1631897140176 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631897140178 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631897140182 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1631897140182 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631897140280 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631897140290 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631897140386 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631897140660 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1631897140767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage/5th second/FPGA/lab/lab2/part5/output_files/part5.fit.smsg " "Generated suppressed messages file D:/collage/5th second/FPGA/lab/lab2/part5/output_files/part5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631897140905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631897141030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 17 08:45:41 2021 " "Processing ended: Fri Sep 17 08:45:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631897141030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631897141030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631897141030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631897141030 ""}
