var g_data = {
z3:{prod:'Questa',reporttype:'du',duname:'work.vga_if',lang:'SystemVerilog',src:{z:'vga_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'28.57%'},avgw:{class:'bgYellow', val:'64.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=3,Toggles'},tb:{class:'even_r', val:'250'},cb:{class:'even_r', val:'70'},ms:{class:'even_r', val:'180'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'28.00%'},cp:{class:'bgRed', val:'28.00%'}}
]
}
}
},
z17:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{link:'z.htm?f=1&s=17',val:'vga_if'}],du:{val:'work.vga_if',link:'z.htm?f=1&s=17'},lang:'SystemVerilog',src:{z:'vga_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'28.57%'},avgw:{class:'bgYellow', val:'64.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=17,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=17,Toggles'},tb:{class:'even_r', val:'250'},cb:{class:'even_r', val:'70'},ms:{class:'even_r', val:'180'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'28.00%'},cp:{class:'bgRed', val:'28.00%'}}
]
}
}
},
z513:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{s:'428',b:'1',val:'uVGAInterface'},{link:'z.htm?f=1&s=513',val:'FreqDivider'}],du:{val:'work.GenericCounter',link:'z.htm?f=1&s=513'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'89.18%'},avgw:{class:'bgYellow', val:'85.59%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=513,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=513,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'9'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.00%'},cp:{class:'bgGreen', val:'90.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=513,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
,{link:{class:'even',val:'t.htm?f=1&s=513,Toggles'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'12'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'85.71%'},cp:{class:'bgYellow', val:'85.71%'}}
]
}
}
},
z532:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{s:'428',b:'1',val:'uVGAInterface'},{link:'z.htm?f=1&s=532',val:'HorzAddrCounter'}],du:{val:'work.GenericCounter',link:'z.htm?f=1&s=532'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=532,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=532,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=532,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=532,Toggles'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'50'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z569:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{s:'428',b:'1',val:'uVGAInterface'},{link:'z.htm?f=1&s=569',val:'VertAddrCounter'}],du:{val:'work.GenericCounter',link:'z.htm?f=1&s=569'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=569,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=569,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=569,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=569,Toggles'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'50'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z428:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{link:'z.htm?f=1&s=428',val:'uVGAInterface'}],du:{val:'work.VGAInterface',link:'z.htm?f=1&s=428'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'94.72'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'97.50'},{class:'bgGreen', val:'94.73'},{class:'bgYellow', val:'86.66'}]},
{parent:'0',ln:'uVGAInterface',covs:[{class:'bgGreen', val:'95.63'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'82.53'}]},
{parent:'1',link:'z.htm?f=1&s=513',ln:'FreqDivider',covs:[{class:'bgYellow', val:'85.59'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'90.00'},{class:'bgYellow', val:'66.66'},{class:'bgYellow', val:'85.71'}]},
{parent:'1',link:'z.htm?f=1&s=532',ln:'HorzAddrCounter',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=569',ln:'VertAddrCounter',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'86.25%'},avgw:{class:'bgGreen', val:'95.63%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=428,Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=428,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=428,FEC Conditions'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=428,Toggles'},tb:{class:'even_r', val:'126'},cb:{class:'even_r', val:'104'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'82.53%'},cp:{class:'bgYellow', val:'82.53%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.81%'},avgw:{class:'bgGreen', val:'94.72%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'44'},cb:{class:'odd_r', val:'44'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'40'},cb:{class:'even_r', val:'39'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'97.50%'},cp:{class:'bgGreen', val:'97.50%'}}
,{link:{class:'odd',val:'FEC Conditions'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'94.73%'},cp:{class:'bgGreen', val:'94.73%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'180'},cb:{class:'even_r', val:'156'},ms:{class:'even_r', val:'24'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'86.66%'},cp:{class:'bgYellow', val:'86.66%'}}
]
}
}
},
z893:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{s:'606',b:'1',val:'uvga_console'},{link:'z.htm?f=1&s=893',val:'ufont_rom'}],du:{val:'work.font_rom',link:'z.htm?f=1&s=893'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_console.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.39%'},avgw:{class:'bgYellow', val:'83.34%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=893,Statements'},tb:{class:'odd_r', val:'2051'},cb:{class:'odd_r', val:'1539'},ms:{class:'odd_r', val:'512'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.03%'},cp:{class:'bgYellow', val:'75.03%'}}
,{link:{class:'even',val:'b.htm?f=1&s=893,Branches'},tb:{class:'even_r', val:'2049'},cb:{class:'even_r', val:'1537'},ms:{class:'even_r', val:'512'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.01%'},cp:{class:'bgYellow', val:'75.01%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=893,Toggles'},tb:{class:'odd_r', val:'62'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z929:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{s:'606',b:'1',val:'uvga_console'},{link:'z.htm?f=1&s=929',val:'uvideo_ram'}],du:{val:'work.dual_port_ram_sync',link:'z.htm?f=1&s=929'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_console.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'93.33%'},avgw:{class:'bgGreen', val:'97.65%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=929,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=929,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=929,Toggles'},tb:{class:'odd_r', val:'142'},cb:{class:'odd_r', val:'132'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.95%'},cp:{class:'bgGreen', val:'92.95%'}}
]
}
}
},
z606:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{link:'z.htm?f=1&s=606',val:'uvga_console'}],du:{val:'work.vga_console',link:'z.htm?f=1&s=606'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'59.10'},{class:'bgYellow', val:'75.24'},{class:'bgYellow', val:'74.85'},{class:'bgYellow', val:'55.55'},{class:'bgRed', val:'11.11'},{class:'bgYellow', val:'78.75'}]},
{parent:'0',ln:'uvga_console',covs:[{class:'bgYellow', val:'57.33'},{class:'bgYellow', val:'81.25'},{class:'bgYellow', val:'63.63'},{class:'bgYellow', val:'55.55'},{class:'bgRed', val:'11.11'},{class:'bgYellow', val:'75.11'}]},
{parent:'1',link:'z.htm?f=1&s=893',ln:'ufont_rom',covs:[{class:'bgYellow', val:'83.34'},{class:'bgYellow', val:'75.03'},{class:'bgYellow', val:'75.01'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=929',ln:'uvideo_ram',covs:[{class:'bgGreen', val:'97.65'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'92.95'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'73.57%'},avgw:{class:'bgYellow', val:'57.33%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=606,Statements'},tb:{class:'odd_r', val:'48'},cb:{class:'odd_r', val:'39'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.25%'},cp:{class:'bgYellow', val:'81.25%'}}
,{link:{class:'even',val:'b.htm?f=1&s=606,Branches'},tb:{class:'even_r', val:'33'},cb:{class:'even_r', val:'21'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'63.63%'},cp:{class:'bgYellow', val:'63.63%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=606,FEC Expressions'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'55.55%'},cp:{class:'bgYellow', val:'55.55%'}}
,{link:{class:'even',val:'c.htm?f=1&s=606,FEC Conditions'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.11%'},cp:{class:'bgRed', val:'11.11%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=606,Toggles'},tb:{class:'odd_r', val:'446'},cb:{class:'odd_r', val:'335'},ms:{class:'odd_r', val:'111'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.11%'},cp:{class:'bgYellow', val:'75.11%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.32%'},avgw:{class:'bgYellow', val:'59.10%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2105'},cb:{class:'odd_r', val:'1584'},ms:{class:'odd_r', val:'521'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.24%'},cp:{class:'bgYellow', val:'75.24%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2084'},cb:{class:'even_r', val:'1560'},ms:{class:'even_r', val:'524'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'74.85%'},cp:{class:'bgYellow', val:'74.85%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'55.55%'},cp:{class:'bgYellow', val:'55.55%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.11%'},cp:{class:'bgRed', val:'11.11%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'546'},cb:{class:'odd_r', val:'430'},ms:{class:'odd_r', val:'116'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'78.75%'},cp:{class:'bgYellow', val:'78.75%'}}
]
}
}
},
z1160:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{s:'1009',b:'1',val:'uvga_image'},{link:'z.htm?f=1&s=1160',val:'uimage_ram'}],du:{val:'work.dual_port_ram_sync',link:'z.htm?f=1&s=1160'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_image.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'35.55%'},avgw:{class:'bgYellow', val:'55.68%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1160,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1160,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=1160,Toggles'},tb:{class:'odd_r', val:'172'},cb:{class:'odd_r', val:'58'},ms:{class:'odd_r', val:'114'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.72%'},cp:{class:'bgRed', val:'33.72%'}}
]
}
}
},
z1009:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'184',b:'1',val:'uAHBVGA_Primary'},{link:'z.htm?f=1&s=1009',val:'uvga_image'}],du:{val:'work.vga_image',link:'z.htm?f=1&s=1009'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS.sv'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'60.41'},{class:'bgGreen', val:'90.90'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'40.34'}]},
{parent:'0',ln:'uvga_image',covs:[{class:'bgYellow', val:'70.65'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgRed', val:'41.30'}]},
{parent:'1',link:'z.htm?f=1&s=1160',ln:'uimage_ram',covs:[{class:'bgYellow', val:'55.68'},{class:'bgYellow', val:'83.33'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'33.72'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'42.34%'},avgw:{class:'bgYellow', val:'70.65%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1009,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=1009,Toggles'},tb:{class:'even_r', val:'276'},cb:{class:'even_r', val:'114'},ms:{class:'even_r', val:'162'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'41.30%'},cp:{class:'bgRed', val:'41.30%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.91%'},avgw:{class:'bgYellow', val:'60.41%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'90.90%'},cp:{class:'bgGreen', val:'90.90%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'352'},cb:{class:'odd_r', val:'142'},ms:{class:'odd_r', val:'210'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.34%'},cp:{class:'bgRed', val:'40.34%'}}
]
}
}
},
z5:{prod:'Questa',reporttype:'du',duname:'work.AHBVGA',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'37.57%'},avgw:{class:'bgYellow', val:'65.09%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=5,Statements'},tb:{class:'odd_r', val:'25'},cb:{class:'odd_r', val:'23'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.00%'},cp:{class:'bgGreen', val:'92.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=5,Branches'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.90%'},cp:{class:'bgGreen', val:'90.90%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=5,FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'c.htm?f=1&s=5,FEC Conditions'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'10'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'9.09%'},cp:{class:'bgRed', val:'9.09%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=5,Toggles'},tb:{class:'odd_r', val:'430'},cb:{class:'odd_r', val:'144'},ms:{class:'odd_r', val:'286'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.48%'},cp:{class:'bgRed', val:'33.48%'}}
]
}
}
},
z184:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{link:'z.htm?f=1&s=184',val:'uAHBVGA_Primary'}],du:{val:'work.AHBVGA',link:'z.htm?f=1&s=184'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/DLS_TOP.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'64.45'},{class:'bgYellow', val:'76.01'},{class:'bgYellow', val:'75.33'},{class:'bgYellow', val:'63.63'},{class:'bgYellow', val:'51.28'},{class:'bgYellow', val:'56.00'}]},
{parent:'0',ln:'uAHBVGA_Primary',covs:[{class:'bgYellow', val:'65.09'},{class:'bgGreen', val:'92.00'},{class:'bgGreen', val:'90.90'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'9.09'},{class:'bgRed', val:'33.48'}]},
{parent:'1',link:'z.htm?f=1&s=428',ln:'uVGAInterface',covs:[{class:'bgGreen', val:'94.72'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'97.50'},{class:'odd', val:'--'},{class:'bgGreen', val:'94.73'},{class:'bgYellow', val:'86.66'}]},
{parent:'1',link:'z.htm?f=1&s=606',ln:'uvga_console',covs:[{class:'bgYellow', val:'59.10'},{class:'bgYellow', val:'75.24'},{class:'bgYellow', val:'74.85'},{class:'bgYellow', val:'55.55'},{class:'bgRed', val:'11.11'},{class:'bgYellow', val:'78.75'}]},
{parent:'1',link:'z.htm?f=1&s=1009',ln:'uvga_image',covs:[{class:'bgYellow', val:'60.41'},{class:'bgGreen', val:'90.90'},{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgRed', val:'40.34'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'37.57%'},avgw:{class:'bgYellow', val:'65.09%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=184,Statements'},tb:{class:'odd_r', val:'25'},cb:{class:'odd_r', val:'23'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.00%'},cp:{class:'bgGreen', val:'92.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=184,Branches'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.90%'},cp:{class:'bgGreen', val:'90.90%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=184,FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'c.htm?f=1&s=184,FEC Conditions'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'10'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'9.09%'},cp:{class:'bgRed', val:'9.09%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=184,Toggles'},tb:{class:'odd_r', val:'430'},cb:{class:'odd_r', val:'144'},ms:{class:'odd_r', val:'286'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.48%'},cp:{class:'bgRed', val:'33.48%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.72%'},avgw:{class:'bgYellow', val:'64.45%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2185'},cb:{class:'odd_r', val:'1661'},ms:{class:'odd_r', val:'524'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'76.01%'},cp:{class:'bgYellow', val:'76.01%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2137'},cb:{class:'even_r', val:'1610'},ms:{class:'even_r', val:'527'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.33%'},cp:{class:'bgYellow', val:'75.33%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.63%'},cp:{class:'bgYellow', val:'63.63%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'39'},cb:{class:'even_r', val:'20'},ms:{class:'even_r', val:'19'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'51.28%'},cp:{class:'bgYellow', val:'51.28%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1400'},cb:{class:'odd_r', val:'784'},ms:{class:'odd_r', val:'616'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'56.00%'},cp:{class:'bgYellow', val:'56.00%'}}
]
}
}
},
z1584:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{s:'1499',b:'1',val:'uVGAInterface'},{link:'z.htm?f=1&s=1584',val:'FreqDivider'}],du:{val:'work.GenericCounter',link:'z.htm?f=1&s=1584'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'89.18%'},avgw:{class:'bgYellow', val:'85.59%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1584,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1584,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'9'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.00%'},cp:{class:'bgGreen', val:'90.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=1584,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'66.66%'},cp:{class:'bgYellow', val:'66.66%'}}
,{link:{class:'even',val:'t.htm?f=1&s=1584,Toggles'},tb:{class:'even_r', val:'14'},cb:{class:'even_r', val:'12'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'85.71%'},cp:{class:'bgYellow', val:'85.71%'}}
]
}
}
},
z1603:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{s:'1499',b:'1',val:'uVGAInterface'},{link:'z.htm?f=1&s=1603',val:'HorzAddrCounter'}],du:{val:'work.GenericCounter',link:'z.htm?f=1&s=1603'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1603,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1603,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=1603,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=1603,Toggles'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'50'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z1640:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{s:'1499',b:'1',val:'uVGAInterface'},{link:'z.htm?f=1&s=1640',val:'VertAddrCounter'}],du:{val:'work.GenericCounter',link:'z.htm?f=1&s=1640'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1640,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1640,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=1640,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=1640,Toggles'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'50'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z1499:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{link:'z.htm?f=1&s=1499',val:'uVGAInterface'}],du:{val:'work.VGAInterface',link:'z.htm?f=1&s=1499'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS_r.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'94.72'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'97.50'},{class:'bgGreen', val:'94.73'},{class:'bgYellow', val:'86.66'}]},
{parent:'0',ln:'uVGAInterface',covs:[{class:'bgGreen', val:'95.63'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'82.53'}]},
{parent:'1',link:'z.htm?f=1&s=1584',ln:'FreqDivider',covs:[{class:'bgYellow', val:'85.59'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'90.00'},{class:'bgYellow', val:'66.66'},{class:'bgYellow', val:'85.71'}]},
{parent:'1',link:'z.htm?f=1&s=1603',ln:'HorzAddrCounter',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=1640',ln:'VertAddrCounter',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'86.25%'},avgw:{class:'bgGreen', val:'95.63%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1499,Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1499,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=1499,FEC Conditions'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=1499,Toggles'},tb:{class:'even_r', val:'126'},cb:{class:'even_r', val:'104'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'82.53%'},cp:{class:'bgYellow', val:'82.53%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.81%'},avgw:{class:'bgGreen', val:'94.72%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'44'},cb:{class:'odd_r', val:'44'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'40'},cb:{class:'even_r', val:'39'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'97.50%'},cp:{class:'bgGreen', val:'97.50%'}}
,{link:{class:'odd',val:'FEC Conditions'},tb:{class:'odd_r', val:'19'},cb:{class:'odd_r', val:'18'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'94.73%'},cp:{class:'bgGreen', val:'94.73%'}}
,{link:{class:'even',val:'Toggles'},tb:{class:'even_r', val:'180'},cb:{class:'even_r', val:'156'},ms:{class:'even_r', val:'24'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'86.66%'},cp:{class:'bgYellow', val:'86.66%'}}
]
}
}
},
z1964:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{s:'1677',b:'1',val:'uvga_console'},{link:'z.htm?f=1&s=1964',val:'ufont_rom'}],du:{val:'work.font_rom',link:'z.htm?f=1&s=1964'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_console.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.39%'},avgw:{class:'bgYellow', val:'83.34%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1964,Statements'},tb:{class:'odd_r', val:'2051'},cb:{class:'odd_r', val:'1539'},ms:{class:'odd_r', val:'512'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.03%'},cp:{class:'bgYellow', val:'75.03%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1964,Branches'},tb:{class:'even_r', val:'2049'},cb:{class:'even_r', val:'1537'},ms:{class:'even_r', val:'512'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.01%'},cp:{class:'bgYellow', val:'75.01%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=1964,Toggles'},tb:{class:'odd_r', val:'62'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2000:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{s:'1677',b:'1',val:'uvga_console'},{link:'z.htm?f=1&s=2000',val:'uvideo_ram'}],du:{val:'work.dual_port_ram_sync',link:'z.htm?f=1&s=2000'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_console.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'93.33%'},avgw:{class:'bgGreen', val:'97.65%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2000,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=2000,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=2000,Toggles'},tb:{class:'odd_r', val:'142'},cb:{class:'odd_r', val:'132'},ms:{class:'odd_r', val:'10'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.95%'},cp:{class:'bgGreen', val:'92.95%'}}
]
}
}
},
z1677:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{link:'z.htm?f=1&s=1677',val:'uvga_console'}],du:{val:'work.vga_console',link:'z.htm?f=1&s=1677'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS_r.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'54.66'},{class:'bgYellow', val:'75.24'},{class:'bgYellow', val:'74.85'},{class:'bgRed', val:'33.33'},{class:'bgRed', val:'11.11'},{class:'bgYellow', val:'78.75'}]},
{parent:'0',ln:'uvga_console',covs:[{class:'bgYellow', val:'52.88'},{class:'bgYellow', val:'81.25'},{class:'bgYellow', val:'63.63'},{class:'bgRed', val:'33.33'},{class:'bgRed', val:'11.11'},{class:'bgYellow', val:'75.11'}]},
{parent:'1',link:'z.htm?f=1&s=1964',ln:'ufont_rom',covs:[{class:'bgYellow', val:'83.34'},{class:'bgYellow', val:'75.03'},{class:'bgYellow', val:'75.01'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=2000',ln:'uvideo_ram',covs:[{class:'bgGreen', val:'97.65'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'92.95'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'73.21%'},avgw:{class:'bgYellow', val:'52.88%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1677,Statements'},tb:{class:'odd_r', val:'48'},cb:{class:'odd_r', val:'39'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.25%'},cp:{class:'bgYellow', val:'81.25%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1677,Branches'},tb:{class:'even_r', val:'33'},cb:{class:'even_r', val:'21'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'63.63%'},cp:{class:'bgYellow', val:'63.63%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=1677,FEC Expressions'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
,{link:{class:'even',val:'c.htm?f=1&s=1677,FEC Conditions'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.11%'},cp:{class:'bgRed', val:'11.11%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=1677,Toggles'},tb:{class:'odd_r', val:'446'},cb:{class:'odd_r', val:'335'},ms:{class:'odd_r', val:'111'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.11%'},cp:{class:'bgYellow', val:'75.11%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.27%'},avgw:{class:'bgYellow', val:'54.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2105'},cb:{class:'odd_r', val:'1584'},ms:{class:'odd_r', val:'521'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.24%'},cp:{class:'bgYellow', val:'75.24%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2084'},cb:{class:'even_r', val:'1560'},ms:{class:'even_r', val:'524'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'74.85%'},cp:{class:'bgYellow', val:'74.85%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.11%'},cp:{class:'bgRed', val:'11.11%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'546'},cb:{class:'odd_r', val:'430'},ms:{class:'odd_r', val:'116'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'78.75%'},cp:{class:'bgYellow', val:'78.75%'}}
]
}
}
},
z2231:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{s:'2080',b:'1',val:'uvga_image'},{link:'z.htm?f=1&s=2231',val:'uimage_ram'}],du:{val:'work.dual_port_ram_sync',link:'z.htm?f=1&s=2231'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_image.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'35.55%'},avgw:{class:'bgYellow', val:'55.68%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2231,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
,{link:{class:'even',val:'b.htm?f=1&s=2231,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=2231,Toggles'},tb:{class:'odd_r', val:'172'},cb:{class:'odd_r', val:'58'},ms:{class:'odd_r', val:'114'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.72%'},cp:{class:'bgRed', val:'33.72%'}}
]
}
}
},
z2080:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{s:'1255',b:'1',val:'uAHBVGA_Secondary'},{link:'z.htm?f=1&s=2080',val:'uvga_image'}],du:{val:'work.vga_image',link:'z.htm?f=1&s=2080'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS_r.sv'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'60.41'},{class:'bgGreen', val:'90.90'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'40.34'}]},
{parent:'0',ln:'uvga_image',covs:[{class:'bgYellow', val:'70.65'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgRed', val:'41.30'}]},
{parent:'1',link:'z.htm?f=1&s=2231',ln:'uimage_ram',covs:[{class:'bgYellow', val:'55.68'},{class:'bgYellow', val:'83.33'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'33.72'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'42.34%'},avgw:{class:'bgYellow', val:'70.65%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2080,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=2080,Toggles'},tb:{class:'even_r', val:'276'},cb:{class:'even_r', val:'114'},ms:{class:'even_r', val:'162'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'41.30%'},cp:{class:'bgRed', val:'41.30%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'41.91%'},avgw:{class:'bgYellow', val:'60.41%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'90.90%'},cp:{class:'bgGreen', val:'90.90%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'352'},cb:{class:'odd_r', val:'142'},ms:{class:'odd_r', val:'210'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.34%'},cp:{class:'bgRed', val:'40.34%'}}
]
}
}
},
z12:{prod:'Questa',reporttype:'du',duname:'work.AHBVGA_r',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/AHBVGASYS_r.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'37.99%'},avgw:{class:'bgYellow', val:'65.19%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=12,Statements'},tb:{class:'odd_r', val:'25'},cb:{class:'odd_r', val:'23'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.00%'},cp:{class:'bgGreen', val:'92.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=12,Branches'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.90%'},cp:{class:'bgGreen', val:'90.90%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=12,FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'c.htm?f=1&s=12,FEC Conditions'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'10'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'9.09%'},cp:{class:'bgRed', val:'9.09%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=12,Toggles'},tb:{class:'odd_r', val:'430'},cb:{class:'odd_r', val:'146'},ms:{class:'odd_r', val:'284'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.95%'},cp:{class:'bgRed', val:'33.95%'}}
]
}
}
},
z1255:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{link:'z.htm?f=1&s=1255',val:'uAHBVGA_Secondary'}],du:{val:'work.AHBVGA_r',link:'z.htm?f=1&s=1255'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/DLS_TOP.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'60.84'},{class:'bgYellow', val:'76.01'},{class:'bgYellow', val:'75.33'},{class:'bgRed', val:'45.45'},{class:'bgYellow', val:'51.28'},{class:'bgYellow', val:'56.14'}]},
{parent:'0',ln:'uAHBVGA_Secondary',covs:[{class:'bgYellow', val:'65.19'},{class:'bgGreen', val:'92.00'},{class:'bgGreen', val:'90.90'},{class:'bgGreen', val:'100.00'},{class:'bgRed', val:'9.09'},{class:'bgRed', val:'33.95'}]},
{parent:'1',link:'z.htm?f=1&s=1499',ln:'uVGAInterface',covs:[{class:'bgGreen', val:'94.72'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'97.50'},{class:'odd', val:'--'},{class:'bgGreen', val:'94.73'},{class:'bgYellow', val:'86.66'}]},
{parent:'1',link:'z.htm?f=1&s=1677',ln:'uvga_console',covs:[{class:'bgYellow', val:'54.66'},{class:'bgYellow', val:'75.24'},{class:'bgYellow', val:'74.85'},{class:'bgRed', val:'33.33'},{class:'bgRed', val:'11.11'},{class:'bgYellow', val:'78.75'}]},
{parent:'1',link:'z.htm?f=1&s=2080',ln:'uvga_image',covs:[{class:'bgYellow', val:'60.41'},{class:'bgGreen', val:'90.90'},{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgRed', val:'40.34'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'37.99%'},avgw:{class:'bgYellow', val:'65.19%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=1255,Statements'},tb:{class:'odd_r', val:'25'},cb:{class:'odd_r', val:'23'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'92.00%'},cp:{class:'bgGreen', val:'92.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=1255,Branches'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'90.90%'},cp:{class:'bgGreen', val:'90.90%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=1255,FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'c.htm?f=1&s=1255,FEC Conditions'},tb:{class:'even_r', val:'11'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'10'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'9.09%'},cp:{class:'bgRed', val:'9.09%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=1255,Toggles'},tb:{class:'odd_r', val:'430'},cb:{class:'odd_r', val:'146'},ms:{class:'odd_r', val:'284'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.95%'},cp:{class:'bgRed', val:'33.95%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.72%'},avgw:{class:'bgYellow', val:'60.84%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'2185'},cb:{class:'odd_r', val:'1661'},ms:{class:'odd_r', val:'524'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'76.01%'},cp:{class:'bgYellow', val:'76.01%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'2137'},cb:{class:'even_r', val:'1610'},ms:{class:'even_r', val:'527'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.33%'},cp:{class:'bgYellow', val:'75.33%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'6'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'45.45%'},cp:{class:'bgRed', val:'45.45%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'39'},cb:{class:'even_r', val:'20'},ms:{class:'even_r', val:'19'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'51.28%'},cp:{class:'bgYellow', val:'51.28%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'1400'},cb:{class:'odd_r', val:'786'},ms:{class:'odd_r', val:'614'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'56.14%'},cp:{class:'bgYellow', val:'56.14%'}}
]
}
}
},
z13:{prod:'Questa',reporttype:'du',duname:'work.COMP',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/COMP.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'17.02%'},avgw:{class:'bgYellow', val:'61.63%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=13,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'e.htm?f=1&s=13,FEC Expressions'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'71.42%'},cp:{class:'bgYellow', val:'71.42%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=13,Toggles'},tb:{class:'odd_r', val:'178'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'154'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'13.48%'},cp:{class:'bgRed', val:'13.48%'}}
]
}
}
},
z2326:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'149',b:'1',val:'DUT'},{link:'z.htm?f=1&s=2326',val:'uCOMP'}],du:{val:'work.COMP',link:'z.htm?f=1&s=2326'},lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/DLS_TOP.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'17.02%'},avgw:{class:'bgYellow', val:'61.63%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2326,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'e.htm?f=1&s=2326,FEC Expressions'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'71.42%'},cp:{class:'bgYellow', val:'71.42%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=2326,Toggles'},tb:{class:'odd_r', val:'178'},cb:{class:'odd_r', val:'24'},ms:{class:'odd_r', val:'154'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'13.48%'},cp:{class:'bgRed', val:'13.48%'}}
]
}
}
},
z4:{prod:'Questa',reporttype:'du',duname:'work.DLS_TOP',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/DLS_TOP.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'t.htm?f=1&s=4,Toggles'},tb:{class:'odd_r', val:'66'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'66'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z149:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{link:'z.htm?f=1&s=149',val:'DUT'}],du:{val:'work.DLS_TOP',link:'z.htm?f=1&s=149'},lang:'SystemVerilog',src:{z:'vga_top.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'63.19'},{class:'bgYellow', val:'76.03'},{class:'bgYellow', val:'75.33'},{class:'bgYellow', val:'58.62'},{class:'bgYellow', val:'51.28'},{class:'bgYellow', val:'54.67'}]},
{parent:'0',ln:'DUT',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=184',ln:'uAHBVGA_Primary',covs:[{class:'bgYellow', val:'64.45'},{class:'bgYellow', val:'76.01'},{class:'bgYellow', val:'75.33'},{class:'bgYellow', val:'63.63'},{class:'bgYellow', val:'51.28'},{class:'bgYellow', val:'56.00'}]},
{parent:'1',link:'z.htm?f=1&s=1255',ln:'uAHBVGA_Secondary',covs:[{class:'bgYellow', val:'60.84'},{class:'bgYellow', val:'76.01'},{class:'bgYellow', val:'75.33'},{class:'bgRed', val:'45.45'},{class:'bgYellow', val:'51.28'},{class:'bgYellow', val:'56.14'}]},
{parent:'1',link:'z.htm?f=1&s=2326',ln:'uCOMP',covs:[{class:'bgYellow', val:'61.63'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgYellow', val:'71.42'},{class:'odd', val:'--'},{class:'bgRed', val:'13.48'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'t.htm?f=1&s=149,Toggles'},tb:{class:'odd_r', val:'66'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'66'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.24%'},avgw:{class:'bgYellow', val:'63.19%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4373'},cb:{class:'odd_r', val:'3325'},ms:{class:'odd_r', val:'1048'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'76.03%'},cp:{class:'bgYellow', val:'76.03%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4274'},cb:{class:'even_r', val:'3220'},ms:{class:'even_r', val:'1054'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.33%'},cp:{class:'bgYellow', val:'75.33%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'29'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'58.62%'},cp:{class:'bgYellow', val:'58.62%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'78'},cb:{class:'even_r', val:'40'},ms:{class:'even_r', val:'38'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'51.28%'},cp:{class:'bgYellow', val:'51.28%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'2908'},cb:{class:'odd_r', val:'1590'},ms:{class:'odd_r', val:'1318'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'54.67%'},cp:{class:'bgYellow', val:'54.67%'}}
]
}
}
},
z2437:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2437',val:'deassert_reset'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2437,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2438:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2438',val:'vga_write'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2438,Statements'},tb:{class:'odd_r', val:'22'},cb:{class:'odd_r', val:'22'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2439:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2439',val:'initial_correct_check'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2439,Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2440:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2440',val:'auto_check'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'54.54%'},avgw:{class:'bgRed', val:'33.33%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2440,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
,{link:{class:'even',val:'b.htm?f=1&s=2440,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=2440,FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'c.htm?f=1&s=2440,FEC Conditions'},tb:{class:'even_r', val:'1'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z2446:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2446',val:'constrained_random_check'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2446,Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2447:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2447',val:'monitor_for_frame_bmp'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'87.50%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2447,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=2447,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=2447,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z2451:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2451',val:'monitor_for_frame_text'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'94.11%'},avgw:{class:'bgYellow', val:'83.33%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2451,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=2451,Branches'},tb:{class:'even_r', val:'3'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=2451,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z2457:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2457',val:'write_to_bmp'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2457,Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2458:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{s:'2426',b:'1',val:'VGA_tb'},{link:'z.htm?f=1&s=2458',val:'write_to_text'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2458,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z2426:{prod:'Questa',reporttype:'in',scopes:[{s:'15',b:'1',val:'vga_top'},{link:'z.htm?f=1&s=2426',val:'VGA_tb'}],du:{val:'work.vga_tb',link:'z.htm?f=1&s=2426'},lang:'SystemVerilog',src:{z:'vga_top.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'58.46'},{class:'bgGreen', val:'99.11'},{class:'bgYellow', val:'85.71'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'20.00'},{class:'bgYellow', val:'87.50'}]},
{parent:'0',ln:'VGA_tb',covs:[{class:'bgYellow', val:'58.46'},{class:'bgGreen', val:'99.11'},{class:'bgYellow', val:'85.71'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'20.00'},{class:'bgYellow', val:'87.50'}]},
{parent:'1',link:'z.htm?f=1&s=2437',ln:'deassert_reset',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2438',ln:'vga_write',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2439',ln:'initial_correct_check',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2440',ln:'auto_check',covs:[{class:'bgRed', val:'33.33'},{class:'bgYellow', val:'83.33'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2446',ln:'constrained_random_check',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2447',ln:'monitor_for_frame_bmp',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2451',ln:'monitor_for_frame_text',covs:[{class:'bgYellow', val:'83.33'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2457',ln:'write_to_bmp',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=2458',ln:'write_to_text',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'93.00%'},avgw:{class:'bgYellow', val:'58.46%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2426,Statements'},tb:{class:'odd_r', val:'113'},cb:{class:'odd_r', val:'112'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'99.11%'},cp:{class:'bgGreen', val:'99.11%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'85.71%'},cp:{class:'bgYellow', val:'85.71%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'20.00%'},cp:{class:'bgRed', val:'20.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=2426,Toggles'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'87.50%'},cp:{class:'bgYellow', val:'87.50%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'93.00%'},avgw:{class:'bgYellow', val:'58.46%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'113'},cb:{class:'odd_r', val:'112'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'99.11%'},cp:{class:'bgGreen', val:'99.11%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'85.71%'},cp:{class:'bgYellow', val:'85.71%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'20.00%'},cp:{class:'bgRed', val:'20.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'87.50%'},cp:{class:'bgYellow', val:'87.50%'}}
]
}
}
},
z2:{prod:'Questa',reporttype:'du',duname:'work.vga_top',lang:'SystemVerilog',src:{z:'vga_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2,Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=2,Toggles'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z15:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=15',val:'vga_top'}],du:{val:'work.vga_top',link:'z.htm?f=1&s=15'},lang:'SystemVerilog',src:{z:'vga_top.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'61.80'},{class:'bgYellow', val:'76.64'},{class:'bgYellow', val:'75.35'},{class:'bgYellow', val:'54.83'},{class:'bgRed', val:'49.39'},{class:'bgYellow', val:'52.77'}]},
{parent:'0',ln:'vga_top',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=17',ln:'vga_if',covs:[{class:'bgYellow', val:'64.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'bgRed', val:'28.00'}]},
{parent:'1',link:'z.htm?f=1&s=149',ln:'DUT',covs:[{class:'bgYellow', val:'63.19'},{class:'bgYellow', val:'76.03'},{class:'bgYellow', val:'75.33'},{class:'bgYellow', val:'58.62'},{class:'bgYellow', val:'51.28'},{class:'bgYellow', val:'54.67'}]},
{parent:'1',link:'z.htm?f=1&s=2426',ln:'VGA_tb',covs:[{class:'bgYellow', val:'58.46'},{class:'bgGreen', val:'99.11'},{class:'bgYellow', val:'85.71'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'20.00'},{class:'bgYellow', val:'87.50'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=15,Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=15,Toggles'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'69.65%'},avgw:{class:'bgYellow', val:'61.80%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'4492'},cb:{class:'odd_r', val:'3443'},ms:{class:'odd_r', val:'1049'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'76.64%'},cp:{class:'bgYellow', val:'76.64%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'4281'},cb:{class:'even_r', val:'3226'},ms:{class:'even_r', val:'1055'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'75.35%'},cp:{class:'bgYellow', val:'75.35%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'31'},cb:{class:'odd_r', val:'17'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'54.83%'},cp:{class:'bgYellow', val:'54.83%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'83'},cb:{class:'even_r', val:'41'},ms:{class:'even_r', val:'42'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'49.39%'},cp:{class:'bgRed', val:'49.39%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'3176'},cb:{class:'odd_r', val:'1676'},ms:{class:'odd_r', val:'1500'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'52.77%'},cp:{class:'bgYellow', val:'52.77%'}}
]
}
}
},
z6:{prod:'Questa',reporttype:'du',duname:'work.VGAInterface',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'86.25%'},avgw:{class:'bgGreen', val:'95.63%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=6,Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=6,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=6,FEC Conditions'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=6,Toggles'},tb:{class:'even_r', val:'126'},cb:{class:'even_r', val:'104'},ms:{class:'even_r', val:'22'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'82.53%'},cp:{class:'bgYellow', val:'82.53%'}}
]
}
}
},
z7:{prod:'Questa',reporttype:'du',duname:'work.GenericCounter',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/counter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=7,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'10'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=7,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'10'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=7,FEC Conditions'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=7,Toggles'},tb:{class:'even_r', val:'50'},cb:{class:'even_r', val:'50'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z8:{prod:'Questa',reporttype:'du',duname:'work.vga_console',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_console.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'73.94%'},avgw:{class:'bgYellow', val:'57.42%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=8,Statements'},tb:{class:'odd_r', val:'48'},cb:{class:'odd_r', val:'39'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.25%'},cp:{class:'bgYellow', val:'81.25%'}}
,{link:{class:'even',val:'b.htm?f=1&s=8,Branches'},tb:{class:'even_r', val:'33'},cb:{class:'even_r', val:'21'},ms:{class:'even_r', val:'12'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'63.63%'},cp:{class:'bgYellow', val:'63.63%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=8,FEC Expressions'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'55.55%'},cp:{class:'bgYellow', val:'55.55%'}}
,{link:{class:'even',val:'c.htm?f=1&s=8,FEC Conditions'},tb:{class:'even_r', val:'9'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'8'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'11.11%'},cp:{class:'bgRed', val:'11.11%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=8,Toggles'},tb:{class:'odd_r', val:'446'},cb:{class:'odd_r', val:'337'},ms:{class:'odd_r', val:'109'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.56%'},cp:{class:'bgYellow', val:'75.56%'}}
]
}
}
},
z9:{prod:'Questa',reporttype:'du',duname:'work.font_rom',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/font_rom.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'77.70%'},avgw:{class:'bgYellow', val:'84.91%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=9,Statements'},tb:{class:'odd_r', val:'2051'},cb:{class:'odd_r', val:'1587'},ms:{class:'odd_r', val:'464'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'77.37%'},cp:{class:'bgYellow', val:'77.37%'}}
,{link:{class:'even',val:'b.htm?f=1&s=9,Branches'},tb:{class:'even_r', val:'2049'},cb:{class:'even_r', val:'1585'},ms:{class:'even_r', val:'464'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'77.35%'},cp:{class:'bgYellow', val:'77.35%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=9,Toggles'},tb:{class:'odd_r', val:'62'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10:{prod:'Questa',reporttype:'du',duname:'work.dual_port_ram_sync',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/dual_port_ram_sync.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'82.22%'},avgw:{class:'bgGreen', val:'93.79%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=10,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=10,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=10,Toggles'},tb:{class:'odd_r', val:'172'},cb:{class:'odd_r', val:'140'},ms:{class:'odd_r', val:'32'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.39%'},cp:{class:'bgYellow', val:'81.39%'}}
]
}
}
},
z11:{prod:'Questa',reporttype:'du',duname:'work.vga_image',lang:'SystemVerilog',src:{z:'../../rtl/AHB_VGA/vga_image.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'42.34%'},avgw:{class:'bgYellow', val:'70.65%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=11,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=11,Toggles'},tb:{class:'even_r', val:'276'},cb:{class:'even_r', val:'114'},ms:{class:'even_r', val:'162'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'41.30%'},cp:{class:'bgRed', val:'41.30%'}}
]
}
}
},
z3161:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3161',val:'deassert_reset'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3161,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z3162:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3162',val:'vga_write'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3162,Statements'},tb:{class:'odd_r', val:'22'},cb:{class:'odd_r', val:'22'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z3163:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3163',val:'initial_correct_check'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3163,Statements'},tb:{class:'odd_r', val:'14'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z3164:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3164',val:'auto_check'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'54.54%'},avgw:{class:'bgRed', val:'33.33%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3164,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
,{link:{class:'even',val:'b.htm?f=1&s=3164,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
,{link:{class:'odd',val:'e.htm?f=1&s=3164,FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'c.htm?f=1&s=3164,FEC Conditions'},tb:{class:'even_r', val:'1'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z3170:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3170',val:'constrained_random_check'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3170,Statements'},tb:{class:'odd_r', val:'13'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z3171:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3171',val:'monitor_for_frame_bmp'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'87.50%'},avgw:{class:'bgYellow', val:'66.66%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3171,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=3171,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=3171,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z3175:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3175',val:'monitor_for_frame_text'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'94.11%'},avgw:{class:'bgYellow', val:'83.33%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3175,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'12'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=3175,Branches'},tb:{class:'even_r', val:'3'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=3175,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z3181:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3181',val:'write_to_bmp'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3181,Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z3182:{prod:'Questa',reporttype:'in',scopes:[{s:'3150',b:'1',val:'work.vga_tb'},{link:'z.htm?f=1&s=3182',val:'write_to_text'}],lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=3182,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z14:{prod:'Questa',reporttype:'du',duname:'work.vga_tb',lang:'SystemVerilog',src:{z:'vga_tb.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Expression', 'FEC Condition', 'Toggle'],
instances:[{parent:'0',ln:'work.vga_tb',covs:[{class:'bgYellow', val:'58.46'},{class:'bgGreen', val:'99.11'},{class:'bgYellow', val:'85.71'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'20.00'},{class:'bgYellow', val:'87.50'}]},
{parent:'1',link:'z.htm?f=1&s=3161',ln:'deassert_reset',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3162',ln:'vga_write',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3163',ln:'initial_correct_check',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3164',ln:'auto_check',covs:[{class:'bgRed', val:'33.33'},{class:'bgYellow', val:'83.33'},{class:'bgYellow', val:'50.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3170',ln:'constrained_random_check',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3171',ln:'monitor_for_frame_bmp',covs:[{class:'bgYellow', val:'66.66'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3175',ln:'monitor_for_frame_text',covs:[{class:'bgYellow', val:'83.33'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgYellow', val:'50.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3181',ln:'write_to_bmp',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=3182',ln:'write_to_text',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'93.00%'},avgw:{class:'bgYellow', val:'58.46%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=14,Statements'},tb:{class:'odd_r', val:'113'},cb:{class:'odd_r', val:'112'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'99.11%'},cp:{class:'bgGreen', val:'99.11%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'85.71%'},cp:{class:'bgYellow', val:'85.71%'}}
,{link:{class:'odd',val:'FEC Expressions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'5'},cb:{class:'even_r', val:'1'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'20.00%'},cp:{class:'bgRed', val:'20.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=14,Toggles'},tb:{class:'odd_r', val:'16'},cb:{class:'odd_r', val:'14'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'87.50%'},cp:{class:'bgYellow', val:'87.50%'}}
]
}
}
},
dummyEnd:0
};
processSummaryData(g_data);