#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 29 09:37:56 2022
# Process ID: 12428
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6544 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'intellight_v2_MII_0_0' generated file not found 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/intellight_v2_MII_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_v2_MII_0_0' generated file not found 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/intellight_v2_MII_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_v2_MII_0_0' generated file not found 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/intellight_v2_MII_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_v2_MII_0_0' generated file not found 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/intellight_v2_MII_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_v2_MII_0_0' generated file not found 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/intellight_v2_MII_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight_v2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_v2_intellight_database_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1632.926 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1632.926 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intellight_database:1.0 [get_ips  intellight_v2_intellight_database_0_0] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_intellight_database_0_0 (intellight_database_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4706] Upgraded port 'S_sim' width 12 differs from original width 16
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_intellight_database_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_v2_intellight_database_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips intellight_v2_intellight_database_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/sim/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hdl/intellight_v2_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intellight_database_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_wrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_auto_pc_0/intellight_v2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hw_handoff/intellight_v2.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1637.113 ; gain = 4.188
catch { config_ip_cache -export [get_ips -all intellight_v2_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_xbar_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_MII_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_intellight_database_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_action_ram_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
reset_run intellight_v2_MOI_0_0_synth_1
launch_runs intellight_v2_rst_ps7_0_100M_0_synth_1 intellight_v2_xbar_0_synth_1 intellight_v2_MII_0_0_synth_1 intellight_v2_MOI_0_0_synth_1 intellight_v2_intellight_database_0_0_synth_1 intellight_v2_action_ram_wrapper_0_0_synth_1 intellight_v2_auto_pc_0_synth_1 -jobs 6
[Thu Sep 29 09:40:14 2022] Launched intellight_v2_rst_ps7_0_100M_0_synth_1, intellight_v2_xbar_0_synth_1, intellight_v2_MII_0_0_synth_1, intellight_v2_MOI_0_0_synth_1, intellight_v2_intellight_database_0_0_synth_1, intellight_v2_action_ram_wrapper_0_0_synth_1, intellight_v2_auto_pc_0_synth_1...
Run output will be captured here:
intellight_v2_rst_ps7_0_100M_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_rst_ps7_0_100M_0_synth_1/runme.log
intellight_v2_xbar_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_xbar_0_synth_1/runme.log
intellight_v2_MII_0_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1/runme.log
intellight_v2_MOI_0_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MOI_0_0_synth_1/runme.log
intellight_v2_intellight_database_0_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_0_synth_1/runme.log
intellight_v2_action_ram_wrapper_0_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/runme.log
intellight_v2_auto_pc_0_synth_1: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1664.055 ; gain = 15.551
export_simulation -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference intellight_v2_MII_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1719.469 ; gain = 16.152
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/sim/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hdl/intellight_v2_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1732.949 ; gain = 13.480
generate_target all [get_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
INFO: [BD 41-1662] The design 'intellight_v2.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/sim/intellight_v2.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hdl/intellight_v2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MII_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_auto_pc_0/intellight_v2_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/hw_handoff/intellight_v2.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/synth/intellight_v2.hwdef
catch { config_ip_cache -export [get_ips -all intellight_v2_MII_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP intellight_v2_auto_pc_0, cache-ID = 0812e26c841c84ac; cache size = 5.034 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
launch_runs intellight_v2_MII_0_0_synth_1 -jobs 6
[Thu Sep 29 09:49:50 2022] Launched intellight_v2_MII_0_0_synth_1...
Run output will be captured here: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1732.996 ; gain = 0.000
export_simulation -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1927.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'intellight_v2_processing_system7_0_1'. The XDC file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_processing_system7_0_1/intellight_v2_processing_system7_0_1.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'intellight_v2_rst_ps7_0_100M_0'. The XDC file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'intellight_v2_rst_ps7_0_100M_0'. The XDC file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'intellight_v2_axi_intc_0_0'. The XDC file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'run'. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'finish'. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'idle'. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:206]
Finished Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'intellight_v2_axi_intc_0_0'. The XDC file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0_clocks.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2025.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2137.953 ; gain = 370.234
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/synth_1/PG.dcp to F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1 and adding it to utils fileset
ERROR: [Common 17-1294] Unable to create directory [F:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/utils_1/imports/synth_1/synth_1_copy_1].
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 10:08:05 2022...
