#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 31 17:55:53 2022
# Process ID: 5524
# Current directory: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/synth_1
# Command line: vivado.exe -log t2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source t2.tcl
# Log file: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/synth_1/t2.vds
# Journal file: D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source t2.tcl -notrace
Command: synth_design -top t2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.664 ; gain = 234.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 't2' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (1#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'timedisplay' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/timedisplay.v:2]
INFO: [Synth 8-6157] synthesizing module 'counterx' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/counterx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counterx' (2#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/counterx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'timedisplay' (3#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/timedisplay.v:2]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/downcounter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (4#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/downcounter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (5#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/stopwatch.v:2]
INFO: [Synth 8-6157] synthesizing module 'alarm' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/alarm.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alarm' (6#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/alarm.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/fsm.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (7#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'unitset' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/unitset.v:2]
INFO: [Synth 8-6155] done synthesizing module 'unitset' (8#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/unitset.v:2]
INFO: [Synth 8-6157] synthesizing module 'scan_ctl' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/scan_ctl.v:27]
INFO: [Synth 8-6155] done synthesizing module 'scan_ctl' (9#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/scan_ctl.v:3]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/display.v:24]
INFO: [Synth 8-226] default block is never used [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/display.v:35]
INFO: [Synth 8-6155] done synthesizing module 'display' (10#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/display.v:24]
INFO: [Synth 8-6155] done synthesizing module 't2' (11#1) [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/sources_1/new/top.v:2]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec0[3]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec0[2]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec0[1]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec0[0]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec1[3]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec1[2]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec1[1]
WARNING: [Synth 8-3331] design alarm has unconnected port time_sec1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.223 ; gain = 306.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.223 ; gain = 306.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.223 ; gain = 306.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1021.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/t2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/t2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1114.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5587] ROM size for "set_min_sec" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                      00000000001 |                            00000
                 iSTATE9 |                      00000000010 |                            00001
                 iSTATE4 |                      00000000100 |                            00010
                 iSTATE7 |                      00000001000 |                            01100
                 iSTATE1 |                      00000010000 |                            01000
                 iSTATE0 |                      00000100000 |                            01001
                 iSTATE6 |                      00001000000 |                            10000
                 iSTATE3 |                      00010000000 |                            10001
                 iSTATE2 |                      00100000000 |                            10010
                 iSTATE8 |                      01000000000 |                            01010
                 iSTATE5 |                      10000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 22    
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module t2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 8     
	  12 Input      2 Bit        Muxes := 4     
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module counterx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module downcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module alarm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 22    
	  11 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
Module scan_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1114.406 ; gain = 399.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1130.621 ; gain = 416.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |    71|
|5     |LUT3   |     5|
|6     |LUT4   |    51|
|7     |LUT5   |    45|
|8     |LUT6   |    65|
|9     |FDCE   |   124|
|10    |FDPE   |     1|
|11    |IBUF   |     4|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   411|
|2     |  U_SC           |scan_ctl        |     8|
|3     |  Uclkgen        |clock_generator |   111|
|4     |  Ufsm           |fsm             |   118|
|5     |  Usreg          |unitset         |    35|
|6     |    Uq0          |counterx_6      |    12|
|7     |    Uq1          |counterx_7      |     6|
|8     |    Uq2          |counterx_8      |    11|
|9     |    Uq3          |counterx_9      |     6|
|10    |  Ustw           |stopwatch       |    42|
|11    |    Umin0        |downcounter     |    11|
|12    |    Umin1        |downcounter_3   |     9|
|13    |    Usec0        |downcounter_4   |     9|
|14    |    Usec1        |downcounter_5   |    13|
|15    |  Utd            |timedisplay     |    43|
|16    |    Umin0        |counterx        |    11|
|17    |    Umin1        |counterx_0      |     9|
|18    |    Usec0        |counterx_1      |     9|
|19    |    Usec1        |counterx_2      |    14|
|20    |  nolabel_line73 |alarm           |    20|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.434 ; gain = 420.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1135.434 ; gain = 327.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1135.434 ; gain = 420.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1147.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1148.508 ; gain = 723.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.508 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab6/exp_1/exp_1.runs/synth_1/t2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file t2_utilization_synth.rpt -pb t2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 17:56:43 2022...
