// Library - 16nm_Tests, Cell - Compare24_Test, View - schematic
// LAST TIME SAVED: Apr 27 01:15:07 2015
// NETLIST TIME: Apr 27 01:17:40 2015
`timescale 1ns / 1ns 

module Compare24_Test ( Hit, Miss, Valid, a0, a1, b0, b1 );

output  Hit, Miss, Valid;


input [23:0]  b1;
input [23:0]  a1;
input [23:0]  a0;
input [23:0]  b0;

// Buses in the design

wire  [0:23]  net026;

wire  [23:0]  a1T;

wire  [0:23]  net027;

wire  [0:23]  net028;

wire  [23:0]  b0T;

wire  [23:0]  a0T;

wire  [23:0]  b1T;

wire  [0:23]  net029;

// begin interface element definitions

wire net22;
wire net21;
wire net23;
reg mixedNet99963;
reg mixedNet99941;
reg mixedNet99918;
assign net22 = mixedNet99963;
assign net21 = mixedNet99941;
assign net23 = mixedNet99918;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "Compare24_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

