

================================================================
== Vivado HLS Report for 'func15'
================================================================
* Date:           Tue Sep  3 11:01:33 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.079|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18722|  18722|  18722|  18722|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-------+-------+-------+-------+---------+
        |                            |                 |    Latency    |    Interval   | Pipeline|
        |          Instance          |      Module     |  min  |  max  |  min  |  max  |   Type  |
        +----------------------------+-----------------+-------+-------+-------+-------+---------+
        |grp_func1_execute8_fu_66    |func1_execute8   |  18721|  18721|  18721|  18721|   none  |
        |grp_buffer_func1_C7_fu_94   |buffer_func1_C7  |    409|    409|    409|    409|   none  |
        |grp_buffer_func1_D6_fu_130  |buffer_func1_D6  |    389|    389|    389|    389|   none  |
        +----------------------------+-----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    2132|   1183|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    2138|   1211|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF  | LUT |
    +----------------------------+-----------------+---------+-------+------+-----+
    |grp_buffer_func1_C7_fu_94   |buffer_func1_C7  |        0|      0|   397|  183|
    |grp_buffer_func1_D6_fu_130  |buffer_func1_D6  |        0|      0|   272|  254|
    |grp_func1_execute8_fu_66    |func1_execute8   |        0|     16|  1463|  746|
    +----------------------------+-----------------+---------+-------+------+-----+
    |Total                       |                 |        0|     16|  2132| 1183|
    +----------------------------+-----------------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   4|           2|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  2|   0|    2|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |grp_buffer_func1_C7_fu_94_ap_start_reg   |  1|   0|    1|          0|
    |grp_buffer_func1_D6_fu_130_ap_start_reg  |  1|   0|    1|          0|
    |grp_func1_execute8_fu_66_ap_start_reg    |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  6|   0|    6|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    func15    | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |    func15    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    func15    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    func15    | return value |
|A_0_address0      | out |    8|  ap_memory |      A_0     |     array    |
|A_0_ce0           | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q0            |  in |   32|  ap_memory |      A_0     |     array    |
|A_1_address0      | out |    8|  ap_memory |      A_1     |     array    |
|A_1_ce0           | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q0            |  in |   32|  ap_memory |      A_1     |     array    |
|B_0_address0      | out |    8|  ap_memory |      B_0     |     array    |
|B_0_ce0           | out |    1|  ap_memory |      B_0     |     array    |
|B_0_q0            |  in |   32|  ap_memory |      B_0     |     array    |
|B_1_address0      | out |    8|  ap_memory |      B_1     |     array    |
|B_1_ce0           | out |    1|  ap_memory |      B_1     |     array    |
|B_1_q0            |  in |   32|  ap_memory |      B_1     |     array    |
|C_0_address0      | out |    7|  ap_memory |      C_0     |     array    |
|C_0_ce0           | out |    1|  ap_memory |      C_0     |     array    |
|C_0_q0            |  in |   32|  ap_memory |      C_0     |     array    |
|C_1_address0      | out |    7|  ap_memory |      C_1     |     array    |
|C_1_ce0           | out |    1|  ap_memory |      C_1     |     array    |
|C_1_q0            |  in |   32|  ap_memory |      C_1     |     array    |
|C_2_address0      | out |    6|  ap_memory |      C_2     |     array    |
|C_2_ce0           | out |    1|  ap_memory |      C_2     |     array    |
|C_2_q0            |  in |   32|  ap_memory |      C_2     |     array    |
|C_3_address0      | out |    6|  ap_memory |      C_3     |     array    |
|C_3_ce0           | out |    1|  ap_memory |      C_3     |     array    |
|C_3_q0            |  in |   32|  ap_memory |      C_3     |     array    |
|C_4_address0      | out |    6|  ap_memory |      C_4     |     array    |
|C_4_ce0           | out |    1|  ap_memory |      C_4     |     array    |
|C_4_q0            |  in |   32|  ap_memory |      C_4     |     array    |
|C_5_address0      | out |    6|  ap_memory |      C_5     |     array    |
|C_5_ce0           | out |    1|  ap_memory |      C_5     |     array    |
|C_5_q0            |  in |   32|  ap_memory |      C_5     |     array    |
|C_6_address0      | out |    6|  ap_memory |      C_6     |     array    |
|C_6_ce0           | out |    1|  ap_memory |      C_6     |     array    |
|C_6_q0            |  in |   32|  ap_memory |      C_6     |     array    |
|C_7_address0      | out |    6|  ap_memory |      C_7     |     array    |
|C_7_ce0           | out |    1|  ap_memory |      C_7     |     array    |
|C_7_q0            |  in |   32|  ap_memory |      C_7     |     array    |
|D_address0        | out |    9|  ap_memory |       D      |     array    |
|D_ce0             | out |    1|  ap_memory |       D      |     array    |
|D_q0              |  in |   32|  ap_memory |       D      |     array    |
|tmp_0_address0    | out |    6|  ap_memory |     tmp_0    |     array    |
|tmp_0_ce0         | out |    1|  ap_memory |     tmp_0    |     array    |
|tmp_0_we0         | out |    1|  ap_memory |     tmp_0    |     array    |
|tmp_0_d0          | out |   32|  ap_memory |     tmp_0    |     array    |
|tmp_0_q0          |  in |   32|  ap_memory |     tmp_0    |     array    |
|tmp_1_address0    | out |    6|  ap_memory |     tmp_1    |     array    |
|tmp_1_ce0         | out |    1|  ap_memory |     tmp_1    |     array    |
|tmp_1_we0         | out |    1|  ap_memory |     tmp_1    |     array    |
|tmp_1_d0          | out |   32|  ap_memory |     tmp_1    |     array    |
|tmp_1_q0          |  in |   32|  ap_memory |     tmp_1    |     array    |
|tmp_2_address0    | out |    5|  ap_memory |     tmp_2    |     array    |
|tmp_2_ce0         | out |    1|  ap_memory |     tmp_2    |     array    |
|tmp_2_we0         | out |    1|  ap_memory |     tmp_2    |     array    |
|tmp_2_d0          | out |   32|  ap_memory |     tmp_2    |     array    |
|tmp_2_q0          |  in |   32|  ap_memory |     tmp_2    |     array    |
|tmp_3_address0    | out |    5|  ap_memory |     tmp_3    |     array    |
|tmp_3_ce0         | out |    1|  ap_memory |     tmp_3    |     array    |
|tmp_3_we0         | out |    1|  ap_memory |     tmp_3    |     array    |
|tmp_3_d0          | out |   32|  ap_memory |     tmp_3    |     array    |
|tmp_3_q0          |  in |   32|  ap_memory |     tmp_3    |     array    |
|tmp_4_address0    | out |    5|  ap_memory |     tmp_4    |     array    |
|tmp_4_ce0         | out |    1|  ap_memory |     tmp_4    |     array    |
|tmp_4_we0         | out |    1|  ap_memory |     tmp_4    |     array    |
|tmp_4_d0          | out |   32|  ap_memory |     tmp_4    |     array    |
|tmp_4_q0          |  in |   32|  ap_memory |     tmp_4    |     array    |
|tmp_5_address0    | out |    5|  ap_memory |     tmp_5    |     array    |
|tmp_5_ce0         | out |    1|  ap_memory |     tmp_5    |     array    |
|tmp_5_we0         | out |    1|  ap_memory |     tmp_5    |     array    |
|tmp_5_d0          | out |   32|  ap_memory |     tmp_5    |     array    |
|tmp_5_q0          |  in |   32|  ap_memory |     tmp_5    |     array    |
|tmp_6_address0    | out |    5|  ap_memory |     tmp_6    |     array    |
|tmp_6_ce0         | out |    1|  ap_memory |     tmp_6    |     array    |
|tmp_6_we0         | out |    1|  ap_memory |     tmp_6    |     array    |
|tmp_6_d0          | out |   32|  ap_memory |     tmp_6    |     array    |
|tmp_6_q0          |  in |   32|  ap_memory |     tmp_6    |     array    |
|tmp_7_address0    | out |    5|  ap_memory |     tmp_7    |     array    |
|tmp_7_ce0         | out |    1|  ap_memory |     tmp_7    |     array    |
|tmp_7_we0         | out |    1|  ap_memory |     tmp_7    |     array    |
|tmp_7_d0          | out |   32|  ap_memory |     tmp_7    |     array    |
|tmp_7_q0          |  in |   32|  ap_memory |     tmp_7    |     array    |
|C_mid_0_address0  | out |    7|  ap_memory |    C_mid_0   |     array    |
|C_mid_0_ce0       | out |    1|  ap_memory |    C_mid_0   |     array    |
|C_mid_0_we0       | out |    1|  ap_memory |    C_mid_0   |     array    |
|C_mid_0_d0        | out |   32|  ap_memory |    C_mid_0   |     array    |
|C_mid_1_address0  | out |    7|  ap_memory |    C_mid_1   |     array    |
|C_mid_1_ce0       | out |    1|  ap_memory |    C_mid_1   |     array    |
|C_mid_1_we0       | out |    1|  ap_memory |    C_mid_1   |     array    |
|C_mid_1_d0        | out |   32|  ap_memory |    C_mid_1   |     array    |
|C_mid_2_address0  | out |    6|  ap_memory |    C_mid_2   |     array    |
|C_mid_2_ce0       | out |    1|  ap_memory |    C_mid_2   |     array    |
|C_mid_2_we0       | out |    1|  ap_memory |    C_mid_2   |     array    |
|C_mid_2_d0        | out |   32|  ap_memory |    C_mid_2   |     array    |
|C_mid_3_address0  | out |    6|  ap_memory |    C_mid_3   |     array    |
|C_mid_3_ce0       | out |    1|  ap_memory |    C_mid_3   |     array    |
|C_mid_3_we0       | out |    1|  ap_memory |    C_mid_3   |     array    |
|C_mid_3_d0        | out |   32|  ap_memory |    C_mid_3   |     array    |
|C_mid_4_address0  | out |    6|  ap_memory |    C_mid_4   |     array    |
|C_mid_4_ce0       | out |    1|  ap_memory |    C_mid_4   |     array    |
|C_mid_4_we0       | out |    1|  ap_memory |    C_mid_4   |     array    |
|C_mid_4_d0        | out |   32|  ap_memory |    C_mid_4   |     array    |
|C_mid_5_address0  | out |    6|  ap_memory |    C_mid_5   |     array    |
|C_mid_5_ce0       | out |    1|  ap_memory |    C_mid_5   |     array    |
|C_mid_5_we0       | out |    1|  ap_memory |    C_mid_5   |     array    |
|C_mid_5_d0        | out |   32|  ap_memory |    C_mid_5   |     array    |
|C_mid_6_address0  | out |    6|  ap_memory |    C_mid_6   |     array    |
|C_mid_6_ce0       | out |    1|  ap_memory |    C_mid_6   |     array    |
|C_mid_6_we0       | out |    1|  ap_memory |    C_mid_6   |     array    |
|C_mid_6_d0        | out |   32|  ap_memory |    C_mid_6   |     array    |
|C_mid_7_address0  | out |    6|  ap_memory |    C_mid_7   |     array    |
|C_mid_7_ce0       | out |    1|  ap_memory |    C_mid_7   |     array    |
|C_mid_7_we0       | out |    1|  ap_memory |    C_mid_7   |     array    |
|C_mid_7_d0        | out |   32|  ap_memory |    C_mid_7   |     array    |
|D_mid_address0    | out |    9|  ap_memory |     D_mid    |     array    |
|D_mid_ce0         | out |    1|  ap_memory |     D_mid    |     array    |
|D_mid_we0         | out |    1|  ap_memory |     D_mid    |     array    |
|D_mid_d0          | out |   32|  ap_memory |     D_mid    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

