# compile verilog/system verilog design source files
verilog xil_defaultlib  "peripheral_test_tb_func_impl.v"
verilog xil_defaultlib  "../../../../adder.srcs/sources_1/new/peripheral_test_tb.v"

# Do not sort compile order
nosort
