;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip alu_oper : UInt<5>, flip arg_x : UInt<32>, flip arg_y : UInt<32>, alu_out : UInt<32>}
    
    io.alu_out <= UInt<1>("h00") @[ALU_when.scala 7:14]
    node _T = eq(io.alu_oper, UInt<1>("h00")) @[ALU_when.scala 10:18]
    when _T : @[ALU_when.scala 10:26]
      node _io_alu_out_T = and(io.arg_x, io.arg_y) @[ALU_when.scala 11:32]
      io.alu_out <= _io_alu_out_T @[ALU_when.scala 11:18]
      skip @[ALU_when.scala 10:26]
    else : @[ALU_when.scala 14:31]
      node _T_1 = eq(io.alu_oper, UInt<1>("h01")) @[ALU_when.scala 14:23]
      when _T_1 : @[ALU_when.scala 14:31]
        node _io_alu_out_T_1 = or(io.arg_x, io.arg_y) @[ALU_when.scala 15:32]
        io.alu_out <= _io_alu_out_T_1 @[ALU_when.scala 15:18]
        skip @[ALU_when.scala 14:31]
      else : @[ALU_when.scala 18:32]
        node _T_2 = eq(io.alu_oper, UInt<2>("h02")) @[ALU_when.scala 18:24]
        when _T_2 : @[ALU_when.scala 18:32]
          node _io_alu_out_T_2 = add(io.arg_x, io.arg_y) @[ALU_when.scala 19:32]
          node _io_alu_out_T_3 = tail(_io_alu_out_T_2, 1) @[ALU_when.scala 19:32]
          io.alu_out <= _io_alu_out_T_3 @[ALU_when.scala 19:18]
          skip @[ALU_when.scala 18:32]
        else : @[ALU_when.scala 23:31]
          node _T_3 = eq(io.alu_oper, UInt<3>("h06")) @[ALU_when.scala 23:23]
          when _T_3 : @[ALU_when.scala 23:31]
            node _io_alu_out_T_4 = sub(io.arg_x, io.arg_y) @[ALU_when.scala 24:32]
            node _io_alu_out_T_5 = tail(_io_alu_out_T_4, 1) @[ALU_when.scala 24:32]
            io.alu_out <= _io_alu_out_T_5 @[ALU_when.scala 24:18]
            skip @[ALU_when.scala 23:31]
          else : @[ALU_when.scala 27:32]
            node _T_4 = eq(io.alu_oper, UInt<2>("h03")) @[ALU_when.scala 27:24]
            when _T_4 : @[ALU_when.scala 27:32]
              node _io_alu_out_T_6 = xor(io.arg_x, io.arg_y) @[ALU_when.scala 28:32]
              io.alu_out <= _io_alu_out_T_6 @[ALU_when.scala 28:18]
              skip @[ALU_when.scala 27:32]
            else : @[ALU_when.scala 32:31]
              node _T_5 = eq(io.alu_oper, UInt<3>("h04")) @[ALU_when.scala 32:23]
              when _T_5 : @[ALU_when.scala 32:31]
                node _io_alu_out_T_7 = bits(io.arg_y, 4, 0) @[ALU_when.scala 33:46]
                node _io_alu_out_T_8 = dshl(io.arg_x, _io_alu_out_T_7) @[ALU_when.scala 33:32]
                io.alu_out <= _io_alu_out_T_8 @[ALU_when.scala 33:18]
                skip @[ALU_when.scala 32:31]
              else : @[ALU_when.scala 35:31]
                node _T_6 = eq(io.alu_oper, UInt<3>("h05")) @[ALU_when.scala 35:23]
                when _T_6 : @[ALU_when.scala 35:31]
                  node _io_alu_out_T_9 = bits(io.arg_y, 4, 0) @[ALU_when.scala 36:46]
                  node _io_alu_out_T_10 = dshr(io.arg_x, _io_alu_out_T_9) @[ALU_when.scala 36:32]
                  io.alu_out <= _io_alu_out_T_10 @[ALU_when.scala 36:18]
                  skip @[ALU_when.scala 35:31]
                else : @[ALU_when.scala 39:30]
                  node _T_7 = eq(io.alu_oper, UInt<3>("h07")) @[ALU_when.scala 39:22]
                  when _T_7 : @[ALU_when.scala 39:30]
                    node _io_alu_out_T_11 = asSInt(io.arg_x) @[ALU_when.scala 40:36]
                    node _io_alu_out_T_12 = bits(io.arg_y, 4, 0) @[ALU_when.scala 40:57]
                    node _io_alu_out_T_13 = dshr(_io_alu_out_T_11, _io_alu_out_T_12) @[ALU_when.scala 40:43]
                    node _io_alu_out_T_14 = asUInt(_io_alu_out_T_13) @[ALU_when.scala 40:69]
                    io.alu_out <= _io_alu_out_T_14 @[ALU_when.scala 40:18]
                    skip @[ALU_when.scala 39:30]
                  else : @[ALU_when.scala 43:33]
                    node _T_8 = eq(io.alu_oper, UInt<4>("h08")) @[ALU_when.scala 43:25]
                    when _T_8 : @[ALU_when.scala 43:33]
                      node _io_alu_out_T_15 = asSInt(io.arg_x) @[ALU_when.scala 44:36]
                      node _io_alu_out_T_16 = asSInt(io.arg_y) @[ALU_when.scala 44:58]
                      node _io_alu_out_T_17 = lt(_io_alu_out_T_15, _io_alu_out_T_16) @[ALU_when.scala 44:43]
                      io.alu_out <= _io_alu_out_T_17 @[ALU_when.scala 44:19]
                      skip @[ALU_when.scala 43:33]
                    else : @[ALU_when.scala 47:31]
                      node _T_9 = eq(io.alu_oper, UInt<4>("h09")) @[ALU_when.scala 47:23]
                      when _T_9 : @[ALU_when.scala 47:31]
                        node _io_alu_out_T_18 = lt(io.arg_x, io.arg_y) @[ALU_when.scala 48:32]
                        io.alu_out <= _io_alu_out_T_18 @[ALU_when.scala 48:18]
                        skip @[ALU_when.scala 47:31]
    
