m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench
valu
Z1 !s110 1700830777
!i10b 1
!s100 g;JNLcdIUfW3Ogh9eQ2jO2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I01CEGDKjJn88K>58A@6Ba0
R0
w1700075311
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 15
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1700830777.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source -work work -O0
Z8 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 <_^moo^=nHZ7jLk<QSDT_0
R2
I4]aCF2zjA14^ZicfeKk]03
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 14
L0 6 23
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
R8
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 c_>OVFfa8_aL<]LMj:lE01
R2
II1Z0B;V]D2gTVE4b1KVU02
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 13
L0 6 31
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
R8
nalu@b@mux
valuGroupDecoder
Z9 !s110 1700830776
!i10b 1
!s100 i0QUODM]_07Jgg3GCa^_M3
R2
IX`^bWZnM<jc3F7<AhQf0m1
R0
w1700071942
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 5
L0 34 105
R3
R4
r1
!s85 0
31
Z10 !s108 1700830776.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source -work work -O0
R8
nalu@group@decoder
vbusController
R1
!i10b 1
!s100 X=L7l5N;:dCh61B@Bo<I43
R2
IW?LZH7=N[TaKh1kZ73oXf1
R0
w1700782137
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 9
L0 9 75
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|-work|work|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
Z11 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/busController/source -work work -O0
R8
nbus@controller
vbusSequencer
R1
!i10b 1
!s100 ]Pk;zm6U5Y5bol<HO^O5Q3
R2
IKXB<MWi>^:zGDcS]_SbRV1
R0
w1700781687
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 8
L0 7 50
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|-work|work|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
R6
R11
R8
nbus@sequencer
vccRegisters
R1
!i10b 1
!s100 7Md47]aQ8KSnCD73z@oD13
R2
IQK[2X5jP^G:ZDP21@KnRO1
R0
w1699987907
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 12
L0 7 47
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s101 -O0
!i113 1
R6
R7
R8
ncc@registers
vcore
Z12 !s110 1700830778
!i10b 1
!s100 8]E9PJ?OM<2IB`n4bR;Pj1
R2
I7YbZFYlklFOeFmDMIf^Y33
R0
w1700830124
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 24
L0 6 498
R3
R4
r1
!s85 0
31
Z13 !s108 1700830778.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source|-work|work|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source -work work -O0
R8
vdebugPort
R12
!i10b 1
!s100 TF8Im6;=@AHIbNM>gijEE2
R2
I2RVeIKeBfk8z:hCeVSgLl3
R0
w1700780607
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
!i122 23
L0 19 223
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|
!s101 -O0
!i113 1
R6
Z14 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source -work work -O0
R8
ndebug@port
vfullALU
R1
!i10b 1
!s100 bYKaXQDZEcIifohGnei<^0
R2
IBOPP1ESTehYR1Oc^fDcAS1
R0
w1699987963
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 16
L0 9 78
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|-work|work|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
R8
nfull@a@l@u
vgeneralGroupDecoder
R9
!i10b 1
!s100 EeiV?=1iMcW;UUP7lmCD@3
R2
If_8V7=T=gl<h3]aZoEh1l0
R0
w1698750257
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 2
L0 12 54
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source -work work -O0
R8
ngeneral@group@decoder
vinstructionPhaseDecoder
R12
!i10b 1
!s100 k5>b49MTZ01@n`=d[cN973
R2
Ii7]fVzo:R90]bQJXU3M2e3
R0
w1700764904
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 17
L0 3 85
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source -work work -O0
R8
ninstruction@phase@decoder
vinterruptStateMachine
R9
!i10b 1
!s100 CNoXG_QXjA:L=bF5J0j5`1
R2
ILJ1CKZEIJF>IGTOD20m6M2
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 6
L0 17 269
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source|-work|work|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source -work work -O0
R8
ninterrupt@state@machine
vjumpGroupDecoder
R9
!i10b 1
!s100 i>dJd1Wi5JmajZb?L=BG:3
R2
I<Ao5;^^OMMI5ezCAhmH>o2
R0
w1699985254
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 3
L0 29 189
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source -work work -O0
R8
njump@group@decoder
vloadStoreGroupDecoder
R9
!i10b 1
!s100 YIMnGzYU?P]WmN15b;b5V0
R2
IRd5bCIk]4W1Se3=W_7T3?1
R0
w1699903401
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 4
L0 77 247
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source|-work|work|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source -work work -O0
R8
nload@store@group@decoder
voneOfEightDecoder
R12
!i10b 1
!s100 dE<SN5bzf]NXO@^z_0_=f2
R2
IdO3:RiYC6chlbXjW;Y4@F0
R0
w1700511585
8C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
!i122 22
L0 3 27
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|
!s101 -O0
!i113 1
R6
R14
R8
none@of@eight@decoder
vopxMultiplexer
R9
!i10b 1
!s100 AVX6Z27eEf2>BAT`OhAUb2
R2
Ib?>?aoM35E7VzfCe@iA5R1
R0
w1700779791
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 1
L0 7 210
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source|-work|work|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source -work work -O0
R8
nopx@multiplexer
vprocessorCoreInstructionTests
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z15 !s110 1700830779
!i10b 1
!s100 PDmSY6h?_FVQ>kG8mbS<L3
R2
Ik4C6L7I1WiO?hJjlP@i>k0
S1
R0
w1700830640
8C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv
FC:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv
!i122 27
L0 5 225
R3
R4
r1
!s85 0
31
Z16 !s108 1700830779.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv|C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv|
!s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU|-work|work|C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv|
!s101 -O0
!i113 1
o-sv -mfcu -work work -O0
!s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU -work work -O0
R8
nprocessor@core@instruction@tests
vprogramCounter
R9
!i10b 1
!s100 EjcomzNO6;hEA<az=aY`g2
R2
IdBFji6MZPLBY=lcPbkB5b0
R0
w1698955888
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 7
L0 16 103
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source|-work|work|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source -work work -O0
R8
nprogram@counter
vregister
R12
!i10b 1
!s100 ]jdg@^JgL_YSYaS8R8ah<0
R2
IHolj;F3BTD=Rlfa6W40`J2
R0
w1700649771
8C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
!i122 18
L0 3 23
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|
!s101 -O0
!i113 1
R6
R14
R8
vregisterFile
R1
!i10b 1
!s100 2gaj?z<NMDa;H[ER8a_eG2
R2
IkLF[VHNm<nDFUND@X6n@40
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 11
L0 3 104
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
Z17 !s92 +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source -work work -O0
R8
nregister@file
vregisters
R15
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
I3D:inoVdN;WhBEE]>CQB[2
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 26
L0 8 166
R3
R4
r1
!s85 0
31
R16
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R17
R8
vregisterSequencer
R9
!i10b 1
!s100 TKlXRh6a@GP8Yl=35P@BD0
R2
Ii=NXCOI?BTk?ch9oab2om1
R0
w1699903471
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 0
L0 33 149
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source|-work|work|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source -work work -O0
R8
nregister@sequencer
vrequestGenerator
R12
!i10b 1
!s100 Z>X7[`d15W7<>I>=RTIk80
R2
Io8mkehnW;f:m4<0NY;W[20
R0
w1700669982
8C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
!i122 21
L0 3 55
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|
!s101 -O0
!i113 1
R6
R14
R8
nrequest@generator
vstopSynchroniser
R12
!i10b 1
!s100 ]4IHMaTe3Oj]A]ohO4TW60
R2
Ic??YjOB5c71kMX[=5[7;V1
R0
w1700678668
8C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v
!i122 20
L0 3 41
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v|
!s101 -O0
!i113 1
R6
R14
R8
nstop@synchroniser
vupCounter
R12
!i10b 1
!s100 9V52eAaDfzHT`Z5anmSP_2
R2
IF>K]L`>OiCQfcez]Q17`L0
R0
w1700665904
8C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
!i122 19
L0 5 42
R3
R4
r1
!s85 0
31
R13
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|
!s90 -reportprogress|300|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|-work|work|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|
!s101 -O0
!i113 1
R6
R14
R8
nup@counter
