// Seed: 712898802
module module_0 (
    input supply1 id_0
);
  tri0 id_2 = ((-1'b0 + id_2));
endmodule
module module_1 (
    input supply1 id_0
    , id_10,
    input wire id_1,
    output supply1 id_2,
    output supply1 void id_3,
    output wire id_4,
    input wire id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8
);
  logic id_11;
  id_12(
      id_7.id_0, 1'b0
  );
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
  wire id_13, id_14;
endmodule
module module_2 #(
    parameter id_9 = 32'd56
) (
    output wor id_0,
    input wor id_1,
    input wor id_2['b0 : id_9],
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri _id_9
    , id_18,
    input tri id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16
);
  integer id_19;
  ;
  xor primCall (
      id_3,
      id_2,
      id_19,
      id_8,
      id_18,
      id_16,
      id_20,
      id_4,
      id_5,
      id_12,
      id_7,
      id_15,
      id_1,
      id_10,
      id_13
  );
  wire id_20;
  module_0 modCall_1 (id_2);
  logic id_21;
endmodule
