module adding_testbench(

    );
    
  //declare inputs as registers 
   reg sw0;
reg sw1;
//delcare outputs as wires 
 wire out1;
 wire out2;

    //instantiate the logic_gates 
    logic_gates U0(sw0, sw1, out1, out2);
    
    //providing input to gates 
    initial begin
    
    //initialize input 
    sw0 =1'b0;
    sw1 =1'b0; 
   
    //wait 100 ns for global reset to finish 
     #100;
    //Adding stimulus here 
    repeat(4)
    #100 {sw0,sw1}={sw0,sw1}+1'b1;
    end
    
    //Display the result on the tcl console 
    initial begin
    $display("sw0 sw1 out1 out2");
    $monitor("\t%b \t%b \t%b \t%b", sw0, sw1, out1, out2);
    end
 
    
endmodule

module logic_gates(
   //port definitions 
    input sw0,
    input sw1,
    output out1, //AND Gates
    output out2 //OR Gate
    );
    
    //description of the logic gates 
    //data flow modeling 
    
    assign out1 =sw0 & sw1; //AND Gate 
    assign out2 =sw0 | sw1; //OR Gate
    
    endmodule

