dma_afu.json

# CCI-P avmm shim
QI:BBB_ccip_avmm/hw/par/ccip_avmm_addenda.qsf
SI:BBB_ccip_avmm/hw/sim/ccip_avmm_sim_addenda.txt

# CCI-P async shim
QI:BBB_ccip_async/hw/par/ccip_async_addenda.qsf
SI:BBB_ccip_async/hw/sim/ccip_async_sim_addenda.txt

# MPF
+define+MPF_PLATFORM_DCP_PCIE=1
QI:BBB_cci_mpf/hw/par/qsf_cci_mpf_PAR_files.qsf
SI:BBB_cci_mpf/hw/sim/cci_mpf_sim_addenda.txt

qsys/afu_id_avmm_slave/afu_id_avmm_slave_hw.tcl
qsys/afu_id_avmm_slave/afu_id_avmm_slave.sv

afu.sv
ccip_interface_reg.sv
ccip_std_afu.sv

qsys/dma_test_system.qsys
qsys/msgdma_bbb.qsys
qsys/ip/dma_test_system/dma_test_system_clock_bridge_1.ip
qsys/ip/dma_test_system/dma_test_system_reset_in.ip
qsys/ip/dma_test_system/dma_test_system_mm_bridge_0.ip
qsys/ip/dma_test_system/ddr4a_mm_bridge_0.ip
qsys/ip/dma_test_system/dma_test_system_mm_bridge_1.ip
qsys/ip/dma_test_system/ddr4a_mm_bridge.ip
qsys/ip/dma_test_system/dma_test_system_mm_bridge_2.ip
qsys/ip/dma_test_system/dma_test_system_afu_id_avmm_slave_0.ip
qsys/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip
qsys/ip/msgdma_bbb/msgdma_bbb_clk.ip
qsys/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1.ip
qsys/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0.ip
qsys/ip/msgdma_bbb/msgdma_bbb_pipe_stage_0.ip
qsys/ip/msgdma_bbb/msgdma_bbb_csr.ip
qsys/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0.ip
qsys/ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip
qsys/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m.ip
qsys/ip/msgdma_bbb/msgdma_bbb_address_span_extender_0.ip
qsys/ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip
qsys/ip/msgdma_bbb/dma_core_dma_read_master.ip
qsys/ip/msgdma_bbb/dma_core_dma_write_master.ip
qsys/ip/dma_test_system/dma_test_system_clock_bridge_0.ip
qsys/ip/dma_test_system/dma_test_system_clock_bridge_2.ip
qsys/ip/dma_test_system/dma_test_system_mm_clock_crossing_bridge_1.ip
qsys/ip/dma_test_system/dma_test_system_mm_clock_crossing_bridge_2.ip

# This will be generated during simulator configuration
SI:qsys_sim_filelist.txt
