
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//PageRankDelta_17000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2686595 heartbeat IPC: 3.72218 cumulative IPC: 3.72218 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5228147 heartbeat IPC: 3.9346 cumulative IPC: 3.82545 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 7831592 heartbeat IPC: 3.84106 cumulative IPC: 3.83064 (Simulation time: 0 hr 1 min 46 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10523830 heartbeat IPC: 3.71438 cumulative IPC: 3.8009 (Simulation time: 0 hr 2 min 23 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 10523830 (Simulation time: 0 hr 2 min 23 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 13248434 heartbeat IPC: 3.67026 cumulative IPC: 3.67026 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 18553881 heartbeat IPC: 1.88486 cumulative IPC: 2.49064 (Simulation time: 0 hr 4 min 16 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 21848995 heartbeat IPC: 3.0348 cumulative IPC: 2.64897 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 27574259 heartbeat IPC: 1.74664 cumulative IPC: 2.34598 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 30977541 heartbeat IPC: 2.93834 cumulative IPC: 2.44454 (Simulation time: 0 hr 7 min 10 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 37063291 heartbeat IPC: 1.64318 cumulative IPC: 2.26078 (Simulation time: 0 hr 8 min 17 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 42061377 heartbeat IPC: 2.00077 cumulative IPC: 2.21958 (Simulation time: 0 hr 9 min 15 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 47634902 heartbeat IPC: 1.7942 cumulative IPC: 2.15569 (Simulation time: 0 hr 10 min 19 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 51875663 heartbeat IPC: 2.35807 cumulative IPC: 2.17645 (Simulation time: 0 hr 11 min 11 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 57239607 heartbeat IPC: 1.8643 cumulative IPC: 2.1406 (Simulation time: 0 hr 12 min 13 sec) 
Finished CPU 0 instructions: 100000002 cycles: 46715777 cumulative IPC: 2.1406 (Simulation time: 0 hr 12 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1406 instructions: 100000002 cycles: 46715777
cpu0_DTLB TOTAL     ACCESS:   24547256  HIT:   24493358  MISS:      53898
cpu0_DTLB LOAD      ACCESS:   13021768  HIT:   13003593  MISS:      18175
cpu0_DTLB RFO       ACCESS:   11525488  HIT:   11489765  MISS:      35723
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.0241 cycles
cpu0_DTLB MSHR FULL EVENTS: 27513 MSHR MERGE EVENTS: 148347
cpu0_ITLB TOTAL     ACCESS:    1575493  HIT:    1575493  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1575493  HIT:    1575493  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        439  HIT:        439  MISS:          0
cpu0_L1I LOAD      ACCESS:        439  HIT:        439  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      53898  HIT:      41746  MISS:      12152
cpu0_STLB LOAD      ACCESS:      18175  HIT:      12371  MISS:       5804
cpu0_STLB RFO       ACCESS:      35723  HIT:      29375  MISS:       6348
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 103.291 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25305328  HIT:   22834196  MISS:    2471132
cpu0_L1D LOAD      ACCESS:    8580963  HIT:    7207053  MISS:    1373910
cpu0_L1D RFO       ACCESS:   16714075  HIT:   15618151  MISS:    1095924
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      10290  HIT:       8992  MISS:       1298
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 139.01 cycles
cpu0_L1D MSHR FULL EVENTS: 15713605 MSHR MERGE EVENTS: 5392186
cpu0_L2C TOTAL     ACCESS:    3569086  HIT:    1558008  MISS:    2011045
cpu0_L2C LOAD      ACCESS:    1373890  HIT:     395222  MISS:     978668
cpu0_L2C RFO       ACCESS:    1095802  HIT:      63490  MISS:    1032312
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1098096  HIT:    1098063  MISS:         33
cpu0_L2C TRANSLATION ACCESS:       1298  HIT:       1233  MISS:         65
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 167.947 cycles
cpu0_L2C MSHR FULL EVENTS: 921077 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4022122  HIT:    1551718  MISS:     459326
LLC LOAD      ACCESS:     978667  HIT:     764136  MISS:     214531
LLC RFO       ACCESS:    1032312  HIT:     787519  MISS:     244793
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2011078  HIT:          0  MISS:    2011078
LLC TRANSLATION ACCESS:         65  HIT:         63  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 574.65 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     121027  ROW_BUFFER_MISS:     338299
 DBUS AVG_CONGESTED_CYCLE:    3.96571
 WQ ROW_BUFFER_HIT:      18372  ROW_BUFFER_MISS:     152466  FULL:    1034508


CPU 0 Branch Prediction Accuracy: 98.3866% MPKI: 1.63398 Average ROB Occupancy at Mispredict: 163.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.63397
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

