
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003493                       # Number of seconds simulated
sim_ticks                                  3492544302                       # Number of ticks simulated
final_tick                               575023581978                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59891                       # Simulator instruction rate (inst/s)
host_op_rate                                    78673                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  99402                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892192                       # Number of bytes of host memory used
host_seconds                                 35135.72                       # Real time elapsed on the host
sim_insts                                  2104321548                       # Number of instructions simulated
sim_ops                                    2764246850                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       218624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               570368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1708                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4456                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             947                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  947                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1539279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97597617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1575928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     62597345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163310169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1539279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1575928                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3115207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34707076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34707076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34707076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1539279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97597617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1575928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     62597345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198017245                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8375407                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854774                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488111                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189122                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428940                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385048                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199882                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5691                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15856796                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854774                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584930                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876153                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        397219                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719349                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7939548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.301619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4580232     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601866      7.58%     65.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294939      3.71%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222091      2.80%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181525      2.29%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159135      2.00%     76.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54318      0.68%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195419      2.46%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650023     20.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7939548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340852                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.893257                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620919                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       373550                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245822                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16213                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683043                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313583                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2855                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17725645                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4423                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683043                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772968                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         185926                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42501                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108657                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146446                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17167660                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71047                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22735897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78165375                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78165375                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7832455                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2124                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1126                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369773                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7548                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       148093                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16145831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2134                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13778670                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18214                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4665255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12630329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7939548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.735448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2875885     36.22%     36.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1694306     21.34%     57.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       829831     10.45%     68.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       993924     12.52%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       754202      9.50%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476687      6.00%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207399      2.61%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60219      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47095      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7939548                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58768     72.93%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12566     15.60%     88.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9243     11.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809210     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109471      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360797     17.13%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       498196      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13778670                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.645134                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80577                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005848                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35595679                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20813329                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13294177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13859247                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738965                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155708                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683043                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117158                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7882                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16147966                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627042                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595464                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1119                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206907                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13475373                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258472                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303297                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742973                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017816                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484501                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.608922                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319686                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13294177                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997835                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19701288                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.587287                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405955                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4777928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187363                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7256505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.566896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287916                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3421093     47.15%     47.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532818     21.12%     68.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838752     11.56%     79.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305943      4.22%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260085      3.58%     87.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115224      1.59%     89.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279308      3.85%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76528      1.05%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426754      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7256505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426754                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22977762                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32980175                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 435859                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.837540                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.837540                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193972                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193972                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62393691                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17445394                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18288539                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8375407                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3063214                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2495282                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203433                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1236225                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1187002                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          326075                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8878                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3148650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16717438                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3063214                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1513077                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3501224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1097333                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        554833                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1544838                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8095712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.558450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.366944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4594488     56.75%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          244959      3.03%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251819      3.11%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          403416      4.98%     67.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189041      2.34%     70.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          268153      3.31%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180074      2.22%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          133837      1.65%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1829925     22.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8095712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365739                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996015                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3317126                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       511752                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3348887                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27998                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        889945                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       519953                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1038                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19969971                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3904                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        889945                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3484916                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104250                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       192046                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3207170                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       217381                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19248536                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        125373                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26959442                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     89714329                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     89714329                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16397327                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10562111                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3306                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1689                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           574759                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1793535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       923121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       335789                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18038607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14302550                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25222                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6248376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19289555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8095712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766682                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926610                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2864975     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1727706     21.34%     56.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1148580     14.19%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       764163      9.44%     80.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       695635      8.59%     88.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       390884      4.83%     93.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351859      4.35%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78199      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73711      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8095712                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107182     77.67%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15750     11.41%     89.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15061     10.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11940654     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190047      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1612      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1417242      9.91%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       752995      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14302550                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707684                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             137993                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009648                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36864027                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24290423                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13893135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14440543                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20639                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       720734                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244171                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        889945                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63027                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12460                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18041932                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1793535                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       923121                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1683                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237086                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14043380                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1322033                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259170                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2048929                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1996103                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            726896                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.676740                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13903875                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13893135                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9115555                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25923440                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658801                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351634                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9554442                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11763030                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6278859                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3287                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       205248                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7205766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2815999     39.08%     39.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2013830     27.95%     67.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       800083     11.10%     78.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       401364      5.57%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       370918      5.15%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168316      2.34%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184351      2.56%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93656      1.30%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357249      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7205766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9554442                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11763030                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1751751                       # Number of memory references committed
system.switch_cpus1.commit.loads              1072801                       # Number of loads committed
system.switch_cpus1.commit.membars               1637                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1698333                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10596719                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242416                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357249                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24890237                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36974772                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 279695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9554442                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11763030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9554442                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.876598                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.876598                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.140773                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.140773                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63042707                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19272790                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18380306                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3274                       # number of misc regfile writes
system.l20.replacements                          2708                       # number of replacements
system.l20.tagsinuse                      1023.477355                       # Cycle average of tags in use
system.l20.total_refs                           19870                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3732                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.324223                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.400200                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.780209                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   713.841361                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           288.455585                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009180                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.011504                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.697111                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.281695                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999490                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2744                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2747                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             591                       # number of Writeback hits
system.l20.Writeback_hits::total                  591                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2768                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2771                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2768                       # number of overall hits
system.l20.overall_hits::total                   2771                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2663                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2705                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2663                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2705                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2663                       # number of overall misses
system.l20.overall_misses::total                 2705                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5436410                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    266869328                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      272305738                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5436410                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    266869328                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       272305738                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5436410                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    266869328                       # number of overall miss cycles
system.l20.overall_miss_latency::total      272305738                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5407                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5452                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          591                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              591                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5431                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5431                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.492510                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.496148                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490333                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.493974                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490333                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.493974                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 129438.333333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100213.791964                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100667.555638                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 129438.333333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100213.791964                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100667.555638                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 129438.333333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100213.791964                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100667.555638                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 355                       # number of writebacks
system.l20.writebacks::total                      355                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2663                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2705                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2663                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2705                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2663                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2705                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5122227                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    246889612                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    252011839                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5122227                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    246889612                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252011839                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5122227                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    246889612                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252011839                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.492510                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.496148                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.493974                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.493974                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121957.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92711.082238                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93165.190018                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 121957.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92711.082238                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93165.190018                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 121957.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92711.082238                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93165.190018                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1757                       # number of replacements
system.l21.tagsinuse                      1022.806706                       # Cycle average of tags in use
system.l21.total_refs                           52853                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2780                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.011871                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.074467                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.835296                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   567.291597                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           428.605345                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009838                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.016441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.553996                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.418560                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998835                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2524                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2526                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             920                       # number of Writeback hits
system.l21.Writeback_hits::total                  920                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2576                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2578                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2576                       # number of overall hits
system.l21.overall_hits::total                   2578                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1708                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1751                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1708                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1751                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1708                       # number of overall misses
system.l21.overall_misses::total                 1751                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6185631                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    174763374                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      180949005                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6185631                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    174763374                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       180949005                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6185631                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    174763374                       # number of overall miss cycles
system.l21.overall_miss_latency::total      180949005                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4232                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4277                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          920                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              920                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4284                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4329                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4284                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4329                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.403592                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.409399                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.398693                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.404481                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.398693                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.404481                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 143851.883721                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 102320.476581                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103340.379783                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 143851.883721                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 102320.476581                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103340.379783                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 143851.883721                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 102320.476581                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103340.379783                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 592                       # number of writebacks
system.l21.writebacks::total                      592                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1708                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1751                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1708                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1751                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1708                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1751                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5858251                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    161624402                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    167482653                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5858251                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    161624402                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    167482653                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5858251                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    161624402                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    167482653                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.403592                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.409399                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.398693                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.404481                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.398693                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.404481                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136238.395349                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94627.870023                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95649.716162                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136238.395349                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 94627.870023                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95649.716162                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136238.395349                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 94627.870023                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95649.716162                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               556.160736                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751815                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779310.506217                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.112890                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.047846                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065886                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825397                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891283                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719294                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6896725                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6896725                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6896725                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6896725                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6896725                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6896725                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719349                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719349                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719349                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719349                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719349                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       125395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       125395                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       125395                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       125395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       125395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       125395                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5566839                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5566839                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5566839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5566839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5566839                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5566839                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123707.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 123707.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 123707.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 123707.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 123707.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 123707.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249860                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39256.173730                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.339661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.660339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055432                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055432                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437586                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1096                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1096                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493018                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493018                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493018                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493018                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19028                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19028                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19098                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19098                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19098                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1527685081                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1527685081                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2331411                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2331411                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1530016492                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1530016492                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1530016492                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1530016492                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512116                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512116                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009173                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007602                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80286.161499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80286.161499                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33305.871429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33305.871429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80113.964394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80113.964394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80113.964394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80113.964394                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          591                       # number of writebacks
system.cpu0.dcache.writebacks::total              591                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13621                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13621                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13667                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13667                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13667                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13667                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5407                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5407                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    292553504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    292553504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       551195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       551195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    293104699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    293104699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    293104699                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    293104699                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002162                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54106.436841                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54106.436841                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22966.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22966.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 53968.826920                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53968.826920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 53968.826920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53968.826920                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.692511                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086320810                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2142644.595661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.692511                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066815                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807200                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1544784                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1544784                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1544784                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1544784                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1544784                       # number of overall hits
system.cpu1.icache.overall_hits::total        1544784                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7672790                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7672790                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7672790                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7672790                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7672790                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7672790                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1544838                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1544838                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1544838                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1544838                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1544838                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1544838                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142088.703704                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142088.703704                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142088.703704                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142088.703704                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142088.703704                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142088.703704                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6380979                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6380979                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6380979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6380979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6380979                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6380979                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 141799.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 141799.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 141799.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 141799.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 141799.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 141799.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4284                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166167698                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4540                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36600.814537                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.360705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.639295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872503                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127497                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1034364                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1034364                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       675481                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        675481                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1638                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1638                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1637                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1637                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1709845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1709845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1709845                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1709845                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10720                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10887                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    696636933                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    696636933                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5560419                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5560419                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    702197352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    702197352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    702197352                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    702197352                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1045084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1045084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       675648                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       675648                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1720732                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1720732                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1720732                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1720732                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010258                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006327                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64984.788526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64984.788526                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33295.922156                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33295.922156                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64498.700468                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64498.700468                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64498.700468                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64498.700468                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          920                       # number of writebacks
system.cpu1.dcache.writebacks::total              920                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6488                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6488                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6603                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6603                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6603                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6603                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4232                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4284                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4284                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    197808072                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    197808072                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1208788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1208788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    199016860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    199016860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    199016860                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    199016860                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004049                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002490                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002490                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46741.037807                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46741.037807                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23245.923077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23245.923077                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 46455.849673                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46455.849673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 46455.849673                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46455.849673                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
