ARM GAS  /tmp/cciLOduE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c"
  18              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  19              		.align	1
  20              		.global	rcu_periph_clock_enable
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rcu_periph_clock_enable:
  26              	.LVL0:
  27              	.LFB117:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \file    gd32f4xx_rcu.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief   RCU driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /tmp/cciLOduE.s 			page 2


  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #include "gd32f4xx_rcu.h"
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /* define clock source */
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define SEL_IRC16M                  ((uint16_t)0U)                            /* IRC16M is selected
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)                            /* HXTAL is selected 
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define SEL_PLLP                    ((uint16_t)2U)                            /* PLLP is selected a
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /* define startup timeout count */
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000fffffU)
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x0fffffffU)
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /* RCU IRC16M adjust value mask and offset*/
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_MASK      ((uint8_t)0x1FU)
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_OFFSET    ((uint32_t)3U)
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    deinitialize the RCU
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_deinit(void)
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CTL register */
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN | RCU_CTL_PLLI2SEN
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_CKOUT1DIV | RCU_CFG0_CKOUT1SEL);
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLL register */
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLL = 0x24003010U;
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLI2S = 0x24003000U;
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSAI = 0x24003010U;
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset INT register */
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_INT = 0x00000000U;
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLSAIRDIV | RCU_CFG1_TIMERSEL);
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /tmp/cciLOduE.s 			page 3


  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
  28              		.loc 1 125 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  33              		.loc 1 126 5 view .LVU1
  34 0000 8309     		lsrs	r3, r0, #6
  35 0002 03F18043 		add	r3, r3, #1073741824
  36 0006 03F50E33 		add	r3, r3, #145408
  37              		.loc 1 126 28 is_stmt 0 view .LVU2
  38 000a 00F01F00 		and	r0, r0, #31
  39              	.LVL1:
  40              		.loc 1 126 5 view .LVU3
  41 000e 1968     		ldr	r1, [r3]
  42              		.loc 1 126 28 view .LVU4
  43 0010 0122     		movs	r2, #1
  44 0012 8240     		lsls	r2, r2, r0
  45              		.loc 1 126 25 view .LVU5
  46 0014 0A43     		orrs	r2, r2, r1
ARM GAS  /tmp/cciLOduE.s 			page 4


  47 0016 1A60     		str	r2, [r3]
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
  48              		.loc 1 127 1 view .LVU6
  49 0018 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE117:
  53              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  54              		.align	1
  55              		.global	rcu_periph_clock_disable
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	rcu_periph_clock_disable:
  61              	.LVL2:
  62              	.LFB118:
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
ARM GAS  /tmp/cciLOduE.s 			page 5


  63              		.loc 1 169 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  68              		.loc 1 170 5 view .LVU8
  69 0000 8309     		lsrs	r3, r0, #6
  70 0002 03F18043 		add	r3, r3, #1073741824
  71 0006 03F50E33 		add	r3, r3, #145408
  72              		.loc 1 170 29 is_stmt 0 view .LVU9
  73 000a 00F01F00 		and	r0, r0, #31
  74              	.LVL3:
  75              		.loc 1 170 5 view .LVU10
  76 000e 1A68     		ldr	r2, [r3]
  77              		.loc 1 170 29 view .LVU11
  78 0010 0121     		movs	r1, #1
  79 0012 8140     		lsls	r1, r1, r0
  80              		.loc 1 170 25 view .LVU12
  81 0014 22EA0102 		bic	r2, r2, r1
  82 0018 1A60     		str	r2, [r3]
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
  83              		.loc 1 171 1 view .LVU13
  84 001a 7047     		bx	lr
  85              		.cfi_endproc
  86              	.LFE118:
  88              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  89              		.align	1
  90              		.global	rcu_periph_clock_sleep_enable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	rcu_periph_clock_sleep_enable:
  96              	.LFB164:
  97              		.cfi_startproc
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock when sleep mode
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
ARM GAS  /tmp/cciLOduE.s 			page 6


 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
  98              		.loc 1 215 6 is_stmt 1 view -0
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
 102 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 103              		.cfi_endproc
 104              	.LFE164:
 106              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 107              		.align	1
 108              		.global	rcu_periph_clock_sleep_disable
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	rcu_periph_clock_sleep_disable:
 114              	.LFB174:
 115              		.cfi_startproc
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock when sleep mode
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
ARM GAS  /tmp/cciLOduE.s 			page 7


 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 116              		.loc 1 262 6 view -0
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		@ link register save eliminated.
 120 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 121              		.cfi_endproc
 122              	.LFE174:
 124              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 125              		.align	1
 126              		.global	rcu_periph_reset_enable
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	rcu_periph_reset_enable:
 132              	.LFB166:
 133              		.cfi_startproc
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    reset the peripherals
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
ARM GAS  /tmp/cciLOduE.s 			page 8


 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 134              		.loc 1 299 6 view -0
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 138 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 139              		.cfi_endproc
 140              	.LFE166:
 142              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 143              		.align	1
 144              		.global	rcu_periph_reset_disable
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	rcu_periph_reset_disable:
 150              	.LFB176:
 151              		.cfi_startproc
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable reset the peripheral
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
ARM GAS  /tmp/cciLOduE.s 			page 9


 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 152              		.loc 1 336 6 view -0
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 156 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 157              		.cfi_endproc
 158              	.LFE176:
 160              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 161              		.align	1
 162              		.global	rcu_bkp_reset_enable
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	rcu_bkp_reset_enable:
 168              	.LFB123:
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    reset the BKP
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_enable(void)
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 169              		.loc 1 348 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 174              		.loc 1 349 5 view .LVU19
 175 0000 034A     		ldr	r2, .L8
 176 0002 D2F87038 		ldr	r3, [r2, #2160]
 177              		.loc 1 349 15 is_stmt 0 view .LVU20
ARM GAS  /tmp/cciLOduE.s 			page 10


 178 0006 43F48033 		orr	r3, r3, #65536
 179 000a C2F87038 		str	r3, [r2, #2160]
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 180              		.loc 1 350 1 view .LVU21
 181 000e 7047     		bx	lr
 182              	.L9:
 183              		.align	2
 184              	.L8:
 185 0010 00300240 		.word	1073885184
 186              		.cfi_endproc
 187              	.LFE123:
 189              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 190              		.align	1
 191              		.global	rcu_bkp_reset_disable
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	rcu_bkp_reset_disable:
 197              	.LFB124:
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the BKP reset
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_disable(void)
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 198              		.loc 1 359 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 203              		.loc 1 360 5 view .LVU23
 204 0000 034A     		ldr	r2, .L11
 205 0002 D2F87038 		ldr	r3, [r2, #2160]
 206              		.loc 1 360 15 is_stmt 0 view .LVU24
 207 0006 23F48033 		bic	r3, r3, #65536
 208 000a C2F87038 		str	r3, [r2, #2160]
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 209              		.loc 1 361 1 view .LVU25
 210 000e 7047     		bx	lr
 211              	.L12:
 212              		.align	2
 213              	.L11:
 214 0010 00300240 		.word	1073885184
 215              		.cfi_endproc
 216              	.LFE124:
 218              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 219              		.align	1
 220              		.global	rcu_system_clock_source_config
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	rcu_system_clock_source_config:
 226              	.LVL4:
ARM GAS  /tmp/cciLOduE.s 			page 11


 227              	.LFB125:
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the system clock source
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_sys: system clock source select
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_IRC16M: select CK_IRC16M as the CK_SYS source
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_PLLP: select CK_PLLP as the CK_SYS source
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 228              		.loc 1 374 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 233              		.loc 1 375 5 view .LVU27
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 234              		.loc 1 377 5 view .LVU28
 235              		.loc 1 377 9 is_stmt 0 view .LVU29
 236 0000 044A     		ldr	r2, .L14
 237 0002 D2F80838 		ldr	r3, [r2, #2056]
 238              	.LVL5:
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 239              		.loc 1 379 5 is_stmt 1 view .LVU30
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 240              		.loc 1 380 5 view .LVU31
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 241              		.loc 1 379 9 is_stmt 0 view .LVU32
 242 0006 23F00303 		bic	r3, r3, #3
 243              	.LVL6:
 244              		.loc 1 380 21 view .LVU33
 245 000a 0343     		orrs	r3, r3, r0
 246              	.LVL7:
 247              		.loc 1 380 14 view .LVU34
 248 000c C2F80838 		str	r3, [r2, #2056]
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 249              		.loc 1 381 1 view .LVU35
 250 0010 7047     		bx	lr
 251              	.L15:
 252 0012 00BF     		.align	2
 253              	.L14:
 254 0014 00300240 		.word	1073885184
 255              		.cfi_endproc
 256              	.LFE125:
 258              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 259              		.align	1
 260              		.global	rcu_system_clock_source_get
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
ARM GAS  /tmp/cciLOduE.s 			page 12


 265              	rcu_system_clock_source_get:
 266              	.LFB126:
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the system clock source
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     which clock is selected as CK_SYS source
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_IRC16M: CK_IRC16M is selected as the CK_SYS source
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_PLLP: CK_PLLP is selected as the CK_SYS source
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 267              		.loc 1 393 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 272              		.loc 1 394 5 view .LVU37
 273              		.loc 1 394 22 is_stmt 0 view .LVU38
 274 0000 024B     		ldr	r3, .L17
 275 0002 D3F80808 		ldr	r0, [r3, #2056]
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 276              		.loc 1 395 1 view .LVU39
 277 0006 00F00C00 		and	r0, r0, #12
 278 000a 7047     		bx	lr
 279              	.L18:
 280              		.align	2
 281              	.L17:
 282 000c 00300240 		.word	1073885184
 283              		.cfi_endproc
 284              	.LFE126:
 286              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 287              		.align	1
 288              		.global	rcu_ahb_clock_config
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	rcu_ahb_clock_config:
 294              	.LVL8:
 295              	.LFB127:
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the AHB clock prescaler selection
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx (x = 1, 2, 4, 8, 16, 64, 128, 256, 512): select CK_SYS / x as 
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 296              		.loc 1 406 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cciLOduE.s 			page 13


 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 301              		.loc 1 407 5 view .LVU41
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 302              		.loc 1 409 5 view .LVU42
 303              		.loc 1 409 9 is_stmt 0 view .LVU43
 304 0000 044A     		ldr	r2, .L20
 305 0002 D2F80838 		ldr	r3, [r2, #2056]
 306              	.LVL9:
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 307              		.loc 1 411 5 is_stmt 1 view .LVU44
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 308              		.loc 1 412 5 view .LVU45
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 309              		.loc 1 411 9 is_stmt 0 view .LVU46
 310 0006 23F0F003 		bic	r3, r3, #240
 311              	.LVL10:
 312              		.loc 1 412 21 view .LVU47
 313 000a 0343     		orrs	r3, r3, r0
 314              	.LVL11:
 315              		.loc 1 412 14 view .LVU48
 316 000c C2F80838 		str	r3, [r2, #2056]
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 317              		.loc 1 413 1 view .LVU49
 318 0010 7047     		bx	lr
 319              	.L21:
 320 0012 00BF     		.align	2
 321              	.L20:
 322 0014 00300240 		.word	1073885184
 323              		.cfi_endproc
 324              	.LFE127:
 326              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 327              		.align	1
 328              		.global	rcu_apb1_clock_config
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	rcu_apb1_clock_config:
 334              	.LVL12:
 335              	.LFB128:
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the APB1 clock prescaler selection
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB / 2 as CK_APB1
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB / 4 as CK_APB1
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB / 8 as CK_APB1
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB / 16 as CK_APB1
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
ARM GAS  /tmp/cciLOduE.s 			page 14


 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 336              		.loc 1 428 1 is_stmt 1 view -0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 340              		@ link register save eliminated.
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 341              		.loc 1 429 5 view .LVU51
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 342              		.loc 1 431 5 view .LVU52
 343              		.loc 1 431 9 is_stmt 0 view .LVU53
 344 0000 044A     		ldr	r2, .L23
 345 0002 D2F80838 		ldr	r3, [r2, #2056]
 346              	.LVL13:
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 347              		.loc 1 433 5 is_stmt 1 view .LVU54
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 348              		.loc 1 434 5 view .LVU55
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 349              		.loc 1 433 9 is_stmt 0 view .LVU56
 350 0006 23F4E053 		bic	r3, r3, #7168
 351              	.LVL14:
 352              		.loc 1 434 21 view .LVU57
 353 000a 0343     		orrs	r3, r3, r0
 354              	.LVL15:
 355              		.loc 1 434 14 view .LVU58
 356 000c C2F80838 		str	r3, [r2, #2056]
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 357              		.loc 1 435 1 view .LVU59
 358 0010 7047     		bx	lr
 359              	.L24:
 360 0012 00BF     		.align	2
 361              	.L23:
 362 0014 00300240 		.word	1073885184
 363              		.cfi_endproc
 364              	.LFE128:
 366              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 367              		.align	1
 368              		.global	rcu_apb2_clock_config
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 373              	rcu_apb2_clock_config:
 374              	.LVL16:
 375              	.LFB129:
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the APB2 clock prescaler selection
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB / 2 as CK_APB2
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB / 4 as CK_APB2
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB / 8 as CK_APB2
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB / 16 as CK_APB2
ARM GAS  /tmp/cciLOduE.s 			page 15


 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 376              		.loc 1 450 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 381              		.loc 1 451 5 view .LVU61
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 382              		.loc 1 453 5 view .LVU62
 383              		.loc 1 453 9 is_stmt 0 view .LVU63
 384 0000 044A     		ldr	r2, .L26
 385 0002 D2F80838 		ldr	r3, [r2, #2056]
 386              	.LVL17:
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 387              		.loc 1 455 5 is_stmt 1 view .LVU64
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 388              		.loc 1 456 5 view .LVU65
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 389              		.loc 1 455 9 is_stmt 0 view .LVU66
 390 0006 23F46043 		bic	r3, r3, #57344
 391              	.LVL18:
 392              		.loc 1 456 21 view .LVU67
 393 000a 0343     		orrs	r3, r3, r0
 394              	.LVL19:
 395              		.loc 1 456 14 view .LVU68
 396 000c C2F80838 		str	r3, [r2, #2056]
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 397              		.loc 1 457 1 view .LVU69
 398 0010 7047     		bx	lr
 399              	.L27:
 400 0012 00BF     		.align	2
 401              	.L26:
 402 0014 00300240 		.word	1073885184
 403              		.cfi_endproc
 404              	.LFE129:
 406              		.section	.text.rcu_ckout0_config,"ax",%progbits
 407              		.align	1
 408              		.global	rcu_ckout0_config
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 413              	rcu_ckout0_config:
 414              	.LVL20:
 415              	.LFB130:
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT0 clock source and divider
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC16M: IRC16M selected
ARM GAS  /tmp/cciLOduE.s 			page 16


 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_LXTAL: LXTAL selected
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_PLLP: PLLP selected
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_div: CK_OUT0 divider
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0_DIVx(x = 1, 2, 3, 4, 5): CK_OUT0 is divided by x
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 416              		.loc 1 473 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 0
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		@ link register save eliminated.
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 421              		.loc 1 474 5 view .LVU71
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 422              		.loc 1 476 5 view .LVU72
 423              		.loc 1 476 9 is_stmt 0 view .LVU73
 424 0000 044A     		ldr	r2, .L29
 425 0002 D2F80838 		ldr	r3, [r2, #2056]
 426              	.LVL21:
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV);
 427              		.loc 1 478 5 is_stmt 1 view .LVU74
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 428              		.loc 1 479 5 view .LVU75
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 429              		.loc 1 478 9 is_stmt 0 view .LVU76
 430 0006 23F0EC63 		bic	r3, r3, #123731968
 431              	.LVL22:
 432              		.loc 1 479 34 view .LVU77
 433 000a 0B43     		orrs	r3, r3, r1
 434              	.LVL23:
 435              		.loc 1 479 34 view .LVU78
 436 000c 0343     		orrs	r3, r3, r0
 437              		.loc 1 479 14 view .LVU79
 438 000e C2F80838 		str	r3, [r2, #2056]
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 439              		.loc 1 480 1 view .LVU80
 440 0012 7047     		bx	lr
 441              	.L30:
 442              		.align	2
 443              	.L29:
 444 0014 00300240 		.word	1073885184
 445              		.cfi_endproc
 446              	.LFE130:
 448              		.section	.text.rcu_ckout1_config,"ax",%progbits
 449              		.align	1
 450              		.global	rcu_ckout1_config
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 455              	rcu_ckout1_config:
 456              	.LVL24:
ARM GAS  /tmp/cciLOduE.s 			page 17


 457              	.LFB131:
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT1 clock source and divider
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_src: CK_OUT1 clock source selection
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_SYSTEMCLOCK: system clock selected
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLI2SR: PLLI2SR selected
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_HXTAL: HXTAL selected
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLP: PLLP selected
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_div: CK_OUT1 divider
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1_DIVx(x = 1, 2, 3, 4, 5): CK_OUT1 is divided by x
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 458              		.loc 1 496 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 463              		.loc 1 497 5 view .LVU82
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 464              		.loc 1 499 5 view .LVU83
 465              		.loc 1 499 9 is_stmt 0 view .LVU84
 466 0000 044A     		ldr	r2, .L32
 467 0002 D2F80838 		ldr	r3, [r2, #2056]
 468              	.LVL25:
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT1SEL | RCU_CFG0_CKOUT1DIV);
 469              		.loc 1 501 5 is_stmt 1 view .LVU85
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 470              		.loc 1 502 5 view .LVU86
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 471              		.loc 1 501 9 is_stmt 0 view .LVU87
 472 0006 23F07843 		bic	r3, r3, #-134217728
 473              	.LVL26:
 474              		.loc 1 502 34 view .LVU88
 475 000a 0B43     		orrs	r3, r3, r1
 476              	.LVL27:
 477              		.loc 1 502 34 view .LVU89
 478 000c 0343     		orrs	r3, r3, r0
 479              		.loc 1 502 14 view .LVU90
 480 000e C2F80838 		str	r3, [r2, #2056]
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 481              		.loc 1 503 1 view .LVU91
 482 0012 7047     		bx	lr
 483              	.L33:
 484              		.align	2
 485              	.L32:
 486 0014 00300240 		.word	1073885184
 487              		.cfi_endproc
 488              	.LFE131:
 490              		.section	.text.rcu_pll_config,"ax",%progbits
ARM GAS  /tmp/cciLOduE.s 			page 18


 491              		.align	1
 492              		.global	rcu_pll_config
 493              		.syntax unified
 494              		.thumb
 495              		.thumb_func
 497              	rcu_pll_config:
 498              	.LVL28:
 499              	.LFB132:
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the main PLL clock
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_IRC16M: select IRC16M as PLL source clock
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_psc: the PLL VCO source clock prescaler
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg         this parameter should be selected between 2 and 63
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_n: the PLL VCO clock multi factor
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 64 and 500
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_p: the PLLP output frequency division factor from PLL VCO clock
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll_q: the PLL Q output frequency division factor from PLL VCO clock
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 15
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 500              		.loc 1 522 1 is_stmt 1 view -0
 501              		.cfi_startproc
 502              		@ args = 4, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 504              		.loc 1 523 5 view .LVU93
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
 505              		.loc 1 524 5 view .LVU94
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_inc = 0U;
 506              		.loc 1 526 5 view .LVU95
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 507              		.loc 1 527 5 view .LVU96
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 508              		.loc 1 522 1 is_stmt 0 view .LVU97
 509 0000 70B5     		push	{r4, r5, r6, lr}
 510              	.LCFI0:
 511              		.cfi_def_cfa_offset 16
 512              		.cfi_offset 4, -16
 513              		.cfi_offset 5, -12
 514              		.cfi_offset 6, -8
 515              		.cfi_offset 14, -4
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 516              		.loc 1 522 1 view .LVU98
 517 0002 0546     		mov	r5, r0
 518              		.loc 1 527 23 view .LVU99
 519 0004 1848     		ldr	r0, .L45
 520              	.LVL29:
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 521              		.loc 1 522 1 view .LVU100
ARM GAS  /tmp/cciLOduE.s 			page 19


 522 0006 049E     		ldr	r6, [sp, #16]
 523              		.loc 1 527 23 view .LVU101
 524 0008 D0F88008 		ldr	r0, [r0, #2176]
 525              	.LVL30:
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate the minimum factor of PLLN */
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if((ss_modulation_reg & RCU_PLLSSCTL_SSCGON) == RCU_PLLSSCTL_SSCGON) {
 526              		.loc 1 530 5 is_stmt 1 view .LVU102
 527              		.loc 1 530 7 is_stmt 0 view .LVU103
 528 000c 0028     		cmp	r0, #0
 529 000e 26DA     		bge	.L37
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 530              		.loc 1 531 9 is_stmt 1 view .LVU104
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 531              		.loc 1 532 31 is_stmt 0 view .LVU105
 532 0010 10F0804F 		tst	r0, #1073741824
 533 0014 0CBF     		ite	eq
 534 0016 0520     		moveq	r0, #5
 535              	.LVL31:
 536              		.loc 1 532 31 view .LVU106
 537 0018 0720     		movne	r0, #7
 538              	.L35:
 539              	.LVL32:
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         } else {
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_CENTER_INC;
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(CHECK_PLL_PSC_VALID(pll_psc) && CHECK_PLL_N_VALID(pll_n, ss_modulation_inc) &&
 540              		.loc 1 539 5 is_stmt 1 view .LVU107
 541              		.loc 1 539 8 is_stmt 0 view .LVU108
 542 001a 8C1E     		subs	r4, r1, #2
 543              		.loc 1 539 7 view .LVU109
 544 001c 3D2C     		cmp	r4, #61
 545 001e 20D8     		bhi	.L44
 546              		.loc 1 539 40 discriminator 1 view .LVU110
 547 0020 4030     		adds	r0, r0, #64
 548              	.LVL33:
 549              		.loc 1 539 37 discriminator 1 view .LVU111
 550 0022 9042     		cmp	r0, r2
 551 0024 1DD8     		bhi	.L44
 552              		.loc 1 539 40 discriminator 2 view .LVU112
 553 0026 B2F5FA7F 		cmp	r2, #500
 554 002a 1AD8     		bhi	.L44
 555 002c 082B     		cmp	r3, #8
 556 002e 18D8     		bhi	.L44
 557 0030 4FF4AA74 		mov	r4, #340
 558 0034 DC40     		lsrs	r4, r4, r3
 559 0036 14F00100 		ands	r0, r4, #1
 560              	.LVL34:
 561              		.loc 1 539 40 discriminator 2 view .LVU113
 562 003a 0FD0     		beq	.L36
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 563              		.loc 1 540 41 discriminator 5 view .LVU114
 564 003c B01E     		subs	r0, r6, #2
 565              		.loc 1 540 38 discriminator 5 view .LVU115
ARM GAS  /tmp/cciLOduE.s 			page 20


 566 003e 0D28     		cmp	r0, #13
 567 0040 0FD8     		bhi	.L44
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 568              		.loc 1 541 9 is_stmt 1 view .LVU116
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 569              		.loc 1 542 29 is_stmt 0 view .LVU117
 570 0042 45EA0665 		orr	r5, r5, r6, lsl #24
 571              	.LVL35:
 572              		.loc 1 542 29 view .LVU118
 573 0046 2943     		orrs	r1, r1, r5
 574              	.LVL36:
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 575              		.loc 1 541 53 view .LVU119
 576 0048 5B08     		lsrs	r3, r3, #1
 577              	.LVL37:
 578              		.loc 1 542 29 view .LVU120
 579 004a 41EA8212 		orr	r2, r1, r2, lsl #6
 580              	.LVL38:
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 581              		.loc 1 541 59 view .LVU121
 582 004e 013B     		subs	r3, r3, #1
 583              		.loc 1 542 29 view .LVU122
 584 0050 42EA0343 		orr	r3, r2, r3, lsl #16
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 585              		.loc 1 541 17 view .LVU123
 586 0054 044A     		ldr	r2, .L45
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* return status */
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return ERROR;
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return status */
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 587              		.loc 1 549 12 view .LVU124
 588 0056 0120     		movs	r0, #1
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 589              		.loc 1 541 17 view .LVU125
 590 0058 C2F80438 		str	r3, [r2, #2052]
 591              	.LVL39:
 592              		.loc 1 549 5 is_stmt 1 view .LVU126
 593              	.L36:
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 594              		.loc 1 550 1 is_stmt 0 view .LVU127
 595 005c 70BD     		pop	{r4, r5, r6, pc}
 596              	.LVL40:
 597              	.L37:
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 598              		.loc 1 526 23 view .LVU128
 599 005e 0020     		movs	r0, #0
 600              	.LVL41:
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 601              		.loc 1 526 23 view .LVU129
 602 0060 DBE7     		b	.L35
 603              	.LVL42:
 604              	.L44:
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 605              		.loc 1 526 23 view .LVU130
ARM GAS  /tmp/cciLOduE.s 			page 21


 606 0062 0020     		movs	r0, #0
 607 0064 FAE7     		b	.L36
 608              	.L46:
 609 0066 00BF     		.align	2
 610              	.L45:
 611 0068 00300240 		.word	1073885184
 612              		.cfi_endproc
 613              	.LFE132:
 615              		.section	.text.rcu_plli2s_config,"ax",%progbits
 616              		.align	1
 617              		.global	rcu_plli2s_config
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 622              	rcu_plli2s_config:
 623              	.LVL43:
 624              	.LFB133:
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLI2S clock
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_n: the PLLI2S VCO clock multi factor
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_r: the PLLI2S R output frequency division factor from PLLI2S VCO clock
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_r)
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 625              		.loc 1 562 1 is_stmt 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLI2S_N_VALID(plli2s_n) && CHECK_PLLI2S_R_VALID(plli2s_r)) {
 630              		.loc 1 564 5 view .LVU132
 631              		.loc 1 564 8 is_stmt 0 view .LVU133
 632 0000 A0F13203 		sub	r3, r0, #50
 633              		.loc 1 564 7 view .LVU134
 634 0004 B3F5E17F 		cmp	r3, #450
 635 0008 0AD8     		bhi	.L50
 636              		.loc 1 564 42 discriminator 1 view .LVU135
 637 000a 8B1E     		subs	r3, r1, #2
 638              		.loc 1 564 39 discriminator 1 view .LVU136
 639 000c 052B     		cmp	r3, #5
 640 000e 07D8     		bhi	.L50
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 641              		.loc 1 565 9 is_stmt 1 view .LVU137
 642              		.loc 1 565 20 is_stmt 0 view .LVU138
 643 0010 044B     		ldr	r3, .L51
 644              		.loc 1 565 50 view .LVU139
 645 0012 0907     		lsls	r1, r1, #28
 646              	.LVL44:
 647              		.loc 1 565 38 view .LVU140
 648 0014 41EA8010 		orr	r0, r1, r0, lsl #6
 649              	.LVL45:
ARM GAS  /tmp/cciLOduE.s 			page 22


 650              		.loc 1 565 20 view .LVU141
 651 0018 C3F88408 		str	r0, [r3, #2180]
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* return status */
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return ERROR;
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return status */
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 652              		.loc 1 572 5 is_stmt 1 view .LVU142
 653              		.loc 1 572 12 is_stmt 0 view .LVU143
 654 001c 0120     		movs	r0, #1
 655 001e 7047     		bx	lr
 656              	.LVL46:
 657              	.L50:
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 658              		.loc 1 568 16 view .LVU144
 659 0020 0020     		movs	r0, #0
 660              	.LVL47:
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 661              		.loc 1 573 1 view .LVU145
 662 0022 7047     		bx	lr
 663              	.L52:
 664              		.align	2
 665              	.L51:
 666 0024 00300240 		.word	1073885184
 667              		.cfi_endproc
 668              	.LFE133:
 670              		.section	.text.rcu_pllsai_config,"ax",%progbits
 671              		.align	1
 672              		.global	rcu_pllsai_config
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	rcu_pllsai_config:
 678              	.LVL48:
 679              	.LFB134:
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAI clock
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_n: the PLLSAI VCO clock multi factor
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_p: the PLLSAI P output frequency division factor from PLL VCO clock
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r: the PLLSAI R output frequency division factor from PLL VCO clock
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_r)
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 680              		.loc 1 587 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLSAI_N_VALID(pllsai_n) && CHECK_PLLSAI_P_VALID(pllsai_p) && CHECK_PLLSAI_R_VALID(pll
ARM GAS  /tmp/cciLOduE.s 			page 23


 684              		.loc 1 589 5 view .LVU147
 685              		.loc 1 589 8 is_stmt 0 view .LVU148
 686 0000 A0F13203 		sub	r3, r0, #50
 687              		.loc 1 589 7 view .LVU149
 688 0004 B3F5E17F 		cmp	r3, #450
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 689              		.loc 1 587 1 view .LVU150
 690 0008 10B5     		push	{r4, lr}
 691              	.LCFI1:
 692              		.cfi_def_cfa_offset 8
 693              		.cfi_offset 4, -8
 694              		.cfi_offset 14, -4
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 695              		.loc 1 587 1 view .LVU151
 696 000a 0446     		mov	r4, r0
 697              		.loc 1 589 7 view .LVU152
 698 000c 16D8     		bhi	.L58
 699 000e 0829     		cmp	r1, #8
 700 0010 14D8     		bhi	.L58
 701 0012 4FF4AA73 		mov	r3, #340
 702 0016 CB40     		lsrs	r3, r3, r1
 703 0018 13F00100 		ands	r0, r3, #1
 704              	.LVL49:
 705              		.loc 1 589 7 view .LVU153
 706 001c 0DD0     		beq	.L54
 707              		.loc 1 589 76 discriminator 8 view .LVU154
 708 001e 931E     		subs	r3, r2, #2
 709              		.loc 1 589 73 discriminator 8 view .LVU155
 710 0020 052B     		cmp	r3, #5
 711 0022 0BD8     		bhi	.L58
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 712              		.loc 1 590 9 is_stmt 1 view .LVU156
 713              		.loc 1 590 53 is_stmt 0 view .LVU157
 714 0024 4908     		lsrs	r1, r1, #1
 715              	.LVL50:
 716              		.loc 1 590 86 view .LVU158
 717 0026 1207     		lsls	r2, r2, #28
 718              	.LVL51:
 719              		.loc 1 590 20 view .LVU159
 720 0028 054B     		ldr	r3, .L59
 721              	.LVL52:
 722              		.loc 1 590 60 view .LVU160
 723 002a 0139     		subs	r1, r1, #1
 724              		.loc 1 590 74 view .LVU161
 725 002c 42EA8410 		orr	r0, r2, r4, lsl #6
 726 0030 40EA0140 		orr	r0, r0, r1, lsl #16
 727              		.loc 1 590 20 view .LVU162
 728 0034 C3F88808 		str	r0, [r3, #2184]
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* return status */
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return ERROR;
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return status */
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 729              		.loc 1 597 5 is_stmt 1 view .LVU163
 730              		.loc 1 597 12 is_stmt 0 view .LVU164
ARM GAS  /tmp/cciLOduE.s 			page 24


 731 0038 0120     		movs	r0, #1
 732              	.L54:
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 733              		.loc 1 598 1 view .LVU165
 734 003a 10BD     		pop	{r4, pc}
 735              	.LVL53:
 736              	.L58:
 737              		.loc 1 598 1 view .LVU166
 738 003c 0020     		movs	r0, #0
 739 003e FCE7     		b	.L54
 740              	.L60:
 741              		.align	2
 742              	.L59:
 743 0040 00300240 		.word	1073885184
 744              		.cfi_endproc
 745              	.LFE134:
 747              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 748              		.align	1
 749              		.global	rcu_rtc_clock_config
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
 754              	rcu_rtc_clock_config:
 755              	.LVL54:
 756              	.LFB135:
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the RTC clock source selection
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_IRC32K: CK_IRC32K selected as RTC source clock
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_RTCDIV: CK_HXTAL / RTCDIV selected as RTC source clock
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 757              		.loc 1 612 1 is_stmt 1 view -0
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 0
 760              		@ frame_needed = 0, uses_anonymous_args = 0
 761              		@ link register save eliminated.
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 762              		.loc 1 613 5 view .LVU168
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 763              		.loc 1 615 5 view .LVU169
 764              		.loc 1 615 9 is_stmt 0 view .LVU170
 765 0000 044A     		ldr	r2, .L62
 766 0002 D2F87038 		ldr	r3, [r2, #2160]
 767              	.LVL55:
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 768              		.loc 1 617 5 is_stmt 1 view .LVU171
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
ARM GAS  /tmp/cciLOduE.s 			page 25


 769              		.loc 1 618 5 view .LVU172
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 770              		.loc 1 617 9 is_stmt 0 view .LVU173
 771 0006 23F44073 		bic	r3, r3, #768
 772              	.LVL56:
 773              		.loc 1 618 22 view .LVU174
 774 000a 0343     		orrs	r3, r3, r0
 775              	.LVL57:
 776              		.loc 1 618 15 view .LVU175
 777 000c C2F87038 		str	r3, [r2, #2160]
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 778              		.loc 1 619 1 view .LVU176
 779 0010 7047     		bx	lr
 780              	.L63:
 781 0012 00BF     		.align	2
 782              	.L62:
 783 0014 00300240 		.word	1073885184
 784              		.cfi_endproc
 785              	.LFE135:
 787              		.section	.text.rcu_rtc_div_config,"ax",%progbits
 788              		.align	1
 789              		.global	rcu_rtc_div_config
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	rcu_rtc_div_config:
 795              	.LVL58:
 796              	.LFB136:
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the frequency division of RTC clock when HXTAL was selected as its clock so
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_div: RTC clock frequency division
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_NONE: no clock for RTC
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_DIVx: RTCDIV clock select CK_HXTAL / x, x = 2....31
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_rtc_div_config(uint32_t rtc_div)
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 797              		.loc 1 631 1 is_stmt 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 0
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801              		@ link register save eliminated.
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 802              		.loc 1 632 5 view .LVU178
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 803              		.loc 1 634 5 view .LVU179
 804              		.loc 1 634 9 is_stmt 0 view .LVU180
 805 0000 044A     		ldr	r2, .L65
 806 0002 D2F80838 		ldr	r3, [r2, #2056]
 807              	.LVL59:
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_RTCDIV;
 808              		.loc 1 636 5 is_stmt 1 view .LVU181
ARM GAS  /tmp/cciLOduE.s 			page 26


 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 809              		.loc 1 637 5 view .LVU182
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 810              		.loc 1 636 9 is_stmt 0 view .LVU183
 811 0006 23F4F813 		bic	r3, r3, #2031616
 812              	.LVL60:
 813              		.loc 1 637 21 view .LVU184
 814 000a 0343     		orrs	r3, r3, r0
 815              	.LVL61:
 816              		.loc 1 637 14 view .LVU185
 817 000c C2F80838 		str	r3, [r2, #2056]
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 818              		.loc 1 638 1 view .LVU186
 819 0010 7047     		bx	lr
 820              	.L66:
 821 0012 00BF     		.align	2
 822              	.L65:
 823 0014 00300240 		.word	1073885184
 824              		.cfi_endproc
 825              	.LFE136:
 827              		.section	.text.rcu_i2s_clock_config,"ax",%progbits
 828              		.align	1
 829              		.global	rcu_i2s_clock_config
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 834              	rcu_i2s_clock_config:
 835              	.LVL62:
 836              	.LFB137:
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the I2S clock source selection
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  i2s_clock_source: I2S clock source selection
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_PLLI2S: CK_PLLI2S selected as I2S source clock
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_I2S_CKIN: external i2s_ckin pin selected as I2S source clock
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_i2s_clock_config(uint32_t i2s_clock_source)
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 837              		.loc 1 651 1 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 841              		@ link register save eliminated.
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 842              		.loc 1 652 5 view .LVU188
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 843              		.loc 1 654 5 view .LVU189
 844              		.loc 1 654 9 is_stmt 0 view .LVU190
 845 0000 044A     		ldr	r2, .L68
 846 0002 D2F80838 		ldr	r3, [r2, #2056]
 847              	.LVL63:
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
ARM GAS  /tmp/cciLOduE.s 			page 27


 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_I2SSEL;
 848              		.loc 1 656 5 is_stmt 1 view .LVU191
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 849              		.loc 1 657 5 view .LVU192
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 850              		.loc 1 656 9 is_stmt 0 view .LVU193
 851 0006 23F40003 		bic	r3, r3, #8388608
 852              	.LVL64:
 853              		.loc 1 657 21 view .LVU194
 854 000a 0343     		orrs	r3, r3, r0
 855              	.LVL65:
 856              		.loc 1 657 14 view .LVU195
 857 000c C2F80838 		str	r3, [r2, #2056]
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 858              		.loc 1 658 1 view .LVU196
 859 0010 7047     		bx	lr
 860              	.L69:
 861 0012 00BF     		.align	2
 862              	.L68:
 863 0014 00300240 		.word	1073885184
 864              		.cfi_endproc
 865              	.LFE137:
 867              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 868              		.align	1
 869              		.global	rcu_ck48m_clock_config
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 874              	rcu_ck48m_clock_config:
 875              	.LVL66:
 876              	.LFB138:
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the CK48M clock source selection
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_PLL48M: CK_PLL48M selected as CK48M source clock
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 877              		.loc 1 670 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 882              		.loc 1 671 5 view .LVU198
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 883              		.loc 1 673 5 view .LVU199
 884              		.loc 1 673 9 is_stmt 0 view .LVU200
 885 0000 044A     		ldr	r2, .L71
 886 0002 D2F8C038 		ldr	r3, [r2, #2240]
 887              	.LVL67:
ARM GAS  /tmp/cciLOduE.s 			page 28


 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 888              		.loc 1 675 5 is_stmt 1 view .LVU201
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 889              		.loc 1 676 5 view .LVU202
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 890              		.loc 1 675 9 is_stmt 0 view .LVU203
 891 0006 23F00103 		bic	r3, r3, #1
 892              	.LVL68:
 893              		.loc 1 676 23 view .LVU204
 894 000a 0343     		orrs	r3, r3, r0
 895              	.LVL69:
 896              		.loc 1 676 16 view .LVU205
 897 000c C2F8C038 		str	r3, [r2, #2240]
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 898              		.loc 1 677 1 view .LVU206
 899 0010 7047     		bx	lr
 900              	.L72:
 901 0012 00BF     		.align	2
 902              	.L71:
 903 0014 00300240 		.word	1073885184
 904              		.cfi_endproc
 905              	.LFE138:
 907              		.section	.text.rcu_pll48m_clock_config,"ax",%progbits
 908              		.align	1
 909              		.global	rcu_pll48m_clock_config
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	rcu_pll48m_clock_config:
 915              	.LVL70:
 916              	.LFB139:
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLL48M clock source selection
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pll48m_clock_source: PLL48M clock source selection
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLQ: CK_PLLQ selected as PLL48M source clock
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLSAIP: CK_PLLSAIP selected as PLL48M source clock
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 917              		.loc 1 689 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 922              		.loc 1 690 5 view .LVU208
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 923              		.loc 1 692 5 view .LVU209
 924              		.loc 1 692 9 is_stmt 0 view .LVU210
 925 0000 044A     		ldr	r2, .L74
 926 0002 D2F8C038 		ldr	r3, [r2, #2240]
ARM GAS  /tmp/cciLOduE.s 			page 29


 927              	.LVL71:
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_PLL48MSEL;
 928              		.loc 1 694 5 is_stmt 1 view .LVU211
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 929              		.loc 1 695 5 view .LVU212
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 930              		.loc 1 694 9 is_stmt 0 view .LVU213
 931 0006 23F00203 		bic	r3, r3, #2
 932              	.LVL72:
 933              		.loc 1 695 23 view .LVU214
 934 000a 0343     		orrs	r3, r3, r0
 935              	.LVL73:
 936              		.loc 1 695 16 view .LVU215
 937 000c C2F8C038 		str	r3, [r2, #2240]
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 938              		.loc 1 696 1 view .LVU216
 939 0010 7047     		bx	lr
 940              	.L75:
 941 0012 00BF     		.align	2
 942              	.L74:
 943 0014 00300240 		.word	1073885184
 944              		.cfi_endproc
 945              	.LFE139:
 947              		.section	.text.rcu_timer_clock_prescaler_config,"ax",%progbits
 948              		.align	1
 949              		.global	rcu_timer_clock_prescaler_config
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 954              	rcu_timer_clock_prescaler_config:
 955              	.LVL74:
 956              	.LFB140:
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the TIMER clock prescaler selection
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  timer_clock_prescaler: TIMER clock selection
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL2: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       or 0b100(CK_APBx = CK_AHB/2), the TIMER clock is equal to CK_
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is twice the corresponding APB clock
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 2 x CK_APB2)
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL4: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       0b100(CK_APBx = CK_AHB/2), or 0b101(CK_APBx = CK_AHB/4), the 
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is four timers the corresponding APB
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 4 x CK_APB2)
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 957              		.loc 1 714 1 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		@ link register save eliminated.
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
ARM GAS  /tmp/cciLOduE.s 			page 30


 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(timer_clock_prescaler == RCU_TIMER_PSC_MUL2) {
 962              		.loc 1 716 5 view .LVU218
 963              		.loc 1 716 7 is_stmt 0 view .LVU219
 964 0000 6FF08073 		mvn	r3, #16777216
 965 0004 9842     		cmp	r0, r3
 966 0006 054B     		ldr	r3, .L80
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 967              		.loc 1 717 9 view .LVU220
 968 0008 D3F88C28 		ldr	r2, [r3, #2188]
 969              		.loc 1 717 9 is_stmt 1 view .LVU221
 970              		.loc 1 717 18 is_stmt 0 view .LVU222
 971 000c 0CBF     		ite	eq
 972 000e 22F08072 		biceq	r2, r2, #16777216
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CFG1 |= timer_clock_prescaler;
 973              		.loc 1 719 9 is_stmt 1 view .LVU223
 974              		.loc 1 719 18 is_stmt 0 view .LVU224
 975 0012 0243     		orrne	r2, r2, r0
 976 0014 C3F88C28 		str	r2, [r3, #2188]
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 977              		.loc 1 721 1 view .LVU225
 978 0018 7047     		bx	lr
 979              	.L81:
 980 001a 00BF     		.align	2
 981              	.L80:
 982 001c 00300240 		.word	1073885184
 983              		.cfi_endproc
 984              	.LFE140:
 986              		.section	.text.rcu_tli_clock_div_config,"ax",%progbits
 987              		.align	1
 988              		.global	rcu_tli_clock_div_config
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 993              	rcu_tli_clock_div_config:
 994              	.LVL75:
 995              	.LFB141:
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAIR divider used as input of TLI
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r_div: PLLSAIR divider used as input of TLI
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAIR_DIVx(x=2,4,8,16): PLLSAIR divided x used as input of TLI
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_tli_clock_div_config(uint32_t pllsai_r_div)
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 996              		.loc 1 732 1 is_stmt 1 view -0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1001              		.loc 1 733 5 view .LVU227
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
ARM GAS  /tmp/cciLOduE.s 			page 31


 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG1;
 1002              		.loc 1 735 5 view .LVU228
 1003              		.loc 1 735 9 is_stmt 0 view .LVU229
 1004 0000 044A     		ldr	r2, .L83
 1005 0002 D2F88C38 		ldr	r3, [r2, #2188]
 1006              	.LVL76:
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG1_PLLSAIRDIV;
 1007              		.loc 1 737 5 is_stmt 1 view .LVU230
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1008              		.loc 1 738 5 view .LVU231
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1009              		.loc 1 737 9 is_stmt 0 view .LVU232
 1010 0006 23F44033 		bic	r3, r3, #196608
 1011              	.LVL77:
 1012              		.loc 1 738 21 view .LVU233
 1013 000a 0343     		orrs	r3, r3, r0
 1014              	.LVL78:
 1015              		.loc 1 738 14 view .LVU234
 1016 000c C2F88C38 		str	r3, [r2, #2188]
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1017              		.loc 1 739 1 view .LVU235
 1018 0010 7047     		bx	lr
 1019              	.L84:
 1020 0012 00BF     		.align	2
 1021              	.L83:
 1022 0014 00300240 		.word	1073885184
 1023              		.cfi_endproc
 1024              	.LFE141:
 1026              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1027              		.align	1
 1028              		.global	rcu_lxtal_drive_capability_config
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1033              	rcu_lxtal_drive_capability_config:
 1034              	.LVL79:
 1035              	.LFB142:
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the LXTAL drive capability
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_LOWER_DRIVE: lower driving capability
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_HIGHER_DRIVE: higher driving capability
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1036              		.loc 1 751 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040              		@ link register save eliminated.
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1041              		.loc 1 752 5 view .LVU237
ARM GAS  /tmp/cciLOduE.s 			page 32


 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 1042              		.loc 1 754 5 view .LVU238
 1043              		.loc 1 754 9 is_stmt 0 view .LVU239
 1044 0000 044A     		ldr	r2, .L86
 1045 0002 D2F87038 		ldr	r3, [r2, #2160]
 1046              	.LVL80:
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1047              		.loc 1 757 5 is_stmt 1 view .LVU240
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1048              		.loc 1 758 5 view .LVU241
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1049              		.loc 1 757 9 is_stmt 0 view .LVU242
 1050 0006 23F00803 		bic	r3, r3, #8
 1051              	.LVL81:
 1052              		.loc 1 758 22 view .LVU243
 1053 000a 0343     		orrs	r3, r3, r0
 1054              	.LVL82:
 1055              		.loc 1 758 15 view .LVU244
 1056 000c C2F87038 		str	r3, [r2, #2160]
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1057              		.loc 1 759 1 view .LVU245
 1058 0010 7047     		bx	lr
 1059              	.L87:
 1060 0012 00BF     		.align	2
 1061              	.L86:
 1062 0014 00300240 		.word	1073885184
 1063              		.cfi_endproc
 1064              	.LFE142:
 1066              		.section	.text.rcu_osci_on,"ax",%progbits
 1067              		.align	1
 1068              		.global	rcu_osci_on
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1073              	rcu_osci_on:
 1074              	.LFB168:
 1075              		.cfi_startproc
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    wait for oscillator stabilization flags is SET or oscillator startup is timeout
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
ARM GAS  /tmp/cciLOduE.s 			page 33


 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(osci) {
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait LXTAL stable */
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait IRC16M stable */
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (IRC16M_STARTUP_TIMEOUT != stb_cnt)) {
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC16MSTB)) {
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait IRC48M stable */
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait IRC32K stable */
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
ARM GAS  /tmp/cciLOduE.s 			page 34


 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC32KSTB)) {
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait PLL stable */
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)) {
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait PLLI2S stable */
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLI2SSTB)) {
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait PLLSAI stable */
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSAISTB)) {
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return value */
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return reval;
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    turn on the oscillator
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
ARM GAS  /tmp/cciLOduE.s 			page 35


 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 1076              		.loc 1 903 6 is_stmt 1 view -0
 1077              		@ args = 0, pretend = 0, frame = 0
 1078              		@ frame_needed = 0, uses_anonymous_args = 0
 1079              		@ link register save eliminated.
 1080 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 1081              		.cfi_endproc
 1082              	.LFE168:
 1084              		.section	.text.rcu_osci_off,"ax",%progbits
 1085              		.align	1
 1086              		.global	rcu_osci_off
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1091              	rcu_osci_off:
 1092              	.LFB178:
 1093              		.cfi_startproc
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    turn off the oscillator
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 1094              		.loc 1 923 6 view -0
 1095              		@ args = 0, pretend = 0, frame = 0
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
 1098 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 1099              		.cfi_endproc
 1100              	.LFE178:
 1102              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
ARM GAS  /tmp/cciLOduE.s 			page 36


 1103              		.align	1
 1104              		.global	rcu_osci_bypass_mode_enable
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1109              	rcu_osci_bypass_mode_enable:
 1110              	.LVL83:
 1111              	.LFB146:
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1112              		.loc 1 938 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		@ link register save eliminated.
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1117              		.loc 1 939 5 view .LVU249
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(osci) {
 1118              		.loc 1 941 5 view .LVU250
 1119 0000 1028     		cmp	r0, #16
 1120 0002 03D0     		beq	.L91
 1121 0004 B0F5E05F 		cmp	r0, #7168
 1122 0008 0ED0     		beq	.L92
 1123 000a 7047     		bx	lr
 1124              	.L91:
 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable HXTAL to bypass mode */
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 1125              		.loc 1 944 9 view .LVU251
 1126              		.loc 1 944 13 is_stmt 0 view .LVU252
 1127 000c 0D4B     		ldr	r3, .L94
 1128 000e D3F80028 		ldr	r2, [r3, #2048]
 1129              	.LVL84:
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1130              		.loc 1 945 9 is_stmt 1 view .LVU253
 1131 0012 D3F80018 		ldr	r1, [r3, #2048]
 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1132              		.loc 1 946 24 is_stmt 0 view .LVU254
 1133 0016 42F48022 		orr	r2, r2, #262144
 1134              	.LVL85:
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1135              		.loc 1 945 17 view .LVU255
 1136 001a 21F48031 		bic	r1, r1, #65536
ARM GAS  /tmp/cciLOduE.s 			page 37


 1137 001e C3F80018 		str	r1, [r3, #2048]
 1138              		.loc 1 946 9 is_stmt 1 view .LVU256
 1139              		.loc 1 946 17 is_stmt 0 view .LVU257
 1140 0022 C3F80028 		str	r2, [r3, #2048]
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1141              		.loc 1 947 9 is_stmt 1 view .LVU258
 1142 0026 7047     		bx	lr
 1143              	.LVL86:
 1144              	.L92:
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 1145              		.loc 1 950 9 view .LVU259
 1146              		.loc 1 950 13 is_stmt 0 view .LVU260
 1147 0028 064B     		ldr	r3, .L94
 1148 002a D3F87028 		ldr	r2, [r3, #2160]
 1149              	.LVL87:
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1150              		.loc 1 951 9 is_stmt 1 view .LVU261
 1151 002e D3F87018 		ldr	r1, [r3, #2160]
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1152              		.loc 1 952 26 is_stmt 0 view .LVU262
 1153 0032 42F00402 		orr	r2, r2, #4
 1154              	.LVL88:
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1155              		.loc 1 951 19 view .LVU263
 1156 0036 21F00101 		bic	r1, r1, #1
 1157 003a C3F87018 		str	r1, [r3, #2160]
 1158              		.loc 1 952 9 is_stmt 1 view .LVU264
 1159              		.loc 1 952 19 is_stmt 0 view .LVU265
 1160 003e C3F87028 		str	r2, [r3, #2160]
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1161              		.loc 1 953 9 is_stmt 1 view .LVU266
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1162              		.loc 1 964 1 is_stmt 0 view .LVU267
 1163 0042 7047     		bx	lr
 1164              	.L95:
 1165              		.align	2
 1166              	.L94:
 1167 0044 00300240 		.word	1073885184
 1168              		.cfi_endproc
 1169              	.LFE146:
 1171              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1172              		.align	1
 1173              		.global	rcu_osci_bypass_mode_disable
 1174              		.syntax unified
 1175              		.thumb
ARM GAS  /tmp/cciLOduE.s 			page 38


 1176              		.thumb_func
 1178              	rcu_osci_bypass_mode_disable:
 1179              	.LVL89:
 1180              	.LFB147:
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1181              		.loc 1 976 1 is_stmt 1 view -0
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 0
 1184              		@ frame_needed = 0, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1186              		.loc 1 977 5 view .LVU269
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(osci) {
 1187              		.loc 1 979 5 view .LVU270
 1188 0000 1028     		cmp	r0, #16
 1189 0002 03D0     		beq	.L97
 1190 0004 B0F5E05F 		cmp	r0, #7168
 1191 0008 0ED0     		beq	.L98
 1192 000a 7047     		bx	lr
 1193              	.L97:
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* disable HXTAL to bypass mode */
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 1194              		.loc 1 982 9 view .LVU271
 1195              		.loc 1 982 13 is_stmt 0 view .LVU272
 1196 000c 0D4B     		ldr	r3, .L100
 1197 000e D3F80028 		ldr	r2, [r3, #2048]
 1198              	.LVL90:
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1199              		.loc 1 983 9 is_stmt 1 view .LVU273
 1200 0012 D3F80018 		ldr	r1, [r3, #2048]
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1201              		.loc 1 984 24 is_stmt 0 view .LVU274
 1202 0016 22F48022 		bic	r2, r2, #262144
 1203              	.LVL91:
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1204              		.loc 1 983 17 view .LVU275
 1205 001a 21F48031 		bic	r1, r1, #65536
 1206 001e C3F80018 		str	r1, [r3, #2048]
 1207              		.loc 1 984 9 is_stmt 1 view .LVU276
 1208              		.loc 1 984 17 is_stmt 0 view .LVU277
 1209 0022 C3F80028 		str	r2, [r3, #2048]
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1210              		.loc 1 985 9 is_stmt 1 view .LVU278
 1211 0026 7047     		bx	lr
ARM GAS  /tmp/cciLOduE.s 			page 39


 1212              	.LVL92:
 1213              	.L98:
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 1214              		.loc 1 988 9 view .LVU279
 1215              		.loc 1 988 13 is_stmt 0 view .LVU280
 1216 0028 064B     		ldr	r3, .L100
 1217 002a D3F87028 		ldr	r2, [r3, #2160]
 1218              	.LVL93:
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1219              		.loc 1 989 9 is_stmt 1 view .LVU281
 1220 002e D3F87018 		ldr	r1, [r3, #2160]
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1221              		.loc 1 990 26 is_stmt 0 view .LVU282
 1222 0032 22F00402 		bic	r2, r2, #4
 1223              	.LVL94:
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1224              		.loc 1 989 19 view .LVU283
 1225 0036 21F00101 		bic	r1, r1, #1
 1226 003a C3F87018 		str	r1, [r3, #2160]
 1227              		.loc 1 990 9 is_stmt 1 view .LVU284
 1228              		.loc 1 990 19 is_stmt 0 view .LVU285
 1229 003e C3F87028 		str	r2, [r3, #2160]
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1230              		.loc 1 991 9 is_stmt 1 view .LVU286
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1231              		.loc 1 1002 1 is_stmt 0 view .LVU287
 1232 0042 7047     		bx	lr
 1233              	.L101:
 1234              		.align	2
 1235              	.L100:
 1236 0044 00300240 		.word	1073885184
 1237              		.cfi_endproc
 1238              	.LFE147:
 1240              		.section	.text.rcu_irc16m_adjust_value_set,"ax",%progbits
 1241              		.align	1
 1242              		.global	rcu_irc16m_adjust_value_set
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1247              	rcu_irc16m_adjust_value_set:
 1248              	.LVL95:
 1249              	.LFB148:
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    set the IRC16M adjust value
ARM GAS  /tmp/cciLOduE.s 			page 40


1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  irc16m_adjval: IRC16M adjust value, must be between 0 and 0x1F
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        0x00 - 0x1F
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1250              		.loc 1 1012 1 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1255              		.loc 1 1013 5 view .LVU289
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_CTL;
 1256              		.loc 1 1015 5 view .LVU290
 1257              		.loc 1 1015 9 is_stmt 0 view .LVU291
 1258 0000 054A     		ldr	r2, .L103
 1259 0002 D2F80038 		ldr	r3, [r2, #2048]
 1260              	.LVL96:
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CTL_IRC16MADJ;
 1261              		.loc 1 1017 5 is_stmt 1 view .LVU292
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 1262              		.loc 1 1018 5 view .LVU293
 1263              		.loc 1 1018 64 is_stmt 0 view .LVU294
 1264 0006 C000     		lsls	r0, r0, #3
 1265              	.LVL97:
 1266              		.loc 1 1018 64 view .LVU295
 1267 0008 C0B2     		uxtb	r0, r0
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 1268              		.loc 1 1017 9 view .LVU296
 1269 000a 23F0F803 		bic	r3, r3, #248
 1270              	.LVL98:
 1271              		.loc 1 1018 20 view .LVU297
 1272 000e 1843     		orrs	r0, r0, r3
 1273              		.loc 1 1018 13 view .LVU298
 1274 0010 C2F80008 		str	r0, [r2, #2048]
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1275              		.loc 1 1019 1 view .LVU299
 1276 0014 7047     		bx	lr
 1277              	.L104:
 1278 0016 00BF     		.align	2
 1279              	.L103:
 1280 0018 00300240 		.word	1073885184
 1281              		.cfi_endproc
 1282              	.LFE148:
 1284              		.section	.text.rcu_spread_spectrum_config,"ax",%progbits
 1285              		.align	1
 1286              		.global	rcu_spread_spectrum_config
 1287              		.syntax unified
 1288              		.thumb
 1289              		.thumb_func
 1291              	rcu_spread_spectrum_config:
 1292              	.LVL99:
 1293              	.LFB149:
ARM GAS  /tmp/cciLOduE.s 			page 41


1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    configure the spread spectrum modulation for the main PLL clock
1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  spread_spectrum_type: PLL spread spectrum modulation type select
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_CENTER: center spread type is selected
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_DOWN: down spread type is selected
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  modstep: configure PLL spread spectrum modulation profile amplitude and frequency
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 7FFF.The following criteria must 
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  modcnt: configure PLL spread spectrum modulation profile amplitude and frequency
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 1FFF.The following criteria must 
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1294              		.loc 1 1034 1 is_stmt 1 view -0
 1295              		.cfi_startproc
 1296              		@ args = 0, pretend = 0, frame = 0
 1297              		@ frame_needed = 0, uses_anonymous_args = 0
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1298              		.loc 1 1035 5 view .LVU301
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg = RCU_PLLSSCTL;
 1299              		.loc 1 1037 5 view .LVU302
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1300              		.loc 1 1034 1 is_stmt 0 view .LVU303
 1301 0000 10B5     		push	{r4, lr}
 1302              	.LCFI2:
 1303              		.cfi_def_cfa_offset 8
 1304              		.cfi_offset 4, -8
 1305              		.cfi_offset 14, -4
 1306              		.loc 1 1037 9 view .LVU304
 1307 0002 064C     		ldr	r4, .L106
 1308 0004 D4F88038 		ldr	r3, [r4, #2176]
 1309              	.LVL100:
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_PLLSSCTL_MODCNT | RCU_PLLSSCTL_MODSTEP | RCU_PLLSSCTL_SS_TYPE);
 1310              		.loc 1 1039 5 is_stmt 1 view .LVU305
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 1311              		.loc 1 1040 5 view .LVU306
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 1312              		.loc 1 1039 9 is_stmt 0 view .LVU307
 1313 0008 03F03043 		and	r3, r3, #-1342177280
 1314              	.LVL101:
 1315              		.loc 1 1040 64 view .LVU308
 1316 000c 1343     		orrs	r3, r3, r2
 1317              	.LVL102:
 1318              		.loc 1 1040 64 view .LVU309
 1319 000e 0343     		orrs	r3, r3, r0
 1320 0010 43EA4133 		orr	r3, r3, r1, lsl #13
 1321              		.loc 1 1040 18 view .LVU310
 1322 0014 C4F88038 		str	r3, [r4, #2176]
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1323              		.loc 1 1041 1 view .LVU311
 1324 0018 10BD     		pop	{r4, pc}
 1325              	.L107:
 1326 001a 00BF     		.align	2
ARM GAS  /tmp/cciLOduE.s 			page 42


 1327              	.L106:
 1328 001c 00300240 		.word	1073885184
 1329              		.cfi_endproc
 1330              	.LFE149:
 1332              		.section	.text.rcu_spread_spectrum_enable,"ax",%progbits
 1333              		.align	1
 1334              		.global	rcu_spread_spectrum_enable
 1335              		.syntax unified
 1336              		.thumb
 1337              		.thumb_func
 1339              	rcu_spread_spectrum_enable:
 1340              	.LFB150:
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the PLL spread spectrum modulation
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_enable(void)
1050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1341              		.loc 1 1050 1 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345              		@ link register save eliminated.
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL |= RCU_PLLSSCTL_SSCGON;
 1346              		.loc 1 1051 5 view .LVU313
 1347 0000 034A     		ldr	r2, .L109
 1348 0002 D2F88038 		ldr	r3, [r2, #2176]
 1349              		.loc 1 1051 18 is_stmt 0 view .LVU314
 1350 0006 43F00043 		orr	r3, r3, #-2147483648
 1351 000a C2F88038 		str	r3, [r2, #2176]
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1352              		.loc 1 1052 1 view .LVU315
 1353 000e 7047     		bx	lr
 1354              	.L110:
 1355              		.align	2
 1356              	.L109:
 1357 0010 00300240 		.word	1073885184
 1358              		.cfi_endproc
 1359              	.LFE150:
 1361              		.section	.text.rcu_spread_spectrum_disable,"ax",%progbits
 1362              		.align	1
 1363              		.global	rcu_spread_spectrum_disable
 1364              		.syntax unified
 1365              		.thumb
 1366              		.thumb_func
 1368              	rcu_spread_spectrum_disable:
 1369              	.LFB151:
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the PLL spread spectrum modulation
1056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
ARM GAS  /tmp/cciLOduE.s 			page 43


1060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_disable(void)
1061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1370              		.loc 1 1061 1 is_stmt 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374              		@ link register save eliminated.
1062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL &= ~RCU_PLLSSCTL_SSCGON;
 1375              		.loc 1 1062 5 view .LVU317
 1376 0000 034A     		ldr	r2, .L112
 1377 0002 D2F88038 		ldr	r3, [r2, #2176]
 1378              		.loc 1 1062 18 is_stmt 0 view .LVU318
 1379 0006 23F00043 		bic	r3, r3, #-2147483648
 1380 000a C2F88038 		str	r3, [r2, #2176]
1063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1381              		.loc 1 1063 1 view .LVU319
 1382 000e 7047     		bx	lr
 1383              	.L113:
 1384              		.align	2
 1385              	.L112:
 1386 0010 00300240 		.word	1073885184
 1387              		.cfi_endproc
 1388              	.LFE151:
 1390              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1391              		.align	1
 1392              		.global	rcu_hxtal_clock_monitor_enable
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	rcu_hxtal_clock_monitor_enable:
 1398              	.LFB152:
1064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the HXTAL clock monitor
1067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1399              		.loc 1 1073 1 is_stmt 1 view -0
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 0
 1402              		@ frame_needed = 0, uses_anonymous_args = 0
 1403              		@ link register save eliminated.
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1404              		.loc 1 1074 5 view .LVU321
 1405 0000 034A     		ldr	r2, .L115
 1406 0002 D2F80038 		ldr	r3, [r2, #2048]
 1407              		.loc 1 1074 13 is_stmt 0 view .LVU322
 1408 0006 43F40023 		orr	r3, r3, #524288
 1409 000a C2F80038 		str	r3, [r2, #2048]
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1410              		.loc 1 1075 1 view .LVU323
 1411 000e 7047     		bx	lr
 1412              	.L116:
ARM GAS  /tmp/cciLOduE.s 			page 44


 1413              		.align	2
 1414              	.L115:
 1415 0010 00300240 		.word	1073885184
 1416              		.cfi_endproc
 1417              	.LFE152:
 1419              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1420              		.align	1
 1421              		.global	rcu_hxtal_clock_monitor_disable
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1426              	rcu_hxtal_clock_monitor_disable:
 1427              	.LFB153:
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the HXTAL clock monitor
1079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1428              		.loc 1 1084 1 is_stmt 1 view -0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 0, uses_anonymous_args = 0
 1432              		@ link register save eliminated.
1085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1433              		.loc 1 1085 5 view .LVU325
 1434 0000 034A     		ldr	r2, .L118
 1435 0002 D2F80038 		ldr	r3, [r2, #2048]
 1436              		.loc 1 1085 13 is_stmt 0 view .LVU326
 1437 0006 23F40023 		bic	r3, r3, #524288
 1438 000a C2F80038 		str	r3, [r2, #2048]
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1439              		.loc 1 1086 1 view .LVU327
 1440 000e 7047     		bx	lr
 1441              	.L119:
 1442              		.align	2
 1443              	.L118:
 1444 0010 00300240 		.word	1073885184
 1445              		.cfi_endproc
 1446              	.LFE153:
 1448              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 1449              		.align	1
 1450              		.global	rcu_voltage_key_unlock
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1455              	rcu_voltage_key_unlock:
 1456              	.LFB154:
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    unlock the voltage key
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
ARM GAS  /tmp/cciLOduE.s 			page 45


1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_voltage_key_unlock(void)
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1457              		.loc 1 1095 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 0
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 1461              		@ link register save eliminated.
1096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_VKEY = RCU_VKEY_UNLOCK;
 1462              		.loc 1 1096 5 view .LVU329
 1463              		.loc 1 1096 14 is_stmt 0 view .LVU330
 1464 0000 024B     		ldr	r3, .L121
 1465 0002 034A     		ldr	r2, .L121+4
 1466 0004 C3F80029 		str	r2, [r3, #2304]
1097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1467              		.loc 1 1097 1 view .LVU331
 1468 0008 7047     		bx	lr
 1469              	.L122:
 1470 000a 00BF     		.align	2
 1471              	.L121:
 1472 000c 00300240 		.word	1073885184
 1473 0010 4D3C2B1A 		.word	439041101
 1474              		.cfi_endproc
 1475              	.LFE154:
 1477              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1478              		.align	1
 1479              		.global	rcu_deepsleep_voltage_set
 1480              		.syntax unified
 1481              		.thumb
 1482              		.thumb_func
 1484              	rcu_deepsleep_voltage_set:
 1485              	.LVL103:
 1486              	.LFB155:
1098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    deep-sleep mode voltage select
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1487              		.loc 1 1111 1 is_stmt 1 view -0
 1488              		.cfi_startproc
 1489              		@ args = 0, pretend = 0, frame = 0
 1490              		@ frame_needed = 0, uses_anonymous_args = 0
 1491              		@ link register save eliminated.
1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1492              		.loc 1 1112 5 view .LVU333
1113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
 1493              		.loc 1 1113 13 is_stmt 0 view .LVU334
 1494 0000 024B     		ldr	r3, .L124
ARM GAS  /tmp/cciLOduE.s 			page 46


1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1495              		.loc 1 1112 11 view .LVU335
 1496 0002 00F00700 		and	r0, r0, #7
 1497              	.LVL104:
 1498              		.loc 1 1113 5 is_stmt 1 view .LVU336
 1499              		.loc 1 1113 13 is_stmt 0 view .LVU337
 1500 0006 C3F83409 		str	r0, [r3, #2356]
1114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1501              		.loc 1 1114 1 view .LVU338
 1502 000a 7047     		bx	lr
 1503              	.L125:
 1504              		.align	2
 1505              	.L124:
 1506 000c 00300240 		.word	1073885184
 1507              		.cfi_endproc
 1508              	.LFE155:
 1510              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1511              		.align	1
 1512              		.global	rcu_clock_freq_get
 1513              		.syntax unified
 1514              		.thumb
 1515              		.thumb_func
 1517              	rcu_clock_freq_get:
 1518              	.LVL105:
 1519              	.LFB156:
1115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the system clock, bus and peripheral clock frequency
1118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  clock: the clock frequency which to get
1119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_SYS: system clock frequency
1121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1520              		.loc 1 1128 1 is_stmt 1 view -0
 1521              		.cfi_startproc
 1522              		@ args = 0, pretend = 0, frame = 32
 1523              		@ frame_needed = 0, uses_anonymous_args = 0
1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1524              		.loc 1 1129 5 view .LVU340
1130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1525              		.loc 1 1130 5 view .LVU341
1131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
 1526              		.loc 1 1131 5 view .LVU342
1132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1527              		.loc 1 1134 5 view .LVU343
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1528              		.loc 1 1128 1 is_stmt 0 view .LVU344
 1529 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1530              	.LCFI3:
ARM GAS  /tmp/cciLOduE.s 			page 47


 1531              		.cfi_def_cfa_offset 20
 1532              		.cfi_offset 4, -20
 1533              		.cfi_offset 5, -16
 1534              		.cfi_offset 6, -12
 1535              		.cfi_offset 7, -8
 1536              		.cfi_offset 14, -4
 1537              		.loc 1 1134 19 view .LVU345
 1538 0002 354B     		ldr	r3, .L141
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1539              		.loc 1 1128 1 view .LVU346
 1540 0004 89B0     		sub	sp, sp, #36
 1541              	.LCFI4:
 1542              		.cfi_def_cfa_offset 56
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1543              		.loc 1 1128 1 view .LVU347
 1544 0006 0446     		mov	r4, r0
 1545              		.loc 1 1134 19 view .LVU348
 1546 0008 04AD     		add	r5, sp, #16
 1547 000a 03F11006 		add	r6, r3, #16
 1548 000e 1F46     		mov	r7, r3
 1549              	.LVL106:
 1550              	.L127:
 1551              		.loc 1 1134 19 view .LVU349
 1552 0010 1868     		ldr	r0, [r3]	@ unaligned
 1553 0012 5968     		ldr	r1, [r3, #4]	@ unaligned
 1554 0014 2A46     		mov	r2, r5
 1555 0016 03C2     		stmia	r2!, {r0, r1}
 1556 0018 0833     		adds	r3, r3, #8
 1557 001a B342     		cmp	r3, r6
 1558 001c 1546     		mov	r5, r2
 1559 001e F7D1     		bne	.L127
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1560              		.loc 1 1135 5 is_stmt 1 view .LVU350
 1561              		.loc 1 1135 19 is_stmt 0 view .LVU351
 1562 0020 3869     		ldr	r0, [r7, #16]	@ unaligned
 1563 0022 7168     		ldr	r1, [r6, #4]	@ unaligned
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1564              		.loc 1 1138 11 view .LVU352
 1565 0024 2D4A     		ldr	r2, .L141+4
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1566              		.loc 1 1135 19 view .LVU353
 1567 0026 6B46     		mov	r3, sp
 1568 0028 03C3     		stmia	r3!, {r0, r1}
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1569              		.loc 1 1136 5 is_stmt 1 view .LVU354
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1570              		.loc 1 1136 19 is_stmt 0 view .LVU355
 1571 002a 03C3     		stmia	r3!, {r0, r1}
 1572              		.loc 1 1138 5 is_stmt 1 view .LVU356
 1573              		.loc 1 1138 11 is_stmt 0 view .LVU357
 1574 002c D2F80838 		ldr	r3, [r2, #2056]
 1575              		.loc 1 1138 9 view .LVU358
 1576 0030 C3F38103 		ubfx	r3, r3, #2, #2
 1577              	.LVL107:
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(sws) {
ARM GAS  /tmp/cciLOduE.s 			page 48


 1578              		.loc 1 1139 5 is_stmt 1 view .LVU359
 1579 0034 012B     		cmp	r3, #1
 1580 0036 3FD0     		beq	.L136
 1581 0038 022B     		cmp	r3, #2
 1582 003a 3FD1     		bne	.L137
1140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case SEL_IRC16M:
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* HXTAL is selected as CK_SYS */
1145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case SEL_HXTAL:
1146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = HXTAL_VALUE;
1147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* PLLP is selected as CK_SYS */
1149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case SEL_PLLP:
1150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* get the value of PLLPSC[5:0] */
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllpsc = GET_BITS(RCU_PLL, 0U, 5U);
 1583              		.loc 1 1151 9 view .LVU360
 1584              		.loc 1 1151 18 is_stmt 0 view .LVU361
 1585 003c D2F80408 		ldr	r0, [r2, #2052]
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 1586              		.loc 1 1152 16 view .LVU362
 1587 0040 D2F80418 		ldr	r1, [r2, #2052]
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 1588              		.loc 1 1153 17 view .LVU363
 1589 0044 D2F80438 		ldr	r3, [r2, #2052]
 1590              	.LVL108:
1154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllsel = (RCU_PLL & RCU_PLL_PLLSEL);
 1591              		.loc 1 1155 19 view .LVU364
 1592 0048 D2F80428 		ldr	r2, [r2, #2052]
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
1157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
 1593              		.loc 1 1157 20 view .LVU365
 1594 004c 244D     		ldr	r5, .L141+8
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 1595              		.loc 1 1153 17 view .LVU366
 1596 004e C3F30143 		ubfx	r3, r3, #16, #2
 1597              		.loc 1 1157 20 view .LVU367
 1598 0052 12F4800F 		tst	r2, #4194304
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 1599              		.loc 1 1152 14 view .LVU368
 1600 0056 C1F38811 		ubfx	r1, r1, #6, #9
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 1601              		.loc 1 1153 45 view .LVU369
 1602 005a 03F10103 		add	r3, r3, #1
 1603              		.loc 1 1157 20 view .LVU370
 1604 005e 214A     		ldr	r2, .L141+12
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 1605              		.loc 1 1151 16 view .LVU371
 1606 0060 00F03F00 		and	r0, r0, #63
 1607              	.LVL109:
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 1608              		.loc 1 1152 9 is_stmt 1 view .LVU372
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 1609              		.loc 1 1153 9 view .LVU373
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
ARM GAS  /tmp/cciLOduE.s 			page 49


 1610              		.loc 1 1153 14 is_stmt 0 view .LVU374
 1611 0064 4FEA4303 		lsl	r3, r3, #1
 1612              	.LVL110:
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 1613              		.loc 1 1155 9 is_stmt 1 view .LVU375
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
 1614              		.loc 1 1156 9 view .LVU376
 1615              		.loc 1 1157 20 is_stmt 0 view .LVU377
 1616 0068 18BF     		it	ne
 1617 006a 2A46     		movne	r2, r5
 1618              	.LVL111:
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         } else {
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             ck_src = IRC16M_VALUE;
1160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
1161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = ((ck_src / pllpsc) * plln) / pllp;
 1619              		.loc 1 1161 9 is_stmt 1 view .LVU378
 1620              		.loc 1 1161 31 is_stmt 0 view .LVU379
 1621 006c B2FBF0F2 		udiv	r2, r2, r0
 1622              	.LVL112:
 1623              		.loc 1 1161 41 view .LVU380
 1624 0070 4A43     		muls	r2, r1, r2
 1625              		.loc 1 1161 20 view .LVU381
 1626 0072 B2FBF3F0 		udiv	r0, r2, r3
 1627              	.LVL113:
1162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1628              		.loc 1 1162 9 is_stmt 1 view .LVU382
 1629              	.L128:
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
1165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate AHB clock frequency */
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1630              		.loc 1 1169 5 view .LVU383
 1631              		.loc 1 1169 11 is_stmt 0 view .LVU384
 1632 0076 1949     		ldr	r1, .L141+4
 1633 0078 D1F80838 		ldr	r3, [r1, #2056]
 1634              	.LVL114:
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 1635              		.loc 1 1170 5 is_stmt 1 view .LVU385
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1636              		.loc 1 1171 5 view .LVU386
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate APB1 clock frequency */
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 10, 12);
 1637              		.loc 1 1174 11 is_stmt 0 view .LVU387
 1638 007c D1F80828 		ldr	r2, [r1, #2056]
 1639              		.loc 1 1174 9 view .LVU388
 1640 0080 C2F38222 		ubfx	r2, r2, #10, #3
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 1641              		.loc 1 1175 23 view .LVU389
 1642 0084 2032     		adds	r2, r2, #32
 1643 0086 6A44     		add	r2, sp, r2
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 1644              		.loc 1 1169 9 view .LVU390
 1645 0088 C3F30313 		ubfx	r3, r3, #4, #4
ARM GAS  /tmp/cciLOduE.s 			page 50


 1646              	.LVL115:
 1647              		.loc 1 1175 23 view .LVU391
 1648 008c 12F8205C 		ldrb	r5, [r2, #-32]	@ zero_extendqisi2
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
1177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* calculate APB2 clock frequency */
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 13, 15);
 1649              		.loc 1 1179 11 view .LVU392
 1650 0090 D1F80828 		ldr	r2, [r1, #2056]
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1651              		.loc 1 1170 22 view .LVU393
 1652 0094 2033     		adds	r3, r3, #32
 1653 0096 6B44     		add	r3, sp, r3
 1654              		.loc 1 1179 9 view .LVU394
 1655 0098 C2F34232 		ubfx	r2, r2, #13, #3
1180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 1656              		.loc 1 1180 23 view .LVU395
 1657 009c 2032     		adds	r2, r2, #32
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1658              		.loc 1 1170 13 view .LVU396
 1659 009e 13F8103C 		ldrb	r3, [r3, #-16]	@ zero_extendqisi2
 1660              		.loc 1 1180 23 view .LVU397
 1661 00a2 6A44     		add	r2, sp, r2
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 1662              		.loc 1 1171 14 view .LVU398
 1663 00a4 20FA03F3 		lsr	r3, r0, r3
 1664              	.LVL116:
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 1665              		.loc 1 1174 5 is_stmt 1 view .LVU399
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1666              		.loc 1 1175 5 view .LVU400
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 1667              		.loc 1 1176 5 view .LVU401
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 1668              		.loc 1 1179 5 view .LVU402
 1669              		.loc 1 1180 5 view .LVU403
 1670              		.loc 1 1180 23 is_stmt 0 view .LVU404
 1671 00a8 12F8182C 		ldrb	r2, [r2, #-24]	@ zero_extendqisi2
 1672              	.LVL117:
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1673              		.loc 1 1181 5 is_stmt 1 view .LVU405
1182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* return the clocks frequency */
1184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     switch(clock) {
 1674              		.loc 1 1184 5 view .LVU406
 1675 00ac 032C     		cmp	r4, #3
 1676 00ae 07D8     		bhi	.L130
 1677 00b0 DFE804F0 		tbb	[pc, r4]
 1678              	.L132:
 1679 00b4 07       		.byte	(.L126-.L132)/2
 1680 00b5 09       		.byte	(.L134-.L132)/2
 1681 00b6 0B       		.byte	(.L133-.L132)/2
 1682 00b7 0E       		.byte	(.L131-.L132)/2
 1683              	.LVL118:
 1684              		.p2align 1
 1685              	.L136:
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
ARM GAS  /tmp/cciLOduE.s 			page 51


 1686              		.loc 1 1139 5 is_stmt 0 view .LVU407
 1687 00b8 0948     		ldr	r0, .L141+8
 1688 00ba DCE7     		b	.L128
 1689              	.L137:
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1690              		.loc 1 1142 20 view .LVU408
 1691 00bc 0948     		ldr	r0, .L141+12
 1692 00be DAE7     		b	.L128
 1693              	.LVL119:
 1694              	.L130:
1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1695              		.loc 1 1129 19 view .LVU409
 1696 00c0 0020     		movs	r0, #0
 1697              	.LVL120:
 1698              	.L126:
1185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_SYS:
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = cksys_freq;
1187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_AHB:
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = ahb_freq;
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB1:
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = apb1_freq;
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB2:
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         ck_freq = apb2_freq;
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
1198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
1199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     return ck_freq;
1201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1699              		.loc 1 1201 1 view .LVU410
 1700 00c2 09B0     		add	sp, sp, #36
 1701              	.LCFI5:
 1702              		.cfi_remember_state
 1703              		.cfi_def_cfa_offset 20
 1704              		@ sp needed
 1705 00c4 F0BD     		pop	{r4, r5, r6, r7, pc}
 1706              	.LVL121:
 1707              	.L134:
 1708              	.LCFI6:
 1709              		.cfi_restore_state
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1710              		.loc 1 1189 9 is_stmt 1 view .LVU411
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB1:
 1711              		.loc 1 1190 9 view .LVU412
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1712              		.loc 1 1189 17 is_stmt 0 view .LVU413
 1713 00c6 1846     		mov	r0, r3
 1714              	.LVL122:
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB1:
 1715              		.loc 1 1190 9 view .LVU414
 1716 00c8 FBE7     		b	.L126
 1717              	.LVL123:
 1718              	.L133:
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
ARM GAS  /tmp/cciLOduE.s 			page 52


 1719              		.loc 1 1176 15 view .LVU415
 1720 00ca 23FA05F0 		lsr	r0, r3, r5
 1721              	.LVL124:
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1722              		.loc 1 1192 9 is_stmt 1 view .LVU416
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     case CK_APB2:
 1723              		.loc 1 1193 9 view .LVU417
 1724 00ce F8E7     		b	.L126
 1725              	.LVL125:
 1726              	.L131:
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 1727              		.loc 1 1181 15 is_stmt 0 view .LVU418
 1728 00d0 23FA02F0 		lsr	r0, r3, r2
 1729              	.LVL126:
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         break;
 1730              		.loc 1 1195 9 is_stmt 1 view .LVU419
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     default:
 1731              		.loc 1 1196 9 view .LVU420
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1732              		.loc 1 1200 5 view .LVU421
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1733              		.loc 1 1200 12 is_stmt 0 view .LVU422
 1734 00d4 F5E7     		b	.L126
 1735              	.L142:
 1736 00d6 00BF     		.align	2
 1737              	.L141:
 1738 00d8 00000000 		.word	.LANCHOR0
 1739 00dc 00300240 		.word	1073885184
 1740 00e0 40787D01 		.word	25000000
 1741 00e4 0024F400 		.word	16000000
 1742              		.cfi_endproc
 1743              	.LFE156:
 1745              		.section	.text.rcu_flag_get,"ax",%progbits
 1746              		.align	1
 1747              		.global	rcu_flag_get
 1748              		.syntax unified
 1749              		.thumb
 1750              		.thumb_func
 1752              	rcu_flag_get:
 1753              	.LVL127:
 1754              	.LFB157:
1202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization and periphral reset flags
1205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC16MSTB: IRC16M stabilization flag
1208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
1209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLI2SSTB: PLLI2S stabilization flag
1211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSAISTB: PLLSAI stabilization flag
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
1213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC32KSTB: IRC32K stabilization flag
1214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_BORRST: BOR reset flags
1216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
1217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PORRST: Power reset flag
ARM GAS  /tmp/cciLOduE.s 			page 53


1218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
1219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
1220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
1221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
1222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
1226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 1755              		.loc 1 1226 1 is_stmt 1 view -0
 1756              		.cfi_startproc
 1757              		@ args = 0, pretend = 0, frame = 0
 1758              		@ frame_needed = 0, uses_anonymous_args = 0
 1759              		@ link register save eliminated.
1227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* get the rcu flag */
1228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
 1760              		.loc 1 1228 5 view .LVU424
 1761              		.loc 1 1228 18 is_stmt 0 view .LVU425
 1762 0000 8309     		lsrs	r3, r0, #6
 1763 0002 03F18043 		add	r3, r3, #1073741824
 1764 0006 03F50E33 		add	r3, r3, #145408
 1765              		.loc 1 1228 38 view .LVU426
 1766 000a 00F01F00 		and	r0, r0, #31
 1767              	.LVL128:
 1768              		.loc 1 1228 18 view .LVU427
 1769 000e 1B68     		ldr	r3, [r3]
 1770              		.loc 1 1228 14 view .LVU428
 1771 0010 23FA00F0 		lsr	r0, r3, r0
1229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return SET;
1230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
1231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return RESET;
1232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1772              		.loc 1 1233 1 view .LVU429
 1773 0014 00F00100 		and	r0, r0, #1
 1774 0018 7047     		bx	lr
 1775              		.cfi_endproc
 1776              	.LFE157:
 1778              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1779              		.align	1
 1780              		.global	rcu_osci_stab_wait
 1781              		.syntax unified
 1782              		.thumb
 1783              		.thumb_func
 1785              	rcu_osci_stab_wait:
 1786              	.LVL129:
 1787              	.LFB143:
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1788              		.loc 1 777 1 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 0
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 1792              		.loc 1 778 5 view .LVU431
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 1793              		.loc 1 779 5 view .LVU432
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
ARM GAS  /tmp/cciLOduE.s 			page 54


 1794              		.loc 1 780 5 view .LVU433
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1795              		.loc 1 782 5 view .LVU434
 1796 0000 1C28     		cmp	r0, #28
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1797              		.loc 1 777 1 is_stmt 0 view .LVU435
 1798 0002 08B5     		push	{r3, lr}
 1799              	.LCFI7:
 1800              		.cfi_def_cfa_offset 8
 1801              		.cfi_offset 3, -8
 1802              		.cfi_offset 14, -4
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1803              		.loc 1 782 5 view .LVU436
 1804 0004 61D0     		beq	.L164
 1805 0006 12D8     		bhi	.L146
 1806 0008 1828     		cmp	r0, #24
 1807 000a 55D0     		beq	.L165
 1808 000c 04D8     		bhi	.L148
 1809 000e 98B3     		cbz	r0, .L166
 1810 0010 1028     		cmp	r0, #16
 1811 0012 22D0     		beq	.L167
 1812              	.L182:
 1813 0014 0020     		movs	r0, #0
 1814              	.LVL130:
 1815              	.L151:
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 1816              		.loc 1 885 5 is_stmt 1 view .LVU437
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 1817              		.loc 1 886 1 is_stmt 0 view .LVU438
 1818 0016 08BD     		pop	{r3, pc}
 1819              	.LVL131:
 1820              	.L148:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1821              		.loc 1 782 5 view .LVU439
 1822 0018 1A28     		cmp	r0, #26
 1823 001a FBD1     		bne	.L182
 1824 001c 2F4A     		ldr	r2, .L183
 1825              	.LVL132:
 1826              	.L152:
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1827              		.loc 1 858 13 is_stmt 1 view .LVU440
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1828              		.loc 1 858 25 is_stmt 0 view .LVU441
 1829 001e 1B20     		movs	r0, #27
 1830 0020 FFF7FEFF 		bl	rcu_flag_get
 1831              	.LVL133:
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1832              		.loc 1 859 13 is_stmt 1 view .LVU442
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1833              		.loc 1 857 36 view .LVU443
 1834 0024 08B9     		cbnz	r0, .L162
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1835              		.loc 1 857 36 is_stmt 0 discriminator 1 view .LVU444
 1836 0026 013A     		subs	r2, r2, #1
 1837              	.LVL134:
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1838              		.loc 1 857 36 discriminator 1 view .LVU445
ARM GAS  /tmp/cciLOduE.s 			page 55


 1839 0028 F9D1     		bne	.L152
 1840              	.LVL135:
 1841              	.L162:
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1842              		.loc 1 863 9 is_stmt 1 view .LVU446
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1843              		.loc 1 863 21 is_stmt 0 view .LVU447
 1844 002a 1B20     		movs	r0, #27
 1845              	.LVL136:
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1846              		.loc 1 863 21 view .LVU448
 1847 002c 1EE0     		b	.L180
 1848              	.LVL137:
 1849              	.L146:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1850              		.loc 1 782 5 view .LVU449
 1851 002e B0F5E85F 		cmp	r0, #7424
 1852 0032 36D0     		beq	.L169
 1853 0034 43F21003 		movw	r3, #12304
 1854 0038 9842     		cmp	r0, r3
 1855 003a 27D0     		beq	.L170
 1856 003c B0F5E05F 		cmp	r0, #7168
 1857 0040 E8D1     		bne	.L182
 1858 0042 6FF07042 		mvn	r2, #-268435456
 1859              	.LVL138:
 1860              	.L155:
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1861              		.loc 1 798 13 is_stmt 1 view .LVU450
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1862              		.loc 1 798 25 is_stmt 0 view .LVU451
 1863 0046 41F60140 		movw	r0, #7169
 1864 004a FFF7FEFF 		bl	rcu_flag_get
 1865              	.LVL139:
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1866              		.loc 1 799 13 is_stmt 1 view .LVU452
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1867              		.loc 1 797 36 view .LVU453
 1868 004e 08B9     		cbnz	r0, .L157
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1869              		.loc 1 797 36 is_stmt 0 discriminator 1 view .LVU454
 1870 0050 013A     		subs	r2, r2, #1
 1871              	.LVL140:
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1872              		.loc 1 797 36 discriminator 1 view .LVU455
 1873 0052 F8D1     		bne	.L155
 1874              	.LVL141:
 1875              	.L157:
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1876              		.loc 1 803 9 is_stmt 1 view .LVU456
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1877              		.loc 1 803 21 is_stmt 0 view .LVU457
 1878 0054 41F60140 		movw	r0, #7169
 1879              	.LVL142:
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1880              		.loc 1 803 21 view .LVU458
 1881 0058 08E0     		b	.L180
 1882              	.LVL143:
ARM GAS  /tmp/cciLOduE.s 			page 56


 1883              	.L167:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1884              		.loc 1 782 5 view .LVU459
 1885 005a 4FF6FF72 		movw	r2, #65535
 1886              	.LVL144:
 1887              	.L150:
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1888              		.loc 1 786 13 is_stmt 1 view .LVU460
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1889              		.loc 1 786 25 is_stmt 0 view .LVU461
 1890 005e 1120     		movs	r0, #17
 1891 0060 FFF7FEFF 		bl	rcu_flag_get
 1892              	.LVL145:
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1893              		.loc 1 787 13 is_stmt 1 view .LVU462
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1894              		.loc 1 785 36 view .LVU463
 1895 0064 08B9     		cbnz	r0, .L156
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1896              		.loc 1 785 36 is_stmt 0 discriminator 1 view .LVU464
 1897 0066 013A     		subs	r2, r2, #1
 1898              	.LVL146:
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1899              		.loc 1 785 36 discriminator 1 view .LVU465
 1900 0068 F9D1     		bne	.L150
 1901              	.LVL147:
 1902              	.L156:
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1903              		.loc 1 791 9 is_stmt 1 view .LVU466
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1904              		.loc 1 791 21 is_stmt 0 view .LVU467
 1905 006a 1120     		movs	r0, #17
 1906              	.LVL148:
 1907              	.L180:
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1908              		.loc 1 875 21 view .LVU468
 1909 006c FFF7FEFF 		bl	rcu_flag_get
 1910              	.LVL149:
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1911              		.loc 1 875 11 view .LVU469
 1912 0070 0038     		subs	r0, r0, #0
 1913 0072 18BF     		it	ne
 1914 0074 0120     		movne	r0, #1
 1915 0076 CEE7     		b	.L151
 1916              	.LVL150:
 1917              	.L166:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1918              		.loc 1 782 5 view .LVU470
 1919 0078 4FF4A062 		mov	r2, #1280
 1920              	.LVL151:
 1921              	.L149:
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1922              		.loc 1 810 13 is_stmt 1 view .LVU471
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1923              		.loc 1 810 25 is_stmt 0 view .LVU472
 1924 007c 0120     		movs	r0, #1
 1925 007e FFF7FEFF 		bl	rcu_flag_get
ARM GAS  /tmp/cciLOduE.s 			page 57


 1926              	.LVL152:
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1927              		.loc 1 811 13 is_stmt 1 view .LVU473
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1928              		.loc 1 809 36 view .LVU474
 1929 0082 08B9     		cbnz	r0, .L158
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1930              		.loc 1 809 36 is_stmt 0 discriminator 1 view .LVU475
 1931 0084 013A     		subs	r2, r2, #1
 1932              	.LVL153:
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1933              		.loc 1 809 36 discriminator 1 view .LVU476
 1934 0086 F9D1     		bne	.L149
 1935              	.LVL154:
 1936              	.L158:
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1937              		.loc 1 815 9 is_stmt 1 view .LVU477
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1938              		.loc 1 815 21 is_stmt 0 view .LVU478
 1939 0088 0120     		movs	r0, #1
 1940              	.LVL155:
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1941              		.loc 1 815 21 view .LVU479
 1942 008a EFE7     		b	.L180
 1943              	.LVL156:
 1944              	.L170:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1945              		.loc 1 782 5 view .LVU480
 1946 008c 134A     		ldr	r2, .L183
 1947              	.LVL157:
 1948              	.L154:
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1949              		.loc 1 822 13 is_stmt 1 view .LVU481
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1950              		.loc 1 822 25 is_stmt 0 view .LVU482
 1951 008e 43F21100 		movw	r0, #12305
 1952 0092 FFF7FEFF 		bl	rcu_flag_get
 1953              	.LVL158:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1954              		.loc 1 823 13 is_stmt 1 view .LVU483
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1955              		.loc 1 821 36 view .LVU484
 1956 0096 08B9     		cbnz	r0, .L159
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1957              		.loc 1 821 36 is_stmt 0 discriminator 1 view .LVU485
 1958 0098 013A     		subs	r2, r2, #1
 1959              	.LVL159:
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1960              		.loc 1 821 36 discriminator 1 view .LVU486
 1961 009a F8D1     		bne	.L154
 1962              	.LVL160:
 1963              	.L159:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1964              		.loc 1 827 9 is_stmt 1 view .LVU487
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1965              		.loc 1 827 21 is_stmt 0 view .LVU488
 1966 009c 43F21100 		movw	r0, #12305
ARM GAS  /tmp/cciLOduE.s 			page 58


 1967              	.LVL161:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1968              		.loc 1 827 21 view .LVU489
 1969 00a0 E4E7     		b	.L180
 1970              	.LVL162:
 1971              	.L169:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1972              		.loc 1 782 5 view .LVU490
 1973 00a2 0E4A     		ldr	r2, .L183
 1974              	.LVL163:
 1975              	.L153:
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1976              		.loc 1 834 13 is_stmt 1 view .LVU491
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1977              		.loc 1 834 25 is_stmt 0 view .LVU492
 1978 00a4 41F60150 		movw	r0, #7425
 1979 00a8 FFF7FEFF 		bl	rcu_flag_get
 1980              	.LVL164:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 1981              		.loc 1 835 13 is_stmt 1 view .LVU493
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1982              		.loc 1 833 36 view .LVU494
 1983 00ac 08B9     		cbnz	r0, .L160
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1984              		.loc 1 833 36 is_stmt 0 discriminator 1 view .LVU495
 1985 00ae 013A     		subs	r2, r2, #1
 1986              	.LVL165:
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1987              		.loc 1 833 36 discriminator 1 view .LVU496
 1988 00b0 F8D1     		bne	.L153
 1989              	.LVL166:
 1990              	.L160:
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1991              		.loc 1 839 9 is_stmt 1 view .LVU497
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1992              		.loc 1 839 21 is_stmt 0 view .LVU498
 1993 00b2 41F60150 		movw	r0, #7425
 1994              	.LVL167:
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1995              		.loc 1 839 21 view .LVU499
 1996 00b6 D9E7     		b	.L180
 1997              	.LVL168:
 1998              	.L165:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1999              		.loc 1 782 5 view .LVU500
 2000 00b8 084A     		ldr	r2, .L183
 2001              	.LVL169:
 2002              	.L147:
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2003              		.loc 1 846 13 is_stmt 1 view .LVU501
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2004              		.loc 1 846 25 is_stmt 0 view .LVU502
 2005 00ba 1920     		movs	r0, #25
 2006 00bc FFF7FEFF 		bl	rcu_flag_get
 2007              	.LVL170:
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2008              		.loc 1 847 13 is_stmt 1 view .LVU503
ARM GAS  /tmp/cciLOduE.s 			page 59


 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2009              		.loc 1 845 36 view .LVU504
 2010 00c0 08B9     		cbnz	r0, .L161
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2011              		.loc 1 845 36 is_stmt 0 discriminator 1 view .LVU505
 2012 00c2 013A     		subs	r2, r2, #1
 2013              	.LVL171:
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2014              		.loc 1 845 36 discriminator 1 view .LVU506
 2015 00c4 F9D1     		bne	.L147
 2016              	.LVL172:
 2017              	.L161:
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2018              		.loc 1 851 9 is_stmt 1 view .LVU507
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2019              		.loc 1 851 21 is_stmt 0 view .LVU508
 2020 00c6 1920     		movs	r0, #25
 2021              	.LVL173:
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2022              		.loc 1 851 21 view .LVU509
 2023 00c8 D0E7     		b	.L180
 2024              	.LVL174:
 2025              	.L164:
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2026              		.loc 1 782 5 view .LVU510
 2027 00ca 044A     		ldr	r2, .L183
 2028              	.LVL175:
 2029              	.L145:
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2030              		.loc 1 870 13 is_stmt 1 view .LVU511
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2031              		.loc 1 870 25 is_stmt 0 view .LVU512
 2032 00cc 1D20     		movs	r0, #29
 2033 00ce FFF7FEFF 		bl	rcu_flag_get
 2034              	.LVL176:
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         }
 2035              		.loc 1 871 13 is_stmt 1 view .LVU513
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2036              		.loc 1 869 36 view .LVU514
 2037 00d2 08B9     		cbnz	r0, .L163
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2038              		.loc 1 869 36 is_stmt 0 discriminator 1 view .LVU515
 2039 00d4 013A     		subs	r2, r2, #1
 2040              	.LVL177:
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2041              		.loc 1 869 36 discriminator 1 view .LVU516
 2042 00d6 F9D1     		bne	.L145
 2043              	.LVL178:
 2044              	.L163:
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2045              		.loc 1 875 9 is_stmt 1 view .LVU517
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2046              		.loc 1 875 21 is_stmt 0 view .LVU518
 2047 00d8 1D20     		movs	r0, #29
 2048              	.LVL179:
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2049              		.loc 1 875 21 view .LVU519
ARM GAS  /tmp/cciLOduE.s 			page 60


 2050 00da C7E7     		b	.L180
 2051              	.L184:
 2052              		.align	2
 2053              	.L183:
 2054 00dc FFFF0F00 		.word	1048575
 2055              		.cfi_endproc
 2056              	.LFE143:
 2058              		.section	.text.rcu_deinit,"ax",%progbits
 2059              		.align	1
 2060              		.global	rcu_deinit
 2061              		.syntax unified
 2062              		.thumb
 2063              		.thumb_func
 2065              	rcu_deinit:
 2066              	.LFB116:
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
 2067              		.loc 1 59 1 is_stmt 1 view -0
 2068              		.cfi_startproc
 2069              		@ args = 0, pretend = 0, frame = 0
 2070              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2071              		.loc 1 61 5 view .LVU521
 2072 0000 1C49     		ldr	r1, .L186
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
 2073              		.loc 1 59 1 is_stmt 0 view .LVU522
 2074 0002 08B5     		push	{r3, lr}
 2075              	.LCFI8:
 2076              		.cfi_def_cfa_offset 8
 2077              		.cfi_offset 3, -8
 2078              		.cfi_offset 14, -4
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2079              		.loc 1 61 5 view .LVU523
 2080 0004 D1F80038 		ldr	r3, [r1, #2048]
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2081              		.loc 1 61 13 view .LVU524
 2082 0008 43F00103 		orr	r3, r3, #1
 2083 000c C1F80038 		str	r3, [r1, #2048]
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 2084              		.loc 1 62 5 is_stmt 1 view .LVU525
 2085 0010 0020     		movs	r0, #0
 2086 0012 FFF7FEFF 		bl	rcu_osci_stab_wait
 2087              	.LVL180:
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2088              		.loc 1 63 5 view .LVU526
 2089 0016 D1F80838 		ldr	r3, [r1, #2056]
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2090              		.loc 1 76 16 is_stmt 0 view .LVU527
 2091 001a 174A     		ldr	r2, .L186+4
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2092              		.loc 1 63 14 view .LVU528
 2093 001c 23F00303 		bic	r3, r3, #3
 2094 0020 C1F80838 		str	r3, [r1, #2056]
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 2095              		.loc 1 66 5 is_stmt 1 view .LVU529
 2096 0024 D1F80038 		ldr	r3, [r1, #2048]
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 2097              		.loc 1 66 13 is_stmt 0 view .LVU530
ARM GAS  /tmp/cciLOduE.s 			page 61


 2098 0028 23F0A853 		bic	r3, r3, #352321536
 2099 002c 23F41023 		bic	r3, r3, #589824
 2100 0030 C1F80038 		str	r3, [r1, #2048]
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 2101              		.loc 1 68 5 is_stmt 1 view .LVU531
 2102 0034 D1F80038 		ldr	r3, [r1, #2048]
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 2103              		.loc 1 68 13 is_stmt 0 view .LVU532
 2104 0038 23F48023 		bic	r3, r3, #262144
 2105 003c C1F80038 		str	r3, [r1, #2048]
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 2106              		.loc 1 70 5 is_stmt 1 view .LVU533
 2107 0040 D1F80838 		ldr	r3, [r1, #2056]
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 2108              		.loc 1 70 14 is_stmt 0 view .LVU534
 2109 0044 03F44373 		and	r3, r3, #780
 2110 0048 C1F80838 		str	r3, [r1, #2056]
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 2111              		.loc 1 74 5 is_stmt 1 view .LVU535
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 2112              		.loc 1 74 13 is_stmt 0 view .LVU536
 2113 004c 0B4B     		ldr	r3, .L186+8
 2114 004e C1F80438 		str	r3, [r1, #2052]
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2115              		.loc 1 76 5 is_stmt 1 view .LVU537
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2116              		.loc 1 76 16 is_stmt 0 view .LVU538
 2117 0052 C1F88428 		str	r2, [r1, #2180]
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 2118              		.loc 1 78 5 is_stmt 1 view .LVU539
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 2119              		.loc 1 78 16 is_stmt 0 view .LVU540
 2120 0056 C1F88838 		str	r3, [r1, #2184]
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 2121              		.loc 1 80 5 is_stmt 1 view .LVU541
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 2122              		.loc 1 80 13 is_stmt 0 view .LVU542
 2123 005a 0023     		movs	r3, #0
 2124 005c C1F80C38 		str	r3, [r1, #2060]
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2125              		.loc 1 82 5 is_stmt 1 view .LVU543
 2126 0060 D1F88C38 		ldr	r3, [r1, #2188]
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2127              		.loc 1 82 14 is_stmt 0 view .LVU544
 2128 0064 23F08173 		bic	r3, r3, #16908288
 2129 0068 23F48033 		bic	r3, r3, #65536
 2130 006c C1F88C38 		str	r3, [r1, #2188]
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
 2131              		.loc 1 83 1 view .LVU545
 2132 0070 08BD     		pop	{r3, pc}
 2133              	.L187:
 2134 0072 00BF     		.align	2
 2135              	.L186:
 2136 0074 00300240 		.word	1073885184
 2137 0078 00300024 		.word	603992064
 2138 007c 10300024 		.word	603992080
 2139              		.cfi_endproc
ARM GAS  /tmp/cciLOduE.s 			page 62


 2140              	.LFE116:
 2142              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 2143              		.align	1
 2144              		.global	rcu_all_reset_flag_clear
 2145              		.syntax unified
 2146              		.thumb
 2147              		.thumb_func
 2149              	rcu_all_reset_flag_clear:
 2150              	.LFB158:
1234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    clear all the reset flag
1237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  none
1238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_all_reset_flag_clear(void)
1242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
 2151              		.loc 1 1242 1 is_stmt 1 view -0
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 0
 2154              		@ frame_needed = 0, uses_anonymous_args = 0
 2155              		@ link register save eliminated.
1243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2156              		.loc 1 1243 5 view .LVU547
 2157 0000 034A     		ldr	r2, .L189
 2158 0002 D2F87438 		ldr	r3, [r2, #2164]
 2159              		.loc 1 1243 16 is_stmt 0 view .LVU548
 2160 0006 43F08073 		orr	r3, r3, #16777216
 2161 000a C2F87438 		str	r3, [r2, #2164]
1244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
 2162              		.loc 1 1244 1 view .LVU549
 2163 000e 7047     		bx	lr
 2164              	.L190:
 2165              		.align	2
 2166              	.L189:
 2167 0010 00300240 		.word	1073885184
 2168              		.cfi_endproc
 2169              	.LFE158:
 2171              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 2172              		.align	1
 2173              		.global	rcu_interrupt_flag_get
 2174              		.syntax unified
 2175              		.thumb
 2176              		.thumb_func
 2178              	rcu_interrupt_flag_get:
 2179              	.LFB182:
 2180              		.cfi_startproc
1245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization interrupt and ckm flags
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
1249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB: IRC32K stabilization interrupt flag
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB: IRC16M stabilization interrupt flag
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
ARM GAS  /tmp/cciLOduE.s 			page 63


1254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
1255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB: PLLI2S stabilization interrupt flag
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB: PLLSAI stabilization interrupt flag
1257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     FlagStatus: SET or RESET
1261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 2181              		.loc 1 1262 12 is_stmt 1 view -0
 2182              		@ args = 0, pretend = 0, frame = 0
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 2184              		@ link register save eliminated.
 2185 0000 FFF7FEBF 		b	rcu_flag_get
 2186              		.cfi_endproc
 2187              	.LFE182:
 2189              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2190              		.align	1
 2191              		.global	rcu_interrupt_flag_clear
 2192              		.syntax unified
 2193              		.thumb
 2194              		.thumb_func
 2196              	rcu_interrupt_flag_clear:
 2197              	.LFB170:
 2198              		.cfi_startproc
1263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
1264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     /* get the rcu interrupt flag */
1265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))) {
1266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return SET;
1267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     } else {
1268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****         return RESET;
1269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     }
1270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
1271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    clear the interrupt flags
1274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB_CLR: IRC32K stabilization interrupt flag clear
1277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB_CLR: IRC16M stabilization interrupt flag clear
1279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
1280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB_CLR: PLLI2S stabilization interrupt flag clear
1282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB_CLR: PLLSAI stabilization interrupt flag clear
1283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
1284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
1285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
 2199              		.loc 1 1288 6 view -0
 2200              		@ args = 0, pretend = 0, frame = 0
 2201              		@ frame_needed = 0, uses_anonymous_args = 0
 2202              		@ link register save eliminated.
 2203 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 2204              		.cfi_endproc
ARM GAS  /tmp/cciLOduE.s 			page 64


 2205              	.LFE170:
 2207              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2208              		.align	1
 2209              		.global	rcu_interrupt_enable
 2210              		.syntax unified
 2211              		.thumb
 2212              		.thumb_func
 2214              	rcu_interrupt_enable:
 2215              	.LFB172:
 2216              		.cfi_startproc
1289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
1290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
1291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
1292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    enable the stabilization interrupt
1295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
1296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 Only one parameter can be selected which is shown as below:
1297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt enable
1298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt enable
1300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt enable
1303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt enable
1304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
 2217              		.loc 1 1308 6 view -0
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
 2220              		@ link register save eliminated.
 2221 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 2222              		.cfi_endproc
 2223              	.LFE172:
 2225              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2226              		.align	1
 2227              		.global	rcu_interrupt_disable
 2228              		.syntax unified
 2229              		.thumb
 2230              		.thumb_func
 2232              	rcu_interrupt_disable:
 2233              	.LFB180:
 2234              		.cfi_startproc
1309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** {
1310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
1311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** }
1312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** 
1314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** /*!
1315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \brief    disable the stabilization interrupt
1316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
1317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt disable
1319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
ARM GAS  /tmp/cciLOduE.s 			page 65


1320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt disable
1321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
1322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
1323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt disable
1324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt disable
1325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt disable
1326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \param[out] none
1327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c ****     \retval     none
1328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** */
1329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
 2235              		.loc 1 1329 6 view -0
 2236              		@ args = 0, pretend = 0, frame = 0
 2237              		@ frame_needed = 0, uses_anonymous_args = 0
 2238              		@ link register save eliminated.
 2239 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 2240              		.cfi_endproc
 2241              	.LFE180:
 2243              		.section	.rodata
 2244              		.set	.LANCHOR0,. + 0
 2245              	.LC0:
 2246 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2246      00000000 
 2246      01020304 
 2246      06
 2247 000d 070809   		.ascii	"\007\010\011"
 2248              	.LC1:
 2249 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2249      01020304 
 2250              		.text
 2251              	.Letext0:
 2252              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2253              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2254              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 2255              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/cciLOduE.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_rcu.c
     /tmp/cciLOduE.s:19     .text.rcu_periph_clock_enable:0000000000000000 $t
     /tmp/cciLOduE.s:25     .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/cciLOduE.s:54     .text.rcu_periph_clock_disable:0000000000000000 $t
     /tmp/cciLOduE.s:60     .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/cciLOduE.s:89     .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
     /tmp/cciLOduE.s:95     .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/cciLOduE.s:107    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
     /tmp/cciLOduE.s:113    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/cciLOduE.s:125    .text.rcu_periph_reset_enable:0000000000000000 $t
     /tmp/cciLOduE.s:131    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/cciLOduE.s:143    .text.rcu_periph_reset_disable:0000000000000000 $t
     /tmp/cciLOduE.s:149    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/cciLOduE.s:161    .text.rcu_bkp_reset_enable:0000000000000000 $t
     /tmp/cciLOduE.s:167    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/cciLOduE.s:185    .text.rcu_bkp_reset_enable:0000000000000010 $d
     /tmp/cciLOduE.s:190    .text.rcu_bkp_reset_disable:0000000000000000 $t
     /tmp/cciLOduE.s:196    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/cciLOduE.s:214    .text.rcu_bkp_reset_disable:0000000000000010 $d
     /tmp/cciLOduE.s:219    .text.rcu_system_clock_source_config:0000000000000000 $t
     /tmp/cciLOduE.s:225    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/cciLOduE.s:254    .text.rcu_system_clock_source_config:0000000000000014 $d
     /tmp/cciLOduE.s:259    .text.rcu_system_clock_source_get:0000000000000000 $t
     /tmp/cciLOduE.s:265    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/cciLOduE.s:282    .text.rcu_system_clock_source_get:000000000000000c $d
     /tmp/cciLOduE.s:287    .text.rcu_ahb_clock_config:0000000000000000 $t
     /tmp/cciLOduE.s:293    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/cciLOduE.s:322    .text.rcu_ahb_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:327    .text.rcu_apb1_clock_config:0000000000000000 $t
     /tmp/cciLOduE.s:333    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/cciLOduE.s:362    .text.rcu_apb1_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:367    .text.rcu_apb2_clock_config:0000000000000000 $t
     /tmp/cciLOduE.s:373    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/cciLOduE.s:402    .text.rcu_apb2_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:407    .text.rcu_ckout0_config:0000000000000000 $t
     /tmp/cciLOduE.s:413    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
     /tmp/cciLOduE.s:444    .text.rcu_ckout0_config:0000000000000014 $d
     /tmp/cciLOduE.s:449    .text.rcu_ckout1_config:0000000000000000 $t
     /tmp/cciLOduE.s:455    .text.rcu_ckout1_config:0000000000000000 rcu_ckout1_config
     /tmp/cciLOduE.s:486    .text.rcu_ckout1_config:0000000000000014 $d
     /tmp/cciLOduE.s:491    .text.rcu_pll_config:0000000000000000 $t
     /tmp/cciLOduE.s:497    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/cciLOduE.s:611    .text.rcu_pll_config:0000000000000068 $d
     /tmp/cciLOduE.s:616    .text.rcu_plli2s_config:0000000000000000 $t
     /tmp/cciLOduE.s:622    .text.rcu_plli2s_config:0000000000000000 rcu_plli2s_config
     /tmp/cciLOduE.s:666    .text.rcu_plli2s_config:0000000000000024 $d
     /tmp/cciLOduE.s:671    .text.rcu_pllsai_config:0000000000000000 $t
     /tmp/cciLOduE.s:677    .text.rcu_pllsai_config:0000000000000000 rcu_pllsai_config
     /tmp/cciLOduE.s:743    .text.rcu_pllsai_config:0000000000000040 $d
     /tmp/cciLOduE.s:748    .text.rcu_rtc_clock_config:0000000000000000 $t
     /tmp/cciLOduE.s:754    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
     /tmp/cciLOduE.s:783    .text.rcu_rtc_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:788    .text.rcu_rtc_div_config:0000000000000000 $t
     /tmp/cciLOduE.s:794    .text.rcu_rtc_div_config:0000000000000000 rcu_rtc_div_config
     /tmp/cciLOduE.s:823    .text.rcu_rtc_div_config:0000000000000014 $d
     /tmp/cciLOduE.s:828    .text.rcu_i2s_clock_config:0000000000000000 $t
ARM GAS  /tmp/cciLOduE.s 			page 67


     /tmp/cciLOduE.s:834    .text.rcu_i2s_clock_config:0000000000000000 rcu_i2s_clock_config
     /tmp/cciLOduE.s:863    .text.rcu_i2s_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:868    .text.rcu_ck48m_clock_config:0000000000000000 $t
     /tmp/cciLOduE.s:874    .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
     /tmp/cciLOduE.s:903    .text.rcu_ck48m_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:908    .text.rcu_pll48m_clock_config:0000000000000000 $t
     /tmp/cciLOduE.s:914    .text.rcu_pll48m_clock_config:0000000000000000 rcu_pll48m_clock_config
     /tmp/cciLOduE.s:943    .text.rcu_pll48m_clock_config:0000000000000014 $d
     /tmp/cciLOduE.s:948    .text.rcu_timer_clock_prescaler_config:0000000000000000 $t
     /tmp/cciLOduE.s:954    .text.rcu_timer_clock_prescaler_config:0000000000000000 rcu_timer_clock_prescaler_config
     /tmp/cciLOduE.s:982    .text.rcu_timer_clock_prescaler_config:000000000000001c $d
     /tmp/cciLOduE.s:987    .text.rcu_tli_clock_div_config:0000000000000000 $t
     /tmp/cciLOduE.s:993    .text.rcu_tli_clock_div_config:0000000000000000 rcu_tli_clock_div_config
     /tmp/cciLOduE.s:1022   .text.rcu_tli_clock_div_config:0000000000000014 $d
     /tmp/cciLOduE.s:1027   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
     /tmp/cciLOduE.s:1033   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
     /tmp/cciLOduE.s:1062   .text.rcu_lxtal_drive_capability_config:0000000000000014 $d
     /tmp/cciLOduE.s:1067   .text.rcu_osci_on:0000000000000000 $t
     /tmp/cciLOduE.s:1073   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/cciLOduE.s:1085   .text.rcu_osci_off:0000000000000000 $t
     /tmp/cciLOduE.s:1091   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/cciLOduE.s:1103   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
     /tmp/cciLOduE.s:1109   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/cciLOduE.s:1167   .text.rcu_osci_bypass_mode_enable:0000000000000044 $d
     /tmp/cciLOduE.s:1172   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
     /tmp/cciLOduE.s:1178   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/cciLOduE.s:1236   .text.rcu_osci_bypass_mode_disable:0000000000000044 $d
     /tmp/cciLOduE.s:1241   .text.rcu_irc16m_adjust_value_set:0000000000000000 $t
     /tmp/cciLOduE.s:1247   .text.rcu_irc16m_adjust_value_set:0000000000000000 rcu_irc16m_adjust_value_set
     /tmp/cciLOduE.s:1280   .text.rcu_irc16m_adjust_value_set:0000000000000018 $d
     /tmp/cciLOduE.s:1285   .text.rcu_spread_spectrum_config:0000000000000000 $t
     /tmp/cciLOduE.s:1291   .text.rcu_spread_spectrum_config:0000000000000000 rcu_spread_spectrum_config
     /tmp/cciLOduE.s:1328   .text.rcu_spread_spectrum_config:000000000000001c $d
     /tmp/cciLOduE.s:1333   .text.rcu_spread_spectrum_enable:0000000000000000 $t
     /tmp/cciLOduE.s:1339   .text.rcu_spread_spectrum_enable:0000000000000000 rcu_spread_spectrum_enable
     /tmp/cciLOduE.s:1357   .text.rcu_spread_spectrum_enable:0000000000000010 $d
     /tmp/cciLOduE.s:1362   .text.rcu_spread_spectrum_disable:0000000000000000 $t
     /tmp/cciLOduE.s:1368   .text.rcu_spread_spectrum_disable:0000000000000000 rcu_spread_spectrum_disable
     /tmp/cciLOduE.s:1386   .text.rcu_spread_spectrum_disable:0000000000000010 $d
     /tmp/cciLOduE.s:1391   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
     /tmp/cciLOduE.s:1397   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/cciLOduE.s:1415   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 $d
     /tmp/cciLOduE.s:1420   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
     /tmp/cciLOduE.s:1426   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
     /tmp/cciLOduE.s:1444   .text.rcu_hxtal_clock_monitor_disable:0000000000000010 $d
     /tmp/cciLOduE.s:1449   .text.rcu_voltage_key_unlock:0000000000000000 $t
     /tmp/cciLOduE.s:1455   .text.rcu_voltage_key_unlock:0000000000000000 rcu_voltage_key_unlock
     /tmp/cciLOduE.s:1472   .text.rcu_voltage_key_unlock:000000000000000c $d
     /tmp/cciLOduE.s:1478   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
     /tmp/cciLOduE.s:1484   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/cciLOduE.s:1506   .text.rcu_deepsleep_voltage_set:000000000000000c $d
     /tmp/cciLOduE.s:1511   .text.rcu_clock_freq_get:0000000000000000 $t
     /tmp/cciLOduE.s:1517   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/cciLOduE.s:1679   .text.rcu_clock_freq_get:00000000000000b4 $d
     /tmp/cciLOduE.s:1684   .text.rcu_clock_freq_get:00000000000000b8 $t
     /tmp/cciLOduE.s:1738   .text.rcu_clock_freq_get:00000000000000d8 $d
     /tmp/cciLOduE.s:1746   .text.rcu_flag_get:0000000000000000 $t
ARM GAS  /tmp/cciLOduE.s 			page 68


     /tmp/cciLOduE.s:1752   .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/cciLOduE.s:1779   .text.rcu_osci_stab_wait:0000000000000000 $t
     /tmp/cciLOduE.s:1785   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/cciLOduE.s:2054   .text.rcu_osci_stab_wait:00000000000000dc $d
     /tmp/cciLOduE.s:2059   .text.rcu_deinit:0000000000000000 $t
     /tmp/cciLOduE.s:2065   .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/cciLOduE.s:2136   .text.rcu_deinit:0000000000000074 $d
     /tmp/cciLOduE.s:2143   .text.rcu_all_reset_flag_clear:0000000000000000 $t
     /tmp/cciLOduE.s:2149   .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/cciLOduE.s:2167   .text.rcu_all_reset_flag_clear:0000000000000010 $d
     /tmp/cciLOduE.s:2172   .text.rcu_interrupt_flag_get:0000000000000000 $t
     /tmp/cciLOduE.s:2178   .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/cciLOduE.s:2190   .text.rcu_interrupt_flag_clear:0000000000000000 $t
     /tmp/cciLOduE.s:2196   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/cciLOduE.s:2208   .text.rcu_interrupt_enable:0000000000000000 $t
     /tmp/cciLOduE.s:2214   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/cciLOduE.s:2226   .text.rcu_interrupt_disable:0000000000000000 $t
     /tmp/cciLOduE.s:2232   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable

NO UNDEFINED SYMBOLS
