ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB239:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch1_trig;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                                                             /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 73 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 73 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 3


  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 73 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 74 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 74 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 74 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 81 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE239:
  82              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_ADC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_ADC_MspInit:
  90              	.LVL0:
  91              	.LFB240:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c ****   * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c ****   */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 90 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 90 1 is_stmt 0 view .LVU15
  97 0000 00B5     		push	{lr}
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 89B0     		sub	sp, sp, #36
 101              		.cfi_def_cfa_offset 40
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 91 3 is_stmt 1 view .LVU16
 103              		.loc 1 91 20 is_stmt 0 view .LVU17
 104 0004 0023     		movs	r3, #0
 105 0006 0393     		str	r3, [sp, #12]
 106 0008 0493     		str	r3, [sp, #16]
 107 000a 0593     		str	r3, [sp, #20]
 108 000c 0693     		str	r3, [sp, #24]
 109 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 110              		.loc 1 92 3 is_stmt 1 view .LVU18
 111              		.loc 1 92 10 is_stmt 0 view .LVU19
 112 0010 0268     		ldr	r2, [r0]
 113              		.loc 1 92 5 view .LVU20
 114 0012 03F18043 		add	r3, r3, #1073741824
 115 0016 03F59033 		add	r3, r3, #73728
 116 001a 9A42     		cmp	r2, r3
 117 001c 02D0     		beq	.L8
 118              	.LVL1:
 119              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BAT_VSENCE_Pin;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 5


 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 120              		.loc 1 115 1 view .LVU21
 121 001e 09B0     		add	sp, sp, #36
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 4
 124              		@ sp needed
 125 0020 5DF804FB 		ldr	pc, [sp], #4
 126              	.LVL2:
 127              	.L8:
 128              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 129              		.loc 1 98 5 is_stmt 1 view .LVU22
 130              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 131              		.loc 1 98 5 view .LVU23
 132 0024 0021     		movs	r1, #0
 133 0026 0191     		str	r1, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 134              		.loc 1 98 5 view .LVU24
 135 0028 03F58C33 		add	r3, r3, #71680
 136 002c 5A6C     		ldr	r2, [r3, #68]
 137 002e 42F48072 		orr	r2, r2, #256
 138 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 98 5 view .LVU25
 140 0034 5A6C     		ldr	r2, [r3, #68]
 141 0036 02F48072 		and	r2, r2, #256
 142 003a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 98 5 view .LVU26
 144 003c 019A     		ldr	r2, [sp, #4]
 145              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 98 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 147              		.loc 1 100 5 view .LVU28
 148              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149              		.loc 1 100 5 view .LVU29
 150 003e 0291     		str	r1, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 100 5 view .LVU30
 152 0040 1A6B     		ldr	r2, [r3, #48]
 153 0042 42F00102 		orr	r2, r2, #1
 154 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 100 5 view .LVU31
 156 0048 1B6B     		ldr	r3, [r3, #48]
 157 004a 03F00103 		and	r3, r3, #1
 158 004e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 100 5 view .LVU32
 160 0050 029B     		ldr	r3, [sp, #8]
 161              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 6


 162              		.loc 1 100 5 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 163              		.loc 1 104 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 164              		.loc 1 104 25 is_stmt 0 view .LVU35
 165 0052 1023     		movs	r3, #16
 166 0054 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 105 5 is_stmt 1 view .LVU36
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 105 26 is_stmt 0 view .LVU37
 169 0056 0323     		movs	r3, #3
 170 0058 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 171              		.loc 1 106 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 172              		.loc 1 107 5 view .LVU39
 173 005a 03A9     		add	r1, sp, #12
 174 005c 0148     		ldr	r0, .L9
 175              	.LVL3:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 176              		.loc 1 107 5 is_stmt 0 view .LVU40
 177 005e FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL4:
 179              		.loc 1 115 1 view .LVU41
 180 0062 DCE7     		b	.L5
 181              	.L10:
 182              		.align	2
 183              	.L9:
 184 0064 00000240 		.word	1073872896
 185              		.cfi_endproc
 186              	.LFE240:
 188              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 189              		.align	1
 190              		.global	HAL_ADC_MspDeInit
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	HAL_ADC_MspDeInit:
 196              	.LVL5:
 197              	.LFB241:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c ****   */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 198              		.loc 1 124 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		.loc 1 124 1 is_stmt 0 view .LVU43
 203 0000 08B5     		push	{r3, lr}
 204              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 7


 205              		.cfi_offset 3, -8
 206              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 207              		.loc 1 125 3 is_stmt 1 view .LVU44
 208              		.loc 1 125 10 is_stmt 0 view .LVU45
 209 0002 0268     		ldr	r2, [r0]
 210              		.loc 1 125 5 view .LVU46
 211 0004 064B     		ldr	r3, .L15
 212 0006 9A42     		cmp	r2, r3
 213 0008 00D0     		beq	.L14
 214              	.LVL6:
 215              	.L11:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(BAT_VSENCE_GPIO_Port, BAT_VSENCE_Pin);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c ****   }
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** }
 216              		.loc 1 143 1 view .LVU47
 217 000a 08BD     		pop	{r3, pc}
 218              	.LVL7:
 219              	.L14:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 220              		.loc 1 131 5 is_stmt 1 view .LVU48
 221 000c 054A     		ldr	r2, .L15+4
 222 000e 536C     		ldr	r3, [r2, #68]
 223 0010 23F48073 		bic	r3, r3, #256
 224 0014 5364     		str	r3, [r2, #68]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 225              		.loc 1 136 5 view .LVU49
 226 0016 1021     		movs	r1, #16
 227 0018 0348     		ldr	r0, .L15+8
 228              	.LVL8:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 229              		.loc 1 136 5 is_stmt 0 view .LVU50
 230 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 231              	.LVL9:
 232              		.loc 1 143 1 view .LVU51
 233 001e F4E7     		b	.L11
 234              	.L16:
 235              		.align	2
 236              	.L15:
 237 0020 00200140 		.word	1073815552
 238 0024 00380240 		.word	1073887232
 239 0028 00000240 		.word	1073872896
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 8


 240              		.cfi_endproc
 241              	.LFE241:
 243              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 244              		.align	1
 245              		.global	HAL_I2C_MspInit
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	HAL_I2C_MspInit:
 251              	.LVL10:
 252              	.LFB242:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** /**
 146:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP Initialization
 147:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 148:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 149:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 150:Core/Src/stm32f4xx_hal_msp.c ****   */
 151:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 152:Core/Src/stm32f4xx_hal_msp.c **** {
 253              		.loc 1 152 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 48
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		.loc 1 152 1 is_stmt 0 view .LVU53
 258 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 259              		.cfi_def_cfa_offset 28
 260              		.cfi_offset 4, -28
 261              		.cfi_offset 5, -24
 262              		.cfi_offset 6, -20
 263              		.cfi_offset 7, -16
 264              		.cfi_offset 8, -12
 265              		.cfi_offset 9, -8
 266              		.cfi_offset 14, -4
 267 0004 8DB0     		sub	sp, sp, #52
 268              		.cfi_def_cfa_offset 80
 153:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 269              		.loc 1 153 3 is_stmt 1 view .LVU54
 270              		.loc 1 153 20 is_stmt 0 view .LVU55
 271 0006 0023     		movs	r3, #0
 272 0008 0793     		str	r3, [sp, #28]
 273 000a 0893     		str	r3, [sp, #32]
 274 000c 0993     		str	r3, [sp, #36]
 275 000e 0A93     		str	r3, [sp, #40]
 276 0010 0B93     		str	r3, [sp, #44]
 154:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 277              		.loc 1 154 3 is_stmt 1 view .LVU56
 278              		.loc 1 154 10 is_stmt 0 view .LVU57
 279 0012 0368     		ldr	r3, [r0]
 280              		.loc 1 154 5 view .LVU58
 281 0014 4B4A     		ldr	r2, .L25
 282 0016 9342     		cmp	r3, r2
 283 0018 08D0     		beq	.L22
 155:Core/Src/stm32f4xx_hal_msp.c ****   {
 156:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 9


 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 161:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 162:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 163:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 164:Core/Src/stm32f4xx_hal_msp.c ****     */
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = EEP_SCL_Pin|EEP_SDA_Pin;
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c ****   }
 178:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 284              		.loc 1 178 8 is_stmt 1 view .LVU59
 285              		.loc 1 178 10 is_stmt 0 view .LVU60
 286 001a 4B4A     		ldr	r2, .L25+4
 287 001c 9342     		cmp	r3, r2
 288 001e 2AD0     		beq	.L23
 179:Core/Src/stm32f4xx_hal_msp.c ****   {
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspInit 0 */
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 186:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 187:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 188:Core/Src/stm32f4xx_hal_msp.c ****     */
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = BMP_SCL_Pin|BMP_SDA_Pin;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 197:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 198:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspInit 1 */
 201:Core/Src/stm32f4xx_hal_msp.c ****   }
 202:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 289              		.loc 1 202 8 is_stmt 1 view .LVU61
 290              		.loc 1 202 10 is_stmt 0 view .LVU62
 291 0020 4A4A     		ldr	r2, .L25+8
 292 0022 9342     		cmp	r3, r2
 293 0024 4DD0     		beq	.L24
 294              	.LVL11:
 295              	.L17:
 203:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 10


 204:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspInit 0 */
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 209:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 210:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 211:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 212:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 213:Core/Src/stm32f4xx_hal_msp.c ****     */
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPS_SDA_Pin;
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 218:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 219:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPS_SCL_Pin;
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 229:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 230:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c ****   }
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c **** }
 296              		.loc 1 235 1 view .LVU63
 297 0026 0DB0     		add	sp, sp, #52
 298              		.cfi_remember_state
 299              		.cfi_def_cfa_offset 28
 300              		@ sp needed
 301 0028 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 302              	.LVL12:
 303              	.L22:
 304              		.cfi_restore_state
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 305              		.loc 1 160 5 is_stmt 1 view .LVU64
 306              	.LBB6:
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 307              		.loc 1 160 5 view .LVU65
 308 002c 0025     		movs	r5, #0
 309 002e 0095     		str	r5, [sp]
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 310              		.loc 1 160 5 view .LVU66
 311 0030 474C     		ldr	r4, .L25+12
 312 0032 236B     		ldr	r3, [r4, #48]
 313 0034 43F00203 		orr	r3, r3, #2
 314 0038 2363     		str	r3, [r4, #48]
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 315              		.loc 1 160 5 view .LVU67
 316 003a 236B     		ldr	r3, [r4, #48]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 11


 317 003c 03F00203 		and	r3, r3, #2
 318 0040 0093     		str	r3, [sp]
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 319              		.loc 1 160 5 view .LVU68
 320 0042 009B     		ldr	r3, [sp]
 321              	.LBE6:
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 322              		.loc 1 160 5 view .LVU69
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 323              		.loc 1 165 5 view .LVU70
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 324              		.loc 1 165 25 is_stmt 0 view .LVU71
 325 0044 C023     		movs	r3, #192
 326 0046 0793     		str	r3, [sp, #28]
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 327              		.loc 1 166 5 is_stmt 1 view .LVU72
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 328              		.loc 1 166 26 is_stmt 0 view .LVU73
 329 0048 1223     		movs	r3, #18
 330 004a 0893     		str	r3, [sp, #32]
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 331              		.loc 1 167 5 is_stmt 1 view .LVU74
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 332              		.loc 1 167 26 is_stmt 0 view .LVU75
 333 004c 0123     		movs	r3, #1
 334 004e 0993     		str	r3, [sp, #36]
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 335              		.loc 1 168 5 is_stmt 1 view .LVU76
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 336              		.loc 1 168 27 is_stmt 0 view .LVU77
 337 0050 0323     		movs	r3, #3
 338 0052 0A93     		str	r3, [sp, #40]
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 339              		.loc 1 169 5 is_stmt 1 view .LVU78
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340              		.loc 1 169 31 is_stmt 0 view .LVU79
 341 0054 0423     		movs	r3, #4
 342 0056 0B93     		str	r3, [sp, #44]
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 343              		.loc 1 170 5 is_stmt 1 view .LVU80
 344 0058 07A9     		add	r1, sp, #28
 345 005a 3E48     		ldr	r0, .L25+16
 346              	.LVL13:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 347              		.loc 1 170 5 is_stmt 0 view .LVU81
 348 005c FFF7FEFF 		bl	HAL_GPIO_Init
 349              	.LVL14:
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 350              		.loc 1 173 5 is_stmt 1 view .LVU82
 351              	.LBB7:
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 352              		.loc 1 173 5 view .LVU83
 353 0060 0195     		str	r5, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 354              		.loc 1 173 5 view .LVU84
 355 0062 236C     		ldr	r3, [r4, #64]
 356 0064 43F40013 		orr	r3, r3, #2097152
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 12


 357 0068 2364     		str	r3, [r4, #64]
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 358              		.loc 1 173 5 view .LVU85
 359 006a 236C     		ldr	r3, [r4, #64]
 360 006c 03F40013 		and	r3, r3, #2097152
 361 0070 0193     		str	r3, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 362              		.loc 1 173 5 view .LVU86
 363 0072 019B     		ldr	r3, [sp, #4]
 364              	.LBE7:
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 365              		.loc 1 173 5 view .LVU87
 366 0074 D7E7     		b	.L17
 367              	.LVL15:
 368              	.L23:
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 369              		.loc 1 184 5 view .LVU88
 370              	.LBB8:
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 371              		.loc 1 184 5 view .LVU89
 372 0076 0025     		movs	r5, #0
 373 0078 0295     		str	r5, [sp, #8]
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 374              		.loc 1 184 5 view .LVU90
 375 007a 354C     		ldr	r4, .L25+12
 376 007c 236B     		ldr	r3, [r4, #48]
 377 007e 43F00203 		orr	r3, r3, #2
 378 0082 2363     		str	r3, [r4, #48]
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 379              		.loc 1 184 5 view .LVU91
 380 0084 236B     		ldr	r3, [r4, #48]
 381 0086 03F00203 		and	r3, r3, #2
 382 008a 0293     		str	r3, [sp, #8]
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 383              		.loc 1 184 5 view .LVU92
 384 008c 029B     		ldr	r3, [sp, #8]
 385              	.LBE8:
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 386              		.loc 1 184 5 view .LVU93
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 387              		.loc 1 189 5 view .LVU94
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 388              		.loc 1 189 25 is_stmt 0 view .LVU95
 389 008e 4FF44063 		mov	r3, #3072
 390 0092 0793     		str	r3, [sp, #28]
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 391              		.loc 1 190 5 is_stmt 1 view .LVU96
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 392              		.loc 1 190 26 is_stmt 0 view .LVU97
 393 0094 1223     		movs	r3, #18
 394 0096 0893     		str	r3, [sp, #32]
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 395              		.loc 1 191 5 is_stmt 1 view .LVU98
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 396              		.loc 1 191 26 is_stmt 0 view .LVU99
 397 0098 0123     		movs	r3, #1
 398 009a 0993     		str	r3, [sp, #36]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 13


 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 399              		.loc 1 192 5 is_stmt 1 view .LVU100
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 400              		.loc 1 192 27 is_stmt 0 view .LVU101
 401 009c 0323     		movs	r3, #3
 402 009e 0A93     		str	r3, [sp, #40]
 193:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 403              		.loc 1 193 5 is_stmt 1 view .LVU102
 193:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 404              		.loc 1 193 31 is_stmt 0 view .LVU103
 405 00a0 0423     		movs	r3, #4
 406 00a2 0B93     		str	r3, [sp, #44]
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 407              		.loc 1 194 5 is_stmt 1 view .LVU104
 408 00a4 07A9     		add	r1, sp, #28
 409 00a6 2B48     		ldr	r0, .L25+16
 410              	.LVL16:
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 411              		.loc 1 194 5 is_stmt 0 view .LVU105
 412 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 413              	.LVL17:
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 414              		.loc 1 197 5 is_stmt 1 view .LVU106
 415              	.LBB9:
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 416              		.loc 1 197 5 view .LVU107
 417 00ac 0395     		str	r5, [sp, #12]
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 418              		.loc 1 197 5 view .LVU108
 419 00ae 236C     		ldr	r3, [r4, #64]
 420 00b0 43F48003 		orr	r3, r3, #4194304
 421 00b4 2364     		str	r3, [r4, #64]
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 422              		.loc 1 197 5 view .LVU109
 423 00b6 236C     		ldr	r3, [r4, #64]
 424 00b8 03F48003 		and	r3, r3, #4194304
 425 00bc 0393     		str	r3, [sp, #12]
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 426              		.loc 1 197 5 view .LVU110
 427 00be 039B     		ldr	r3, [sp, #12]
 428              	.LBE9:
 197:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspInit 1 */
 429              		.loc 1 197 5 view .LVU111
 430 00c0 B1E7     		b	.L17
 431              	.LVL18:
 432              	.L24:
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 433              		.loc 1 208 5 view .LVU112
 434              	.LBB10:
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 435              		.loc 1 208 5 view .LVU113
 436 00c2 0025     		movs	r5, #0
 437 00c4 0495     		str	r5, [sp, #16]
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 438              		.loc 1 208 5 view .LVU114
 439 00c6 224C     		ldr	r4, .L25+12
 440 00c8 236B     		ldr	r3, [r4, #48]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 14


 441 00ca 43F00403 		orr	r3, r3, #4
 442 00ce 2363     		str	r3, [r4, #48]
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 443              		.loc 1 208 5 view .LVU115
 444 00d0 236B     		ldr	r3, [r4, #48]
 445 00d2 03F00403 		and	r3, r3, #4
 446 00d6 0493     		str	r3, [sp, #16]
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 447              		.loc 1 208 5 view .LVU116
 448 00d8 049B     		ldr	r3, [sp, #16]
 449              	.LBE10:
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 450              		.loc 1 208 5 view .LVU117
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 451              		.loc 1 209 5 view .LVU118
 452              	.LBB11:
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 453              		.loc 1 209 5 view .LVU119
 454 00da 0595     		str	r5, [sp, #20]
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 455              		.loc 1 209 5 view .LVU120
 456 00dc 236B     		ldr	r3, [r4, #48]
 457 00de 43F00103 		orr	r3, r3, #1
 458 00e2 2363     		str	r3, [r4, #48]
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 459              		.loc 1 209 5 view .LVU121
 460 00e4 236B     		ldr	r3, [r4, #48]
 461 00e6 03F00103 		and	r3, r3, #1
 462 00ea 0593     		str	r3, [sp, #20]
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 463              		.loc 1 209 5 view .LVU122
 464 00ec 059B     		ldr	r3, [sp, #20]
 465              	.LBE11:
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 466              		.loc 1 209 5 view .LVU123
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 467              		.loc 1 214 5 view .LVU124
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 468              		.loc 1 214 25 is_stmt 0 view .LVU125
 469 00ee 4FF40073 		mov	r3, #512
 470 00f2 0793     		str	r3, [sp, #28]
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 471              		.loc 1 215 5 is_stmt 1 view .LVU126
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 472              		.loc 1 215 26 is_stmt 0 view .LVU127
 473 00f4 4FF01209 		mov	r9, #18
 474 00f8 CDF82090 		str	r9, [sp, #32]
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 475              		.loc 1 216 5 is_stmt 1 view .LVU128
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 476              		.loc 1 216 26 is_stmt 0 view .LVU129
 477 00fc 4FF00108 		mov	r8, #1
 478 0100 CDF82480 		str	r8, [sp, #36]
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 479              		.loc 1 217 5 is_stmt 1 view .LVU130
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 480              		.loc 1 217 27 is_stmt 0 view .LVU131
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 15


 481 0104 0327     		movs	r7, #3
 482 0106 0A97     		str	r7, [sp, #40]
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 483              		.loc 1 218 5 is_stmt 1 view .LVU132
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 484              		.loc 1 218 31 is_stmt 0 view .LVU133
 485 0108 0426     		movs	r6, #4
 486 010a 0B96     		str	r6, [sp, #44]
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 487              		.loc 1 219 5 is_stmt 1 view .LVU134
 488 010c 07A9     		add	r1, sp, #28
 489 010e 1248     		ldr	r0, .L25+20
 490              	.LVL19:
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 491              		.loc 1 219 5 is_stmt 0 view .LVU135
 492 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 493              	.LVL20:
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 494              		.loc 1 221 5 is_stmt 1 view .LVU136
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 495              		.loc 1 221 25 is_stmt 0 view .LVU137
 496 0114 4FF48073 		mov	r3, #256
 497 0118 0793     		str	r3, [sp, #28]
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 498              		.loc 1 222 5 is_stmt 1 view .LVU138
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 499              		.loc 1 222 26 is_stmt 0 view .LVU139
 500 011a CDF82090 		str	r9, [sp, #32]
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 501              		.loc 1 223 5 is_stmt 1 view .LVU140
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 502              		.loc 1 223 26 is_stmt 0 view .LVU141
 503 011e CDF82480 		str	r8, [sp, #36]
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 504              		.loc 1 224 5 is_stmt 1 view .LVU142
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 505              		.loc 1 224 27 is_stmt 0 view .LVU143
 506 0122 0A97     		str	r7, [sp, #40]
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 507              		.loc 1 225 5 is_stmt 1 view .LVU144
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 508              		.loc 1 225 31 is_stmt 0 view .LVU145
 509 0124 0B96     		str	r6, [sp, #44]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 510              		.loc 1 226 5 is_stmt 1 view .LVU146
 511 0126 07A9     		add	r1, sp, #28
 512 0128 0C48     		ldr	r0, .L25+24
 513 012a FFF7FEFF 		bl	HAL_GPIO_Init
 514              	.LVL21:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 515              		.loc 1 229 5 view .LVU147
 516              	.LBB12:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 517              		.loc 1 229 5 view .LVU148
 518 012e 0695     		str	r5, [sp, #24]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 519              		.loc 1 229 5 view .LVU149
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 16


 520 0130 236C     		ldr	r3, [r4, #64]
 521 0132 43F40003 		orr	r3, r3, #8388608
 522 0136 2364     		str	r3, [r4, #64]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 523              		.loc 1 229 5 view .LVU150
 524 0138 236C     		ldr	r3, [r4, #64]
 525 013a 03F40003 		and	r3, r3, #8388608
 526 013e 0693     		str	r3, [sp, #24]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 527              		.loc 1 229 5 view .LVU151
 528 0140 069B     		ldr	r3, [sp, #24]
 529              	.LBE12:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspInit 1 */
 530              		.loc 1 229 5 discriminator 1 view .LVU152
 531              		.loc 1 235 1 is_stmt 0 view .LVU153
 532 0142 70E7     		b	.L17
 533              	.L26:
 534              		.align	2
 535              	.L25:
 536 0144 00540040 		.word	1073763328
 537 0148 00580040 		.word	1073764352
 538 014c 005C0040 		.word	1073765376
 539 0150 00380240 		.word	1073887232
 540 0154 00040240 		.word	1073873920
 541 0158 00080240 		.word	1073874944
 542 015c 00000240 		.word	1073872896
 543              		.cfi_endproc
 544              	.LFE242:
 546              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 547              		.align	1
 548              		.global	HAL_I2C_MspDeInit
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	HAL_I2C_MspDeInit:
 554              	.LVL22:
 555              	.LFB243:
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c **** /**
 238:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 239:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 240:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 241:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 242:Core/Src/stm32f4xx_hal_msp.c ****   */
 243:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 244:Core/Src/stm32f4xx_hal_msp.c **** {
 556              		.loc 1 244 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		.loc 1 244 1 is_stmt 0 view .LVU155
 561 0000 10B5     		push	{r4, lr}
 562              		.cfi_def_cfa_offset 8
 563              		.cfi_offset 4, -8
 564              		.cfi_offset 14, -4
 245:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 565              		.loc 1 245 3 is_stmt 1 view .LVU156
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 17


 566              		.loc 1 245 10 is_stmt 0 view .LVU157
 567 0002 0368     		ldr	r3, [r0]
 568              		.loc 1 245 5 view .LVU158
 569 0004 1E4A     		ldr	r2, .L35
 570 0006 9342     		cmp	r3, r2
 571 0008 06D0     		beq	.L32
 246:Core/Src/stm32f4xx_hal_msp.c ****   {
 247:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 251:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 254:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 255:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 256:Core/Src/stm32f4xx_hal_msp.c ****     */
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(EEP_SCL_GPIO_Port, EEP_SCL_Pin);
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(EEP_SDA_GPIO_Port, EEP_SDA_Pin);
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 264:Core/Src/stm32f4xx_hal_msp.c ****   }
 265:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 572              		.loc 1 265 8 is_stmt 1 view .LVU159
 573              		.loc 1 265 10 is_stmt 0 view .LVU160
 574 000a 1E4A     		ldr	r2, .L35+4
 575 000c 9342     		cmp	r3, r2
 576 000e 13D0     		beq	.L33
 266:Core/Src/stm32f4xx_hal_msp.c ****   {
 267:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspDeInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspDeInit 0 */
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 271:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 274:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 275:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 276:Core/Src/stm32f4xx_hal_msp.c ****     */
 277:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(BMP_SCL_GPIO_Port, BMP_SCL_Pin);
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(BMP_SDA_GPIO_Port, BMP_SDA_Pin);
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C2_MspDeInit 1 */
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C2_MspDeInit 1 */
 284:Core/Src/stm32f4xx_hal_msp.c ****   }
 285:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 577              		.loc 1 285 8 is_stmt 1 view .LVU161
 578              		.loc 1 285 10 is_stmt 0 view .LVU162
 579 0010 1D4A     		ldr	r2, .L35+8
 580 0012 9342     		cmp	r3, r2
 581 0014 22D0     		beq	.L34
 582              	.LVL23:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 18


 583              	.L27:
 286:Core/Src/stm32f4xx_hal_msp.c ****   {
 287:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspDeInit 0 */
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspDeInit 0 */
 290:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 291:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 294:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 295:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 296:Core/Src/stm32f4xx_hal_msp.c ****     */
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPS_SDA_GPIO_Port, GPS_SDA_Pin);
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPS_SCL_GPIO_Port, GPS_SCL_Pin);
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C3_MspDeInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C3_MspDeInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c ****   }
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c **** }
 584              		.loc 1 306 1 view .LVU163
 585 0016 10BD     		pop	{r4, pc}
 586              	.LVL24:
 587              	.L32:
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 588              		.loc 1 251 5 is_stmt 1 view .LVU164
 589 0018 02F5F232 		add	r2, r2, #123904
 590 001c 136C     		ldr	r3, [r2, #64]
 591 001e 23F40013 		bic	r3, r3, #2097152
 592 0022 1364     		str	r3, [r2, #64]
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 593              		.loc 1 257 5 view .LVU165
 594 0024 194C     		ldr	r4, .L35+12
 595 0026 4021     		movs	r1, #64
 596 0028 2046     		mov	r0, r4
 597              	.LVL25:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 598              		.loc 1 257 5 is_stmt 0 view .LVU166
 599 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 600              	.LVL26:
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 601              		.loc 1 259 5 is_stmt 1 view .LVU167
 602 002e 8021     		movs	r1, #128
 603 0030 2046     		mov	r0, r4
 604 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 605              	.LVL27:
 606 0036 EEE7     		b	.L27
 607              	.LVL28:
 608              	.L33:
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 609              		.loc 1 271 5 view .LVU168
 610 0038 02F5F032 		add	r2, r2, #122880
 611 003c 136C     		ldr	r3, [r2, #64]
 612 003e 23F48003 		bic	r3, r3, #4194304
 613 0042 1364     		str	r3, [r2, #64]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 19


 277:Core/Src/stm32f4xx_hal_msp.c **** 
 614              		.loc 1 277 5 view .LVU169
 615 0044 114C     		ldr	r4, .L35+12
 616 0046 4FF48061 		mov	r1, #1024
 617 004a 2046     		mov	r0, r4
 618              	.LVL29:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 619              		.loc 1 277 5 is_stmt 0 view .LVU170
 620 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 621              	.LVL30:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 622              		.loc 1 279 5 is_stmt 1 view .LVU171
 623 0050 4FF40061 		mov	r1, #2048
 624 0054 2046     		mov	r0, r4
 625 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 626              	.LVL31:
 627 005a DCE7     		b	.L27
 628              	.LVL32:
 629              	.L34:
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 630              		.loc 1 291 5 view .LVU172
 631 005c 02F5EE32 		add	r2, r2, #121856
 632 0060 136C     		ldr	r3, [r2, #64]
 633 0062 23F40003 		bic	r3, r3, #8388608
 634 0066 1364     		str	r3, [r2, #64]
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 635              		.loc 1 297 5 view .LVU173
 636 0068 4FF40071 		mov	r1, #512
 637 006c 0848     		ldr	r0, .L35+16
 638              	.LVL33:
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 639              		.loc 1 297 5 is_stmt 0 view .LVU174
 640 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 641              	.LVL34:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 642              		.loc 1 299 5 is_stmt 1 view .LVU175
 643 0072 4FF48071 		mov	r1, #256
 644 0076 0748     		ldr	r0, .L35+20
 645 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 646              	.LVL35:
 647              		.loc 1 306 1 is_stmt 0 view .LVU176
 648 007c CBE7     		b	.L27
 649              	.L36:
 650 007e 00BF     		.align	2
 651              	.L35:
 652 0080 00540040 		.word	1073763328
 653 0084 00580040 		.word	1073764352
 654 0088 005C0040 		.word	1073765376
 655 008c 00040240 		.word	1073873920
 656 0090 00080240 		.word	1073874944
 657 0094 00000240 		.word	1073872896
 658              		.cfi_endproc
 659              	.LFE243:
 661              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 662              		.align	1
 663              		.global	HAL_RTC_MspInit
 664              		.syntax unified
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 20


 665              		.thumb
 666              		.thumb_func
 668              	HAL_RTC_MspInit:
 669              	.LVL36:
 670              	.LFB244:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c **** /**
 309:Core/Src/stm32f4xx_hal_msp.c ****   * @brief RTC MSP Initialization
 310:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 311:Core/Src/stm32f4xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 312:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 313:Core/Src/stm32f4xx_hal_msp.c ****   */
 314:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 315:Core/Src/stm32f4xx_hal_msp.c **** {
 671              		.loc 1 315 1 is_stmt 1 view -0
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 16
 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675              		.loc 1 315 1 is_stmt 0 view .LVU178
 676 0000 00B5     		push	{lr}
 677              		.cfi_def_cfa_offset 4
 678              		.cfi_offset 14, -4
 679 0002 85B0     		sub	sp, sp, #20
 680              		.cfi_def_cfa_offset 24
 316:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 681              		.loc 1 316 3 is_stmt 1 view .LVU179
 682              		.loc 1 316 28 is_stmt 0 view .LVU180
 683 0004 0023     		movs	r3, #0
 684 0006 0093     		str	r3, [sp]
 685 0008 0193     		str	r3, [sp, #4]
 686 000a 0293     		str	r3, [sp, #8]
 687 000c 0393     		str	r3, [sp, #12]
 317:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 688              		.loc 1 317 3 is_stmt 1 view .LVU181
 689              		.loc 1 317 10 is_stmt 0 view .LVU182
 690 000e 0268     		ldr	r2, [r0]
 691              		.loc 1 317 5 view .LVU183
 692 0010 0B4B     		ldr	r3, .L43
 693 0012 9A42     		cmp	r2, r3
 694 0014 02D0     		beq	.L41
 695              	.LVL37:
 696              	.L37:
 318:Core/Src/stm32f4xx_hal_msp.c ****   {
 319:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 0 */
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 0 */
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 324:Core/Src/stm32f4xx_hal_msp.c ****   */
 325:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 326:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 327:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 328:Core/Src/stm32f4xx_hal_msp.c ****     {
 329:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 330:Core/Src/stm32f4xx_hal_msp.c ****     }
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 332:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 21


 333:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 334:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspInit 1 */
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****   }
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c **** }
 697              		.loc 1 340 1 view .LVU184
 698 0016 05B0     		add	sp, sp, #20
 699              		.cfi_remember_state
 700              		.cfi_def_cfa_offset 4
 701              		@ sp needed
 702 0018 5DF804FB 		ldr	pc, [sp], #4
 703              	.LVL38:
 704              	.L41:
 705              		.cfi_restore_state
 325:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 706              		.loc 1 325 5 is_stmt 1 view .LVU185
 325:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 707              		.loc 1 325 46 is_stmt 0 view .LVU186
 708 001c 0223     		movs	r3, #2
 709 001e 0093     		str	r3, [sp]
 326:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 710              		.loc 1 326 5 is_stmt 1 view .LVU187
 326:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 711              		.loc 1 326 43 is_stmt 0 view .LVU188
 712 0020 4FF40073 		mov	r3, #512
 713 0024 0393     		str	r3, [sp, #12]
 327:Core/Src/stm32f4xx_hal_msp.c ****     {
 714              		.loc 1 327 5 is_stmt 1 view .LVU189
 327:Core/Src/stm32f4xx_hal_msp.c ****     {
 715              		.loc 1 327 9 is_stmt 0 view .LVU190
 716 0026 6846     		mov	r0, sp
 717              	.LVL39:
 327:Core/Src/stm32f4xx_hal_msp.c ****     {
 718              		.loc 1 327 9 view .LVU191
 719 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 720              	.LVL40:
 327:Core/Src/stm32f4xx_hal_msp.c ****     {
 721              		.loc 1 327 8 discriminator 1 view .LVU192
 722 002c 20B9     		cbnz	r0, .L42
 723              	.L39:
 333:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspInit 1 */
 724              		.loc 1 333 5 is_stmt 1 view .LVU193
 725 002e 054B     		ldr	r3, .L43+4
 726 0030 0122     		movs	r2, #1
 727 0032 C3F83C2E 		str	r2, [r3, #3644]
 728              		.loc 1 340 1 is_stmt 0 view .LVU194
 729 0036 EEE7     		b	.L37
 730              	.L42:
 329:Core/Src/stm32f4xx_hal_msp.c ****     }
 731              		.loc 1 329 7 is_stmt 1 view .LVU195
 732 0038 FFF7FEFF 		bl	Error_Handler
 733              	.LVL41:
 734 003c F7E7     		b	.L39
 735              	.L44:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 22


 736 003e 00BF     		.align	2
 737              	.L43:
 738 0040 00280040 		.word	1073752064
 739 0044 00004742 		.word	1111949312
 740              		.cfi_endproc
 741              	.LFE244:
 743              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 744              		.align	1
 745              		.global	HAL_RTC_MspDeInit
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	HAL_RTC_MspDeInit:
 751              	.LVL42:
 752              	.LFB245:
 341:Core/Src/stm32f4xx_hal_msp.c **** 
 342:Core/Src/stm32f4xx_hal_msp.c **** /**
 343:Core/Src/stm32f4xx_hal_msp.c ****   * @brief RTC MSP De-Initialization
 344:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 345:Core/Src/stm32f4xx_hal_msp.c ****   * @param hrtc: RTC handle pointer
 346:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 347:Core/Src/stm32f4xx_hal_msp.c ****   */
 348:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 349:Core/Src/stm32f4xx_hal_msp.c **** {
 753              		.loc 1 349 1 view -0
 754              		.cfi_startproc
 755              		@ args = 0, pretend = 0, frame = 0
 756              		@ frame_needed = 0, uses_anonymous_args = 0
 757              		@ link register save eliminated.
 350:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 758              		.loc 1 350 3 view .LVU197
 759              		.loc 1 350 10 is_stmt 0 view .LVU198
 760 0000 0268     		ldr	r2, [r0]
 761              		.loc 1 350 5 view .LVU199
 762 0002 044B     		ldr	r3, .L48
 763 0004 9A42     		cmp	r2, r3
 764 0006 00D0     		beq	.L47
 765              	.L45:
 351:Core/Src/stm32f4xx_hal_msp.c ****   {
 352:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 0 */
 353:Core/Src/stm32f4xx_hal_msp.c **** 
 354:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 0 */
 355:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 356:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END RTC_MspDeInit 1 */
 360:Core/Src/stm32f4xx_hal_msp.c ****   }
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c **** }
 766              		.loc 1 362 1 view .LVU200
 767 0008 7047     		bx	lr
 768              	.L47:
 356:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN RTC_MspDeInit 1 */
 769              		.loc 1 356 5 is_stmt 1 view .LVU201
 770 000a 034B     		ldr	r3, .L48+4
 771 000c 0022     		movs	r2, #0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 23


 772 000e C3F83C2E 		str	r2, [r3, #3644]
 773              		.loc 1 362 1 is_stmt 0 view .LVU202
 774 0012 F9E7     		b	.L45
 775              	.L49:
 776              		.align	2
 777              	.L48:
 778 0014 00280040 		.word	1073752064
 779 0018 00004742 		.word	1111949312
 780              		.cfi_endproc
 781              	.LFE245:
 783              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 784              		.align	1
 785              		.global	HAL_SPI_MspInit
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 790              	HAL_SPI_MspInit:
 791              	.LVL43:
 792              	.LFB246:
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 364:Core/Src/stm32f4xx_hal_msp.c **** /**
 365:Core/Src/stm32f4xx_hal_msp.c ****   * @brief SPI MSP Initialization
 366:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 367:Core/Src/stm32f4xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 368:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 369:Core/Src/stm32f4xx_hal_msp.c ****   */
 370:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 371:Core/Src/stm32f4xx_hal_msp.c **** {
 793              		.loc 1 371 1 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 48
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              		.loc 1 371 1 is_stmt 0 view .LVU204
 798 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 799              		.cfi_def_cfa_offset 20
 800              		.cfi_offset 4, -20
 801              		.cfi_offset 5, -16
 802              		.cfi_offset 6, -12
 803              		.cfi_offset 7, -8
 804              		.cfi_offset 14, -4
 805 0002 8DB0     		sub	sp, sp, #52
 806              		.cfi_def_cfa_offset 72
 372:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 807              		.loc 1 372 3 is_stmt 1 view .LVU205
 808              		.loc 1 372 20 is_stmt 0 view .LVU206
 809 0004 0023     		movs	r3, #0
 810 0006 0793     		str	r3, [sp, #28]
 811 0008 0893     		str	r3, [sp, #32]
 812 000a 0993     		str	r3, [sp, #36]
 813 000c 0A93     		str	r3, [sp, #40]
 814 000e 0B93     		str	r3, [sp, #44]
 373:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 815              		.loc 1 373 3 is_stmt 1 view .LVU207
 816              		.loc 1 373 10 is_stmt 0 view .LVU208
 817 0010 0368     		ldr	r3, [r0]
 818              		.loc 1 373 5 view .LVU209
 819 0012 454A     		ldr	r2, .L58
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 24


 820 0014 9342     		cmp	r3, r2
 821 0016 07D0     		beq	.L55
 374:Core/Src/stm32f4xx_hal_msp.c ****   {
 375:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 377:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
 378:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 379:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 382:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 383:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 384:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 385:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 386:Core/Src/stm32f4xx_hal_msp.c ****     */
 387:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 388:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 389:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 392:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 393:Core/Src/stm32f4xx_hal_msp.c **** 
 394:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
 397:Core/Src/stm32f4xx_hal_msp.c ****   }
 398:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 822              		.loc 1 398 8 is_stmt 1 view .LVU210
 823              		.loc 1 398 10 is_stmt 0 view .LVU211
 824 0018 444A     		ldr	r2, .L58+4
 825 001a 9342     		cmp	r3, r2
 826 001c 27D0     		beq	.L56
 399:Core/Src/stm32f4xx_hal_msp.c ****   {
 400:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 0 */
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 0 */
 403:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 404:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 407:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 408:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 409:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 410:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 411:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 412:Core/Src/stm32f4xx_hal_msp.c ****     */
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 418:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 1 */
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 422:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 1 */
 423:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 25


 424:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 827              		.loc 1 424 8 is_stmt 1 view .LVU212
 828              		.loc 1 424 10 is_stmt 0 view .LVU213
 829 001e 444A     		ldr	r2, .L58+8
 830 0020 9342     		cmp	r3, r2
 831 0022 48D0     		beq	.L57
 832              	.LVL44:
 833              	.L50:
 425:Core/Src/stm32f4xx_hal_msp.c ****   {
 426:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspInit 0 */
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 428:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspInit 0 */
 429:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 430:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 433:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 434:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 435:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI3_NSS
 436:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 437:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 438:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 439:Core/Src/stm32f4xx_hal_msp.c ****     */
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LORA_NSS_Pin;
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 445:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 446:Core/Src/stm32f4xx_hal_msp.c **** 
 447:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin;
 448:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 449:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 450:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 451:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 452:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 454:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspInit 1 */
 455:Core/Src/stm32f4xx_hal_msp.c **** 
 456:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspInit 1 */
 457:Core/Src/stm32f4xx_hal_msp.c ****   }
 458:Core/Src/stm32f4xx_hal_msp.c **** 
 459:Core/Src/stm32f4xx_hal_msp.c **** }
 834              		.loc 1 459 1 view .LVU214
 835 0024 0DB0     		add	sp, sp, #52
 836              		.cfi_remember_state
 837              		.cfi_def_cfa_offset 20
 838              		@ sp needed
 839 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 840              	.LVL45:
 841              	.L55:
 842              		.cfi_restore_state
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 843              		.loc 1 379 5 is_stmt 1 view .LVU215
 844              	.LBB13:
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 845              		.loc 1 379 5 view .LVU216
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 26


 846 0028 0021     		movs	r1, #0
 847 002a 0091     		str	r1, [sp]
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 848              		.loc 1 379 5 view .LVU217
 849 002c 414B     		ldr	r3, .L58+12
 850 002e 5A6C     		ldr	r2, [r3, #68]
 851 0030 42F48052 		orr	r2, r2, #4096
 852 0034 5A64     		str	r2, [r3, #68]
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 853              		.loc 1 379 5 view .LVU218
 854 0036 5A6C     		ldr	r2, [r3, #68]
 855 0038 02F48052 		and	r2, r2, #4096
 856 003c 0092     		str	r2, [sp]
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 857              		.loc 1 379 5 view .LVU219
 858 003e 009A     		ldr	r2, [sp]
 859              	.LBE13:
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 860              		.loc 1 379 5 view .LVU220
 381:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 861              		.loc 1 381 5 view .LVU221
 862              	.LBB14:
 381:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 863              		.loc 1 381 5 view .LVU222
 864 0040 0191     		str	r1, [sp, #4]
 381:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 865              		.loc 1 381 5 view .LVU223
 866 0042 1A6B     		ldr	r2, [r3, #48]
 867 0044 42F00102 		orr	r2, r2, #1
 868 0048 1A63     		str	r2, [r3, #48]
 381:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 869              		.loc 1 381 5 view .LVU224
 870 004a 1B6B     		ldr	r3, [r3, #48]
 871 004c 03F00103 		and	r3, r3, #1
 872 0050 0193     		str	r3, [sp, #4]
 381:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 873              		.loc 1 381 5 view .LVU225
 874 0052 019B     		ldr	r3, [sp, #4]
 875              	.LBE14:
 381:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 876              		.loc 1 381 5 view .LVU226
 387:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 877              		.loc 1 387 5 view .LVU227
 387:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 878              		.loc 1 387 25 is_stmt 0 view .LVU228
 879 0054 E023     		movs	r3, #224
 880 0056 0793     		str	r3, [sp, #28]
 388:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 881              		.loc 1 388 5 is_stmt 1 view .LVU229
 388:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 882              		.loc 1 388 26 is_stmt 0 view .LVU230
 883 0058 0223     		movs	r3, #2
 884 005a 0893     		str	r3, [sp, #32]
 389:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 885              		.loc 1 389 5 is_stmt 1 view .LVU231
 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 886              		.loc 1 390 5 view .LVU232
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 27


 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 887              		.loc 1 390 27 is_stmt 0 view .LVU233
 888 005c 0323     		movs	r3, #3
 889 005e 0A93     		str	r3, [sp, #40]
 391:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 890              		.loc 1 391 5 is_stmt 1 view .LVU234
 391:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 891              		.loc 1 391 31 is_stmt 0 view .LVU235
 892 0060 0523     		movs	r3, #5
 893 0062 0B93     		str	r3, [sp, #44]
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 894              		.loc 1 392 5 is_stmt 1 view .LVU236
 895 0064 07A9     		add	r1, sp, #28
 896 0066 3448     		ldr	r0, .L58+16
 897              	.LVL46:
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 898              		.loc 1 392 5 is_stmt 0 view .LVU237
 899 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 900              	.LVL47:
 901 006c DAE7     		b	.L50
 902              	.LVL48:
 903              	.L56:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 904              		.loc 1 404 5 is_stmt 1 view .LVU238
 905              	.LBB15:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 906              		.loc 1 404 5 view .LVU239
 907 006e 0021     		movs	r1, #0
 908 0070 0291     		str	r1, [sp, #8]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 909              		.loc 1 404 5 view .LVU240
 910 0072 304B     		ldr	r3, .L58+12
 911 0074 1A6C     		ldr	r2, [r3, #64]
 912 0076 42F48042 		orr	r2, r2, #16384
 913 007a 1A64     		str	r2, [r3, #64]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 914              		.loc 1 404 5 view .LVU241
 915 007c 1A6C     		ldr	r2, [r3, #64]
 916 007e 02F48042 		and	r2, r2, #16384
 917 0082 0292     		str	r2, [sp, #8]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 918              		.loc 1 404 5 view .LVU242
 919 0084 029A     		ldr	r2, [sp, #8]
 920              	.LBE15:
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 921              		.loc 1 404 5 view .LVU243
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 922              		.loc 1 406 5 view .LVU244
 923              	.LBB16:
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 924              		.loc 1 406 5 view .LVU245
 925 0086 0391     		str	r1, [sp, #12]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 926              		.loc 1 406 5 view .LVU246
 927 0088 1A6B     		ldr	r2, [r3, #48]
 928 008a 42F00202 		orr	r2, r2, #2
 929 008e 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 28


 406:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 930              		.loc 1 406 5 view .LVU247
 931 0090 1B6B     		ldr	r3, [r3, #48]
 932 0092 03F00203 		and	r3, r3, #2
 933 0096 0393     		str	r3, [sp, #12]
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 934              		.loc 1 406 5 view .LVU248
 935 0098 039B     		ldr	r3, [sp, #12]
 936              	.LBE16:
 406:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 937              		.loc 1 406 5 view .LVU249
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 938              		.loc 1 413 5 view .LVU250
 413:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 939              		.loc 1 413 25 is_stmt 0 view .LVU251
 940 009a 4FF47043 		mov	r3, #61440
 941 009e 0793     		str	r3, [sp, #28]
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 942              		.loc 1 414 5 is_stmt 1 view .LVU252
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 943              		.loc 1 414 26 is_stmt 0 view .LVU253
 944 00a0 0223     		movs	r3, #2
 945 00a2 0893     		str	r3, [sp, #32]
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 946              		.loc 1 415 5 is_stmt 1 view .LVU254
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 947              		.loc 1 416 5 view .LVU255
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 948              		.loc 1 416 27 is_stmt 0 view .LVU256
 949 00a4 0323     		movs	r3, #3
 950 00a6 0A93     		str	r3, [sp, #40]
 417:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 951              		.loc 1 417 5 is_stmt 1 view .LVU257
 417:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 952              		.loc 1 417 31 is_stmt 0 view .LVU258
 953 00a8 0523     		movs	r3, #5
 954 00aa 0B93     		str	r3, [sp, #44]
 418:Core/Src/stm32f4xx_hal_msp.c **** 
 955              		.loc 1 418 5 is_stmt 1 view .LVU259
 956 00ac 07A9     		add	r1, sp, #28
 957 00ae 2348     		ldr	r0, .L58+20
 958              	.LVL49:
 418:Core/Src/stm32f4xx_hal_msp.c **** 
 959              		.loc 1 418 5 is_stmt 0 view .LVU260
 960 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 961              	.LVL50:
 962 00b4 B6E7     		b	.L50
 963              	.LVL51:
 964              	.L57:
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 965              		.loc 1 430 5 is_stmt 1 view .LVU261
 966              	.LBB17:
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 967              		.loc 1 430 5 view .LVU262
 968 00b6 0024     		movs	r4, #0
 969 00b8 0494     		str	r4, [sp, #16]
 430:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 29


 970              		.loc 1 430 5 view .LVU263
 971 00ba 1E4B     		ldr	r3, .L58+12
 972 00bc 1A6C     		ldr	r2, [r3, #64]
 973 00be 42F40042 		orr	r2, r2, #32768
 974 00c2 1A64     		str	r2, [r3, #64]
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 975              		.loc 1 430 5 view .LVU264
 976 00c4 1A6C     		ldr	r2, [r3, #64]
 977 00c6 02F40042 		and	r2, r2, #32768
 978 00ca 0492     		str	r2, [sp, #16]
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 979              		.loc 1 430 5 view .LVU265
 980 00cc 049A     		ldr	r2, [sp, #16]
 981              	.LBE17:
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 982              		.loc 1 430 5 view .LVU266
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 983              		.loc 1 432 5 view .LVU267
 984              	.LBB18:
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 985              		.loc 1 432 5 view .LVU268
 986 00ce 0594     		str	r4, [sp, #20]
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 987              		.loc 1 432 5 view .LVU269
 988 00d0 1A6B     		ldr	r2, [r3, #48]
 989 00d2 42F00102 		orr	r2, r2, #1
 990 00d6 1A63     		str	r2, [r3, #48]
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 991              		.loc 1 432 5 view .LVU270
 992 00d8 1A6B     		ldr	r2, [r3, #48]
 993 00da 02F00102 		and	r2, r2, #1
 994 00de 0592     		str	r2, [sp, #20]
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 995              		.loc 1 432 5 view .LVU271
 996 00e0 059A     		ldr	r2, [sp, #20]
 997              	.LBE18:
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 998              		.loc 1 432 5 view .LVU272
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 999              		.loc 1 433 5 view .LVU273
 1000              	.LBB19:
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1001              		.loc 1 433 5 view .LVU274
 1002 00e2 0694     		str	r4, [sp, #24]
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1003              		.loc 1 433 5 view .LVU275
 1004 00e4 1A6B     		ldr	r2, [r3, #48]
 1005 00e6 42F00402 		orr	r2, r2, #4
 1006 00ea 1A63     		str	r2, [r3, #48]
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1007              		.loc 1 433 5 view .LVU276
 1008 00ec 1B6B     		ldr	r3, [r3, #48]
 1009 00ee 03F00403 		and	r3, r3, #4
 1010 00f2 0693     		str	r3, [sp, #24]
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1011              		.loc 1 433 5 view .LVU277
 1012 00f4 069B     		ldr	r3, [sp, #24]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 30


 1013              	.LBE19:
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 1014              		.loc 1 433 5 view .LVU278
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1015              		.loc 1 440 5 view .LVU279
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1016              		.loc 1 440 25 is_stmt 0 view .LVU280
 1017 00f6 4FF40043 		mov	r3, #32768
 1018 00fa 0793     		str	r3, [sp, #28]
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1019              		.loc 1 441 5 is_stmt 1 view .LVU281
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1020              		.loc 1 441 26 is_stmt 0 view .LVU282
 1021 00fc 0227     		movs	r7, #2
 1022 00fe 0897     		str	r7, [sp, #32]
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1023              		.loc 1 442 5 is_stmt 1 view .LVU283
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1024              		.loc 1 443 5 view .LVU284
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1025              		.loc 1 443 27 is_stmt 0 view .LVU285
 1026 0100 0326     		movs	r6, #3
 1027 0102 0A96     		str	r6, [sp, #40]
 444:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 1028              		.loc 1 444 5 is_stmt 1 view .LVU286
 444:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 1029              		.loc 1 444 31 is_stmt 0 view .LVU287
 1030 0104 0625     		movs	r5, #6
 1031 0106 0B95     		str	r5, [sp, #44]
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 1032              		.loc 1 445 5 is_stmt 1 view .LVU288
 1033 0108 07A9     		add	r1, sp, #28
 1034 010a 0B48     		ldr	r0, .L58+16
 1035              	.LVL52:
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 1036              		.loc 1 445 5 is_stmt 0 view .LVU289
 1037 010c FFF7FEFF 		bl	HAL_GPIO_Init
 1038              	.LVL53:
 447:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1039              		.loc 1 447 5 is_stmt 1 view .LVU290
 447:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1040              		.loc 1 447 25 is_stmt 0 view .LVU291
 1041 0110 4FF4E053 		mov	r3, #7168
 1042 0114 0793     		str	r3, [sp, #28]
 448:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1043              		.loc 1 448 5 is_stmt 1 view .LVU292
 448:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1044              		.loc 1 448 26 is_stmt 0 view .LVU293
 1045 0116 0897     		str	r7, [sp, #32]
 449:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1046              		.loc 1 449 5 is_stmt 1 view .LVU294
 449:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1047              		.loc 1 449 26 is_stmt 0 view .LVU295
 1048 0118 0994     		str	r4, [sp, #36]
 450:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 1049              		.loc 1 450 5 is_stmt 1 view .LVU296
 450:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 31


 1050              		.loc 1 450 27 is_stmt 0 view .LVU297
 1051 011a 0A96     		str	r6, [sp, #40]
 451:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1052              		.loc 1 451 5 is_stmt 1 view .LVU298
 451:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1053              		.loc 1 451 31 is_stmt 0 view .LVU299
 1054 011c 0B95     		str	r5, [sp, #44]
 452:Core/Src/stm32f4xx_hal_msp.c **** 
 1055              		.loc 1 452 5 is_stmt 1 view .LVU300
 1056 011e 07A9     		add	r1, sp, #28
 1057 0120 0748     		ldr	r0, .L58+24
 1058 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 1059              	.LVL54:
 1060              		.loc 1 459 1 is_stmt 0 view .LVU301
 1061 0126 7DE7     		b	.L50
 1062              	.L59:
 1063              		.align	2
 1064              	.L58:
 1065 0128 00300140 		.word	1073819648
 1066 012c 00380040 		.word	1073756160
 1067 0130 003C0040 		.word	1073757184
 1068 0134 00380240 		.word	1073887232
 1069 0138 00000240 		.word	1073872896
 1070 013c 00040240 		.word	1073873920
 1071 0140 00080240 		.word	1073874944
 1072              		.cfi_endproc
 1073              	.LFE246:
 1075              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1076              		.align	1
 1077              		.global	HAL_SPI_MspDeInit
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1082              	HAL_SPI_MspDeInit:
 1083              	.LVL55:
 1084              	.LFB247:
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 461:Core/Src/stm32f4xx_hal_msp.c **** /**
 462:Core/Src/stm32f4xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 463:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 464:Core/Src/stm32f4xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 465:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 466:Core/Src/stm32f4xx_hal_msp.c ****   */
 467:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 468:Core/Src/stm32f4xx_hal_msp.c **** {
 1085              		.loc 1 468 1 is_stmt 1 view -0
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 0
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 1089              		.loc 1 468 1 is_stmt 0 view .LVU303
 1090 0000 08B5     		push	{r3, lr}
 1091              		.cfi_def_cfa_offset 8
 1092              		.cfi_offset 3, -8
 1093              		.cfi_offset 14, -4
 469:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1094              		.loc 1 469 3 is_stmt 1 view .LVU304
 1095              		.loc 1 469 10 is_stmt 0 view .LVU305
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 32


 1096 0002 0368     		ldr	r3, [r0]
 1097              		.loc 1 469 5 view .LVU306
 1098 0004 184A     		ldr	r2, .L68
 1099 0006 9342     		cmp	r3, r2
 1100 0008 06D0     		beq	.L65
 470:Core/Src/stm32f4xx_hal_msp.c ****   {
 471:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 473:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 474:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 475:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 476:Core/Src/stm32f4xx_hal_msp.c **** 
 477:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 478:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 479:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 480:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 481:Core/Src/stm32f4xx_hal_msp.c ****     */
 482:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin);
 483:Core/Src/stm32f4xx_hal_msp.c **** 
 484:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 486:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 487:Core/Src/stm32f4xx_hal_msp.c ****   }
 488:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1101              		.loc 1 488 8 is_stmt 1 view .LVU307
 1102              		.loc 1 488 10 is_stmt 0 view .LVU308
 1103 000a 184A     		ldr	r2, .L68+4
 1104 000c 9342     		cmp	r3, r2
 1105 000e 0ED0     		beq	.L66
 489:Core/Src/stm32f4xx_hal_msp.c ****   {
 490:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 0 */
 491:Core/Src/stm32f4xx_hal_msp.c **** 
 492:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 0 */
 493:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 494:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 495:Core/Src/stm32f4xx_hal_msp.c **** 
 496:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 497:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 498:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 499:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 500:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 501:Core/Src/stm32f4xx_hal_msp.c ****     */
 502:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin);
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 504:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 1 */
 505:Core/Src/stm32f4xx_hal_msp.c **** 
 506:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 1 */
 507:Core/Src/stm32f4xx_hal_msp.c ****   }
 508:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 1106              		.loc 1 508 8 is_stmt 1 view .LVU309
 1107              		.loc 1 508 10 is_stmt 0 view .LVU310
 1108 0010 174A     		ldr	r2, .L68+8
 1109 0012 9342     		cmp	r3, r2
 1110 0014 17D0     		beq	.L67
 1111              	.LVL56:
 1112              	.L60:
 509:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 33


 510:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspDeInit 0 */
 511:Core/Src/stm32f4xx_hal_msp.c **** 
 512:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspDeInit 0 */
 513:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 514:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 515:Core/Src/stm32f4xx_hal_msp.c **** 
 516:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 517:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI3_NSS
 518:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 519:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 520:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 521:Core/Src/stm32f4xx_hal_msp.c ****     */
 522:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 523:Core/Src/stm32f4xx_hal_msp.c **** 
 524:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin);
 525:Core/Src/stm32f4xx_hal_msp.c **** 
 526:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspDeInit 1 */
 527:Core/Src/stm32f4xx_hal_msp.c **** 
 528:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspDeInit 1 */
 529:Core/Src/stm32f4xx_hal_msp.c ****   }
 530:Core/Src/stm32f4xx_hal_msp.c **** 
 531:Core/Src/stm32f4xx_hal_msp.c **** }
 1113              		.loc 1 531 1 view .LVU311
 1114 0016 08BD     		pop	{r3, pc}
 1115              	.LVL57:
 1116              	.L65:
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 1117              		.loc 1 475 5 is_stmt 1 view .LVU312
 1118 0018 02F58432 		add	r2, r2, #67584
 1119 001c 536C     		ldr	r3, [r2, #68]
 1120 001e 23F48053 		bic	r3, r3, #4096
 1121 0022 5364     		str	r3, [r2, #68]
 482:Core/Src/stm32f4xx_hal_msp.c **** 
 1122              		.loc 1 482 5 view .LVU313
 1123 0024 E021     		movs	r1, #224
 1124 0026 1348     		ldr	r0, .L68+12
 1125              	.LVL58:
 482:Core/Src/stm32f4xx_hal_msp.c **** 
 1126              		.loc 1 482 5 is_stmt 0 view .LVU314
 1127 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1128              	.LVL59:
 1129 002c F3E7     		b	.L60
 1130              	.LVL60:
 1131              	.L66:
 494:Core/Src/stm32f4xx_hal_msp.c **** 
 1132              		.loc 1 494 5 is_stmt 1 view .LVU315
 1133 002e 02F50032 		add	r2, r2, #131072
 1134 0032 136C     		ldr	r3, [r2, #64]
 1135 0034 23F48043 		bic	r3, r3, #16384
 1136 0038 1364     		str	r3, [r2, #64]
 502:Core/Src/stm32f4xx_hal_msp.c **** 
 1137              		.loc 1 502 5 view .LVU316
 1138 003a 4FF47041 		mov	r1, #61440
 1139 003e 0E48     		ldr	r0, .L68+16
 1140              	.LVL61:
 502:Core/Src/stm32f4xx_hal_msp.c **** 
 1141              		.loc 1 502 5 is_stmt 0 view .LVU317
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 34


 1142 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1143              	.LVL62:
 1144 0044 E7E7     		b	.L60
 1145              	.LVL63:
 1146              	.L67:
 514:Core/Src/stm32f4xx_hal_msp.c **** 
 1147              		.loc 1 514 5 is_stmt 1 view .LVU318
 1148 0046 02F5FE32 		add	r2, r2, #130048
 1149 004a 136C     		ldr	r3, [r2, #64]
 1150 004c 23F40043 		bic	r3, r3, #32768
 1151 0050 1364     		str	r3, [r2, #64]
 522:Core/Src/stm32f4xx_hal_msp.c **** 
 1152              		.loc 1 522 5 view .LVU319
 1153 0052 4FF40041 		mov	r1, #32768
 1154 0056 0748     		ldr	r0, .L68+12
 1155              	.LVL64:
 522:Core/Src/stm32f4xx_hal_msp.c **** 
 1156              		.loc 1 522 5 is_stmt 0 view .LVU320
 1157 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1158              	.LVL65:
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1159              		.loc 1 524 5 is_stmt 1 view .LVU321
 1160 005c 4FF4E051 		mov	r1, #7168
 1161 0060 0648     		ldr	r0, .L68+20
 1162 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1163              	.LVL66:
 1164              		.loc 1 531 1 is_stmt 0 view .LVU322
 1165 0066 D6E7     		b	.L60
 1166              	.L69:
 1167              		.align	2
 1168              	.L68:
 1169 0068 00300140 		.word	1073819648
 1170 006c 00380040 		.word	1073756160
 1171 0070 003C0040 		.word	1073757184
 1172 0074 00000240 		.word	1073872896
 1173 0078 00040240 		.word	1073873920
 1174 007c 00080240 		.word	1073874944
 1175              		.cfi_endproc
 1176              	.LFE247:
 1178              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1179              		.align	1
 1180              		.global	HAL_TIM_Base_MspInit
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	HAL_TIM_Base_MspInit:
 1186              	.LVL67:
 1187              	.LFB248:
 532:Core/Src/stm32f4xx_hal_msp.c **** 
 533:Core/Src/stm32f4xx_hal_msp.c **** /**
 534:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 535:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 536:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 537:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 538:Core/Src/stm32f4xx_hal_msp.c ****   */
 539:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 540:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 35


 1188              		.loc 1 540 1 is_stmt 1 view -0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 16
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		.loc 1 540 1 is_stmt 0 view .LVU324
 1193 0000 10B5     		push	{r4, lr}
 1194              		.cfi_def_cfa_offset 8
 1195              		.cfi_offset 4, -8
 1196              		.cfi_offset 14, -4
 1197 0002 84B0     		sub	sp, sp, #16
 1198              		.cfi_def_cfa_offset 24
 541:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1199              		.loc 1 541 3 is_stmt 1 view .LVU325
 1200              		.loc 1 541 15 is_stmt 0 view .LVU326
 1201 0004 0368     		ldr	r3, [r0]
 1202              		.loc 1 541 5 view .LVU327
 1203 0006 2B4A     		ldr	r2, .L80
 1204 0008 9342     		cmp	r3, r2
 1205 000a 07D0     		beq	.L76
 542:Core/Src/stm32f4xx_hal_msp.c ****   {
 543:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 544:Core/Src/stm32f4xx_hal_msp.c **** 
 545:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 546:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 547:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 548:Core/Src/stm32f4xx_hal_msp.c **** 
 549:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 DMA Init */
 550:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3_CH1_TRIG Init */
 551:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 552:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 553:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 554:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 555:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 556:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 557:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 558:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 559:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 560:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 561:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 562:Core/Src/stm32f4xx_hal_msp.c ****     {
 563:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 564:Core/Src/stm32f4xx_hal_msp.c ****     }
 565:Core/Src/stm32f4xx_hal_msp.c **** 
 566:Core/Src/stm32f4xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 567:Core/Src/stm32f4xx_hal_msp.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 568:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 569:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 570:Core/Src/stm32f4xx_hal_msp.c **** 
 571:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 572:Core/Src/stm32f4xx_hal_msp.c **** 
 573:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 574:Core/Src/stm32f4xx_hal_msp.c ****   }
 575:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1206              		.loc 1 575 8 is_stmt 1 view .LVU328
 1207              		.loc 1 575 10 is_stmt 0 view .LVU329
 1208 000c 2A4A     		ldr	r2, .L80+4
 1209 000e 9342     		cmp	r3, r2
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 36


 1210 0010 35D0     		beq	.L77
 576:Core/Src/stm32f4xx_hal_msp.c ****   {
 577:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 0 */
 578:Core/Src/stm32f4xx_hal_msp.c **** 
 579:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 0 */
 580:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 581:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 582:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 583:Core/Src/stm32f4xx_hal_msp.c **** 
 584:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 1 */
 585:Core/Src/stm32f4xx_hal_msp.c ****   }
 586:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1211              		.loc 1 586 8 is_stmt 1 view .LVU330
 1212              		.loc 1 586 10 is_stmt 0 view .LVU331
 1213 0012 2A4A     		ldr	r2, .L80+8
 1214 0014 9342     		cmp	r3, r2
 1215 0016 3FD0     		beq	.L78
 1216              	.LVL68:
 1217              	.L70:
 587:Core/Src/stm32f4xx_hal_msp.c ****   {
 588:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 0 */
 589:Core/Src/stm32f4xx_hal_msp.c **** 
 590:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspInit 0 */
 591:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 592:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 593:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 595:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspInit 1 */
 596:Core/Src/stm32f4xx_hal_msp.c ****   }
 597:Core/Src/stm32f4xx_hal_msp.c **** 
 598:Core/Src/stm32f4xx_hal_msp.c **** }
 1218              		.loc 1 598 1 view .LVU332
 1219 0018 04B0     		add	sp, sp, #16
 1220              		.cfi_remember_state
 1221              		.cfi_def_cfa_offset 8
 1222              		@ sp needed
 1223 001a 10BD     		pop	{r4, pc}
 1224              	.LVL69:
 1225              	.L76:
 1226              		.cfi_restore_state
 1227              		.loc 1 598 1 view .LVU333
 1228 001c 0446     		mov	r4, r0
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1229              		.loc 1 547 5 is_stmt 1 view .LVU334
 1230              	.LBB20:
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1231              		.loc 1 547 5 view .LVU335
 1232 001e 0023     		movs	r3, #0
 1233 0020 0193     		str	r3, [sp, #4]
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1234              		.loc 1 547 5 view .LVU336
 1235 0022 02F50D32 		add	r2, r2, #144384
 1236 0026 116C     		ldr	r1, [r2, #64]
 1237 0028 41F00201 		orr	r1, r1, #2
 1238 002c 1164     		str	r1, [r2, #64]
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1239              		.loc 1 547 5 view .LVU337
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 37


 1240 002e 126C     		ldr	r2, [r2, #64]
 1241 0030 02F00202 		and	r2, r2, #2
 1242 0034 0192     		str	r2, [sp, #4]
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1243              		.loc 1 547 5 view .LVU338
 1244 0036 019A     		ldr	r2, [sp, #4]
 1245              	.LBE20:
 547:Core/Src/stm32f4xx_hal_msp.c **** 
 1246              		.loc 1 547 5 view .LVU339
 551:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 1247              		.loc 1 551 5 view .LVU340
 551:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 1248              		.loc 1 551 33 is_stmt 0 view .LVU341
 1249 0038 2148     		ldr	r0, .L80+12
 1250              	.LVL70:
 551:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 1251              		.loc 1 551 33 view .LVU342
 1252 003a 224A     		ldr	r2, .L80+16
 1253 003c 0260     		str	r2, [r0]
 552:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1254              		.loc 1 552 5 is_stmt 1 view .LVU343
 552:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1255              		.loc 1 552 37 is_stmt 0 view .LVU344
 1256 003e 4FF02062 		mov	r2, #167772160
 1257 0042 4260     		str	r2, [r0, #4]
 553:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 1258              		.loc 1 553 5 is_stmt 1 view .LVU345
 553:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 1259              		.loc 1 553 39 is_stmt 0 view .LVU346
 1260 0044 4022     		movs	r2, #64
 1261 0046 8260     		str	r2, [r0, #8]
 554:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 1262              		.loc 1 554 5 is_stmt 1 view .LVU347
 554:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 1263              		.loc 1 554 39 is_stmt 0 view .LVU348
 1264 0048 C360     		str	r3, [r0, #12]
 555:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1265              		.loc 1 555 5 is_stmt 1 view .LVU349
 555:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1266              		.loc 1 555 36 is_stmt 0 view .LVU350
 1267 004a 4FF48062 		mov	r2, #1024
 1268 004e 0261     		str	r2, [r0, #16]
 556:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1269              		.loc 1 556 5 is_stmt 1 view .LVU351
 556:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1270              		.loc 1 556 49 is_stmt 0 view .LVU352
 1271 0050 4FF48052 		mov	r2, #4096
 1272 0054 4261     		str	r2, [r0, #20]
 557:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 1273              		.loc 1 557 5 is_stmt 1 view .LVU353
 557:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 1274              		.loc 1 557 46 is_stmt 0 view .LVU354
 1275 0056 4FF48042 		mov	r2, #16384
 1276 005a 8261     		str	r2, [r0, #24]
 558:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 1277              		.loc 1 558 5 is_stmt 1 view .LVU355
 558:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 38


 1278              		.loc 1 558 34 is_stmt 0 view .LVU356
 1279 005c C361     		str	r3, [r0, #28]
 559:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1280              		.loc 1 559 5 is_stmt 1 view .LVU357
 559:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1281              		.loc 1 559 38 is_stmt 0 view .LVU358
 1282 005e 4FF44032 		mov	r2, #196608
 1283 0062 0262     		str	r2, [r0, #32]
 560:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 1284              		.loc 1 560 5 is_stmt 1 view .LVU359
 560:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 1285              		.loc 1 560 38 is_stmt 0 view .LVU360
 1286 0064 4362     		str	r3, [r0, #36]
 561:Core/Src/stm32f4xx_hal_msp.c ****     {
 1287              		.loc 1 561 5 is_stmt 1 view .LVU361
 561:Core/Src/stm32f4xx_hal_msp.c ****     {
 1288              		.loc 1 561 9 is_stmt 0 view .LVU362
 1289 0066 FFF7FEFF 		bl	HAL_DMA_Init
 1290              	.LVL71:
 561:Core/Src/stm32f4xx_hal_msp.c ****     {
 1291              		.loc 1 561 8 discriminator 1 view .LVU363
 1292 006a 28B9     		cbnz	r0, .L79
 1293              	.L72:
 568:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1294              		.loc 1 568 5 is_stmt 1 view .LVU364
 568:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1295              		.loc 1 568 5 view .LVU365
 1296 006c 144B     		ldr	r3, .L80+12
 1297 006e 6362     		str	r3, [r4, #36]
 568:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1298              		.loc 1 568 5 view .LVU366
 1299 0070 9C63     		str	r4, [r3, #56]
 568:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 1300              		.loc 1 568 5 view .LVU367
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1301              		.loc 1 569 5 view .LVU368
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1302              		.loc 1 569 5 view .LVU369
 1303 0072 A363     		str	r3, [r4, #56]
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1304              		.loc 1 569 5 view .LVU370
 1305 0074 9C63     		str	r4, [r3, #56]
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1306              		.loc 1 569 5 view .LVU371
 1307 0076 CFE7     		b	.L70
 1308              	.L79:
 563:Core/Src/stm32f4xx_hal_msp.c ****     }
 1309              		.loc 1 563 7 view .LVU372
 1310 0078 FFF7FEFF 		bl	Error_Handler
 1311              	.LVL72:
 1312 007c F6E7     		b	.L72
 1313              	.LVL73:
 1314              	.L77:
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1315              		.loc 1 581 5 view .LVU373
 1316              	.LBB21:
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 39


 1317              		.loc 1 581 5 view .LVU374
 1318 007e 0023     		movs	r3, #0
 1319 0080 0293     		str	r3, [sp, #8]
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1320              		.loc 1 581 5 view .LVU375
 1321 0082 114B     		ldr	r3, .L80+20
 1322 0084 1A6C     		ldr	r2, [r3, #64]
 1323 0086 42F00402 		orr	r2, r2, #4
 1324 008a 1A64     		str	r2, [r3, #64]
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1325              		.loc 1 581 5 view .LVU376
 1326 008c 1B6C     		ldr	r3, [r3, #64]
 1327 008e 03F00403 		and	r3, r3, #4
 1328 0092 0293     		str	r3, [sp, #8]
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1329              		.loc 1 581 5 view .LVU377
 1330 0094 029B     		ldr	r3, [sp, #8]
 1331              	.LBE21:
 581:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 1332              		.loc 1 581 5 view .LVU378
 1333 0096 BFE7     		b	.L70
 1334              	.L78:
 592:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1335              		.loc 1 592 5 view .LVU379
 1336              	.LBB22:
 592:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1337              		.loc 1 592 5 view .LVU380
 1338 0098 0023     		movs	r3, #0
 1339 009a 0393     		str	r3, [sp, #12]
 592:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1340              		.loc 1 592 5 view .LVU381
 1341 009c 0A4B     		ldr	r3, .L80+20
 1342 009e 1A6C     		ldr	r2, [r3, #64]
 1343 00a0 42F00802 		orr	r2, r2, #8
 1344 00a4 1A64     		str	r2, [r3, #64]
 592:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1345              		.loc 1 592 5 view .LVU382
 1346 00a6 1B6C     		ldr	r3, [r3, #64]
 1347 00a8 03F00803 		and	r3, r3, #8
 1348 00ac 0393     		str	r3, [sp, #12]
 592:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1349              		.loc 1 592 5 view .LVU383
 1350 00ae 039B     		ldr	r3, [sp, #12]
 1351              	.LBE22:
 592:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 1352              		.loc 1 592 5 discriminator 1 view .LVU384
 1353              		.loc 1 598 1 is_stmt 0 view .LVU385
 1354 00b0 B2E7     		b	.L70
 1355              	.L81:
 1356 00b2 00BF     		.align	2
 1357              	.L80:
 1358 00b4 00040040 		.word	1073742848
 1359 00b8 00080040 		.word	1073743872
 1360 00bc 000C0040 		.word	1073744896
 1361 00c0 00000000 		.word	hdma_tim3_ch1_trig
 1362 00c4 70600240 		.word	1073897584
 1363 00c8 00380240 		.word	1073887232
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 40


 1364              		.cfi_endproc
 1365              	.LFE248:
 1367              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1368              		.align	1
 1369              		.global	HAL_TIM_MspPostInit
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1374              	HAL_TIM_MspPostInit:
 1375              	.LVL74:
 1376              	.LFB249:
 599:Core/Src/stm32f4xx_hal_msp.c **** 
 600:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 601:Core/Src/stm32f4xx_hal_msp.c **** {
 1377              		.loc 1 601 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 32
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		.loc 1 601 1 is_stmt 0 view .LVU387
 1382 0000 00B5     		push	{lr}
 1383              		.cfi_def_cfa_offset 4
 1384              		.cfi_offset 14, -4
 1385 0002 89B0     		sub	sp, sp, #36
 1386              		.cfi_def_cfa_offset 40
 602:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1387              		.loc 1 602 3 is_stmt 1 view .LVU388
 1388              		.loc 1 602 20 is_stmt 0 view .LVU389
 1389 0004 0023     		movs	r3, #0
 1390 0006 0393     		str	r3, [sp, #12]
 1391 0008 0493     		str	r3, [sp, #16]
 1392 000a 0593     		str	r3, [sp, #20]
 1393 000c 0693     		str	r3, [sp, #24]
 1394 000e 0793     		str	r3, [sp, #28]
 603:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 1395              		.loc 1 603 3 is_stmt 1 view .LVU390
 1396              		.loc 1 603 10 is_stmt 0 view .LVU391
 1397 0010 0368     		ldr	r3, [r0]
 1398              		.loc 1 603 5 view .LVU392
 1399 0012 274A     		ldr	r2, .L90
 1400 0014 9342     		cmp	r3, r2
 1401 0016 08D0     		beq	.L87
 604:Core/Src/stm32f4xx_hal_msp.c ****   {
 605:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 0 */
 606:Core/Src/stm32f4xx_hal_msp.c **** 
 607:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 0 */
 608:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 609:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 610:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 611:Core/Src/stm32f4xx_hal_msp.c ****     */
 612:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LED_Pin;
 613:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 614:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 615:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 616:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 617:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 618:Core/Src/stm32f4xx_hal_msp.c **** 
 619:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 1 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 41


 620:Core/Src/stm32f4xx_hal_msp.c **** 
 621:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 1 */
 622:Core/Src/stm32f4xx_hal_msp.c ****   }
 623:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 1402              		.loc 1 623 8 is_stmt 1 view .LVU393
 1403              		.loc 1 623 10 is_stmt 0 view .LVU394
 1404 0018 264A     		ldr	r2, .L90+4
 1405 001a 9342     		cmp	r3, r2
 1406 001c 1BD0     		beq	.L88
 624:Core/Src/stm32f4xx_hal_msp.c ****   {
 625:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 0 */
 626:Core/Src/stm32f4xx_hal_msp.c **** 
 627:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 0 */
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 629:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 630:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 631:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> TIM4_CH3
 632:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> TIM4_CH4
 633:Core/Src/stm32f4xx_hal_msp.c ****     */
 634:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SERVO5_Pin|SERVO6_Pin;
 635:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 636:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 637:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 638:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 639:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 640:Core/Src/stm32f4xx_hal_msp.c **** 
 641:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 1 */
 642:Core/Src/stm32f4xx_hal_msp.c **** 
 643:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 1 */
 644:Core/Src/stm32f4xx_hal_msp.c ****   }
 645:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 1407              		.loc 1 645 8 is_stmt 1 view .LVU395
 1408              		.loc 1 645 10 is_stmt 0 view .LVU396
 1409 001e 264A     		ldr	r2, .L90+8
 1410 0020 9342     		cmp	r3, r2
 1411 0022 2FD0     		beq	.L89
 1412              	.LVL75:
 1413              	.L82:
 646:Core/Src/stm32f4xx_hal_msp.c ****   {
 647:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspPostInit 0 */
 648:Core/Src/stm32f4xx_hal_msp.c **** 
 649:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspPostInit 0 */
 650:Core/Src/stm32f4xx_hal_msp.c **** 
 651:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 652:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 653:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM5_CH1
 654:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM5_CH2
 655:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> TIM5_CH3
 656:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> TIM5_CH4
 657:Core/Src/stm32f4xx_hal_msp.c ****     */
 658:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 659:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 660:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 661:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 662:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 663:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 664:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 42


 665:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspPostInit 1 */
 666:Core/Src/stm32f4xx_hal_msp.c **** 
 667:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspPostInit 1 */
 668:Core/Src/stm32f4xx_hal_msp.c ****   }
 669:Core/Src/stm32f4xx_hal_msp.c **** 
 670:Core/Src/stm32f4xx_hal_msp.c **** }
 1414              		.loc 1 670 1 view .LVU397
 1415 0024 09B0     		add	sp, sp, #36
 1416              		.cfi_remember_state
 1417              		.cfi_def_cfa_offset 4
 1418              		@ sp needed
 1419 0026 5DF804FB 		ldr	pc, [sp], #4
 1420              	.LVL76:
 1421              	.L87:
 1422              		.cfi_restore_state
 608:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1423              		.loc 1 608 5 is_stmt 1 view .LVU398
 1424              	.LBB23:
 608:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1425              		.loc 1 608 5 view .LVU399
 1426 002a 0023     		movs	r3, #0
 1427 002c 0093     		str	r3, [sp]
 608:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1428              		.loc 1 608 5 view .LVU400
 1429 002e 234B     		ldr	r3, .L90+12
 1430 0030 1A6B     		ldr	r2, [r3, #48]
 1431 0032 42F00202 		orr	r2, r2, #2
 1432 0036 1A63     		str	r2, [r3, #48]
 608:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1433              		.loc 1 608 5 view .LVU401
 1434 0038 1B6B     		ldr	r3, [r3, #48]
 1435 003a 03F00203 		and	r3, r3, #2
 1436 003e 0093     		str	r3, [sp]
 608:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1437              		.loc 1 608 5 view .LVU402
 1438 0040 009B     		ldr	r3, [sp]
 1439              	.LBE23:
 608:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1440              		.loc 1 608 5 view .LVU403
 612:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1441              		.loc 1 612 5 view .LVU404
 612:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1442              		.loc 1 612 25 is_stmt 0 view .LVU405
 1443 0042 1023     		movs	r3, #16
 1444 0044 0393     		str	r3, [sp, #12]
 613:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1445              		.loc 1 613 5 is_stmt 1 view .LVU406
 613:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1446              		.loc 1 613 26 is_stmt 0 view .LVU407
 1447 0046 0223     		movs	r3, #2
 1448 0048 0493     		str	r3, [sp, #16]
 614:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1449              		.loc 1 614 5 is_stmt 1 view .LVU408
 615:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1450              		.loc 1 615 5 view .LVU409
 616:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 1451              		.loc 1 616 5 view .LVU410
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 43


 616:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 1452              		.loc 1 616 31 is_stmt 0 view .LVU411
 1453 004a 0793     		str	r3, [sp, #28]
 617:Core/Src/stm32f4xx_hal_msp.c **** 
 1454              		.loc 1 617 5 is_stmt 1 view .LVU412
 1455 004c 03A9     		add	r1, sp, #12
 1456 004e 1C48     		ldr	r0, .L90+16
 1457              	.LVL77:
 617:Core/Src/stm32f4xx_hal_msp.c **** 
 1458              		.loc 1 617 5 is_stmt 0 view .LVU413
 1459 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 1460              	.LVL78:
 1461 0054 E6E7     		b	.L82
 1462              	.LVL79:
 1463              	.L88:
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1464              		.loc 1 629 5 is_stmt 1 view .LVU414
 1465              	.LBB24:
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1466              		.loc 1 629 5 view .LVU415
 1467 0056 0023     		movs	r3, #0
 1468 0058 0193     		str	r3, [sp, #4]
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1469              		.loc 1 629 5 view .LVU416
 1470 005a 184B     		ldr	r3, .L90+12
 1471 005c 1A6B     		ldr	r2, [r3, #48]
 1472 005e 42F00202 		orr	r2, r2, #2
 1473 0062 1A63     		str	r2, [r3, #48]
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1474              		.loc 1 629 5 view .LVU417
 1475 0064 1B6B     		ldr	r3, [r3, #48]
 1476 0066 03F00203 		and	r3, r3, #2
 1477 006a 0193     		str	r3, [sp, #4]
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1478              		.loc 1 629 5 view .LVU418
 1479 006c 019B     		ldr	r3, [sp, #4]
 1480              	.LBE24:
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1481              		.loc 1 629 5 view .LVU419
 634:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1482              		.loc 1 634 5 view .LVU420
 634:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1483              		.loc 1 634 25 is_stmt 0 view .LVU421
 1484 006e 4FF44073 		mov	r3, #768
 1485 0072 0393     		str	r3, [sp, #12]
 635:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1486              		.loc 1 635 5 is_stmt 1 view .LVU422
 635:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1487              		.loc 1 635 26 is_stmt 0 view .LVU423
 1488 0074 0223     		movs	r3, #2
 1489 0076 0493     		str	r3, [sp, #16]
 636:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1490              		.loc 1 636 5 is_stmt 1 view .LVU424
 637:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1491              		.loc 1 637 5 view .LVU425
 638:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1492              		.loc 1 638 5 view .LVU426
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 44


 638:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1493              		.loc 1 638 31 is_stmt 0 view .LVU427
 1494 0078 0793     		str	r3, [sp, #28]
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 1495              		.loc 1 639 5 is_stmt 1 view .LVU428
 1496 007a 03A9     		add	r1, sp, #12
 1497 007c 1048     		ldr	r0, .L90+16
 1498              	.LVL80:
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 1499              		.loc 1 639 5 is_stmt 0 view .LVU429
 1500 007e FFF7FEFF 		bl	HAL_GPIO_Init
 1501              	.LVL81:
 1502 0082 CFE7     		b	.L82
 1503              	.LVL82:
 1504              	.L89:
 651:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1505              		.loc 1 651 5 is_stmt 1 view .LVU430
 1506              	.LBB25:
 651:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1507              		.loc 1 651 5 view .LVU431
 1508 0084 0023     		movs	r3, #0
 1509 0086 0293     		str	r3, [sp, #8]
 651:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1510              		.loc 1 651 5 view .LVU432
 1511 0088 0C4B     		ldr	r3, .L90+12
 1512 008a 1A6B     		ldr	r2, [r3, #48]
 1513 008c 42F00102 		orr	r2, r2, #1
 1514 0090 1A63     		str	r2, [r3, #48]
 651:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1515              		.loc 1 651 5 view .LVU433
 1516 0092 1B6B     		ldr	r3, [r3, #48]
 1517 0094 03F00103 		and	r3, r3, #1
 1518 0098 0293     		str	r3, [sp, #8]
 651:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1519              		.loc 1 651 5 view .LVU434
 1520 009a 029B     		ldr	r3, [sp, #8]
 1521              	.LBE25:
 651:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1522              		.loc 1 651 5 view .LVU435
 658:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1523              		.loc 1 658 5 view .LVU436
 658:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1524              		.loc 1 658 25 is_stmt 0 view .LVU437
 1525 009c 0F23     		movs	r3, #15
 1526 009e 0393     		str	r3, [sp, #12]
 659:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1527              		.loc 1 659 5 is_stmt 1 view .LVU438
 659:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1528              		.loc 1 659 26 is_stmt 0 view .LVU439
 1529 00a0 0223     		movs	r3, #2
 1530 00a2 0493     		str	r3, [sp, #16]
 660:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1531              		.loc 1 660 5 is_stmt 1 view .LVU440
 661:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 1532              		.loc 1 661 5 view .LVU441
 662:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1533              		.loc 1 662 5 view .LVU442
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 45


 662:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1534              		.loc 1 662 31 is_stmt 0 view .LVU443
 1535 00a4 0793     		str	r3, [sp, #28]
 663:Core/Src/stm32f4xx_hal_msp.c **** 
 1536              		.loc 1 663 5 is_stmt 1 view .LVU444
 1537 00a6 03A9     		add	r1, sp, #12
 1538 00a8 0648     		ldr	r0, .L90+20
 1539              	.LVL83:
 663:Core/Src/stm32f4xx_hal_msp.c **** 
 1540              		.loc 1 663 5 is_stmt 0 view .LVU445
 1541 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 1542              	.LVL84:
 1543              		.loc 1 670 1 view .LVU446
 1544 00ae B9E7     		b	.L82
 1545              	.L91:
 1546              		.align	2
 1547              	.L90:
 1548 00b0 00040040 		.word	1073742848
 1549 00b4 00080040 		.word	1073743872
 1550 00b8 000C0040 		.word	1073744896
 1551 00bc 00380240 		.word	1073887232
 1552 00c0 00040240 		.word	1073873920
 1553 00c4 00000240 		.word	1073872896
 1554              		.cfi_endproc
 1555              	.LFE249:
 1557              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1558              		.align	1
 1559              		.global	HAL_TIM_Base_MspDeInit
 1560              		.syntax unified
 1561              		.thumb
 1562              		.thumb_func
 1564              	HAL_TIM_Base_MspDeInit:
 1565              	.LVL85:
 1566              	.LFB250:
 671:Core/Src/stm32f4xx_hal_msp.c **** /**
 672:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 673:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 674:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 675:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 676:Core/Src/stm32f4xx_hal_msp.c ****   */
 677:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 678:Core/Src/stm32f4xx_hal_msp.c **** {
 1567              		.loc 1 678 1 is_stmt 1 view -0
 1568              		.cfi_startproc
 1569              		@ args = 0, pretend = 0, frame = 0
 1570              		@ frame_needed = 0, uses_anonymous_args = 0
 679:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1571              		.loc 1 679 3 view .LVU448
 1572              		.loc 1 679 15 is_stmt 0 view .LVU449
 1573 0000 0368     		ldr	r3, [r0]
 1574              		.loc 1 679 5 view .LVU450
 1575 0002 134A     		ldr	r2, .L103
 1576 0004 9342     		cmp	r3, r2
 1577 0006 06D0     		beq	.L100
 680:Core/Src/stm32f4xx_hal_msp.c ****   {
 681:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 682:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 46


 683:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 684:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 685:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 687:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 DMA DeInit */
 688:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 689:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_TRIGGER]);
 690:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 691:Core/Src/stm32f4xx_hal_msp.c **** 
 692:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 693:Core/Src/stm32f4xx_hal_msp.c ****   }
 694:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1578              		.loc 1 694 8 is_stmt 1 view .LVU451
 1579              		.loc 1 694 10 is_stmt 0 view .LVU452
 1580 0008 124A     		ldr	r2, .L103+4
 1581 000a 9342     		cmp	r3, r2
 1582 000c 12D0     		beq	.L101
 695:Core/Src/stm32f4xx_hal_msp.c ****   {
 696:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
 697:Core/Src/stm32f4xx_hal_msp.c **** 
 698:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 0 */
 699:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 700:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 701:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 702:Core/Src/stm32f4xx_hal_msp.c **** 
 703:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 1 */
 704:Core/Src/stm32f4xx_hal_msp.c ****   }
 705:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1583              		.loc 1 705 8 is_stmt 1 view .LVU453
 1584              		.loc 1 705 10 is_stmt 0 view .LVU454
 1585 000e 124A     		ldr	r2, .L103+8
 1586 0010 9342     		cmp	r3, r2
 1587 0012 16D0     		beq	.L102
 1588 0014 7047     		bx	lr
 1589              	.L100:
 678:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1590              		.loc 1 678 1 view .LVU455
 1591 0016 10B5     		push	{r4, lr}
 1592              		.cfi_def_cfa_offset 8
 1593              		.cfi_offset 4, -8
 1594              		.cfi_offset 14, -4
 1595 0018 0446     		mov	r4, r0
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1596              		.loc 1 685 5 is_stmt 1 view .LVU456
 1597 001a 02F50D32 		add	r2, r2, #144384
 1598 001e 136C     		ldr	r3, [r2, #64]
 1599 0020 23F00203 		bic	r3, r3, #2
 1600 0024 1364     		str	r3, [r2, #64]
 688:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_TRIGGER]);
 1601              		.loc 1 688 5 view .LVU457
 1602 0026 406A     		ldr	r0, [r0, #36]
 1603              	.LVL86:
 688:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_TRIGGER]);
 1604              		.loc 1 688 5 is_stmt 0 view .LVU458
 1605 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 1606              	.LVL87:
 689:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 47


 1607              		.loc 1 689 5 is_stmt 1 view .LVU459
 1608 002c A06B     		ldr	r0, [r4, #56]
 1609 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 1610              	.LVL88:
 706:Core/Src/stm32f4xx_hal_msp.c ****   {
 707:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 0 */
 708:Core/Src/stm32f4xx_hal_msp.c **** 
 709:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspDeInit 0 */
 710:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 711:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 712:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 1 */
 713:Core/Src/stm32f4xx_hal_msp.c **** 
 714:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM5_MspDeInit 1 */
 715:Core/Src/stm32f4xx_hal_msp.c ****   }
 716:Core/Src/stm32f4xx_hal_msp.c **** 
 717:Core/Src/stm32f4xx_hal_msp.c **** }
 1611              		.loc 1 717 1 is_stmt 0 view .LVU460
 1612 0032 10BD     		pop	{r4, pc}
 1613              	.LVL89:
 1614              	.L101:
 1615              		.cfi_def_cfa_offset 0
 1616              		.cfi_restore 4
 1617              		.cfi_restore 14
 700:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1618              		.loc 1 700 5 is_stmt 1 view .LVU461
 1619 0034 02F50C32 		add	r2, r2, #143360
 1620 0038 136C     		ldr	r3, [r2, #64]
 1621 003a 23F00403 		bic	r3, r3, #4
 1622 003e 1364     		str	r3, [r2, #64]
 1623 0040 7047     		bx	lr
 1624              	.L102:
 711:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1625              		.loc 1 711 5 view .LVU462
 1626 0042 02F50B32 		add	r2, r2, #142336
 1627 0046 136C     		ldr	r3, [r2, #64]
 1628 0048 23F00803 		bic	r3, r3, #8
 1629 004c 1364     		str	r3, [r2, #64]
 1630              		.loc 1 717 1 is_stmt 0 view .LVU463
 1631 004e 7047     		bx	lr
 1632              	.L104:
 1633              		.align	2
 1634              	.L103:
 1635 0050 00040040 		.word	1073742848
 1636 0054 00080040 		.word	1073743872
 1637 0058 000C0040 		.word	1073744896
 1638              		.cfi_endproc
 1639              	.LFE250:
 1641              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1642              		.align	1
 1643              		.global	HAL_UART_MspInit
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1648              	HAL_UART_MspInit:
 1649              	.LVL90:
 1650              	.LFB251:
 718:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 48


 719:Core/Src/stm32f4xx_hal_msp.c **** /**
 720:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
 721:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 722:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 723:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 724:Core/Src/stm32f4xx_hal_msp.c ****   */
 725:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 726:Core/Src/stm32f4xx_hal_msp.c **** {
 1651              		.loc 1 726 1 is_stmt 1 view -0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 32
 1654              		@ frame_needed = 0, uses_anonymous_args = 0
 1655              		.loc 1 726 1 is_stmt 0 view .LVU465
 1656 0000 00B5     		push	{lr}
 1657              		.cfi_def_cfa_offset 4
 1658              		.cfi_offset 14, -4
 1659 0002 89B0     		sub	sp, sp, #36
 1660              		.cfi_def_cfa_offset 40
 727:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1661              		.loc 1 727 3 is_stmt 1 view .LVU466
 1662              		.loc 1 727 20 is_stmt 0 view .LVU467
 1663 0004 0023     		movs	r3, #0
 1664 0006 0393     		str	r3, [sp, #12]
 1665 0008 0493     		str	r3, [sp, #16]
 1666 000a 0593     		str	r3, [sp, #20]
 1667 000c 0693     		str	r3, [sp, #24]
 1668 000e 0793     		str	r3, [sp, #28]
 728:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1669              		.loc 1 728 3 is_stmt 1 view .LVU468
 1670              		.loc 1 728 11 is_stmt 0 view .LVU469
 1671 0010 0268     		ldr	r2, [r0]
 1672              		.loc 1 728 5 view .LVU470
 1673 0012 03F18043 		add	r3, r3, #1073741824
 1674 0016 03F58833 		add	r3, r3, #69632
 1675 001a 9A42     		cmp	r2, r3
 1676 001c 02D0     		beq	.L108
 1677              	.LVL91:
 1678              	.L105:
 729:Core/Src/stm32f4xx_hal_msp.c ****   {
 730:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 731:Core/Src/stm32f4xx_hal_msp.c **** 
 732:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 733:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 734:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 735:Core/Src/stm32f4xx_hal_msp.c **** 
 736:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 737:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 738:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 739:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 740:Core/Src/stm32f4xx_hal_msp.c ****     */
 741:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 742:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 743:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 744:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 745:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 746:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 747:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 49


 748:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 749:Core/Src/stm32f4xx_hal_msp.c **** 
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 751:Core/Src/stm32f4xx_hal_msp.c **** 
 752:Core/Src/stm32f4xx_hal_msp.c ****   }
 753:Core/Src/stm32f4xx_hal_msp.c **** 
 754:Core/Src/stm32f4xx_hal_msp.c **** }
 1679              		.loc 1 754 1 view .LVU471
 1680 001e 09B0     		add	sp, sp, #36
 1681              		.cfi_remember_state
 1682              		.cfi_def_cfa_offset 4
 1683              		@ sp needed
 1684 0020 5DF804FB 		ldr	pc, [sp], #4
 1685              	.LVL92:
 1686              	.L108:
 1687              		.cfi_restore_state
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 1688              		.loc 1 734 5 is_stmt 1 view .LVU472
 1689              	.LBB26:
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 1690              		.loc 1 734 5 view .LVU473
 1691 0024 0021     		movs	r1, #0
 1692 0026 0191     		str	r1, [sp, #4]
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 1693              		.loc 1 734 5 view .LVU474
 1694 0028 03F59433 		add	r3, r3, #75776
 1695 002c 5A6C     		ldr	r2, [r3, #68]
 1696 002e 42F01002 		orr	r2, r2, #16
 1697 0032 5A64     		str	r2, [r3, #68]
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 1698              		.loc 1 734 5 view .LVU475
 1699 0034 5A6C     		ldr	r2, [r3, #68]
 1700 0036 02F01002 		and	r2, r2, #16
 1701 003a 0192     		str	r2, [sp, #4]
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 1702              		.loc 1 734 5 view .LVU476
 1703 003c 019A     		ldr	r2, [sp, #4]
 1704              	.LBE26:
 734:Core/Src/stm32f4xx_hal_msp.c **** 
 1705              		.loc 1 734 5 view .LVU477
 736:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1706              		.loc 1 736 5 view .LVU478
 1707              	.LBB27:
 736:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1708              		.loc 1 736 5 view .LVU479
 1709 003e 0291     		str	r1, [sp, #8]
 736:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1710              		.loc 1 736 5 view .LVU480
 1711 0040 1A6B     		ldr	r2, [r3, #48]
 1712 0042 42F00102 		orr	r2, r2, #1
 1713 0046 1A63     		str	r2, [r3, #48]
 736:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1714              		.loc 1 736 5 view .LVU481
 1715 0048 1B6B     		ldr	r3, [r3, #48]
 1716 004a 03F00103 		and	r3, r3, #1
 1717 004e 0293     		str	r3, [sp, #8]
 736:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 50


 1718              		.loc 1 736 5 view .LVU482
 1719 0050 029B     		ldr	r3, [sp, #8]
 1720              	.LBE27:
 736:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1721              		.loc 1 736 5 view .LVU483
 741:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1722              		.loc 1 741 5 view .LVU484
 741:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1723              		.loc 1 741 25 is_stmt 0 view .LVU485
 1724 0052 4FF4C063 		mov	r3, #1536
 1725 0056 0393     		str	r3, [sp, #12]
 742:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1726              		.loc 1 742 5 is_stmt 1 view .LVU486
 742:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1727              		.loc 1 742 26 is_stmt 0 view .LVU487
 1728 0058 0223     		movs	r3, #2
 1729 005a 0493     		str	r3, [sp, #16]
 743:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1730              		.loc 1 743 5 is_stmt 1 view .LVU488
 744:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1731              		.loc 1 744 5 view .LVU489
 744:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1732              		.loc 1 744 27 is_stmt 0 view .LVU490
 1733 005c 0323     		movs	r3, #3
 1734 005e 0693     		str	r3, [sp, #24]
 745:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1735              		.loc 1 745 5 is_stmt 1 view .LVU491
 745:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1736              		.loc 1 745 31 is_stmt 0 view .LVU492
 1737 0060 0723     		movs	r3, #7
 1738 0062 0793     		str	r3, [sp, #28]
 746:Core/Src/stm32f4xx_hal_msp.c **** 
 1739              		.loc 1 746 5 is_stmt 1 view .LVU493
 1740 0064 03A9     		add	r1, sp, #12
 1741 0066 0248     		ldr	r0, .L109
 1742              	.LVL93:
 746:Core/Src/stm32f4xx_hal_msp.c **** 
 1743              		.loc 1 746 5 is_stmt 0 view .LVU494
 1744 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1745              	.LVL94:
 1746              		.loc 1 754 1 view .LVU495
 1747 006c D7E7     		b	.L105
 1748              	.L110:
 1749 006e 00BF     		.align	2
 1750              	.L109:
 1751 0070 00000240 		.word	1073872896
 1752              		.cfi_endproc
 1753              	.LFE251:
 1755              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1756              		.align	1
 1757              		.global	HAL_UART_MspDeInit
 1758              		.syntax unified
 1759              		.thumb
 1760              		.thumb_func
 1762              	HAL_UART_MspDeInit:
 1763              	.LVL95:
 1764              	.LFB252:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 51


 755:Core/Src/stm32f4xx_hal_msp.c **** 
 756:Core/Src/stm32f4xx_hal_msp.c **** /**
 757:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 758:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 759:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 760:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 761:Core/Src/stm32f4xx_hal_msp.c ****   */
 762:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 763:Core/Src/stm32f4xx_hal_msp.c **** {
 1765              		.loc 1 763 1 is_stmt 1 view -0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 0
 1768              		@ frame_needed = 0, uses_anonymous_args = 0
 1769              		.loc 1 763 1 is_stmt 0 view .LVU497
 1770 0000 08B5     		push	{r3, lr}
 1771              		.cfi_def_cfa_offset 8
 1772              		.cfi_offset 3, -8
 1773              		.cfi_offset 14, -4
 764:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1774              		.loc 1 764 3 is_stmt 1 view .LVU498
 1775              		.loc 1 764 11 is_stmt 0 view .LVU499
 1776 0002 0268     		ldr	r2, [r0]
 1777              		.loc 1 764 5 view .LVU500
 1778 0004 074B     		ldr	r3, .L115
 1779 0006 9A42     		cmp	r2, r3
 1780 0008 00D0     		beq	.L114
 1781              	.LVL96:
 1782              	.L111:
 765:Core/Src/stm32f4xx_hal_msp.c ****   {
 766:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 767:Core/Src/stm32f4xx_hal_msp.c **** 
 768:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 769:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 770:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 771:Core/Src/stm32f4xx_hal_msp.c **** 
 772:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 773:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 774:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 775:Core/Src/stm32f4xx_hal_msp.c ****     */
 776:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPS_TX_Pin|GPS_RX_Pin);
 777:Core/Src/stm32f4xx_hal_msp.c **** 
 778:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 779:Core/Src/stm32f4xx_hal_msp.c **** 
 780:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 781:Core/Src/stm32f4xx_hal_msp.c ****   }
 782:Core/Src/stm32f4xx_hal_msp.c **** 
 783:Core/Src/stm32f4xx_hal_msp.c **** }
 1783              		.loc 1 783 1 view .LVU501
 1784 000a 08BD     		pop	{r3, pc}
 1785              	.LVL97:
 1786              	.L114:
 770:Core/Src/stm32f4xx_hal_msp.c **** 
 1787              		.loc 1 770 5 is_stmt 1 view .LVU502
 1788 000c 064A     		ldr	r2, .L115+4
 1789 000e 536C     		ldr	r3, [r2, #68]
 1790 0010 23F01003 		bic	r3, r3, #16
 1791 0014 5364     		str	r3, [r2, #68]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 52


 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1792              		.loc 1 776 5 view .LVU503
 1793 0016 4FF4C061 		mov	r1, #1536
 1794 001a 0448     		ldr	r0, .L115+8
 1795              	.LVL98:
 776:Core/Src/stm32f4xx_hal_msp.c **** 
 1796              		.loc 1 776 5 is_stmt 0 view .LVU504
 1797 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1798              	.LVL99:
 1799              		.loc 1 783 1 view .LVU505
 1800 0020 F3E7     		b	.L111
 1801              	.L116:
 1802 0022 00BF     		.align	2
 1803              	.L115:
 1804 0024 00100140 		.word	1073811456
 1805 0028 00380240 		.word	1073887232
 1806 002c 00000240 		.word	1073872896
 1807              		.cfi_endproc
 1808              	.LFE252:
 1810              		.text
 1811              	.Letext0:
 1812              		.file 2 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 1813              		.file 3 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 1814              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1815              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1816              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1817              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1818              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1819              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1820              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1821              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1822              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1823              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1824              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1825              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1826              		.file 16 "Core/Inc/main.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s 			page 53


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:78     .text.HAL_MspInit:00000034 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:83     .text.HAL_ADC_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:89     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:184    .text.HAL_ADC_MspInit:00000064 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:189    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:195    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:237    .text.HAL_ADC_MspDeInit:00000020 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:244    .text.HAL_I2C_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:250    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:536    .text.HAL_I2C_MspInit:00000144 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:547    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:553    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:652    .text.HAL_I2C_MspDeInit:00000080 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:662    .text.HAL_RTC_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:668    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:738    .text.HAL_RTC_MspInit:00000040 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:744    .text.HAL_RTC_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:750    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:778    .text.HAL_RTC_MspDeInit:00000014 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:784    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:790    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1065   .text.HAL_SPI_MspInit:00000128 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1076   .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1082   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1169   .text.HAL_SPI_MspDeInit:00000068 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1179   .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1185   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1358   .text.HAL_TIM_Base_MspInit:000000b4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1368   .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1374   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1548   .text.HAL_TIM_MspPostInit:000000b0 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1558   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1564   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1635   .text.HAL_TIM_Base_MspDeInit:00000050 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1642   .text.HAL_UART_MspInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1648   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1751   .text.HAL_UART_MspInit:00000070 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1756   .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1762   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//ccpMYZNL.s:1804   .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_DMA_Init
hdma_tim3_ch1_trig
HAL_DMA_DeInit
