INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_accelerator_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_accelerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_conv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_conversion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_fma.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_fma_op
INFO: [VRFC 10-2458] undeclared symbol gated_clk, assumed default net type wire [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_fma.sv:144]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_fma.sv:476]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_maxmin.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_minmax
INFO: [VRFC 10-2458] undeclared symbol gated_clk, assumed default net type wire [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_maxmin.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16fp32conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_to_fp32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/fp32bf16conv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp32_to_bf16
INFO: [VRFC 10-2458] undeclared symbol gated_clk, assumed default net type wire [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/fp32bf16conv.sv:24]
WARNING: [VRFC 10-8497] literal value 'hc0 truncated to fit in 7 bits [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/fp32bf16conv.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clz
