
.\dram_0x40000000.elf:     file format elf32-littlearm
.\dram_0x40000000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x40000000

Program Header:
0x70000001 off    0x0001f2dc vaddr 0x400172dc paddr 0x400172dc align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008000 vaddr 0x40000000 paddr 0x40000000 align 2**15
         filesz 0x00017ea4 memsz 0x00018094 flags rwx
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e970  40000000  40000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       0000896c  4000e970  4000e970  00016970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .ARM.exidx    00000008  400172dc  400172dc  0001f2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000bbc  400172e8  400172e8  0001f2e8  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001ec  40017ea8  40017ea8  0001fea4  2**3
                  ALLOC
  5 .debug_info   0000567a  00000000  00000000  0001fea4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000138a  00000000  00000000  0002551e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_loc    0000545b  00000000  00000000  000268a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000001e0  00000000  00000000  0002bd08  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000017ba  00000000  00000000  0002bee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000efa  00000000  00000000  0002d6a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000030  00000000  00000000  0002e59c  2**0
                  CONTENTS, READONLY
 12 .ARM.attributes 0000003d  00000000  00000000  0002e5cc  2**0
                  CONTENTS, READONLY
 13 .debug_frame  00001484  00000000  00000000  0002e60c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc0  00000000  00000000  0002fa90  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
40000000 l    d  .text	00000000 .text
4000e970 l    d  .rodata	00000000 .rodata
400172dc l    d  .ARM.exidx	00000000 .ARM.exidx
400172e8 l    d  .data	00000000 .data
40017ea8 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
400000b4 l       .text	00000000 ResetHandler
40000048 l       .text	00000000 HandlerUndef
4000009c l       .text	00000000 HandlerSVC
40000080 l       .text	00000000 HandlerPabort
40000064 l       .text	00000000 HandlerDabort
40000020 l       .text	00000000 HandlerIRQ
00000000 l    df *ABS*	00000000 Exception.c
40017ea8 l       .bss	00000000 .LANCHOR0
40017ebc l     O .bss	00000004 value.6736
00000000 l    df *ABS*	00000000 cp15.c
400006ec l     F .text	00000844 CoTTSet_L1L2
00000000 l    df *ABS*	00000000 gic.c
400174c8 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 graphics.c
400021b0 l     F .text	000007c4 Lcd_Printf.constprop.0
40012960 l       .rodata	00000000 .LANCHOR1
40017ec0 l       .bss	00000000 .LANCHOR3
4000e970 l       .rodata	00000000 .LANCHOR0
40016950 l       .rodata	00000000 .LANCHOR2
40017578 l       .data	00000000 .LANCHOR4
40012e80 l     O .rodata	00000015 _first
40012e98 l     O .rodata	0000001e _middle
40012eb8 l     O .rodata	0000001e _last
40015be0 l     O .rodata	00000016 cho
40015bf8 l     O .rodata	00000016 cho2
40015c10 l     O .rodata	00000016 jong
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
400175a0 l       .data	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 pcb_list.c
40017f78 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 runtime.c
40018048 l       .bss	00000000 .LANCHOR0
40018048 l     O .bss	00000004 heap
00000000 l    df *ABS*	00000000 sdhc.c
4001804c l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_function.o
10060000 l       *ABS*	00000000 WTCON
110002e0 l       *ABS*	00000000 GPM4CON
110002e4 l       *ABS*	00000000 GPM4DAT
1048000c l       *ABS*	00000000 ICCIAR_CPU0
40000000 l       *ABS*	00000000 DRAM_START
44000000 l       *ABS*	00000000 STACK_BASE
00800000 l       *ABS*	00000000 STACK_SIZE
43800000 l       *ABS*	00000000 STACK_LIMIT
437ffff8 l       *ABS*	00000000 HEAP_END_ADDRESS
00000400 l       *ABS*	00000000 ABORT_STACK_SIZE
00000400 l       *ABS*	00000000 UNDEF_STACK_SIZE
00000400 l       *ABS*	00000000 FIQ_STACK_SIZE
00004000 l       *ABS*	00000000 SVC_STACK_SIZE
00008000 l       *ABS*	00000000 IRQ_STACK_SIZE
44000000 l       *ABS*	00000000 IRQ_STACK_BASE
43ff8000 l       *ABS*	00000000 SVC_STACK_BASE
43ff4000 l       *ABS*	00000000 FIQ_STACK_BASE
43ff3c00 l       *ABS*	00000000 UNDEF_STACK_BASE
43ff3800 l       *ABS*	00000000 ABORT_STACK_BASE
43ff3400 l       *ABS*	00000000 SYS_STACK_BASE
00000010 l       *ABS*	00000000 USER_MODE
00000011 l       *ABS*	00000000 FIQ_MODE
00000012 l       *ABS*	00000000 IRQ_MODE
00000013 l       *ABS*	00000000 SVC_MODE
00000017 l       *ABS*	00000000 ABORT_MODE
0000001b l       *ABS*	00000000 UNDEF_MODE
0000001f l       *ABS*	00000000 SYS_MODE
00000080 l       *ABS*	00000000 IRQ_BIT
00000040 l       *ABS*	00000000 FIQ_BIT
00000000 l    df *ABS*	00000000 cp15a.o
000000c0 l       *ABS*	00000000 NOINT
40005f24 l       .text	00000000 Finished
40005eb8 l       .text	00000000 Loop1
40005f18 l       .text	00000000 Skip
40005ef8 l       .text	00000000 Loop2
40005efc l       .text	00000000 Loop3
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
400175f0 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
40016d30 l     O .rodata	00000010 blanks.6744
40016d40 l     O .rodata	00000010 zeroes.6745
00000000 l    df *ABS*	00000000 dtoa.c
40008170 l     F .text	000001e0 quorem
00000000 l    df *ABS*	00000000 locale.c
40017a18 l     O .data	00000020 lc_ctype_charset
40017a3c l     O .data	00000020 lc_message_charset
40017a5c l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
40016d50 l     O .rodata	0000000c p05.5289
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
40016e78 l     O .rodata	00000010 blanks.6688
40016e88 l     O .rodata	00000010 zeroes.6689
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
4000d3b8 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _clzsi2.o
00000000 l    df *ABS*	00000000 
40002ff4 g     F .text	00000028 Lcd_Select_Draw_Frame_Buffer
4000b038 g     F .text	00000058 _mprec_log10
40003d98 g     F .text	0000004c Lcd_Draw_STACK
40005d54 g       .text	00000000 CoInvalidateMainTlbVA
4000b100 g     F .text	0000007c __any_on
40016e28 g     O .rodata	00000028 __mprec_tinytens
4000de84 g     F .text	00000018 .hidden __aeabi_dcmple
4000d284 g     F .text	0000002c cleanup_glue
400043f4 g     F .text	0000001c pcb_list_init
4000dfa8 g     F .text	00000040 .hidden __gnu_uldivmod_helper
40003de4 g     F .text	00000014 Key_Poll_Init
4000211c g     F .text	00000048 GIC_Clear_Pending_Clear
4000dd98 g     F .text	00000088 .hidden __cmpdf2
4000028c g     F .text	00000050 Uart1_ISR
40017ec4 g     O .bss	000000a0 ArrWinInfo
40005d70 g       .text	00000000 CoSetICacheLockdownBase
4000dd98 g     F .text	00000088 .hidden __eqdf2
4000dfe8 g     F .text	000004d0 .hidden __divdi3
4000d88c g     F .text	00000060 .hidden __floatdidf
40005c00 g       .text	00000000 CoSetAsyncBusMode
40006238 g     F .text	00000028 vsprintf
400055f8 g     F .text	000000f8 Uart1_GetString
40001f5c g     F .text	00000018 GIC_Set_Priority_Mask
40002f68 g     F .text	0000008c Lcd_Draw_Image
40009a48 g     F .text	00000070 _setlocale_r
40015c28 g     O .rodata	00001000 eng8x16
4000a44c g     F .text	00000004 __malloc_unlock
40000648 g     F .text	000000a4 Key4_ISR
40005ae4 g       .text	00000000 CoReadCTR
40005a7c g       .text	00000000 CoDisableL2PrefetchHint
400012f0 g     F .text	00000030 L2C_CleanAndInvalidate_All
40005a8c g       .text	00000000 CoEnableICache
4000caf0 g     F .text	00000134 memmove
4000a450 g     F .text	0000008c _Balloc
40004a40 g     F .text	000000bc SDHC_ACMD41
40017528 g     O .data	00000010 ICDIPR0
4000dd88 g     F .text	00000098 .hidden __gtdf2
400175a0 g     O .data	00000010 info_app_0
40005d38 g       .text	00000000 CoInvalidateDTlbVA
40005a4c g       .text	00000000 CoGetUserReadPA
40002180 g     F .text	00000018 GIC_Write_EOI
40005cf0 g       .text	00000000 CoPrefetchICacheLineVA
40005d10 g       .text	00000000 CoInvalidateITlb
40005ac4 g       .text	00000000 CoEnableDCache
40005d98 g       .text	00000000 CoSetL2CacheAuxCrtlReg
40018090 g     O .bss	00000004 errno
4000de3c g     F .text	00000018 .hidden __aeabi_cdcmple
40002164 g     F .text	0000001c GIC_Read_INTACK
400013d4 g     F .text	000000a8 CoStopMmuAndL1L2Cache
40004128 g     F .text	000002cc Main
40005be0 g       .text	00000000 CoDisableMmu
40005b34 g       .text	00000000 CoDisableFiq
40002974 g     F .text	00000004 udelay_f
40017ec0 g     O .bss	00000004 pLcdFb
40005208 g     F .text	000000b8 Timer0_Int_Delay
40005a04 g       .text	00000000 TLB_Type
40004978 g     F .text	00000068 SDHC_CMD8
40002198 g     F .text	00000018 GIC_Generate_SGI
40004030 g     F .text	0000007c start_app_0
40004470 g     F .text	00000010 Get_Heap_Base
4000a358 g     F .text	000000f0 memcpy
40004464 g     F .text	0000000c Get_Stack_Limit
4000de20 g     F .text	00000034 .hidden __aeabi_cdrcmple
40003f3c g     F .text	0000001c LED_Display
40005ba0 g       .text	00000000 CoDisableUnalignedAccess
40002da0 g     F .text	00000088 Lcd_Clr_Screen
40006260 g     F .text	00001f0c _svfprintf_r
4000d810 g     F .text	00000028 .hidden __floatsidf
4000dd90 g     F .text	00000090 .hidden __ltdf2
400172e8 g     O .data	000001e0 ISR_Vector
400004a0 g     F .text	00000164 IRQ_Context_Switch
4000df28 g     F .text	00000000 .hidden __aeabi_uldivmod
4000b17c g     F .text	0000006c __fpclassifyd
40005c58 g       .text	00000000 CoSelTTBReg0
4000afb0 g     F .text	00000088 __ratio
40017558 g     O .data	00000010 ICCIAR
400172e8 g       .data	00000000 __RW_BASE__
4000d3b8 g     F .text	000000f4 .hidden __udivsi3
40005d68 g       .text	00000000 CoSetDCacheLockdownBase
4000200c g     F .text	00000084 GIC_Set_Interrupt_Priority
4000590c g       .text	00000000 Get_User_SP
40016d60 g     O .rodata	000000c8 __mprec_tens
40001280 g     F .text	0000001c L2C_Clean_PA
400031d4 g     F .text	000003c8 Lcd_Han_Putch
40009ab8 g     F .text	0000000c __locale_charset
40005cb4 g       .text	00000000 CoInvalidateDCacheIndex
40017508 g     O .data	00000010 ICDICER0
4001805c g     O .bss	00000004 __malloc_top_pad
40017a38 g     O .data	00000004 __mb_cur_max
4000d7ec g     F .text	00000024 .hidden __aeabi_ui2d
40009ae8 g     F .text	0000000c _localeconv_r
40002d54 g     F .text	00000028 Lcd_Get_Pixel
40003710 g     F .text	0000021c Lcd_Puts
4000a7ac g     F .text	00000024 __i2b
40005b24 g       .text	00000000 CoEnableFiq
40005db0 g       .text	00000000 CoSetL2CacheLines
4000d4d0 g     F .text	00000000 .hidden __aeabi_drsub
4000b1e8 g     F .text	00000044 _sbrk_r
40003f18 g     F .text	00000024 LED_Init
400002dc g     F .text	00000078 Timer0_ISR
40004918 g     F .text	00000060 SDHC_CMD0
40003050 g     F .text	0000001c absf
40003090 g     F .text	00000144 Lcd_Draw_BMP_File_24bpp
40005da8 g       .text	00000000 CoSetITlbLockdown
40003e40 g     F .text	00000030 Key_ISR_Init
40005aa8 g       .text	00000000 CoDisableICache
4000de6c g     F .text	00000018 .hidden __aeabi_dcmplt
40001390 g     F .text	00000044 SetTransTable
40005930 g       .text	00000000 Save_Context
40002d7c g     F .text	00000024 Lcd_Get_Pixel_Address
40018088 g     O .bss	00000004 __malloc_max_sbrked_mem
40005b44 g       .text	00000000 CoSetIF
40005c40 g       .text	00000000 CoEnableNeon
40005944 g       .text	00000000 Restore_Context_And_Switch
4000d838 g     F .text	00000040 .hidden __extendsfdf2
40005d2c g       .text	00000000 CoInvalidateDTlb
4000db7c g     F .text	0000020c .hidden __aeabi_ddiv
40017eb4 g     O .bss	00000004 sd_tr_flag
4000d4dc g     F .text	00000310 .hidden __adddf3
40005d04 g       .text	00000000 CoCleanAndInvalidateDCacheIndex
40017ea4 g       .data	00000000 __RW_LIMIT__
40017f78 g     O .bss	00000088 pcb_list
40005450 g     F .text	00000098 Uart1_Printf
4000add0 g     F .text	000000d4 __b2d
4000d8ec g     F .text	00000290 .hidden __aeabi_dmul
40016d2c g     O .rodata	00000004 _global_impure_ptr
4000cd18 g     F .text	0000056c _realloc_r
40005184 g     F .text	00000084 Timer0_Delay
40005bc0 g       .text	00000000 CoDisableAlignFault
400059d4 g       .text	00000000 PABT_Falut_Status
4000e4b8 g     F .text	00000470 .hidden __udivdi3
40016e50 g     O .rodata	00000028 __mprec_bigtens
4000a5d4 g     F .text	000000e8 __s2b
4000d7ec g     F .text	00000024 .hidden __floatunsidf
40004410 g     F .text	0000004c _sbrk
40012ed8 g     O .rodata	00002d01 han16x16
4000abc8 g     F .text	00000060 __mcmp
40005510 g     F .text	0000001c Uart1_Get_Pressed
40000354 g     F .text	00000038 Undef_Handler
40002d24 g     F .text	00000030 Lcd_Put_Pixel
400061c0 g     F .text	00000028 strtol
40001320 g     F .text	0000001c L2C_CleanAndInvalidate_PA
40005f38 g       .text	00000000 CoSetProcessId
4000129c g     F .text	00000020 L2C_Clean_SetWay
4000392c g     F .text	00000080 Lcd_Draw_Bar
4000456c g     F .text	00000310 SDHC_Card_Init
40001f30 g     F .text	00000018 GIC_Distributor_Enable
40005a1c g       .text	00000000 exynos_smc
40003e70 g     F .text	000000a8 Key_ISR_Enable
40001038 g     F .text	00000088 L2C_Clean_VA
40005ea0 g       .text	00000000 CoInvalidateDCacheForV7
4000d2b0 g     F .text	00000108 _reclaim_reent
4000a6bc g     F .text	0000005c __hi0bits
400011d0 g     F .text	00000030 L2C_Invalidate_All
4000decc g     F .text	0000005c .hidden __fixdfsi
40002978 g     F .text	00000068 LCD_Clock_Init
40003df8 g     F .text	00000014 Key_Get_Key_Pressed
40004bd0 g     F .text	00000088 SDHC_CMD7
400175b0 g     O .data	00000010 info_stack_app_0
40005c20 g       .text	00000000 CoDisableBranchPrediction
400174f8 g     O .data	00000010 ICDISERn
40005ad4 g       .text	00000000 CoDisableDCache
4000d4dc g     F .text	00000310 .hidden __aeabi_dadd
4000dd90 g     F .text	00000090 .hidden __ledf2
40017eb0 g     O .bss	00000004 sd_wr_buffer_flag
40005aec g       .text	00000000 CoReadCLIDR
40005e10 g       .text	00000000 CoCopyFromL2Cache
4000a9b8 g     F .text	00000104 __pow5mult
400040ac g     F .text	0000007c start_app_1
4000d878 g     F .text	00000074 .hidden __aeabi_ul2d
40018058 g     O .bss	00000004 __nlocale_changed
40000f30 g     F .text	00000080 CoGetPAfromVA
40005c98 g       .text	00000000 CoInvalidateDCache
40000000 g       .text	00000000 __start
4000133c g     F .text	00000020 L2C_CleanAndInvalidate_SetWay
40005b80 g       .text	00000000 CoDisableVectoredInt
40005f78 g     F .text	00000018 _atoi_r
40017578 g     O .data	00000028 ArrFbSel
4000445c g     F .text	00000008 Get_Stack_Base
40005e88 g       .text	00000000 CoGetPAreg
40017518 g     O .data	00000010 ICDICERn
4000deb4 g     F .text	00000018 .hidden __aeabi_dcmpgt
4000e928 g     F .text	00000048 .hidden __clzsi2
4001804c g     O .bss	00000002 sd_rca
4000a244 g     F .text	00000114 memchr
4000c884 g     F .text	0000026c _free_r
40005b70 g       .text	00000000 CoEnableVectoredInt
400011a4 g     F .text	0000002c L2C_Disable
40009ac4 g     F .text	00000010 __locale_mb_cur_max
40002090 g     F .text	0000008c GIC_Set_Processor_Target
4000de9c g     F .text	00000018 .hidden __aeabi_dcmpge
400059e4 g       .text	00000000 DABT_Falut_Status
400175d0 g     O .data	00000010 info_stack_app_1
40005e7c g       .text	00000000 CoGetCacheSizeID
40018054 g     O .bss	00000004 __mlocale_changed
4000d4d8 g     F .text	00000314 .hidden __aeabi_dsub
40017e9c g     O .data	00000004 __malloc_sbrk_base
4000552c g     F .text	000000cc Uart1_ISR_Enable
40005928 g       .text	00000000 Get_User_Stack_Limit
4000d878 g     F .text	00000074 .hidden __floatundidf
4000aabc g     F .text	0000010c __lshift
4000b45c g     F .text	000001ac __ssprint_r
40004d18 g     F .text	000000e0 SDHC_ISR_Enable
40003b60 g     F .text	00000238 Lcd_Printf
40017f64 g     O .bss	00000004 Selected_win
4000a7d0 g     F .text	000001e8 __multiply
40004afc g     F .text	00000068 SDHC_CMD2
40017568 g     O .data	00000010 ICCEOIR
40018060 g     O .bss	00000028 __malloc_current_mallinfo
4000aea4 g     F .text	0000010c __d2b
40001f74 g     F .text	0000004c GIC_Interrupt_Enable
40003e0c g     F .text	00000018 Key_Wait_Key_Released
40003fe4 g     F .text	0000004c App_Read
4000d810 g     F .text	00000028 .hidden __aeabi_i2d
40005bf0 g       .text	00000000 CoSetFastBusMode
4000e970 g       .rodata	00000000 __RO_BASE__
4000135c g     F .text	00000034 L2C_CleanAndInvalidate_Way
40005d1c g       .text	00000000 CoInvalidateITlbVA
4000d4cc  w    F .text	00000004 .hidden __aeabi_ldiv0
400059fc g       .text	00000000 Main_ID
4000db7c g     F .text	0000020c .hidden __divdf3
4000b090 g     F .text	00000070 __copybits
40017a94 g     O .data	00000408 __malloc_av_
40000604 g     F .text	00000044 Key3_ISR
4000d8ec g     F .text	00000290 .hidden __muldf3
40002ba8 g     F .text	0000017c Lcd_Win_Init
4000a448 g     F .text	00000004 __malloc_lock
40005920 g       .text	00000000 Get_User_Stack_Base
4000e978 g     O .rodata	00004508 HanTable
40004df8 g     F .text	0000008c SDHC_BusPower_Control
40005cd0 g       .text	00000000 CoCleanDCacheVA
4000c6e8 g     F .text	0000009c _calloc_r
400058f0 g       .text	00000000 Run_App
40001e38 g     F .text	000000f8 CoStartMmuAndL1L2Cache
400039ac g     F .text	000001b4 Lcd_Draw_Line
4000cc24 g     F .text	000000f4 memset
40017538 g     O .data	00000010 ICDIPTR0
4001808c g     O .bss	00000004 __malloc_max_total_mem
40005cdc g       .text	00000000 CoCleanDCacheIndex
40005f30 g       .text	00000000 CoSetExceptonVectoerBase
400012bc g     F .text	00000034 L2C_Clean_Way
40018090 g       .bss	00000000 __ZI_LIMIT__
4000d3b8 g     F .text	00000000 .hidden __aeabi_uidiv
40000460 g     F .text	00000040 SVC_Handler
40005d40 g       .text	00000000 CoInvalidateDTlbASID
4000359c g     F .text	00000174 Lcd_Eng_Putch
40005ff0 g     F .text	000001d0 _strtol_r
40008350 g     F .text	000016f4 _dtoa_r
40009b18 g     F .text	0000072c _malloc_r
40000fb0 g     F .text	00000088 L2C_Invalidate_VA
4000d88c g     F .text	00000060 .hidden __aeabi_l2d
400053e4 g     F .text	0000006c Uart1_Send_String
40005390 g     F .text	00000054 Uart1_Send_Byte
40005e94 g       .text	00000000 CoGetNormalMemRemapReg
40005c74 g       .text	00000000 CoSetDomain
40005a6c g       .text	00000000 CoEnableL2PrefetchHint
40005f40 g       .text	00000000 CoSetMpll
40005a3c g       .text	00000000 CoGetOSWritePA
40005e5c g       .text	00000000 CoStopPLE
4000c784 g     F .text	00000100 _malloc_trim_r
40005d5c g       .text	00000000 CoInvalidateMainTlbASID
4000b22c g     F .text	00000000 strcmp
400174e8 g     O .data	00000010 ICDISER0
40005ce8 g       .text	00000000 CoDataSyncBarrier
40005c88 g       .text	00000000 CoInvalidateICache
400172dc g       .rodata	00000000 __RO_LIMIT__
40002eb0 g     F .text	00000014 Lcd_Get_Info_BMP
40017eb8 g     O .bss	00000004 sd_command_complete_flag
400010c0 g     F .text	00000088 L2C_CleanAndInvalidate_VA
400056f0 g     F .text	000001fc Uart1_GetIntNum
4000dd98 g     F .text	00000088 .hidden __nedf2
40001200 g     F .text	0000001c L2C_Invalidate_PA
4000147c g     F .text	000008dc CoStartMmuAndDCache
40005ca8 g       .text	00000000 CoInvalidateDCacheVA
40004480 g     F .text	0000000c Get_Heap_Limit
40005c7c g       .text	00000000 CoWaitForInterrupt
40018050 g     O .bss	00000004 _PathLocale
40005c64 g       .text	00000000 CoSetASID
400061e8 g     F .text	00000050 _vsprintf_r
40009af4 g     F .text	00000018 setlocale
400175e8 g     O .data	00000004 _impure_ptr
40009ae0 g     F .text	00000008 __locale_cjk_lang
400059ec g       .text	00000000 DABT_Falut_Address
40005bd0 g       .text	00000000 CoEnableMmu
400059dc g       .text	00000000 PABT_Falut_Address
40004f50 g     F .text	00000110 SD_Read_Sector
4000b608 g     F .text	000010e0 _svfiprintf_r
40005afc g       .text	00000000 CoReadCSSELR
4000ad6c g     F .text	00000064 __ulp
40005c50 g       .text	00000000 CoSetTTBase
400029e0 g     F .text	000001c8 Lcd_Init
40001250 g     F .text	00000030 L2C_Clean_All
40004900 g     F .text	00000018 SDHC_Clock_Stop
4000448c g     F .text	00000038 Delay
400059f4 g       .text	00000000 Get_SP
400175c0 g     O .data	00000010 info_app_1
4000121c g     F .text	00000034 L2C_Invalidate_Way
40001148 g     F .text	0000005c L2C_Enable
40005a2c g       .text	00000000 CoGetOSReadPA
40005b90 g       .text	00000000 CoEnableUnalignedAccess
400048bc g     F .text	00000044 SDHC_Clock_Supply
40017ea8 g       .bss	00000000 __ZI_BASE__
40009b0c g     F .text	0000000c localeconv
400044c4 g     F .text	000000a8 SDHC_Init
40005b58 g       .text	00000000 CoWrIF
4000d4ac g     F .text	00000020 .hidden __aeabi_uidivmod
4000de54 g     F .text	00000018 .hidden __aeabi_dcmpeq
40018000 g     O .bss	00000044 current_pcb
40005a5c g       .text	00000000 CoGetUserWritePA
40017f70 g     O .bss	00000008 Display_frame
40003e24 g     F .text	0000001c Key_Wait_Key_Pressed
4000301c g     F .text	00000034 Lcd_Select_Display_Frame_Buffer
400052c0 g     F .text	000000d0 Uart1_Init
400174d8 g     O .data	00000010 ICCPMR
400001a0 g     F .text	000000ec SDHC_ISR
4000038c g     F .text	00000074 Dabort_Handler
4000306c g     F .text	00000024 Lcd_Brightness_Control
40005c10 g       .text	00000000 CoEnableBranchPrediction
40005cf8 g       .text	00000000 CoCleanAndInvalidateDCacheVA
40017ea8 g     O .bss	00000004 sd_insert_flag
40017ea0 g     O .data	00000004 __malloc_trim_threshold
40009ad4 g     F .text	0000000c __locale_msgcharset
40000400 g     F .text	00000060 Pabort_Handler
4000ac28 g     F .text	00000144 __mdiff
4000decc g     F .text	0000005c .hidden __aeabi_d2iz
40005af4 g       .text	00000000 CoReadCCSIDR
400175e0 g     O .data	00000004 __ctype_ptr__
40017548 g     O .data	00000010 ICDICPR0
40005cc0 g       .text	00000000 CoInvalidateBothCaches
40005f60 g     F .text	00000018 atoi
40016c28 g     O .rodata	00000101 _ctype_
4000d4cc  w    F .text	00000004 .hidden __aeabi_idiv0
40005d24 g       .text	00000000 CoInvalidateITlbASID
400049e0 g     F .text	00000060 SDHC_CMD55
40005bb0 g       .text	00000000 CoEnableAlignFault
40002e28 g     F .text	00000088 Lcd_Draw_Back_Color
40005c6c g       .text	00000000 CoGetASID
40005f90 g     F .text	00000060 strlen
40005dbc g       .text	00000000 CoCopyToL2Cache
40005c30 g       .text	00000000 CoEnableVfp
4000de3c g     F .text	00000018 .hidden __aeabi_cdcmpeq
4000dd88 g     F .text	00000098 .hidden __gedf2
40005d78 g       .text	00000000 CoLockL2Cache
400054e8 g     F .text	00000028 Uart1_Get_Char
4000df64 g     F .text	00000044 .hidden __gnu_ldivmod_helper
40001d58 g     F .text	000000e0 CoInitMmuAndL1L2Cache
40005b60 g       .text	00000000 CoClrIF
4000d838 g     F .text	00000040 .hidden __aeabi_f2d
40004e84 g     F .text	000000cc SDHC_Change_Dat_Width_4bit
40005060 g     F .text	00000124 SD_Write_Sector
4000d4d8 g     F .text	00000314 .hidden __subdf3
40017eac g     O .bss	00000004 sd_rd_buffer_flag
40005b14 g       .text	00000000 CoDisableIrq
40005da0 g       .text	00000000 CoSetDTlbLockdown
40002ec4 g     F .text	000000a4 Lcd_Draw_BMP
4000a718 g     F .text	00000094 __lo0bits
40001f48 g     F .text	00000014 GIC_CPU_Interface_Enable
4000487c g     F .text	00000040 SDHC_Port_Init
40005998 g       .text	00000000 set_ttbr_app_1
40001fc0 g     F .text	0000004c GIC_Interrupt_Disable
4000595c g       .text	00000000 set_ttbr_app_0
40005d88 g       .text	00000000 CoUnLockL2Cache
40003f58 g     F .text	0000008c init_transtable
40000194 g     F .text	0000000c Invalid_ISR
40005b04 g       .text	00000000 CoEnableIrq
40005e68 g       .text	00000000 CoNonSecureAccCtrl
400174c8 g     O .data	00000010 ICCICR
40017f68 g     O .bss	00000004 Selected_frame
40004c58 g     F .text	000000c0 SDHC_ACMD6_4bit
4000a4f8 g     F .text	000000dc __multadd
4000a4dc g     F .text	0000001c _Bfree
40004b64 g     F .text	0000006c SDHC_CMD3
40005d48 g       .text	00000000 CoInvalidateMainTlb



Disassembly of section .text:

40000000 <__start>:

@--------------------------------------------------
@ Exception Vector Configuration
@--------------------------------------------------

	b		ResetHandler
40000000:	ea00002b 	b	400000b4 <ResetHandler>
	b		HandlerUndef		@ HandlerUndef
40000004:	ea00000f 	b	40000048 <HandlerUndef>
	b		HandlerSVC			@ handler for SVC
40000008:	ea000023 	b	4000009c <HandlerSVC>
	b		HandlerPabort 		@ HandlerPabort
4000000c:	ea00001b 	b	40000080 <HandlerPabort>
	b		HandlerDabort		@ HandlerDabort
40000010:	ea000013 	b	40000064 <HandlerDabort>
	b		.					@ reserved
40000014:	eafffffe 	b	40000014 <__start+0x14>
	b		HandlerIRQ			@ HandlerIRQ
40000018:	ea000000 	b	40000020 <HandlerIRQ>
	b		.					@ HandlerFIQ
4000001c:	eafffffe 	b	4000001c <__start+0x1c>

40000020 <HandlerIRQ>:
	.extern ISR_Vector
	.extern current_app_state
	.extern new_app_state

HandlerIRQ:
	push 	{r0-r3, r12, lr}
40000020:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
    ldr 	r1, =ISR_Vector
40000024:	e59f1134 	ldr	r1, [pc, #308]	; 40000160 <ResetHandler+0xac>
    ldr 	r2, =ICCIAR_CPU0
40000028:	e59f2134 	ldr	r2, [pc, #308]	; 40000164 <ResetHandler+0xb0>
    ldr 	r0, [r2]
4000002c:	e5920000 	ldr	r0, [r2]
    ldr 	r2, =0x3ff
40000030:	e59f2130 	ldr	r2, [pc, #304]	; 40000168 <ResetHandler+0xb4>
    and 	r0, r0, r2
40000034:	e0000002 	and	r0, r0, r2
    ldr 	r0, [r1, r0, lsl #2]
40000038:	e7910100 	ldr	r0, [r1, r0, lsl #2]
    blx 	r0
4000003c:	e12fff30 	blx	r0
    pop 	{r0-r3, r12, lr}
40000040:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
    subs 	pc, lr, #4
40000044:	e25ef004 	subs	pc, lr, #4

40000048 <HandlerUndef>:
	.extern		Dabort_Handler
	.extern		Pabort_Handler
	.extern		SVC_Handler

HandlerUndef:
	stmfd	sp!,{r0-r3, r12, lr}
40000048:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
4000004c:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000050:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000054:	e201101f 	and	r1, r1, #31
	bl		Undef_Handler
40000058:	eb0000bd 	bl	40000354 <Undef_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
4000005c:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000060:	e25ef004 	subs	pc, lr, #4

40000064 <HandlerDabort>:

@ 실험을 위하여 문제가 발생한 다음 주소로 복귀하도록 수정 @

HandlerDabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000064:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #8
40000068:	e24e0008 	sub	r0, lr, #8
	mrs		r1, spsr
4000006c:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
40000070:	e201101f 	and	r1, r1, #31
	bl		Dabort_Handler
40000074:	eb0000c4 	bl	4000038c <Dabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000078:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	@subs	pc, lr, #8
	subs	pc, lr, #4
4000007c:	e25ef004 	subs	pc, lr, #4

40000080 <HandlerPabort>:

HandlerPabort:
	stmfd	sp!,{r0-r3, r12, lr}
40000080:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
40000084:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
40000088:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
4000008c:	e201101f 	and	r1, r1, #31
	bl		Pabort_Handler
40000090:	eb0000da 	bl	40000400 <Pabort_Handler>
	ldmfd	sp!,{r0-r3, r12, lr}
40000094:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4
40000098:	e25ef004 	subs	pc, lr, #4

4000009c <HandlerSVC>:

HandlerSVC:
	stmfd	sp!,{r0-r3, r12, lr}
4000009c:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	sub 	r0, lr, #4
400000a0:	e24e0004 	sub	r0, lr, #4
	mrs		r1, spsr
400000a4:	e14f1000 	mrs	r1, SPSR
	and		r1, r1, #0x1f
400000a8:	e201101f 	and	r1, r1, #31
	bl		SVC_Handler
400000ac:	eb0000eb 	bl	40000460 <SVC_Handler>
	ldmfd	sp!,{r0-r3, r12, pc}^
400000b0:	e8fd900f 	ldm	sp!, {r0, r1, r2, r3, ip, pc}^

400000b4 <ResetHandler>:

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
400000b4:	e59f00b0 	ldr	r0, [pc, #176]	; 4000016c <ResetHandler+0xb8>
	ldr		r1, =0x0
400000b8:	e3a01000 	mov	r1, #0
	str		r1, [r0]
400000bc:	e5801000 	str	r1, [r0]
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
400000c0:	e59f00a8 	ldr	r0, [pc, #168]	; 40000170 <ResetHandler+0xbc>
	MCR     p15,0,r0,c1,c0,2
400000c4:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
	LDR     R0,=(1<<30)
400000c8:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	VMSR    FPEXC,r0
400000cc:	eee80a10 	vmsr	fpexc, r0

	@ L1-I, L1-D Cache, Branch Predictor OFF
	mov		r1, #0
400000d0:	e3a01000 	mov	r1, #0
	MCR     p15,0,r1,c1,c0,0
400000d4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

	@ L2 Cache OFF
	mov		r1, #0
400000d8:	e3a01000 	mov	r1, #0
	MCR 	p15,0,R1,C1,C0,1
400000dc:	ee011f30 	mcr	15, 0, r1, cr1, cr0, {1}

	@ I-Cache(12), Flow Prediction(11)

	LDR     r1,=(1<<12)|(1<<11) 	@ [4] I-Cache ON, Flow Prediction ON
400000e0:	e3a01b06 	mov	r1, #6144	; 0x1800
	MCR     p15,0,r1,c1,c0,0
400000e4:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
400000e8:	e59f0084 	ldr	r0, [pc, #132]	; 40000174 <ResetHandler+0xc0>
	ldr		r1, [r0]
400000ec:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0xff<<16
400000f0:	e3c118ff 	bic	r1, r1, #16711680	; 0xff0000
	orr		r1, r1, #0x11<<16
400000f4:	e3811811 	orr	r1, r1, #1114112	; 0x110000
	str		r1, [r0]
400000f8:	e5801000 	str	r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
400000fc:	e59f0074 	ldr	r0, [pc, #116]	; 40000178 <ResetHandler+0xc4>
	ldr		r1, [r0]
40000100:	e5901000 	ldr	r1, [r0]
	bic		r1, r1, #0x3<<4
40000104:	e3c11030 	bic	r1, r1, #48	; 0x30
	orr		r1, r1, #0x1<<4
40000108:	e3811010 	orr	r1, r1, #16
	str		r1, [r0]
4000010c:	e5801000 	str	r1, [r0]
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
40000110:	e59f0064 	ldr	r0, [pc, #100]	; 4000017c <ResetHandler+0xc8>
	ldr		r1, =__ZI_LIMIT__
40000114:	e59f1064 	ldr	r1, [pc, #100]	; 40000180 <ResetHandler+0xcc>
	mov		r2, #0x0
40000118:	e3a02000 	mov	r2, #0
1:
	cmp		r0, r1
4000011c:	e1500001 	cmp	r0, r1
	strlo	r2, [r0], #4
40000120:	34802004 	strcc	r2, [r0], #4
	blo		1b
40000124:	3afffffc 	bcc	4000011c <ResetHandler+0x68>

	@ Stack mounting

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
40000128:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	ldr		sp, =IRQ_STACK_BASE
4000012c:	e3a0d311 	mov	sp, #1140850688	; 0x44000000

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
40000130:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	ldr		sp, =FIQ_STACK_BASE
40000134:	e59fd048 	ldr	sp, [pc, #72]	; 40000184 <ResetHandler+0xd0>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
40000138:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	ldr		sp, =UNDEF_STACK_BASE
4000013c:	e59fd044 	ldr	sp, [pc, #68]	; 40000188 <ResetHandler+0xd4>

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
40000140:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	ldr		sp, =ABORT_STACK_BASE
40000144:	e59fd040 	ldr	sp, [pc, #64]	; 4000018c <ResetHandler+0xd8>

	msr		cpsr_c, #(SVC_MODE)
40000148:	e321f013 	msr	CPSR_c, #19
	ldr		sp, =SVC_STACK_BASE
4000014c:	e59fd03c 	ldr	sp, [pc, #60]	; 40000190 <ResetHandler+0xdc>

	@ Set Exception Vector Address

	ldr		r0, =DRAM_START
40000150:	e3a00101 	mov	r0, #1073741824	; 0x40000000
	mcr     p15,0,r0,c12,c0,0
40000154:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	@ Call Main

	bl		Main
40000158:	eb000ff2 	bl	40004128 <Main>

	@ HALT

	b		.
4000015c:	eafffffe 	b	4000015c <ResetHandler+0xa8>
	.extern current_app_state
	.extern new_app_state

HandlerIRQ:
	push 	{r0-r3, r12, lr}
    ldr 	r1, =ISR_Vector
40000160:	400172e8 	andmi	r7, r1, r8, ror #5
    ldr 	r2, =ICCIAR_CPU0
40000164:	1048000c 	subne	r0, r8, ip
    ldr 	r0, [r2]
    ldr 	r2, =0x3ff
40000168:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

@--------------------------------------------------
@ Watchdog Disable
@--------------------------------------------------

	ldr		r0, =WTCON
4000016c:	10060000 	andne	r0, r6, r0
@ Coprocessor Config
@--------------------------------------------------

	@ NEON & VFP Enable

	LDR     r0,=0x05555555
40000170:	05555555 	ldrbeq	r5, [r5, #-1365]	; 0xfffffaab
@ GPIO(LED OUTPUT) ON
@--------------------------------------------------
	
	@ LED Port Control

	ldr		r0, =GPM4CON
40000174:	110002e0 	smlattne	r0, r0, r2, r0
	orr		r1, r1, #0x11<<16
	str		r1, [r0]

	@ Turn LED on (XO)

	ldr		r0, =GPM4DAT
40000178:	110002e4 	smlattne	r0, r4, r2, r0
	@ RAM loading

	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__ZI_BASE__
4000017c:	40017ea8 	andmi	r7, r1, r8, lsr #29
	ldr		r1, =__ZI_LIMIT__
40000180:	40018090 	mulmi	r1, r0, r0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|IRQ_MODE)
	ldr		sp, =IRQ_STACK_BASE

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|FIQ_MODE)
	ldr		sp, =FIQ_STACK_BASE
40000184:	43ff4000 	mvnsmi	r4, #0

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|UNDEF_MODE)
	ldr		sp, =UNDEF_STACK_BASE
40000188:	43ff3c00 	mvnsmi	r3, #0, 24

	msr		cpsr_c, #(IRQ_BIT|FIQ_BIT|ABORT_MODE)
	ldr		sp, =ABORT_STACK_BASE
4000018c:	43ff3800 	mvnsmi	r3, #0, 16

	msr		cpsr_c, #(SVC_MODE)
	ldr		sp, =SVC_STACK_BASE
40000190:	43ff8000 	mvnsmi	r8, #0

40000194 <Invalid_ISR>:



void Invalid_ISR(void)
{
	Uart1_Printf("Invalid_ISR\n");
40000194:	e3060e98 	movw	r0, #28312	; 0x6e98
40000198:	e3440001 	movt	r0, #16385	; 0x4001
4000019c:	ea0014ab 	b	40005450 <Uart1_Printf>

400001a0 <SDHC_ISR>:
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001a0:	e1a0c00d 	mov	ip, sp
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001a4:	e3a03000 	mov	r3, #0
volatile unsigned int sd_rd_buffer_flag = 0;
volatile unsigned int sd_wr_buffer_flag = 0;
volatile unsigned int sd_tr_flag = 0;

void SDHC_ISR(void)
{
400001a8:	e92dd800 	push	{fp, ip, lr, pc}
400001ac:	e24cb004 	sub	fp, ip, #4
400001b0:	e24dd008 	sub	sp, sp, #8
	volatile unsigned int tmp;

	tmp = rNORINTSTS2;
400001b4:	e3413253 	movt	r3, #4691	; 0x1253
400001b8:	e5932030 	ldr	r2, [r3, #48]	; 0x30
400001bc:	e50b2010 	str	r2, [fp, #-16]
	rNORINTSTS2 = tmp;
400001c0:	e51b2010 	ldr	r2, [fp, #-16]
400001c4:	e5832030 	str	r2, [r3, #48]	; 0x30

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
400001c8:	e51b3010 	ldr	r3, [fp, #-16]
400001cc:	e3130040 	tst	r3, #64	; 0x40
400001d0:	1a000002 	bne	400001e0 <SDHC_ISR+0x40>
400001d4:	e51b3010 	ldr	r3, [fp, #-16]
400001d8:	e3130080 	tst	r3, #128	; 0x80
400001dc:	0a00000a 	beq	4000020c <SDHC_ISR+0x6c>
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
400001e0:	e3a03000 	mov	r3, #0
400001e4:	e3413253 	movt	r3, #4691	; 0x1253
400001e8:	e5933024 	ldr	r3, [r3, #36]	; 0x24
400001ec:	e2133801 	ands	r3, r3, #65536	; 0x10000
400001f0:	13073ea8 	movwne	r3, #32424	; 0x7ea8
		else sd_insert_flag = 0;
400001f4:	03072ea8 	movweq	r2, #32424	; 0x7ea8
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
400001f8:	13a02001 	movne	r2, #1
400001fc:	13443001 	movtne	r3, #16385	; 0x4001
		else sd_insert_flag = 0;
40000200:	03442001 	movteq	r2, #16385	; 0x4001
	tmp = rNORINTSTS2;
	rNORINTSTS2 = tmp;

	if((tmp & (1 << 6)) || (tmp & (1 << 7)))
	{
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
40000204:	15832000 	strne	r2, [r3]
		else sd_insert_flag = 0;
40000208:	05823000 	streq	r3, [r2]
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
4000020c:	e51b3010 	ldr	r3, [fp, #-16]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
	if(tmp & (1 << 1)) sd_tr_flag = 1;
	if(tmp & 1) sd_command_complete_flag = 1;

	GIC_Clear_Pending_Clear(0,107);
40000210:	e3a00000 	mov	r0, #0
40000214:	e3a0106b 	mov	r1, #107	; 0x6b
		if (Macro_Check_Bit_Set(rPRNSTS2,16)) sd_insert_flag = 1;
		else sd_insert_flag = 0;
	}


	if(tmp & (1 << 5)) sd_rd_buffer_flag = 1;
40000218:	e3130020 	tst	r3, #32
4000021c:	13073ea8 	movwne	r3, #32424	; 0x7ea8
40000220:	13a02001 	movne	r2, #1
40000224:	13443001 	movtne	r3, #16385	; 0x4001
40000228:	15832004 	strne	r2, [r3, #4]
	if(tmp & (1 << 4)) sd_wr_buffer_flag = 1;
4000022c:	e51b3010 	ldr	r3, [fp, #-16]
40000230:	e3130010 	tst	r3, #16
40000234:	13073ea8 	movwne	r3, #32424	; 0x7ea8
40000238:	13a02001 	movne	r2, #1
4000023c:	13443001 	movtne	r3, #16385	; 0x4001
40000240:	15832008 	strne	r2, [r3, #8]
	if(tmp & (1 << 1)) sd_tr_flag = 1;
40000244:	e51b3010 	ldr	r3, [fp, #-16]
40000248:	e3130002 	tst	r3, #2
4000024c:	13073ea8 	movwne	r3, #32424	; 0x7ea8
40000250:	13a02001 	movne	r2, #1
40000254:	13443001 	movtne	r3, #16385	; 0x4001
40000258:	1583200c 	strne	r2, [r3, #12]
	if(tmp & 1) sd_command_complete_flag = 1;
4000025c:	e51b3010 	ldr	r3, [fp, #-16]
40000260:	e3130001 	tst	r3, #1
40000264:	13073ea8 	movwne	r3, #32424	; 0x7ea8
40000268:	13a02001 	movne	r2, #1
4000026c:	13443001 	movtne	r3, #16385	; 0x4001
40000270:	15832010 	strne	r2, [r3, #16]

	GIC_Clear_Pending_Clear(0,107);
40000274:	eb0007a8 	bl	4000211c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 107);
40000278:	e3a00000 	mov	r0, #0
4000027c:	e3a0106b 	mov	r1, #107	; 0x6b
40000280:	eb0007be 	bl	40002180 <GIC_Write_EOI>
}
40000284:	e24bd00c 	sub	sp, fp, #12
40000288:	e89da800 	ldm	sp, {fp, sp, pc}

4000028c <Uart1_ISR>:

void Uart1_ISR(void)
{
4000028c:	e1a0c00d 	mov	ip, sp
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
40000290:	e3a00000 	mov	r0, #0
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
40000294:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	rUINTSP1 = 0xf;
40000298:	e3a04000 	mov	r4, #0
4000029c:	e3a0300f 	mov	r3, #15
400002a0:	e3414381 	movt	r4, #4993	; 0x1381
	GIC_Clear_Pending_Clear(0,107);
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
400002a4:	e24cb004 	sub	fp, ip, #4
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
400002a8:	e3a01055 	mov	r1, #85	; 0x55
	GIC_Write_EOI(0, 107);
}

void Uart1_ISR(void)
{
	rUINTSP1 = 0xf;
400002ac:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
400002b0:	e5843030 	str	r3, [r4, #48]	; 0x30

	GIC_Clear_Pending_Clear(0,85);
400002b4:	eb000798 	bl	4000211c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 85);
400002b8:	e3a00000 	mov	r0, #0
400002bc:	e3a01055 	mov	r1, #85	; 0x55
400002c0:	eb0007ae 	bl	40002180 <GIC_Write_EOI>

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400002c4:	e3060ea8 	movw	r0, #28328	; 0x6ea8
400002c8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
400002cc:	e3440001 	movt	r0, #16385	; 0x4001
}
400002d0:	e24bd014 	sub	sp, fp, #20
400002d4:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
	rUINTP1 = 0xf;

	GIC_Clear_Pending_Clear(0,85);
	GIC_Write_EOI(0, 85);

	Uart1_Printf("Uart1 => %c\n", rURXH1);
400002d8:	ea00145c 	b	40005450 <Uart1_Printf>

400002dc <Timer0_ISR>:
	GIC_Write_EOI(0, 52);
	//restore_context();
}

void Timer0_ISR(void)
{
400002dc:	e1a0c00d 	mov	ip, sp
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
	GIC_Clear_Pending_Clear(0,69);
400002e0:	e3a01045 	mov	r1, #69	; 0x45
	GIC_Write_EOI(0, 52);
	//restore_context();
}

void Timer0_ISR(void)
{
400002e4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400002e8:	e3a03000 	mov	r3, #0
	GIC_Clear_Pending_Clear(0,69);
400002ec:	e1a00003 	mov	r0, r3

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400002f0:	e341339d 	movt	r3, #5021	; 0x139d
	GIC_Write_EOI(0, 52);
	//restore_context();
}

void Timer0_ISR(void)
{
400002f4:	e24cb004 	sub	fp, ip, #4
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	Uart1_Printf("Timer0_ISR called\n");

	LED_Display(value);
400002f8:	e3074ea8 	movw	r4, #32424	; 0x7ea8

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
400002fc:	e5932044 	ldr	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
	GIC_Write_EOI(0, 69);

	Uart1_Printf("Timer0_ISR called\n");

	LED_Display(value);
40000300:	e3444001 	movt	r4, #16385	; 0x4001

void Timer0_ISR(void)
{
	static int value = 0;

	rTINT_CSTAT |= ((1<<5)|1);
40000304:	e3822021 	orr	r2, r2, #33	; 0x21
40000308:	e5832044 	str	r2, [r3, #68]	; 0x44
	GIC_Clear_Pending_Clear(0,69);
4000030c:	eb000782 	bl	4000211c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 69);
40000310:	e3a01045 	mov	r1, #69	; 0x45
40000314:	e3a00000 	mov	r0, #0
40000318:	eb000798 	bl	40002180 <GIC_Write_EOI>

	Uart1_Printf("Timer0_ISR called\n");
4000031c:	e3060eb8 	movw	r0, #28344	; 0x6eb8
40000320:	e3440001 	movt	r0, #16385	; 0x4001
40000324:	eb001449 	bl	40005450 <Uart1_Printf>

	LED_Display(value);
40000328:	e5940014 	ldr	r0, [r4, #20]
4000032c:	eb000f02 	bl	40003f3c <LED_Display>
	value = (value + 1) % 4;
40000330:	e5942014 	ldr	r2, [r4, #20]
40000334:	e2822001 	add	r2, r2, #1
40000338:	e1a03fc2 	asr	r3, r2, #31
4000033c:	e1a03f23 	lsr	r3, r3, #30
40000340:	e0822003 	add	r2, r2, r3
40000344:	e2022003 	and	r2, r2, #3
40000348:	e0633002 	rsb	r3, r3, r2
4000034c:	e5843014 	str	r3, [r4, #20]
40000350:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

40000354 <Undef_Handler>:
#include "device_driver.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
40000354:	e1a0c00d 	mov	ip, sp
40000358:	e1a02001 	mov	r2, r1
4000035c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000360:	e1a04000 	mov	r4, r0
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000364:	e3060ecc 	movw	r0, #28364	; 0x6ecc
40000368:	e1a01004 	mov	r1, r4
4000036c:	e3440001 	movt	r0, #16385	; 0x4001
#include "device_driver.h"

void Undef_Handler(unsigned int addr, unsigned int mode)
{
40000370:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("UND-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000374:	eb001435 	bl	40005450 <Uart1_Printf>
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
40000378:	e3060ef0 	movw	r0, #28400	; 0x6ef0
4000037c:	e5941000 	ldr	r1, [r4]
40000380:	e3440001 	movt	r0, #16385	; 0x4001
40000384:	eb001431 	bl	40005450 <Uart1_Printf>
40000388:	eafffffe 	b	40000388 <Undef_Handler+0x34>

4000038c <Dabort_Handler>:
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
4000038c:	e1a0c00d 	mov	ip, sp
40000390:	e1a03000 	mov	r3, r0
40000394:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000398:	e3060f0c 	movw	r0, #28428	; 0x6f0c
	Uart_Printf("Undefined Code Value[0x%X]\n", *(unsigned int *)addr);
	for(;;);
}

void Dabort_Handler(unsigned int addr, unsigned int mode)
{
4000039c:	e24cb004 	sub	fp, ip, #4
400003a0:	e24dd008 	sub	sp, sp, #8
400003a4:	e1a02001 	mov	r2, r1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
400003a8:	e1a01003 	mov	r1, r3
400003ac:	e3440001 	movt	r0, #16385	; 0x4001
400003b0:	eb001426 	bl	40005450 <Uart1_Printf>
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
400003b4:	eb00158c 	bl	400059ec <DABT_Falut_Address>
400003b8:	e1a01000 	mov	r1, r0
400003bc:	e3060f30 	movw	r0, #28464	; 0x6f30
400003c0:	e3440001 	movt	r0, #16385	; 0x4001
400003c4:	eb001421 	bl	40005450 <Uart1_Printf>
	sd = DABT_Falut_Status();
400003c8:	eb001585 	bl	400059e4 <DABT_Falut_Status>
400003cc:	e1a03000 	mov	r3, r0
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
400003d0:	e3060f4c 	movw	r0, #28492	; 0x6f4c
	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
400003d4:	e7e0c553 	ubfx	ip, r3, #10, #1
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
400003d8:	e7e02653 	ubfx	r2, r3, #12, #1
	unsigned int r, d, s, w, sd;

	Uart_Printf("DABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("DABT-Fault Address[0x%X]\n", DABT_Falut_Address());
	sd = DABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
400003dc:	e203100f 	and	r1, r3, #15
	d = Macro_Extract_Area(sd, 0xf, 4);
	s = Macro_Extract_Area(sd, 0x1, 10);
	w = Macro_Extract_Area(sd, 0x1, 11);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nDomain[0x%X]\nRead(0)/Write(1)[%d]\nAXI-Decode(0)/Slave(1)[%d]\n", r, d, w, sd);
400003e0:	e58d2000 	str	r2, [sp]
400003e4:	e081120c 	add	r1, r1, ip, lsl #4
400003e8:	e7e32253 	ubfx	r2, r3, #4, #4
400003ec:	e3440001 	movt	r0, #16385	; 0x4001
400003f0:	e7e035d3 	ubfx	r3, r3, #11, #1
400003f4:	eb001415 	bl	40005450 <Uart1_Printf>

#if 0
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}
400003f8:	e24bd00c 	sub	sp, fp, #12
400003fc:	e89da800 	ldm	sp, {fp, sp, pc}

40000400 <Pabort_Handler>:

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000400:	e1a03000 	mov	r3, r0
40000404:	e1a0c00d 	mov	ip, sp
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000408:	e3060f98 	movw	r0, #28568	; 0x6f98
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
4000040c:	e1a02001 	mov	r2, r1
40000410:	e92dd800 	push	{fp, ip, lr, pc}
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000414:	e1a01003 	mov	r1, r3
	for(;;); /* 실험을 위하여 다음 주소로 복귀하도록 핸들러를 설계 */
#endif
}

void Pabort_Handler(unsigned int addr, unsigned int mode)
{
40000418:	e24cb004 	sub	fp, ip, #4
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000041c:	e3440001 	movt	r0, #16385	; 0x4001
40000420:	eb00140a 	bl	40005450 <Uart1_Printf>
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
40000424:	eb00156c 	bl	400059dc <PABT_Falut_Address>
40000428:	e1a01000 	mov	r1, r0
4000042c:	e3060fbc 	movw	r0, #28604	; 0x6fbc
40000430:	e3440001 	movt	r0, #16385	; 0x4001
40000434:	eb001405 	bl	40005450 <Uart1_Printf>
	sd = PABT_Falut_Status();
40000438:	eb001565 	bl	400059d4 <PABT_Falut_Status>
4000043c:	e1a02000 	mov	r2, r0
	r = Macro_Extract_Area(sd, 0xf, 0);
	s = Macro_Extract_Area(sd, 0x1, 10);
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
40000440:	e3060fd8 	movw	r0, #28632	; 0x6fd8
	unsigned int r, s, sd;

	Uart_Printf("PABT-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("PABT-Fault Address[0x%X]\n", PABT_Falut_Address());
	sd = PABT_Falut_Status();
	r = Macro_Extract_Area(sd, 0xf, 0);
40000444:	e202300f 	and	r3, r2, #15
	s = Macro_Extract_Area(sd, 0x1, 10);
40000448:	e7e01552 	ubfx	r1, r2, #10, #1
	sd = Macro_Extract_Area(sd, 0x1, 12);
	r += (s << 4);
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
4000044c:	e0831201 	add	r1, r3, r1, lsl #4
40000450:	e7e02652 	ubfx	r2, r2, #12, #1
40000454:	e3440001 	movt	r0, #16385	; 0x4001
40000458:	eb0013fc 	bl	40005450 <Uart1_Printf>
4000045c:	eafffffe 	b	4000045c <Pabort_Handler+0x5c>

40000460 <SVC_Handler>:
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
40000460:	e1a0c00d 	mov	ip, sp
40000464:	e1a02001 	mov	r2, r1
40000468:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
4000046c:	e1a04000 	mov	r4, r0
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
40000470:	e3070004 	movw	r0, #28676	; 0x7004
40000474:	e1a01004 	mov	r1, r4
	Uart_Printf("Reason[0x%X]\nAXI-Decode(0)/Slave(1)[%d]\n", r, sd);
	for(;;);
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
40000478:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
4000047c:	e3440001 	movt	r0, #16385	; 0x4001
40000480:	eb0013f2 	bl	40005450 <Uart1_Printf>
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
40000484:	e5941000 	ldr	r1, [r4]
40000488:	e3070028 	movw	r0, #28712	; 0x7028
4000048c:	e3440001 	movt	r0, #16385	; 0x4001
40000490:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
}
40000494:	e24bd014 	sub	sp, fp, #20
40000498:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
}

void SVC_Handler(unsigned int addr, unsigned int mode)
{
	Uart_Printf("SVC-Exception @[0x%X]\nMode[0x%X]\n", addr, mode);
	Uart_Printf("SVC-ID[%u]\n", Macro_Extract_Area(*(unsigned int *)addr, 0xffffff, 0));
4000049c:	ea0013eb 	b	40005450 <Uart1_Printf>

400004a0 <IRQ_Context_Switch>:

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void IRQ_Context_Switch(void)
{
400004a0:	e1a0c00d 	mov	ip, sp
	Uart1_Printf("did it reach IRQ_Context_Switch?\n");
400004a4:	e3070034 	movw	r0, #28724	; 0x7034

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void IRQ_Context_Switch(void)
{
400004a8:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
	Uart1_Printf("did it reach IRQ_Context_Switch?\n");
400004ac:	e3440001 	movt	r0, #16385	; 0x4001

	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void IRQ_Context_Switch(void)
{
400004b0:	e24cb004 	sub	fp, ip, #4
	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);

	int i;
	unsigned int curAsid = CoGetASID();
	Uart1_Printf("curAsid: %d\n", curAsid);
400004b4:	e3a04000 	mov	r4, #0
400004b8:	e3086000 	movw	r6, #32768	; 0x8000

	for (i=0; i<17; i++)
400004bc:	e1a05004 	mov	r5, r4
	Uart1_Printf("Uart1 => %c\n", rURXH1);
}

void IRQ_Context_Switch(void)
{
	Uart1_Printf("did it reach IRQ_Context_Switch?\n");
400004c0:	eb0013e2 	bl	40005450 <Uart1_Printf>

	rEXT_INT40_PEND = 0x1<<3;
400004c4:	e3a03411 	mov	r3, #285212672	; 0x11000000
400004c8:	e3a02008 	mov	r2, #8
400004cc:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	GIC_Clear_Pending_Clear(0,51);
400004d0:	e1a00004 	mov	r0, r4
400004d4:	e3a01033 	mov	r1, #51	; 0x33
400004d8:	e3446001 	movt	r6, #16385	; 0x4001
400004dc:	eb00070e 	bl	4000211c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
400004e0:	e3a01033 	mov	r1, #51	; 0x33
400004e4:	e1a00004 	mov	r0, r4
400004e8:	eb000724 	bl	40002180 <GIC_Write_EOI>

	int i;
	unsigned int curAsid = CoGetASID();
400004ec:	eb0015de 	bl	40005c6c <CoGetASID>
400004f0:	e1a07000 	mov	r7, r0
	Uart1_Printf("curAsid: %d\n", curAsid);
400004f4:	e3070058 	movw	r0, #28760	; 0x7058
400004f8:	e1a01007 	mov	r1, r7
400004fc:	e3440001 	movt	r0, #16385	; 0x4001
40000500:	eb0013d2 	bl	40005450 <Uart1_Printf>
40000504:	e3570001 	cmp	r7, #1
40000508:	e3073f78 	movw	r3, #32632	; 0x7f78
4000050c:	e3443001 	movt	r3, #16385	; 0x4001
40000510:	13a08044 	movne	r8, #68	; 0x44
40000514:	01a08004 	moveq	r8, r4
40000518:	03a07044 	moveq	r7, #68	; 0x44
4000051c:	11a07004 	movne	r7, r4
40000520:	e0888003 	add	r8, r8, r3
40000524:	e0877003 	add	r7, r7, r3
40000528:	03a0a000 	moveq	sl, #0
4000052c:	13a0a001 	movne	sl, #1
40000530:	13a09000 	movne	r9, #0
40000534:	03a09001 	moveq	r9, #1

	for (i=0; i<17; i++)
	{
		pcb_list[(curAsid==1)?0:1][i] = current_pcb[i];
40000538:	e7963004 	ldr	r3, [r6, r4]
		Uart1_Printf("pre - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
4000053c:	e3070068 	movw	r0, #28776	; 0x7068
40000540:	e1a01005 	mov	r1, r5
40000544:	e3440001 	movt	r0, #16385	; 0x4001
40000548:	e1a02003 	mov	r2, r3
	unsigned int curAsid = CoGetASID();
	Uart1_Printf("curAsid: %d\n", curAsid);

	for (i=0; i<17; i++)
	{
		pcb_list[(curAsid==1)?0:1][i] = current_pcb[i];
4000054c:	e7883004 	str	r3, [r8, r4]
		Uart1_Printf("pre - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
40000550:	eb0013be 	bl	40005450 <Uart1_Printf>
		current_pcb[i] = pcb_list[(curAsid==1)?1:0][i];
40000554:	e7973004 	ldr	r3, [r7, r4]
		Uart1_Printf("post - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
40000558:	e3070090 	movw	r0, #28816	; 0x7090
4000055c:	e1a01005 	mov	r1, r5
40000560:	e3440001 	movt	r0, #16385	; 0x4001
40000564:	e1a02003 	mov	r2, r3

	for (i=0; i<17; i++)
	{
		pcb_list[(curAsid==1)?0:1][i] = current_pcb[i];
		Uart1_Printf("pre - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
		current_pcb[i] = pcb_list[(curAsid==1)?1:0][i];
40000568:	e7863004 	str	r3, [r6, r4]
		Uart1_Printf("post - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
4000056c:	eb0013b7 	bl	40005450 <Uart1_Printf>
		Uart1_Printf("pcb_list[%d] register %d : 0x%x\n", (curAsid==1)?0:1, i, pcb_list[(curAsid==1)?0:1][i]);
40000570:	e30700b8 	movw	r0, #28856	; 0x70b8
40000574:	e1a02005 	mov	r2, r5
40000578:	e7983004 	ldr	r3, [r8, r4]
4000057c:	e1a0100a 	mov	r1, sl
40000580:	e3440001 	movt	r0, #16385	; 0x4001
40000584:	eb0013b1 	bl	40005450 <Uart1_Printf>
		Uart1_Printf("pcb_list[%d] register %d : 0x%x\n", (curAsid==1)?1:0, i, pcb_list[(curAsid==1)?1:0][i]);
40000588:	e30700b8 	movw	r0, #28856	; 0x70b8
4000058c:	e1a02005 	mov	r2, r5
40000590:	e7973004 	ldr	r3, [r7, r4]
40000594:	e1a01009 	mov	r1, r9
40000598:	e3440001 	movt	r0, #16385	; 0x4001

	int i;
	unsigned int curAsid = CoGetASID();
	Uart1_Printf("curAsid: %d\n", curAsid);

	for (i=0; i<17; i++)
4000059c:	e2855001 	add	r5, r5, #1
		pcb_list[(curAsid==1)?0:1][i] = current_pcb[i];
		Uart1_Printf("pre - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
		current_pcb[i] = pcb_list[(curAsid==1)?1:0][i];
		Uart1_Printf("post - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
		Uart1_Printf("pcb_list[%d] register %d : 0x%x\n", (curAsid==1)?0:1, i, pcb_list[(curAsid==1)?0:1][i]);
		Uart1_Printf("pcb_list[%d] register %d : 0x%x\n", (curAsid==1)?1:0, i, pcb_list[(curAsid==1)?1:0][i]);
400005a0:	eb0013aa 	bl	40005450 <Uart1_Printf>

	int i;
	unsigned int curAsid = CoGetASID();
	Uart1_Printf("curAsid: %d\n", curAsid);

	for (i=0; i<17; i++)
400005a4:	e3550011 	cmp	r5, #17
400005a8:	e2844004 	add	r4, r4, #4
400005ac:	1affffe1 	bne	40000538 <IRQ_Context_Switch+0x98>
		Uart1_Printf("post - current_pcb register %d : 0x%x\n", i, current_pcb[i]);
		Uart1_Printf("pcb_list[%d] register %d : 0x%x\n", (curAsid==1)?0:1, i, pcb_list[(curAsid==1)?0:1][i]);
		Uart1_Printf("pcb_list[%d] register %d : 0x%x\n", (curAsid==1)?1:0, i, pcb_list[(curAsid==1)?1:0][i]);
	}

	CoSetASID((curAsid == 1) ? 2 : 1);
400005b0:	e3590000 	cmp	r9, #0
400005b4:	03a00001 	moveq	r0, #1
400005b8:	13a00002 	movne	r0, #2
400005bc:	eb0015a8 	bl	40005c64 <CoSetASID>
	Uart1_Printf("curAsid: %d\n", CoGetASID());
400005c0:	eb0015a9 	bl	40005c6c <CoGetASID>
400005c4:	e1a01000 	mov	r1, r0
400005c8:	e3070058 	movw	r0, #28760	; 0x7058
400005cc:	e3440001 	movt	r0, #16385	; 0x4001
400005d0:	eb00139e 	bl	40005450 <Uart1_Printf>
	CoSetTTBase(((CoGetASID() == 1) ? 0x44000000 : 0x44004000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
400005d4:	eb0015a4 	bl	40005c6c <CoGetASID>
400005d8:	e3042009 	movw	r2, #16393	; 0x4009
400005dc:	e3a03009 	mov	r3, #9
400005e0:	e3500001 	cmp	r0, #1
400005e4:	e3442400 	movt	r2, #17408	; 0x4400
400005e8:	e3443400 	movt	r3, #17408	; 0x4400
400005ec:	11a00002 	movne	r0, r2
400005f0:	01a00003 	moveq	r0, r3
400005f4:	eb001595 	bl	40005c50 <CoSetTTBase>
	Restore_Context_And_Switch();
}
400005f8:	e24bd02c 	sub	sp, fp, #44	; 0x2c
400005fc:	e89d6ff8 	ldm	sp, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	}

	CoSetASID((curAsid == 1) ? 2 : 1);
	Uart1_Printf("curAsid: %d\n", CoGetASID());
	CoSetTTBase(((CoGetASID() == 1) ? 0x44000000 : 0x44004000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	Restore_Context_And_Switch();
40000600:	ea0014cf 	b	40005944 <Restore_Context_And_Switch>

40000604 <Key3_ISR>:
}

void Key3_ISR(void)
{
40000604:	e1a0c00d 	mov	ip, sp
	rEXT_INT40_PEND = 0x1<<3;
40000608:	e3a03411 	mov	r3, #285212672	; 0x11000000
4000060c:	e3a02008 	mov	r2, #8

	Uart1_Printf("Key3 Pressed\n");
40000610:	e30700dc 	movw	r0, #28892	; 0x70dc
	CoSetTTBase(((CoGetASID() == 1) ? 0x44000000 : 0x44004000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	Restore_Context_And_Switch();
}

void Key3_ISR(void)
{
40000614:	e92dd800 	push	{fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");
40000618:	e3440001 	movt	r0, #16385	; 0x4001
	CoSetTTBase(((CoGetASID() == 1) ? 0x44000000 : 0x44004000)|(0<<6)|(1<<3)|(0<<1)|(1<<0)); //WT_WBWA
	Restore_Context_And_Switch();
}

void Key3_ISR(void)
{
4000061c:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<3;
40000620:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key3 Pressed\n");
40000624:	eb001389 	bl	40005450 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,51);
40000628:	e3a00000 	mov	r0, #0
4000062c:	e3a01033 	mov	r1, #51	; 0x33
40000630:	eb0006b9 	bl	4000211c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 51);
40000634:	e3a00000 	mov	r0, #0
40000638:	e3a01033 	mov	r1, #51	; 0x33





}
4000063c:	e24bd00c 	sub	sp, fp, #12
40000640:	e89d6800 	ldm	sp, {fp, sp, lr}
	rEXT_INT40_PEND = 0x1<<3;

	Uart1_Printf("Key3 Pressed\n");

	GIC_Clear_Pending_Clear(0,51);
	GIC_Write_EOI(0, 51);
40000644:	ea0006cd 	b	40002180 <GIC_Write_EOI>

40000648 <Key4_ISR>:

}


void Key4_ISR(void)
{
40000648:	e1a0c00d 	mov	ip, sp
	rEXT_INT40_PEND = 0x1<<4;
4000064c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40000650:	e3a02010 	mov	r2, #16

	Uart1_Printf("Key4 Pressed\n");
40000654:	e30700ec 	movw	r0, #28908	; 0x70ec

}


void Key4_ISR(void)
{
40000658:	e92dd800 	push	{fp, ip, lr, pc}
	rEXT_INT40_PEND = 0x1<<4;

	Uart1_Printf("Key4 Pressed\n");
4000065c:	e3440001 	movt	r0, #16385	; 0x4001

}


void Key4_ISR(void)
{
40000660:	e24cb004 	sub	fp, ip, #4
	rEXT_INT40_PEND = 0x1<<4;
40000664:	e5832f40 	str	r2, [r3, #3904]	; 0xf40

	Uart1_Printf("Key4 Pressed\n");
40000668:	eb001378 	bl	40005450 <Uart1_Printf>


	Uart1_Printf("Key4 debug0\n");
4000066c:	e30700fc 	movw	r0, #28924	; 0x70fc
40000670:	e3440001 	movt	r0, #16385	; 0x4001
40000674:	eb001375 	bl	40005450 <Uart1_Printf>
//	set_ttbr_app_1();
	CoSetTTBase(0x44004000);
40000678:	e3a00901 	mov	r0, #16384	; 0x4000
4000067c:	e3440400 	movt	r0, #17408	; 0x4400
40000680:	eb001572 	bl	40005c50 <CoSetTTBase>
	Uart1_Printf("Key4 debug1\n");
40000684:	e307010c 	movw	r0, #28940	; 0x710c
40000688:	e3440001 	movt	r0, #16385	; 0x4001
4000068c:	eb00136f 	bl	40005450 <Uart1_Printf>
	Uart1_Printf("Key4 debug1 - ASID: %d\n", CoGetASID());
40000690:	eb001575 	bl	40005c6c <CoGetASID>
40000694:	e1a01000 	mov	r1, r0
40000698:	e307011c 	movw	r0, #28956	; 0x711c
4000069c:	e3440001 	movt	r0, #16385	; 0x4001
400006a0:	eb00136a 	bl	40005450 <Uart1_Printf>
	CoSetASID(2);
400006a4:	e3a00002 	mov	r0, #2
400006a8:	eb00156d 	bl	40005c64 <CoSetASID>
	Uart1_Printf("Key4 debug2\n");
400006ac:	e3070134 	movw	r0, #28980	; 0x7134
400006b0:	e3440001 	movt	r0, #16385	; 0x4001
400006b4:	eb001365 	bl	40005450 <Uart1_Printf>
	Uart1_Printf("Key4 debug2 - ASID: %d\n", CoGetASID());
400006b8:	eb00156b 	bl	40005c6c <CoGetASID>
400006bc:	e1a01000 	mov	r1, r0
400006c0:	e3070144 	movw	r0, #28996	; 0x7144
400006c4:	e3440001 	movt	r0, #16385	; 0x4001
400006c8:	eb001360 	bl	40005450 <Uart1_Printf>

	GIC_Clear_Pending_Clear(0,52);
400006cc:	e3a00000 	mov	r0, #0
400006d0:	e3a01034 	mov	r1, #52	; 0x34
400006d4:	eb000690 	bl	4000211c <GIC_Clear_Pending_Clear>
	GIC_Write_EOI(0, 52);
400006d8:	e3a00000 	mov	r0, #0
400006dc:	e3a01034 	mov	r1, #52	; 0x34
	//restore_context();
}
400006e0:	e24bd00c 	sub	sp, fp, #12
400006e4:	e89d6800 	ldm	sp, {fp, sp, lr}
	CoSetASID(2);
	Uart1_Printf("Key4 debug2\n");
	Uart1_Printf("Key4 debug2 - ASID: %d\n", CoGetASID());

	GIC_Clear_Pending_Clear(0,52);
	GIC_Write_EOI(0, 52);
400006e8:	ea0006a4 	b	40002180 <GIC_Write_EOI>

400006ec <CoTTSet_L1L2>:
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
400006ec:	e1a0c00d 	mov	ip, sp
400006f0:	e3a02020 	mov	r2, #32
400006f4:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400006f8:	e24cb004 	sub	fp, ip, #4
400006fc:	e24dd014 	sub	sp, sp, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000700:	e3a03000 	mov	r3, #0
	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
}

static void CoTTSet_L1L2(void)
{
40000704:	e3442400 	movt	r2, #17408	; 0x4400
40000708:	e2838001 	add	r8, r3, #1
4000070c:	e2830002 	add	r0, r3, #2
40000710:	e2837003 	add	r7, r3, #3
40000714:	e2836004 	add	r6, r3, #4
40000718:	e2835005 	add	r5, r3, #5
4000071c:	e2834006 	add	r4, r3, #6
40000720:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000724:	e1a0ea03 	lsl	lr, r3, #20
40000728:	e1a08a08 	lsl	r8, r8, #20
4000072c:	e1a00a00 	lsl	r0, r0, #20
40000730:	e1a07a07 	lsl	r7, r7, #20
40000734:	e1a06a06 	lsl	r6, r6, #20
40000738:	e1a05a05 	lsl	r5, r5, #20
4000073c:	e1a04a04 	lsl	r4, r4, #20
40000740:	e1a0ca0c 	lsl	ip, ip, #20
40000744:	e2833008 	add	r3, r3, #8
40000748:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000074c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000750:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000754:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000758:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
4000075c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000760:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000764:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000768:	e35300c8 	cmp	r3, #200	; 0xc8
4000076c:	e3800002 	orr	r0, r0, #2
40000770:	e1a01002 	mov	r1, r2
40000774:	e3888002 	orr	r8, r8, #2
40000778:	e3877002 	orr	r7, r7, #2
4000077c:	e3866002 	orr	r6, r6, #2
40000780:	e3855002 	orr	r5, r5, #2
40000784:	e3844002 	orr	r4, r4, #2
40000788:	e38cc002 	orr	ip, ip, #2
4000078c:	e38ee002 	orr	lr, lr, #2
40000790:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000794:	f5d2f044 	pld	[r2, #68]	; 0x44
40000798:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000079c:	e26300ce 	rsb	r0, r3, #206	; 0xce
400007a0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400007a4:	e2822020 	add	r2, r2, #32
400007a8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400007ac:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400007b0:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400007b4:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400007b8:	e501c004 	str	ip, [r1, #-4]
400007bc:	1affffd1 	bne	40000708 <CoTTSet_L1L2+0x1c>
400007c0:	e0810100 	add	r0, r1, r0, lsl #2
400007c4:	e1a02a03 	lsl	r2, r3, #20
400007c8:	e2833001 	add	r3, r3, #1
400007cc:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400007d0:	e3822002 	orr	r2, r2, #2
400007d4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400007d8:	e1510000 	cmp	r1, r0
400007dc:	1afffff8 	bne	400007c4 <CoTTSet_L1L2+0xd8>
400007e0:	e3a02fd6 	mov	r2, #856	; 0x358
400007e4:	e3a03000 	mov	r3, #0
400007e8:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400007ec:	e1a00a03 	lsl	r0, r3, #20
400007f0:	e2833008 	add	r3, r3, #8
400007f4:	e3530070 	cmp	r3, #112	; 0x70
400007f8:	e1a08000 	mov	r8, r0
400007fc:	e1a07000 	mov	r7, r0
40000800:	e1a06000 	mov	r6, r0
40000804:	e1a05000 	mov	r5, r0
40000808:	e1a04000 	mov	r4, r0
4000080c:	e1a0e000 	mov	lr, r0
40000810:	e1a0c000 	mov	ip, r0
40000814:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40000818:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
4000081c:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40000820:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
40000824:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40000828:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
4000082c:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40000830:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
40000834:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000838:	e3888b03 	orr	r8, r8, #3072	; 0xc00
4000083c:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000840:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000844:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000848:	e3844b03 	orr	r4, r4, #3072	; 0xc00
4000084c:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000850:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000854:	e3800002 	orr	r0, r0, #2
40000858:	e1a01002 	mov	r1, r2
4000085c:	e3888002 	orr	r8, r8, #2
40000860:	e3877002 	orr	r7, r7, #2
40000864:	e3866002 	orr	r6, r6, #2
40000868:	e3855002 	orr	r5, r5, #2
4000086c:	e3844002 	orr	r4, r4, #2
40000870:	e38ee002 	orr	lr, lr, #2
40000874:	e38cc002 	orr	ip, ip, #2
40000878:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
4000087c:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000880:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000884:	e2630072 	rsb	r0, r3, #114	; 0x72
40000888:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
4000088c:	e2822020 	add	r2, r2, #32
40000890:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
40000894:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000898:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
4000089c:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400008a0:	e501c004 	str	ip, [r1, #-4]
400008a4:	1affffd0 	bne	400007ec <CoTTSet_L1L2+0x100>
400008a8:	e2800070 	add	r0, r0, #112	; 0x70
400008ac:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400008b0:	e2833001 	add	r3, r3, #1
400008b4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400008b8:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
400008bc:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400008c0:	e3822002 	orr	r2, r2, #2
400008c4:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400008c8:	1afffff7 	bne	400008ac <CoTTSet_L1L2+0x1c0>
400008cc:	e3a02e52 	mov	r2, #1312	; 0x520
400008d0:	e3a03000 	mov	r3, #0
400008d4:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400008d8:	e1a04a03 	lsl	r4, r3, #20
400008dc:	e2830001 	add	r0, r3, #1
400008e0:	e2838002 	add	r8, r3, #2
400008e4:	e1a00a00 	lsl	r0, r0, #20
400008e8:	e2837003 	add	r7, r3, #3
400008ec:	e1a08a08 	lsl	r8, r8, #20
400008f0:	e2836005 	add	r6, r3, #5
400008f4:	e1a07a07 	lsl	r7, r7, #20
400008f8:	e2835006 	add	r5, r3, #6
400008fc:	e1a06a06 	lsl	r6, r6, #20
40000900:	e283c007 	add	ip, r3, #7
40000904:	e1a05a05 	lsl	r5, r5, #20
40000908:	e1a0ca0c 	lsl	ip, ip, #20
4000090c:	e1a0e004 	mov	lr, r4
40000910:	e2833008 	add	r3, r3, #8
40000914:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40000918:	e2888305 	add	r8, r8, #335544320	; 0x14000000
4000091c:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40000920:	e2866305 	add	r6, r6, #335544320	; 0x14000000
40000924:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40000928:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
4000092c:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40000930:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
40000934:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000938:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
4000093c:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000940:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000944:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000948:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000094c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000950:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000954:	e3530fae 	cmp	r3, #696	; 0x2b8
40000958:	e3800002 	orr	r0, r0, #2
4000095c:	e1a01002 	mov	r1, r2
40000960:	e3888002 	orr	r8, r8, #2
40000964:	e3877002 	orr	r7, r7, #2
40000968:	e3866002 	orr	r6, r6, #2
4000096c:	e3855002 	orr	r5, r5, #2
40000970:	e38cc002 	orr	ip, ip, #2
40000974:	e3844002 	orr	r4, r4, #2
40000978:	e38ee002 	orr	lr, lr, #2
4000097c:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40000980:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000984:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
40000988:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
4000098c:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000990:	e2822020 	add	r2, r2, #32
40000994:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
40000998:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
4000099c:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400009a0:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400009a4:	e501c004 	str	ip, [r1, #-4]
400009a8:	1affffca 	bne	400008d8 <CoTTSet_L1L2+0x1ec>
400009ac:	e2800fae 	add	r0, r0, #696	; 0x2b8
400009b0:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400009b4:	e2833001 	add	r3, r3, #1
400009b8:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400009bc:	e2822305 	add	r2, r2, #335544320	; 0x14000000
400009c0:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400009c4:	e3822002 	orr	r2, r2, #2
400009c8:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400009cc:	1afffff7 	bne	400009b0 <CoTTSet_L1L2+0x2c4>
400009d0:	e3a02a01 	mov	r2, #4096	; 0x1000
400009d4:	e3a00c11 	mov	r0, #4352	; 0x1100
400009d8:	e3442400 	movt	r2, #17408	; 0x4400
400009dc:	e3440400 	movt	r0, #17408	; 0x4400
400009e0:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400009e4:	e1a03a01 	lsl	r3, r1, #20
400009e8:	e2811001 	add	r1, r1, #1
400009ec:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
400009f0:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
400009f4:	e383300e 	orr	r3, r3, #14
400009f8:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400009fc:	e1520000 	cmp	r2, r0
40000a00:	1afffff7 	bne	400009e4 <CoTTSet_L1L2+0x2f8>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000a04:	e3a03a01 	mov	r3, #4096	; 0x1000
40000a08:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40000a0c:	e3443400 	movt	r3, #17408	; 0x4400
40000a10:	e3441400 	movt	r1, #17408	; 0x4400
40000a14:	e3012124 	movw	r2, #4388	; 0x1124
40000a18:	e5831100 	str	r1, [r3, #256]	; 0x100
40000a1c:	e3442400 	movt	r2, #17408	; 0x4400
40000a20:	e3a03000 	mov	r3, #0
40000a24:	e1a00a03 	lsl	r0, r3, #20
40000a28:	e2833008 	add	r3, r3, #8
40000a2c:	e3530068 	cmp	r3, #104	; 0x68
40000a30:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
40000a34:	e1a01002 	mov	r1, r2
40000a38:	e1a08000 	mov	r8, r0
40000a3c:	e1a07000 	mov	r7, r0
40000a40:	e1a06000 	mov	r6, r0
40000a44:	e1a05000 	mov	r5, r0
40000a48:	e1a04000 	mov	r4, r0
40000a4c:	e1a0e000 	mov	lr, r0
40000a50:	e1a0c000 	mov	ip, r0
40000a54:	e2888602 	add	r8, r8, #2097152	; 0x200000
40000a58:	e2800601 	add	r0, r0, #1048576	; 0x100000
40000a5c:	e2877603 	add	r7, r7, #3145728	; 0x300000
40000a60:	e2866501 	add	r6, r6, #4194304	; 0x400000
40000a64:	e2855605 	add	r5, r5, #5242880	; 0x500000
40000a68:	e2844606 	add	r4, r4, #6291456	; 0x600000
40000a6c:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40000a70:	e28cc502 	add	ip, ip, #8388608	; 0x800000
40000a74:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40000a78:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40000a7c:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40000a80:	e3866b03 	orr	r6, r6, #3072	; 0xc00
40000a84:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40000a88:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40000a8c:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40000a90:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
40000a94:	e3800002 	orr	r0, r0, #2
40000a98:	e3888002 	orr	r8, r8, #2
40000a9c:	e3877002 	orr	r7, r7, #2
40000aa0:	e3866002 	orr	r6, r6, #2
40000aa4:	e3855002 	orr	r5, r5, #2
40000aa8:	e3844002 	orr	r4, r4, #2
40000aac:	e38ee002 	orr	lr, lr, #2
40000ab0:	e38cc002 	orr	ip, ip, #2
40000ab4:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40000ab8:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000abc:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000ac0:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
40000ac4:	e263006f 	rsb	r0, r3, #111	; 0x6f
40000ac8:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
40000acc:	e2822020 	add	r2, r2, #32
40000ad0:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
40000ad4:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
40000ad8:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
40000adc:	e501c004 	str	ip, [r1, #-4]
40000ae0:	1affffcf 	bne	40000a24 <CoTTSet_L1L2+0x338>
40000ae4:	e0810100 	add	r0, r1, r0, lsl #2
40000ae8:	e1a02a03 	lsl	r2, r3, #20
40000aec:	e2833001 	add	r3, r3, #1
40000af0:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
40000af4:	e2822601 	add	r2, r2, #1048576	; 0x100000
40000af8:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40000afc:	e3822002 	orr	r2, r2, #2
40000b00:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000b04:	e1510000 	cmp	r1, r0
40000b08:	1afffff6 	bne	40000ae8 <CoTTSet_L1L2+0x3fc>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000b0c:	e3a03d4e 	mov	r3, #4992	; 0x1380
40000b10:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b14:	e3443400 	movt	r3, #17408	; 0x4400
40000b18:	e3a02a01 	mov	r2, #4096	; 0x1000
40000b1c:	e3442400 	movt	r2, #17408	; 0x4400
40000b20:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
40000b24:	e1a0900a 	mov	r9, sl
40000b28:	e1a0800a 	mov	r8, sl
40000b2c:	e1a0700a 	mov	r7, sl
40000b30:	e1a0600a 	mov	r6, sl
40000b34:	e1a0500a 	mov	r5, sl
40000b38:	e1a0400a 	mov	r4, sl
40000b3c:	e1a0e00a 	mov	lr, sl
40000b40:	e1a0c00a 	mov	ip, sl
40000b44:	e1a0000a 	mov	r0, sl
40000b48:	e1a0100a 	mov	r1, sl
40000b4c:	e1a0300a 	mov	r3, sl
40000b50:	e344ab00 	movt	sl, #19200	; 0x4b00
40000b54:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40000b58:	e3445b50 	movt	r5, #19280	; 0x4b50
40000b5c:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40000b60:	e300ac0a 	movw	sl, #3082	; 0xc0a
40000b64:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40000b68:	e3449b10 	movt	r9, #19216	; 0x4b10
40000b6c:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40000b70:	e3447b30 	movt	r7, #19248	; 0x4b30
40000b74:	e3444b60 	movt	r4, #19296	; 0x4b60
40000b78:	e344eb70 	movt	lr, #19312	; 0x4b70
40000b7c:	e3440b90 	movt	r0, #19344	; 0x4b90
40000b80:	e344abc0 	movt	sl, #19392	; 0x4bc0
40000b84:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000b88:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000b8c:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
40000b90:	e3448b20 	movt	r8, #19232	; 0x4b20
40000b94:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
40000b98:	e3446b40 	movt	r6, #19264	; 0x4b40
40000b9c:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40000ba0:	e344cb80 	movt	ip, #19328	; 0x4b80
40000ba4:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
40000ba8:	e3441ba0 	movt	r1, #19360	; 0x4ba0
40000bac:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40000bb0:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000bb4:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
40000bb8:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000bbc:	e1a04005 	mov	r4, r5
40000bc0:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000bc4:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000bc8:	e1a0a003 	mov	sl, r3
40000bcc:	e3443c70 	movt	r3, #19568	; 0x4c70
40000bd0:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
40000bd4:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
40000bd8:	e1a08009 	mov	r8, r9
40000bdc:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
40000be0:	e1a06007 	mov	r6, r7
40000be4:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40000be8:	e3444c20 	movt	r4, #19488	; 0x4c20
40000bec:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40000bf0:	e1a0c00e 	mov	ip, lr
40000bf4:	e1a01000 	mov	r1, r0
40000bf8:	e3003c0a 	movw	r3, #3082	; 0xc0a
40000bfc:	e5824308 	str	r4, [r2, #776]	; 0x308
40000c00:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40000c04:	e3448be0 	movt	r8, #19424	; 0x4be0
40000c08:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40000c0c:	e3446c00 	movt	r6, #19456	; 0x4c00
40000c10:	e3445c10 	movt	r5, #19472	; 0x4c10
40000c14:	e344ec30 	movt	lr, #19504	; 0x4c30
40000c18:	e344cc40 	movt	ip, #19520	; 0x4c40
40000c1c:	e3440c50 	movt	r0, #19536	; 0x4c50
40000c20:	e3441c60 	movt	r1, #19552	; 0x4c60
40000c24:	e1a04003 	mov	r4, r3
40000c28:	e3443cd0 	movt	r3, #19664	; 0x4cd0
40000c2c:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40000c30:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c34:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40000c38:	e1a08009 	mov	r8, r9
40000c3c:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40000c40:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000c44:	e5826300 	str	r6, [r2, #768]	; 0x300
40000c48:	e1a06007 	mov	r6, r7
40000c4c:	e5825304 	str	r5, [r2, #772]	; 0x304
40000c50:	e344ac80 	movt	sl, #19584	; 0x4c80
40000c54:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40000c58:	e3449c90 	movt	r9, #19600	; 0x4c90
40000c5c:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40000c60:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40000c64:	e582c310 	str	ip, [r2, #784]	; 0x310
40000c68:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40000c6c:	e5820314 	str	r0, [r2, #788]	; 0x314
40000c70:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40000c74:	e5821318 	str	r1, [r2, #792]	; 0x318
40000c78:	e300ec0a 	movw	lr, #3082	; 0xc0a
40000c7c:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40000c80:	e3000c0a 	movw	r0, #3082	; 0xc0a
40000c84:	e582a320 	str	sl, [r2, #800]	; 0x320
40000c88:	e3005c0a 	movw	r5, #3082	; 0xc0a
40000c8c:	e5829324 	str	r9, [r2, #804]	; 0x324
40000c90:	e3009c0a 	movw	r9, #3082	; 0xc0a
40000c94:	e5828328 	str	r8, [r2, #808]	; 0x328
40000c98:	e1a0c00e 	mov	ip, lr
40000c9c:	e582732c 	str	r7, [r2, #812]	; 0x32c
40000ca0:	e1a01000 	mov	r1, r0
40000ca4:	e5826330 	str	r6, [r2, #816]	; 0x330
40000ca8:	e1a0a005 	mov	sl, r5
40000cac:	e582331c 	str	r3, [r2, #796]	; 0x31c
40000cb0:	e1a08009 	mov	r8, r9
40000cb4:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40000cb8:	e3007c0a 	movw	r7, #3082	; 0xc0a
40000cbc:	e3444ce0 	movt	r4, #19680	; 0x4ce0
40000cc0:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40000cc4:	e344cd00 	movt	ip, #19712	; 0x4d00
40000cc8:	e3440d10 	movt	r0, #19728	; 0x4d10
40000ccc:	e3441d20 	movt	r1, #19744	; 0x4d20
40000cd0:	e3445d30 	movt	r5, #19760	; 0x4d30
40000cd4:	e344ad40 	movt	sl, #19776	; 0x4d40
40000cd8:	e3449d50 	movt	r9, #19792	; 0x4d50
40000cdc:	e3448d60 	movt	r8, #19808	; 0x4d60
40000ce0:	e3447d70 	movt	r7, #19824	; 0x4d70
40000ce4:	e5823334 	str	r3, [r2, #820]	; 0x334
40000ce8:	e3a06000 	mov	r6, #0
40000cec:	e5824338 	str	r4, [r2, #824]	; 0x338
40000cf0:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40000cf4:	e582c340 	str	ip, [r2, #832]	; 0x340
40000cf8:	e5820344 	str	r0, [r2, #836]	; 0x344
40000cfc:	e5821348 	str	r1, [r2, #840]	; 0x348
40000d00:	e582534c 	str	r5, [r2, #844]	; 0x34c
40000d04:	e582a350 	str	sl, [r2, #848]	; 0x350
40000d08:	e5829354 	str	r9, [r2, #852]	; 0x354
40000d0c:	e5828358 	str	r8, [r2, #856]	; 0x358
40000d10:	e582735c 	str	r7, [r2, #860]	; 0x35c
40000d14:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40000d18:	e1a01a06 	lsl	r1, r6, #20
40000d1c:	e2866008 	add	r6, r6, #8
40000d20:	e3560e32 	cmp	r6, #800	; 0x320
40000d24:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40000d28:	e1a02003 	mov	r2, r3
40000d2c:	e1a08001 	mov	r8, r1
40000d30:	e1a07001 	mov	r7, r1
40000d34:	e1a05001 	mov	r5, r1
40000d38:	e1a04001 	mov	r4, r1
40000d3c:	e1a0e001 	mov	lr, r1
40000d40:	e1a0c001 	mov	ip, r1
40000d44:	e1a00001 	mov	r0, r1
40000d48:	e2888609 	add	r8, r8, #9437184	; 0x900000
40000d4c:	e2811502 	add	r1, r1, #8388608	; 0x800000
40000d50:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40000d54:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40000d58:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40000d5c:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40000d60:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40000d64:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40000d68:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40000d6c:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000d70:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000d74:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000d78:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000d7c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000d80:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000d84:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000d88:	e3811002 	orr	r1, r1, #2
40000d8c:	e3888002 	orr	r8, r8, #2
40000d90:	e3877002 	orr	r7, r7, #2
40000d94:	e3855002 	orr	r5, r5, #2
40000d98:	e3844002 	orr	r4, r4, #2
40000d9c:	e38ee002 	orr	lr, lr, #2
40000da0:	e38cc002 	orr	ip, ip, #2
40000da4:	e3800002 	orr	r0, r0, #2
40000da8:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40000dac:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40000db0:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40000db4:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40000db8:	e2661fca 	rsb	r1, r6, #808	; 0x328
40000dbc:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40000dc0:	e2833020 	add	r3, r3, #32
40000dc4:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40000dc8:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40000dcc:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40000dd0:	e5020004 	str	r0, [r2, #-4]
40000dd4:	1affffcf 	bne	40000d18 <CoTTSet_L1L2+0x62c>
40000dd8:	e0821101 	add	r1, r2, r1, lsl #2
40000ddc:	e1a03a06 	lsl	r3, r6, #20
40000de0:	e2866001 	add	r6, r6, #1
40000de4:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40000de8:	e2833502 	add	r3, r3, #8388608	; 0x800000
40000dec:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40000df0:	e3833002 	orr	r3, r3, #2
40000df4:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000df8:	e1520001 	cmp	r2, r1
40000dfc:	1afffff6 	bne	40000ddc <CoTTSet_L1L2+0x6f0>
40000e00:	e3022020 	movw	r2, #8224	; 0x2020
40000e04:	e3a03000 	mov	r3, #0
40000e08:	e3442400 	movt	r2, #17408	; 0x4400
40000e0c:	e30097f8 	movw	r9, #2040	; 0x7f8
40000e10:	e2838001 	add	r8, r3, #1
40000e14:	e2830002 	add	r0, r3, #2
40000e18:	e2837003 	add	r7, r3, #3
40000e1c:	e2836004 	add	r6, r3, #4
40000e20:	e2835005 	add	r5, r3, #5
40000e24:	e2834006 	add	r4, r3, #6
40000e28:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000e2c:	e1a0ea03 	lsl	lr, r3, #20
40000e30:	e1a08a08 	lsl	r8, r8, #20
40000e34:	e1a00a00 	lsl	r0, r0, #20
40000e38:	e1a07a07 	lsl	r7, r7, #20
40000e3c:	e1a06a06 	lsl	r6, r6, #20
40000e40:	e1a05a05 	lsl	r5, r5, #20
40000e44:	e1a04a04 	lsl	r4, r4, #20
40000e48:	e1a0ca0c 	lsl	ip, ip, #20
40000e4c:	e2833008 	add	r3, r3, #8
40000e50:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40000e54:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40000e58:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40000e5c:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40000e60:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40000e64:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40000e68:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40000e6c:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40000e70:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40000e74:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40000e78:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40000e7c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40000e80:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40000e84:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40000e88:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40000e8c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40000e90:	e1530009 	cmp	r3, r9
40000e94:	e3800002 	orr	r0, r0, #2
40000e98:	e1a01002 	mov	r1, r2
40000e9c:	e3888002 	orr	r8, r8, #2
40000ea0:	e3877002 	orr	r7, r7, #2
40000ea4:	e3866002 	orr	r6, r6, #2
40000ea8:	e3855002 	orr	r5, r5, #2
40000eac:	e3844002 	orr	r4, r4, #2
40000eb0:	e38cc002 	orr	ip, ip, #2
40000eb4:	e38ee002 	orr	lr, lr, #2
40000eb8:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40000ebc:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40000ec0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40000ec4:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40000ec8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40000ecc:	e2822020 	add	r2, r2, #32
40000ed0:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40000ed4:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40000ed8:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40000edc:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40000ee0:	e501c004 	str	ip, [r1, #-4]
40000ee4:	1affffc9 	bne	40000e10 <CoTTSet_L1L2+0x724>
40000ee8:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40000eec:	e2800008 	add	r0, r0, #8
40000ef0:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000ef4:	e2833001 	add	r3, r3, #1
40000ef8:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40000efc:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40000f00:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40000f04:	e3822002 	orr	r2, r2, #2
40000f08:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40000f0c:	1afffff7 	bne	40000ef0 <CoTTSet_L1L2+0x804>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40000f10:	e3a00048 	mov	r0, #72	; 0x48
40000f14:	e3440400 	movt	r0, #17408	; 0x4400
40000f18:	eb00134c 	bl	40005c50 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f1c:	e3050551 	movw	r0, #21841	; 0x5551
40000f20:	e3450555 	movt	r0, #21845	; 0x5555
}
40000f24:	e24bd028 	sub	sp, fp, #40	; 0x28
40000f28:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40000f2c:	ea001350 	b	40005c74 <CoSetDomain>

40000f30 <CoGetPAfromVA>:
#include "option.h"

/* PA conversion */

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
40000f30:	e1a0c00d 	mov	ip, sp
40000f34:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000f38:	e24cb004 	sub	fp, ip, #4
40000f3c:	e1a04000 	mov	r4, r0
	unsigned int r = 0;

	switch(mode)
40000f40:	e3510003 	cmp	r1, #3
40000f44:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000f48:	ea000016 	b	40000fa8 <CoGetPAfromVA+0x78>
40000f4c:	40000f98 	mulmi	r0, r8, pc	; <UNPREDICTABLE>
40000f50:	40000fa0 	andmi	r0, r0, r0, lsr #31
40000f54:	40000f78 	andmi	r0, r0, r8, ror pc
40000f58:	40000f5c 	andmi	r0, r0, ip, asr pc
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000f5c:	eb0012be 	bl	40005a5c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000f60:	e3100001 	tst	r0, #1
40000f64:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f68:	03c0000f 	biceq	r0, r0, #15
40000f6c:	0a000006 	beq	40000f8c <CoGetPAfromVA+0x5c>
40000f70:	e3a00000 	mov	r0, #0
	return (r & ~0xfff)|(va & 0xfff);
}
40000f74:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40000f78:	eb0012b3 	bl	40005a4c <CoGetUserReadPA>
		case USER_WRITE: r = CoGetUserWritePA(va); break;
	}

	if(r & 0x1) return 0;
40000f7c:	e3100001 	tst	r0, #1
40000f80:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000f84:	03c0000f 	biceq	r0, r0, #15
40000f88:	1afffff8 	bne	40000f70 <CoGetPAfromVA+0x40>
	return (r & ~0xfff)|(va & 0xfff);
40000f8c:	e7eb4054 	ubfx	r4, r4, #0, #12
40000f90:	e1800004 	orr	r0, r0, r4
40000f94:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40000f98:	eb0012a3 	bl	40005a2c <CoGetOSReadPA>
40000f9c:	eaffffef 	b	40000f60 <CoGetPAfromVA+0x30>
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40000fa0:	eb0012a5 	bl	40005a3c <CoGetOSWritePA>
40000fa4:	eaffffed 	b	40000f60 <CoGetPAfromVA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000fa8:	e3a00000 	mov	r0, #0
40000fac:	eafffff6 	b	40000f8c <CoGetPAfromVA+0x5c>

40000fb0 <L2C_Invalidate_VA>:
	if(r & 0x1) return 0;
	return (r & ~0xfff)|(va & 0xfff);
}

void L2C_Invalidate_VA(unsigned int va, int mode)
{
40000fb0:	e1a0c00d 	mov	ip, sp
40000fb4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40000fb8:	e24cb004 	sub	fp, ip, #4
40000fbc:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40000fc0:	e3510003 	cmp	r1, #3
40000fc4:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40000fc8:	ea000018 	b	40001030 <L2C_Invalidate_VA+0x80>
40000fcc:	40001028 	andmi	r1, r0, r8, lsr #32
40000fd0:	40001020 	andmi	r1, r0, r0, lsr #32
40000fd4:	40001018 	andmi	r1, r0, r8, lsl r0
40000fd8:	40000fdc 	ldrdmi	r0, [r0], -ip
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40000fdc:	eb00129e 	bl	40005a5c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40000fe0:	e3100001 	tst	r0, #1
40000fe4:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40000fe8:	03c0000f 	biceq	r0, r0, #15
40000fec:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40000ff0:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Invalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40000ff4:	e1904004 	orrs	r4, r0, r4
40000ff8:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40000ffc:	e3a03a02 	mov	r3, #8192	; 0x2000
40001000:	e3c4401f 	bic	r4, r4, #31
40001004:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001008:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
4000100c:	e5834770 	str	r4, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001010:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001014:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001018:	eb00128b 	bl	40005a4c <CoGetUserReadPA>
4000101c:	eaffffef 	b	40000fe0 <L2C_Invalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001020:	eb001285 	bl	40005a3c <CoGetOSWritePA>
40001024:	eaffffed 	b	40000fe0 <L2C_Invalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001028:	eb00127f 	bl	40005a2c <CoGetOSReadPA>
4000102c:	eaffffeb 	b	40000fe0 <L2C_Invalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001030:	e3a00000 	mov	r0, #0
40001034:	eaffffed 	b	40000ff0 <L2C_Invalidate_VA+0x40>

40001038 <L2C_Clean_VA>:
	if(r == 0) return;
	L2C_Invalidate_PA(r);
}

void L2C_Clean_VA(unsigned int va, int mode)
{
40001038:	e1a0c00d 	mov	ip, sp
4000103c:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
40001040:	e24cb004 	sub	fp, ip, #4
40001044:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001048:	e3510003 	cmp	r1, #3
4000104c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
40001050:	ea000018 	b	400010b8 <L2C_Clean_VA+0x80>
40001054:	400010b0 	strhmi	r1, [r0], -r0
40001058:	400010a8 	andmi	r1, r0, r8, lsr #1
4000105c:	400010a0 	andmi	r1, r0, r0, lsr #1
40001060:	40001064 	andmi	r1, r0, r4, rrx
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
40001064:	eb00127c 	bl	40005a5c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
40001068:	e3100001 	tst	r0, #1
4000106c:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
40001070:	03c0000f 	biceq	r0, r0, #15
40001074:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001078:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_Clean_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
4000107c:	e1904004 	orrs	r4, r0, r4
40001080:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001084:	e3a03a02 	mov	r3, #8192	; 0x2000
40001088:	e3c4401f 	bic	r4, r4, #31
4000108c:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001090:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001094:	e58347b0 	str	r4, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001098:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000109c:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
400010a0:	eb001269 	bl	40005a4c <CoGetUserReadPA>
400010a4:	eaffffef 	b	40001068 <L2C_Clean_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
400010a8:	eb001263 	bl	40005a3c <CoGetOSWritePA>
400010ac:	eaffffed 	b	40001068 <L2C_Clean_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
400010b0:	eb00125d 	bl	40005a2c <CoGetOSReadPA>
400010b4:	eaffffeb 	b	40001068 <L2C_Clean_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400010b8:	e3a00000 	mov	r0, #0
400010bc:	eaffffed 	b	40001078 <L2C_Clean_VA+0x40>

400010c0 <L2C_CleanAndInvalidate_VA>:
	if(r == 0) return;
	L2C_Clean_PA(r);
}

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
400010c0:	e1a0c00d 	mov	ip, sp
400010c4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
400010c8:	e24cb004 	sub	fp, ip, #4
400010cc:	e1a04000 	mov	r4, r0

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
400010d0:	e3510003 	cmp	r1, #3
400010d4:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400010d8:	ea000018 	b	40001140 <L2C_CleanAndInvalidate_VA+0x80>
400010dc:	40001138 	andmi	r1, r0, r8, lsr r1
400010e0:	40001130 	andmi	r1, r0, r0, lsr r1
400010e4:	40001128 	andmi	r1, r0, r8, lsr #2
400010e8:	400010ec 	andmi	r1, r0, ip, ror #1
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
		case USER_WRITE: r = CoGetUserWritePA(va); break;
400010ec:	eb00125a 	bl	40005a5c <CoGetUserWritePA>
	}

	if(r & 0x1) return 0;
400010f0:	e3100001 	tst	r0, #1
400010f4:	03c00eff 	biceq	r0, r0, #4080	; 0xff0
400010f8:	03c0000f 	biceq	r0, r0, #15
400010fc:	189da818 	ldmne	sp, {r3, r4, fp, sp, pc}
	return (r & ~0xfff)|(va & 0xfff);
40001100:	e7eb4054 	ubfx	r4, r4, #0, #12

void L2C_CleanAndInvalidate_VA(unsigned int va, int mode)
{
	unsigned int r = CoGetPAfromVA(va, mode);

	if(r == 0) return;
40001104:	e1904004 	orrs	r4, r0, r4
40001108:	089da818 	ldmeq	sp, {r3, r4, fp, sp, pc}
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000110c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001110:	e3c4401f 	bic	r4, r4, #31
40001114:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001118:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
4000111c:	e58347f0 	str	r4, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001120:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001124:	e89da818 	ldm	sp, {r3, r4, fp, sp, pc}

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
		case USER_READ:  r = CoGetUserReadPA(va); break;
40001128:	eb001247 	bl	40005a4c <CoGetUserReadPA>
4000112c:	eaffffef 	b	400010f0 <L2C_CleanAndInvalidate_VA+0x30>
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
		case OS_WRITE:	 r = CoGetOSWritePA(va); break;
40001130:	eb001241 	bl	40005a3c <CoGetOSWritePA>
40001134:	eaffffed 	b	400010f0 <L2C_CleanAndInvalidate_VA+0x30>
{
	unsigned int r = 0;

	switch(mode)
	{
		case OS_READ: 	 r = CoGetOSReadPA(va); break;
40001138:	eb00123b 	bl	40005a2c <CoGetOSReadPA>
4000113c:	eaffffeb 	b	400010f0 <L2C_CleanAndInvalidate_VA+0x30>

unsigned int CoGetPAfromVA(unsigned int va, int mode)
{
	unsigned int r = 0;

	switch(mode)
40001140:	e3a00000 	mov	r0, #0
40001144:	eaffffed 	b	40001100 <L2C_CleanAndInvalidate_VA+0x40>

40001148 <L2C_Enable>:
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001148:	e1a0c00d 	mov	ip, sp
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
4000114c:	e3a03007 	mov	r3, #7
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001150:	e92dd800 	push	{fp, ip, lr, pc}
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001154:	e3e00015 	mvn	r0, #21
	if(r == 0) return;
	L2C_CleanAndInvalidate_PA(r);
}

void L2C_Enable(void)
{
40001158:	e24cb004 	sub	fp, ip, #4
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
4000115c:	e3443100 	movt	r3, #16640	; 0x4100
40001160:	e3a01e11 	mov	r1, #272	; 0x110
40001164:	e3a02e12 	mov	r2, #288	; 0x120
40001168:	eb00122b 	bl	40005a1c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
4000116c:	e3a01000 	mov	r1, #0
40001170:	e3a02001 	mov	r2, #1
40001174:	e1a03001 	mov	r3, r1
40001178:	e3472e47 	movt	r2, #32327	; 0x7e47
4000117c:	e3e00016 	mvn	r0, #22
40001180:	eb001225 	bl	40005a1c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001184:	e3a02000 	mov	r2, #0
40001188:	e3e00014 	mvn	r0, #20
4000118c:	e1a03002 	mov	r3, r2
40001190:	e3a01001 	mov	r1, #1
40001194:	eb001220 	bl	40005a1c <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
}
40001198:	e24bd00c 	sub	sp, fp, #12
4000119c:	e89d6800 	ldm	sp, {fp, sp, lr}
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
400011a0:	ea001231 	b	40005a6c <CoEnableL2PrefetchHint>

400011a4 <L2C_Disable>:
}

void L2C_Disable(void)
{
400011a4:	e1a0c00d 	mov	ip, sp
400011a8:	e92dd800 	push	{fp, ip, lr, pc}
400011ac:	e24cb004 	sub	fp, ip, #4
	CoDisableL2PrefetchHint();
400011b0:	eb001231 	bl	40005a7c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400011b4:	e3a01000 	mov	r1, #0
400011b8:	e3e00014 	mvn	r0, #20
400011bc:	e1a02001 	mov	r2, r1
400011c0:	e1a03001 	mov	r3, r1
#else
	L2x0_Reg_Write(L2X0_CTRL, 0);
#endif
}
400011c4:	e24bd00c 	sub	sp, fp, #12
400011c8:	e89d6800 	ldm	sp, {fp, sp, lr}
void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400011cc:	ea001212 	b	40005a1c <exynos_smc>

400011d0 <L2C_Invalidate_All>:
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400011d0:	e3a03a02 	mov	r3, #8192	; 0x2000
400011d4:	e30f2fff 	movw	r2, #65535	; 0xffff
400011d8:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400011dc:	e1a01003 	mov	r1, r3
#endif
}

void L2C_Invalidate_All(void)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 0xFFFF);
400011e0:	e583277c 	str	r2, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
400011e4:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
400011e8:	e3a03a02 	mov	r3, #8192	; 0x2000
400011ec:	e3413050 	movt	r3, #4176	; 0x1050
400011f0:	e3520000 	cmp	r2, #0
400011f4:	1afffffa 	bne	400011e4 <L2C_Invalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400011f8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400011fc:	e12fff1e 	bx	lr

40001200 <L2C_Invalidate_PA>:
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001200:	e3a03a02 	mov	r3, #8192	; 0x2000
40001204:	e3c0001f 	bic	r0, r0, #31
40001208:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000120c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_INV_LINE_PA, pa & ~0x1F);
40001210:	e5830770 	str	r0, [r3, #1904]	; 0x770
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001214:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001218:	e12fff1e 	bx	lr

4000121c <L2C_Invalidate_Way>:
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
4000121c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001220:	e3a02001 	mov	r2, #1
40001224:	e3413050 	movt	r3, #4176	; 0x1050
40001228:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
4000122c:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Invalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_INV_WAY, 1<<way);
40001230:	e583077c 	str	r0, [r3, #1916]	; 0x77c
	while(!(L2x0_Reg_Read(L2X0_INV_WAY) == 0x0));
40001234:	e591277c 	ldr	r2, [r1, #1916]	; 0x77c
40001238:	e3a03a02 	mov	r3, #8192	; 0x2000
4000123c:	e3413050 	movt	r3, #4176	; 0x1050
40001240:	e3520000 	cmp	r2, #0
40001244:	1afffffa 	bne	40001234 <L2C_Invalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001248:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000124c:	e12fff1e 	bx	lr

40001250 <L2C_Clean_All>:
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001250:	e3a03a02 	mov	r3, #8192	; 0x2000
40001254:	e30f2fff 	movw	r2, #65535	; 0xffff
40001258:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
4000125c:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 0xFFFF);
40001260:	e58327bc 	str	r2, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
40001264:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
40001268:	e3a03a02 	mov	r3, #8192	; 0x2000
4000126c:	e3413050 	movt	r3, #4176	; 0x1050
40001270:	e3520000 	cmp	r2, #0
40001274:	1afffffa 	bne	40001264 <L2C_Clean_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001278:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000127c:	e12fff1e 	bx	lr

40001280 <L2C_Clean_PA>:
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001280:	e3a03a02 	mov	r3, #8192	; 0x2000
40001284:	e3c0001f 	bic	r0, r0, #31
40001288:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000128c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_PA, pa & ~0x1F);
40001290:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001294:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001298:	e12fff1e 	bx	lr

4000129c <L2C_Clean_SetWay>:
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
4000129c:	e1a00280 	lsl	r0, r0, #5
400012a0:	e3a03a02 	mov	r3, #8192	; 0x2000
400012a4:	e3413050 	movt	r3, #4176	; 0x1050
400012a8:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012ac:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_LINE_IDX, (way<<28)|(set<<5));
400012b0:	e58317b8 	str	r1, [r3, #1976]	; 0x7b8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012b4:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012b8:	e12fff1e 	bx	lr

400012bc <L2C_Clean_Way>:
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
400012bc:	e3a03a02 	mov	r3, #8192	; 0x2000
400012c0:	e3a02001 	mov	r2, #1
400012c4:	e3413050 	movt	r3, #4176	; 0x1050
400012c8:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012cc:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_Clean_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_WAY, 1<<way);
400012d0:	e58307bc 	str	r0, [r3, #1980]	; 0x7bc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_WAY) == 0x0));
400012d4:	e59127bc 	ldr	r2, [r1, #1980]	; 0x7bc
400012d8:	e3a03a02 	mov	r3, #8192	; 0x2000
400012dc:	e3413050 	movt	r3, #4176	; 0x1050
400012e0:	e3520000 	cmp	r2, #0
400012e4:	1afffffa 	bne	400012d4 <L2C_Clean_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
400012e8:	e5832730 	str	r2, [r3, #1840]	; 0x730
400012ec:	e12fff1e 	bx	lr

400012f0 <L2C_CleanAndInvalidate_All>:
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400012f0:	e3a03a02 	mov	r3, #8192	; 0x2000
400012f4:	e30f2fff 	movw	r2, #65535	; 0xffff
400012f8:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400012fc:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001300:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001304:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001308:	e3a03a02 	mov	r3, #8192	; 0x2000
4000130c:	e3413050 	movt	r3, #4176	; 0x1050
40001310:	e3520000 	cmp	r2, #0
40001314:	1afffffa 	bne	40001304 <L2C_CleanAndInvalidate_All+0x14>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001318:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000131c:	e12fff1e 	bx	lr

40001320 <L2C_CleanAndInvalidate_PA>:
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001320:	e3a03a02 	mov	r3, #8192	; 0x2000
40001324:	e3c0001f 	bic	r0, r0, #31
40001328:	e3413050 	movt	r3, #4176	; 0x1050
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000132c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_PA(unsigned int pa)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_PA, pa & ~0x1F);
40001330:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001334:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001338:	e12fff1e 	bx	lr

4000133c <L2C_CleanAndInvalidate_SetWay>:
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
4000133c:	e1a00280 	lsl	r0, r0, #5
40001340:	e3a03a02 	mov	r3, #8192	; 0x2000
40001344:	e3413050 	movt	r3, #4176	; 0x1050
40001348:	e1801e01 	orr	r1, r0, r1, lsl #28
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
4000134c:	e3a02000 	mov	r2, #0
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_SetWay(unsigned int set, unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_LINE_IDX, (way<<28)|(set<<5));
40001350:	e58317f8 	str	r1, [r3, #2040]	; 0x7f8
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001354:	e5832730 	str	r2, [r3, #1840]	; 0x730
40001358:	e12fff1e 	bx	lr

4000135c <L2C_CleanAndInvalidate_Way>:
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
4000135c:	e3a03a02 	mov	r3, #8192	; 0x2000
40001360:	e3a02001 	mov	r2, #1
40001364:	e3413050 	movt	r3, #4176	; 0x1050
40001368:	e1a00012 	lsl	r0, r2, r0
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000136c:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_Way(unsigned int way)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 1<<way);
40001370:	e58307fc 	str	r0, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001374:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001378:	e3a03a02 	mov	r3, #8192	; 0x2000
4000137c:	e3413050 	movt	r3, #4176	; 0x1050
40001380:	e3520000 	cmp	r2, #0
40001384:	1afffffa 	bne	40001374 <L2C_CleanAndInvalidate_Way+0x18>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001388:	e5832730 	str	r2, [r3, #1840]	; 0x730
4000138c:	e12fff1e 	bx	lr

40001390 <SetTransTable>:
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
40001390:	e1a00a20 	lsr	r0, r0, #20
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
40001394:	e1a02a22 	lsr	r2, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
40001398:	e0601a21 	rsb	r1, r0, r1, lsr #20
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
4000139c:	e1a00100 	lsl	r0, r0, #2
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void SetTransTable(unsigned int uVaStart, unsigned int uVaEnd, unsigned int uPaStart, unsigned int attr)
{
400013a0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	
	uPaStart &= ~0xfffff;
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;
400013a4:	e7ebc051 	ubfx	ip, r1, #0, #12
{
	int i;
	unsigned int* pTT;
	unsigned int nNumOfSec;
	
	uPaStart &= ~0xfffff;
400013a8:	e1a04a02 	lsl	r4, r2, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
400013ac:	e2801311 	add	r1, r0, #1140850688	; 0x44000000
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400013b0:	e3a02000 	mov	r2, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400013b4:	e0840a02 	add	r0, r4, r2, lsl #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400013b8:	e2822001 	add	r2, r2, #1
400013bc:	e15c0002 	cmp	ip, r2
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400013c0:	e1800003 	orr	r0, r0, r3
400013c4:	e4810004 	str	r0, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400013c8:	2afffff9 	bcs	400013b4 <SetTransTable+0x24>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
	}
}
400013cc:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400013d0:	e12fff1e 	bx	lr

400013d4 <CoStopMmuAndL1L2Cache>:

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400013d4:	e1a0c00d 	mov	ip, sp
400013d8:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
400013dc:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
400013e0:	eb0011b0 	bl	40005aa8 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
400013e4:	e3a06000 	mov	r6, #0
void CoStopMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
400013e8:	eb0011b9 	bl	40005ad4 <CoDisableDCache>
400013ec:	e1a05f06 	lsl	r5, r6, #30

static void CoTTSet_L1(void);
static void CoTTSet_L1L2(void);

void CoStopMmuAndL1L2Cache(void)
{
400013f0:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400013f4:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400013f8:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400013fc:	eb001240 	bl	40005d04 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001400:	e3540c01 	cmp	r4, #256	; 0x100
40001404:	1afffffa 	bne	400013f4 <CoStopMmuAndL1L2Cache+0x20>
	int i, j;

	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001408:	e2866001 	add	r6, r6, #1
4000140c:	e3560004 	cmp	r6, #4
40001410:	1afffff5 	bne	400013ec <CoStopMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001414:	eb00121b 	bl	40005c88 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001418:	eb001197 	bl	40005a7c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
4000141c:	e3a01000 	mov	r1, #0
40001420:	e3e00014 	mvn	r0, #20
40001424:	e1a02001 	mov	r2, r1
40001428:	e1a03001 	mov	r3, r1
4000142c:	eb00117a 	bl	40005a1c <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001430:	e3a03a02 	mov	r3, #8192	; 0x2000
40001434:	e30f2fff 	movw	r2, #65535	; 0xffff
40001438:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
4000143c:	e1a01003 	mov	r1, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001440:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001444:	e59127fc 	ldr	r2, [r1, #2044]	; 0x7fc
40001448:	e3a03a02 	mov	r3, #8192	; 0x2000
4000144c:	e3413050 	movt	r3, #4176	; 0x1050
40001450:	e3520000 	cmp	r2, #0
40001454:	1afffffa 	bne	40001444 <CoStopMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001458:	e5832730 	str	r2, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
4000145c:	eb0011df 	bl	40005be0 <CoDisableMmu>
	CoInvalidateMainTlb();
40001460:	eb001238 	bl	40005d48 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001464:	eb0011ed 	bl	40005c20 <CoDisableBranchPrediction>

	CoEnableMmu();
40001468:	eb0011d8 	bl	40005bd0 <CoEnableMmu>
	CoEnableICache();
4000146c:	eb001186 	bl	40005a8c <CoEnableICache>
	CoEnableBranchPrediction();
}
40001470:	e24bd01c 	sub	sp, fp, #28
40001474:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoEnableMmu();
	CoEnableICache();
	CoEnableBranchPrediction();
40001478:	ea0011e4 	b	40005c10 <CoEnableBranchPrediction>

4000147c <CoStartMmuAndDCache>:
}

void CoStartMmuAndDCache(void)
{
4000147c:	e1a0c00d 	mov	ip, sp
40001480:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40001484:	e24cb004 	sub	fp, ip, #4
40001488:	e24dd014 	sub	sp, sp, #20
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
4000148c:	e3a06000 	mov	r6, #0

void CoStartMmuAndDCache(void)
{
	int i, j;
	
	CoDisableICache();
40001490:	eb001184 	bl	40005aa8 <CoDisableICache>
	CoDisableDCache();
40001494:	eb00118e 	bl	40005ad4 <CoDisableDCache>
40001498:	e1a05f06 	lsl	r5, r6, #30
	CoEnableICache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndDCache(void)
{
4000149c:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400014a0:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400014a4:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
400014a8:	eb001215 	bl	40005d04 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
400014ac:	e3540c01 	cmp	r4, #256	; 0x100
400014b0:	1afffffa 	bne	400014a0 <CoStartMmuAndDCache+0x24>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
400014b4:	e2866001 	add	r6, r6, #1
400014b8:	e3560004 	cmp	r6, #4
400014bc:	1afffff5 	bne	40001498 <CoStartMmuAndDCache+0x1c>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
400014c0:	eb0011f0 	bl	40005c88 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
400014c4:	eb00116c 	bl	40005a7c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
400014c8:	e3a01000 	mov	r1, #0
400014cc:	e3e00014 	mvn	r0, #20
400014d0:	e1a02001 	mov	r2, r1
400014d4:	e1a03001 	mov	r3, r1
400014d8:	eb00114f 	bl	40005a1c <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400014dc:	e3a03a02 	mov	r3, #8192	; 0x2000
400014e0:	e30f1fff 	movw	r1, #65535	; 0xffff
400014e4:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400014e8:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
400014ec:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
400014f0:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
400014f4:	e3a03a02 	mov	r3, #8192	; 0x2000
400014f8:	e3413050 	movt	r3, #4176	; 0x1050
400014fc:	e3540000 	cmp	r4, #0
40001500:	1afffffa 	bne	400014f0 <CoStartMmuAndDCache+0x74>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001504:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001508:	eb0011b4 	bl	40005be0 <CoDisableMmu>
	CoInvalidateMainTlb();
4000150c:	eb00120d 	bl	40005d48 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001510:	eb0011c2 	bl	40005c20 <CoDisableBranchPrediction>
40001514:	e3a02020 	mov	r2, #32
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001518:	e1a03004 	mov	r3, r4
	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();
4000151c:	e3442400 	movt	r2, #17408	; 0x4400
40001520:	e2838001 	add	r8, r3, #1
40001524:	e2830002 	add	r0, r3, #2
40001528:	e2837003 	add	r7, r3, #3
4000152c:	e2836004 	add	r6, r3, #4
40001530:	e2835005 	add	r5, r3, #5
40001534:	e2834006 	add	r4, r3, #6
40001538:	e283c007 	add	ip, r3, #7
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000153c:	e1a0ea03 	lsl	lr, r3, #20
40001540:	e1a08a08 	lsl	r8, r8, #20
40001544:	e1a00a00 	lsl	r0, r0, #20
40001548:	e1a07a07 	lsl	r7, r7, #20
4000154c:	e1a06a06 	lsl	r6, r6, #20
40001550:	e1a05a05 	lsl	r5, r5, #20
40001554:	e1a04a04 	lsl	r4, r4, #20
40001558:	e1a0ca0c 	lsl	ip, ip, #20
4000155c:	e2833008 	add	r3, r3, #8
40001560:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001564:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001568:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
4000156c:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001570:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001574:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001578:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
4000157c:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001580:	e35300c8 	cmp	r3, #200	; 0xc8
40001584:	e3800002 	orr	r0, r0, #2
40001588:	e1a01002 	mov	r1, r2
4000158c:	e3888002 	orr	r8, r8, #2
40001590:	e3877002 	orr	r7, r7, #2
40001594:	e3866002 	orr	r6, r6, #2
40001598:	e3855002 	orr	r5, r5, #2
4000159c:	e3844002 	orr	r4, r4, #2
400015a0:	e38cc002 	orr	ip, ip, #2
400015a4:	e38ee002 	orr	lr, lr, #2
400015a8:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
400015ac:	f5d2f044 	pld	[r2, #68]	; 0x44
400015b0:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400015b4:	e26300ce 	rsb	r0, r3, #206	; 0xce
400015b8:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400015bc:	e2822020 	add	r2, r2, #32
400015c0:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
400015c4:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
400015c8:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
400015cc:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
400015d0:	e501c004 	str	ip, [r1, #-4]
400015d4:	1affffd1 	bne	40001520 <CoStartMmuAndDCache+0xa4>
400015d8:	e28000c8 	add	r0, r0, #200	; 0xc8
400015dc:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400015e0:	e2833001 	add	r3, r3, #1
400015e4:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400015e8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400015ec:	e3822002 	orr	r2, r2, #2
400015f0:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400015f4:	1afffff8 	bne	400015dc <CoStartMmuAndDCache+0x160>
400015f8:	e3a02fd6 	mov	r2, #856	; 0x358
400015fc:	e3a03000 	mov	r3, #0
40001600:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001604:	e1a00a03 	lsl	r0, r3, #20
40001608:	e2833008 	add	r3, r3, #8
4000160c:	e3530070 	cmp	r3, #112	; 0x70
40001610:	e1a08000 	mov	r8, r0
40001614:	e1a07000 	mov	r7, r0
40001618:	e1a06000 	mov	r6, r0
4000161c:	e1a05000 	mov	r5, r0
40001620:	e1a04000 	mov	r4, r0
40001624:	e1a0e000 	mov	lr, r0
40001628:	e1a0c000 	mov	ip, r0
4000162c:	e28886cf 	add	r8, r8, #217055232	; 0xcf00000
40001630:	e28006ce 	add	r0, r0, #216006656	; 0xce00000
40001634:	e287740d 	add	r7, r7, #218103808	; 0xd000000
40001638:	e28666d1 	add	r6, r6, #219152384	; 0xd100000
4000163c:	e28556d2 	add	r5, r5, #220200960	; 0xd200000
40001640:	e28446d3 	add	r4, r4, #221249536	; 0xd300000
40001644:	e28ee535 	add	lr, lr, #222298112	; 0xd400000
40001648:	e28cc6d5 	add	ip, ip, #223346688	; 0xd500000
4000164c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001650:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001654:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001658:	e3866b03 	orr	r6, r6, #3072	; 0xc00
4000165c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
40001660:	e3844b03 	orr	r4, r4, #3072	; 0xc00
40001664:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
40001668:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
4000166c:	e3800002 	orr	r0, r0, #2
40001670:	e1a01002 	mov	r1, r2
40001674:	e3888002 	orr	r8, r8, #2
40001678:	e3877002 	orr	r7, r7, #2
4000167c:	e3866002 	orr	r6, r6, #2
40001680:	e3855002 	orr	r5, r5, #2
40001684:	e3844002 	orr	r4, r4, #2
40001688:	e38ee002 	orr	lr, lr, #2
4000168c:	e38cc002 	orr	ip, ip, #2
40001690:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
40001694:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001698:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
4000169c:	e2630072 	rsb	r0, r3, #114	; 0x72
400016a0:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400016a4:	e2822020 	add	r2, r2, #32
400016a8:	e5026034 	str	r6, [r2, #-52]	; 0xffffffcc
400016ac:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400016b0:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400016b4:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400016b8:	e501c004 	str	ip, [r1, #-4]
400016bc:	1affffd0 	bne	40001604 <CoStartMmuAndDCache+0x188>
400016c0:	e2800070 	add	r0, r0, #112	; 0x70
400016c4:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400016c8:	e2833001 	add	r3, r3, #1
400016cc:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016d0:	e28226ce 	add	r2, r2, #216006656	; 0xce00000
400016d4:	e3822b03 	orr	r2, r2, #3072	; 0xc00
400016d8:	e3822002 	orr	r2, r2, #2
400016dc:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400016e0:	1afffff7 	bne	400016c4 <CoStartMmuAndDCache+0x248>
400016e4:	e3a02e52 	mov	r2, #1312	; 0x520
400016e8:	e3a03000 	mov	r3, #0
400016ec:	e3442400 	movt	r2, #17408	; 0x4400
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400016f0:	e1a04a03 	lsl	r4, r3, #20
400016f4:	e2830001 	add	r0, r3, #1
400016f8:	e2838002 	add	r8, r3, #2
400016fc:	e1a00a00 	lsl	r0, r0, #20
40001700:	e2837003 	add	r7, r3, #3
40001704:	e1a08a08 	lsl	r8, r8, #20
40001708:	e2836005 	add	r6, r3, #5
4000170c:	e1a07a07 	lsl	r7, r7, #20
40001710:	e2835006 	add	r5, r3, #6
40001714:	e1a06a06 	lsl	r6, r6, #20
40001718:	e283c007 	add	ip, r3, #7
4000171c:	e1a05a05 	lsl	r5, r5, #20
40001720:	e1a0ca0c 	lsl	ip, ip, #20
40001724:	e1a0e004 	mov	lr, r4
40001728:	e2833008 	add	r3, r3, #8
4000172c:	e2800305 	add	r0, r0, #335544320	; 0x14000000
40001730:	e2888305 	add	r8, r8, #335544320	; 0x14000000
40001734:	e2877305 	add	r7, r7, #335544320	; 0x14000000
40001738:	e2866305 	add	r6, r6, #335544320	; 0x14000000
4000173c:	e2855305 	add	r5, r5, #335544320	; 0x14000000
40001740:	e28cc305 	add	ip, ip, #335544320	; 0x14000000
40001744:	e2844305 	add	r4, r4, #335544320	; 0x14000000
40001748:	e28ee551 	add	lr, lr, #339738624	; 0x14400000
4000174c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001750:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001754:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001758:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
4000175c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001760:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001764:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001768:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
4000176c:	e3530fae 	cmp	r3, #696	; 0x2b8
40001770:	e3800002 	orr	r0, r0, #2
40001774:	e1a01002 	mov	r1, r2
40001778:	e3888002 	orr	r8, r8, #2
4000177c:	e3877002 	orr	r7, r7, #2
40001780:	e3866002 	orr	r6, r6, #2
40001784:	e3855002 	orr	r5, r5, #2
40001788:	e38cc002 	orr	ip, ip, #2
4000178c:	e3844002 	orr	r4, r4, #2
40001790:	e38ee002 	orr	lr, lr, #2
40001794:	e502001c 	str	r0, [r2, #-28]	; 0xffffffe4
40001798:	f5d2f03c 	pld	[r2, #60]	; 0x3c
4000179c:	e5028018 	str	r8, [r2, #-24]	; 0xffffffe8
400017a0:	e2630d0b 	rsb	r0, r3, #704	; 0x2c0
400017a4:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
400017a8:	e2822020 	add	r2, r2, #32
400017ac:	e502602c 	str	r6, [r2, #-44]	; 0xffffffd4
400017b0:	e5025028 	str	r5, [r2, #-40]	; 0xffffffd8
400017b4:	e5024040 	str	r4, [r2, #-64]	; 0xffffffc0
400017b8:	e502e030 	str	lr, [r2, #-48]	; 0xffffffd0
400017bc:	e501c004 	str	ip, [r1, #-4]
400017c0:	1affffca 	bne	400016f0 <CoStartMmuAndDCache+0x274>
400017c4:	e2800fae 	add	r0, r0, #696	; 0x2b8
400017c8:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400017cc:	e2833001 	add	r3, r3, #1
400017d0:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400017d4:	e2822305 	add	r2, r2, #335544320	; 0x14000000
400017d8:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
400017dc:	e3822002 	orr	r2, r2, #2
400017e0:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
400017e4:	1afffff7 	bne	400017c8 <CoStartMmuAndDCache+0x34c>
400017e8:	e3a02a01 	mov	r2, #4096	; 0x1000
400017ec:	e3a00c11 	mov	r0, #4352	; 0x1100
400017f0:	e3442400 	movt	r2, #17408	; 0x4400
400017f4:	e3440400 	movt	r0, #17408	; 0x4400
400017f8:	e3a01000 	mov	r1, #0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
400017fc:	e1a03a01 	lsl	r3, r1, #20
40001800:	e2811001 	add	r1, r1, #1
40001804:	e2833101 	add	r3, r3, #1073741824	; 0x40000000
40001808:	e3833b07 	orr	r3, r3, #7168	; 0x1c00
4000180c:	e383300e 	orr	r3, r3, #14
40001810:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001814:	e1520000 	cmp	r2, r0
40001818:	1afffff7 	bne	400017fc <CoStartMmuAndDCache+0x380>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
4000181c:	e3a03a01 	mov	r3, #4096	; 0x1000
40001820:	e3011c0e 	movw	r1, #7182	; 0x1c0e
40001824:	e3443400 	movt	r3, #17408	; 0x4400
40001828:	e3441400 	movt	r1, #17408	; 0x4400
4000182c:	e3012124 	movw	r2, #4388	; 0x1124
40001830:	e5831100 	str	r1, [r3, #256]	; 0x100
40001834:	e3442400 	movt	r2, #17408	; 0x4400
40001838:	e3a03000 	mov	r3, #0
4000183c:	e1a00a03 	lsl	r0, r3, #20
40001840:	e2833008 	add	r3, r3, #8
40001844:	e3530068 	cmp	r3, #104	; 0x68
40001848:	e2800311 	add	r0, r0, #1140850688	; 0x44000000
4000184c:	e1a01002 	mov	r1, r2
40001850:	e1a08000 	mov	r8, r0
40001854:	e1a07000 	mov	r7, r0
40001858:	e1a06000 	mov	r6, r0
4000185c:	e1a05000 	mov	r5, r0
40001860:	e1a04000 	mov	r4, r0
40001864:	e1a0e000 	mov	lr, r0
40001868:	e1a0c000 	mov	ip, r0
4000186c:	e2888602 	add	r8, r8, #2097152	; 0x200000
40001870:	e2800601 	add	r0, r0, #1048576	; 0x100000
40001874:	e2877603 	add	r7, r7, #3145728	; 0x300000
40001878:	e2866501 	add	r6, r6, #4194304	; 0x400000
4000187c:	e2855605 	add	r5, r5, #5242880	; 0x500000
40001880:	e2844606 	add	r4, r4, #6291456	; 0x600000
40001884:	e28ee607 	add	lr, lr, #7340032	; 0x700000
40001888:	e28cc502 	add	ip, ip, #8388608	; 0x800000
4000188c:	e3800b03 	orr	r0, r0, #3072	; 0xc00
40001890:	e3888b03 	orr	r8, r8, #3072	; 0xc00
40001894:	e3877b03 	orr	r7, r7, #3072	; 0xc00
40001898:	e3866b03 	orr	r6, r6, #3072	; 0xc00
4000189c:	e3855b03 	orr	r5, r5, #3072	; 0xc00
400018a0:	e3844b03 	orr	r4, r4, #3072	; 0xc00
400018a4:	e38eeb03 	orr	lr, lr, #3072	; 0xc00
400018a8:	e38ccb03 	orr	ip, ip, #3072	; 0xc00
400018ac:	e3800002 	orr	r0, r0, #2
400018b0:	e3888002 	orr	r8, r8, #2
400018b4:	e3877002 	orr	r7, r7, #2
400018b8:	e3866002 	orr	r6, r6, #2
400018bc:	e3855002 	orr	r5, r5, #2
400018c0:	e3844002 	orr	r4, r4, #2
400018c4:	e38ee002 	orr	lr, lr, #2
400018c8:	e38cc002 	orr	ip, ip, #2
400018cc:	e5020020 	str	r0, [r2, #-32]	; 0xffffffe0
400018d0:	f5d2f03c 	pld	[r2, #60]	; 0x3c
400018d4:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
400018d8:	e5027018 	str	r7, [r2, #-24]	; 0xffffffe8
400018dc:	e263006f 	rsb	r0, r3, #111	; 0x6f
400018e0:	e5026014 	str	r6, [r2, #-20]	; 0xffffffec
400018e4:	e2822020 	add	r2, r2, #32
400018e8:	e5025030 	str	r5, [r2, #-48]	; 0xffffffd0
400018ec:	e502402c 	str	r4, [r2, #-44]	; 0xffffffd4
400018f0:	e502e028 	str	lr, [r2, #-40]	; 0xffffffd8
400018f4:	e501c004 	str	ip, [r1, #-4]
400018f8:	1affffcf 	bne	4000183c <CoStartMmuAndDCache+0x3c0>
400018fc:	e0810100 	add	r0, r1, r0, lsl #2
40001900:	e1a02a03 	lsl	r2, r3, #20
40001904:	e2833001 	add	r3, r3, #1
40001908:	e2822311 	add	r2, r2, #1140850688	; 0x44000000
4000190c:	e2822601 	add	r2, r2, #1048576	; 0x100000
40001910:	e3822b03 	orr	r2, r2, #3072	; 0xc00
40001914:	e3822002 	orr	r2, r2, #2
40001918:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
4000191c:	e1510000 	cmp	r1, r0
40001920:	1afffff6 	bne	40001900 <CoStartMmuAndDCache+0x484>
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001924:	e3a03d4e 	mov	r3, #4992	; 0x1380
40001928:	e300ac0a 	movw	sl, #3082	; 0xc0a
4000192c:	e3443400 	movt	r3, #17408	; 0x4400
40001930:	e3a02a01 	mov	r2, #4096	; 0x1000
40001934:	e3442400 	movt	r2, #17408	; 0x4400
40001938:	e50b3038 	str	r3, [fp, #-56]	; 0xffffffc8
4000193c:	e1a0900a 	mov	r9, sl
40001940:	e1a0800a 	mov	r8, sl
40001944:	e1a0700a 	mov	r7, sl
40001948:	e1a0600a 	mov	r6, sl
4000194c:	e1a0500a 	mov	r5, sl
40001950:	e1a0400a 	mov	r4, sl
40001954:	e1a0e00a 	mov	lr, sl
40001958:	e1a0c00a 	mov	ip, sl
4000195c:	e1a0000a 	mov	r0, sl
40001960:	e1a0100a 	mov	r1, sl
40001964:	e1a0300a 	mov	r3, sl
40001968:	e344ab00 	movt	sl, #19200	; 0x4b00
4000196c:	e582a2c0 	str	sl, [r2, #704]	; 0x2c0
40001970:	e3445b50 	movt	r5, #19280	; 0x4b50
40001974:	e3443bb0 	movt	r3, #19376	; 0x4bb0
40001978:	e300ac0a 	movw	sl, #3082	; 0xc0a
4000197c:	e58252d4 	str	r5, [r2, #724]	; 0x2d4
40001980:	e3444b60 	movt	r4, #19296	; 0x4b60
40001984:	e58232ec 	str	r3, [r2, #748]	; 0x2ec
40001988:	e344abc0 	movt	sl, #19392	; 0x4bc0
4000198c:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001990:	e3003c0a 	movw	r3, #3082	; 0xc0a
40001994:	e58242d8 	str	r4, [r2, #728]	; 0x2d8
40001998:	e3449b10 	movt	r9, #19216	; 0x4b10
4000199c:	e582a2f0 	str	sl, [r2, #752]	; 0x2f0
400019a0:	e3448b20 	movt	r8, #19232	; 0x4b20
400019a4:	e3447b30 	movt	r7, #19248	; 0x4b30
400019a8:	e3446b40 	movt	r6, #19264	; 0x4b40
400019ac:	e344eb70 	movt	lr, #19312	; 0x4b70
400019b0:	e344cb80 	movt	ip, #19328	; 0x4b80
400019b4:	e3440b90 	movt	r0, #19344	; 0x4b90
400019b8:	e3441ba0 	movt	r1, #19360	; 0x4ba0
400019bc:	e1a04005 	mov	r4, r5
400019c0:	e1a0a003 	mov	sl, r3
400019c4:	e3445c10 	movt	r5, #19472	; 0x4c10
400019c8:	e3443c70 	movt	r3, #19568	; 0x4c70
400019cc:	e58292c4 	str	r9, [r2, #708]	; 0x2c4
400019d0:	e3009c0a 	movw	r9, #3082	; 0xc0a
400019d4:	e58282c8 	str	r8, [r2, #712]	; 0x2c8
400019d8:	e1a08009 	mov	r8, r9
400019dc:	e58272cc 	str	r7, [r2, #716]	; 0x2cc
400019e0:	e3007c0a 	movw	r7, #3082	; 0xc0a
400019e4:	e58262d0 	str	r6, [r2, #720]	; 0x2d0
400019e8:	e1a06007 	mov	r6, r7
400019ec:	e582e2dc 	str	lr, [r2, #732]	; 0x2dc
400019f0:	e300ec0a 	movw	lr, #3082	; 0xc0a
400019f4:	e582c2e0 	str	ip, [r2, #736]	; 0x2e0
400019f8:	e1a0c00e 	mov	ip, lr
400019fc:	e58202e4 	str	r0, [r2, #740]	; 0x2e4
40001a00:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001a04:	e58212e8 	str	r1, [r2, #744]	; 0x2e8
40001a08:	e1a01000 	mov	r1, r0
40001a0c:	e50b3030 	str	r3, [fp, #-48]	; 0xffffffd0
40001a10:	e3449bd0 	movt	r9, #19408	; 0x4bd0
40001a14:	e5825304 	str	r5, [r2, #772]	; 0x304
40001a18:	e3005c0a 	movw	r5, #3082	; 0xc0a
40001a1c:	e1a03005 	mov	r3, r5
40001a20:	e3448be0 	movt	r8, #19424	; 0x4be0
40001a24:	e3447bf0 	movt	r7, #19440	; 0x4bf0
40001a28:	e3446c00 	movt	r6, #19456	; 0x4c00
40001a2c:	e3444c20 	movt	r4, #19488	; 0x4c20
40001a30:	e344ec30 	movt	lr, #19504	; 0x4c30
40001a34:	e344cc40 	movt	ip, #19520	; 0x4c40
40001a38:	e3440c50 	movt	r0, #19536	; 0x4c50
40001a3c:	e3441c60 	movt	r1, #19552	; 0x4c60
40001a40:	e3443ce0 	movt	r3, #19680	; 0x4ce0
40001a44:	e58292f4 	str	r9, [r2, #756]	; 0x2f4
40001a48:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001a4c:	e58282f8 	str	r8, [r2, #760]	; 0x2f8
40001a50:	e1a08009 	mov	r8, r9
40001a54:	e58272fc 	str	r7, [r2, #764]	; 0x2fc
40001a58:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001a5c:	e5826300 	str	r6, [r2, #768]	; 0x300
40001a60:	e1a06007 	mov	r6, r7
40001a64:	e5824308 	str	r4, [r2, #776]	; 0x308
40001a68:	e344ac80 	movt	sl, #19584	; 0x4c80
40001a6c:	e50b3034 	str	r3, [fp, #-52]	; 0xffffffcc
40001a70:	e3449c90 	movt	r9, #19600	; 0x4c90
40001a74:	e582e30c 	str	lr, [r2, #780]	; 0x30c
40001a78:	e3448ca0 	movt	r8, #19616	; 0x4ca0
40001a7c:	e582c310 	str	ip, [r2, #784]	; 0x310
40001a80:	e3447cb0 	movt	r7, #19632	; 0x4cb0
40001a84:	e5820314 	str	r0, [r2, #788]	; 0x314
40001a88:	e3446cc0 	movt	r6, #19648	; 0x4cc0
40001a8c:	e5821318 	str	r1, [r2, #792]	; 0x318
40001a90:	e3445cd0 	movt	r5, #19664	; 0x4cd0
40001a94:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0
40001a98:	e300ec0a 	movw	lr, #3082	; 0xc0a
40001a9c:	e3000c0a 	movw	r0, #3082	; 0xc0a
40001aa0:	e3004c0a 	movw	r4, #3082	; 0xc0a
40001aa4:	e582a320 	str	sl, [r2, #800]	; 0x320
40001aa8:	e1a0c00e 	mov	ip, lr
40001aac:	e582331c 	str	r3, [r2, #796]	; 0x31c
40001ab0:	e1a01000 	mov	r1, r0
40001ab4:	e5829324 	str	r9, [r2, #804]	; 0x324
40001ab8:	e3009c0a 	movw	r9, #3082	; 0xc0a
40001abc:	e5828328 	str	r8, [r2, #808]	; 0x328
40001ac0:	e1a0a004 	mov	sl, r4
40001ac4:	e582732c 	str	r7, [r2, #812]	; 0x32c
40001ac8:	e1a08009 	mov	r8, r9
40001acc:	e5826330 	str	r6, [r2, #816]	; 0x330
40001ad0:	e3007c0a 	movw	r7, #3082	; 0xc0a
40001ad4:	e5825334 	str	r5, [r2, #820]	; 0x334
40001ad8:	e344ecf0 	movt	lr, #19696	; 0x4cf0
40001adc:	e51b3034 	ldr	r3, [fp, #-52]	; 0xffffffcc
40001ae0:	e344cd00 	movt	ip, #19712	; 0x4d00
40001ae4:	e3440d10 	movt	r0, #19728	; 0x4d10
40001ae8:	e3441d20 	movt	r1, #19744	; 0x4d20
40001aec:	e3444d30 	movt	r4, #19760	; 0x4d30
40001af0:	e344ad40 	movt	sl, #19776	; 0x4d40
40001af4:	e3449d50 	movt	r9, #19792	; 0x4d50
40001af8:	e3448d60 	movt	r8, #19808	; 0x4d60
40001afc:	e3447d70 	movt	r7, #19824	; 0x4d70
40001b00:	e5823338 	str	r3, [r2, #824]	; 0x338
40001b04:	e582e33c 	str	lr, [r2, #828]	; 0x33c
40001b08:	e3a06000 	mov	r6, #0
40001b0c:	e582c340 	str	ip, [r2, #832]	; 0x340
40001b10:	e5820344 	str	r0, [r2, #836]	; 0x344
40001b14:	e5821348 	str	r1, [r2, #840]	; 0x348
40001b18:	e582434c 	str	r4, [r2, #844]	; 0x34c
40001b1c:	e582a350 	str	sl, [r2, #848]	; 0x350
40001b20:	e5829354 	str	r9, [r2, #852]	; 0x354
40001b24:	e5828358 	str	r8, [r2, #856]	; 0x358
40001b28:	e582735c 	str	r7, [r2, #860]	; 0x35c
40001b2c:	e51b3038 	ldr	r3, [fp, #-56]	; 0xffffffc8
40001b30:	e1a01a06 	lsl	r1, r6, #20
40001b34:	e2866008 	add	r6, r6, #8
40001b38:	e3560e32 	cmp	r6, #800	; 0x320
40001b3c:	e281144d 	add	r1, r1, #1291845632	; 0x4d000000
40001b40:	e1a02003 	mov	r2, r3
40001b44:	e1a08001 	mov	r8, r1
40001b48:	e1a07001 	mov	r7, r1
40001b4c:	e1a05001 	mov	r5, r1
40001b50:	e1a04001 	mov	r4, r1
40001b54:	e1a0e001 	mov	lr, r1
40001b58:	e1a0c001 	mov	ip, r1
40001b5c:	e1a00001 	mov	r0, r1
40001b60:	e2888609 	add	r8, r8, #9437184	; 0x900000
40001b64:	e2811502 	add	r1, r1, #8388608	; 0x800000
40001b68:	e287760a 	add	r7, r7, #10485760	; 0xa00000
40001b6c:	e285560b 	add	r5, r5, #11534336	; 0xb00000
40001b70:	e2844503 	add	r4, r4, #12582912	; 0xc00000
40001b74:	e28ee60d 	add	lr, lr, #13631488	; 0xd00000
40001b78:	e28cc60e 	add	ip, ip, #14680064	; 0xe00000
40001b7c:	e280060f 	add	r0, r0, #15728640	; 0xf00000
40001b80:	e3811ec2 	orr	r1, r1, #3104	; 0xc20
40001b84:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001b88:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001b8c:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001b90:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001b94:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001b98:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001b9c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001ba0:	e3811002 	orr	r1, r1, #2
40001ba4:	e3888002 	orr	r8, r8, #2
40001ba8:	e3877002 	orr	r7, r7, #2
40001bac:	e3855002 	orr	r5, r5, #2
40001bb0:	e3844002 	orr	r4, r4, #2
40001bb4:	e38ee002 	orr	lr, lr, #2
40001bb8:	e38cc002 	orr	ip, ip, #2
40001bbc:	e3800002 	orr	r0, r0, #2
40001bc0:	e5031020 	str	r1, [r3, #-32]	; 0xffffffe0
40001bc4:	f5d3f03c 	pld	[r3, #60]	; 0x3c
40001bc8:	e503801c 	str	r8, [r3, #-28]	; 0xffffffe4
40001bcc:	e5037018 	str	r7, [r3, #-24]	; 0xffffffe8
40001bd0:	e2661fca 	rsb	r1, r6, #808	; 0x328
40001bd4:	e5035014 	str	r5, [r3, #-20]	; 0xffffffec
40001bd8:	e2833020 	add	r3, r3, #32
40001bdc:	e5034030 	str	r4, [r3, #-48]	; 0xffffffd0
40001be0:	e503e02c 	str	lr, [r3, #-44]	; 0xffffffd4
40001be4:	e503c028 	str	ip, [r3, #-40]	; 0xffffffd8
40001be8:	e5020004 	str	r0, [r2, #-4]
40001bec:	1affffcf 	bne	40001b30 <CoStartMmuAndDCache+0x6b4>
40001bf0:	e0821101 	add	r1, r2, r1, lsl #2
40001bf4:	e1a03a06 	lsl	r3, r6, #20
40001bf8:	e2866001 	add	r6, r6, #1
40001bfc:	e283344d 	add	r3, r3, #1291845632	; 0x4d000000
40001c00:	e2833502 	add	r3, r3, #8388608	; 0x800000
40001c04:	e3833ec2 	orr	r3, r3, #3104	; 0xc20
40001c08:	e3833002 	orr	r3, r3, #2
40001c0c:	e4823004 	str	r3, [r2], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001c10:	e1520001 	cmp	r2, r1
40001c14:	1afffff6 	bne	40001bf4 <CoStartMmuAndDCache+0x778>
40001c18:	e3022020 	movw	r2, #8224	; 0x2020
40001c1c:	e3a03000 	mov	r3, #0
40001c20:	e3442400 	movt	r2, #17408	; 0x4400
40001c24:	e30097f8 	movw	r9, #2040	; 0x7f8
40001c28:	e2838001 	add	r8, r3, #1
40001c2c:	e2830002 	add	r0, r3, #2
40001c30:	e2837003 	add	r7, r3, #3
40001c34:	e2836004 	add	r6, r3, #4
40001c38:	e2835005 	add	r5, r3, #5
40001c3c:	e2834006 	add	r4, r3, #6
40001c40:	e283c007 	add	ip, r3, #7
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001c44:	e1a0ea03 	lsl	lr, r3, #20
40001c48:	e1a08a08 	lsl	r8, r8, #20
40001c4c:	e1a00a00 	lsl	r0, r0, #20
40001c50:	e1a07a07 	lsl	r7, r7, #20
40001c54:	e1a06a06 	lsl	r6, r6, #20
40001c58:	e1a05a05 	lsl	r5, r5, #20
40001c5c:	e1a04a04 	lsl	r4, r4, #20
40001c60:	e1a0ca0c 	lsl	ip, ip, #20
40001c64:	e2833008 	add	r3, r3, #8
40001c68:	e2888102 	add	r8, r8, #-2147483648	; 0x80000000
40001c6c:	e2800102 	add	r0, r0, #-2147483648	; 0x80000000
40001c70:	e2877102 	add	r7, r7, #-2147483648	; 0x80000000
40001c74:	e2866102 	add	r6, r6, #-2147483648	; 0x80000000
40001c78:	e2855102 	add	r5, r5, #-2147483648	; 0x80000000
40001c7c:	e2844102 	add	r4, r4, #-2147483648	; 0x80000000
40001c80:	e28cc102 	add	ip, ip, #-2147483648	; 0x80000000
40001c84:	e28ee102 	add	lr, lr, #-2147483648	; 0x80000000
40001c88:	e3888ec2 	orr	r8, r8, #3104	; 0xc20
40001c8c:	e3800ec2 	orr	r0, r0, #3104	; 0xc20
40001c90:	e3877ec2 	orr	r7, r7, #3104	; 0xc20
40001c94:	e3866ec2 	orr	r6, r6, #3104	; 0xc20
40001c98:	e3855ec2 	orr	r5, r5, #3104	; 0xc20
40001c9c:	e3844ec2 	orr	r4, r4, #3104	; 0xc20
40001ca0:	e38ccec2 	orr	ip, ip, #3104	; 0xc20
40001ca4:	e38eeec2 	orr	lr, lr, #3104	; 0xc20
40001ca8:	e1530009 	cmp	r3, r9
40001cac:	e3800002 	orr	r0, r0, #2
40001cb0:	e1a01002 	mov	r1, r2
40001cb4:	e3888002 	orr	r8, r8, #2
40001cb8:	e3877002 	orr	r7, r7, #2
40001cbc:	e3866002 	orr	r6, r6, #2
40001cc0:	e3855002 	orr	r5, r5, #2
40001cc4:	e3844002 	orr	r4, r4, #2
40001cc8:	e38cc002 	orr	ip, ip, #2
40001ccc:	e38ee002 	orr	lr, lr, #2
40001cd0:	e5020018 	str	r0, [r2, #-24]	; 0xffffffe8
40001cd4:	f5d2f03c 	pld	[r2, #60]	; 0x3c
40001cd8:	e502801c 	str	r8, [r2, #-28]	; 0xffffffe4
40001cdc:	e2630b02 	rsb	r0, r3, #2048	; 0x800
40001ce0:	e5027014 	str	r7, [r2, #-20]	; 0xffffffec
40001ce4:	e2822020 	add	r2, r2, #32
40001ce8:	e5026030 	str	r6, [r2, #-48]	; 0xffffffd0
40001cec:	e502502c 	str	r5, [r2, #-44]	; 0xffffffd4
40001cf0:	e5024028 	str	r4, [r2, #-40]	; 0xffffffd8
40001cf4:	e502e040 	str	lr, [r2, #-64]	; 0xffffffc0
40001cf8:	e501c004 	str	ip, [r1, #-4]
40001cfc:	1affffc9 	bne	40001c28 <CoStartMmuAndDCache+0x7ac>
40001d00:	e2800e7f 	add	r0, r0, #2032	; 0x7f0
40001d04:	e2800008 	add	r0, r0, #8
40001d08:	e1a02a03 	lsl	r2, r3, #20
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001d0c:	e2833001 	add	r3, r3, #1
40001d10:	e1530000 	cmp	r3, r0
	{
		*pTT++ = attr|(uPaStart+(i<<20));
40001d14:	e2822102 	add	r2, r2, #-2147483648	; 0x80000000
40001d18:	e3822ec2 	orr	r2, r2, #3104	; 0xc20
40001d1c:	e3822002 	orr	r2, r2, #2
40001d20:	e4812004 	str	r2, [r1], #4
	uVaStart &= ~0xfffff;
	
	pTT = (unsigned int *)MMU_PAGE_TABLE_BASE+(uVaStart>>20);
	nNumOfSec = (0x1000+(uVaEnd>>20)-(uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40001d24:	1afffff7 	bne	40001d08 <CoStartMmuAndDCache+0x88c>
	SetTransTable(LCD_FB41_START_ADDR, LCD_FB_END_ADDR-1,     LCD_FB41_START_ADDR, RW_WT);

	SetTransTable(LCD_FB_END_ADDR, 0x80000000-1, LCD_FB_END_ADDR, RW_NO_ACCESS);
	SetTransTable(0x80000000, 0xFFFFFFFF, 0x80000000, RW_NO_ACCESS);

	CoSetTTBase(MMU_PAGE_TABLE_BASE|(1<<6)|(1<<3)|(0<<1)|(0<<0));
40001d28:	e3a00048 	mov	r0, #72	; 0x48
40001d2c:	e3440400 	movt	r0, #17408	; 0x4400
40001d30:	eb000fc6 	bl	40005c50 <CoSetTTBase>
	CoSetDomain(0x55555550|(DOMAIN_NO_ACCESS<<2)|(DOMAIN_CLIENT));
40001d34:	e3050551 	movw	r0, #21841	; 0x5551
40001d38:	e3450555 	movt	r0, #21845	; 0x5555
40001d3c:	eb000fcc 	bl	40005c74 <CoSetDomain>
	CoInvalidateMainTlb();
	CoDisableBranchPrediction();

	CoTTSet_L1();

	CoEnableMmu();
40001d40:	eb000fa2 	bl	40005bd0 <CoEnableMmu>
	CoEnableICache();
40001d44:	eb000f50 	bl	40005a8c <CoEnableICache>
	CoEnableDCache();
40001d48:	eb000f5d 	bl	40005ac4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001d4c:	e24bd028 	sub	sp, fp, #40	; 0x28
40001d50:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
	CoTTSet_L1();

	CoEnableMmu();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001d54:	ea000fad 	b	40005c10 <CoEnableBranchPrediction>

40001d58 <CoInitMmuAndL1L2Cache>:
}

void CoInitMmuAndL1L2Cache(void)
{
40001d58:	e1a0c00d 	mov	ip, sp
40001d5c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001d60:	e24cb004 	sub	fp, ip, #4
	int i, j;

	CoDisableICache();
40001d64:	eb000f4f 	bl	40005aa8 <CoDisableICache>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001d68:	e3a06000 	mov	r6, #0
void CoInitMmuAndL1L2Cache(void)
{
	int i, j;

	CoDisableICache();
	CoDisableDCache();
40001d6c:	eb000f58 	bl	40005ad4 <CoDisableDCache>
	CoDisableMmu();
40001d70:	eb000f9a 	bl	40005be0 <CoDisableMmu>
40001d74:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoInitMmuAndL1L2Cache(void)
{
40001d78:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001d7c:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001d80:	e2844001 	add	r4, r4, #1
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001d84:	eb000fca 	bl	40005cb4 <CoInvalidateDCacheIndex>
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001d88:	e3540c01 	cmp	r4, #256	; 0x100
40001d8c:	1afffffa 	bne	40001d7c <CoInitMmuAndL1L2Cache+0x24>

	CoDisableICache();
	CoDisableDCache();
	CoDisableMmu();

	for(i=0;i<4;i++)
40001d90:	e2866001 	add	r6, r6, #1
40001d94:	e3560004 	cmp	r6, #4
40001d98:	1afffff5 	bne	40001d74 <CoInitMmuAndL1L2Cache+0x1c>
		{
			CoInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001d9c:	eb000fb9 	bl	40005c88 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001da0:	eb000f35 	bl	40005a7c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001da4:	e3a01000 	mov	r1, #0
40001da8:	e3e00014 	mvn	r0, #20
40001dac:	e1a02001 	mov	r2, r1
40001db0:	e1a03001 	mov	r3, r1
40001db4:	eb000f18 	bl	40005a1c <exynos_smc>

	CoInvalidateICache();
	L2C_Disable();

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0INVALL, 0, 0, 0);
40001db8:	e3a01000 	mov	r1, #0
40001dbc:	e3e00017 	mvn	r0, #23
40001dc0:	e1a02001 	mov	r2, r1
40001dc4:	e1a03001 	mov	r3, r1
40001dc8:	eb000f13 	bl	40005a1c <exynos_smc>
#else
	L2C_Invalidate_All();
#endif

	CoInvalidateMainTlb();
40001dcc:	eb000fdd 	bl	40005d48 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001dd0:	eb000f92 	bl	40005c20 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001dd4:	ebfffa44 	bl	400006ec <CoTTSet_L1L2>

	CoEnableMmu();
40001dd8:	eb000f7c 	bl	40005bd0 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001ddc:	e3a03007 	mov	r3, #7
40001de0:	e3e00015 	mvn	r0, #21
40001de4:	e3443100 	movt	r3, #16640	; 0x4100
40001de8:	e3a01e11 	mov	r1, #272	; 0x110
40001dec:	e3a02e12 	mov	r2, #288	; 0x120
40001df0:	eb000f09 	bl	40005a1c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001df4:	e3a01000 	mov	r1, #0
40001df8:	e3a02001 	mov	r2, #1
40001dfc:	e1a03001 	mov	r3, r1
40001e00:	e3472e47 	movt	r2, #32327	; 0x7e47
40001e04:	e3e00016 	mvn	r0, #22
40001e08:	eb000f03 	bl	40005a1c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001e0c:	e3a02000 	mov	r2, #0
40001e10:	e3e00014 	mvn	r0, #20
40001e14:	e1a03002 	mov	r3, r2
40001e18:	e3a01001 	mov	r1, #1
40001e1c:	eb000efe 	bl	40005a1c <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001e20:	eb000f11 	bl	40005a6c <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001e24:	eb000f18 	bl	40005a8c <CoEnableICache>
	CoEnableDCache();
40001e28:	eb000f25 	bl	40005ac4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001e2c:	e24bd01c 	sub	sp, fp, #28
40001e30:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001e34:	ea000f75 	b	40005c10 <CoEnableBranchPrediction>

40001e38 <CoStartMmuAndL1L2Cache>:
}

void CoStartMmuAndL1L2Cache(void)
{
40001e38:	e1a0c00d 	mov	ip, sp
40001e3c:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40001e40:	e24cb004 	sub	fp, ip, #4
	int i, j;
	
	CoDisableICache();
40001e44:	eb000f17 	bl	40005aa8 <CoDisableICache>
	CoDisableDCache();

	for(i=0;i<4;i++)
40001e48:	e3a06000 	mov	r6, #0
void CoStartMmuAndL1L2Cache(void)
{
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();
40001e4c:	eb000f20 	bl	40005ad4 <CoDisableDCache>
40001e50:	e1a05f06 	lsl	r5, r6, #30
	CoEnableDCache();
	CoEnableBranchPrediction();
}

void CoStartMmuAndL1L2Cache(void)
{
40001e54:	e3a04000 	mov	r4, #0

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001e58:	e1850284 	orr	r0, r5, r4, lsl #5
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001e5c:	e2844001 	add	r4, r4, #1
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
40001e60:	eb000fa7 	bl	40005d04 <CoCleanAndInvalidateDCacheIndex>
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
	{
		for(j=0;j<256;j++)
40001e64:	e3540c01 	cmp	r4, #256	; 0x100
40001e68:	1afffffa 	bne	40001e58 <CoStartMmuAndL1L2Cache+0x20>
	int i, j;
	
	CoDisableICache();
	CoDisableDCache();

	for(i=0;i<4;i++)
40001e6c:	e2866001 	add	r6, r6, #1
40001e70:	e3560004 	cmp	r6, #4
40001e74:	1afffff5 	bne	40001e50 <CoStartMmuAndL1L2Cache+0x18>
		{
			CoCleanAndInvalidateDCacheIndex((i<<30)|(j<<5)|(0<<0));
		}
	}

	CoInvalidateICache();
40001e78:	eb000f82 	bl	40005c88 <CoInvalidateICache>
	CoEnableL2PrefetchHint();
}

void L2C_Disable(void)
{
	CoDisableL2PrefetchHint();
40001e7c:	eb000efe 	bl	40005a7c <CoDisableL2PrefetchHint>

#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0CTRL, 0, 0, 0);
40001e80:	e3a01000 	mov	r1, #0
40001e84:	e3e00014 	mvn	r0, #20
40001e88:	e1a02001 	mov	r2, r1
40001e8c:	e1a03001 	mov	r3, r1
40001e90:	eb000ee1 	bl	40005a1c <exynos_smc>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001e94:	e3a03a02 	mov	r3, #8192	; 0x2000
40001e98:	e30f1fff 	movw	r1, #65535	; 0xffff
40001e9c:	e3413050 	movt	r3, #4176	; 0x1050
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001ea0:	e1a02003 	mov	r2, r3
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
}

void L2C_CleanAndInvalidate_All(void)
{
	L2x0_Reg_Write(L2X0_CLEAN_INV_WAY, 0xFFFF);
40001ea4:	e58317fc 	str	r1, [r3, #2044]	; 0x7fc
	while(!(L2x0_Reg_Read(L2X0_CLEAN_INV_WAY) == 0x0));
40001ea8:	e59247fc 	ldr	r4, [r2, #2044]	; 0x7fc
40001eac:	e3a03a02 	mov	r3, #8192	; 0x2000
40001eb0:	e3413050 	movt	r3, #4176	; 0x1050
40001eb4:	e3540000 	cmp	r4, #0
40001eb8:	1afffffa 	bne	40001ea8 <CoStartMmuAndL1L2Cache+0x70>
	L2x0_Reg_Write(L2X0_CACHE_SYNC, 0x0);
40001ebc:	e5834730 	str	r4, [r3, #1840]	; 0x730
	}

	CoInvalidateICache();
	L2C_Disable();
	L2C_CleanAndInvalidate_All();
	CoDisableMmu();
40001ec0:	eb000f46 	bl	40005be0 <CoDisableMmu>
	CoInvalidateMainTlb();
40001ec4:	eb000f9f 	bl	40005d48 <CoInvalidateMainTlb>
	CoDisableBranchPrediction();
40001ec8:	eb000f54 	bl	40005c20 <CoDisableBranchPrediction>

	CoTTSet_L1L2();
40001ecc:	ebfffa06 	bl	400006ec <CoTTSet_L1L2>

	CoEnableMmu();
40001ed0:	eb000f3e 	bl	40005bd0 <CoEnableMmu>
}

void L2C_Enable(void)
{
#ifdef	_uBOOT_MODE
	exynos_smc(SMC_CMD_L2X0SETUP1, 0x110, 0x120, 0x41000007);
40001ed4:	e3a03007 	mov	r3, #7
40001ed8:	e3e00015 	mvn	r0, #21
40001edc:	e3443100 	movt	r3, #16640	; 0x4100
40001ee0:	e3a01e11 	mov	r1, #272	; 0x110
40001ee4:	e3a02e12 	mov	r2, #288	; 0x120
40001ee8:	eb000ecb 	bl	40005a1c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0SETUP2, 0, 0x7e470001, 0);
40001eec:	e3a02001 	mov	r2, #1
40001ef0:	e1a01004 	mov	r1, r4
40001ef4:	e1a03004 	mov	r3, r4
40001ef8:	e3e00016 	mvn	r0, #22
40001efc:	e3472e47 	movt	r2, #32327	; 0x7e47
40001f00:	eb000ec5 	bl	40005a1c <exynos_smc>
	exynos_smc(SMC_CMD_L2X0CTRL, 1, 0, 0);
40001f04:	e1a02004 	mov	r2, r4
40001f08:	e3e00014 	mvn	r0, #20
40001f0c:	e1a03004 	mov	r3, r4
40001f10:	e3a01001 	mov	r1, #1
40001f14:	eb000ec0 	bl	40005a1c <exynos_smc>
	L2x0_Reg_Write(L2X0_INTR_CLEAR, 0xFF);
	L2x0_Reg_Write(L2X0_INTR_MASK, 0x0);
	L2x0_Reg_Write(L2X0_CTRL, 1);
#endif

	CoEnableL2PrefetchHint();
40001f18:	eb000ed3 	bl	40005a6c <CoEnableL2PrefetchHint>

	CoTTSet_L1L2();

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
40001f1c:	eb000eda 	bl	40005a8c <CoEnableICache>
	CoEnableDCache();
40001f20:	eb000ee7 	bl	40005ac4 <CoEnableDCache>
	CoEnableBranchPrediction();
}
40001f24:	e24bd01c 	sub	sp, fp, #28
40001f28:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}

	CoEnableMmu();
	L2C_Enable();
	CoEnableICache();
	CoEnableDCache();
	CoEnableBranchPrediction();
40001f2c:	ea000f37 	b	40005c10 <CoEnableBranchPrediction>

40001f30 <GIC_Distributor_Enable>:
volatile unsigned long *ICCEOIR[4] = {&rICCEOIR_CPU0,&rICCEOIR_CPU1,&rICCEOIR_CPU2,&rICCEOIR_CPU3};
volatile unsigned long *ICCIAR[4] = {&rICCIAR_CPU0,&rICCIAR_CPU1,&rICCIAR_CPU2,&rICCIAR_CPU3};

void GIC_Distributor_Enable(int en)
{
	rICDDCR = (en)? 1 : 0;
40001f30:	e3a03000 	mov	r3, #0
40001f34:	e0500003 	subs	r0, r0, r3
40001f38:	e3413049 	movt	r3, #4169	; 0x1049
40001f3c:	13a00001 	movne	r0, #1
40001f40:	e5830000 	str	r0, [r3]
40001f44:	e12fff1e 	bx	lr

40001f48 <GIC_CPU_Interface_Enable>:
}

void GIC_CPU_Interface_Enable(int cpuid, int value)
{
	*ICCICR[cpuid] = value;
40001f48:	e30734c8 	movw	r3, #29896	; 0x74c8
40001f4c:	e3443001 	movt	r3, #16385	; 0x4001
40001f50:	e7933100 	ldr	r3, [r3, r0, lsl #2]
40001f54:	e5831000 	str	r1, [r3]
40001f58:	e12fff1e 	bx	lr

40001f5c <GIC_Set_Priority_Mask>:
}

void GIC_Set_Priority_Mask(int cpuid, int prio)
{
	*ICCPMR[cpuid] = prio;
40001f5c:	e30734c8 	movw	r3, #29896	; 0x74c8
40001f60:	e3443001 	movt	r3, #16385	; 0x4001
40001f64:	e0830100 	add	r0, r3, r0, lsl #2
40001f68:	e5903010 	ldr	r3, [r0, #16]
40001f6c:	e5831000 	str	r1, [r3]
40001f70:	e12fff1e 	bx	lr

40001f74 <GIC_Interrupt_Enable>:
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001f74:	e351001f 	cmp	r1, #31
	{
		*ICDISER0[cpuid] = (1<<intid);
40001f78:	e30734c8 	movw	r3, #29896	; 0x74c8
	*ICCPMR[cpuid] = prio;
}

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
40001f7c:	da000008 	ble	40001fa4 <GIC_Interrupt_Enable+0x30>
	{
		*ICDISER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDISERn[intid>>5] = 1<<(intid%32);
40001f80:	e1a022c1 	asr	r2, r1, #5
40001f84:	e3443001 	movt	r3, #16385	; 0x4001
40001f88:	e201101f 	and	r1, r1, #31
40001f8c:	e0833102 	add	r3, r3, r2, lsl #2
40001f90:	e3a02001 	mov	r2, #1
40001f94:	e1a01112 	lsl	r1, r2, r1
40001f98:	e5933030 	ldr	r3, [r3, #48]	; 0x30
40001f9c:	e5831000 	str	r1, [r3]
40001fa0:	e12fff1e 	bx	lr

void GIC_Interrupt_Enable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDISER0[cpuid] = (1<<intid);
40001fa4:	e3443001 	movt	r3, #16385	; 0x4001
40001fa8:	e3a02001 	mov	r2, #1
40001fac:	e0833100 	add	r3, r3, r0, lsl #2
40001fb0:	e1a01112 	lsl	r1, r2, r1
40001fb4:	e5933020 	ldr	r3, [r3, #32]
40001fb8:	e5831000 	str	r1, [r3]
40001fbc:	e12fff1e 	bx	lr

40001fc0 <GIC_Interrupt_Disable>:
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001fc0:	e351001f 	cmp	r1, #31
	{
		*ICDICER0[cpuid] = (1<<intid);
40001fc4:	e30734c8 	movw	r3, #29896	; 0x74c8
	}
}

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
40001fc8:	da000008 	ble	40001ff0 <GIC_Interrupt_Disable+0x30>
	{
		*ICDICER0[cpuid] = (1<<intid);
	}
	else
	{
		*ICDICERn[intid>>5] = 1<<(intid%32);
40001fcc:	e1a022c1 	asr	r2, r1, #5
40001fd0:	e3443001 	movt	r3, #16385	; 0x4001
40001fd4:	e201101f 	and	r1, r1, #31
40001fd8:	e0833102 	add	r3, r3, r2, lsl #2
40001fdc:	e3a02001 	mov	r2, #1
40001fe0:	e1a01112 	lsl	r1, r2, r1
40001fe4:	e5933050 	ldr	r3, [r3, #80]	; 0x50
40001fe8:	e5831000 	str	r1, [r3]
40001fec:	e12fff1e 	bx	lr

void GIC_Interrupt_Disable(int cpuid,int intid)
{
	if(intid<32)
	{
		*ICDICER0[cpuid] = (1<<intid);
40001ff0:	e3443001 	movt	r3, #16385	; 0x4001
40001ff4:	e3a02001 	mov	r2, #1
40001ff8:	e0833100 	add	r3, r3, r0, lsl #2
40001ffc:	e1a01112 	lsl	r1, r2, r1
40002000:	e5933040 	ldr	r3, [r3, #64]	; 0x40
40002004:	e5831000 	str	r1, [r3]
40002008:	e12fff1e 	bx	lr

4000200c <GIC_Set_Interrupt_Priority>:
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
4000200c:	e351001f 	cmp	r1, #31
		*ICDICERn[intid>>5] = 1<<(intid%32);
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
40002010:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
40002014:	e30734c8 	movw	r3, #29896	; 0x74c8
	}
}

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
40002018:	da00000b 	ble	4000204c <GIC_Set_Interrupt_Priority+0x40>
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
4000201c:	e3443001 	movt	r3, #16385	; 0x4001
40002020:	e1a00141 	asr	r0, r1, #2
40002024:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002028:	e2011003 	and	r1, r1, #3
4000202c:	e1a01181 	lsl	r1, r1, #3
40002030:	e3a040ff 	mov	r4, #255	; 0xff
40002034:	e793c100 	ldr	ip, [r3, r0, lsl #2]
40002038:	e1ccc114 	bic	ip, ip, r4, lsl r1
4000203c:	e18c2112 	orr	r2, ip, r2, lsl r1
40002040:	e7832100 	str	r2, [r3, r0, lsl #2]
	}
}
40002044:	e8bd0030 	pop	{r4, r5}
40002048:	e12fff1e 	bx	lr

void GIC_Set_Interrupt_Priority(int cpuid, int intid, int prio)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPR0[cpuid]+(intid>>2)),0xff,prio,((intid%4)*8));
4000204c:	e3443001 	movt	r3, #16385	; 0x4001
40002050:	e1a04fc1 	asr	r4, r1, #31
40002054:	e0833100 	add	r3, r3, r0, lsl #2
40002058:	e1a0c141 	asr	ip, r1, #2
4000205c:	e1a04f24 	lsr	r4, r4, #30
40002060:	e5933060 	ldr	r3, [r3, #96]	; 0x60
40002064:	e3a050ff 	mov	r5, #255	; 0xff
40002068:	e0811004 	add	r1, r1, r4
4000206c:	e2011003 	and	r1, r1, #3
40002070:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002074:	e0641001 	rsb	r1, r4, r1
40002078:	e1a01181 	lsl	r1, r1, #3
4000207c:	e1c00115 	bic	r0, r0, r5, lsl r1
40002080:	e1802112 	orr	r2, r0, r2, lsl r1
40002084:	e783210c 	str	r2, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}
40002088:	e8bd0030 	pop	{r4, r5}
4000208c:	e12fff1e 	bx	lr

40002090 <GIC_Set_Processor_Target>:

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
40002090:	e351001f 	cmp	r1, #31
		Macro_Write_Block(*(ICDIPR0[0]+(intid>>2)),0xff,prio,((intid%4)*8));
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
40002094:	e92d0030 	push	{r4, r5}
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
40002098:	e30734c8 	movw	r3, #29896	; 0x74c8
	}
}

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
4000209c:	da00000c 	ble	400020d4 <GIC_Set_Processor_Target+0x44>
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
400020a0:	e3443001 	movt	r3, #16385	; 0x4001
400020a4:	e1a00141 	asr	r0, r1, #2
400020a8:	e5933070 	ldr	r3, [r3, #112]	; 0x70
400020ac:	e2011003 	and	r1, r1, #3
400020b0:	e1a01181 	lsl	r1, r1, #3
400020b4:	e3a040ff 	mov	r4, #255	; 0xff
400020b8:	e202200f 	and	r2, r2, #15
400020bc:	e793c100 	ldr	ip, [r3, r0, lsl #2]
400020c0:	e1ccc114 	bic	ip, ip, r4, lsl r1
400020c4:	e18c1112 	orr	r1, ip, r2, lsl r1
400020c8:	e7831100 	str	r1, [r3, r0, lsl #2]
	}
}
400020cc:	e8bd0030 	pop	{r4, r5}
400020d0:	e12fff1e 	bx	lr

void GIC_Set_Processor_Target(int cpuid, int intid, int cpubit)
{
	if(intid<32)
	{
		Macro_Write_Block(*(ICDIPTR0[cpuid]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
400020d4:	e3443001 	movt	r3, #16385	; 0x4001
400020d8:	e1a04fc1 	asr	r4, r1, #31
400020dc:	e0833100 	add	r3, r3, r0, lsl #2
400020e0:	e1a0c141 	asr	ip, r1, #2
400020e4:	e1a04f24 	lsr	r4, r4, #30
400020e8:	e5933070 	ldr	r3, [r3, #112]	; 0x70
400020ec:	e3a050ff 	mov	r5, #255	; 0xff
400020f0:	e0811004 	add	r1, r1, r4
400020f4:	e202200f 	and	r2, r2, #15
400020f8:	e2011003 	and	r1, r1, #3
400020fc:	e793010c 	ldr	r0, [r3, ip, lsl #2]
40002100:	e0641001 	rsb	r1, r4, r1
40002104:	e1a01181 	lsl	r1, r1, #3
40002108:	e1c00115 	bic	r0, r0, r5, lsl r1
4000210c:	e1801112 	orr	r1, r0, r2, lsl r1
40002110:	e783110c 	str	r1, [r3, ip, lsl #2]
	}
	else
	{
		Macro_Write_Block(*(ICDIPTR0[0]+(intid>>2)),0xff,cpubit & 0xf,((intid%4)*8));
	}
}
40002114:	e8bd0030 	pop	{r4, r5}
40002118:	e12fff1e 	bx	lr

4000211c <GIC_Clear_Pending_Clear>:

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
4000211c:	e351001f 	cmp	r1, #31
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002120:	e30734c8 	movw	r3, #29896	; 0x74c8
	}
}

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
40002124:	da000007 	ble	40002148 <GIC_Clear_Pending_Clear+0x2c>
	{
		*ICDICPR0[cpuid] = 1<<(intid);
	}
	else
	{
		*(ICDICPR0[0]+(intid>>5)) = 1<<(intid%32);
40002128:	e3443001 	movt	r3, #16385	; 0x4001
4000212c:	e201201f 	and	r2, r1, #31
40002130:	e3a00001 	mov	r0, #1
40002134:	e5933080 	ldr	r3, [r3, #128]	; 0x80
40002138:	e1a012c1 	asr	r1, r1, #5
4000213c:	e1a02210 	lsl	r2, r0, r2
40002140:	e7832101 	str	r2, [r3, r1, lsl #2]
40002144:	e12fff1e 	bx	lr

inline void GIC_Clear_Pending_Clear(int cpuid, int intid)
{
	if(intid<32)
	{
		*ICDICPR0[cpuid] = 1<<(intid);
40002148:	e3443001 	movt	r3, #16385	; 0x4001
4000214c:	e3a02001 	mov	r2, #1
40002150:	e0833100 	add	r3, r3, r0, lsl #2
40002154:	e1a01112 	lsl	r1, r2, r1
40002158:	e5933080 	ldr	r3, [r3, #128]	; 0x80
4000215c:	e5831000 	str	r1, [r3]
40002160:	e12fff1e 	bx	lr

40002164 <GIC_Read_INTACK>:
	}
}

unsigned int GIC_Read_INTACK(int cpuid)
{
	return *ICCIAR[cpuid] & 0x1fff;
40002164:	e30734c8 	movw	r3, #29896	; 0x74c8
40002168:	e3443001 	movt	r3, #16385	; 0x4001
4000216c:	e0830100 	add	r0, r3, r0, lsl #2
40002170:	e5903090 	ldr	r3, [r0, #144]	; 0x90
40002174:	e5930000 	ldr	r0, [r3]
}
40002178:	e7ec0050 	ubfx	r0, r0, #0, #13
4000217c:	e12fff1e 	bx	lr

40002180 <GIC_Write_EOI>:

void GIC_Write_EOI(int cpuid, int cpu_int_id)
{
	*ICCEOIR[cpuid] = cpu_int_id;
40002180:	e30734c8 	movw	r3, #29896	; 0x74c8
40002184:	e3443001 	movt	r3, #16385	; 0x4001
40002188:	e0830100 	add	r0, r3, r0, lsl #2
4000218c:	e59030a0 	ldr	r3, [r0, #160]	; 0xa0
40002190:	e5831000 	str	r1, [r3]
40002194:	e12fff1e 	bx	lr

40002198 <GIC_Generate_SGI>:
}

void GIC_Generate_SGI(int taregtfilter, int cpubit, int intid)
{
	rICDSGIR = (taregtfilter<<24)|(cpubit<<16)|(0<<15)|(intid<<0);
40002198:	e1822801 	orr	r2, r2, r1, lsl #16
4000219c:	e3a03000 	mov	r3, #0
400021a0:	e3413049 	movt	r3, #4169	; 0x1049
400021a4:	e1820c00 	orr	r0, r2, r0, lsl #24
400021a8:	e5830f00 	str	r0, [r3, #3840]	; 0xf00
400021ac:	e12fff1e 	bx	lr

400021b0 <Lcd_Printf.constprop.0>:
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
400021b0:	e1a0c00d 	mov	ip, sp
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400021b4:	e307115c 	movw	r1, #29020	; 0x715c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
400021b8:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
400021bc:	e24cb004 	sub	fp, ip, #4
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400021c0:	e28b3010 	add	r3, fp, #16
	vsprintf(string,fmt,ap);
400021c4:	e24b4f4b 	sub	r4, fp, #300	; 0x12c
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
400021c8:	e24ddf63 	sub	sp, sp, #396	; 0x18c

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400021cc:	e3025960 	movw	r5, #10592	; 0x2960
400021d0:	e3445001 	movt	r5, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
400021d4:	e1a00004 	mov	r0, r4
400021d8:	e3441001 	movt	r1, #16385	; 0x4001
400021dc:	e1a02003 	mov	r2, r3
400021e0:	e50b4160 	str	r4, [fp, #-352]	; 0xfffffea0
400021e4:	e2858e57 	add	r8, r5, #1392	; 0x570
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
400021e8:	e50b3158 	str	r3, [fp, #-344]	; 0xfffffea8
	vsprintf(string,fmt,ap);
400021ec:	eb001011 	bl	40006238 <vsprintf>

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400021f0:	e50b5180 	str	r5, [fp, #-384]	; 0xfffffe80
400021f4:	e3075ec0 	movw	r5, #32448	; 0x7ec0
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400021f8:	e30e7970 	movw	r7, #59760	; 0xe970
400021fc:	e3445001 	movt	r5, #16385	; 0x4001
40002200:	e3447000 	movt	r7, #16384	; 0x4000
40002204:	e306c950 	movw	ip, #26960	; 0x6950
40002208:	e24b4f55 	sub	r4, fp, #340	; 0x154
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
4000220c:	e24b1f4b 	sub	r1, fp, #300	; 0x12c
40002210:	e1a0a005 	mov	sl, r5
40002214:	e2888008 	add	r8, r8, #8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002218:	e50b7184 	str	r7, [fp, #-388]	; 0xfffffe7c
4000221c:	e2844007 	add	r4, r4, #7
40002220:	e344c001 	movt	ip, #16385	; 0x4001
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40002224:	e3a07000 	mov	r7, #0
40002228:	e50b8190 	str	r8, [fp, #-400]	; 0xfffffe70
4000222c:	e50b4178 	str	r4, [fp, #-376]	; 0xfffffe88
40002230:	e50bc18c 	str	ip, [fp, #-396]	; 0xfffffe74
40002234:	e50b7170 	str	r7, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40002238:	e5d15000 	ldrb	r5, [r1]
4000223c:	e3550000 	cmp	r5, #0
40002240:	0a00011b 	beq	400026b4 <Lcd_Printf.constprop.0+0x504>
     {
        data=*str++;
        if(data>=128)
40002244:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40002248:	e2818001 	add	r8, r1, #1
4000224c:	e50b8168 	str	r8, [fp, #-360]	; 0xfffffe98
        if(data>=128)
40002250:	9a000119 	bls	400026bc <Lcd_Printf.constprop.0+0x50c>
        {
             data*=256;
             data|=*str++;
40002254:	e5d12001 	ldrb	r2, [r1, #1]
40002258:	e2811002 	add	r1, r1, #2
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000225c:	e51bc184 	ldr	ip, [fp, #-388]	; 0xfffffe7c
40002260:	e24b3f55 	sub	r3, fp, #340	; 0x154
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002264:	e50b119c 	str	r1, [fp, #-412]	; 0xfffffe64

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40002268:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
4000226c:	e59c0000 	ldr	r0, [ip]
40002270:	e59c1004 	ldr	r1, [ip, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002274:	e242cdee 	sub	ip, r2, #15232	; 0x3b80
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
40002278:	e1822405 	orr	r2, r2, r5, lsl #8
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000227c:	e24cc03f 	sub	ip, ip, #63	; 0x3f
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40002280:	e51b5180 	ldr	r5, [fp, #-384]	; 0xfffffe80
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
40002284:	e1a02442 	asr	r2, r2, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40002288:	e8a30003 	stmia	r3!, {r0, r1}
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000228c:	e3a0005e 	mov	r0, #94	; 0x5e
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40002290:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40002294:	e022c290 	mla	r2, r0, r2, ip

	first  = *(HanTable+offset*2);
40002298:	e0842082 	add	r2, r4, r2, lsl #1
4000229c:	e5d21008 	ldrb	r1, [r2, #8]
	middle = *(HanTable+offset*2+1);
400022a0:	e5d23009 	ldrb	r3, [r2, #9]
	data   = (int)((first<<8)+middle);
400022a4:	e0833401 	add	r3, r3, r1, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400022a8:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400022ac:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
400022b0:	e0852002 	add	r2, r5, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
400022b4:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
400022b8:	e5d26558 	ldrb	r6, [r2, #1368]	; 0x558
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
400022bc:	e0852003 	add	r2, r5, r3
400022c0:	e5d22538 	ldrb	r2, [r2, #1336]	; 0x538

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
400022c4:	e0851001 	add	r1, r5, r1
400022c8:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
400022cc:	e3560000 	cmp	r6, #0
	{
		offset=(unsigned)(cho[middle]*640);
400022d0:	e0871002 	add	r1, r7, r2

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
400022d4:	1a000175 	bne	400028b0 <Lcd_Printf.constprop.0+0x700>
	{
		offset=(unsigned)(cho[middle]*640);
400022d8:	e5511d70 	ldrb	r1, [r1, #-3440]	; 0xfffff290
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
400022dc:	e3530001 	cmp	r3, #1
400022e0:	13530018 	cmpne	r3, #24
400022e4:	e51b7180 	ldr	r7, [fp, #-384]	; 0xfffffe80
400022e8:	13a00d5b 	movne	r0, #5824	; 0x16c0
400022ec:	03a00b05 	moveq	r0, #5120	; 0x1400
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400022f0:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400022f4:	e0802282 	add	r2, r0, r2, lsl #5
400022f8:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400022fc:	e0811101 	add	r1, r1, r1, lsl #2
40002300:	e1a0c005 	mov	ip, r5
40002304:	e0882002 	add	r2, r8, r2
40002308:	e0874381 	add	r4, r7, r1, lsl #7
4000230c:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
40002310:	e0844283 	add	r4, r4, r3, lsl #5
40002314:	f4624a0f 	vld1.8	{d20-d21}, [r2]
40002318:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578
4000231c:	e5941004 	ldr	r1, [r4, #4]
40002320:	e5942008 	ldr	r2, [r4, #8]
40002324:	e594300c 	ldr	r3, [r4, #12]
40002328:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
4000232c:	e5940010 	ldr	r0, [r4, #16]
40002330:	e5941014 	ldr	r1, [r4, #20]
40002334:	e5942018 	ldr	r2, [r4, #24]
40002338:	e594301c 	ldr	r3, [r4, #28]
4000233c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002340:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002344:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002348:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
4000234c:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002350:	f26221f6 	vorr	q9, q9, q11
40002354:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002358:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
4000235c:	f26001f4 	vorr	q8, q8, q10
40002360:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
40002364:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002368:	e50b5188 	str	r5, [fp, #-392]	; 0xfffffe78
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
4000236c:	e3a01002 	mov	r1, #2
40002370:	e51b8170 	ldr	r8, [fp, #-368]	; 0xfffffe90
40002374:	e3a07001 	mov	r7, #1
40002378:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90
4000237c:	e3a09000 	mov	r9, #0
40002380:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002384:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
40002388:	e2888018 	add	r8, r8, #24
4000238c:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002390:	e28cc019 	add	ip, ip, #25
40002394:	e280001a 	add	r0, r0, #26
40002398:	e50b81a0 	str	r8, [fp, #-416]	; 0xfffffe60
4000239c:	e0844007 	add	r4, r4, r7
400023a0:	e50bc1a4 	str	ip, [fp, #-420]	; 0xfffffe5c
400023a4:	e0855001 	add	r5, r5, r1
400023a8:	e50b01a8 	str	r0, [fp, #-424]	; 0xfffffe58
400023ac:	e50b4194 	str	r4, [fp, #-404]	; 0xfffffe6c
400023b0:	e50b5198 	str	r5, [fp, #-408]	; 0xfffffe68
400023b4:	e51b0188 	ldr	r0, [fp, #-392]	; 0xfffffe78
400023b8:	e24b2f55 	sub	r2, fp, #340	; 0x154
400023bc:	e51b3188 	ldr	r3, [fp, #-392]	; 0xfffffe78
400023c0:	e2422001 	sub	r2, r2, #1
400023c4:	e51b61a0 	ldr	r6, [fp, #-416]	; 0xfffffe60
400023c8:	e5d00000 	ldrb	r0, [r0]
400023cc:	e51b41a4 	ldr	r4, [fp, #-420]	; 0xfffffe5c
400023d0:	e51bc1a8 	ldr	ip, [fp, #-424]	; 0xfffffe58
400023d4:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
400023d8:	e51b0194 	ldr	r0, [fp, #-404]	; 0xfffffe6c
400023dc:	e5d33001 	ldrb	r3, [r3, #1]
400023e0:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
400023e4:	e51b8198 	ldr	r8, [fp, #-408]	; 0xfffffe68
400023e8:	e50b216c 	str	r2, [fp, #-364]	; 0xfffffe94
400023ec:	e50b317c 	str	r3, [fp, #-380]	; 0xfffffe84
400023f0:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
400023f4:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400023f8:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
400023fc:	e51b516c 	ldr	r5, [fp, #-364]	; 0xfffffe94
40002400:	e51b2174 	ldr	r2, [fp, #-372]	; 0xfffffe8c
40002404:	e5f53001 	ldrb	r3, [r5, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002408:	e08a8288 	add	r8, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
4000240c:	e50b516c 	str	r5, [fp, #-364]	; 0xfffffe94
40002410:	e1120003 	tst	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002414:	e5985014 	ldr	r5, [r8, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002418:	03a02000 	moveq	r2, #0
4000241c:	13e02000 	mvnne	r2, #0
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002420:	e51b817c 	ldr	r8, [fp, #-380]	; 0xfffffe84

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40002424:	e6ff2072 	uxth	r2, r2
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002428:	e1180003 	tst	r8, r3
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000242c:	e51b816c 	ldr	r8, [fp, #-364]	; 0xfffffe94
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002430:	03a03000 	moveq	r3, #0
40002434:	13e03000 	mvnne	r3, #0
40002438:	e50b31ac 	str	r3, [fp, #-428]	; 0xfffffe54
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
4000243c:	e51b3178 	ldr	r3, [fp, #-376]	; 0xfffffe88
40002440:	e1580003 	cmp	r8, r3
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
40002444:	e51b81ac 	ldr	r8, [fp, #-428]	; 0xfffffe54
40002448:	e6ff3078 	uxth	r3, r8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000244c:	e51b81b0 	ldr	r8, [fp, #-432]	; 0xfffffe50
40002450:	e0258995 	mla	r5, r5, r9, r8
40002454:	e59a8000 	ldr	r8, [sl]
40002458:	e1a05085 	lsl	r5, r5, #1
4000245c:	e18820b5 	strh	r2, [r8, r5]
40002460:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002464:	e08a8285 	add	r8, sl, r5, lsl #5
40002468:	e59a5000 	ldr	r5, [sl]
4000246c:	e5988014 	ldr	r8, [r8, #20]
40002470:	e0280998 	mla	r8, r8, r9, r0
40002474:	e1a08088 	lsl	r8, r8, #1
40002478:	e18520b8 	strh	r2, [r5, r8]
4000247c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002480:	e08a8285 	add	r8, sl, r5, lsl #5
40002484:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
40002488:	e5988014 	ldr	r8, [r8, #20]
4000248c:	e0285998 	mla	r8, r8, r9, r5
40002490:	e59a5000 	ldr	r5, [sl]
40002494:	e1a08088 	lsl	r8, r8, #1
40002498:	e18520b8 	strh	r2, [r5, r8]
4000249c:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024a0:	e08a8285 	add	r8, sl, r5, lsl #5
400024a4:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
400024a8:	e5988014 	ldr	r8, [r8, #20]
400024ac:	e0285798 	mla	r8, r8, r7, r5
400024b0:	e59a5000 	ldr	r5, [sl]
400024b4:	e1a08088 	lsl	r8, r8, #1
400024b8:	e18520b8 	strh	r2, [r5, r8]
400024bc:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024c0:	e08a8285 	add	r8, sl, r5, lsl #5
400024c4:	e59a5000 	ldr	r5, [sl]
400024c8:	e5988014 	ldr	r8, [r8, #20]
400024cc:	e0280798 	mla	r8, r8, r7, r0
400024d0:	e1a08088 	lsl	r8, r8, #1
400024d4:	e18520b8 	strh	r2, [r5, r8]
400024d8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024dc:	e08a8285 	add	r8, sl, r5, lsl #5
400024e0:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
400024e4:	e5988014 	ldr	r8, [r8, #20]
400024e8:	e0285798 	mla	r8, r8, r7, r5
400024ec:	e59a5000 	ldr	r5, [sl]
400024f0:	e1a08088 	lsl	r8, r8, #1
400024f4:	e18520b8 	strh	r2, [r5, r8]
400024f8:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
400024fc:	e08a8285 	add	r8, sl, r5, lsl #5
40002500:	e51b51b0 	ldr	r5, [fp, #-432]	; 0xfffffe50
40002504:	e5988014 	ldr	r8, [r8, #20]
40002508:	e0285198 	mla	r8, r8, r1, r5
4000250c:	e2855003 	add	r5, r5, #3
40002510:	e50b51b0 	str	r5, [fp, #-432]	; 0xfffffe50
40002514:	e59a5000 	ldr	r5, [sl]
40002518:	e1a08088 	lsl	r8, r8, #1
4000251c:	e18520b8 	strh	r2, [r5, r8]
40002520:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002524:	e08a8285 	add	r8, sl, r5, lsl #5
40002528:	e59a5000 	ldr	r5, [sl]
4000252c:	e5988014 	ldr	r8, [r8, #20]
40002530:	e0280198 	mla	r8, r8, r1, r0
40002534:	e2800003 	add	r0, r0, #3
40002538:	e1a08088 	lsl	r8, r8, #1
4000253c:	e18520b8 	strh	r2, [r5, r8]
40002540:	e59a50a4 	ldr	r5, [sl, #164]	; 0xa4
40002544:	e08a8285 	add	r8, sl, r5, lsl #5
40002548:	e51b5164 	ldr	r5, [fp, #-356]	; 0xfffffe9c
4000254c:	e5988014 	ldr	r8, [r8, #20]
40002550:	e0285198 	mla	r8, r8, r1, r5
40002554:	e2855003 	add	r5, r5, #3
40002558:	e50b5164 	str	r5, [fp, #-356]	; 0xfffffe9c
4000255c:	e59a5000 	ldr	r5, [sl]
40002560:	e1a08088 	lsl	r8, r8, #1
40002564:	e18520b8 	strh	r2, [r5, r8]
40002568:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
4000256c:	e59a8000 	ldr	r8, [sl]
40002570:	e08a2282 	add	r2, sl, r2, lsl #5
40002574:	e5922014 	ldr	r2, [r2, #20]
40002578:	e0226992 	mla	r2, r2, r9, r6
4000257c:	e1a02082 	lsl	r2, r2, #1
40002580:	e18830b2 	strh	r3, [r8, r2]
40002584:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002588:	e59a8000 	ldr	r8, [sl]
4000258c:	e08a2282 	add	r2, sl, r2, lsl #5
40002590:	e5922014 	ldr	r2, [r2, #20]
40002594:	e0224992 	mla	r2, r2, r9, r4
40002598:	e1a02082 	lsl	r2, r2, #1
4000259c:	e18830b2 	strh	r3, [r8, r2]
400025a0:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025a4:	e59a8000 	ldr	r8, [sl]
400025a8:	e08a2282 	add	r2, sl, r2, lsl #5
400025ac:	e5922014 	ldr	r2, [r2, #20]
400025b0:	e022c992 	mla	r2, r2, r9, ip
400025b4:	e1a02082 	lsl	r2, r2, #1
400025b8:	e18830b2 	strh	r3, [r8, r2]
400025bc:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025c0:	e59a8000 	ldr	r8, [sl]
400025c4:	e08a2282 	add	r2, sl, r2, lsl #5
400025c8:	e5922014 	ldr	r2, [r2, #20]
400025cc:	e0226792 	mla	r2, r2, r7, r6
400025d0:	e1a02082 	lsl	r2, r2, #1
400025d4:	e18830b2 	strh	r3, [r8, r2]
400025d8:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025dc:	e59a8000 	ldr	r8, [sl]
400025e0:	e08a2282 	add	r2, sl, r2, lsl #5
400025e4:	e5922014 	ldr	r2, [r2, #20]
400025e8:	e0224792 	mla	r2, r2, r7, r4
400025ec:	e1a02082 	lsl	r2, r2, #1
400025f0:	e18830b2 	strh	r3, [r8, r2]
400025f4:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
400025f8:	e59a8000 	ldr	r8, [sl]
400025fc:	e08a2282 	add	r2, sl, r2, lsl #5
40002600:	e5922014 	ldr	r2, [r2, #20]
40002604:	e022c792 	mla	r2, r2, r7, ip
40002608:	e1a02082 	lsl	r2, r2, #1
4000260c:	e18830b2 	strh	r3, [r8, r2]
40002610:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002614:	e59a8000 	ldr	r8, [sl]
40002618:	e08a2282 	add	r2, sl, r2, lsl #5
4000261c:	e5922014 	ldr	r2, [r2, #20]
40002620:	e0226192 	mla	r2, r2, r1, r6
40002624:	e2866003 	add	r6, r6, #3
40002628:	e1a02082 	lsl	r2, r2, #1
4000262c:	e18830b2 	strh	r3, [r8, r2]
40002630:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002634:	e59a8000 	ldr	r8, [sl]
40002638:	e08a2282 	add	r2, sl, r2, lsl #5
4000263c:	e5922014 	ldr	r2, [r2, #20]
40002640:	e0224192 	mla	r2, r2, r1, r4
40002644:	e2844003 	add	r4, r4, #3
40002648:	e1a02082 	lsl	r2, r2, #1
4000264c:	e18830b2 	strh	r3, [r8, r2]
40002650:	e59a20a4 	ldr	r2, [sl, #164]	; 0xa4
40002654:	e59a8000 	ldr	r8, [sl]
40002658:	e08a2282 	add	r2, sl, r2, lsl #5
4000265c:	e5922014 	ldr	r2, [r2, #20]
40002660:	e022c192 	mla	r2, r2, r1, ip
40002664:	e28cc003 	add	ip, ip, #3
40002668:	e1a02082 	lsl	r2, r2, #1
4000266c:	e18830b2 	strh	r3, [r8, r2]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002670:	1affff60 	bne	400023f8 <Lcd_Printf.constprop.0+0x248>
40002674:	e51b8188 	ldr	r8, [fp, #-392]	; 0xfffffe78
40002678:	e2899003 	add	r9, r9, #3
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
4000267c:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40002680:	e2877003 	add	r7, r7, #3
40002684:	e2811003 	add	r1, r1, #3
40002688:	e2888002 	add	r8, r8, #2
4000268c:	e158000c 	cmp	r8, ip
40002690:	e50b8188 	str	r8, [fp, #-392]	; 0xfffffe78
40002694:	1affff46 	bne	400023b4 <Lcd_Printf.constprop.0+0x204>
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40002698:	e51b119c 	ldr	r1, [fp, #-412]	; 0xfffffe64
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
4000269c:	e51bc170 	ldr	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400026a0:	e5d15000 	ldrb	r5, [r1]
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
400026a4:	e28cc030 	add	ip, ip, #48	; 0x30
400026a8:	e50bc170 	str	ip, [fp, #-368]	; 0xfffffe90

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400026ac:	e3550000 	cmp	r5, #0
400026b0:	1afffee3 	bne	40002244 <Lcd_Printf.constprop.0+0x94>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
400026b4:	e24bd028 	sub	sp, fp, #40	; 0x28
400026b8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400026bc:	e51b4184 	ldr	r4, [fp, #-388]	; 0xfffffe7c
400026c0:	e24b3f55 	sub	r3, fp, #340	; 0x154
400026c4:	e51b718c 	ldr	r7, [fp, #-396]	; 0xfffffe74
400026c8:	e3a0c001 	mov	ip, #1
400026cc:	e5940000 	ldr	r0, [r4]
400026d0:	e5941004 	ldr	r1, [r4, #4]
400026d4:	e24b4f53 	sub	r4, fp, #332	; 0x14c
400026d8:	e0875205 	add	r5, r7, r5, lsl #4
400026dc:	e284900f 	add	r9, r4, #15
400026e0:	e2448001 	sub	r8, r4, #1
400026e4:	e51b7170 	ldr	r7, [fp, #-368]	; 0xfffffe90
400026e8:	e8a30003 	stmia	r3!, {r0, r1}
400026ec:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
400026f0:	e50b9174 	str	r9, [fp, #-372]	; 0xfffffe8c
400026f4:	e2877002 	add	r7, r7, #2
400026f8:	e51b9178 	ldr	r9, [fp, #-376]	; 0xfffffe88
400026fc:	e5951004 	ldr	r1, [r5, #4]
40002700:	e5952008 	ldr	r2, [r5, #8]
40002704:	e595300c 	ldr	r3, [r5, #12]
40002708:	e50b816c 	str	r8, [fp, #-364]	; 0xfffffe94
4000270c:	e50b7198 	str	r7, [fp, #-408]	; 0xfffffe68
40002710:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
40002714:	e5950010 	ldr	r0, [r5, #16]
40002718:	e5951014 	ldr	r1, [r5, #20]
4000271c:	e5952018 	ldr	r2, [r5, #24]
40002720:	e595301c 	ldr	r3, [r5, #28]
40002724:	e51b5170 	ldr	r5, [fp, #-368]	; 0xfffffe90
40002728:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
4000272c:	e085500c 	add	r5, r5, ip
40002730:	e50b5194 	str	r5, [fp, #-404]	; 0xfffffe6c
40002734:	e51b716c 	ldr	r7, [fp, #-364]	; 0xfffffe94
40002738:	e24b0f55 	sub	r0, fp, #340	; 0x154
4000273c:	e2406001 	sub	r6, r0, #1
40002740:	e51b1194 	ldr	r1, [fp, #-404]	; 0xfffffe6c
40002744:	e51b0170 	ldr	r0, [fp, #-368]	; 0xfffffe90
40002748:	e24c5001 	sub	r5, ip, #1
4000274c:	e51b2198 	ldr	r2, [fp, #-408]	; 0xfffffe68
40002750:	e28c4001 	add	r4, ip, #1
40002754:	e5f78001 	ldrb	r8, [r7, #1]!
40002758:	e50b716c 	str	r7, [fp, #-364]	; 0xfffffe94
4000275c:	e50b8164 	str	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002760:	e59a80a4 	ldr	r8, [sl, #164]	; 0xa4

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002764:	e5f63001 	ldrb	r3, [r6, #1]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002768:	e08a7288 	add	r7, sl, r8, lsl #5

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000276c:	e51b8164 	ldr	r8, [fp, #-356]	; 0xfffffe9c
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002770:	e5977014 	ldr	r7, [r7, #20]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002774:	e1180003 	tst	r8, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002778:	e59a8000 	ldr	r8, [sl]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000277c:	03a03000 	moveq	r3, #0
40002780:	13e03000 	mvnne	r3, #0
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002784:	e1560009 	cmp	r6, r9
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40002788:	e6ff3073 	uxth	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000278c:	e0270597 	mla	r7, r7, r5, r0
40002790:	e1a07087 	lsl	r7, r7, #1
40002794:	e18830b7 	strh	r3, [r8, r7]
40002798:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000279c:	e59a8000 	ldr	r8, [sl]
400027a0:	e08a7287 	add	r7, sl, r7, lsl #5
400027a4:	e5977014 	ldr	r7, [r7, #20]
400027a8:	e0271597 	mla	r7, r7, r5, r1
400027ac:	e1a07087 	lsl	r7, r7, #1
400027b0:	e18830b7 	strh	r3, [r8, r7]
400027b4:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027b8:	e59a8000 	ldr	r8, [sl]
400027bc:	e08a7287 	add	r7, sl, r7, lsl #5
400027c0:	e5977014 	ldr	r7, [r7, #20]
400027c4:	e0272597 	mla	r7, r7, r5, r2
400027c8:	e1a07087 	lsl	r7, r7, #1
400027cc:	e18830b7 	strh	r3, [r8, r7]
400027d0:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027d4:	e59a8000 	ldr	r8, [sl]
400027d8:	e08a7287 	add	r7, sl, r7, lsl #5
400027dc:	e5977014 	ldr	r7, [r7, #20]
400027e0:	e0270c97 	mla	r7, r7, ip, r0
400027e4:	e1a07087 	lsl	r7, r7, #1
400027e8:	e18830b7 	strh	r3, [r8, r7]
400027ec:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
400027f0:	e59a8000 	ldr	r8, [sl]
400027f4:	e08a7287 	add	r7, sl, r7, lsl #5
400027f8:	e5977014 	ldr	r7, [r7, #20]
400027fc:	e0271c97 	mla	r7, r7, ip, r1
40002800:	e1a07087 	lsl	r7, r7, #1
40002804:	e18830b7 	strh	r3, [r8, r7]
40002808:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
4000280c:	e59a8000 	ldr	r8, [sl]
40002810:	e08a7287 	add	r7, sl, r7, lsl #5
40002814:	e5977014 	ldr	r7, [r7, #20]
40002818:	e0272c97 	mla	r7, r7, ip, r2
4000281c:	e1a07087 	lsl	r7, r7, #1
40002820:	e18830b7 	strh	r3, [r8, r7]
40002824:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002828:	e59a8000 	ldr	r8, [sl]
4000282c:	e08a7287 	add	r7, sl, r7, lsl #5
40002830:	e5977014 	ldr	r7, [r7, #20]
40002834:	e0270497 	mla	r7, r7, r4, r0
40002838:	e2800003 	add	r0, r0, #3
4000283c:	e1a07087 	lsl	r7, r7, #1
40002840:	e18830b7 	strh	r3, [r8, r7]
40002844:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002848:	e59a8000 	ldr	r8, [sl]
4000284c:	e08a7287 	add	r7, sl, r7, lsl #5
40002850:	e5977014 	ldr	r7, [r7, #20]
40002854:	e0271497 	mla	r7, r7, r4, r1
40002858:	e2811003 	add	r1, r1, #3
4000285c:	e1a07087 	lsl	r7, r7, #1
40002860:	e18830b7 	strh	r3, [r8, r7]
40002864:	e59a70a4 	ldr	r7, [sl, #164]	; 0xa4
40002868:	e59a8000 	ldr	r8, [sl]
4000286c:	e08a7287 	add	r7, sl, r7, lsl #5
40002870:	e5977014 	ldr	r7, [r7, #20]
40002874:	e0272497 	mla	r7, r7, r4, r2
40002878:	e2822003 	add	r2, r2, #3
4000287c:	e1a07087 	lsl	r7, r7, #1
40002880:	e18830b7 	strh	r3, [r8, r7]
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40002884:	1affffb5 	bne	40002760 <Lcd_Printf.constprop.0+0x5b0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40002888:	e51b416c 	ldr	r4, [fp, #-364]	; 0xfffffe94
4000288c:	e28cc003 	add	ip, ip, #3
40002890:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40002894:	e1540005 	cmp	r4, r5
40002898:	1affffa5 	bne	40002734 <Lcd_Printf.constprop.0+0x584>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000289c:	e51b4170 	ldr	r4, [fp, #-368]	; 0xfffffe90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
400028a0:	e51b1168 	ldr	r1, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
400028a4:	e2844018 	add	r4, r4, #24
400028a8:	e50b4170 	str	r4, [fp, #-368]	; 0xfffffe90
400028ac:	eafffe61 	b	40002238 <Lcd_Printf.constprop.0+0x88>
	{
		offset=(unsigned)(cho2[middle]*640);
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400028b0:	e3530001 	cmp	r3, #1
400028b4:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400028b8:	e5510d58 	ldrb	r0, [r1, #-3416]	; 0xfffff2a8
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400028bc:	13a04d71 	movne	r4, #7232	; 0x1c40
400028c0:	03a04d66 	moveq	r4, #6528	; 0x1980
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400028c4:	e5511d40 	ldrb	r1, [r1, #-3392]	; 0xfffff2c0
400028c8:	e0842282 	add	r2, r4, r2, lsl #5
400028cc:	e51b4180 	ldr	r4, [fp, #-384]	; 0xfffffe80
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
400028d0:	e51b8190 	ldr	r8, [fp, #-400]	; 0xfffffe70
400028d4:	e1a06286 	lsl	r6, r6, #5
400028d8:	e0800100 	add	r0, r0, r0, lsl #2
400028dc:	e24b5f53 	sub	r5, fp, #332	; 0x14c
400028e0:	e0611181 	rsb	r1, r1, r1, lsl #3
400028e4:	e1a0c005 	mov	ip, r5
400028e8:	e0840380 	add	r0, r4, r0, lsl #7
400028ec:	e0882002 	add	r2, r8, r2
400028f0:	e0861381 	add	r1, r6, r1, lsl #7
400028f4:	e0804283 	add	r4, r0, r3, lsl #5
400028f8:	f462aa0d 	vld1.8	{d26-d27}, [r2]!
400028fc:	e0887001 	add	r7, r8, r1
40002900:	e5b40578 	ldr	r0, [r4, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002904:	e2876c1f 	add	r6, r7, #7936	; 0x1f00
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002908:	f4628a0f 	vld1.8	{d24-d25}, [r2]

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000290c:	e1a07006 	mov	r7, r6
40002910:	e2866010 	add	r6, r6, #16
40002914:	e5941004 	ldr	r1, [r4, #4]
40002918:	e5942008 	ldr	r2, [r4, #8]
4000291c:	e594300c 	ldr	r3, [r4, #12]
40002920:	f4676a0f 	vld1.8	{d22-d23}, [r7]
40002924:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40002928:	e5940010 	ldr	r0, [r4, #16]
4000292c:	e5941014 	ldr	r1, [r4, #20]
40002930:	e5942018 	ldr	r2, [r4, #24]
40002934:	e594301c 	ldr	r3, [r4, #28]
40002938:	f4664a0f 	vld1.8	{d20-d21}, [r6]
4000293c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40002940:	ed5b2b53 	vldr	d18, [fp, #-332]	; 0xfffffeb4
40002944:	ed5b3b51 	vldr	d19, [fp, #-324]	; 0xfffffebc
40002948:	ed5b0b4f 	vldr	d16, [fp, #-316]	; 0xfffffec4
4000294c:	ed5b1b4d 	vldr	d17, [fp, #-308]	; 0xfffffecc
40002950:	f26221fa 	vorr	q9, q9, q13
40002954:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40002958:	f26221f6 	vorr	q9, q9, q11
4000295c:	ed4b2b53 	vstr	d18, [fp, #-332]	; 0xfffffeb4
40002960:	ed4b3b51 	vstr	d19, [fp, #-324]	; 0xfffffebc
40002964:	f26001f4 	vorr	q8, q8, q10
40002968:	ed4b0b4f 	vstr	d16, [fp, #-316]	; 0xfffffec4
4000296c:	ed4b1b4d 	vstr	d17, [fp, #-308]	; 0xfffffecc
40002970:	eafffe7c 	b	40002368 <Lcd_Printf.constprop.0+0x1b8>

40002974 <udelay_f>:
#define blendeqn(x)			(*(volatile unsigned int*)(0x11C00244+(((x)-1)*0x4)))
#define vidwnalpha0(x)		(*(volatile unsigned int*)(0x11C0021C+(((x)*0x8))))
#define vidwnalpha1(x)		(*(volatile unsigned int*)(0x11C00220+(((x)*0x8))))

void udelay_f(unsigned long usec)
{
40002974:	e12fff1e 	bx	lr

40002978 <LCD_Clock_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002978:	e3a03903 	mov	r3, #49152	; 0xc000
4000297c:	e3413003 	movt	r3, #4099	; 0x1003
40002980:	e5932934 	ldr	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002984:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
40002988:	e3c22001 	bic	r2, r2, #1
4000298c:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
40002990:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40002994:	e3c2200f 	bic	r2, r2, #15
40002998:	e3822006 	orr	r2, r2, #6
4000299c:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
400029a0:	e5932334 	ldr	r2, [r3, #820]	; 0x334
400029a4:	e3822001 	orr	r2, r2, #1
400029a8:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
400029ac:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
400029b0:	e3c2200f 	bic	r2, r2, #15
400029b4:	e3822004 	orr	r2, r2, #4
400029b8:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400029bc:	e5912634 	ldr	r2, [r1, #1588]	; 0x634
400029c0:	e3a03903 	mov	r3, #49152	; 0xc000
400029c4:	e3413003 	movt	r3, #4099	; 0x1003
400029c8:	e3120001 	tst	r2, #1
400029cc:	1afffffa 	bne	400029bc <LCD_Clock_Init+0x44>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
400029d0:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400029d4:	e3822001 	orr	r2, r2, #1
400029d8:	e5832934 	str	r2, [r3, #2356]	; 0x934
400029dc:	e12fff1e 	bx	lr

400029e0 <Lcd_Init>:

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400029e0:	e3a03903 	mov	r3, #49152	; 0xc000
	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
}

void Lcd_Init(void)
{
400029e4:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400029e8:	e3413003 	movt	r3, #4099	; 0x1003

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
400029ec:	e1a01003 	mov	r1, r3

volatile unsigned short *pLcdFb=(volatile unsigned short *)0;

void LCD_Clock_Init(void)
{
	Macro_Clear_Bit(rCLK_GATE_IP_LCD,0);
400029f0:	e5932934 	ldr	r2, [r3, #2356]	; 0x934
400029f4:	e3c22001 	bic	r2, r2, #1
400029f8:	e5832934 	str	r2, [r3, #2356]	; 0x934

	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
400029fc:	e5932234 	ldr	r2, [r3, #564]	; 0x234
40002a00:	e3c2200f 	bic	r2, r2, #15
40002a04:	e3822006 	orr	r2, r2, #6
40002a08:	e5832234 	str	r2, [r3, #564]	; 0x234
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
40002a0c:	e5932334 	ldr	r2, [r3, #820]	; 0x334
40002a10:	e3822001 	orr	r2, r2, #1
40002a14:	e5832334 	str	r2, [r3, #820]	; 0x334
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);
40002a18:	e5932534 	ldr	r2, [r3, #1332]	; 0x534
40002a1c:	e3c2200f 	bic	r2, r2, #15
40002a20:	e3822004 	orr	r2, r2, #4
40002a24:	e5832534 	str	r2, [r3, #1332]	; 0x534

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
40002a28:	e5913634 	ldr	r3, [r1, #1588]	; 0x634
40002a2c:	e3a02903 	mov	r2, #49152	; 0xc000
40002a30:	e3412003 	movt	r2, #4099	; 0x1003
40002a34:	e2133001 	ands	r3, r3, #1
40002a38:	1afffffa 	bne	40002a28 <Lcd_Init+0x48>
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a3c:	e5920934 	ldr	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a40:	e302c222 	movw	ip, #8738	; 0x2222
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a44:	e1a0500c 	mov	r5, ip
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a48:	e1a0400c 	mov	r4, ip

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a4c:	e3a01545 	mov	r1, #289406976	; 0x11400000
40002a50:	e7dfc81c 	bfi	ip, ip, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a54:	e3800001 	orr	r0, r0, #1
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a58:	e7df5815 	bfi	r5, r5, #16, #16
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a5c:	e7df4814 	bfi	r4, r4, #16, #16
	Macro_Write_Block(rCLK_SRC_LCD0,0xf,0x6,0);
	Macro_Set_Bit(rCLK_SRC_MASK_LCD,0);
	Macro_Write_Block(rCLK_DIV_LCD,0xf,4,0);

	while(Macro_Check_Bit_Set(rCLK_DIV_STAT_LCD,0));
	Macro_Set_Bit(rCLK_GATE_IP_LCD,0);
40002a60:	e5820934 	str	r0, [r2, #2356]	; 0x934

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a64:	e5912180 	ldr	r2, [r1, #384]	; 0x180
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002a68:	e3a00411 	mov	r0, #285212672	; 0x11000000

void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
40002a6c:	e581c180 	str	ip, [r1, #384]	; 0x180

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002a70:	e3a0c000 	mov	ip, #0
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a74:	e59121a0 	ldr	r2, [r1, #416]	; 0x1a0

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002a78:	e341c001 	movt	ip, #4097	; 0x1001
void Lcd_Init(void)
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
40002a7c:	e58151a0 	str	r5, [r1, #416]	; 0x1a0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002a80:	e3a080d0 	mov	r8, #208	; 0xd0
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a84:	e59121c0 	ldr	r2, [r1, #448]	; 0x1c0
	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002a88:	e3007302 	movw	r7, #770	; 0x302
{
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
40002a8c:	e58141c0 	str	r4, [r1, #448]	; 0x1c0
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002a90:	e3016d1d 	movw	r6, #7453	; 0x1d1d
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002a94:	e59141e0 	ldr	r4, [r1, #480]	; 0x1e0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002a98:	e30b5bff 	movw	r5, #48127	; 0xbbff
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002a9c:	e3a02547 	mov	r2, #297795584	; 0x11c00000
40002aa0:	e3408002 	movt	r8, #2
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002aa4:	e3a09d0b 	mov	r9, #704	; 0x2c0
	rVIDCON2 = 0;
	rVIDCON3 = 0;

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002aa8:	e3407002 	movt	r7, #2
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002aac:	e340601d 	movt	r6, #29
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002ab0:	e3405012 	movt	r5, #18
	LCD_Clock_Init();

	Macro_Write_Block(rGPF0CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF1CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF2CON,0xffffffff,0x22222222,0);
	Macro_Write_Block(rGPF3CON,0xffff,0x2222,0);
40002ab4:	e1a04824 	lsr	r4, r4, #16
40002ab8:	e1a04804 	lsl	r4, r4, #16
40002abc:	e3844c22 	orr	r4, r4, #8704	; 0x2200
40002ac0:	e3844022 	orr	r4, r4, #34	; 0x22
40002ac4:	e58141e0 	str	r4, [r1, #480]	; 0x1e0

	Macro_Write_Block(*(volatile unsigned long *)(&rGPF0CON+2),0xffff,0x0,0);
40002ac8:	e5914188 	ldr	r4, [r1, #392]	; 0x188
40002acc:	e1a04824 	lsr	r4, r4, #16
40002ad0:	e1a04804 	lsl	r4, r4, #16
40002ad4:	e5814188 	str	r4, [r1, #392]	; 0x188
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF1CON+2),0xffff,0x0,0);
40002ad8:	e59141a8 	ldr	r4, [r1, #424]	; 0x1a8
40002adc:	e1a04824 	lsr	r4, r4, #16
40002ae0:	e1a04804 	lsl	r4, r4, #16
40002ae4:	e58141a8 	str	r4, [r1, #424]	; 0x1a8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF2CON+2),0xffff,0x0,0);
40002ae8:	e59141c8 	ldr	r4, [r1, #456]	; 0x1c8
40002aec:	e1a04824 	lsr	r4, r4, #16
40002af0:	e1a04804 	lsl	r4, r4, #16
40002af4:	e58141c8 	str	r4, [r1, #456]	; 0x1c8
	Macro_Write_Block(*(volatile unsigned long *)(&rGPF3CON+2),0xff,0x0,0);
40002af8:	e59141e8 	ldr	r4, [r1, #488]	; 0x1e8
40002afc:	e3c440ff 	bic	r4, r4, #255	; 0xff
40002b00:	e58141e8 	str	r4, [r1, #488]	; 0x1e8

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002b04:	e5904c00 	ldr	r4, [r0, #3072]	; 0xc00
40002b08:	e3c4420f 	bic	r4, r4, #-268435456	; 0xf0000000
40002b0c:	e3844201 	orr	r4, r4, #268435456	; 0x10000000
40002b10:	e5804c00 	str	r4, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002b14:	e5904c04 	ldr	r4, [r0, #3076]	; 0xc04
40002b18:	e3844080 	orr	r4, r4, #128	; 0x80
40002b1c:	e5804c04 	str	r4, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002b20:	e59140a0 	ldr	r4, [r1, #160]	; 0xa0
40002b24:	e3c4400f 	bic	r4, r4, #15
40002b28:	e3844002 	orr	r4, r4, #2
40002b2c:	e58140a0 	str	r4, [r1, #160]	; 0xa0

	//rSMMU_CON |= (1<<13);
	Macro_Set_Bit(rLCDBLK_CFG,1);
40002b30:	e59c4210 	ldr	r4, [ip, #528]	; 0x210
40002b34:	e3844002 	orr	r4, r4, #2
40002b38:	e58c4210 	str	r4, [ip, #528]	; 0x210

	rVIDCON0 = (0<<26)|(0<<18)|(1<<17)|(0<<16)|(3<<6)|(0<<5)|(1<<4); // RGB Interface[28:26],RGB parallel format[18],Normal RGB Order[17],CLKVAL_F update Always[16],
40002b3c:	e5828000 	str	r8, [r2]
	rVIDCON1 = (1<<9)|(RISE_VCLK << 7) | (INV_HSYNC<<6)|(INV_VSYNC<<5)|(INV_VDEN<<4);
40002b40:	e5829004 	str	r9, [r2, #4]
	rVIDCON2 = 0;
40002b44:	e5823008 	str	r3, [r2, #8]
	rVIDCON3 = 0;
40002b48:	e582300c 	str	r3, [r2, #12]

	rVIDTCON0 = (VBPE<<24)|(VBP<<16)|(VFP<<8)|(VSW<<0);
40002b4c:	e5827010 	str	r7, [r2, #16]
	rVIDTCON1 = (VFPE<<24)|(HBP<<16)|(HFP<<8)|(HSW<<0);
40002b50:	e5826014 	str	r6, [r2, #20]
	rVIDTCON2 = ((HEIGHT-1)<<11)|((WIDTH-1)<<0);
40002b54:	e5825018 	str	r5, [r2, #24]
	rVIDTCON3 = (0<<31);
40002b58:	e582301c 	str	r3, [r2, #28]

	//LCD_ENABLE		: GPX0CON[7]
	Macro_Write_Block(rGPX0CON,0xf,0x1,28);
40002b5c:	e5903c00 	ldr	r3, [r0, #3072]	; 0xc00
40002b60:	e3c3320f 	bic	r3, r3, #-268435456	; 0xf0000000
40002b64:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
40002b68:	e5803c00 	str	r3, [r0, #3072]	; 0xc00
	Macro_Set_Bit(rGPX0DAT,7);
40002b6c:	e5903c04 	ldr	r3, [r0, #3076]	; 0xc04
40002b70:	e3833080 	orr	r3, r3, #128	; 0x80
40002b74:	e5803c04 	str	r3, [r0, #3076]	; 0xc04

	//LCD_BL_CTL		: GPD0CON[0] - XpwmTOUT0
	Macro_Write_Block(rGPD0CON,0xf,0x2,0);
40002b78:	e59130a0 	ldr	r3, [r1, #160]	; 0xa0
40002b7c:	e3c3300f 	bic	r3, r3, #15
40002b80:	e3833002 	orr	r3, r3, #2
40002b84:	e58130a0 	str	r3, [r1, #160]	; 0xa0

	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
40002b88:	e5923000 	ldr	r3, [r2]
40002b8c:	e3833003 	orr	r3, r3, #3
40002b90:	e5823000 	str	r3, [r2]
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
40002b94:	e5923034 	ldr	r3, [r2, #52]	; 0x34
40002b98:	e383301f 	orr	r3, r3, #31
40002b9c:	e5823034 	str	r3, [r2, #52]	; 0x34
}
40002ba0:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40002ba4:	e12fff1e 	bx	lr

40002ba8 <Lcd_Win_Init>:

void Lcd_Win_Init(int id,int en)
{
40002ba8:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bac:	e3072ec0 	movw	r2, #32448	; 0x7ec0
40002bb0:	e1a04280 	lsl	r4, r0, #5
40002bb4:	e3442001 	movt	r2, #16385	; 0x4001
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002bb8:	e2807747 	add	r7, r0, #18612224	; 0x11c0000
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bbc:	e0823004 	add	r3, r2, r4
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002bc0:	e2877004 	add	r7, r7, #4
40002bc4:	e593a004 	ldr	sl, [r3, #4]
40002bc8:	e1a07207 	lsl	r7, r7, #4
40002bcc:	e5935008 	ldr	r5, [r3, #8]
	Macro_Write_Block(rVIDCON0,0x3,0x3,0); //Display ON
	Macro_Write_Block(rSHADOWCON,0x1f,0x1f,0);
}

void Lcd_Win_Init(int id,int en)
{
40002bd0:	e24dd00c 	sub	sp, sp, #12
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bd4:	e5936014 	ldr	r6, [r3, #20]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002bd8:	e2478040 	sub	r8, r7, #64	; 0x40
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bdc:	e5939018 	ldr	r9, [r3, #24]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002be0:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002be4:	e7ea5055 	ubfx	r5, r5, #0, #11
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002be8:	e593c01c 	ldr	ip, [r3, #28]
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002bec:	e185a58a 	orr	sl, r5, sl, lsl #11
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002bf0:	e593500c 	ldr	r5, [r3, #12]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);

	if(id == 0)
40002bf4:	e3500000 	cmp	r0, #0
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002bf8:	e0090699 	mul	r9, r9, r6
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
40002bfc:	e587a000 	str	sl, [r7]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002c00:	e0656006 	rsb	r6, r5, r6
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002c04:	e593a00c 	ldr	sl, [r3, #12]
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002c08:	e006069c 	mul	r6, ip, r6
{
	int fb_size;
	int off_size;
	int page_width;

	fb_size 	= ArrWinInfo[id].v_sizex*ArrWinInfo[id].v_sizey*ArrWinInfo[id].bytes_per_pixel;
40002c0c:	e009099c 	mul	r9, ip, r9
	off_size 	= (ArrWinInfo[id].v_sizex - ArrWinInfo[id].p_sizex) * ArrWinInfo[id].bytes_per_pixel;
40002c10:	e58d6004 	str	r6, [sp, #4]
	page_width 	= ArrWinInfo[id].p_sizex * ArrWinInfo[id].bytes_per_pixel;
40002c14:	e00c059c 	mul	ip, ip, r5

	winosdna(id) = ((ArrWinInfo[id].posx&0x7ff)<<11)|(ArrWinInfo[id].posy&0x7ff);
	winosdnb(id) = (((ArrWinInfo[id].posx + ArrWinInfo[id].p_sizex-1)&0x7ff)<<11)|((ArrWinInfo[id].posy+ArrWinInfo[id].p_sizey-1)&0x7ff);
40002c18:	e5936004 	ldr	r6, [r3, #4]
40002c1c:	e086700a 	add	r7, r6, sl
40002c20:	e5936010 	ldr	r6, [r3, #16]
40002c24:	e2477001 	sub	r7, r7, #1
40002c28:	e58d7000 	str	r7, [sp]
40002c2c:	e5937008 	ldr	r7, [r3, #8]
40002c30:	e59d5000 	ldr	r5, [sp]
40002c34:	e087a006 	add	sl, r7, r6
40002c38:	e24aa001 	sub	sl, sl, #1
40002c3c:	e7ea7055 	ubfx	r7, r5, #0, #11
40002c40:	e7eaa05a 	ubfx	sl, sl, #0, #11
40002c44:	e18a7587 	orr	r7, sl, r7, lsl #11
40002c48:	e5887044 	str	r7, [r8, #68]	; 0x44

	if(id == 0)
40002c4c:	1a000026 	bne	40002cec <Lcd_Win_Init+0x144>
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
40002c50:	e5923010 	ldr	r3, [r2, #16]
40002c54:	e592500c 	ldr	r5, [r2, #12]
40002c58:	e0030395 	mul	r3, r5, r3
40002c5c:	e1a030a3 	lsr	r3, r3, #1
40002c60:	e5883048 	str	r3, [r8, #72]	; 0x48
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c64:	e59d5004 	ldr	r5, [sp, #4]
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c68:	e1a08080 	lsl	r8, r0, #1
40002c6c:	e3073578 	movw	r3, #30072	; 0x7578
40002c70:	e3443001 	movt	r3, #16385	; 0x4001
40002c74:	e280778e 	add	r7, r0, #37224448	; 0x2380000
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c78:	e7ec6055 	ubfx	r6, r5, #0, #13
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c7c:	e2877014 	add	r7, r7, #20
40002c80:	e7935108 	ldr	r5, [r3, r8, lsl #2]
40002c84:	e1a07187 	lsl	r7, r7, #3
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c88:	e280a647 	add	sl, r0, #74448896	; 0x4700000
40002c8c:	e7ecc05c 	ubfx	ip, ip, #0, #13
40002c90:	e28aa040 	add	sl, sl, #64	; 0x40
	else if((id == 1)||(id == 2))
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
40002c94:	e5875000 	str	r5, [r7]
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002c98:	e18c6686 	orr	r6, ip, r6, lsl #13
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002c9c:	e7935108 	ldr	r5, [r3, r8, lsl #2]
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
40002ca0:	e3500001 	cmp	r0, #1
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002ca4:	e1a0010a 	lsl	r0, sl, #2
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
	}

	winwnadd0(id) = ArrFbSel[id*2];
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
40002ca8:	e089c005 	add	ip, r9, r5
40002cac:	e587c030 	str	ip, [r7, #48]	; 0x30
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);
40002cb0:	e5806000 	str	r6, [r0]

	if(id == 0 || id == 1)
40002cb4:	9a000013 	bls	40002d08 <Lcd_Win_Init+0x160>
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002cb8:	e0822004 	add	r2, r2, r4

	if(en) Macro_Set_Bit(winconn(id),0);
40002cbc:	e3510000 	cmp	r1, #0
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
	}

	winconn(id) = (0<<22)|(1<<16)|(2<<9)|(ArrWinInfo[id].bpp_mode<<2);
40002cc0:	e5923020 	ldr	r3, [r2, #32]
40002cc4:	e1a03103 	lsl	r3, r3, #2
40002cc8:	e3833b41 	orr	r3, r3, #66560	; 0x10400
40002ccc:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20

	if(en) Macro_Set_Bit(winconn(id),0);
40002cd0:	e51030e0 	ldr	r3, [r0, #-224]	; 0xffffff20
40002cd4:	13833001 	orrne	r3, r3, #1
	else Macro_Clear_Bit(winconn(id),0);
40002cd8:	03c33001 	biceq	r3, r3, #1
40002cdc:	e50030e0 	str	r3, [r0, #-224]	; 0xffffff20
}
40002ce0:	e28dd00c 	add	sp, sp, #12
40002ce4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002ce8:	e12fff1e 	bx	lr

	if(id == 0)
	{
		winosdnc(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey)/2;
	}
	else if((id == 1)||(id == 2))
40002cec:	e2405001 	sub	r5, r0, #1
40002cf0:	e3550001 	cmp	r5, #1
	{
		winosdnd(id) = (ArrWinInfo[id].p_sizex * ArrWinInfo[id].p_sizey);
40002cf4:	95935010 	ldrls	r5, [r3, #16]
40002cf8:	9593300c 	ldrls	r3, [r3, #12]
40002cfc:	90030593 	mulls	r3, r3, r5
40002d00:	9588304c 	strls	r3, [r8, #76]	; 0x4c
40002d04:	eaffffd6 	b	40002c64 <Lcd_Win_Init+0xbc>
	winwnadd1(id) = ArrFbSel[id*2]+fb_size;
	winwnadd2(id) = (((off_size) & 0x1fff)<<13)|((page_width) & 0x1fff);

	if(id == 0 || id == 1)
	{
		winwnadd0b1(id)  = ArrFbSel[id*2+1];
40002d08:	e288c001 	add	ip, r8, #1
40002d0c:	e793c10c 	ldr	ip, [r3, ip, lsl #2]
40002d10:	e587c004 	str	ip, [r7, #4]
		winwnadd1b1(id) = ArrFbSel[id*2]+fb_size;
40002d14:	e7933108 	ldr	r3, [r3, r8, lsl #2]
40002d18:	e0899003 	add	r9, r9, r3
40002d1c:	e5879034 	str	r9, [r7, #52]	; 0x34
40002d20:	eaffffe4 	b	40002cb8 <Lcd_Win_Init+0x110>

40002d24 <Lcd_Put_Pixel>:
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d24:	e3073ec0 	movw	r3, #32448	; 0x7ec0
	if(en) Macro_Set_Bit(winconn(id),0);
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
40002d28:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002d2c:	e3443001 	movt	r3, #16385	; 0x4001
40002d30:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
40002d34:	e593c000 	ldr	ip, [r3]
40002d38:	e0833284 	add	r3, r3, r4, lsl #5
40002d3c:	e5933014 	ldr	r3, [r3, #20]
40002d40:	e0210193 	mla	r1, r3, r1, r0
40002d44:	e1a03081 	lsl	r3, r1, #1
40002d48:	e18c20b3 	strh	r2, [ip, r3]
}
40002d4c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40002d50:	e12fff1e 	bx	lr

40002d54 <Lcd_Get_Pixel>:

unsigned int Lcd_Get_Pixel(int x,int y)
{
	return *(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002d54:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40002d58:	e3443001 	movt	r3, #16385	; 0x4001
40002d5c:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002d60:	e5932000 	ldr	r2, [r3]
40002d64:	e083328c 	add	r3, r3, ip, lsl #5
40002d68:	e5933014 	ldr	r3, [r3, #20]
40002d6c:	e0210193 	mla	r1, r3, r1, r0
40002d70:	e1a03081 	lsl	r3, r1, #1
40002d74:	e19200b3 	ldrh	r0, [r2, r3]
}
40002d78:	e12fff1e 	bx	lr

40002d7c <Lcd_Get_Pixel_Address>:

void * Lcd_Get_Pixel_Address(int x,int y)
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
40002d7c:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40002d80:	e3443001 	movt	r3, #16385	; 0x4001
40002d84:	e593c0a4 	ldr	ip, [r3, #164]	; 0xa4
40002d88:	e5932000 	ldr	r2, [r3]
40002d8c:	e083328c 	add	r3, r3, ip, lsl #5
40002d90:	e5933014 	ldr	r3, [r3, #20]
40002d94:	e0200193 	mla	r0, r3, r1, r0
}
40002d98:	e0820080 	add	r0, r2, r0, lsl #1
40002d9c:	e12fff1e 	bx	lr

40002da0 <Lcd_Clr_Screen>:

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002da0:	e3071ec0 	movw	r1, #32448	; 0x7ec0
{
	return (void *)(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y);
}

void Lcd_Clr_Screen(void)
{
40002da4:	e92d0070 	push	{r4, r5, r6}
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002da8:	e3441001 	movt	r1, #16385	; 0x4001
40002dac:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002db0:	e0812282 	add	r2, r1, r2, lsl #5
40002db4:	e5923018 	ldr	r3, [r2, #24]
40002db8:	e3530000 	cmp	r3, #0
40002dbc:	0a000017 	beq	40002e20 <Lcd_Clr_Screen+0x80>
40002dc0:	e5922014 	ldr	r2, [r2, #20]
40002dc4:	e3a04000 	mov	r4, #0
40002dc8:	e1a06004 	mov	r6, r4
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002dcc:	e1a05004 	mov	r5, r4
40002dd0:	e3520000 	cmp	r2, #0
40002dd4:	0a00000d 	beq	40002e10 <Lcd_Clr_Screen+0x70>
40002dd8:	e3a00000 	mov	r0, #0
40002ddc:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002de0:	e0220294 	mla	r2, r4, r2, r0
40002de4:	e591c000 	ldr	ip, [r1]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002de8:	e2833001 	add	r3, r3, #1
40002dec:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002df0:	e1a02082 	lsl	r2, r2, #1
40002df4:	e18c50b2 	strh	r5, [ip, r2]
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
	{
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
40002df8:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002dfc:	e081c28c 	add	ip, r1, ip, lsl #5
40002e00:	e59c2014 	ldr	r2, [ip, #20]
40002e04:	e1530002 	cmp	r3, r2
40002e08:	3afffff4 	bcc	40002de0 <Lcd_Clr_Screen+0x40>
40002e0c:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Clr_Screen(void)
{
	int x, y;

	for (y = 0; y < ArrWinInfo[Selected_win].v_sizey; y++)
40002e10:	e2866001 	add	r6, r6, #1
40002e14:	e1560003 	cmp	r6, r3
40002e18:	e1a04006 	mov	r4, r6
40002e1c:	3affffeb 	bcc	40002dd0 <Lcd_Clr_Screen+0x30>
		for (x = 0; x < ArrWinInfo[Selected_win].v_sizex; x++)
		{
			Lcd_Put_Pixel(x, y, 0x00);
		}
	}
}
40002e20:	e8bd0070 	pop	{r4, r5, r6}
40002e24:	e12fff1e 	bx	lr

40002e28 <Lcd_Draw_Back_Color>:

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002e28:	e3071ec0 	movw	r1, #32448	; 0x7ec0
		}
	}
}

void Lcd_Draw_Back_Color(int color)
{
40002e2c:	e92d0070 	push	{r4, r5, r6}
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002e30:	e3441001 	movt	r1, #16385	; 0x4001
40002e34:	e59120a4 	ldr	r2, [r1, #164]	; 0xa4
40002e38:	e0812282 	add	r2, r1, r2, lsl #5
40002e3c:	e5923018 	ldr	r3, [r2, #24]
40002e40:	e3530000 	cmp	r3, #0
40002e44:	0a000017 	beq	40002ea8 <Lcd_Draw_Back_Color+0x80>
40002e48:	e5922014 	ldr	r2, [r2, #20]
40002e4c:	e3a04000 	mov	r4, #0
40002e50:	e6ff5070 	uxth	r5, r0
40002e54:	e1a06004 	mov	r6, r4
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002e58:	e3520000 	cmp	r2, #0
40002e5c:	0a00000d 	beq	40002e98 <Lcd_Draw_Back_Color+0x70>
40002e60:	e3a00000 	mov	r0, #0
40002e64:	e1a03000 	mov	r3, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e68:	e0220294 	mla	r2, r4, r2, r0
40002e6c:	e591c000 	ldr	ip, [r1]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002e70:	e2833001 	add	r3, r3, #1
40002e74:	e1a00003 	mov	r0, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002e78:	e1a02082 	lsl	r2, r2, #1
40002e7c:	e18c50b2 	strh	r5, [ip, r2]
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
     {
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
40002e80:	e591c0a4 	ldr	ip, [r1, #164]	; 0xa4
40002e84:	e081c28c 	add	ip, r1, ip, lsl #5
40002e88:	e59c2014 	ldr	r2, [ip, #20]
40002e8c:	e1530002 	cmp	r3, r2
40002e90:	3afffff4 	bcc	40002e68 <Lcd_Draw_Back_Color+0x40>
40002e94:	e59c3018 	ldr	r3, [ip, #24]

void Lcd_Draw_Back_Color(int color)
{
     int x,y;

     for(y=0;y<ArrWinInfo[Selected_win].v_sizey;y++)
40002e98:	e2866001 	add	r6, r6, #1
40002e9c:	e1560003 	cmp	r6, r3
40002ea0:	e1a04006 	mov	r4, r6
40002ea4:	3affffeb 	bcc	40002e58 <Lcd_Draw_Back_Color+0x30>
         for(x=0;x<ArrWinInfo[Selected_win].v_sizex;x++)
         {
             	Lcd_Put_Pixel(x,y,color);
         }
     }
}
40002ea8:	e8bd0070 	pop	{r4, r5, r6}
40002eac:	e12fff1e 	bx	lr

40002eb0 <Lcd_Get_Info_BMP>:

void Lcd_Get_Info_BMP(int * x, int  * y, const unsigned short int *fp)
{
	*x =(int)fp[0];
40002eb0:	e1d230b0 	ldrh	r3, [r2]
40002eb4:	e5803000 	str	r3, [r0]
	*y =(int)fp[1];
40002eb8:	e1d230b2 	ldrh	r3, [r2, #2]
40002ebc:	e5813000 	str	r3, [r1]
40002ec0:	e12fff1e 	bx	lr

40002ec4 <Lcd_Draw_BMP>:
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002ec4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002ec8:	e24dd014 	sub	sp, sp, #20
	register int width = fp[0], height = fp[1];
40002ecc:	e1d2a0b2 	ldrh	sl, [r2, #2]
	*x =(int)fp[0];
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
40002ed0:	e58d100c 	str	r1, [sp, #12]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002ed4:	e35a0000 	cmp	sl, #0
	*y =(int)fp[1];
}

void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
40002ed8:	e1d270b0 	ldrh	r7, [r2]
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002edc:	0a00001e 	beq	40002f5c <Lcd_Draw_BMP+0x98>
40002ee0:	e307cec0 	movw	ip, #32448	; 0x7ec0
40002ee4:	e1a03087 	lsl	r3, r7, #1
40002ee8:	e344c001 	movt	ip, #16385	; 0x4001
40002eec:	e3a09000 	mov	r9, #0
40002ef0:	e58d3008 	str	r3, [sp, #8]
	{
		for(xx=0;xx<width;xx++)
40002ef4:	e3570000 	cmp	r7, #0
40002ef8:	0a000012 	beq	40002f48 <Lcd_Draw_BMP+0x84>
40002efc:	e59d400c 	ldr	r4, [sp, #12]
40002f00:	e1a01002 	mov	r1, r2
40002f04:	e3a03000 	mov	r3, #0
40002f08:	e58d2004 	str	r2, [sp, #4]
40002f0c:	e0898004 	add	r8, r9, r4
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f10:	e59c20a4 	ldr	r2, [ip, #164]	; 0xa4
40002f14:	e0835000 	add	r5, r3, r0

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
40002f18:	e1d140b4 	ldrh	r4, [r1, #4]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002f1c:	e2833001 	add	r3, r3, #1
40002f20:	e1570003 	cmp	r7, r3
40002f24:	e2811002 	add	r1, r1, #2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002f28:	e08c6282 	add	r6, ip, r2, lsl #5
40002f2c:	e5966014 	ldr	r6, [r6, #20]
40002f30:	e0255896 	mla	r5, r6, r8, r5
40002f34:	e59c6000 	ldr	r6, [ip]
40002f38:	e1a05085 	lsl	r5, r5, #1
40002f3c:	e18640b5 	strh	r4, [r6, r5]
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002f40:	cafffff2 	bgt	40002f10 <Lcd_Draw_BMP+0x4c>
40002f44:	e59d2004 	ldr	r2, [sp, #4]
void Lcd_Draw_BMP(int x, int y, const unsigned short int *fp)
{
	register int width = fp[0], height = fp[1];
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002f48:	e2899001 	add	r9, r9, #1
40002f4c:	e59d3008 	ldr	r3, [sp, #8]
40002f50:	e15a0009 	cmp	sl, r9
40002f54:	e0822003 	add	r2, r2, r3
40002f58:	caffffe5 	bgt	40002ef4 <Lcd_Draw_BMP+0x30>
		for(xx=0;xx<width;xx++)
		{
			 Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx+2]);
		}
	}
}
40002f5c:	e28dd014 	add	sp, sp, #20
40002f60:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002f64:	e12fff1e 	bx	lr

40002f68 <Lcd_Draw_Image>:

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
40002f68:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
40002f6c:	e24dd00c 	sub	sp, sp, #12
40002f70:	e59da028 	ldr	sl, [sp, #40]	; 0x28
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002f74:	e35a0000 	cmp	sl, #0
40002f78:	da00001a 	ble	40002fe8 <Lcd_Draw_Image+0x80>
40002f7c:	e307cec0 	movw	ip, #32448	; 0x7ec0
40002f80:	e1a09083 	lsl	r9, r3, #1
40002f84:	e08aa001 	add	sl, sl, r1
40002f88:	e2428002 	sub	r8, r2, #2
40002f8c:	e344c001 	movt	ip, #16385	; 0x4001
40002f90:	e0837000 	add	r7, r3, r0
	{
		for(xx=0;xx<width;xx++)
40002f94:	e3530000 	cmp	r3, #0
40002f98:	da00000e 	ble	40002fd8 <Lcd_Draw_Image+0x70>
40002f9c:	e1a02000 	mov	r2, r0
40002fa0:	e1a04008 	mov	r4, r8
40002fa4:	e58d3004 	str	r3, [sp, #4]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fa8:	e59c30a4 	ldr	r3, [ip, #164]	; 0xa4

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
40002fac:	e1f460b2 	ldrh	r6, [r4, #2]!
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fb0:	e08c5283 	add	r5, ip, r3, lsl #5
40002fb4:	e59c3000 	ldr	r3, [ip]
40002fb8:	e5955014 	ldr	r5, [r5, #20]
40002fbc:	e0252195 	mla	r5, r5, r1, r2
40002fc0:	e2822001 	add	r2, r2, #1
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002fc4:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40002fc8:	e1a05085 	lsl	r5, r5, #1
40002fcc:	e18360b5 	strh	r6, [r3, r5]
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
	{
		for(xx=0;xx<width;xx++)
40002fd0:	1afffff4 	bne	40002fa8 <Lcd_Draw_Image+0x40>
40002fd4:	e59d3004 	ldr	r3, [sp, #4]
40002fd8:	e2811001 	add	r1, r1, #1
40002fdc:	e0888009 	add	r8, r8, r9

void Lcd_Draw_Image(int x, int y, const unsigned short int *fp, int width, int height)
{
	register int xx, yy;

	for(yy=0;yy<height;yy++)
40002fe0:	e151000a 	cmp	r1, sl
40002fe4:	1affffea 	bne	40002f94 <Lcd_Draw_Image+0x2c>
		for(xx=0;xx<width;xx++)
		{
			Lcd_Put_Pixel(xx+x,yy+y,(int)fp[yy*width+xx]);
		}
	}
}
40002fe8:	e28dd00c 	add	sp, sp, #12
40002fec:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
40002ff0:	e12fff1e 	bx	lr

40002ff4 <Lcd_Select_Draw_Frame_Buffer>:

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40002ff4:	e0812080 	add	r2, r1, r0, lsl #1
40002ff8:	e3073578 	movw	r3, #30072	; 0x7578
40002ffc:	e3443001 	movt	r3, #16385	; 0x4001
40003000:	e7932102 	ldr	r2, [r3, r2, lsl #2]
40003004:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40003008:	e3443001 	movt	r3, #16385	; 0x4001

	Selected_win = win_id;
4000300c:	e58300a4 	str	r0, [r3, #164]	; 0xa4
	}
}

void Lcd_Select_Draw_Frame_Buffer(int win_id,int buf_num)
{
	pLcdFb = (volatile unsigned short *)ArrFbSel[win_id*2+buf_num];
40003010:	e5832000 	str	r2, [r3]

	Selected_win = win_id;
	Selected_frame = buf_num;
40003014:	e58310a8 	str	r1, [r3, #168]	; 0xa8
40003018:	e12fff1e 	bx	lr

4000301c <Lcd_Select_Display_Frame_Buffer>:

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
	{
		Macro_Clear_Bit(winconn(win_id),20);
4000301c:	e2803647 	add	r3, r0, #74448896	; 0x4700000
	Selected_frame = buf_num;
}

void Lcd_Select_Display_Frame_Buffer(int win_id,int buf_num)
{
	if(buf_num == 0)
40003020:	e3510000 	cmp	r1, #0
	{
		Macro_Clear_Bit(winconn(win_id),20);
40003024:	e2833008 	add	r3, r3, #8
40003028:	e1a03103 	lsl	r3, r3, #2
4000302c:	e5932000 	ldr	r2, [r3]
40003030:	03c22601 	biceq	r2, r2, #1048576	; 0x100000
	}
	else
	{
		Macro_Set_Bit(winconn(win_id),20);
40003034:	13822601 	orrne	r2, r2, #1048576	; 0x100000
40003038:	e5832000 	str	r2, [r3]
	}

   	Display_frame[win_id] = buf_num;
4000303c:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40003040:	e3443001 	movt	r3, #16385	; 0x4001
40003044:	e0833100 	add	r3, r3, r0, lsl #2
40003048:	e58310b0 	str	r1, [r3, #176]	; 0xb0
4000304c:	e12fff1e 	bx	lr

40003050 <absf>:
}

__inline double absf(double data)
{
40003050:	ec410b30 	vmov	d16, r0, r1
	return (0 <= data ? data : -data);
40003054:	eef50bc0 	vcmpe.f64	d16, #0.0
40003058:	eef1fa10 	vmrs	APSR_nzcv, fpscr
4000305c:	bef11b60 	vneglt.f64	d17, d16
40003060:	bc510b31 	vmovlt	r0, r1, d17
40003064:	ac510b30 	vmovge	r0, r1, d16
}
40003068:	e12fff1e 	bx	lr

4000306c <Lcd_Brightness_Control>:

void Lcd_Brightness_Control(int level)
{
	Macro_Write_Block(rGPD0CON,0xf,0x1,0);
4000306c:	e3a03545 	mov	r3, #289406976	; 0x11400000
40003070:	e59320a0 	ldr	r2, [r3, #160]	; 0xa0
40003074:	e3c2200f 	bic	r2, r2, #15
40003078:	e3822001 	orr	r2, r2, #1
4000307c:	e58320a0 	str	r2, [r3, #160]	; 0xa0
	Macro_Set_Bit(rGPD0DAT, 0);
40003080:	e59320a4 	ldr	r2, [r3, #164]	; 0xa4
40003084:	e3822001 	orr	r2, r2, #1
40003088:	e58320a4 	str	r2, [r3, #164]	; 0xa4
4000308c:	e12fff1e 	bx	lr

40003090 <Lcd_Draw_BMP_File_24bpp>:
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
40003090:	e1a0c00d 	mov	ip, sp
40003094:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003098:	e24cb004 	sub	fp, ip, #4
4000309c:	e24dd01c 	sub	sp, sp, #28
400030a0:	e1a08000 	mov	r8, r0
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030a4:	e307016c 	movw	r0, #29036	; 0x716c

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030a8:	e5d29013 	ldrb	r9, [r2, #19]
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030ac:	e3440001 	movt	r0, #16385	; 0x4001

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030b0:	e5d27012 	ldrb	r7, [r2, #18]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030b4:	e5d2600b 	ldrb	r6, [r2, #11]
400030b8:	e5d2500a 	ldrb	r5, [r2, #10]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030bc:	e5d24014 	ldrb	r4, [r2, #20]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030c0:	e5d2a017 	ldrb	sl, [r2, #23]

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030c4:	e0877409 	add	r7, r7, r9, lsl #8

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030c8:	e5d29016 	ldrb	r9, [r2, #22]
	Macro_Write_Block(rTCON,0x1f,0x9,0);
	*/
}

void Lcd_Draw_BMP_File_24bpp(int x, int y, void *fp)
{
400030cc:	e50b1038 	str	r1, [fp, #-56]	; 0xffffffc8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030d0:	e0855406 	add	r5, r5, r6, lsl #8
400030d4:	e5d2100c 	ldrb	r1, [r2, #12]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030d8:	e0877804 	add	r7, r7, r4, lsl #16
400030dc:	e5d26015 	ldrb	r6, [r2, #21]

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030e0:	e5d2e018 	ldrb	lr, [r2, #24]
400030e4:	e089940a 	add	r9, r9, sl, lsl #8
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030e8:	e5d2c00d 	ldrb	ip, [r2, #13]

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030ec:	e5d23019 	ldrb	r3, [r2, #25]
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
400030f0:	e0855801 	add	r5, r5, r1, lsl #16

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030f4:	e0877c06 	add	r7, r7, r6, lsl #24
	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
400030f8:	e1a01002 	mov	r1, r2

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
400030fc:	e089e80e 	add	lr, r9, lr, lsl #16
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
40003100:	e085cc0c 	add	ip, r5, ip, lsl #24
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003104:	e0874087 	add	r4, r7, r7, lsl #1

	t = (unsigned char *)((unsigned int)fp + 0x12);
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));
40003108:	e08eac03 	add	sl, lr, r3, lsl #24
	unsigned int w;
	unsigned int h;
	unsigned int pad;

	t = (unsigned char *)((unsigned int)fp + 0xA);
	raw = (unsigned char *)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24)+(unsigned int)fp);
4000310c:	e08c9002 	add	r9, ip, r2
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003110:	e50b4034 	str	r4, [fp, #-52]	; 0xffffffcc
40003114:	e264c000 	rsb	ip, r4, #0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003118:	e58da000 	str	sl, [sp]
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
4000311c:	e20cc003 	and	ip, ip, #3

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
40003120:	e1a02009 	mov	r2, r9
40003124:	e1a03007 	mov	r3, r7
	w = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	t = (unsigned char *)((unsigned int)fp + 0x16);
	h = (unsigned int)(t[0]+(t[1]<<8)+(t[2]<<16)+(t[3]<<24));

	pad = (4-(w*3)%4)%4;
40003128:	e50bc030 	str	ip, [fp, #-48]	; 0xffffffd0

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);
4000312c:	eb0008c7 	bl	40005450 <Uart1_Printf>

	for(yy=(h-1);yy>=0;yy--)
40003130:	e25aa001 	subs	sl, sl, #1
40003134:	4a000024 	bmi	400031cc <Lcd_Draw_BMP_File_24bpp+0x13c>
40003138:	e3074ec0 	movw	r4, #32448	; 0x7ec0
4000313c:	e3444001 	movt	r4, #16385	; 0x4001
	{
		for(xx=0;xx<w;xx++)
40003140:	e3570000 	cmp	r7, #0
40003144:	0a00001c 	beq	400031bc <Lcd_Draw_BMP_File_24bpp+0x12c>
40003148:	e51b0038 	ldr	r0, [fp, #-56]	; 0xffffffc8
4000314c:	e1a03009 	mov	r3, r9
40003150:	e3a02000 	mov	r2, #0
40003154:	e50b903c 	str	r9, [fp, #-60]	; 0xffffffc4
40003158:	e08a6000 	add	r6, sl, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000315c:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003160:	e082c008 	add	ip, r2, r8

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003164:	e5d31001 	ldrb	r1, [r3, #1]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003168:	e2822001 	add	r2, r2, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000316c:	e5d30000 	ldrb	r0, [r3]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
40003170:	e1520007 	cmp	r2, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003174:	e5949000 	ldr	r9, [r4]
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
40003178:	e2833003 	add	r3, r3, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000317c:	e0845285 	add	r5, r4, r5, lsl #5

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003180:	e20110fc 	and	r1, r1, #252	; 0xfc
40003184:	e1a01181 	lsl	r1, r1, #3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003188:	e5955014 	ldr	r5, [r5, #20]

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
4000318c:	e08111a0 	add	r1, r1, r0, lsr #3
40003190:	e5530001 	ldrb	r0, [r3, #-1]
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003194:	e02cc695 	mla	ip, r5, r6, ip

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
40003198:	e20000f8 	and	r0, r0, #248	; 0xf8
4000319c:	e0811400 	add	r1, r1, r0, lsl #8
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400031a0:	e1a0c08c 	lsl	ip, ip, #1
	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
400031a4:	e6ff1071 	uxth	r1, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400031a8:	e18910bc 	strh	r1, [r9, ip]

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
	{
		for(xx=0;xx<w;xx++)
400031ac:	1affffea 	bne	4000315c <Lcd_Draw_BMP_File_24bpp+0xcc>
400031b0:	e51b903c 	ldr	r9, [fp, #-60]	; 0xffffffc4
400031b4:	e51b0034 	ldr	r0, [fp, #-52]	; 0xffffffcc
400031b8:	e0899000 	add	r9, r9, r0
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
400031bc:	e51b3030 	ldr	r3, [fp, #-48]	; 0xffffffd0

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
400031c0:	e25aa001 	subs	sl, sl, #1
		{
			p=(int)(((raw[0]&0xf8)>>3)+((raw[1]&0xfc)<<3)+((raw[2]&0xf8)<<8));
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
400031c4:	e0899003 	add	r9, r9, r3

	pad = (4-(w*3)%4)%4;

	Uart_Printf("fp=%#x, raw=%#x, w=%d, h=%d\n", fp, raw, w, h);

	for(yy=(h-1);yy>=0;yy--)
400031c8:	5affffdc 	bpl	40003140 <Lcd_Draw_BMP_File_24bpp+0xb0>
			Lcd_Put_Pixel(xx+x,yy+y,p);
			raw += 3;
		}
		raw = (unsigned char *)((unsigned int)raw + pad);
	}
}
400031cc:	e24bd028 	sub	sp, fp, #40	; 0x28
400031d0:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}

400031d4 <Lcd_Han_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400031d4:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
400031d8:	e24dd05c 	sub	sp, sp, #92	; 0x5c
400031dc:	e59dc078 	ldr	ip, [sp, #120]	; 0x78
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
400031e0:	e3a0805e 	mov	r8, #94	; 0x5e
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031e4:	e30e4970 	movw	r4, #59760	; 0xe970

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
400031e8:	e1a09001 	mov	r9, r1
400031ec:	e58d2014 	str	r2, [sp, #20]
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031f0:	e3444000 	movt	r4, #16384	; 0x4000
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
400031f4:	e7e7645c 	ubfx	r6, ip, #8, #8
{
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400031f8:	e5941004 	ldr	r1, [r4, #4]
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
400031fc:	e6efc07c 	uxtb	ip, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003200:	e58d002c 	str	r0, [sp, #44]	; 0x2c
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003204:	e5940000 	ldr	r0, [r4]

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003208:	e3027960 	movw	r7, #10592	; 0x2960
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000320c:	e24ccdee 	sub	ip, ip, #15232	; 0x3b80

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003210:	e58d3018 	str	r3, [sp, #24]
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
40003214:	e24cc03f 	sub	ip, ip, #63	; 0x3f

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003218:	e3447001 	movt	r7, #16385	; 0x4001
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
	int newColor;

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);
4000321c:	e022c698 	mla	r2, r8, r6, ip

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Han_Putch(int x,int y,int color,int bkcolor, int data, int zx, int zy)
{
40003220:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40003224:	e59d6080 	ldr	r6, [sp, #128]	; 0x80
	unsigned int first,middle,last;
	unsigned int offset,loop;
	unsigned char xs,ys, cx, cy;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003228:	e28d5030 	add	r5, sp, #48	; 0x30
4000322c:	e8a50003 	stmia	r5!, {r0, r1}

	first  = (unsigned)((data>>8)&0x00ff);	// 상위 바이트
	middle = (unsigned)(data&0x00ff);	// 하위 바이트
	offset = (first-0xA1)*(0x5E)+(middle-0xA1);

	first  = *(HanTable+offset*2);
40003230:	e0844082 	add	r4, r4, r2, lsl #1
40003234:	e5d42008 	ldrb	r2, [r4, #8]
	middle = *(HanTable+offset*2+1);
40003238:	e5d43009 	ldrb	r3, [r4, #9]
	data   = (int)((first<<8)+middle);
4000323c:	e0833402 	add	r3, r3, r2, lsl #8

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003240:	e203201f 	and	r2, r3, #31

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003244:	e7e41553 	ubfx	r1, r3, #10, #5
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];
40003248:	e0872002 	add	r2, r7, r2
	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
	middle = _middle[(data>>5)&31];
4000324c:	e7e432d3 	ubfx	r3, r3, #5, #5
	last   = _last[(data)&31];
40003250:	e5d28558 	ldrb	r8, [r2, #1368]	; 0x558

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
40003254:	e0871001 	add	r1, r7, r1
	middle = _middle[(data>>5)&31];
40003258:	e0872003 	add	r2, r7, r3

	first  = *(HanTable+offset*2);
	middle = *(HanTable+offset*2+1);
	data   = (int)((first<<8)+middle);

	first  = _first[(data>>10)&31];
4000325c:	e5d13520 	ldrb	r3, [r1, #1312]	; 0x520
	middle = _middle[(data>>5)&31];
40003260:	e5d21538 	ldrb	r1, [r2, #1336]	; 0x538
	last   = _last[(data)&31];

	if(last==0)
40003264:	e3580000 	cmp	r8, #0
40003268:	1a000097 	bne	400034cc <Lcd_Han_Putch+0x2f8>
	{
		offset=(unsigned)(cho[middle]*640);
4000326c:	e3062950 	movw	r2, #26960	; 0x6950
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
40003270:	e3530001 	cmp	r3, #1
40003274:	13530018 	cmpne	r3, #24
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003278:	e3442001 	movt	r2, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
4000327c:	13a04d5b 	movne	r4, #5824	; 0x16c0
40003280:	03a04b05 	moveq	r4, #5120	; 0x1400
	middle = _middle[(data>>5)&31];
	last   = _last[(data)&31];

	if(last==0)
	{
		offset=(unsigned)(cho[middle]*640);
40003284:	e0820001 	add	r0, r2, r1
40003288:	e0841281 	add	r1, r4, r1, lsl #5
4000328c:	e5500d70 	ldrb	r0, [r0, #-3440]	; 0xfffff290
40003290:	e2872e57 	add	r2, r7, #1392	; 0x570
40003294:	e2822008 	add	r2, r2, #8
40003298:	e28da038 	add	sl, sp, #56	; 0x38
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120;
		else offset=5120+704;
		offset+=middle*32;
		OR(han16x16+offset,temp);
4000329c:	e0822001 	add	r2, r2, r1
400032a0:	e1a0400a 	mov	r4, sl
400032a4:	e0800100 	add	r0, r0, r0, lsl #2
400032a8:	f4626a0d 	vld1.8	{d22-d23}, [r2]!
400032ac:	e0875380 	add	r5, r7, r0, lsl #7
400032b0:	f4624a0f 	vld1.8	{d20-d21}, [r2]
400032b4:	e0855283 	add	r5, r5, r3, lsl #5
400032b8:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578
400032bc:	e5951004 	ldr	r1, [r5, #4]
400032c0:	e5952008 	ldr	r2, [r5, #8]
400032c4:	e595300c 	ldr	r3, [r5, #12]
400032c8:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400032cc:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
400032d0:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
400032d4:	e5950010 	ldr	r0, [r5, #16]
400032d8:	e5951014 	ldr	r1, [r5, #20]
400032dc:	e5952018 	ldr	r2, [r5, #24]
400032e0:	e595301c 	ldr	r3, [r5, #28]
400032e4:	f26221f6 	vorr	q9, q9, q11
400032e8:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
400032ec:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
400032f0:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
400032f4:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
400032f8:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
400032fc:	f26001f4 	vorr	q8, q8, q10
40003300:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003304:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003308:	e28d4037 	add	r4, sp, #55	; 0x37
4000330c:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40003310:	e1a0218c 	lsl	r2, ip, #3
40003314:	e58d4000 	str	r4, [sp]
40003318:	e3443001 	movt	r3, #16385	; 0x4001
4000331c:	e58da028 	str	sl, [sp, #40]	; 0x28
40003320:	e1a0400a 	mov	r4, sl
40003324:	e28d1058 	add	r1, sp, #88	; 0x58
40003328:	e58d9010 	str	r9, [sp, #16]
4000332c:	e58d1004 	str	r1, [sp, #4]
40003330:	e58d201c 	str	r2, [sp, #28]
40003334:	e59d2028 	ldr	r2, [sp, #40]	; 0x28
40003338:	e28d102f 	add	r1, sp, #47	; 0x2f
4000333c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40003340:	e5d44000 	ldrb	r4, [r4]
40003344:	e5d22001 	ldrb	r2, [r2, #1]
40003348:	e58d100c 	str	r1, [sp, #12]
4000334c:	e58d4020 	str	r4, [sp, #32]
40003350:	e58d2024 	str	r2, [sp, #36]	; 0x24

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
40003354:	e5f1a001 	ldrb	sl, [r1, #1]!
40003358:	e59d2020 	ldr	r2, [sp, #32]
4000335c:	e59d8018 	ldr	r8, [sp, #24]
40003360:	e59d4014 	ldr	r4, [sp, #20]
40003364:	e11a0002 	tst	sl, r2
40003368:	e58d100c 	str	r1, [sp, #12]
4000336c:	11a08004 	movne	r8, r4
			for(cy=0; cy<zy; cy++)
40003370:	e3560000 	cmp	r6, #0
40003374:	da00001d 	ble	400033f0 <Lcd_Han_Putch+0x21c>
40003378:	e58da008 	str	sl, [sp, #8]
4000337c:	e3a07000 	mov	r7, #0
40003380:	e59da010 	ldr	sl, [sp, #16]
40003384:	e6ff8078 	uxth	r8, r8
40003388:	e1a09007 	mov	r9, r7
			{
				for(cx=0; cx<zx; cx++)
4000338c:	e35c0000 	cmp	ip, #0
40003390:	da00000f 	ble	400033d4 <Lcd_Han_Putch+0x200>
40003394:	e3a01000 	mov	r1, #0
40003398:	e087700a 	add	r7, r7, sl
4000339c:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033a0:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400033a4:	e0810005 	add	r0, r1, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033a8:	e2822001 	add	r2, r2, #1
400033ac:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033b0:	e0834284 	add	r4, r3, r4, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033b4:	e152000c 	cmp	r2, ip
400033b8:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400033bc:	e5944014 	ldr	r4, [r4, #20]
400033c0:	e0200794 	mla	r0, r4, r7, r0
400033c4:	e5934000 	ldr	r4, [r3]
400033c8:	e1a00080 	lsl	r0, r0, #1
400033cc:	e18480b0 	strh	r8, [r4, r0]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400033d0:	bafffff2 	blt	400033a0 <Lcd_Han_Putch+0x1cc>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys*2]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400033d4:	e2899001 	add	r9, r9, #1
400033d8:	e6ef9079 	uxtb	r9, r9
400033dc:	e1590006 	cmp	r9, r6
400033e0:	e1a07009 	mov	r7, r9
400033e4:	baffffe8 	blt	4000338c <Lcd_Han_Putch+0x1b8>
400033e8:	e59da008 	ldr	sl, [sp, #8]
400033ec:	e59d4014 	ldr	r4, [sp, #20]
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
400033f0:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
400033f4:	e59d9018 	ldr	r9, [sp, #24]
400033f8:	e11a0001 	tst	sl, r1
400033fc:	11a09004 	movne	r9, r4
			for(cy=0; cy<zy; cy++)
40003400:	e3560000 	cmp	r6, #0
40003404:	da00001f 	ble	40003488 <Lcd_Han_Putch+0x2b4>
40003408:	e59d101c 	ldr	r1, [sp, #28]
4000340c:	e3a07000 	mov	r7, #0
40003410:	e1a0a007 	mov	sl, r7
40003414:	e58d5008 	str	r5, [sp, #8]
40003418:	e6ff9079 	uxth	r9, r9
4000341c:	e0858001 	add	r8, r5, r1
40003420:	e1a05007 	mov	r5, r7
40003424:	e59d7010 	ldr	r7, [sp, #16]
			{
				for(cx=0; cx<zx; cx++)
40003428:	e35c0000 	cmp	ip, #0
4000342c:	da00000f 	ble	40003470 <Lcd_Han_Putch+0x29c>
40003430:	e3a01000 	mov	r1, #0
40003434:	e0855007 	add	r5, r5, r7
40003438:	e1a02001 	mov	r2, r1
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000343c:	e59340a4 	ldr	r4, [r3, #164]	; 0xa4
			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
40003440:	e0810008 	add	r0, r1, r8
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003444:	e2822001 	add	r2, r2, #1
40003448:	e6ef2072 	uxtb	r2, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000344c:	e0834284 	add	r4, r3, r4, lsl #5
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003450:	e15c0002 	cmp	ip, r2
40003454:	e1a01002 	mov	r1, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003458:	e5944014 	ldr	r4, [r4, #20]
4000345c:	e0200594 	mla	r0, r4, r5, r0
40003460:	e5934000 	ldr	r4, [r3]
40003464:	e1a00080 	lsl	r0, r0, #1
40003468:	e18490b0 	strh	r9, [r4, r0]
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000346c:	cafffff2 	bgt	4000343c <Lcd_Han_Putch+0x268>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}

			newColor = ((temp[ys*2+1]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003470:	e28aa001 	add	sl, sl, #1
40003474:	e6efa07a 	uxtb	sl, sl
40003478:	e156000a 	cmp	r6, sl
4000347c:	e1a0500a 	mov	r5, sl
40003480:	caffffe8 	bgt	40003428 <Lcd_Han_Putch+0x254>
40003484:	e59d5008 	ldr	r5, [sp, #8]
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003488:	e59d100c 	ldr	r1, [sp, #12]
4000348c:	e085500c 	add	r5, r5, ip
40003490:	e59d2000 	ldr	r2, [sp]
40003494:	e1510002 	cmp	r1, r2
40003498:	1affffad 	bne	40003354 <Lcd_Han_Putch+0x180>
4000349c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
	}

	for(ys=0;ys<16;ys++)
400034a0:	e59d2004 	ldr	r2, [sp, #4]
400034a4:	e59d1010 	ldr	r1, [sp, #16]
400034a8:	e2844002 	add	r4, r4, #2
400034ac:	e1540002 	cmp	r4, r2
400034b0:	e58d4028 	str	r4, [sp, #40]	; 0x28
400034b4:	e0811006 	add	r1, r1, r6
400034b8:	e58d1010 	str	r1, [sp, #16]
400034bc:	1affff9c 	bne	40003334 <Lcd_Han_Putch+0x160>
					Lcd_Put_Pixel(x+zx*(xs+8)+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
400034c0:	e28dd05c 	add	sp, sp, #92	; 0x5c
400034c4:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
400034c8:	e12fff1e 	bx	lr
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400034cc:	e3060950 	movw	r0, #26960	; 0x6950
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400034d0:	e3530001 	cmp	r3, #1
400034d4:	13530018 	cmpne	r3, #24
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400034d8:	e3440001 	movt	r0, #16385	; 0x4001
		offset+=first*32;
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
400034dc:	13a04d71 	movne	r4, #7232	; 0x1c40
400034e0:	03a04d66 	moveq	r4, #6528	; 0x1980
		offset+=middle*32;
		OR(han16x16+offset,temp);
	}
	else
	{
		offset=(unsigned)(cho2[middle]*640);
400034e4:	e0800001 	add	r0, r0, r1
400034e8:	e1a08288 	lsl	r8, r8, #5
400034ec:	e5505d58 	ldrb	r5, [r0, #-3416]	; 0xfffff2a8
400034f0:	e2872e57 	add	r2, r7, #1392	; 0x570
		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);

		offset=(unsigned)(5120+2816+jong[middle]*896);
400034f4:	e5500d40 	ldrb	r0, [r0, #-3392]	; 0xfffff2c0
400034f8:	e0841281 	add	r1, r4, r1, lsl #5
400034fc:	e2822008 	add	r2, r2, #8
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003500:	e0821001 	add	r1, r2, r1
40003504:	e28da038 	add	sl, sp, #56	; 0x38
40003508:	e0855105 	add	r5, r5, r5, lsl #2
4000350c:	e1a0400a 	mov	r4, sl
40003510:	e0600180 	rsb	r0, r0, r0, lsl #3
40003514:	f461aa0d 	vld1.8	{d26-d27}, [r1]!
40003518:	e0875385 	add	r5, r7, r5, lsl #7
4000351c:	e0880380 	add	r0, r8, r0, lsl #7
40003520:	f4618a0f 	vld1.8	{d24-d25}, [r1]
40003524:	e0855283 	add	r5, r5, r3, lsl #5
40003528:	e0822000 	add	r2, r2, r0
4000352c:	e5b50578 	ldr	r0, [r5, #1400]!	; 0x578

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003530:	e2827c1f 	add	r7, r2, #7936	; 0x1f00
40003534:	e2828c1f 	add	r8, r2, #7936	; 0x1f00
40003538:	e2877010 	add	r7, r7, #16
4000353c:	e5951004 	ldr	r1, [r5, #4]
40003540:	e5952008 	ldr	r2, [r5, #8]
40003544:	e595300c 	ldr	r3, [r5, #12]
40003548:	f4674a0f 	vld1.8	{d20-d21}, [r7]
4000354c:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003550:	eddd2b0e 	vldr	d18, [sp, #56]	; 0x38
40003554:	eddd3b10 	vldr	d19, [sp, #64]	; 0x40
40003558:	e5950010 	ldr	r0, [r5, #16]
4000355c:	e5951014 	ldr	r1, [r5, #20]
40003560:	e5952018 	ldr	r2, [r5, #24]
40003564:	e595301c 	ldr	r3, [r5, #28]
40003568:	f26221fa 	vorr	q9, q9, q13

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
4000356c:	f4686a0f 	vld1.8	{d22-d23}, [r8]
40003570:	e8a4000f 	stmia	r4!, {r0, r1, r2, r3}
		COPY(han16x16+offset,temp);

		if(first==1||first==24) offset=5120+704*2;
		else offset=5120+704*3;
		offset+=middle*32;
		OR(han16x16+offset,temp);
40003574:	eddd0b12 	vldr	d16, [sp, #72]	; 0x48
40003578:	eddd1b14 	vldr	d17, [sp, #80]	; 0x50
4000357c:	f26001f8 	vorr	q8, q8, q12

		offset=(unsigned)(5120+2816+jong[middle]*896);
		offset+=last*32;
		OR(han16x16+offset,temp);
40003580:	f26221f6 	vorr	q9, q9, q11
40003584:	edcd2b0e 	vstr	d18, [sp, #56]	; 0x38
40003588:	edcd3b10 	vstr	d19, [sp, #64]	; 0x40
4000358c:	f26001f4 	vorr	q8, q8, q10
40003590:	edcd0b12 	vstr	d16, [sp, #72]	; 0x48
40003594:	edcd1b14 	vstr	d17, [sp, #80]	; 0x50
40003598:	eaffff5a 	b	40003308 <Lcd_Han_Putch+0x134>

4000359c <Lcd_Eng_Putch>:
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
4000359c:	e92d07f0 	push	{r4, r5, r6, r7, r8, r9, sl}
400035a0:	e24dd04c 	sub	sp, sp, #76	; 0x4c
400035a4:	e59d6068 	ldr	r6, [sp, #104]	; 0x68
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400035a8:	e30e4970 	movw	r4, #59760	; 0xe970
400035ac:	e3444000 	movt	r4, #16384	; 0x4000
400035b0:	e3065950 	movw	r5, #26960	; 0x6950
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400035b4:	e1a0c001 	mov	ip, r1
400035b8:	e3445001 	movt	r5, #16385	; 0x4001
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400035bc:	e5941004 	ldr	r1, [r4, #4]
400035c0:	e28d7027 	add	r7, sp, #39	; 0x27
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400035c4:	e58d001c 	str	r0, [sp, #28]
400035c8:	e0856206 	add	r6, r5, r6, lsl #4
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400035cc:	e5940000 	ldr	r0, [r4]
400035d0:	e28d5020 	add	r5, sp, #32
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400035d4:	e58d2010 	str	r2, [sp, #16]
400035d8:	e1a0900c 	mov	r9, ip
400035dc:	e58d3014 	str	r3, [sp, #20]
400035e0:	e307cec0 	movw	ip, #32448	; 0x7ec0
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400035e4:	e8a50003 	stmia	r5!, {r0, r1}
400035e8:	e28d5028 	add	r5, sp, #40	; 0x28
400035ec:	e5360d28 	ldr	r0, [r6, #-3368]!	; 0xfffff2d8
400035f0:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
400035f4:	e59d406c 	ldr	r4, [sp, #108]	; 0x6c
400035f8:	e59da070 	ldr	sl, [sp, #112]	; 0x70
400035fc:	e5961004 	ldr	r1, [r6, #4]
40003600:	e5962008 	ldr	r2, [r6, #8]
40003604:	e596300c 	ldr	r3, [r6, #12]
40003608:	e58d7000 	str	r7, [sp]
4000360c:	e58d7018 	str	r7, [sp, #24]
40003610:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003614:	e5960010 	ldr	r0, [r6, #16]
40003618:	e5961014 	ldr	r1, [r6, #20]
4000361c:	e5962018 	ldr	r2, [r6, #24]
40003620:	e596301c 	ldr	r3, [r6, #28]
40003624:	e28d6037 	add	r6, sp, #55	; 0x37
40003628:	e58d6004 	str	r6, [sp, #4]
4000362c:	e1a06007 	mov	r6, r7
40003630:	e8a5000f 	stmia	r5!, {r0, r1, r2, r3}
40003634:	e28d701f 	add	r7, sp, #31
40003638:	e5f60001 	ldrb	r0, [r6, #1]!
4000363c:	e58d7008 	str	r7, [sp, #8]
40003640:	e58d6018 	str	r6, [sp, #24]
40003644:	e59d601c 	ldr	r6, [sp, #28]
40003648:	e58d000c 	str	r0, [sp, #12]

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000364c:	e59d7008 	ldr	r7, [sp, #8]
40003650:	e59d000c 	ldr	r0, [sp, #12]
40003654:	e59d2010 	ldr	r2, [sp, #16]
40003658:	e5f73001 	ldrb	r3, [r7, #1]!
4000365c:	e58d7008 	str	r7, [sp, #8]
40003660:	e1100003 	tst	r0, r3
40003664:	e59d7014 	ldr	r7, [sp, #20]
40003668:	11a07002 	movne	r7, r2
			for(cy=0; cy<zy; cy++)
4000366c:	e35a0000 	cmp	sl, #0
40003670:	da000019 	ble	400036dc <Lcd_Eng_Putch+0x140>
40003674:	e3a05000 	mov	r5, #0
40003678:	e6ff7077 	uxth	r7, r7
4000367c:	e1a08005 	mov	r8, r5
			{
				for(cx=0; cx<zx; cx++)
40003680:	e3540000 	cmp	r4, #0
40003684:	da00000f 	ble	400036c8 <Lcd_Eng_Putch+0x12c>
40003688:	e3a02000 	mov	r2, #0
4000368c:	e0855009 	add	r5, r5, r9
40003690:	e1a03002 	mov	r3, r2
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003694:	e59c00a4 	ldr	r0, [ip, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003698:	e0821006 	add	r1, r2, r6
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
4000369c:	e2833001 	add	r3, r3, #1
400036a0:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400036a4:	e08c0280 	add	r0, ip, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400036a8:	e1530004 	cmp	r3, r4
400036ac:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400036b0:	e5900014 	ldr	r0, [r0, #20]
400036b4:	e0211590 	mla	r1, r0, r5, r1
400036b8:	e59c0000 	ldr	r0, [ip]
400036bc:	e1a01081 	lsl	r1, r1, #1
400036c0:	e18070b1 	strh	r7, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400036c4:	bafffff2 	blt	40003694 <Lcd_Eng_Putch+0xf8>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400036c8:	e2888001 	add	r8, r8, #1
400036cc:	e6ef8078 	uxtb	r8, r8
400036d0:	e158000a 	cmp	r8, sl
400036d4:	e1a05008 	mov	r5, r8
400036d8:	baffffe8 	blt	40003680 <Lcd_Eng_Putch+0xe4>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400036dc:	e59d2008 	ldr	r2, [sp, #8]
400036e0:	e0866004 	add	r6, r6, r4
400036e4:	e59d7000 	ldr	r7, [sp]
400036e8:	e1520007 	cmp	r2, r7
400036ec:	1affffd6 	bne	4000364c <Lcd_Eng_Putch+0xb0>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
400036f0:	e59d6018 	ldr	r6, [sp, #24]
400036f4:	e089900a 	add	r9, r9, sl
400036f8:	e59d7004 	ldr	r7, [sp, #4]
400036fc:	e1560007 	cmp	r6, r7
40003700:	1affffcb 	bne	40003634 <Lcd_Eng_Putch+0x98>
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
				}
			}
		}
	}
}
40003704:	e28dd04c 	add	sp, sp, #76	; 0x4c
40003708:	e8bd07f0 	pop	{r4, r5, r6, r7, r8, r9, sl}
4000370c:	e12fff1e 	bx	lr

40003710 <Lcd_Puts>:

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003710:	e1a0c00d 	mov	ip, sp
40003714:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003718:	e24cb004 	sub	fp, ip, #4
4000371c:	e24dd074 	sub	sp, sp, #116	; 0x74
40003720:	e3074ec0 	movw	r4, #32448	; 0x7ec0
40003724:	e3444001 	movt	r4, #16385	; 0x4001
40003728:	e59ba008 	ldr	sl, [fp, #8]
4000372c:	e59b600c 	ldr	r6, [fp, #12]
40003730:	e50b0070 	str	r0, [fp, #-112]	; 0xffffff90
40003734:	e50b1080 	str	r1, [fp, #-128]	; 0xffffff80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003738:	e1a0520a 	lsl	r5, sl, #4
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000373c:	e1a0c18a 	lsl	ip, sl, #3
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003740:	e50b2064 	str	r2, [fp, #-100]	; 0xffffff9c
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003744:	e50b5088 	str	r5, [fp, #-136]	; 0xffffff78
40003748:	e1a09006 	mov	r9, r6
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
4000374c:	e50bc08c 	str	ip, [fp, #-140]	; 0xffffff74
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003750:	e30ec970 	movw	ip, #59760	; 0xe970
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003754:	e59b5004 	ldr	r5, [fp, #4]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003758:	e344c000 	movt	ip, #16384	; 0x4000
4000375c:	e50bc074 	str	ip, [fp, #-116]	; 0xffffff8c
40003760:	e306c950 	movw	ip, #26960	; 0x6950
40003764:	e344c001 	movt	ip, #16385	; 0x4001
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
40003768:	e50b3068 	str	r3, [fp, #-104]	; 0xffffff98
4000376c:	e50bc07c 	str	ip, [fp, #-124]	; 0xffffff84
     unsigned data;

     while(*str)
40003770:	e5d53000 	ldrb	r3, [r5]
40003774:	e3530000 	cmp	r3, #0
40003778:	0a000015 	beq	400037d4 <Lcd_Puts+0xc4>
     {
        data=*str++;
        if(data>=128)
4000377c:	e353007f 	cmp	r3, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003780:	e285c001 	add	ip, r5, #1
40003784:	e50bc084 	str	ip, [fp, #-132]	; 0xffffff7c
        if(data>=128)
40003788:	9a000013 	bls	400037dc <Lcd_Puts+0xcc>
        {
             data*=256;
             data|=*str++;
4000378c:	e5d5c001 	ldrb	ip, [r5, #1]
40003790:	e2856002 	add	r6, r5, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003794:	e51b0070 	ldr	r0, [fp, #-112]	; 0xffffff90
             x+=zx*16;
40003798:	e51be088 	ldr	lr, [fp, #-136]	; 0xffffff78
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
4000379c:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400037a0:	e18cc403 	orr	ip, ip, r3, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400037a4:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
400037a8:	e080500e 	add	r5, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400037ac:	e51b3068 	ldr	r3, [fp, #-104]	; 0xffffff98
             x+=zx*16;
400037b0:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
400037b4:	e1a05006 	mov	r5, r6
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
400037b8:	e51b1080 	ldr	r1, [fp, #-128]	; 0xffffff80
400037bc:	e51b2064 	ldr	r2, [fp, #-100]	; 0xffffff9c
400037c0:	e58dc000 	str	ip, [sp]
400037c4:	ebfffe82 	bl	400031d4 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
400037c8:	e5d53000 	ldrb	r3, [r5]
400037cc:	e3530000 	cmp	r3, #0
400037d0:	1affffe9 	bne	4000377c <Lcd_Puts+0x6c>
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
        }
     }
}
400037d4:	e24bd028 	sub	sp, fp, #40	; 0x28
400037d8:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
400037dc:	e51bc07c 	ldr	ip, [fp, #-124]	; 0xffffff84
400037e0:	e24b204d 	sub	r2, fp, #77	; 0x4d
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
400037e4:	e51b5074 	ldr	r5, [fp, #-116]	; 0xffffff8c
400037e8:	e50b2078 	str	r2, [fp, #-120]	; 0xffffff88
400037ec:	e50b205c 	str	r2, [fp, #-92]	; 0xffffffa4
400037f0:	e5950000 	ldr	r0, [r5]
400037f4:	e08c5203 	add	r5, ip, r3, lsl #4
400037f8:	e51bc074 	ldr	ip, [fp, #-116]	; 0xffffff8c
400037fc:	e24b3054 	sub	r3, fp, #84	; 0x54
40003800:	e51b8080 	ldr	r8, [fp, #-128]	; 0xffffff80
40003804:	e59c1004 	ldr	r1, [ip, #4]
40003808:	e24bc04c 	sub	ip, fp, #76	; 0x4c
4000380c:	e8a30003 	stmia	r3!, {r0, r1}
40003810:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003814:	e5951004 	ldr	r1, [r5, #4]
40003818:	e5952008 	ldr	r2, [r5, #8]
4000381c:	e595300c 	ldr	r3, [r5, #12]
40003820:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003824:	e5950010 	ldr	r0, [r5, #16]
40003828:	e5951014 	ldr	r1, [r5, #20]
4000382c:	e5952018 	ldr	r2, [r5, #24]
40003830:	e595301c 	ldr	r3, [r5, #28]
40003834:	e24b503d 	sub	r5, fp, #61	; 0x3d
40003838:	e50b5058 	str	r5, [fp, #-88]	; 0xffffffa8
4000383c:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40003840:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003844:	e24bc055 	sub	ip, fp, #85	; 0x55
40003848:	e5f50001 	ldrb	r0, [r5, #1]!
4000384c:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40003850:	e50b5078 	str	r5, [fp, #-120]	; 0xffffff88
40003854:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40003858:	e50b006c 	str	r0, [fp, #-108]	; 0xffffff94

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
4000385c:	e51bc060 	ldr	ip, [fp, #-96]	; 0xffffffa0
40003860:	e51b006c 	ldr	r0, [fp, #-108]	; 0xffffff94
40003864:	e51b6068 	ldr	r6, [fp, #-104]	; 0xffffff98
40003868:	e5fc3001 	ldrb	r3, [ip, #1]!
4000386c:	e50bc060 	str	ip, [fp, #-96]	; 0xffffffa0
40003870:	e1100003 	tst	r0, r3
40003874:	e51bc064 	ldr	ip, [fp, #-100]	; 0xffffff9c
40003878:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
4000387c:	e3590000 	cmp	r9, #0
40003880:	da000019 	ble	400038ec <Lcd_Puts+0x1dc>
40003884:	e3a07000 	mov	r7, #0
40003888:	e6ff6076 	uxth	r6, r6
4000388c:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003890:	e35a0000 	cmp	sl, #0
40003894:	da00000f 	ble	400038d8 <Lcd_Puts+0x1c8>
40003898:	e3a03000 	mov	r3, #0
4000389c:	e08cc008 	add	ip, ip, r8
400038a0:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400038a4:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
400038a8:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400038ac:	e2833001 	add	r3, r3, #1
400038b0:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400038b4:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400038b8:	e15a0003 	cmp	sl, r3
400038bc:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
400038c0:	e5900014 	ldr	r0, [r0, #20]
400038c4:	e0211c90 	mla	r1, r0, ip, r1
400038c8:	e5940000 	ldr	r0, [r4]
400038cc:	e1a01081 	lsl	r1, r1, #1
400038d0:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
400038d4:	cafffff2 	bgt	400038a4 <Lcd_Puts+0x194>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
400038d8:	e2877001 	add	r7, r7, #1
400038dc:	e6ef7077 	uxtb	r7, r7
400038e0:	e1590007 	cmp	r9, r7
400038e4:	e1a0c007 	mov	ip, r7
400038e8:	caffffe8 	bgt	40003890 <Lcd_Puts+0x180>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
400038ec:	e51b2060 	ldr	r2, [fp, #-96]	; 0xffffffa0
400038f0:	e085500a 	add	r5, r5, sl
400038f4:	e51bc05c 	ldr	ip, [fp, #-92]	; 0xffffffa4
400038f8:	e152000c 	cmp	r2, ip
400038fc:	1affffd6 	bne	4000385c <Lcd_Puts+0x14c>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003900:	e51b5078 	ldr	r5, [fp, #-120]	; 0xffffff88
40003904:	e0888009 	add	r8, r8, r9
40003908:	e51bc058 	ldr	ip, [fp, #-88]	; 0xffffffa8
4000390c:	e155000c 	cmp	r5, ip
40003910:	1affffcb 	bne	40003844 <Lcd_Puts+0x134>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003914:	e51b5070 	ldr	r5, [fp, #-112]	; 0xffffff90
40003918:	e51bc08c 	ldr	ip, [fp, #-140]	; 0xffffff74
4000391c:	e085500c 	add	r5, r5, ip
40003920:	e50b5070 	str	r5, [fp, #-112]	; 0xffffff90
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003924:	e51b5084 	ldr	r5, [fp, #-132]	; 0xffffff7c
40003928:	eaffff90 	b	40003770 <Lcd_Puts+0x60>

4000392c <Lcd_Draw_Bar>:
void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
     int i, j;
     int xx1, yy1, xx2, yy2;

     if(x1<x2)
4000392c:	e1500002 	cmp	r0, r2
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40003930:	e92d01f0 	push	{r4, r5, r6, r7, r8}
40003934:	a1a0c000 	movge	ip, r0
40003938:	a1a00002 	movge	r0, r2
4000393c:	a1a0200c 	movge	r2, ip
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40003940:	e1510003 	cmp	r1, r3
        }
     }
}

void Lcd_Draw_Bar(int x1, int y1, int x2, int y2, int color)
{
40003944:	e59d8014 	ldr	r8, [sp, #20]
     {
     	xx1=x2;
     	xx2=x1;
     }

     if(y1<y2)
40003948:	a1a0c001 	movge	ip, r1
4000394c:	a1a01003 	movge	r1, r3
40003950:	a1a0300c 	movge	r3, ip
40003954:	e3074ec0 	movw	r4, #32448	; 0x7ec0
40003958:	e6ff8078 	uxth	r8, r8
4000395c:	e3444001 	movt	r4, #16385	; 0x4001
40003960:	e2827001 	add	r7, r2, #1
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003964:	e1500002 	cmp	r0, r2
40003968:	ca00000a 	bgt	40003998 <Lcd_Draw_Bar+0x6c>
4000396c:	e1a0c000 	mov	ip, r0
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003970:	e59450a4 	ldr	r5, [r4, #164]	; 0xa4
40003974:	e5946000 	ldr	r6, [r4]
40003978:	e0845285 	add	r5, r4, r5, lsl #5
4000397c:	e5955014 	ldr	r5, [r5, #20]
40003980:	e025c195 	mla	r5, r5, r1, ip
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003984:	e28cc001 	add	ip, ip, #1
40003988:	e15c0007 	cmp	ip, r7
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
4000398c:	e1a05085 	lsl	r5, r5, #1
40003990:	e18680b5 	strh	r8, [r6, r5]
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
     {
         for(j=xx1;j<=xx2;j++)
40003994:	1afffff5 	bne	40003970 <Lcd_Draw_Bar+0x44>
     {
     	yy1=y2;
     	yy2=y1;
     }

     for(i=yy1;i<=yy2;i++)
40003998:	e2811001 	add	r1, r1, #1
4000399c:	e1510003 	cmp	r1, r3
400039a0:	daffffef 	ble	40003964 <Lcd_Draw_Bar+0x38>
         for(j=xx1;j<=xx2;j++)
         {
             Lcd_Put_Pixel(j,i,color);
         }
     }
}
400039a4:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
400039a8:	e12fff1e 	bx	lr

400039ac <Lcd_Draw_Line>:

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400039ac:	e061c003 	rsb	ip, r1, r3
         }
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
400039b0:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
400039b4:	ee07ca90 	vmov	s15, ip
400039b8:	e060c002 	rsb	ip, r0, r2
400039bc:	eef84be7 	vcvt.f64.s32	d20, s15
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400039c0:	ee071a90 	vmov	s15, r1
400039c4:	eef80be7 	vcvt.f64.s32	d16, s15
	double dy=y2-y1, dx=x2-x1;
400039c8:	ee07ca90 	vmov	s15, ip
400039cc:	eef85be7 	vcvt.f64.s32	d21, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400039d0:	eef54bc0 	vcmpe.f64	d20, #0.0
400039d4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039d8:	bef12b64 	vneglt.f64	d18, d20
400039dc:	eef55bc0 	vcmpe.f64	d21, #0.0
400039e0:	aef02b64 	vmovge.f64	d18, d20
400039e4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
     }
}

void Lcd_Draw_Line(int x1,int y1,int x2,int y2,int color)
{
	double y=y1, x=x1;
400039e8:	ee070a90 	vmov	s15, r0
400039ec:	eef81be7 	vcvt.f64.s32	d17, s15
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
400039f0:	ba000004 	blt	40003a08 <Lcd_Draw_Line+0x5c>
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
400039f4:	eef45be2 	vcmpe.f64	d21, d18
400039f8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
400039fc:	da000005 	ble	40003a18 <Lcd_Draw_Line+0x6c>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003a00:	eef06b65 	vmov.f64	d22, d21
40003a04:	ea000032 	b	40003ad4 <Lcd_Draw_Line+0x128>
40003a08:	eef13b65 	vneg.f64	d19, d21
{
	double y=y1, x=x1;
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
40003a0c:	eef42be3 	vcmpe.f64	d18, d19
40003a10:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003a14:	4a00002a 	bmi	40003ac4 <Lcd_Draw_Line+0x118>
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003a18:	eef54bc0 	vcmpe.f64	d20, #0.0
40003a1c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003a20:	cef73b00 	vmovgt.f64	d19, #112	; 0x70
40003a24:	da00004a 	ble	40003b54 <Lcd_Draw_Line+0x1a8>
		ex = dx / absf(dy);

		while(y!=y2)
40003a28:	ee073a90 	vmov	s15, r3
40003a2c:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40003a30:	eef82be7 	vcvt.f64.s32	d18, s15
40003a34:	e3443001 	movt	r3, #16385	; 0x4001
40003a38:	e59d2004 	ldr	r2, [sp, #4]
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);
40003a3c:	eec54ba4 	vdiv.f64	d20, d21, d20

		while(y!=y2)
40003a40:	eef40b62 	vcmp.f64	d16, d18
40003a44:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003a48:	e6ff4072 	uxth	r4, r2
40003a4c:	0a00000f 	beq	40003a90 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a50:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a54:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003a58:	ee700ba3 	vadd.f64	d16, d16, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a5c:	e5931000 	ldr	r1, [r3]
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a60:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a64:	e0830280 	add	r0, r3, r0, lsl #5
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a68:	eefd7be1 	vcvt.s32.f64	s15, d17
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003a6c:	eef40b62 	vcmp.f64	d16, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a70:	e5900014 	ldr	r0, [r0, #20]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003a74:	eef1fa10 	vmrs	APSR_nzcv, fpscr
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003a78:	ee172a90 	vmov	r2, s15
			y += ey;
			x += ex;
40003a7c:	ee711ba4 	vadd.f64	d17, d17, d20
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a80:	e0222c90 	mla	r2, r0, ip, r2
40003a84:	e1a02082 	lsl	r2, r2, #1
40003a88:	e18140b2 	strh	r4, [r1, r2]
	else
	{
		ey = (0<dy) ? 1 : -1;
		ex = dx / absf(dy);

		while(y!=y2)
40003a8c:	1affffef 	bne	40003a50 <Lcd_Draw_Line+0xa4>
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a90:	e59310a4 	ldr	r1, [r3, #164]	; 0xa4
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003a94:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003a98:	e5932000 	ldr	r2, [r3]
40003a9c:	e0831281 	add	r1, r3, r1, lsl #5
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003aa0:	ee17ca90 	vmov	ip, s15
40003aa4:	eefd7be1 	vcvt.s32.f64	s15, d17
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003aa8:	e5911014 	ldr	r1, [r1, #20]
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
40003aac:	ee170a90 	vmov	r0, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003ab0:	e0230c91 	mla	r3, r1, ip, r0
40003ab4:	e1a03083 	lsl	r3, r3, #1
40003ab8:	e18240b3 	strh	r4, [r2, r3]
			y += ey;
			x += ex;
		}
		Lcd_Put_Pixel((int)x, (int)y, color);
	}
}
40003abc:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40003ac0:	e12fff1e 	bx	lr
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003ac4:	eef55bc0 	vcmpe.f64	d21, #0.0
40003ac8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003acc:	bef06b63 	vmovlt.f64	d22, d19
40003ad0:	aef06b65 	vmovge.f64	d22, d21
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003ad4:	ee072a90 	vmov	s15, r2
40003ad8:	e3073ec0 	movw	r3, #32448	; 0x7ec0
40003adc:	eef82be7 	vcvt.f64.s32	d18, s15
40003ae0:	e3443001 	movt	r3, #16385	; 0x4001
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003ae4:	eef55bc0 	vcmpe.f64	d21, #0.0
40003ae8:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003aec:	e59d2004 	ldr	r2, [sp, #4]
40003af0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
40003af4:	eef75b00 	vmov.f64	d21, #112	; 0x70

		while(x!=x2)
40003af8:	eef41b62 	vcmp.f64	d17, d18
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;
40003afc:	cef03b65 	vmovgt.f64	d19, d21
40003b00:	e6ff4072 	uxth	r4, r2

		while(x!=x2)
40003b04:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	double dy=y2-y1, dx=x2-x1;
	double ey, ex;

	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
40003b08:	eec44ba6 	vdiv.f64	d20, d20, d22
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003b0c:	0affffdf 	beq	40003a90 <Lcd_Draw_Line+0xe4>
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003b10:	eefd7be0 	vcvt.s32.f64	s15, d16
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b14:	e59300a4 	ldr	r0, [r3, #164]	; 0xa4
40003b18:	e5931000 	ldr	r1, [r3]
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
			y += ey;
40003b1c:	ee700ba4 	vadd.f64	d16, d16, d20
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003b20:	ee17ca90 	vmov	ip, s15
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b24:	e0830280 	add	r0, r3, r0, lsl #5
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003b28:	eefd7be1 	vcvt.s32.f64	s15, d17
			y += ey;
			x += ex;
40003b2c:	ee711ba3 	vadd.f64	d17, d17, d19
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b30:	e5900014 	ldr	r0, [r0, #20]
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
		{
			Lcd_Put_Pixel((int)x, (int)y, color);
40003b34:	ee172a90 	vmov	r2, s15
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003b38:	eef41b62 	vcmp.f64	d17, d18
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b3c:	e0222c90 	mla	r2, r0, ip, r2
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003b40:	eef1fa10 	vmrs	APSR_nzcv, fpscr
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003b44:	e1a02082 	lsl	r2, r2, #1
40003b48:	e18140b2 	strh	r4, [r1, r2]
	if(absf(dy)<absf(dx))
	{
		ey = dy / absf(dx);
		ex = (0<dx) ? 1 : -1;

		while(x!=x2)
40003b4c:	1affffef 	bne	40003b10 <Lcd_Draw_Line+0x164>
40003b50:	eaffffce 	b	40003a90 <Lcd_Draw_Line+0xe4>
   	Display_frame[win_id] = buf_num;
}

__inline double absf(double data)
{
	return (0 <= data ? data : -data);
40003b54:	bef14b64 	vneglt.f64	d20, d20
		Lcd_Put_Pixel((int)x, (int)y, color);
	}

	else
	{
		ey = (0<dy) ? 1 : -1;
40003b58:	eeff3b00 	vmov.f64	d19, #240	; 0xf0
40003b5c:	eaffffb1 	b	40003a28 <Lcd_Draw_Line+0x7c>

40003b60 <Lcd_Printf>:
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b60:	e1a0c00d 	mov	ip, sp
40003b64:	e92ddff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
40003b68:	e24cb004 	sub	fp, ip, #4
40003b6c:	e24ddf5f 	sub	sp, sp, #380	; 0x17c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003b70:	e28bc010 	add	ip, fp, #16
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b74:	e3066950 	movw	r6, #26960	; 0x6950
40003b78:	e59ba004 	ldr	sl, [fp, #4]
40003b7c:	e3074ec0 	movw	r4, #32448	; 0x7ec0
40003b80:	e50b2164 	str	r2, [fp, #-356]	; 0xfffffe9c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b84:	e1a0200c 	mov	r2, ip
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
40003b88:	e50bc158 	str	ip, [fp, #-344]	; 0xfffffea8
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003b8c:	e30ec970 	movw	ip, #59760	; 0xe970
40003b90:	e344c000 	movt	ip, #16384	; 0x4000
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003b94:	e50b0174 	str	r0, [fp, #-372]	; 0xfffffe8c
40003b98:	e50b1184 	str	r1, [fp, #-388]	; 0xfffffe7c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003b9c:	e24b0f4b 	sub	r0, fp, #300	; 0x12c
40003ba0:	e59b100c 	ldr	r1, [fp, #12]
40003ba4:	e3444001 	movt	r4, #16385	; 0x4001
40003ba8:	e50b6180 	str	r6, [fp, #-384]	; 0xfffffe80
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003bac:	e1a0620a 	lsl	r6, sl, #4
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003bb0:	e50bc178 	str	ip, [fp, #-376]	; 0xfffffe88
	}
}


void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, char *fmt,...)
{
40003bb4:	e50b3168 	str	r3, [fp, #-360]	; 0xfffffe98
40003bb8:	e59b9008 	ldr	r9, [fp, #8]
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
40003bbc:	eb00099d 	bl	40006238 <vsprintf>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003bc0:	e1a0c18a 	lsl	ip, sl, #3
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*16;
40003bc4:	e50b618c 	str	r6, [fp, #-396]	; 0xfffffe74
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003bc8:	e24b6f4b 	sub	r6, fp, #300	; 0x12c
40003bcc:	e50bc190 	str	ip, [fp, #-400]	; 0xfffffe70
40003bd0:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003bd4:	e344c001 	movt	ip, #16385	; 0x4001
40003bd8:	e50bc180 	str	ip, [fp, #-384]	; 0xfffffe80

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003bdc:	e5d65000 	ldrb	r5, [r6]
40003be0:	e3550000 	cmp	r5, #0
40003be4:	0a000014 	beq	40003c3c <Lcd_Printf+0xdc>
     {
        data=*str++;
        if(data>=128)
40003be8:	e355007f 	cmp	r5, #127	; 0x7f
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003bec:	e286c001 	add	ip, r6, #1
40003bf0:	e50bc188 	str	ip, [fp, #-392]	; 0xfffffe78
        if(data>=128)
40003bf4:	9a000012 	bls	40003c44 <Lcd_Printf+0xe4>
        {
             data*=256;
             data|=*str++;
40003bf8:	e5d63001 	ldrb	r3, [r6, #1]
40003bfc:	e2866002 	add	r6, r6, #2
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003c00:	e51b0174 	ldr	r0, [fp, #-372]	; 0xfffffe8c
             x+=zx*16;
40003c04:	e51be18c 	ldr	lr, [fp, #-396]	; 0xfffffe74
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003c08:	e58da004 	str	sl, [sp, #4]
     {
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
40003c0c:	e1835405 	orr	r5, r3, r5, lsl #8
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003c10:	e58d9008 	str	r9, [sp, #8]
             x+=zx*16;
40003c14:	e080c00e 	add	ip, r0, lr
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003c18:	e51b1184 	ldr	r1, [fp, #-388]	; 0xfffffe7c
40003c1c:	e58d5000 	str	r5, [sp]
40003c20:	e51b2164 	ldr	r2, [fp, #-356]	; 0xfffffe9c
40003c24:	e51b3168 	ldr	r3, [fp, #-360]	; 0xfffffe98
             x+=zx*16;
40003c28:	e50bc174 	str	ip, [fp, #-372]	; 0xfffffe8c
        data=*str++;
        if(data>=128)
        {
             data*=256;
             data|=*str++;
             Lcd_Han_Putch(x, y, color, bkcolor, (int)data, zx, zy);
40003c2c:	ebfffd68 	bl	400031d4 <Lcd_Han_Putch>

void Lcd_Puts(int x, int y, int color, int bkcolor, char *str, int zx, int zy)
{
     unsigned data;

     while(*str)
40003c30:	e5d65000 	ldrb	r5, [r6]
40003c34:	e3550000 	cmp	r5, #0
40003c38:	1affffea 	bne	40003be8 <Lcd_Printf+0x88>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
40003c3c:	e24bd028 	sub	sp, fp, #40	; 0x28
40003c40:	e89daff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char ys, xs, cy, cx;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};
40003c44:	e51b6178 	ldr	r6, [fp, #-376]	; 0xfffffe88
40003c48:	e24b3f55 	sub	r3, fp, #340	; 0x154
40003c4c:	e51bc180 	ldr	ip, [fp, #-384]	; 0xfffffe80
40003c50:	e51b8184 	ldr	r8, [fp, #-388]	; 0xfffffe7c
40003c54:	e5960000 	ldr	r0, [r6]
40003c58:	e5961004 	ldr	r1, [r6, #4]
40003c5c:	e24b6f55 	sub	r6, fp, #340	; 0x154
40003c60:	e08c5205 	add	r5, ip, r5, lsl #4
40003c64:	e24bcf53 	sub	ip, fp, #332	; 0x14c
40003c68:	e2866007 	add	r6, r6, #7
40003c6c:	e8a30003 	stmia	r3!, {r0, r1}
40003c70:	e5350d28 	ldr	r0, [r5, #-3368]!	; 0xfffff2d8
40003c74:	e50b6170 	str	r6, [fp, #-368]	; 0xfffffe90
40003c78:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003c7c:	e2866010 	add	r6, r6, #16
40003c80:	e5951004 	ldr	r1, [r5, #4]
40003c84:	e5952008 	ldr	r2, [r5, #8]
40003c88:	e595300c 	ldr	r3, [r5, #12]
40003c8c:	e50b6194 	str	r6, [fp, #-404]	; 0xfffffe6c
40003c90:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003c94:	e5950010 	ldr	r0, [r5, #16]
40003c98:	e5951014 	ldr	r1, [r5, #20]
40003c9c:	e5952018 	ldr	r2, [r5, #24]
40003ca0:	e595301c 	ldr	r3, [r5, #28]
40003ca4:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
40003ca8:	e51b617c 	ldr	r6, [fp, #-380]	; 0xfffffe84
40003cac:	e51b5174 	ldr	r5, [fp, #-372]	; 0xfffffe8c
40003cb0:	e5f6c001 	ldrb	ip, [r6, #1]!
40003cb4:	e50bc16c 	str	ip, [fp, #-364]	; 0xfffffe94
40003cb8:	e24bcf55 	sub	ip, fp, #340	; 0x154
40003cbc:	e24cc001 	sub	ip, ip, #1
40003cc0:	e50b617c 	str	r6, [fp, #-380]	; 0xfffffe84
40003cc4:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
40003cc8:	e51bc160 	ldr	ip, [fp, #-352]	; 0xfffffea0
40003ccc:	e51b016c 	ldr	r0, [fp, #-364]	; 0xfffffe94
40003cd0:	e51b6168 	ldr	r6, [fp, #-360]	; 0xfffffe98
40003cd4:	e5fc3001 	ldrb	r3, [ip, #1]!
40003cd8:	e50bc160 	str	ip, [fp, #-352]	; 0xfffffea0
40003cdc:	e1100003 	tst	r0, r3
40003ce0:	e51bc164 	ldr	ip, [fp, #-356]	; 0xfffffe9c
40003ce4:	11a0600c 	movne	r6, ip
			for(cy=0; cy<zy; cy++)
40003ce8:	e3590000 	cmp	r9, #0
40003cec:	da000019 	ble	40003d58 <Lcd_Printf+0x1f8>
40003cf0:	e3a07000 	mov	r7, #0
40003cf4:	e6ff6076 	uxth	r6, r6
40003cf8:	e1a0c007 	mov	ip, r7
			{
				for(cx=0; cx<zx; cx++)
40003cfc:	e35a0000 	cmp	sl, #0
40003d00:	da00000f 	ble	40003d44 <Lcd_Printf+0x1e4>
40003d04:	e3a03000 	mov	r3, #0
40003d08:	e08cc008 	add	ip, ip, r8
40003d0c:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d10:	e59400a4 	ldr	r0, [r4, #164]	; 0xa4
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
				{
					Lcd_Put_Pixel(x+zx*xs+cx, y+zy*ys+cy, newColor);
40003d14:	e0821005 	add	r1, r2, r5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003d18:	e2833001 	add	r3, r3, #1
40003d1c:	e6ef3073 	uxtb	r3, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d20:	e0840280 	add	r0, r4, r0, lsl #5
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003d24:	e15a0003 	cmp	sl, r3
40003d28:	e1a02003 	mov	r2, r3
	else Macro_Clear_Bit(winconn(id),0);
}

void Lcd_Put_Pixel(int x,int y, unsigned short color)
{
	*(pLcdFb+x+ArrWinInfo[Selected_win].v_sizex*y)=color;
40003d2c:	e5900014 	ldr	r0, [r0, #20]
40003d30:	e0211c90 	mla	r1, r0, ip, r1
40003d34:	e5940000 	ldr	r0, [r4]
40003d38:	e1a01081 	lsl	r1, r1, #1
40003d3c:	e18060b1 	strh	r6, [r0, r1]
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
			{
				for(cx=0; cx<zx; cx++)
40003d40:	cafffff2 	bgt	40003d10 <Lcd_Printf+0x1b0>
	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
		{
			newColor = ((temp[ys]&bitmask[xs]) ? color : bkcolor);
			for(cy=0; cy<zy; cy++)
40003d44:	e2877001 	add	r7, r7, #1
40003d48:	e6ef7077 	uxtb	r7, r7
40003d4c:	e1590007 	cmp	r9, r7
40003d50:	e1a0c007 	mov	ip, r7
40003d54:	caffffe8 	bgt	40003cfc <Lcd_Printf+0x19c>
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
40003d58:	e51b2160 	ldr	r2, [fp, #-352]	; 0xfffffea0
40003d5c:	e085500a 	add	r5, r5, sl
40003d60:	e51b6170 	ldr	r6, [fp, #-368]	; 0xfffffe90
40003d64:	e1520006 	cmp	r2, r6
40003d68:	1affffd6 	bne	40003cc8 <Lcd_Printf+0x168>
	int newColor;

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
40003d6c:	e51bc17c 	ldr	ip, [fp, #-380]	; 0xfffffe84
40003d70:	e0888009 	add	r8, r8, r9
40003d74:	e51b6194 	ldr	r6, [fp, #-404]	; 0xfffffe6c
40003d78:	e15c0006 	cmp	ip, r6
40003d7c:	1affffc9 	bne	40003ca8 <Lcd_Printf+0x148>
             x+=zx*16;
        }
        else
        {
             Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
             x+=zx*ENG_FONT_X;
40003d80:	e51b6174 	ldr	r6, [fp, #-372]	; 0xfffffe8c
40003d84:	e51bc190 	ldr	ip, [fp, #-400]	; 0xfffffe70
40003d88:	e086600c 	add	r6, r6, ip
40003d8c:	e50b6174 	str	r6, [fp, #-372]	; 0xfffffe8c
{
     unsigned data;

     while(*str)
     {
        data=*str++;
40003d90:	e51b6188 	ldr	r6, [fp, #-392]	; 0xfffffe78
40003d94:	eaffff90 	b	40003bdc <Lcd_Printf+0x7c>

40003d98 <Lcd_Draw_STACK>:
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003d98:	e1a0c00d 	mov	ip, sp
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003d9c:	e307315c 	movw	r3, #29020	; 0x715c
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003da0:	e92dd800 	push	{fp, ip, lr, pc}
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003da4:	e3a00000 	mov	r0, #0
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}

void Lcd_Draw_STACK(void){
40003da8:	e24dd010 	sub	sp, sp, #16
40003dac:	e24cb004 	sub	fp, ip, #4
	//stack test, 현재 sp, 현재 stack guard, 지금까지 guard 개수, error상황(overflow, timer)
	Lcd_Printf(0,0,WHITE, BLACK,3,3,"APP0 STACK test", 1);
40003db0:	e3a02003 	mov	r2, #3
40003db4:	e3a0c001 	mov	ip, #1
40003db8:	e3443001 	movt	r3, #16385	; 0x4001
40003dbc:	e1a01000 	mov	r1, r0
40003dc0:	e58d3008 	str	r3, [sp, #8]
40003dc4:	e58d2000 	str	r2, [sp]
40003dc8:	e1a03000 	mov	r3, r0
40003dcc:	e58d2004 	str	r2, [sp, #4]
40003dd0:	e30f2fff 	movw	r2, #65535	; 0xffff
40003dd4:	e58dc00c 	str	ip, [sp, #12]
40003dd8:	ebfff8f4 	bl	400021b0 <Lcd_Printf.constprop.0>
}
40003ddc:	e24bd00c 	sub	sp, fp, #12
40003de0:	e89da800 	ldm	sp, {fp, sp, pc}

40003de4 <Key_Poll_Init>:
#define rEXT_INT40_MASK		(*(volatile unsigned long *)0x11000F00)
#define rEXT_INT40_PEND		(*(volatile unsigned long *)0x11000F40)

void Key_Poll_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0x00,12);
40003de4:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003de8:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003dec:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003df0:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
40003df4:	e12fff1e 	bx	lr

40003df8 <Key_Get_Key_Pressed>:
}

int Key_Get_Key_Pressed(void)
{
	return Macro_Extract_Area(~rGPX0DAT, 0x3, 3);
40003df8:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003dfc:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003e00:	e1e00000 	mvn	r0, r0
}
40003e04:	e7e101d0 	ubfx	r0, r0, #3, #2
40003e08:	e12fff1e 	bx	lr

40003e0c <Key_Wait_Key_Released>:

void Key_Wait_Key_Released(void)
{
	while(Macro_Extract_Area(~rGPX0DAT, 0x3, 3) != 0);
40003e0c:	e3a02411 	mov	r2, #285212672	; 0x11000000
40003e10:	e5923c04 	ldr	r3, [r2, #3076]	; 0xc04
40003e14:	e1e03003 	mvn	r3, r3
40003e18:	e3130018 	tst	r3, #24
40003e1c:	1afffffb 	bne	40003e10 <Key_Wait_Key_Released+0x4>
}
40003e20:	e12fff1e 	bx	lr

40003e24 <Key_Wait_Key_Pressed>:

int Key_Wait_Key_Pressed(void)
{
	int x;

	while((x = Macro_Extract_Area(~rGPX0DAT, 0x3, 3)) == 0);
40003e24:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003e28:	e5930c04 	ldr	r0, [r3, #3076]	; 0xc04
40003e2c:	e1e00000 	mvn	r0, r0
40003e30:	e7e101d0 	ubfx	r0, r0, #3, #2
40003e34:	e3500000 	cmp	r0, #0
40003e38:	0afffffa 	beq	40003e28 <Key_Wait_Key_Pressed+0x4>
	return x;
}
40003e3c:	e12fff1e 	bx	lr

40003e40 <Key_ISR_Init>:

void Key_ISR_Init(void)
{
	Macro_Write_Block(rGPX0CON,0xff,0xff,12);
40003e40:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003e44:	e5932c00 	ldr	r2, [r3, #3072]	; 0xc00
40003e48:	e3822aff 	orr	r2, r2, #1044480	; 0xff000
40003e4c:	e5832c00 	str	r2, [r3, #3072]	; 0xc00
	Macro_Write_Block(rGPX0PUD,0xf,0x0,6);
40003e50:	e5932c08 	ldr	r2, [r3, #3080]	; 0xc08
40003e54:	e3c22d0f 	bic	r2, r2, #960	; 0x3c0
40003e58:	e5832c08 	str	r2, [r3, #3080]	; 0xc08

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
40003e5c:	e5932e00 	ldr	r2, [r3, #3584]	; 0xe00
40003e60:	e3c22aff 	bic	r2, r2, #1044480	; 0xff000
40003e64:	e3822a22 	orr	r2, r2, #139264	; 0x22000
40003e68:	e5832e00 	str	r2, [r3, #3584]	; 0xe00
40003e6c:	e12fff1e 	bx	lr

40003e70 <Key_ISR_Enable>:
}

void Key_ISR_Enable(int en)
{
40003e70:	e1a0c00d 	mov	ip, sp
40003e74:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	if(en)
40003e78:	e2504000 	subs	r4, r0, #0

	Macro_Write_Block(rEXT_INT40CON,0xff,0x22,12);
}

void Key_ISR_Enable(int en)
{
40003e7c:	e24cb004 	sub	fp, ip, #4
	if(en)
40003e80:	1a000006 	bne	40003ea0 <Key_ISR_Enable+0x30>
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
40003e84:	e3a01033 	mov	r1, #51	; 0x33
40003e88:	ebfff84c 	bl	40001fc0 <GIC_Interrupt_Disable>
		GIC_Interrupt_Disable(0,52);
40003e8c:	e1a00004 	mov	r0, r4
40003e90:	e3a01034 	mov	r1, #52	; 0x34
	}
}
40003e94:	e24bd014 	sub	sp, fp, #20
40003e98:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Set_Processor_Target(0,52,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
40003e9c:	eafff847 	b	40001fc0 <GIC_Interrupt_Disable>

void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
40003ea0:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003ea4:	e3a02018 	mov	r2, #24
40003ea8:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);

		GIC_Set_Interrupt_Priority(0,51,0);
40003eac:	e3a00000 	mov	r0, #0
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003eb0:	e593cf00 	ldr	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003eb4:	e1a02000 	mov	r2, r0
40003eb8:	e3a01033 	mov	r1, #51	; 0x33
void Key_ISR_Enable(int en)
{
	if(en)
	{
		rEXT_INT40_PEND = 0x3<<3;
		Macro_Write_Block(rEXT_INT40_MASK,0x3,0,3);
40003ebc:	e3ccc018 	bic	ip, ip, #24
40003ec0:	e583cf00 	str	ip, [r3, #3840]	; 0xf00

		GIC_Set_Interrupt_Priority(0,51,0);
40003ec4:	ebfff850 	bl	4000200c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,51);
40003ec8:	e3a00000 	mov	r0, #0
40003ecc:	e3a01033 	mov	r1, #51	; 0x33
40003ed0:	ebfff827 	bl	40001f74 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,51,1);
40003ed4:	e3a00000 	mov	r0, #0
40003ed8:	e3a01033 	mov	r1, #51	; 0x33
40003edc:	e3a02001 	mov	r2, #1
40003ee0:	ebfff86a 	bl	40002090 <GIC_Set_Processor_Target>

		GIC_Set_Interrupt_Priority(0,52,0);
40003ee4:	e3a00000 	mov	r0, #0
40003ee8:	e3a01034 	mov	r1, #52	; 0x34
40003eec:	e1a02000 	mov	r2, r0
40003ef0:	ebfff845 	bl	4000200c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,52);
40003ef4:	e3a00000 	mov	r0, #0
40003ef8:	e3a01034 	mov	r1, #52	; 0x34
40003efc:	ebfff81c 	bl	40001f74 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,52,1);
40003f00:	e3a00000 	mov	r0, #0
40003f04:	e3a01034 	mov	r1, #52	; 0x34
40003f08:	e3a02001 	mov	r2, #1
	else
	{
		GIC_Interrupt_Disable(0,51);
		GIC_Interrupt_Disable(0,52);
	}
}
40003f0c:	e24bd014 	sub	sp, fp, #20
40003f10:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
		GIC_Interrupt_Enable(0,51);
		GIC_Set_Processor_Target(0,51,1);

		GIC_Set_Interrupt_Priority(0,52,0);
		GIC_Interrupt_Enable(0,52);
		GIC_Set_Processor_Target(0,52,1);
40003f14:	eafff85d 	b	40002090 <GIC_Set_Processor_Target>

40003f18 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Write_Block(rGPM4CON, 0xff, 0x11, 16);
40003f18:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003f1c:	e59322e0 	ldr	r2, [r3, #736]	; 0x2e0
40003f20:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40003f24:	e3822811 	orr	r2, r2, #1114112	; 0x110000
40003f28:	e58322e0 	str	r2, [r3, #736]	; 0x2e0
	LED_Display(0);
}

void LED_Display(int led)
{
	Macro_Write_Block(rGPM4DAT, 0x3, (led) & 0x3, 4);
40003f2c:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003f30:	e3c22030 	bic	r2, r2, #48	; 0x30
40003f34:	e58322e4 	str	r2, [r3, #740]	; 0x2e4
40003f38:	e12fff1e 	bx	lr

40003f3c <LED_Display>:
40003f3c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40003f40:	e2000003 	and	r0, r0, #3
40003f44:	e59322e4 	ldr	r2, [r3, #740]	; 0x2e4
40003f48:	e3c22030 	bic	r2, r2, #48	; 0x30
40003f4c:	e1820200 	orr	r0, r2, r0, lsl #4
40003f50:	e58302e4 	str	r0, [r3, #740]	; 0x2e4
40003f54:	e12fff1e 	bx	lr

40003f58 <init_transtable>:
TT_info info_stack_app_0 = {STACK_LIMIT_APP0, STACK_BASE_APP0-1, STACK_LIMIT_APP0, RW_WBWA};
TT_info info_app_1 = {RAM_APP0, (RAM_APP0+SIZE_APP1-1), RAM_APP1, (RW_WBWA | (1 << 17))};
TT_info info_stack_app_1 = {STACK_LIMIT_APP1, STACK_BASE_APP1-1, STACK_LIMIT_APP1, RW_WBWA};

void init_transtable(unsigned int tt_app_addr, TT_info info)
{
40003f58:	e1a0c00d 	mov	ip, sp
40003f5c:	e24dd010 	sub	sp, sp, #16
40003f60:	e92dd9f8 	push	{r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40003f64:	e24cb014 	sub	fp, ip, #20
40003f68:	e28bc008 	add	ip, fp, #8
40003f6c:	e59b8014 	ldr	r8, [fp, #20]
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
	nNumOfSec = (0x1000+(info.uVaEnd>>20)-(info.uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40003f70:	e3a05000 	mov	r5, #0
TT_info info_stack_app_0 = {STACK_LIMIT_APP0, STACK_BASE_APP0-1, STACK_LIMIT_APP0, RW_WBWA};
TT_info info_app_1 = {RAM_APP0, (RAM_APP0+SIZE_APP1-1), RAM_APP1, (RW_WBWA | (1 << 17))};
TT_info info_stack_app_1 = {STACK_LIMIT_APP1, STACK_BASE_APP1-1, STACK_LIMIT_APP1, RW_WBWA};

void init_transtable(unsigned int tt_app_addr, TT_info info)
{
40003f74:	e88c000e 	stm	ip, {r1, r2, r3}
	unsigned int nNumOfSec;

	info.uPaStart &= ~0xfffff;
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
40003f78:	e1a03a21 	lsr	r3, r1, #20
{
	int i = 0;
	unsigned int *pTT;
	unsigned int nNumOfSec;

	info.uPaStart &= ~0xfffff;
40003f7c:	e59b7010 	ldr	r7, [fp, #16]
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
	nNumOfSec = (0x1000+(info.uVaEnd>>20)-(info.uVaStart>>20))%0x1000;
40003f80:	e0804103 	add	r4, r0, r3, lsl #2
40003f84:	e59b600c 	ldr	r6, [fp, #12]
{
	int i = 0;
	unsigned int *pTT;
	unsigned int nNumOfSec;

	info.uPaStart &= ~0xfffff;
40003f88:	e1a07a27 	lsr	r7, r7, #20
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
	nNumOfSec = (0x1000+(info.uVaEnd>>20)-(info.uVaStart>>20))%0x1000;
40003f8c:	e0636a26 	rsb	r6, r3, r6, lsr #20
{
	int i = 0;
	unsigned int *pTT;
	unsigned int nNumOfSec;

	info.uPaStart &= ~0xfffff;
40003f90:	e1a07a07 	lsl	r7, r7, #20
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
	nNumOfSec = (0x1000+(info.uVaEnd>>20)-(info.uVaStart>>20))%0x1000;
40003f94:	e7eb6056 	ubfx	r6, r6, #0, #12

	for(i=0; i<=nNumOfSec; i++)
	{
		Uart_Printf("\npTT : %p\n", pTT);
40003f98:	e307018c 	movw	r0, #29068	; 0x718c
40003f9c:	e1a01004 	mov	r1, r4
40003fa0:	e3440001 	movt	r0, #16385	; 0x4001
40003fa4:	eb000529 	bl	40005450 <Uart1_Printf>
		Uart_Printf("\n*pTT : %X\n", *pTT);
40003fa8:	e3070198 	movw	r0, #29080	; 0x7198
40003fac:	e5941000 	ldr	r1, [r4]
40003fb0:	e3440001 	movt	r0, #16385	; 0x4001
40003fb4:	eb000525 	bl	40005450 <Uart1_Printf>
		*pTT = info.attr|(info.uPaStart+(i<<20));
40003fb8:	e0871a05 	add	r1, r7, r5, lsl #20
		Uart_Printf("\n changed *pTT : %X\n", *pTT);
40003fbc:	e30701a4 	movw	r0, #29092	; 0x71a4
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
	nNumOfSec = (0x1000+(info.uVaEnd>>20)-(info.uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40003fc0:	e2855001 	add	r5, r5, #1
	{
		Uart_Printf("\npTT : %p\n", pTT);
		Uart_Printf("\n*pTT : %X\n", *pTT);
		*pTT = info.attr|(info.uPaStart+(i<<20));
40003fc4:	e1811008 	orr	r1, r1, r8
		Uart_Printf("\n changed *pTT : %X\n", *pTT);
40003fc8:	e3440001 	movt	r0, #16385	; 0x4001

	for(i=0; i<=nNumOfSec; i++)
	{
		Uart_Printf("\npTT : %p\n", pTT);
		Uart_Printf("\n*pTT : %X\n", *pTT);
		*pTT = info.attr|(info.uPaStart+(i<<20));
40003fcc:	e4841004 	str	r1, [r4], #4
		Uart_Printf("\n changed *pTT : %X\n", *pTT);
40003fd0:	eb00051e 	bl	40005450 <Uart1_Printf>
	info.uVaStart &= ~0xfffff;

	pTT = (unsigned int *) tt_app_addr + (info.uVaStart>>20);
	nNumOfSec = (0x1000+(info.uVaEnd>>20)-(info.uVaStart>>20))%0x1000;

	for(i=0; i<=nNumOfSec; i++)
40003fd4:	e1560005 	cmp	r6, r5
40003fd8:	2affffee 	bcs	40003f98 <init_transtable+0x40>
		Uart_Printf("\n*pTT : %X\n", *pTT);
		*pTT = info.attr|(info.uPaStart+(i<<20));
		Uart_Printf("\n changed *pTT : %X\n", *pTT);
		pTT++;
	}
}
40003fdc:	e24bd024 	sub	sp, fp, #36	; 0x24
40003fe0:	e89da9f8 	ldm	sp, {r3, r4, r5, r6, r7, r8, fp, sp, pc}

40003fe4 <App_Read>:

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003fe4:	e2811f7f 	add	r1, r1, #508	; 0x1fc
		pTT++;
	}
}

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003fe8:	e1a0c00d 	mov	ip, sp
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003fec:	e2811003 	add	r1, r1, #3
		pTT++;
	}
}

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003ff0:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ff4:	e08064a1 	add	r6, r0, r1, lsr #9
		pTT++;
	}
}

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40003ff8:	e24cb004 	sub	fp, ip, #4
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40003ffc:	e1a04000 	mov	r4, r0
40004000:	e1500006 	cmp	r0, r6
		pTT++;
	}
}

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
40004004:	e1a05002 	mov	r5, r2
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004008:	289da878 	ldmcs	sp, {r3, r4, r5, r6, fp, sp, pc}
	{
		SD_Read_Sector(i, 1,(void *)addr);
4000400c:	e3a01001 	mov	r1, #1
40004010:	e1a00004 	mov	r0, r4
40004014:	e1a02005 	mov	r2, r5

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004018:	e0844001 	add	r4, r4, r1
	{
		SD_Read_Sector(i, 1,(void *)addr);
4000401c:	eb0003cb 	bl	40004f50 <SD_Read_Sector>

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004020:	e1560004 	cmp	r6, r4
	{
		SD_Read_Sector(i, 1,(void *)addr);
		addr += SECTOR_SIZE;
40004024:	e2855c02 	add	r5, r5, #512	; 0x200

void App_Read(unsigned int sector, unsigned int size, unsigned int addr)
{
	int i;

	for(i=sector; i<(sector+ALIGN_SECTOR(size)); i++)
40004028:	8afffff7 	bhi	4000400c <App_Read+0x28>
4000402c:	e89da878 	ldm	sp, {r3, r4, r5, r6, fp, sp, pc}

40004030 <start_app_0>:
		addr += SECTOR_SIZE;
	}
}

void start_app_0(void)
{
40004030:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\nAPP0 RUN\n", 0);
40004034:	e30701bc 	movw	r0, #29116	; 0x71bc
		addr += SECTOR_SIZE;
	}
}

void start_app_0(void)
{
40004038:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	Uart_Printf("\nAPP0 RUN\n", 0);
4000403c:	e3a01000 	mov	r1, #0
		addr += SECTOR_SIZE;
	}
}

void start_app_0(void)
{
40004040:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\nAPP0 RUN\n", 0);
40004044:	e3440001 	movt	r0, #16385	; 0x4001
//	init_transtable(TT_APP_0, info_app_0);
//	init_transtable(TT_APP_0, info_stack_app_0);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(1);
	Uart_Printf("ASID: %d\n", CoGetASID());
40004048:	e30741c8 	movw	r4, #29128	; 0x71c8
	}
}

void start_app_0(void)
{
	Uart_Printf("\nAPP0 RUN\n", 0);
4000404c:	eb0004ff 	bl	40005450 <Uart1_Printf>
//	init_transtable(TT_APP_0, info_app_0);
//	init_transtable(TT_APP_0, info_stack_app_0);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(1);
	Uart_Printf("ASID: %d\n", CoGetASID());
40004050:	e3444001 	movt	r4, #16385	; 0x4001
//
//	init_transtable(TT_APP_0, info_app_0);
//	init_transtable(TT_APP_0, info_stack_app_0);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(1);
40004054:	e3a00001 	mov	r0, #1
40004058:	eb000701 	bl	40005c64 <CoSetASID>
	Uart_Printf("ASID: %d\n", CoGetASID());
4000405c:	eb000702 	bl	40005c6c <CoGetASID>
40004060:	e1a01000 	mov	r1, r0
40004064:	e1a00004 	mov	r0, r4
40004068:	eb0004f8 	bl	40005450 <Uart1_Printf>

	Uart_Printf("\n TTBR0 : %X", set_ttbr_app_0());
4000406c:	eb00063a 	bl	4000595c <set_ttbr_app_0>
40004070:	e1a01000 	mov	r1, r0
40004074:	e30701d4 	movw	r0, #29140	; 0x71d4
40004078:	e3440001 	movt	r0, #16385	; 0x4001
4000407c:	eb0004f3 	bl	40005450 <Uart1_Printf>
	Uart_Printf("ASID: %d\n", CoGetASID());
40004080:	eb0006f9 	bl	40005c6c <CoGetASID>
40004084:	e1a01000 	mov	r1, r0
40004088:	e1a00004 	mov	r0, r4
4000408c:	eb0004ef 	bl	40005450 <Uart1_Printf>

	Run_App(RAM_APP0, STACK_BASE_APP0);
40004090:	e3a00000 	mov	r0, #0
40004094:	e1a01000 	mov	r1, r0
40004098:	e3440410 	movt	r0, #17424	; 0x4410
4000409c:	e34414a0 	movt	r1, #17568	; 0x44a0
}
400040a0:	e24bd014 	sub	sp, fp, #20
400040a4:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
	Uart_Printf("ASID: %d\n", CoGetASID());

	Uart_Printf("\n TTBR0 : %X", set_ttbr_app_0());
	Uart_Printf("ASID: %d\n", CoGetASID());

	Run_App(RAM_APP0, STACK_BASE_APP0);
400040a8:	ea000610 	b	400058f0 <Run_App>

400040ac <start_app_1>:
}

void start_app_1(void)
{
400040ac:	e1a0c00d 	mov	ip, sp
	Uart_Printf("\nAPP1 RUN\n", 1);
400040b0:	e30701e4 	movw	r0, #29156	; 0x71e4

	Run_App(RAM_APP0, STACK_BASE_APP0);
}

void start_app_1(void)
{
400040b4:	e92dd818 	push	{r3, r4, fp, ip, lr, pc}
	Uart_Printf("\nAPP1 RUN\n", 1);
400040b8:	e3a01001 	mov	r1, #1

	Run_App(RAM_APP0, STACK_BASE_APP0);
}

void start_app_1(void)
{
400040bc:	e24cb004 	sub	fp, ip, #4
	Uart_Printf("\nAPP1 RUN\n", 1);
400040c0:	e3440001 	movt	r0, #16385	; 0x4001
//	init_transtable(TT_APP_1, info_app_1);
//	init_transtable(TT_APP_1, info_stack_app_1);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(2);
	Uart_Printf("ASID: %d\n", CoGetASID());
400040c4:	e30741c8 	movw	r4, #29128	; 0x71c8
	Run_App(RAM_APP0, STACK_BASE_APP0);
}

void start_app_1(void)
{
	Uart_Printf("\nAPP1 RUN\n", 1);
400040c8:	eb0004e0 	bl	40005450 <Uart1_Printf>
//	init_transtable(TT_APP_1, info_app_1);
//	init_transtable(TT_APP_1, info_stack_app_1);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(2);
	Uart_Printf("ASID: %d\n", CoGetASID());
400040cc:	e3444001 	movt	r4, #16385	; 0x4001
//
//	init_transtable(TT_APP_1, info_app_1);
//	init_transtable(TT_APP_1, info_stack_app_1);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(2);
400040d0:	e3a00002 	mov	r0, #2
400040d4:	eb0006e2 	bl	40005c64 <CoSetASID>
	Uart_Printf("ASID: %d\n", CoGetASID());
400040d8:	eb0006e3 	bl	40005c6c <CoGetASID>
400040dc:	e1a01000 	mov	r1, r0
400040e0:	e1a00004 	mov	r0, r4
400040e4:	eb0004d9 	bl	40005450 <Uart1_Printf>
	Uart_Printf("\n TTBR1 : %X", set_ttbr_app_1());
400040e8:	eb00062a 	bl	40005998 <set_ttbr_app_1>
400040ec:	e1a01000 	mov	r1, r0
400040f0:	e30701f0 	movw	r0, #29168	; 0x71f0
400040f4:	e3440001 	movt	r0, #16385	; 0x4001
400040f8:	eb0004d4 	bl	40005450 <Uart1_Printf>
	Uart_Printf("ASID: %d\n", CoGetASID());
400040fc:	eb0006da 	bl	40005c6c <CoGetASID>
40004100:	e1a01000 	mov	r1, r0
40004104:	e1a00004 	mov	r0, r4
40004108:	eb0004d0 	bl	40005450 <Uart1_Printf>

	Run_App(RAM_APP0, STACK_BASE_APP1);
4000410c:	e3a00000 	mov	r0, #0
40004110:	e1a01000 	mov	r1, r0
40004114:	e3440410 	movt	r0, #17424	; 0x4410
40004118:	e34414b0 	movt	r1, #17584	; 0x44b0
}
4000411c:	e24bd014 	sub	sp, fp, #20
40004120:	e89d6818 	ldm	sp, {r3, r4, fp, sp, lr}
	CoSetASID(2);
	Uart_Printf("ASID: %d\n", CoGetASID());
	Uart_Printf("\n TTBR1 : %X", set_ttbr_app_1());
	Uart_Printf("ASID: %d\n", CoGetASID());

	Run_App(RAM_APP0, STACK_BASE_APP1);
40004124:	ea0005f1 	b	400058f0 <Run_App>

40004128 <Main>:
}

void Main(void)
{
40004128:	e1a0c00d 	mov	ip, sp
4000412c:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
40004130:	e24cb004 	sub	fp, ip, #4
40004134:	e24dd008 	sub	sp, sp, #8
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
40004138:	e3a05000 	mov	r5, #0
	GIC_Set_Priority_Mask(0,0xFF);
	GIC_Distributor_Enable(1);

	Uart_Printf("\n==========\n");

	init_transtable(TT_APP_0, info_app_0);
4000413c:	e30745a0 	movw	r4, #30112	; 0x75a0
	Run_App(RAM_APP0, STACK_BASE_APP1);
}

void Main(void)
{
	CoInitMmuAndL1L2Cache();
40004140:	ebfff704 	bl	40001d58 <CoInitMmuAndL1L2Cache>
	Uart_Init(115200);
40004144:	e3a00cc2 	mov	r0, #49664	; 0xc200
	GIC_Set_Priority_Mask(0,0xFF);
	GIC_Distributor_Enable(1);

	Uart_Printf("\n==========\n");

	init_transtable(TT_APP_0, info_app_0);
40004148:	e3444001 	movt	r4, #16385	; 0x4001
}

void Main(void)
{
	CoInitMmuAndL1L2Cache();
	Uart_Init(115200);
4000414c:	e3400001 	movt	r0, #1
40004150:	e59f7298 	ldr	r7, [pc, #664]	; 400043f0 <Main+0x2c8>
40004154:	eb000459 	bl	400052c0 <Uart1_Init>
	LED_Init();
40004158:	ebffff6e 	bl	40003f18 <LED_Init>
	Key_ISR_Init();
4000415c:	ebffff37 	bl	40003e40 <Key_ISR_Init>
	Key_ISR_Enable(1);
40004160:	e3a00001 	mov	r0, #1
#endif

	pcb_list_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);

	int i;
	for (i=0; i<17; i++)
40004164:	e1a06005 	mov	r6, r5
{
	CoInitMmuAndL1L2Cache();
	Uart_Init(115200);
	LED_Init();
	Key_ISR_Init();
	Key_ISR_Enable(1);
40004168:	ebffff40 	bl	40003e70 <Key_ISR_Enable>

	Uart_Printf("\nOS Template\n");
4000416c:	e3070200 	movw	r0, #29184	; 0x7200
40004170:	e3440001 	movt	r0, #16385	; 0x4001
40004174:	eb0004b5 	bl	40005450 <Uart1_Printf>

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004178:	e3073ec4 	movw	r3, #32452	; 0x7ec4
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
4000417c:	e3a02f96 	mov	r2, #600	; 0x258
	Key_ISR_Init();
	Key_ISR_Enable(1);

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004180:	e3443001 	movt	r3, #16385	; 0x4001
40004184:	e3a0c005 	mov	ip, #5
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
40004188:	e3a01b01 	mov	r1, #1024	; 0x400
	Key_ISR_Enable(1);

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
4000418c:	e3a00002 	mov	r0, #2
	Key_ISR_Init();
	Key_ISR_Enable(1);

	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
40004190:	e583c01c 	str	ip, [r3, #28]
	ArrWinInfo[0].bytes_per_pixel = 2;
40004194:	e5830018 	str	r0, [r3, #24]
	ArrWinInfo[0].p_sizex = 1024;
40004198:	e5831008 	str	r1, [r3, #8]
	ArrWinInfo[0].p_sizey = 600;
	ArrWinInfo[0].v_sizex = 1024;
4000419c:	e5831010 	str	r1, [r3, #16]
	Uart_Printf("\nOS Template\n");

	ArrWinInfo[0].bpp_mode = BPPMODE_16BPP_565;
	ArrWinInfo[0].bytes_per_pixel = 2;
	ArrWinInfo[0].p_sizex = 1024;
	ArrWinInfo[0].p_sizey = 600;
400041a0:	e583200c 	str	r2, [r3, #12]
	ArrWinInfo[0].v_sizex = 1024;
	ArrWinInfo[0].v_sizey = 600;
400041a4:	e5832014 	str	r2, [r3, #20]
	ArrWinInfo[0].posx = (1024 - ArrWinInfo[0].p_sizex) / 2;
400041a8:	e5835000 	str	r5, [r3]
	ArrWinInfo[0].posy = (600 - ArrWinInfo[0].p_sizey) / 2;
400041ac:	e5835004 	str	r5, [r3, #4]

	Lcd_Init();
400041b0:	ebfffa0a 	bl	400029e0 <Lcd_Init>
	Lcd_Win_Init(0, 1);
400041b4:	e3a01001 	mov	r1, #1
400041b8:	e1a00005 	mov	r0, r5
400041bc:	ebfffa79 	bl	40002ba8 <Lcd_Win_Init>
	Lcd_Brightness_Control(8);
400041c0:	e3a00008 	mov	r0, #8
400041c4:	ebfffba8 	bl	4000306c <Lcd_Brightness_Control>

	Lcd_Select_Display_Frame_Buffer(0, 0);
400041c8:	e1a00005 	mov	r0, r5
400041cc:	e1a01005 	mov	r1, r5
400041d0:	ebfffb91 	bl	4000301c <Lcd_Select_Display_Frame_Buffer>
	Lcd_Select_Draw_Frame_Buffer(0, 0);
400041d4:	e1a01005 	mov	r1, r5
400041d8:	e1a00005 	mov	r0, r5
400041dc:	ebfffb84 	bl	40002ff4 <Lcd_Select_Draw_Frame_Buffer>
	Lcd_Draw_Back_Color(GREEN);
400041e0:	e3a00e7e 	mov	r0, #2016	; 0x7e0
400041e4:	ebfffb0f 	bl	40002e28 <Lcd_Draw_Back_Color>

	GIC_CPU_Interface_Enable(0,1);
400041e8:	e1a00005 	mov	r0, r5
400041ec:	e3a01001 	mov	r1, #1
400041f0:	ebfff754 	bl	40001f48 <GIC_CPU_Interface_Enable>
	GIC_Set_Priority_Mask(0,0xFF);
400041f4:	e3a010ff 	mov	r1, #255	; 0xff
400041f8:	e1a00005 	mov	r0, r5
400041fc:	ebfff756 	bl	40001f5c <GIC_Set_Priority_Mask>
	GIC_Distributor_Enable(1);
40004200:	e3a00001 	mov	r0, #1
40004204:	ebfff749 	bl	40001f30 <GIC_Distributor_Enable>

	Uart_Printf("\n==========\n");
40004208:	e3070210 	movw	r0, #29200	; 0x7210
4000420c:	e3440001 	movt	r0, #16385	; 0x4001
40004210:	eb00048e 	bl	40005450 <Uart1_Printf>

	init_transtable(TT_APP_0, info_app_0);
40004214:	e594c00c 	ldr	ip, [r4, #12]
40004218:	e3a00311 	mov	r0, #1140850688	; 0x44000000
4000421c:	e894000e 	ldm	r4, {r1, r2, r3}
40004220:	e58dc000 	str	ip, [sp]
40004224:	ebffff4b 	bl	40003f58 <init_transtable>
	init_transtable(TT_APP_0, info_stack_app_0);
40004228:	e594c01c 	ldr	ip, [r4, #28]
4000422c:	e2843010 	add	r3, r4, #16
40004230:	e893000e 	ldm	r3, {r1, r2, r3}
40004234:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40004238:	e58dc000 	str	ip, [sp]
4000423c:	ebffff45 	bl	40003f58 <init_transtable>

	Uart_Printf("\n==========\n");
40004240:	e3070210 	movw	r0, #29200	; 0x7210
40004244:	e3440001 	movt	r0, #16385	; 0x4001
40004248:	eb000480 	bl	40005450 <Uart1_Printf>

	Uart_Printf("\n==========\n");
4000424c:	e3070210 	movw	r0, #29200	; 0x7210
40004250:	e3440001 	movt	r0, #16385	; 0x4001
40004254:	eb00047d 	bl	40005450 <Uart1_Printf>

	init_transtable(TT_APP_1, info_app_1);
40004258:	e594c02c 	ldr	ip, [r4, #44]	; 0x2c
4000425c:	e2843020 	add	r3, r4, #32
40004260:	e3a00901 	mov	r0, #16384	; 0x4000
40004264:	e893000e 	ldm	r3, {r1, r2, r3}
40004268:	e3440400 	movt	r0, #17408	; 0x4400
	init_transtable(TT_APP_1, info_stack_app_1);
4000426c:	e2844030 	add	r4, r4, #48	; 0x30

	Uart_Printf("\n==========\n");

	Uart_Printf("\n==========\n");

	init_transtable(TT_APP_1, info_app_1);
40004270:	e58dc000 	str	ip, [sp]
40004274:	ebffff37 	bl	40003f58 <init_transtable>
	init_transtable(TT_APP_1, info_stack_app_1);
40004278:	e594c00c 	ldr	ip, [r4, #12]
4000427c:	e3a00901 	mov	r0, #16384	; 0x4000
40004280:	e894000e 	ldm	r4, {r1, r2, r3}
40004284:	e3440400 	movt	r0, #17408	; 0x4400
40004288:	e58dc000 	str	ip, [sp]
4000428c:	ebffff31 	bl	40003f58 <init_transtable>

	Uart_Printf("\n==========\n");
40004290:	e3070210 	movw	r0, #29200	; 0x7210
40004294:	e3440001 	movt	r0, #16385	; 0x4001
40004298:	eb00046c 	bl	40005450 <Uart1_Printf>
		Uart_Printf("APP1 Loading!\n");
		App_Read(SECTOR_APP1, SIZE_APP0, RAM_APP1);
	}
#endif

	pcb_list_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);
4000429c:	e1a00005 	mov	r0, r5
400042a0:	e1a01005 	mov	r1, r5
400042a4:	e1a02005 	mov	r2, r5
400042a8:	e3440410 	movt	r0, #17424	; 0x4410
400042ac:	e34414a0 	movt	r1, #17568	; 0x44a0
400042b0:	e34424b0 	movt	r2, #17584	; 0x44b0
400042b4:	eb00004e 	bl	400043f4 <pcb_list_init>

	int i;
	for (i=0; i<17; i++)
	{
		Uart_Printf("pcb_list[0] r%d : 0x%x \n", i, pcb_list[0][i]);
400042b8:	e5b72004 	ldr	r2, [r7, #4]!
400042bc:	e3070220 	movw	r0, #29216	; 0x7220
400042c0:	e1a01006 	mov	r1, r6
400042c4:	e3440001 	movt	r0, #16385	; 0x4001
400042c8:	eb000460 	bl	40005450 <Uart1_Printf>
		Uart_Printf("pcb_list[1] r%d : 0x%x \n", i, pcb_list[1][i]);
400042cc:	e307023c 	movw	r0, #29244	; 0x723c
400042d0:	e1a01006 	mov	r1, r6
400042d4:	e5972044 	ldr	r2, [r7, #68]	; 0x44
400042d8:	e3440001 	movt	r0, #16385	; 0x4001
#endif

	pcb_list_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);

	int i;
	for (i=0; i<17; i++)
400042dc:	e2866001 	add	r6, r6, #1
	{
		Uart_Printf("pcb_list[0] r%d : 0x%x \n", i, pcb_list[0][i]);
		Uart_Printf("pcb_list[1] r%d : 0x%x \n", i, pcb_list[1][i]);
400042e0:	eb00045a 	bl	40005450 <Uart1_Printf>
#endif

	pcb_list_init(RAM_APP0, STACK_BASE_APP0, STACK_BASE_APP1);

	int i;
	for (i=0; i<17; i++)
400042e4:	e3560011 	cmp	r6, #17
400042e8:	1afffff2 	bne	400042b8 <Main+0x190>
400042ec:	ea000003 	b	40004300 <Main+0x1d8>
		if(x == '1')
		{
			start_app_0();
		}

		if(x == '2')
400042f0:	e3500032 	cmp	r0, #50	; 0x32
400042f4:	0a000022 	beq	40004384 <Main+0x25c>
		{
			start_app_1();
		}


		if (CoGetASID() == 1)
400042f8:	eb00065b 	bl	40005c6c <CoGetASID>
		{
		}

		if (CoGetASID() == 2)
400042fc:	eb00065a 	bl	40005c6c <CoGetASID>

	for(;;)
	{
		unsigned char x;

		Uart_Printf("\nAPP [1]APP0, [2]APP1 >> ");
40004300:	e3070258 	movw	r0, #29272	; 0x7258
40004304:	e3440001 	movt	r0, #16385	; 0x4001
40004308:	eb000450 	bl	40005450 <Uart1_Printf>
		x = Uart1_Get_Char();
4000430c:	eb000475 	bl	400054e8 <Uart1_Get_Char>

//		Timer0_Int_Delay(1, 100);

		if(x == '1')
40004310:	e3500031 	cmp	r0, #49	; 0x31
40004314:	1afffff5 	bne	400042f0 <Main+0x1c8>
	}
}

void start_app_0(void)
{
	Uart_Printf("\nAPP0 RUN\n", 0);
40004318:	e30701bc 	movw	r0, #29116	; 0x71bc
4000431c:	e3a01000 	mov	r1, #0
40004320:	e3440001 	movt	r0, #16385	; 0x4001
40004324:	eb000449 	bl	40005450 <Uart1_Printf>
//
//	init_transtable(TT_APP_0, info_app_0);
//	init_transtable(TT_APP_0, info_stack_app_0);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(1);
40004328:	e3a00001 	mov	r0, #1
4000432c:	eb00064c 	bl	40005c64 <CoSetASID>
	Uart_Printf("ASID: %d\n", CoGetASID());
40004330:	eb00064d 	bl	40005c6c <CoGetASID>
40004334:	e1a01000 	mov	r1, r0
40004338:	e30701c8 	movw	r0, #29128	; 0x71c8
4000433c:	e3440001 	movt	r0, #16385	; 0x4001
40004340:	eb000442 	bl	40005450 <Uart1_Printf>

	Uart_Printf("\n TTBR0 : %X", set_ttbr_app_0());
40004344:	eb000584 	bl	4000595c <set_ttbr_app_0>
40004348:	e1a01000 	mov	r1, r0
4000434c:	e30701d4 	movw	r0, #29140	; 0x71d4
40004350:	e3440001 	movt	r0, #16385	; 0x4001
40004354:	eb00043d 	bl	40005450 <Uart1_Printf>
	Uart_Printf("ASID: %d\n", CoGetASID());
40004358:	eb000643 	bl	40005c6c <CoGetASID>
4000435c:	e1a01000 	mov	r1, r0
40004360:	e30701c8 	movw	r0, #29128	; 0x71c8
40004364:	e3440001 	movt	r0, #16385	; 0x4001
40004368:	eb000438 	bl	40005450 <Uart1_Printf>

	Run_App(RAM_APP0, STACK_BASE_APP0);
4000436c:	e3a00000 	mov	r0, #0
40004370:	e1a01000 	mov	r1, r0
40004374:	e3440410 	movt	r0, #17424	; 0x4410
40004378:	e34414a0 	movt	r1, #17568	; 0x44a0
4000437c:	eb00055b 	bl	400058f0 <Run_App>
40004380:	eaffffdc 	b	400042f8 <Main+0x1d0>
}

void start_app_1(void)
{
	Uart_Printf("\nAPP1 RUN\n", 1);
40004384:	e30701e4 	movw	r0, #29156	; 0x71e4
40004388:	e3a01001 	mov	r1, #1
4000438c:	e3440001 	movt	r0, #16385	; 0x4001
40004390:	eb00042e 	bl	40005450 <Uart1_Printf>
//
//	init_transtable(TT_APP_1, info_app_1);
//	init_transtable(TT_APP_1, info_stack_app_1);
//
//	Uart_Printf("\n==========\n");
	CoSetASID(2);
40004394:	e3a00002 	mov	r0, #2
40004398:	eb000631 	bl	40005c64 <CoSetASID>
	Uart_Printf("ASID: %d\n", CoGetASID());
4000439c:	eb000632 	bl	40005c6c <CoGetASID>
400043a0:	e1a01000 	mov	r1, r0
400043a4:	e30701c8 	movw	r0, #29128	; 0x71c8
400043a8:	e3440001 	movt	r0, #16385	; 0x4001
400043ac:	eb000427 	bl	40005450 <Uart1_Printf>
	Uart_Printf("\n TTBR1 : %X", set_ttbr_app_1());
400043b0:	eb000578 	bl	40005998 <set_ttbr_app_1>
400043b4:	e1a01000 	mov	r1, r0
400043b8:	e30701f0 	movw	r0, #29168	; 0x71f0
400043bc:	e3440001 	movt	r0, #16385	; 0x4001
400043c0:	eb000422 	bl	40005450 <Uart1_Printf>
	Uart_Printf("ASID: %d\n", CoGetASID());
400043c4:	eb000628 	bl	40005c6c <CoGetASID>
400043c8:	e1a01000 	mov	r1, r0
400043cc:	e30701c8 	movw	r0, #29128	; 0x71c8
400043d0:	e3440001 	movt	r0, #16385	; 0x4001
400043d4:	eb00041d 	bl	40005450 <Uart1_Printf>

	Run_App(RAM_APP0, STACK_BASE_APP1);
400043d8:	e3a00000 	mov	r0, #0
400043dc:	e1a01000 	mov	r1, r0
400043e0:	e3440410 	movt	r0, #17424	; 0x4410
400043e4:	e34414b0 	movt	r1, #17584	; 0x44b0
400043e8:	eb000540 	bl	400058f0 <Run_App>
400043ec:	eaffffc1 	b	400042f8 <Main+0x1d0>
400043f0:	40017f74 	andmi	r7, r1, r4, ror pc

400043f4 <pcb_list_init>:
unsigned int pcb_list[2][17];
unsigned int current_pcb[17];

void pcb_list_init(unsigned int RAM_APP0, unsigned int STACK_BASE_APP0, unsigned int STACK_BASE_APP1)
{
	pcb_list[0][13] = STACK_BASE_APP0; // sp
400043f4:	e3073f78 	movw	r3, #32632	; 0x7f78
400043f8:	e3443001 	movt	r3, #16385	; 0x4001
400043fc:	e5831034 	str	r1, [r3, #52]	; 0x34
	pcb_list[0][14] = RAM_APP0; // pc
40004400:	e5830038 	str	r0, [r3, #56]	; 0x38

	pcb_list[1][13] = STACK_BASE_APP1;
40004404:	e5832078 	str	r2, [r3, #120]	; 0x78
	pcb_list[1][14] = RAM_APP0;
40004408:	e583007c 	str	r0, [r3, #124]	; 0x7c
4000440c:	e12fff1e 	bx	lr

40004410 <_sbrk>:
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004410:	e3083048 	movw	r3, #32840	; 0x8048

extern unsigned char __ZI_LIMIT__;
static caddr_t heap =  NULL;

caddr_t _sbrk(int inc)
{
40004414:	e1a01000 	mov	r1, r0
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004418:	e3443001 	movt	r3, #16385	; 0x4001

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
4000441c:	e2811007 	add	r1, r1, #7
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004420:	e5932000 	ldr	r2, [r3]
40004424:	e3520000 	cmp	r2, #0
40004428:	059f0028 	ldreq	r0, [pc, #40]	; 40004458 <_sbrk+0x48>
4000442c:	11a00002 	movne	r0, r2

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004430:	e30f2ff7 	movw	r2, #65527	; 0xfff7
40004434:	e344237f 	movt	r2, #17279	; 0x437f
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004438:	03c00007 	biceq	r0, r0, #7

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
4000443c:	e0801001 	add	r1, r0, r1
caddr_t _sbrk(int inc)
{
	caddr_t prevHeap;
	caddr_t nextHeap;

	if(heap == NULL) heap = __HEAP_BASE__;
40004440:	05830000 	streq	r0, [r3]

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);
40004444:	e3c11007 	bic	r1, r1, #7

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004448:	e1510002 	cmp	r1, r2

	heap = nextHeap;
4000444c:	95831000 	strls	r1, [r3]
	if(heap == NULL) heap = __HEAP_BASE__;

	prevHeap = heap;
	nextHeap = (caddr_t)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= __HEAP_LIMIT__) return (caddr_t)NULL;
40004450:	83a00000 	movhi	r0, #0

	heap = nextHeap;
	return prevHeap;
}
40004454:	e12fff1e 	bx	lr
40004458:	40018097 	mulmi	r1, r7, r0

4000445c <Get_Stack_Base>:

unsigned int Get_Stack_Base(void)
{
	return (unsigned int)STACK_BASE;
}
4000445c:	e3a00311 	mov	r0, #1140850688	; 0x44000000
40004460:	e12fff1e 	bx	lr

40004464 <Get_Stack_Limit>:

unsigned int Get_Stack_Limit(void)
{
	return (unsigned int)__STACK_LIMIT__;
}
40004464:	e3a00000 	mov	r0, #0
40004468:	e3440380 	movt	r0, #17280	; 0x4380
4000446c:	e12fff1e 	bx	lr

40004470 <Get_Heap_Base>:

unsigned int Get_Heap_Base(void)
{
	return (unsigned int)__HEAP_BASE__;
40004470:	e59f0004 	ldr	r0, [pc, #4]	; 4000447c <Get_Heap_Base+0xc>
}
40004474:	e3c00007 	bic	r0, r0, #7
40004478:	e12fff1e 	bx	lr
4000447c:	40018097 	mulmi	r1, r7, r0

40004480 <Get_Heap_Limit>:

unsigned int Get_Heap_Limit(void)
{
	return (unsigned int)__HEAP_LIMIT__;
}
40004480:	e30f0ff8 	movw	r0, #65528	; 0xfff8
40004484:	e344037f 	movt	r0, #17279	; 0x437f
40004488:	e12fff1e 	bx	lr

4000448c <Delay>:

void Delay(unsigned int v)
{
4000448c:	e24dd008 	sub	sp, sp, #8
	volatile int i;

	for(i = 0; i < v; i++);
40004490:	e3a03000 	mov	r3, #0
40004494:	e58d3004 	str	r3, [sp, #4]
40004498:	e59d3004 	ldr	r3, [sp, #4]
4000449c:	e1500003 	cmp	r0, r3
400044a0:	9a000005 	bls	400044bc <Delay+0x30>
400044a4:	e59d3004 	ldr	r3, [sp, #4]
400044a8:	e2833001 	add	r3, r3, #1
400044ac:	e58d3004 	str	r3, [sp, #4]
400044b0:	e59d3004 	ldr	r3, [sp, #4]
400044b4:	e1530000 	cmp	r3, r0
400044b8:	3afffff9 	bcc	400044a4 <Delay+0x18>
}
400044bc:	e28dd008 	add	sp, sp, #8
400044c0:	e12fff1e 	bx	lr

400044c4 <SDHC_Init>:
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400044c4:	e3a02411 	mov	r2, #285212672	; 0x11000000
/*	SCLK_MPLL_USER_T / MMC2_RATIO / MMC2_PRE_RATIO = max 50Mhz			 */
/* 	Set value 800Mhz / (7+1) / (1+1) = 50Mhz							 */
/*************************************************************************/

void SDHC_Init(void)
{
400044c8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400044cc:	e5924080 	ldr	r4, [r2, #128]	; 0x80
400044d0:	e3020222 	movw	r0, #8738	; 0x2222
400044d4:	e3400222 	movt	r0, #546	; 0x222
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
400044d8:	e3a03903 	mov	r3, #49152	; 0xc000
400044dc:	e3413003 	movt	r3, #4099	; 0x1003
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400044e0:	e3a01000 	mov	r1, #0
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400044e4:	e204420f 	and	r4, r4, #-268435456	; 0xf0000000
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
400044e8:	e3411253 	movt	r1, #4691	; 0x1253
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400044ec:	e1840000 	orr	r0, r4, r0
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400044f0:	e307cea8 	movw	ip, #32424	; 0x7ea8
	SDHC_Change_Dat_Width_4bit();
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
400044f4:	e5820080 	str	r0, [r2, #128]	; 0x80
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
400044f8:	e344c001 	movt	ip, #16385	; 0x4001
}

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
400044fc:	e592008c 	ldr	r0, [r2, #140]	; 0x8c
40004500:	e1e00720 	mvn	r0, r0, lsr #14
40004504:	e1e00700 	mvn	r0, r0, lsl #14
40004508:	e582008c 	str	r0, [r2, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
4000450c:	e5920088 	ldr	r0, [r2, #136]	; 0x88
40004510:	e3c00dff 	bic	r0, r0, #16320	; 0x3fc0
40004514:	e3c0003f 	bic	r0, r0, #63	; 0x3f
40004518:	e5820088 	str	r0, [r2, #136]	; 0x88
/*************************************************************************/

void SDHC_Init(void)
{
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
4000451c:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004520:	e3c2200f 	bic	r2, r2, #15
40004524:	e3822007 	orr	r2, r2, #7
40004528:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
4000452c:	e5932548 	ldr	r2, [r3, #1352]	; 0x548
40004530:	e3c22cff 	bic	r2, r2, #65280	; 0xff00
40004534:	e3822c01 	orr	r2, r2, #256	; 0x100
40004538:	e5832548 	str	r2, [r3, #1352]	; 0x548
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
4000453c:	e5932940 	ldr	r2, [r3, #2368]	; 0x940
40004540:	e3822080 	orr	r2, r2, #128	; 0x80
40004544:	e5832940 	str	r2, [r3, #2368]	; 0x940
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
40004548:	e1d133b6 	ldrh	r3, [r1, #54]	; 0x36
4000454c:	e1e03523 	mvn	r3, r3, lsr #10
40004550:	e1e03503 	mvn	r3, r3, lsl #10
40004554:	e1c133b6 	strh	r3, [r1, #54]	; 0x36
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004558:	e5913024 	ldr	r3, [r1, #36]	; 0x24
}
4000455c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
	SDHC_Port_Init();
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xF, 0x7, 0); // MMC2_RATIO
	Macro_Write_Block(rCLK_DIV_FSYS2, 0xFF, 0x1, 8); // MMC2_PRE_RATIO
	Macro_Set_Bit(rCLK_GATE_IP_FSYS, 7); // CLK_SDMMC2 enable(pass)
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
40004560:	e7e03853 	ubfx	r3, r3, #16, #1
40004564:	e58c3000 	str	r3, [ip]
}
40004568:	e12fff1e 	bx	lr

4000456c <SDHC_Card_Init>:
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
4000456c:	e3a03000 	mov	r3, #0
40004570:	e3a0200e 	mov	r2, #14
40004574:	e3413253 	movt	r3, #4691	; 0x1253
	Macro_Set_Area(rERRINTSTSEN2, 0x3FF, 0);
	sd_insert_flag = Macro_Check_Bit_Set(rPRNSTS2,16);
}

void SDHC_Card_Init(void)
{
40004578:	e92d03f0 	push	{r4, r5, r6, r7, r8, r9}
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
4000457c:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004580:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
40004584:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
40004588:	e3822001 	orr	r2, r2, #1
4000458c:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
40004590:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
40004594:	e3a03000 	mov	r3, #0
40004598:	e3413253 	movt	r3, #4691	; 0x1253
4000459c:	e3120002 	tst	r2, #2
400045a0:	0afffffa 	beq	40004590 <SDHC_Card_Init+0x24>
	Macro_Set_Bit(rCLKCON2, 2);
400045a4:	e593c02c 	ldr	ip, [r3, #44]	; 0x2c

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045a8:	e1a00003 	mov	r0, r3

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
	rBLKSIZE2 = SDHC_BLK_SIZE;
400045ac:	e3a01c02 	mov	r1, #512	; 0x200

	rTIMEOUTCON2 = 0xE;
400045b0:	e3a0200e 	mov	r2, #14
void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
	Macro_Set_Bit(rCLKCON2, 2);
400045b4:	e38cc004 	orr	ip, ip, #4
400045b8:	e583c02c 	str	ip, [r3, #44]	; 0x2c
}

void SDHC_Card_Init(void)
{
	SDHC_Clock_Supply();
	Macro_Set_Bit(rPWRCON2, 0);
400045bc:	e5d3c029 	ldrb	ip, [r3, #41]	; 0x29
400045c0:	e38cc001 	orr	ip, ip, #1
400045c4:	e5c3c029 	strb	ip, [r3, #41]	; 0x29
	rBLKSIZE2 = SDHC_BLK_SIZE;
400045c8:	e5831004 	str	r1, [r3, #4]

	rTIMEOUTCON2 = 0xE;
400045cc:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400045d0:	e5903024 	ldr	r3, [r0, #36]	; 0x24
400045d4:	e3a02000 	mov	r2, #0
400045d8:	e3412253 	movt	r2, #4691	; 0x1253
400045dc:	e2131001 	ands	r1, r3, #1
400045e0:	1afffffa 	bne	400045d0 <SDHC_Card_Init+0x64>
400045e4:	e3073eb8 	movw	r3, #32440	; 0x7eb8
	rARGUMENT2 = 0x0;
400045e8:	e5821008 	str	r1, [r2, #8]
400045ec:	e3443001 	movt	r3, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400045f0:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
400045f4:	e5932000 	ldr	r2, [r3]
400045f8:	e307ceb8 	movw	ip, #32440	; 0x7eb8
400045fc:	e344c001 	movt	ip, #16385	; 0x4001
40004600:	e3520000 	cmp	r2, #0
40004604:	0afffffa 	beq	400045f4 <SDHC_Card_Init+0x88>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004608:	e3a01000 	mov	r1, #0
4000460c:	e308504c 	movw	r5, #32844	; 0x804c

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004610:	e1a04001 	mov	r4, r1
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004614:	e3411253 	movt	r1, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004618:	e58c4000 	str	r4, [ip]
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
4000461c:	e3a06902 	mov	r6, #32768	; 0x8000
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004620:	e1d193b2 	ldrh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004624:	e1a02001 	mov	r2, r1
40004628:	e1a00001 	mov	r0, r1
4000462c:	e3445001 	movt	r5, #16385	; 0x4001
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004630:	e34060ff 	movt	r6, #255	; 0xff
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004634:	e3038702 	movw	r8, #14082	; 0x3702
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004638:	e3027902 	movw	r7, #10498	; 0x2902
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
4000463c:	e6ff9079 	uxth	r9, r9
40004640:	e1c193b2 	strh	r9, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004644:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004648:	e3110001 	tst	r1, #1
4000464c:	1afffffc 	bne	40004644 <SDHC_Card_Init+0xd8>
	rARGUMENT2 = sd_rca << 16;
40004650:	e1d510b0 	ldrh	r1, [r5]
40004654:	e1a01801 	lsl	r1, r1, #16
40004658:	e5801008 	str	r1, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
4000465c:	e1c080be 	strh	r8, [r0, #14]
	while (!sd_command_complete_flag);
40004660:	e5931000 	ldr	r1, [r3]
40004664:	e3510000 	cmp	r1, #0
40004668:	0afffffc 	beq	40004660 <SDHC_Card_Init+0xf4>
	sd_command_complete_flag = 0;
4000466c:	e58c4000 	str	r4, [ip]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004670:	e5921024 	ldr	r1, [r2, #36]	; 0x24
40004674:	e3110001 	tst	r1, #1
40004678:	1afffffc 	bne	40004670 <SDHC_Card_Init+0x104>
	rARGUMENT2 = 0xff8000;
4000467c:	e5806008 	str	r6, [r0, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004680:	e1c070be 	strh	r7, [r0, #14]
	while (!sd_command_complete_flag);
40004684:	e5931000 	ldr	r1, [r3]
40004688:	e3510000 	cmp	r1, #0
4000468c:	0afffffc 	beq	40004684 <SDHC_Card_Init+0x118>
	sd_command_complete_flag = 0;
40004690:	e58c4000 	str	r4, [ip]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004694:	e5921010 	ldr	r1, [r2, #16]
	rBLKSIZE2 = SDHC_BLK_SIZE;

	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
40004698:	e3510000 	cmp	r1, #0
4000469c:	aaffffe8 	bge	40004644 <SDHC_Card_Init+0xd8>

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400046a0:	e3a00000 	mov	r0, #0
400046a4:	e3410253 	movt	r0, #4691	; 0x1253
400046a8:	e5902024 	ldr	r2, [r0, #36]	; 0x24
400046ac:	e3a01000 	mov	r1, #0
400046b0:	e3411253 	movt	r1, #4691	; 0x1253
400046b4:	e2122001 	ands	r2, r2, #1
400046b8:	1afffffa 	bne	400046a8 <SDHC_Card_Init+0x13c>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400046bc:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
400046c0:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
400046c4:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
400046c8:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
400046cc:	e5931000 	ldr	r1, [r3]
400046d0:	e3072eb8 	movw	r2, #32440	; 0x7eb8
400046d4:	e3442001 	movt	r2, #16385	; 0x4001
400046d8:	e3510000 	cmp	r1, #0
400046dc:	0afffffa 	beq	400046cc <SDHC_Card_Init+0x160>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046e0:	e3a01000 	mov	r1, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046e4:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046e8:	e3411253 	movt	r1, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400046ec:	e5820000 	str	r0, [r2]

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400046f0:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400046f4:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400046f8:	e6ff2072 	uxth	r2, r2
400046fc:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004700:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004704:	e3a01000 	mov	r1, #0
40004708:	e3411253 	movt	r1, #4691	; 0x1253
4000470c:	e2122001 	ands	r2, r2, #1
40004710:	1afffffa 	bne	40004700 <SDHC_Card_Init+0x194>

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004714:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40004718:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x0;
4000471c:	e5812008 	str	r2, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004720:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004724:	e5931000 	ldr	r1, [r3]
40004728:	e3072eb8 	movw	r2, #32440	; 0x7eb8
4000472c:	e3442001 	movt	r2, #16385	; 0x4001
40004730:	e3510000 	cmp	r1, #0
40004734:	0afffffa 	beq	40004724 <SDHC_Card_Init+0x1b8>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004738:	e3a01000 	mov	r1, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000473c:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004740:	e3411253 	movt	r1, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004744:	e5820000 	str	r0, [r2]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004748:	e1a00001 	mov	r0, r1
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000474c:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
40004750:	e6ff2072 	uxth	r2, r2
40004754:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

	return rRSPREG0_2;
40004758:	e5912010 	ldr	r2, [r1, #16]
	rTIMEOUTCON2 = 0xE;
	SDHC_CMD0();

	while (!SDHC_ACMD41());
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
4000475c:	e1a02822 	lsr	r2, r2, #16
40004760:	e1c520b0 	strh	r2, [r5]

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004764:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004768:	e3a01000 	mov	r1, #0
4000476c:	e3411253 	movt	r1, #4691	; 0x1253
40004770:	e2122003 	ands	r2, r2, #3
40004774:	1afffffa 	bne	40004764 <SDHC_Card_Init+0x1f8>
	sd_command_complete_flag = 0;
40004778:	e5832000 	str	r2, [r3]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
4000477c:	e300271b 	movw	r2, #1819	; 0x71b
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004780:	e1d500b0 	ldrh	r0, [r5]
40004784:	e1a00800 	lsl	r0, r0, #16
40004788:	e5810008 	str	r0, [r1, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
4000478c:	e1c120be 	strh	r2, [r1, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004790:	e5931000 	ldr	r1, [r3]
40004794:	e3072eb8 	movw	r2, #32440	; 0x7eb8
40004798:	e3442001 	movt	r2, #16385	; 0x4001
4000479c:	e3510000 	cmp	r1, #0
400047a0:	0afffffa 	beq	40004790 <SDHC_Card_Init+0x224>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047a4:	e3a01000 	mov	r1, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047a8:	e1a00001 	mov	r0, r1
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047ac:	e3411253 	movt	r1, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400047b0:	e5820000 	str	r0, [r2]

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047b4:	e1a00001 	mov	r0, r1
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400047b8:	e1d123b2 	ldrh	r2, [r1, #50]	; 0x32
400047bc:	e6ff2072 	uxth	r2, r2
400047c0:	e1c123b2 	strh	r2, [r1, #50]	; 0x32

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400047c4:	e5901024 	ldr	r1, [r0, #36]	; 0x24
400047c8:	e3a02000 	mov	r2, #0
400047cc:	e3412253 	movt	r2, #4691	; 0x1253
400047d0:	e3110001 	tst	r1, #1
400047d4:	1afffffa 	bne	400047c4 <SDHC_Card_Init+0x258>
	rARGUMENT2 = sd_rca << 16;
400047d8:	e1d500b0 	ldrh	r0, [r5]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400047dc:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
400047e0:	e1a00800 	lsl	r0, r0, #16
400047e4:	e5820008 	str	r0, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
400047e8:	e1c210be 	strh	r1, [r2, #14]
	while (!sd_command_complete_flag);
400047ec:	e5931000 	ldr	r1, [r3]
400047f0:	e3072eb8 	movw	r2, #32440	; 0x7eb8
400047f4:	e3442001 	movt	r2, #16385	; 0x4001
400047f8:	e3510000 	cmp	r1, #0
400047fc:	0afffffa 	beq	400047ec <SDHC_Card_Init+0x280>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004800:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004804:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004808:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000480c:	e5821000 	str	r1, [r2]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004810:	e5902024 	ldr	r2, [r0, #36]	; 0x24
40004814:	e3a01000 	mov	r1, #0
40004818:	e3411253 	movt	r1, #4691	; 0x1253
4000481c:	e2122001 	ands	r2, r2, #1
40004820:	1afffffa 	bne	40004810 <SDHC_Card_Init+0x2a4>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004824:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004828:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
4000482c:	e5832000 	str	r2, [r3]
	rARGUMENT2 = 0x2;
40004830:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004834:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004838:	e5931000 	ldr	r1, [r3]
4000483c:	e3072eb8 	movw	r2, #32440	; 0x7eb8
40004840:	e3442001 	movt	r2, #16385	; 0x4001
40004844:	e3510000 	cmp	r1, #0
40004848:	0afffffa 	beq	40004838 <SDHC_Card_Init+0x2cc>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000484c:	e3a03000 	mov	r3, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004850:	e1a01003 	mov	r1, r3

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004854:	e3413253 	movt	r3, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004858:	e5821000 	str	r1, [r2]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
4000485c:	e1d323b2 	ldrh	r2, [r3, #50]	; 0x32
40004860:	e6ff2072 	uxth	r2, r2
40004864:	e1c323b2 	strh	r2, [r3, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004868:	e5d32028 	ldrb	r2, [r3, #40]	; 0x28
4000486c:	e3822002 	orr	r2, r2, #2
40004870:	e5c32028 	strb	r2, [r3, #40]	; 0x28
	SDHC_CMD2();
	sd_rca = Macro_Extract_Area(SDHC_CMD3(),0xFFFF,16);
	SDHC_CMD7(1);

	SDHC_Change_Dat_Width_4bit();
}
40004874:	e8bd03f0 	pop	{r4, r5, r6, r7, r8, r9}
40004878:	e12fff1e 	bx	lr

4000487c <SDHC_Port_Init>:

void SDHC_Port_Init(void)
{
	Macro_Write_Block(rGPK2CON, 0xFFFFFFF, 0x2222222, 0);
4000487c:	e3a03411 	mov	r3, #285212672	; 0x11000000
40004880:	e3022222 	movw	r2, #8738	; 0x2222
40004884:	e5931080 	ldr	r1, [r3, #128]	; 0x80
40004888:	e3402222 	movt	r2, #546	; 0x222
4000488c:	e201120f 	and	r1, r1, #-268435456	; 0xf0000000
40004890:	e1812002 	orr	r2, r1, r2
40004894:	e5832080 	str	r2, [r3, #128]	; 0x80
	Macro_Write_Block(rGPK2DRV, 0x3FFF, 0x3FFF, 0);
40004898:	e593208c 	ldr	r2, [r3, #140]	; 0x8c
4000489c:	e1e02722 	mvn	r2, r2, lsr #14
400048a0:	e1e02702 	mvn	r2, r2, lsl #14
400048a4:	e583208c 	str	r2, [r3, #140]	; 0x8c
	Macro_Write_Block(rGPK2PUD, 0x3FFF, 0, 0);
400048a8:	e5932088 	ldr	r2, [r3, #136]	; 0x88
400048ac:	e3c22dff 	bic	r2, r2, #16320	; 0x3fc0
400048b0:	e3c2203f 	bic	r2, r2, #63	; 0x3f
400048b4:	e5832088 	str	r2, [r3, #136]	; 0x88
400048b8:	e12fff1e 	bx	lr

400048bc <SDHC_Clock_Supply>:
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
400048bc:	e3a03000 	mov	r3, #0
400048c0:	e3a0200e 	mov	r2, #14
400048c4:	e3413253 	movt	r3, #4691	; 0x1253
400048c8:	e5c3202e 	strb	r2, [r3, #46]	; 0x2e
	Macro_Set_Bit(rCLKCON2, 0);
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400048cc:	e1a01003 	mov	r1, r3
}

void SDHC_Clock_Supply(void)
{
	rTIMEOUTCON2 = 0xE;
	Macro_Set_Bit(rCLKCON2, 0);
400048d0:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400048d4:	e3822001 	orr	r2, r2, #1
400048d8:	e583202c 	str	r2, [r3, #44]	; 0x2c
	while (!Macro_Check_Bit_Set(rCLKCON2,1));
400048dc:	e591202c 	ldr	r2, [r1, #44]	; 0x2c
400048e0:	e3a03000 	mov	r3, #0
400048e4:	e3413253 	movt	r3, #4691	; 0x1253
400048e8:	e3120002 	tst	r2, #2
400048ec:	0afffffa 	beq	400048dc <SDHC_Clock_Supply+0x20>
	Macro_Set_Bit(rCLKCON2, 2);
400048f0:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
400048f4:	e3822004 	orr	r2, r2, #4
400048f8:	e583202c 	str	r2, [r3, #44]	; 0x2c
400048fc:	e12fff1e 	bx	lr

40004900 <SDHC_Clock_Stop>:
}

void SDHC_Clock_Stop(void)
{
	Macro_Clear_Bit(rCLKCON2, 0);
40004900:	e3a03000 	mov	r3, #0
40004904:	e3413253 	movt	r3, #4691	; 0x1253
40004908:	e593202c 	ldr	r2, [r3, #44]	; 0x2c
4000490c:	e3c22001 	bic	r2, r2, #1
40004910:	e583202c 	str	r2, [r3, #44]	; 0x2c
40004914:	e12fff1e 	bx	lr

40004918 <SDHC_CMD0>:

void SDHC_CMD0(void)
{
	int cmd = 0;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004918:	e3a01000 	mov	r1, #0
4000491c:	e3411253 	movt	r1, #4691	; 0x1253
40004920:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004924:	e3a02000 	mov	r2, #0
40004928:	e3412253 	movt	r2, #4691	; 0x1253
4000492c:	e2133001 	ands	r3, r3, #1
40004930:	1afffffa 	bne	40004920 <SDHC_CMD0+0x8>
40004934:	e3071eb8 	movw	r1, #32440	; 0x7eb8
	rARGUMENT2 = 0x0;
40004938:	e5823008 	str	r3, [r2, #8]
4000493c:	e3441001 	movt	r1, #16385	; 0x4001
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004940:	e1c230be 	strh	r3, [r2, #14]
	while (!sd_command_complete_flag);
40004944:	e5912000 	ldr	r2, [r1]
40004948:	e3073eb8 	movw	r3, #32440	; 0x7eb8
4000494c:	e3443001 	movt	r3, #16385	; 0x4001
40004950:	e3520000 	cmp	r2, #0
40004954:	0afffffa 	beq	40004944 <SDHC_CMD0+0x2c>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004958:	e3a02000 	mov	r2, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
4000495c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004960:	e3412253 	movt	r2, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004964:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int)rERRINTSTS2;
40004968:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
4000496c:	e6ff3073 	uxth	r3, r3
40004970:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004974:	e12fff1e 	bx	lr

40004978 <SDHC_CMD8>:

unsigned int SDHC_CMD8(void)
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004978:	e3a01000 	mov	r1, #0
4000497c:	e3411253 	movt	r1, #4691	; 0x1253
40004980:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004984:	e3a02000 	mov	r2, #0
40004988:	e3412253 	movt	r2, #4691	; 0x1253
4000498c:	e2133001 	ands	r3, r3, #1
40004990:	1afffffa 	bne	40004980 <SDHC_CMD8+0x8>
40004994:	e3071eb8 	movw	r1, #32440	; 0x7eb8

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004998:	e3a00b02 	mov	r0, #2048	; 0x800
4000499c:	e3441001 	movt	r1, #16385	; 0x4001
{
	int cmd = 8;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
400049a0:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
400049a4:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
400049a8:	e5912000 	ldr	r2, [r1]
400049ac:	e3073eb8 	movw	r3, #32440	; 0x7eb8
400049b0:	e3443001 	movt	r3, #16385	; 0x4001
400049b4:	e3520000 	cmp	r2, #0
400049b8:	0afffffa 	beq	400049a8 <SDHC_CMD8+0x30>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400049bc:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400049c0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400049c4:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400049c8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400049cc:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
400049d0:	e6ff3073 	uxth	r3, r3
400049d4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
400049d8:	e5920010 	ldr	r0, [r2, #16]
}
400049dc:	e12fff1e 	bx	lr

400049e0 <SDHC_CMD55>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
400049e0:	e3a01000 	mov	r1, #0
400049e4:	e3411253 	movt	r1, #4691	; 0x1253
400049e8:	e5912024 	ldr	r2, [r1, #36]	; 0x24
400049ec:	e3a03000 	mov	r3, #0
400049f0:	e3413253 	movt	r3, #4691	; 0x1253
400049f4:	e3120001 	tst	r2, #1
400049f8:	1afffffa 	bne	400049e8 <SDHC_CMD55+0x8>
	rARGUMENT2 = sd_rca << 16;
400049fc:	e308204c 	movw	r2, #32844	; 0x804c
40004a00:	e3071eb8 	movw	r1, #32440	; 0x7eb8
40004a04:	e3442001 	movt	r2, #16385	; 0x4001
40004a08:	e3441001 	movt	r1, #16385	; 0x4001
40004a0c:	e1d200b0 	ldrh	r0, [r2]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004a10:	e3032702 	movw	r2, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004a14:	e1a00800 	lsl	r0, r0, #16
40004a18:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004a1c:	e1c320be 	strh	r2, [r3, #14]
	while (!sd_command_complete_flag);
40004a20:	e5912000 	ldr	r2, [r1]
40004a24:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004a28:	e3443001 	movt	r3, #16385	; 0x4001
40004a2c:	e3520000 	cmp	r2, #0
40004a30:	0afffffa 	beq	40004a20 <SDHC_CMD55+0x40>
	sd_command_complete_flag = 0;
40004a34:	e3a02000 	mov	r2, #0
40004a38:	e5832000 	str	r2, [r3]
40004a3c:	e12fff1e 	bx	lr

40004a40 <SDHC_ACMD41>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a40:	e3a01000 	mov	r1, #0
40004a44:	e3411253 	movt	r1, #4691	; 0x1253
40004a48:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004a4c:	e3a03000 	mov	r3, #0
40004a50:	e3413253 	movt	r3, #4691	; 0x1253
40004a54:	e3120001 	tst	r2, #1
40004a58:	1afffffa 	bne	40004a48 <SDHC_ACMD41+0x8>
	rARGUMENT2 = sd_rca << 16;
40004a5c:	e308104c 	movw	r1, #32844	; 0x804c
40004a60:	e3072eb8 	movw	r2, #32440	; 0x7eb8
40004a64:	e3441001 	movt	r1, #16385	; 0x4001
40004a68:	e3442001 	movt	r2, #16385	; 0x4001
40004a6c:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004a70:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004a74:	e1a00800 	lsl	r0, r0, #16
40004a78:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004a7c:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004a80:	e5921000 	ldr	r1, [r2]
40004a84:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004a88:	e3443001 	movt	r3, #16385	; 0x4001
40004a8c:	e3510000 	cmp	r1, #0
40004a90:	0afffffa 	beq	40004a80 <SDHC_ACMD41+0x40>
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a94:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004a98:	e1a01000 	mov	r1, r0
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004a9c:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004aa0:	e5831000 	str	r1, [r3]
unsigned int SDHC_ACMD41(void)
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004aa4:	e5901024 	ldr	r1, [r0, #36]	; 0x24
40004aa8:	e3a03000 	mov	r3, #0
40004aac:	e3413253 	movt	r3, #4691	; 0x1253
40004ab0:	e3110001 	tst	r1, #1
40004ab4:	1afffffa 	bne	40004aa4 <SDHC_ACMD41+0x64>
	rARGUMENT2 = 0xff8000;
40004ab8:	e3a01902 	mov	r1, #32768	; 0x8000
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004abc:	e3020902 	movw	r0, #10498	; 0x2902
{
	int cmd = 41;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
40004ac0:	e34010ff 	movt	r1, #255	; 0xff
40004ac4:	e5831008 	str	r1, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ac8:	e1c300be 	strh	r0, [r3, #14]
	while (!sd_command_complete_flag);
40004acc:	e5921000 	ldr	r1, [r2]
40004ad0:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004ad4:	e3443001 	movt	r3, #16385	; 0x4001
40004ad8:	e3510000 	cmp	r1, #0
40004adc:	0afffffa 	beq	40004acc <SDHC_ACMD41+0x8c>
	sd_command_complete_flag = 0;

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004ae0:	e3a02000 	mov	r2, #0
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ae4:	e1a01002 	mov	r1, r2

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004ae8:	e3412253 	movt	r2, #4691	; 0x1253
	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = 0xff8000;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004aec:	e5831000 	str	r1, [r3]

	return Macro_Check_Bit_Set(rRSPREG0_2,31);
40004af0:	e5920010 	ldr	r0, [r2, #16]
}
40004af4:	e1a00fa0 	lsr	r0, r0, #31
40004af8:	e12fff1e 	bx	lr

40004afc <SDHC_CMD2>:

void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004afc:	e3a01000 	mov	r1, #0
40004b00:	e3411253 	movt	r1, #4691	; 0x1253
40004b04:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004b08:	e3a02000 	mov	r2, #0
40004b0c:	e3412253 	movt	r2, #4691	; 0x1253
40004b10:	e2133001 	ands	r3, r3, #1
40004b14:	1afffffa 	bne	40004b04 <SDHC_CMD2+0x8>
	sd_command_complete_flag = 0;
40004b18:	e3071eb8 	movw	r1, #32440	; 0x7eb8
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004b1c:	e3000209 	movw	r0, #521	; 0x209
void SDHC_CMD2(void)
{
	int cmd = 2;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004b20:	e3441001 	movt	r1, #16385	; 0x4001
40004b24:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40004b28:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
40004b2c:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40004b30:	e5912000 	ldr	r2, [r1]
40004b34:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004b38:	e3443001 	movt	r3, #16385	; 0x4001
40004b3c:	e3520000 	cmp	r2, #0
40004b40:	0afffffa 	beq	40004b30 <SDHC_CMD2+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b44:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b48:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b4c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (1 << 3) | (0x1 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004b50:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004b54:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004b58:	e6ff3073 	uxth	r3, r3
40004b5c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004b60:	e12fff1e 	bx	lr

40004b64 <SDHC_CMD3>:

unsigned int SDHC_CMD3(void)
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004b64:	e3a01000 	mov	r1, #0
40004b68:	e3411253 	movt	r1, #4691	; 0x1253
40004b6c:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004b70:	e3a02000 	mov	r2, #0
40004b74:	e3412253 	movt	r2, #4691	; 0x1253
40004b78:	e2133001 	ands	r3, r3, #1
40004b7c:	1afffffa 	bne	40004b6c <SDHC_CMD3+0x8>

	sd_command_complete_flag = 0;
40004b80:	e3071eb8 	movw	r1, #32440	; 0x7eb8
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b84:	e300031a 	movw	r0, #794	; 0x31a
{
	int cmd = 3;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));

	sd_command_complete_flag = 0;
40004b88:	e3441001 	movt	r1, #16385	; 0x4001
40004b8c:	e5813000 	str	r3, [r1]
	rARGUMENT2 = 0x0;
40004b90:	e5823008 	str	r3, [r2, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004b94:	e1c200be 	strh	r0, [r2, #14]
	while (!sd_command_complete_flag);
40004b98:	e5912000 	ldr	r2, [r1]
40004b9c:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004ba0:	e3443001 	movt	r3, #16385	; 0x4001
40004ba4:	e3520000 	cmp	r2, #0
40004ba8:	0afffffa 	beq	40004b98 <SDHC_CMD3+0x34>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bac:	e3a02000 	mov	r2, #0

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004bb0:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bb4:	e3412253 	movt	r2, #4691	; 0x1253

	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x0;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004bb8:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004bbc:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004bc0:	e6ff3073 	uxth	r3, r3
40004bc4:	e1c233b2 	strh	r3, [r2, #50]	; 0x32

	return rRSPREG0_2;
40004bc8:	e5920010 	ldr	r0, [r2, #16]
}
40004bcc:	e12fff1e 	bx	lr

40004bd0 <SDHC_CMD7>:

void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
40004bd0:	e3a01000 	mov	r1, #0
40004bd4:	e3411253 	movt	r1, #4691	; 0x1253
40004bd8:	e5913024 	ldr	r3, [r1, #36]	; 0x24
40004bdc:	e3a02000 	mov	r2, #0
40004be0:	e3412253 	movt	r2, #4691	; 0x1253
40004be4:	e2133003 	ands	r3, r3, #3
40004be8:	1afffffa 	bne	40004bd8 <SDHC_CMD7+0x8>
	sd_command_complete_flag = 0;
40004bec:	e3071eb8 	movw	r1, #32440	; 0x7eb8

	if (en)
40004bf0:	e3500000 	cmp	r0, #0
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004bf4:	e3441001 	movt	r1, #16385	; 0x4001

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004bf8:	1300071b 	movwne	r0, #1819	; 0x71b
void SDHC_CMD7(unsigned int en)
{
	int cmd = 7;

	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;
40004bfc:	e5813000 	str	r3, [r1]

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004c00:	1308304c 	movwne	r3, #32844	; 0x804c
40004c04:	13443001 	movtne	r3, #16385	; 0x4001
	}

	else
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004c08:	03a03c07 	moveq	r3, #1792	; 0x700
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004c0c:	11d330b0 	ldrhne	r3, [r3]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
	}

	else
	{
		rARGUMENT2 = 0;
40004c10:	05820008 	streq	r0, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
40004c14:	01c230be 	strheq	r3, [r2, #14]
	while (Macro_Extract_Area(rPRNSTS2,0x3,0));
	sd_command_complete_flag = 0;

	if (en)
	{
		rARGUMENT2 = (sd_rca << 16);
40004c18:	11a03803 	lslne	r3, r3, #16
40004c1c:	15823008 	strne	r3, [r2, #8]
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x3 << 0);
40004c20:	11c200be 	strhne	r0, [r2, #14]
	{
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
40004c24:	e5912000 	ldr	r2, [r1]
40004c28:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004c2c:	e3443001 	movt	r3, #16385	; 0x4001
40004c30:	e3520000 	cmp	r2, #0
40004c34:	0afffffa 	beq	40004c24 <SDHC_CMD7+0x54>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c38:	e3a02000 	mov	r2, #0
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c3c:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c40:	e3412253 	movt	r2, #4691	; 0x1253
		rARGUMENT2 = 0;
		rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x0 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004c44:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004c48:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004c4c:	e6ff3073 	uxth	r3, r3
40004c50:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004c54:	e12fff1e 	bx	lr

40004c58 <SDHC_ACMD6_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004c58:	e3a01000 	mov	r1, #0
40004c5c:	e3411253 	movt	r1, #4691	; 0x1253
40004c60:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004c64:	e3a03000 	mov	r3, #0
40004c68:	e3413253 	movt	r3, #4691	; 0x1253
40004c6c:	e3120001 	tst	r2, #1
40004c70:	1afffffa 	bne	40004c60 <SDHC_ACMD6_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004c74:	e308104c 	movw	r1, #32844	; 0x804c
40004c78:	e3072eb8 	movw	r2, #32440	; 0x7eb8
40004c7c:	e3441001 	movt	r1, #16385	; 0x4001
40004c80:	e3442001 	movt	r2, #16385	; 0x4001
40004c84:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004c88:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004c8c:	e1a00800 	lsl	r0, r0, #16
40004c90:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004c94:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004c98:	e5921000 	ldr	r1, [r2]
40004c9c:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004ca0:	e3443001 	movt	r3, #16385	; 0x4001
40004ca4:	e3510000 	cmp	r1, #0
40004ca8:	0afffffa 	beq	40004c98 <SDHC_ACMD6_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cac:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cb0:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cb4:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cb8:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004cbc:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004cc0:	e3a01000 	mov	r1, #0
40004cc4:	e3411253 	movt	r1, #4691	; 0x1253
40004cc8:	e2133001 	ands	r3, r3, #1
40004ccc:	1afffffa 	bne	40004cbc <SDHC_ACMD6_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004cd0:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004cd4:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004cd8:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004cdc:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004ce0:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004ce4:	e5921000 	ldr	r1, [r2]
40004ce8:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004cec:	e3443001 	movt	r3, #16385	; 0x4001
40004cf0:	e3510000 	cmp	r1, #0
40004cf4:	0afffffa 	beq	40004ce4 <SDHC_ACMD6_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004cf8:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004cfc:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d00:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004d04:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004d08:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004d0c:	e6ff3073 	uxth	r3, r3
40004d10:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
40004d14:	e12fff1e 	bx	lr

40004d18 <SDHC_ISR_Enable>:
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004d18:	e3500000 	cmp	r0, #0

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
40004d1c:	e1a0c00d 	mov	ip, sp
40004d20:	e92dd878 	push	{r3, r4, r5, r6, fp, ip, lr, pc}
40004d24:	e24cb004 	sub	fp, ip, #4
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004d28:	e3a03000 	mov	r3, #0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
}

void SDHC_ISR_Enable(int en)
{
	if (en)
40004d2c:	1a000014 	bne	40004d84 <SDHC_ISR_Enable+0x6c>
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004d30:	e3413253 	movt	r3, #4691	; 0x1253
40004d34:	e30f5ffc 	movw	r5, #65532	; 0xfffc
40004d38:	e1d363b4 	ldrh	r6, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004d3c:	e1a04005 	mov	r4, r5
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004d40:	e30fcf0f 	movw	ip, #65295	; 0xff0f
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004d44:	e3a0106b 	mov	r1, #107	; 0x6b
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004d48:	e1a0200c 	mov	r2, ip
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
	}
	else
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
40004d4c:	e0065005 	and	r5, r6, r5
40004d50:	e1c353b4 	strh	r5, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
40004d54:	e1d353b8 	ldrh	r5, [r3, #56]	; 0x38
40004d58:	e0054004 	and	r4, r5, r4
40004d5c:	e1c343b8 	strh	r4, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
40004d60:	e1d343b4 	ldrh	r4, [r3, #52]	; 0x34
40004d64:	e004c00c 	and	ip, r4, ip
40004d68:	e1c3c3b4 	strh	ip, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
40004d6c:	e1d3c3b8 	ldrh	ip, [r3, #56]	; 0x38
40004d70:	e00c2002 	and	r2, ip, r2
40004d74:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Interrupt_Disable(0,107);
	}
}
40004d78:	e24bd01c 	sub	sp, fp, #28
40004d7c:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
40004d80:	eafff48e 	b	40001fc0 <GIC_Interrupt_Disable>
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40004d84:	e1a00003 	mov	r0, r3

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004d88:	e3413253 	movt	r3, #4691	; 0x1253
40004d8c:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
40004d90:	e3a0106b 	mov	r1, #107	; 0x6b

void SDHC_ISR_Enable(int en)
{
	if (en)
	{
		Macro_Write_Block(rNORINTSTSEN2, 0x3, 0x3, 0);
40004d94:	e3822003 	orr	r2, r2, #3
40004d98:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x3, 0);
40004d9c:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40004da0:	e3822003 	orr	r2, r2, #3
40004da4:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
40004da8:	e1d323b4 	ldrh	r2, [r3, #52]	; 0x34
40004dac:	e38220f0 	orr	r2, r2, #240	; 0xf0
40004db0:	e1c323b4 	strh	r2, [r3, #52]	; 0x34
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
40004db4:	e1d323b8 	ldrh	r2, [r3, #56]	; 0x38
40004db8:	e38220f0 	orr	r2, r2, #240	; 0xf0
40004dbc:	e1c323b8 	strh	r2, [r3, #56]	; 0x38
		GIC_Clear_Pending_Clear(0,107);
40004dc0:	ebfff4d5 	bl	4000211c <GIC_Clear_Pending_Clear>
		GIC_Set_Interrupt_Priority(0, 107, 0);
40004dc4:	e3a00000 	mov	r0, #0
40004dc8:	e3a0106b 	mov	r1, #107	; 0x6b
40004dcc:	e1a02000 	mov	r2, r0
40004dd0:	ebfff48d 	bl	4000200c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0, 107);
40004dd4:	e3a00000 	mov	r0, #0
40004dd8:	e3a0106b 	mov	r1, #107	; 0x6b
40004ddc:	ebfff464 	bl	40001f74 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0, 107, 1);
40004de0:	e3a00000 	mov	r0, #0
40004de4:	e3a0106b 	mov	r1, #107	; 0x6b
40004de8:	e3a02001 	mov	r2, #1
		Macro_Write_Block(rNORINTSIGEN2, 0x3, 0x0, 0);
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0x0, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0x0, 4);
		GIC_Interrupt_Disable(0,107);
	}
}
40004dec:	e24bd01c 	sub	sp, fp, #28
40004df0:	e89d6878 	ldm	sp, {r3, r4, r5, r6, fp, sp, lr}
		Macro_Write_Block(rNORINTSTSEN2, 0xf, 0xf, 4);
		Macro_Write_Block(rNORINTSIGEN2, 0xf, 0xf, 4);
		GIC_Clear_Pending_Clear(0,107);
		GIC_Set_Interrupt_Priority(0, 107, 0);
		GIC_Interrupt_Enable(0, 107);
		GIC_Set_Processor_Target(0, 107, 1);
40004df4:	eafff4a5 	b	40002090 <GIC_Set_Processor_Target>

40004df8 <SDHC_BusPower_Control>:

void SDHC_BusPower_Control(void)
{
	unsigned int tmp_capa;

	tmp_capa = rCAPAREG2;
40004df8:	e3a03000 	mov	r3, #0
40004dfc:	e3413253 	movt	r3, #4691	; 0x1253
40004e00:	e5932040 	ldr	r2, [r3, #64]	; 0x40

	switch(Macro_Extract_Area(tmp_capa,0x7,24))
40004e04:	e7e22c52 	ubfx	r2, r2, #24, #3
40004e08:	e2422001 	sub	r2, r2, #1
40004e0c:	e3520006 	cmp	r2, #6
40004e10:	8a000007 	bhi	40004e34 <SDHC_BusPower_Control+0x3c>
40004e14:	e3a01001 	mov	r1, #1
40004e18:	e1a02211 	lsl	r2, r1, r2
40004e1c:	e3120055 	tst	r2, #85	; 0x55
40004e20:	1a000009 	bne	40004e4c <SDHC_BusPower_Control+0x54>
40004e24:	e3120022 	tst	r2, #34	; 0x22
40004e28:	1a000010 	bne	40004e70 <SDHC_BusPower_Control+0x78>
40004e2c:	e3120008 	tst	r2, #8
40004e30:	1a000009 	bne	40004e5c <SDHC_BusPower_Control+0x64>
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
			break;
	}

	Macro_Set_Bit(rPWRCON2, 0);
40004e34:	e3a03000 	mov	r3, #0
40004e38:	e3413253 	movt	r3, #4691	; 0x1253
40004e3c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004e40:	e3822001 	orr	r2, r2, #1
40004e44:	e5c32029 	strb	r2, [r3, #41]	; 0x29
40004e48:	e12fff1e 	bx	lr
	{
		case 1:
		case 3:
		case 5:
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
40004e4c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004e50:	e382200e 	orr	r2, r2, #14
40004e54:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004e58:	eafffff5 	b	40004e34 <SDHC_BusPower_Control+0x3c>
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
			break;
		case 4:
			Macro_Write_Block(rPWRCON2,0x7,0x5,1);
40004e5c:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004e60:	e20220f1 	and	r2, r2, #241	; 0xf1
40004e64:	e382200a 	orr	r2, r2, #10
40004e68:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004e6c:	eafffff0 	b	40004e34 <SDHC_BusPower_Control+0x3c>
		case 7:
			Macro_Write_Block(rPWRCON2,0x7,0x7,1);
			break;
		case 2:
		case 6:
			Macro_Write_Block(rPWRCON2,0x7,0x6,1);
40004e70:	e5d32029 	ldrb	r2, [r3, #41]	; 0x29
40004e74:	e20220f1 	and	r2, r2, #241	; 0xf1
40004e78:	e382200c 	orr	r2, r2, #12
40004e7c:	e5c32029 	strb	r2, [r3, #41]	; 0x29
			break;
40004e80:	eaffffeb 	b	40004e34 <SDHC_BusPower_Control+0x3c>

40004e84 <SDHC_Change_Dat_Width_4bit>:

void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004e84:	e3a01000 	mov	r1, #0
40004e88:	e3411253 	movt	r1, #4691	; 0x1253
40004e8c:	e5912024 	ldr	r2, [r1, #36]	; 0x24
40004e90:	e3a03000 	mov	r3, #0
40004e94:	e3413253 	movt	r3, #4691	; 0x1253
40004e98:	e3120001 	tst	r2, #1
40004e9c:	1afffffa 	bne	40004e8c <SDHC_Change_Dat_Width_4bit+0x8>
	rARGUMENT2 = sd_rca << 16;
40004ea0:	e308104c 	movw	r1, #32844	; 0x804c
40004ea4:	e3072eb8 	movw	r2, #32440	; 0x7eb8
40004ea8:	e3441001 	movt	r1, #16385	; 0x4001
40004eac:	e3442001 	movt	r2, #16385	; 0x4001
40004eb0:	e1d100b0 	ldrh	r0, [r1]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004eb4:	e3031702 	movw	r1, #14082	; 0x3702
void SDHC_CMD55(void)
{
	int cmd = 55;

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
40004eb8:	e1a00800 	lsl	r0, r0, #16
40004ebc:	e5830008 	str	r0, [r3, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
40004ec0:	e1c310be 	strh	r1, [r3, #14]
	while (!sd_command_complete_flag);
40004ec4:	e5921000 	ldr	r1, [r2]
40004ec8:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004ecc:	e3443001 	movt	r3, #16385	; 0x4001
40004ed0:	e3510000 	cmp	r1, #0
40004ed4:	0afffffa 	beq	40004ec4 <SDHC_Change_Dat_Width_4bit+0x40>
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ed8:	e3a00000 	mov	r0, #0

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004edc:	e1a01000 	mov	r1, r0
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ee0:	e3410253 	movt	r0, #4691	; 0x1253

	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	rARGUMENT2 = sd_rca << 16;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (0 << 4) | (0 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004ee4:	e5831000 	str	r1, [r3]
void SDHC_ACMD6_4bit(void)
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
40004ee8:	e5903024 	ldr	r3, [r0, #36]	; 0x24
40004eec:	e3a01000 	mov	r1, #0
40004ef0:	e3411253 	movt	r1, #4691	; 0x1253
40004ef4:	e2133001 	ands	r3, r3, #1
40004ef8:	1afffffa 	bne	40004ee8 <SDHC_Change_Dat_Width_4bit+0x64>
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
40004efc:	e3a0c002 	mov	ip, #2
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004f00:	e300061a 	movw	r0, #1562	; 0x61a
{
	int cmd = 6;

	SDHC_CMD55();
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
40004f04:	e5823000 	str	r3, [r2]
	rARGUMENT2 = 0x2;
40004f08:	e581c008 	str	ip, [r1, #8]
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004f0c:	e1c100be 	strh	r0, [r1, #14]
	while (!sd_command_complete_flag);
40004f10:	e5921000 	ldr	r1, [r2]
40004f14:	e3073eb8 	movw	r3, #32440	; 0x7eb8
40004f18:	e3443001 	movt	r3, #16385	; 0x4001
40004f1c:	e3510000 	cmp	r1, #0
40004f20:	0afffffa 	beq	40004f10 <SDHC_Change_Dat_Width_4bit+0x8c>
	sd_command_complete_flag = 0;

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f24:	e3a02000 	mov	r2, #0
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f28:	e1a01002 	mov	r1, r2

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f2c:	e3412253 	movt	r2, #4691	; 0x1253
	while (Macro_Check_Bit_Set(rPRNSTS2,0));
	sd_command_complete_flag = 0;
	rARGUMENT2 = 0x2;
	rCMDREG2 = ((cmd & 0x3f) << 8) | (0x0 << 6) | (0 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004f30:	e5831000 	str	r1, [r3]

	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004f34:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40004f38:	e6ff3073 	uxth	r3, r3
40004f3c:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}

void SDHC_Change_Dat_Width_4bit(void)
{
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
40004f40:	e5d23028 	ldrb	r3, [r2, #40]	; 0x28
40004f44:	e3833002 	orr	r3, r3, #2
40004f48:	e5c23028 	strb	r3, [r2, #40]	; 0x28
40004f4c:	e12fff1e 	bx	lr

40004f50 <SD_Read_Sector>:
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004f50:	e3a0c000 	mov	ip, #0
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004f54:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004f58:	e341c253 	movt	ip, #4691	; 0x1253
	SDHC_ACMD6_4bit();
	Macro_Set_Bit(rHOSTCTL2, 1);
}

void SD_Read_Sector(int sec, int n, void *buf)
{
40004f5c:	e1a03002 	mov	r3, r2
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004f60:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
40004f64:	e6ff2071 	uxth	r2, r1
40004f68:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40004f6c:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40004f70:	e3a02000 	mov	r2, #0
40004f74:	e3412253 	movt	r2, #4691	; 0x1253
40004f78:	e21cc002 	ands	ip, ip, #2
40004f7c:	1afffffa 	bne	40004f6c <SD_Read_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004f80:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40004f84:	e3074eb8 	movw	r4, #32440	; 0x7eb8

	if (n == 1)
40004f88:	e3510001 	cmp	r1, #1

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
40004f8c:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int* buf_read;

	buf_read = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40004f90:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
40004f94:	e584c000 	str	ip, [r4]

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004f98:	0301013a 	movweq	r0, #4410	; 0x113a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 1)
	{
		rTRNMOD2 = (0 << 5) | (1 << 4);
40004f9c:	03a0c010 	moveq	ip, #16
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004fa0:	13a0c036 	movne	ip, #54	; 0x36
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004fa4:	1301023a 	movwne	r0, #4666	; 0x123a
		rCMDREG2 = ((17) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	else
	{
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
40004fa8:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
40004fac:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
40004fb0:	e5942000 	ldr	r2, [r4]
40004fb4:	e3070eb8 	movw	r0, #32440	; 0x7eb8
40004fb8:	e3440001 	movt	r0, #16385	; 0x4001
40004fbc:	e3520000 	cmp	r2, #0
40004fc0:	0afffffa 	beq	40004fb0 <SD_Read_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fc4:	e3a02000 	mov	r2, #0

	while (n--)
40004fc8:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004fcc:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fd0:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (1 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
40004fd4:	e5806000 	str	r6, [r0]
40004fd8:	e3075eac 	movw	r5, #32428	; 0x7eac
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fdc:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
40004fe0:	e1a00002 	mov	r0, r2
40004fe4:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((18) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40004fe8:	e6ffc07c 	uxth	ip, ip
40004fec:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40004ff0:	3a00000f 	bcc	40005034 <SD_Read_Sector+0xe4>
	{
		while (!sd_rd_buffer_flag);
40004ff4:	e5954000 	ldr	r4, [r5]
40004ff8:	e307ceac 	movw	ip, #32428	; 0x7eac
40004ffc:	e344c001 	movt	ip, #16385	; 0x4001
40005000:	e3540000 	cmp	r4, #0
40005004:	0afffffa 	beq	40004ff4 <SD_Read_Sector+0xa4>
		sd_rd_buffer_flag = 0;
40005008:	e58c6000 	str	r6, [ip]
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));
4000500c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005010:	e31c0b02 	tst	ip, #2048	; 0x800
40005014:	0afffffc 	beq	4000500c <SD_Read_Sector+0xbc>
40005018:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			*buf_read++ = rBDATA2;
4000501c:	e5902020 	ldr	r2, [r0, #32]
40005020:	e4832004 	str	r2, [r3], #4
	{
		while (!sd_rd_buffer_flag);
		sd_rd_buffer_flag = 0;
		while (Macro_Check_Bit_Clear(rPRNSTS2,11));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005024:	e153000c 	cmp	r3, ip
40005028:	1afffffb 	bne	4000501c <SD_Read_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
4000502c:	e2511001 	subs	r1, r1, #1
40005030:	2affffef 	bcs	40004ff4 <SD_Read_Sector+0xa4>
40005034:	e3071eb4 	movw	r1, #32436	; 0x7eb4
40005038:	e3441001 	movt	r1, #16385	; 0x4001
		{
			*buf_read++ = rBDATA2;
		}
	}

	while (!sd_tr_flag);
4000503c:	e5912000 	ldr	r2, [r1]
40005040:	e3073eb4 	movw	r3, #32436	; 0x7eb4
40005044:	e3443001 	movt	r3, #16385	; 0x4001
40005048:	e3520000 	cmp	r2, #0
4000504c:	0afffffa 	beq	4000503c <SD_Read_Sector+0xec>
	sd_tr_flag = 0;
40005050:	e3a02000 	mov	r2, #0
40005054:	e5832000 	str	r2, [r3]
}
40005058:	e8bd0070 	pop	{r4, r5, r6}
4000505c:	e12fff1e 	bx	lr

40005060 <SD_Write_Sector>:
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005060:	e3a0c000 	mov	ip, #0
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
40005064:	e92d0070 	push	{r4, r5, r6}
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005068:	e341c253 	movt	ip, #4691	; 0x1253
	while (!sd_tr_flag);
	sd_tr_flag = 0;
}

void SD_Write_Sector(int sec, int n, void *buf)
{
4000506c:	e1a03002 	mov	r3, r2
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
40005070:	e1a0400c 	mov	r4, ip
{
	int i;
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
40005074:	e6ff2071 	uxth	r2, r1
40005078:	e1cc20b6 	strh	r2, [ip, #6]
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
4000507c:	e594c024 	ldr	ip, [r4, #36]	; 0x24
40005080:	e3a02000 	mov	r2, #0
40005084:	e3412253 	movt	r2, #4691	; 0x1253
40005088:	e21cc002 	ands	ip, ip, #2
4000508c:	1afffffa 	bne	4000507c <SD_Write_Sector+0x1c>
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
40005090:	e1a00480 	lsl	r0, r0, #9
	sd_command_complete_flag = 0;
40005094:	e3074eb8 	movw	r4, #32440	; 0x7eb8

	if (n == 0)
40005098:	e3510000 	cmp	r1, #0

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;
4000509c:	e3444001 	movt	r4, #16385	; 0x4001
	unsigned int *buf_wr;

	buf_wr = (unsigned int*) buf;
	rBLKCNT2 = n;
	while (Macro_Check_Bit_Set(rPRNSTS2,1));
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
400050a0:	e5820008 	str	r0, [r2, #8]
	sd_command_complete_flag = 0;
400050a4:	e584c000 	str	ip, [r4]

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400050a8:	0301083a 	movweq	r0, #6202	; 0x183a
	rARGUMENT2 = sec * SDHC_BLK_SIZE;
	sd_command_complete_flag = 0;

	if (n == 0)
	{
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400050ac:	03a0c006 	moveq	ip, #6
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400050b0:	13a0c026 	movne	ip, #38	; 0x26
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400050b4:	1301093a 	movwne	r0, #6458	; 0x193a
		rTRNMOD2 = (0 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((24) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}
	else
	{
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
400050b8:	e1c2c0bc 	strh	ip, [r2, #12]
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
400050bc:	e1c200be 	strh	r0, [r2, #14]
	}

	while (!sd_command_complete_flag);
400050c0:	e5942000 	ldr	r2, [r4]
400050c4:	e3070eb8 	movw	r0, #32440	; 0x7eb8
400050c8:	e3440001 	movt	r0, #16385	; 0x4001
400050cc:	e3520000 	cmp	r2, #0
400050d0:	0afffffa 	beq	400050c0 <SD_Write_Sector+0x60>
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050d4:	e3a02000 	mov	r2, #0

	while (n--)
400050d8:	e2511001 	subs	r1, r1, #1
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400050dc:	e1a06002 	mov	r6, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050e0:	e3412253 	movt	r2, #4691	; 0x1253
		rTRNMOD2 = (1 << 5) | (0 << 4) | (1 << 2) | (1 << 1);
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
400050e4:	e5806000 	str	r6, [r0]
400050e8:	e3075eb0 	movw	r5, #32432	; 0x7eb0
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050ec:	e1d2c3b2 	ldrh	ip, [r2, #50]	; 0x32

	while (n--)
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
400050f0:	e1a00002 	mov	r0, r2
400050f4:	e3445001 	movt	r5, #16385	; 0x4001
		rCMDREG2 = ((25) << 8) | (0x0 << 6) | (1 << 5) | (1 << 4) | (1 << 3) | (0x2 << 0);
	}

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
400050f8:	e6ffc07c 	uxth	ip, ip
400050fc:	e1c2c3b2 	strh	ip, [r2, #50]	; 0x32

	while (n--)
40005100:	3a00000f 	bcc	40005144 <SD_Write_Sector+0xe4>
	{
		while(!sd_wr_buffer_flag);
40005104:	e5954000 	ldr	r4, [r5]
40005108:	e307ceb0 	movw	ip, #32432	; 0x7eb0
4000510c:	e344c001 	movt	ip, #16385	; 0x4001
40005110:	e3540000 	cmp	r4, #0
40005114:	0afffffa 	beq	40005104 <SD_Write_Sector+0xa4>
		sd_wr_buffer_flag = 0;
40005118:	e58c6000 	str	r6, [ip]
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));
4000511c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
40005120:	e31c0b01 	tst	ip, #1024	; 0x400
40005124:	0afffffc 	beq	4000511c <SD_Write_Sector+0xbc>
40005128:	e283cc02 	add	ip, r3, #512	; 0x200

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
		{
			rBDATA2 = *buf_wr++;
4000512c:	e4932004 	ldr	r2, [r3], #4
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005130:	e153000c 	cmp	r3, ip
		{
			rBDATA2 = *buf_wr++;
40005134:	e5802020 	str	r2, [r0, #32]
	{
		while(!sd_wr_buffer_flag);
		sd_wr_buffer_flag = 0;
		while(Macro_Check_Bit_Clear(rPRNSTS2,10));

		for (i = 0; i < (SDHC_BLK_SIZE / 4); i++)
40005138:	1afffffb 	bne	4000512c <SD_Write_Sector+0xcc>

	while (!sd_command_complete_flag);
	sd_command_complete_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;

	while (n--)
4000513c:	e2511001 	subs	r1, r1, #1
40005140:	2affffef 	bcs	40005104 <SD_Write_Sector+0xa4>
40005144:	e3071eb4 	movw	r1, #32436	; 0x7eb4
40005148:	e3441001 	movt	r1, #16385	; 0x4001
		{
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
4000514c:	e5912000 	ldr	r2, [r1]
40005150:	e3073eb4 	movw	r3, #32436	; 0x7eb4
40005154:	e3443001 	movt	r3, #16385	; 0x4001
40005158:	e3520000 	cmp	r2, #0
4000515c:	0afffffa 	beq	4000514c <SD_Write_Sector+0xec>
	sd_tr_flag = 0;
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005160:	e3a02000 	mov	r2, #0
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
40005164:	e1a01002 	mov	r1, r2
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005168:	e3412253 	movt	r2, #4691	; 0x1253
			rBDATA2 = *buf_wr++;
		}
	}

	while (!sd_tr_flag);
	sd_tr_flag = 0;
4000516c:	e5831000 	str	r1, [r3]
	rERRINTSTS2 = (unsigned int) rERRINTSTS2;
40005170:	e1d233b2 	ldrh	r3, [r2, #50]	; 0x32
40005174:	e6ff3073 	uxth	r3, r3
40005178:	e1c233b2 	strh	r3, [r2, #50]	; 0x32
}
4000517c:	e8bd0070 	pop	{r4, r5, r6}
40005180:	e12fff1e 	bx	lr

40005184 <Timer0_Delay>:
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005184:	e3a03000 	mov	r3, #0
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005188:	e3a02032 	mov	r2, #50	; 0x32
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
4000518c:	e341339d 	movt	r3, #5021	; 0x139d
	Macro_Write_Block(rTCFG1,0xf,4,0);

	rTCNTB0 = mtime*1000/TIMER_TICK;
40005190:	e0020092 	mul	r2, r2, r0
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
40005194:	e5930000 	ldr	r0, [r3]
	rTCNTB0 = mtime*1000/TIMER_TICK;

	Macro_Write_Block(rTCON,0x1f,0x2,0);
	Macro_Write_Block(rTCON,0x1f,0x1,0);

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
40005198:	e1a01003 	mov	r1, r3
#include "device_driver.h"

void Timer0_Delay(int mtime)
{
	Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16/50000+0.5)-1,0);
4000519c:	e3c000ff 	bic	r0, r0, #255	; 0xff
400051a0:	e380007c 	orr	r0, r0, #124	; 0x7c
400051a4:	e5830000 	str	r0, [r3]
	Macro_Write_Block(rTCFG1,0xf,4,0);
400051a8:	e5930004 	ldr	r0, [r3, #4]
400051ac:	e3c0000f 	bic	r0, r0, #15
400051b0:	e3800004 	orr	r0, r0, #4
400051b4:	e5830004 	str	r0, [r3, #4]

	rTCNTB0 = mtime*1000/TIMER_TICK;
400051b8:	e583200c 	str	r2, [r3, #12]

	Macro_Write_Block(rTCON,0x1f,0x2,0);
400051bc:	e5932008 	ldr	r2, [r3, #8]
400051c0:	e3c2201f 	bic	r2, r2, #31
400051c4:	e3822002 	orr	r2, r2, #2
400051c8:	e5832008 	str	r2, [r3, #8]
	Macro_Write_Block(rTCON,0x1f,0x1,0);
400051cc:	e5932008 	ldr	r2, [r3, #8]
400051d0:	e3c2201f 	bic	r2, r2, #31
400051d4:	e3822001 	orr	r2, r2, #1
400051d8:	e5832008 	str	r2, [r3, #8]

	while(Macro_Check_Bit_Clear(rTINT_CSTAT,5));
400051dc:	e5912044 	ldr	r2, [r1, #68]	; 0x44
400051e0:	e3a03000 	mov	r3, #0
400051e4:	e341339d 	movt	r3, #5021	; 0x139d
400051e8:	e3120020 	tst	r2, #32
400051ec:	0afffffa 	beq	400051dc <Timer0_Delay+0x58>
	rTINT_CSTAT = 1<<5;
400051f0:	e3a02020 	mov	r2, #32
400051f4:	e5832044 	str	r2, [r3, #68]	; 0x44
	Macro_Write_Block(rTCON,0x1f,0x0,0);
400051f8:	e5932008 	ldr	r2, [r3, #8]
400051fc:	e3c2201f 	bic	r2, r2, #31
40005200:	e5832008 	str	r2, [r3, #8]
40005204:	e12fff1e 	bx	lr

40005208 <Timer0_Int_Delay>:
}

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
40005208:	e3500000 	cmp	r0, #0
	rTINT_CSTAT = 1<<5;
	Macro_Write_Block(rTCON,0x1f,0x0,0);
}

void Timer0_Int_Delay(int en, int mtime)
{
4000520c:	e1a0c00d 	mov	ip, sp
40005210:	e92dd800 	push	{fp, ip, lr, pc}
40005214:	e24cb004 	sub	fp, ip, #4
	if(en)
40005218:	1a000003 	bne	4000522c <Timer0_Int_Delay+0x24>
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
4000521c:	e3a01045 	mov	r1, #69	; 0x45
	}
}
40005220:	e24bd00c 	sub	sp, fp, #12
40005224:	e89d6800 	ldm	sp, {fp, sp, lr}
		GIC_Set_Processor_Target(0,69,1);
	}

	else
	{
		GIC_Interrupt_Disable(0,69);
40005228:	eafff364 	b	40001fc0 <GIC_Interrupt_Disable>

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
4000522c:	e3a03000 	mov	r3, #0
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40005230:	e3a0c032 	mov	ip, #50	; 0x32

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
40005234:	e341339d 	movt	r3, #5021	; 0x139d
		Macro_Write_Block(rTCFG1,0xf,4,0);

		rTCNTB0 = mtime * 50;
40005238:	e00c019c 	mul	ip, ip, r1

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
4000523c:	e593e000 	ldr	lr, [r3]
		Macro_Set_Bit(rTINT_CSTAT,0);

		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
40005240:	e3a00000 	mov	r0, #0
40005244:	e1a02000 	mov	r2, r0
40005248:	e3a01045 	mov	r1, #69	; 0x45

void Timer0_Int_Delay(int en, int mtime)
{
	if(en)
	{
		Macro_Write_Block(rTCFG0,0xff,(int)(TIMER_BASECLK/16./50000+0.5)-1,0);
4000524c:	e3cee0ff 	bic	lr, lr, #255	; 0xff
40005250:	e38ee07c 	orr	lr, lr, #124	; 0x7c
40005254:	e583e000 	str	lr, [r3]
		Macro_Write_Block(rTCFG1,0xf,4,0);
40005258:	e593e004 	ldr	lr, [r3, #4]
4000525c:	e3cee00f 	bic	lr, lr, #15
40005260:	e38ee004 	orr	lr, lr, #4
40005264:	e583e004 	str	lr, [r3, #4]

		rTCNTB0 = mtime * 50;
40005268:	e583c00c 	str	ip, [r3, #12]

		Macro_Set_Bit(rTINT_CSTAT,0);
4000526c:	e593c044 	ldr	ip, [r3, #68]	; 0x44
40005270:	e38cc001 	orr	ip, ip, #1
40005274:	e583c044 	str	ip, [r3, #68]	; 0x44

		Macro_Write_Block(rTCON,0x1f,0xa,0);
40005278:	e593c008 	ldr	ip, [r3, #8]
4000527c:	e3ccc01f 	bic	ip, ip, #31
40005280:	e38cc00a 	orr	ip, ip, #10
40005284:	e583c008 	str	ip, [r3, #8]
		Macro_Write_Block(rTCON,0x1f,0x9,0);
40005288:	e593c008 	ldr	ip, [r3, #8]
4000528c:	e3ccc01f 	bic	ip, ip, #31
40005290:	e38cc009 	orr	ip, ip, #9
40005294:	e583c008 	str	ip, [r3, #8]

		GIC_Set_Interrupt_Priority(0,69,0);
40005298:	ebfff35b 	bl	4000200c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,69);
4000529c:	e3a00000 	mov	r0, #0
400052a0:	e3a01045 	mov	r1, #69	; 0x45
400052a4:	ebfff332 	bl	40001f74 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,69,1);
400052a8:	e3a00000 	mov	r0, #0
400052ac:	e3a01045 	mov	r1, #69	; 0x45
400052b0:	e3a02001 	mov	r2, #1

	else
	{
		GIC_Interrupt_Disable(0,69);
	}
}
400052b4:	e24bd00c 	sub	sp, fp, #12
400052b8:	e89d6800 	ldm	sp, {fp, sp, lr}
		Macro_Write_Block(rTCON,0x1f,0xa,0);
		Macro_Write_Block(rTCON,0x1f,0x9,0);

		GIC_Set_Interrupt_Priority(0,69,0);
		GIC_Interrupt_Enable(0,69);
		GIC_Set_Processor_Target(0,69,1);
400052bc:	eafff373 	b	40002090 <GIC_Set_Processor_Target>

400052c0 <Uart1_Init>:
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400052c0:	e1a00200 	lsl	r0, r0, #4
400052c4:	eddf3b2f 	vldr	d19, [pc, #188]	; 40005388 <Uart1_Init+0xc8>
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400052c8:	e3a02903 	mov	r2, #49152	; 0xc000
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400052cc:	eef71b00 	vmov.f64	d17, #112	; 0x70
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400052d0:	e3412003 	movt	r2, #4099	; 0x1003
#include "device_driver.h"

void Uart1_Init(int baud)
{
400052d4:	e92d0030 	push	{r4, r5}
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400052d8:	ee060a90 	vmov	s13, r0

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
400052dc:	e3a0c545 	mov	ip, #289406976	; 0x11400000

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400052e0:	e3a03000 	mov	r3, #0
#include "device_driver.h"

void Uart1_Init(int baud)
{
400052e4:	e24dd008 	sub	sp, sp, #8
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
400052e8:	eef82be6 	vcvt.f64.s32	d18, s13
400052ec:	e3413381 	movt	r3, #4993	; 0x1381
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
400052f0:	e5925250 	ldr	r5, [r2, #592]	; 0x250
	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
	rUFCON1	= 0x0;
400052f4:	e3a01000 	mov	r1, #0
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
400052f8:	eef30b00 	vmov.f64	d16, #48	; 0x30

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
400052fc:	e3a04003 	mov	r4, #3
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40005300:	e3000205 	movw	r0, #517	; 0x205
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005304:	ee837ba2 	vdiv.f64	d7, d19, d18
void Uart1_Init(int baud)
{
	double 					d_div;
	volatile unsigned int	u_div;

	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0x1,0x0,24);
40005308:	e3c55401 	bic	r5, r5, #16777216	; 0x1000000
4000530c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_SRC_PERIL0_OFFSET,0xf,0x6,4);
40005310:	e5925250 	ldr	r5, [r2, #592]	; 0x250
40005314:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005318:	e3855060 	orr	r5, r5, #96	; 0x60
4000531c:	e5825250 	str	r5, [r2, #592]	; 0x250
	Macro_Write_Block(rCLK_DIV_PERIL0_OFFSET,0xf,0x7,4);
40005320:	e5925550 	ldr	r5, [r2, #1360]	; 0x550
40005324:	e3c550f0 	bic	r5, r5, #240	; 0xf0
40005328:	e3855070 	orr	r5, r5, #112	; 0x70
4000532c:	e5825550 	str	r5, [r2, #1360]	; 0x550

	Macro_Write_Block(rGPA0CON,0xff,0x22,16);
40005330:	e59c2000 	ldr	r2, [ip]
40005334:	e3c228ff 	bic	r2, r2, #16711680	; 0xff0000
40005338:	e3822822 	orr	r2, r2, #2228224	; 0x220000
4000533c:	e58c2000 	str	r2, [ip]

	rUBRDIV1 = u_div = d_div = ((double)SCLK_UART0/(baud*16))-1;
40005340:	ee377b61 	vsub.f64	d7, d7, d17
40005344:	eefc6bc7 	vcvt.u32.f64	s13, d7
40005348:	edcd6a01 	vstr	s13, [sp, #4]
4000534c:	edc36a0a 	vstr	s13, [r3, #40]	; 0x28
	rUFRACVAL1 = (unsigned int)((d_div - u_div)*16);
40005350:	e59d2004 	ldr	r2, [sp, #4]
40005354:	ee062a90 	vmov	s13, r2
40005358:	eef81b66 	vcvt.f64.u32	d17, s13
4000535c:	ee377b61 	vsub.f64	d7, d7, d17
40005360:	ee277b20 	vmul.f64	d7, d7, d16
40005364:	eebc7bc7 	vcvt.u32.f64	s14, d7
40005368:	ed837a0b 	vstr	s14, [r3, #44]	; 0x2c

	rULCON1	= (0x0<<6)|(0x0<<3)|(0x0<<2)|(0x3<<0);
4000536c:	e5834000 	str	r4, [r3]
	rUCON1	= (0x2<<8)|(0x0<<4)|(0x1<<2)|(0x1<<0);
40005370:	e5830004 	str	r0, [r3, #4]
	rUFCON1	= 0x0;
40005374:	e5831008 	str	r1, [r3, #8]
	rUMCON1	= 0;
40005378:	e583100c 	str	r1, [r3, #12]
}
4000537c:	e28dd008 	add	sp, sp, #8
40005380:	e8bd0030 	pop	{r4, r5}
40005384:	e12fff1e 	bx	lr
40005388:	00000000 	andeq	r0, r0, r0
4000538c:	4197d784 	orrsmi	sp, r7, r4, lsl #15

40005390 <Uart1_Send_Byte>:

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005390:	e350000a 	cmp	r0, #10
40005394:	0a000008 	beq	400053bc <Uart1_Send_Byte+0x2c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005398:	e3a01000 	mov	r1, #0
4000539c:	e3411381 	movt	r1, #4993	; 0x1381
400053a0:	e5912010 	ldr	r2, [r1, #16]
400053a4:	e3a03000 	mov	r3, #0
400053a8:	e3413381 	movt	r3, #4993	; 0x1381
400053ac:	e3120002 	tst	r2, #2
400053b0:	0afffffa 	beq	400053a0 <Uart1_Send_Byte+0x10>
	rUTXH1 = data;
400053b4:	e5830020 	str	r0, [r3, #32]
400053b8:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053bc:	e3a01000 	mov	r1, #0
400053c0:	e3411381 	movt	r1, #4993	; 0x1381
400053c4:	e5912010 	ldr	r2, [r1, #16]
400053c8:	e3a03000 	mov	r3, #0
400053cc:	e3413381 	movt	r3, #4993	; 0x1381
400053d0:	e3120002 	tst	r2, #2
400053d4:	0afffffa 	beq	400053c4 <Uart1_Send_Byte+0x34>
	 	rUTXH1 = '\r';
400053d8:	e3a0200d 	mov	r2, #13
400053dc:	e5832020 	str	r2, [r3, #32]
400053e0:	eaffffec 	b	40005398 <Uart1_Send_Byte+0x8>

400053e4 <Uart1_Send_String>:
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400053e4:	e5d0c000 	ldrb	ip, [r0]
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
400053e8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
	while(*pt) Uart1_Send_Byte(*pt++);
400053ec:	e35c0000 	cmp	ip, #0
400053f0:	0a00000d 	beq	4000542c <Uart1_Send_String+0x48>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053f4:	e3a01000 	mov	r1, #0
	 	rUTXH1 = '\r';
400053f8:	e3a0400d 	mov	r4, #13

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400053fc:	e3411381 	movt	r1, #4993	; 0x1381
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005400:	e35c000a 	cmp	ip, #10
40005404:	0a00000a 	beq	40005434 <Uart1_Send_String+0x50>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005408:	e5912010 	ldr	r2, [r1, #16]
4000540c:	e3a03000 	mov	r3, #0
40005410:	e3413381 	movt	r3, #4993	; 0x1381
40005414:	e3120002 	tst	r2, #2
40005418:	0afffffa 	beq	40005408 <Uart1_Send_String+0x24>
	rUTXH1 = data;
4000541c:	e583c020 	str	ip, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
40005420:	e5f0c001 	ldrb	ip, [r0, #1]!
40005424:	e35c0000 	cmp	ip, #0
40005428:	1afffff4 	bne	40005400 <Uart1_Send_String+0x1c>
}
4000542c:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40005430:	e12fff1e 	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005434:	e5912010 	ldr	r2, [r1, #16]
40005438:	e3a03000 	mov	r3, #0
4000543c:	e3413381 	movt	r3, #4993	; 0x1381
40005440:	e3120002 	tst	r2, #2
40005444:	0afffffa 	beq	40005434 <Uart1_Send_String+0x50>
	 	rUTXH1 = '\r';
40005448:	e5834020 	str	r4, [r3, #32]
4000544c:	eaffffed 	b	40005408 <Uart1_Send_String+0x24>

40005450 <Uart1_Printf>:
{
	while(*pt) Uart1_Send_Byte(*pt++);
}

void Uart1_Printf(const char *fmt,...)
{
40005450:	e1a0c00d 	mov	ip, sp
40005454:	e92d000f 	push	{r0, r1, r2, r3}
40005458:	e92dd810 	push	{r4, fp, ip, lr, pc}
4000545c:	e24cb014 	sub	fp, ip, #20
40005460:	e24ddf43 	sub	sp, sp, #268	; 0x10c
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40005464:	e28b3008 	add	r3, fp, #8
    vsprintf(string,fmt,ap);
40005468:	e1a02003 	mov	r2, r3
4000546c:	e24b0f45 	sub	r0, fp, #276	; 0x114
40005470:	e59b1004 	ldr	r1, [fp, #4]
void Uart1_Printf(const char *fmt,...)
{
	va_list ap;
    char string[256];

    va_start(ap,fmt);
40005474:	e50b3118 	str	r3, [fp, #-280]	; 0xfffffee8
    vsprintf(string,fmt,ap);
40005478:	eb00036e 	bl	40006238 <vsprintf>
	rUTXH1 = data;
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
4000547c:	e55b0114 	ldrb	r0, [fp, #-276]	; 0xfffffeec
40005480:	e3500000 	cmp	r0, #0
40005484:	0a00000e 	beq	400054c4 <Uart1_Printf+0x74>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005488:	e3a01000 	mov	r1, #0
4000548c:	e24bcf45 	sub	ip, fp, #276	; 0x114
40005490:	e3411381 	movt	r1, #4993	; 0x1381
	 	rUTXH1 = '\r';
40005494:	e3a0400d 	mov	r4, #13
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005498:	e350000a 	cmp	r0, #10
4000549c:	0a00000a 	beq	400054cc <Uart1_Printf+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400054a0:	e5912010 	ldr	r2, [r1, #16]
400054a4:	e3a03000 	mov	r3, #0
400054a8:	e3413381 	movt	r3, #4993	; 0x1381
400054ac:	e3120002 	tst	r2, #2
400054b0:	0afffffa 	beq	400054a0 <Uart1_Printf+0x50>
	rUTXH1 = data;
400054b4:	e5830020 	str	r0, [r3, #32]
}

void Uart1_Send_String(const char *pt)
{
	while(*pt) Uart1_Send_Byte(*pt++);
400054b8:	e5fc0001 	ldrb	r0, [ip, #1]!
400054bc:	e3500000 	cmp	r0, #0
400054c0:	1afffff4 	bne	40005498 <Uart1_Printf+0x48>

    va_start(ap,fmt);
    vsprintf(string,fmt,ap);
    Uart1_Send_String(string);
    va_end(ap);
}
400054c4:	e24bd010 	sub	sp, fp, #16
400054c8:	e89da810 	ldm	sp, {r4, fp, sp, pc}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400054cc:	e5912010 	ldr	r2, [r1, #16]
400054d0:	e3a03000 	mov	r3, #0
400054d4:	e3413381 	movt	r3, #4993	; 0x1381
400054d8:	e3120002 	tst	r2, #2
400054dc:	0afffffa 	beq	400054cc <Uart1_Printf+0x7c>
	 	rUTXH1 = '\r';
400054e0:	e5834020 	str	r4, [r3, #32]
400054e4:	eaffffed 	b	400054a0 <Uart1_Printf+0x50>

400054e8 <Uart1_Get_Char>:
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
400054e8:	e3a01000 	mov	r1, #0
400054ec:	e3411381 	movt	r1, #4993	; 0x1381
400054f0:	e5912010 	ldr	r2, [r1, #16]
400054f4:	e3a03000 	mov	r3, #0
400054f8:	e3413381 	movt	r3, #4993	; 0x1381
400054fc:	e3120001 	tst	r2, #1
40005500:	0afffffa 	beq	400054f0 <Uart1_Get_Char+0x8>
	return rURXH1;
40005504:	e5930024 	ldr	r0, [r3, #36]	; 0x24
}
40005508:	e6ef0070 	uxtb	r0, r0
4000550c:	e12fff1e 	bx	lr

40005510 <Uart1_Get_Pressed>:

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
40005510:	e3a03000 	mov	r3, #0
40005514:	e3413381 	movt	r3, #4993	; 0x1381
40005518:	e5930010 	ldr	r0, [r3, #16]
4000551c:	e2100001 	ands	r0, r0, #1
	return rURXH1;
40005520:	15930024 	ldrne	r0, [r3, #36]	; 0x24
40005524:	16ef0070 	uxtbne	r0, r0
}
40005528:	e12fff1e 	bx	lr

4000552c <Uart1_ISR_Enable>:

void Uart1_ISR_Enable(int rx,int tx, int err)
{
4000552c:	e1a0c00d 	mov	ip, sp
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
40005530:	e3a0300f 	mov	r3, #15
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005534:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
40005538:	e3a04000 	mov	r4, #0
4000553c:	e3414381 	movt	r4, #4993	; 0x1381
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005540:	e24cb004 	sub	fp, ip, #4
40005544:	e1a06000 	mov	r6, r0
40005548:	e1a05001 	mov	r5, r1
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000554c:	e594c038 	ldr	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
40005550:	e3a00000 	mov	r0, #0
40005554:	e3a01055 	mov	r1, #85	; 0x55
	if(Macro_Check_Bit_Clear(rUTRSTAT1,0)) return 0;
	return rURXH1;
}

void Uart1_ISR_Enable(int rx,int tx, int err)
{
40005558:	e1a07002 	mov	r7, r2
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
4000555c:	e18cc003 	orr	ip, ip, r3
40005560:	e584c038 	str	ip, [r4, #56]	; 0x38
	rUINTSP1 = 0xf;
40005564:	e5843034 	str	r3, [r4, #52]	; 0x34
	rUINTP1 = 0xf;
40005568:	e5843030 	str	r3, [r4, #48]	; 0x30
	GIC_Clear_Pending_Clear(0,85);
4000556c:	ebfff2ea 	bl	4000211c <GIC_Clear_Pending_Clear>
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005570:	e5942038 	ldr	r2, [r4, #56]	; 0x38
40005574:	e3550000 	cmp	r5, #0
40005578:	13a03008 	movne	r3, #8
4000557c:	03a0300c 	moveq	r3, #12
40005580:	e3570000 	cmp	r7, #0

	if(rx||tx||err)
40005584:	e1870006 	orr	r0, r7, r6
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
40005588:	e3c2200f 	bic	r2, r2, #15
4000558c:	03a07002 	moveq	r7, #2
40005590:	13a07000 	movne	r7, #0
40005594:	e3560000 	cmp	r6, #0
40005598:	11a06002 	movne	r6, r2
4000559c:	03826001 	orreq	r6, r2, #1
400055a0:	e1866003 	orr	r6, r6, r3

	if(rx||tx||err)
400055a4:	e1900005 	orrs	r0, r0, r5
{
	Macro_Write_Block(rUINTM1,0xf,0xf,0);
	rUINTSP1 = 0xf;
	rUINTP1 = 0xf;
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);
400055a8:	e1867007 	orr	r7, r6, r7
400055ac:	e5847038 	str	r7, [r4, #56]	; 0x38

	if(rx||tx||err)
400055b0:	1a000003 	bne	400055c4 <Uart1_ISR_Enable+0x98>
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400055b4:	e3a01055 	mov	r1, #85	; 0x55
	}
}
400055b8:	e24bd01c 	sub	sp, fp, #28
400055bc:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
400055c0:	eafff27e 	b	40001fc0 <GIC_Interrupt_Disable>
	GIC_Clear_Pending_Clear(0,85);
	Macro_Write_Block(rUINTM1,0xf,(1<<3)|((!tx)<<2)|((!err)<<1)|(!rx),0);

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
400055c4:	e3a00000 	mov	r0, #0
400055c8:	e3a01055 	mov	r1, #85	; 0x55
400055cc:	e1a02000 	mov	r2, r0
400055d0:	ebfff28d 	bl	4000200c <GIC_Set_Interrupt_Priority>
		GIC_Interrupt_Enable(0,85);
400055d4:	e3a00000 	mov	r0, #0
400055d8:	e3a01055 	mov	r1, #85	; 0x55
400055dc:	ebfff264 	bl	40001f74 <GIC_Interrupt_Enable>
		GIC_Set_Processor_Target(0,85,1);
400055e0:	e3a00000 	mov	r0, #0
400055e4:	e3a01055 	mov	r1, #85	; 0x55
400055e8:	e3a02001 	mov	r2, #1
	}
	else
	{
		GIC_Interrupt_Disable(0,85);
	}
}
400055ec:	e24bd01c 	sub	sp, fp, #28
400055f0:	e89d68f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, lr}

	if(rx||tx||err)
	{
		GIC_Set_Interrupt_Priority(0,85,0);
		GIC_Interrupt_Enable(0,85);
		GIC_Set_Processor_Target(0,85,1);
400055f4:	eafff2a5 	b	40002090 <GIC_Set_Processor_Target>

400055f8 <Uart1_GetString>:
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
400055f8:	e1a0c00d 	mov	ip, sp
400055fc:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005600:	e3a04000 	mov	r4, #0
		GIC_Interrupt_Disable(0,85);
	}
}

void Uart1_GetString(char *string)
{
40005604:	e24cb004 	sub	fp, ip, #4
40005608:	e1a06000 	mov	r6, r0
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
4000560c:	e1a05000 	mov	r5, r0
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005610:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005614:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005618:	e5942010 	ldr	r2, [r4, #16]
4000561c:	e3a03000 	mov	r3, #0
40005620:	e3413381 	movt	r3, #4993	; 0x1381
40005624:	e3120001 	tst	r2, #1
40005628:	0afffffa 	beq	40005618 <Uart1_GetString+0x20>
	return rURXH1;
4000562c:	e5931024 	ldr	r1, [r3, #36]	; 0x24
40005630:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005634:	e351000d 	cmp	r1, #13
40005638:	0a00001a 	beq	400056a8 <Uart1_GetString+0xb0>
    {
        if(c=='\b')
4000563c:	e3510008 	cmp	r1, #8
40005640:	0a000011 	beq	4000568c <Uart1_GetString+0x94>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005644:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005648:	e5c51000 	strb	r1, [r5]
4000564c:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005650:	0a000006 	beq	40005670 <Uart1_GetString+0x78>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005654:	e5942010 	ldr	r2, [r4, #16]
40005658:	e3a03000 	mov	r3, #0
4000565c:	e3413381 	movt	r3, #4993	; 0x1381
40005660:	e3120002 	tst	r2, #2
40005664:	0afffffa 	beq	40005654 <Uart1_GetString+0x5c>
	rUTXH1 = data;
40005668:	e5831020 	str	r1, [r3, #32]
4000566c:	eaffffe9 	b	40005618 <Uart1_GetString+0x20>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005670:	e5942010 	ldr	r2, [r4, #16]
40005674:	e3a03000 	mov	r3, #0
40005678:	e3413381 	movt	r3, #4993	; 0x1381
4000567c:	e3120002 	tst	r2, #2
40005680:	0afffffa 	beq	40005670 <Uart1_GetString+0x78>
	 	rUTXH1 = '\r';
40005684:	e5837020 	str	r7, [r3, #32]
40005688:	eafffff1 	b	40005654 <Uart1_GetString+0x5c>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
4000568c:	e1560005 	cmp	r6, r5
40005690:	aaffffe0 	bge	40005618 <Uart1_GetString+0x20>
            {
                Uart_Printf("\b \b");
40005694:	e3070274 	movw	r0, #29300	; 0x7274
                string--;
40005698:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
4000569c:	e3440001 	movt	r0, #16385	; 0x4001
400056a0:	ebffff6a 	bl	40005450 <Uart1_Printf>
400056a4:	eaffffdb 	b	40005618 <Uart1_GetString+0x20>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400056a8:	e3a02000 	mov	r2, #0
400056ac:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400056b0:	e5931010 	ldr	r1, [r3, #16]
400056b4:	e3a02000 	mov	r2, #0
400056b8:	e3412381 	movt	r2, #4993	; 0x1381
400056bc:	e3110002 	tst	r1, #2
400056c0:	0afffffa 	beq	400056b0 <Uart1_GetString+0xb8>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400056c4:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400056c8:	e3a0300d 	mov	r3, #13
400056cc:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400056d0:	e5912010 	ldr	r2, [r1, #16]
400056d4:	e3a03000 	mov	r3, #0
400056d8:	e3413381 	movt	r3, #4993	; 0x1381
400056dc:	e3120002 	tst	r2, #2
400056e0:	0afffffa 	beq	400056d0 <Uart1_GetString+0xd8>
	rUTXH1 = data;
400056e4:	e3a0200a 	mov	r2, #10
400056e8:	e5832020 	str	r2, [r3, #32]
400056ec:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}

400056f0 <Uart1_GetIntNum>:
    *string='\0';
    Uart1_Send_Byte('\n');
}

int Uart1_GetIntNum(void)
{
400056f0:	e1a0c00d 	mov	ip, sp
400056f4:	e92dd8f0 	push	{r4, r5, r6, r7, fp, ip, lr, pc}
400056f8:	e24cb004 	sub	fp, ip, #4
400056fc:	e24dd020 	sub	sp, sp, #32
                string--;
            }
        }
        else
        {
            *string++ = c;
40005700:	e24b603c 	sub	r6, fp, #60	; 0x3c
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005704:	e3a04000 	mov	r4, #0
                string--;
            }
        }
        else
        {
            *string++ = c;
40005708:	e1a05006 	mov	r5, r6
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
4000570c:	e3414381 	movt	r4, #4993	; 0x1381
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
40005710:	e3a0700d 	mov	r7, #13
    va_end(ap);
}

char Uart1_Get_Char(void)
{
	while(Macro_Check_Bit_Clear(rUTRSTAT1,0));
40005714:	e5942010 	ldr	r2, [r4, #16]
40005718:	e3a03000 	mov	r3, #0
4000571c:	e3413381 	movt	r3, #4993	; 0x1381
40005720:	e3120001 	tst	r2, #1
40005724:	0afffffa 	beq	40005714 <Uart1_GetIntNum+0x24>
	return rURXH1;
40005728:	e5931024 	ldr	r1, [r3, #36]	; 0x24
4000572c:	e6ef1071 	uxtb	r1, r1

void Uart1_GetString(char *string)
{
    char *string2 = string;
    char c;
    while((c = Uart1_Get_Char())!='\r')
40005730:	e351000d 	cmp	r1, #13
40005734:	0a00001a 	beq	400057a4 <Uart1_GetIntNum+0xb4>
    {
        if(c=='\b')
40005738:	e3510008 	cmp	r1, #8
4000573c:	0a000011 	beq	40005788 <Uart1_GetIntNum+0x98>
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
40005740:	e351000a 	cmp	r1, #10
                string--;
            }
        }
        else
        {
            *string++ = c;
40005744:	e5c51000 	strb	r1, [r5]
40005748:	e2855001 	add	r5, r5, #1
	rUMCON1	= 0;
}

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
4000574c:	0a000006 	beq	4000576c <Uart1_GetIntNum+0x7c>
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
40005750:	e5942010 	ldr	r2, [r4, #16]
40005754:	e3a03000 	mov	r3, #0
40005758:	e3413381 	movt	r3, #4993	; 0x1381
4000575c:	e3120002 	tst	r2, #2
40005760:	0afffffa 	beq	40005750 <Uart1_GetIntNum+0x60>
	rUTXH1 = data;
40005764:	e5831020 	str	r1, [r3, #32]
40005768:	eaffffe9 	b	40005714 <Uart1_GetIntNum+0x24>

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
4000576c:	e5942010 	ldr	r2, [r4, #16]
40005770:	e3a03000 	mov	r3, #0
40005774:	e3413381 	movt	r3, #4993	; 0x1381
40005778:	e3120002 	tst	r2, #2
4000577c:	0afffffa 	beq	4000576c <Uart1_GetIntNum+0x7c>
	 	rUTXH1 = '\r';
40005780:	e5837020 	str	r7, [r3, #32]
40005784:	eafffff1 	b	40005750 <Uart1_GetIntNum+0x60>
    char c;
    while((c = Uart1_Get_Char())!='\r')
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
40005788:	e1550006 	cmp	r5, r6
4000578c:	daffffe0 	ble	40005714 <Uart1_GetIntNum+0x24>
            {
                Uart_Printf("\b \b");
40005790:	e3070274 	movw	r0, #29300	; 0x7274
                string--;
40005794:	e2455001 	sub	r5, r5, #1
    {
        if(c=='\b')
        {
            if( (int)string2 < (int)string )
            {
                Uart_Printf("\b \b");
40005798:	e3440001 	movt	r0, #16385	; 0x4001
4000579c:	ebffff2b 	bl	40005450 <Uart1_Printf>
400057a0:	eaffffdb 	b	40005714 <Uart1_GetIntNum+0x24>
        {
            *string++ = c;
            Uart1_Send_Byte(c);
        }
    }
    *string='\0';
400057a4:	e3a02000 	mov	r2, #0
400057a8:	e5c52000 	strb	r2, [r5]

void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400057ac:	e5931010 	ldr	r1, [r3, #16]
400057b0:	e3a02000 	mov	r2, #0
400057b4:	e3412381 	movt	r2, #4993	; 0x1381
400057b8:	e3110002 	tst	r1, #2
400057bc:	0afffffa 	beq	400057ac <Uart1_GetIntNum+0xbc>
	 	rUTXH1 = '\r';
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400057c0:	e1a01002 	mov	r1, r2
void Uart1_Send_Byte(char data)
{
	if(data == '\n')
	{
		while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
	 	rUTXH1 = '\r';
400057c4:	e3a0300d 	mov	r3, #13
400057c8:	e5823020 	str	r3, [r2, #32]
	}
	while(Macro_Check_Bit_Clear(rUTRSTAT1,1));
400057cc:	e5912010 	ldr	r2, [r1, #16]
400057d0:	e3a03000 	mov	r3, #0
400057d4:	e3413381 	movt	r3, #4993	; 0x1381
400057d8:	e3120002 	tst	r2, #2
400057dc:	0afffffa 	beq	400057cc <Uart1_GetIntNum+0xdc>
	rUTXH1 = data;
400057e0:	e3a0200a 	mov	r2, #10
400057e4:	e5832020 	str	r2, [r3, #32]
    int lastIndex;
    int i;

    Uart1_GetString(string);

    if(string[0]=='-')
400057e8:	e55b303c 	ldrb	r3, [fp, #-60]	; 0xffffffc4
400057ec:	e353002d 	cmp	r3, #45	; 0x2d
    {
        minus = 1;
        string++;
400057f0:	024b601c 	subeq	r6, fp, #28

    Uart1_GetString(string);

    if(string[0]=='-')
    {
        minus = 1;
400057f4:	03a04001 	moveq	r4, #1
        string++;
400057f8:	0576301f 	ldrbeq	r3, [r6, #-31]!	; 0xffffffe1
int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
    int minus    = 0;
400057fc:	13a04000 	movne	r4, #0
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
40005800:	e3530030 	cmp	r3, #48	; 0x30
40005804:	0a00002f 	beq	400058c8 <Uart1_GetIntNum+0x1d8>

int Uart1_GetIntNum(void)
{
    char str[30];
    char *string = str;
    int base     = 10;
40005808:	e3a0700a 	mov	r7, #10
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000580c:	e1a00006 	mov	r0, r6
40005810:	eb0001de 	bl	40005f90 <strlen>
40005814:	e2400001 	sub	r0, r0, #1

    if(lastIndex<0)
40005818:	e3500000 	cmp	r0, #0
    {
        base    = 16;
        string += 2;
    }

    lastIndex = strlen(string) - 1;
4000581c:	e1a05000 	mov	r5, r0

    if(lastIndex<0)
40005820:	ba00002f 	blt	400058e4 <Uart1_GetIntNum+0x1f4>
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
40005824:	e7d63000 	ldrb	r3, [r6, r0]
40005828:	e20330df 	and	r3, r3, #223	; 0xdf
4000582c:	e3530048 	cmp	r3, #72	; 0x48
40005830:	1a00001c 	bne	400058a8 <Uart1_GetIntNum+0x1b8>
    {
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
40005834:	e2405001 	sub	r5, r0, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005838:	e3a0c000 	mov	ip, #0
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
4000583c:	e3750001 	cmn	r5, #1
        return -1;

    if(string[lastIndex]=='h' || string[lastIndex]=='H' )
    {
        base = 16;
        string[lastIndex] = 0;
40005840:	e7c6c000 	strb	ip, [r6, r0]
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005844:	0a000012 	beq	40005894 <Uart1_GetIntNum+0x1a4>
40005848:	e30725e0 	movw	r2, #30176	; 0x75e0
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
4000584c:	e3a03000 	mov	r3, #0
40005850:	e3442001 	movt	r2, #16385	; 0x4001
40005854:	e1a0c003 	mov	ip, r3
40005858:	e5927000 	ldr	r7, [r2]
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000585c:	e7d62003 	ldrb	r2, [r6, r3]
40005860:	e0871002 	add	r1, r7, r2
40005864:	e5d11001 	ldrb	r1, [r1, #1]
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005868:	e082020c 	add	r0, r2, ip, lsl #4
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
4000586c:	e2111003 	ands	r1, r1, #3
                    result = (result<<4) + string[i] - 'A' + 10;
                else
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
40005870:	0240c030 	subeq	ip, r0, #48	; 0x30
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
40005874:	0a000003 	beq	40005888 <Uart1_GetIntNum+0x198>
            {
                if(isupper((int)string[i]))
40005878:	e3510001 	cmp	r1, #1
                    result = (result<<4) + string[i] - 'A' + 10;
4000587c:	01a0c000 	moveq	ip, r0
                else
                    result = (result<<4) + string[i] - 'a' + 10;
40005880:	1240c057 	subne	ip, r0, #87	; 0x57
        for(i=0;i<=lastIndex;i++)
        {
            if(isalpha((int)string[i]))
            {
                if(isupper((int)string[i]))
                    result = (result<<4) + string[i] - 'A' + 10;
40005884:	024cc037 	subeq	ip, ip, #55	; 0x37
        result = atoi(string);
        result = minus ? (-1*result):result;
    }
    else
    {
        for(i=0;i<=lastIndex;i++)
40005888:	e2833001 	add	r3, r3, #1
4000588c:	e1550003 	cmp	r5, r3
40005890:	aafffff1 	bge	4000585c <Uart1_GetIntNum+0x16c>
                    result = (result<<4) + string[i] - 'a' + 10;
            }
            else
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
40005894:	e3540000 	cmp	r4, #0
40005898:	126c0000 	rsbne	r0, ip, #0
4000589c:	01a0000c 	moveq	r0, ip
    }
    return result;
}
400058a0:	e24bd01c 	sub	sp, fp, #28
400058a4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
        base = 16;
        string[lastIndex] = 0;
        lastIndex--;
    }

    if(base==10)
400058a8:	e357000a 	cmp	r7, #10
400058ac:	1affffe5 	bne	40005848 <Uart1_GetIntNum+0x158>
    {
        result = atoi(string);
400058b0:	e1a00006 	mov	r0, r6
400058b4:	eb0001a9 	bl	40005f60 <atoi>
        result = minus ? (-1*result):result;
400058b8:	e3540000 	cmp	r4, #0
400058bc:	12600000 	rsbne	r0, r0, #0
                result = (result<<4) + string[i] - '0';
        }
        result = minus ? (-1*result):result;
    }
    return result;
}
400058c0:	e24bd01c 	sub	sp, fp, #28
400058c4:	e89da8f0 	ldm	sp, {r4, r5, r6, r7, fp, sp, pc}
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
400058c8:	e5d63001 	ldrb	r3, [r6, #1]
400058cc:	e20330df 	and	r3, r3, #223	; 0xdf
400058d0:	e3530058 	cmp	r3, #88	; 0x58
    {
        base    = 16;
        string += 2;
400058d4:	02866002 	addeq	r6, r6, #2
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
    {
        base    = 16;
400058d8:	03a07010 	moveq	r7, #16
    {
        minus = 1;
        string++;
    }

    if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
400058dc:	0affffca 	beq	4000580c <Uart1_GetIntNum+0x11c>
400058e0:	eaffffc8 	b	40005808 <Uart1_GetIntNum+0x118>
    }

    lastIndex = strlen(string) - 1;

    if(lastIndex<0)
        return -1;
400058e4:	e3e00000 	mvn	r0, #0
400058e8:	eaffffec 	b	400058a0 <Uart1_GetIntNum+0x1b0>
400058ec:	e320f000 	nop	{0}

400058f0 <Run_App>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Run_App
Run_App:

	push	{r4, lr}
400058f0:	e92d4010 	push	{r4, lr}
	mrs		r4, cpsr
400058f4:	e10f4000 	mrs	r4, CPSR
	cps		#0x1f
400058f8:	f102001f 	cps	#31
	mov 	sp, r1
400058fc:	e1a0d001 	mov	sp, r1
	blx		r0
40005900:	e12fff30 	blx	r0
	msr		cpsr_cxsf, r4
40005904:	e12ff004 	msr	CPSR_fsxc, r4
	pop		{r4, pc}
40005908:	e8bd8010 	pop	{r4, pc}

4000590c <Get_User_SP>:

	.global Get_User_SP
Get_User_SP:

	mrs		r1, cpsr
4000590c:	e10f1000 	mrs	r1, CPSR
	cps		#0x1f
40005910:	f102001f 	cps	#31
	mov 	r0, sp
40005914:	e1a0000d 	mov	r0, sp
	msr		cpsr_cxsf, r1
40005918:	e12ff001 	msr	CPSR_fsxc, r1
	bx 		lr
4000591c:	e12fff1e 	bx	lr

40005920 <Get_User_Stack_Base>:

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005920:	e59f00e4 	ldr	r0, [pc, #228]	; 40005a0c <TLB_Type+0x8>
	bx 		lr
40005924:	e12fff1e 	bx	lr

40005928 <Get_User_Stack_Limit>:

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005928:	e59f00e0 	ldr	r0, [pc, #224]	; 40005a10 <TLB_Type+0xc>
	bx 		lr
4000592c:	e12fff1e 	bx	lr

40005930 <Save_Context>:
	.extern IRQ_Context_Switch
	.global Save_Context
Save_Context:

	@IRQ mode 백업
	push	{r0, r14}
40005930:	e92d4001 	push	{r0, lr}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기
	ldr		r14, =current_pcb
40005934:	e59fe0d8 	ldr	lr, [pc, #216]	; 40005a14 <TLB_Type+0x10>

	@usr/sys 모드 r0-r14까지 백업
	stmia	r14, {r0-r14}^
40005938:	e8ce7fff 	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
	@현재까지 실행되던 app의 cpsr 백업
	@mrs		r0, spsr
	@str		r0, [r14, #64]

	@IRQ mode 복원
	pop		{r0, r14} @이제 r14 -> 복귀할 주소
4000593c:	e8bd4001 	pop	{r0, lr}

	b		IRQ_Context_Switch
40005940:	eaffead6 	b	400004a0 <IRQ_Context_Switch>

40005944 <Restore_Context_And_Switch>:
@ 다른 프로세스의 상태를 복원하는 함수
	.extern current_pcb
	.global Restore_Context_And_Switch
Restore_Context_And_Switch:
    @ usr/sys r0-r14 복원
	ldr		r14, =current_pcb
40005944:	e59fe0c8 	ldr	lr, [pc, #200]	; 40005a14 <TLB_Type+0x10>
	ldmia	r14, {r0-r14}^
40005948:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^

	@r0를 사용하기 전에 미리 백업
	push	{r0-r1}
4000594c:	e92d0003 	push	{r0, r1}
	@spsr 복원
	@ldr		r0, [r0]
	@msr		spsr, r0

	@ IRQ lr 복원
	ldr		r14, [r14, #56]
40005950:	e59ee038 	ldr	lr, [lr, #56]	; 0x38

	@r0 복원
	pop		{r0-r1}
40005954:	e8bd0003 	pop	{r0, r1}

	@ 다음 실행할 명령를 pc로 전달
	subs	pc, lr, #4
40005958:	e25ef004 	subs	pc, lr, #4

4000595c <set_ttbr_app_0>:



	.global set_ttbr_app_0
set_ttbr_app_0:
    mrc p15, 0, r0, c1, c0, 0   // Control Register 읽기
4000595c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
    bic r0, r0, #1              // MMU 비활성화 (비트 0 클리어)
40005960:	e3c00001 	bic	r0, r0, #1
    mcr p15, 0, r0, c1, c0, 0   // Control Register 쓰기
40005964:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc p15, 0, r0, c2, c0, 0
40005968:	ee120f10 	mrc	15, 0, r0, cr2, cr0, {0}
	ldr r1, =0x44000000
4000596c:	e3a01311 	mov	r1, #1140850688	; 0x44000000
	orr r0, r0, r1
40005970:	e1800001 	orr	r0, r0, r1
	mcr p15, 0, r0, c2, c0, 0
40005974:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mov r0, #0
40005978:	e3a00000 	mov	r0, #0
	mcr p15, 0, r0, C8, C7, 2
4000597c:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
	mrc p15, 0, r0, c2, c0, 0
40005980:	ee120f10 	mrc	15, 0, r0, cr2, cr0, {0}

    // MMU 재활성화
    mrc p15, 0, r0, c1, c0, 0   // Control Register 읽기
40005984:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
    orr r0, r0, #1              // MMU 활성화 (비트 0 설정)
40005988:	e3800001 	orr	r0, r0, #1
    mcr p15, 0, r0, c1, c0, 0   // Control Register 쓰기
4000598c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

    mrc p15, 0, r0, c2, c0, 0
40005990:	ee120f10 	mrc	15, 0, r0, cr2, cr0, {0}

	bx lr
40005994:	e12fff1e 	bx	lr

40005998 <set_ttbr_app_1>:


	.global set_ttbr_app_1
set_ttbr_app_1:

	mrc p15, 0, r0, c1, c0, 0   // Control Register 읽기
40005998:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
    bic r0, r0, #1              // MMU 비활성화 (비트 0 클리어)
4000599c:	e3c00001 	bic	r0, r0, #1
    mcr p15, 0, r0, c1, c0, 0   // Control Register 쓰기
400059a0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc p15, 0, r0, c2, c0, 0
400059a4:	ee120f10 	mrc	15, 0, r0, cr2, cr0, {0}
	ldr r1, =0x44004000
400059a8:	e59f1068 	ldr	r1, [pc, #104]	; 40005a18 <TLB_Type+0x14>
	orr r0, r0, r1
400059ac:	e1800001 	orr	r0, r0, r1
	mcr p15, 0, r0, c2, c0, 0
400059b0:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mov r0, #0
400059b4:	e3a00000 	mov	r0, #0
	mcr p15, 0, r0, C8, C7, 2
400059b8:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
	mrc p15, 0, r0, c2, c0, 0
400059bc:	ee120f10 	mrc	15, 0, r0, cr2, cr0, {0}

    // MMU 재활성화
    mrc p15, 0, r0, c1, c0, 0   // Control Register 읽기
400059c0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
    orr r0, r0, #1              // MMU 활성화 (비트 0 설정)
400059c4:	e3800001 	orr	r0, r0, #1
    mcr p15, 0, r0, c1, c0, 0   // Control Register 쓰기
400059c8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

    mrc p15, 0, r0, c2, c0, 0
400059cc:	ee120f10 	mrc	15, 0, r0, cr2, cr0, {0}

	bx lr
400059d0:	e12fff1e 	bx	lr

400059d4 <PABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Status
PABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 1
400059d4:	ee150f30 	mrc	15, 0, r0, cr5, cr0, {1}
	bx 		lr
400059d8:	e12fff1e 	bx	lr

400059dc <PABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  PABT_Falut_Address
PABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 2
400059dc:	ee160f50 	mrc	15, 0, r0, cr6, cr0, {2}
	bx 		lr
400059e0:	e12fff1e 	bx	lr

400059e4 <DABT_Falut_Status>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Status
DABT_Falut_Status:

	mrc		p15, 0, r0, c5, c0, 0
400059e4:	ee150f10 	mrc	15, 0, r0, cr5, cr0, {0}
	bx 		lr
400059e8:	e12fff1e 	bx	lr

400059ec <DABT_Falut_Address>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global  DABT_Falut_Address
DABT_Falut_Address:

	mrc		p15, 0, r0, c6, c0, 0
400059ec:	ee160f10 	mrc	15, 0, r0, cr6, cr0, {0}
	bx 		lr
400059f0:	e12fff1e 	bx	lr

400059f4 <Get_SP>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Get_SP
Get_SP:

	mov 	r0, sp
400059f4:	e1a0000d 	mov	r0, sp
	bx 		lr
400059f8:	e12fff1e 	bx	lr

400059fc <Main_ID>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global Main_ID
Main_ID:

	mrc 	p15, 0, r0, c0, c0, 0
400059fc:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	bx 		lr
40005a00:	e12fff1e 	bx	lr

40005a04 <TLB_Type>:
@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

	.global TLB_Type
TLB_Type:

	mrc 	p15, 0, r0, c0, c0, 3
40005a04:	ee100f70 	mrc	15, 0, r0, cr0, cr0, {3}
	bx 		lr
40005a08:	e12fff1e 	bx	lr
	bx 		lr

	.global Get_User_Stack_Base
Get_User_Stack_Base:

	ldr		r0, =SYS_STACK_BASE
40005a0c:	43ff3400 	mvnsmi	r3, #0, 8
	bx 		lr

	.global Get_User_Stack_Limit
Get_User_Stack_Limit:

	ldr		r0, =STACK_LIMIT
40005a10:	43800000 	orrmi	r0, r0, #0

	@IRQ mode 백업
	push	{r0, r14}

	@현재까지 실행되던 app의 pcb 주소 가지고 오기
	ldr		r14, =current_pcb
40005a14:	40018000 	andmi	r8, r1, r0
	mrc p15, 0, r0, c1, c0, 0   // Control Register 읽기
    bic r0, r0, #1              // MMU 비활성화 (비트 0 클리어)
    mcr p15, 0, r0, c1, c0, 0   // Control Register 쓰기

	mrc p15, 0, r0, c2, c0, 0
	ldr r1, =0x44004000
40005a18:	44004000 	strmi	r4, [r0], #-0

40005a1c <exynos_smc>:
	.text

@ Froggy @
				.global  exynos_smc
exynos_smc:
		        dsb
40005a1c:	f57ff04f 	dsb	sy
		        smc     #0
40005a20:	e1600070 	smc	0
		        isb
40005a24:	f57ff06f 	isb	sy
		        bx		lr
40005a28:	e12fff1e 	bx	lr

40005a2c <CoGetOSReadPA>:

			.global  CoGetOSReadPA
CoGetOSReadPA:
                MCR     p15,0,r0,c7,c8,0
40005a2c:	ee070f18 	mcr	15, 0, r0, cr7, cr8, {0}
                ISB
40005a30:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005a34:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005a38:	e12fff1e 	bx	lr

40005a3c <CoGetOSWritePA>:

				.global  CoGetOSWritePA
CoGetOSWritePA:
                MCR     p15,0,r0,c7,c8,1
40005a3c:	ee070f38 	mcr	15, 0, r0, cr7, cr8, {1}
                ISB
40005a40:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005a44:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005a48:	e12fff1e 	bx	lr

40005a4c <CoGetUserReadPA>:

				.global  CoGetUserReadPA
CoGetUserReadPA:
                MCR     p15,0,r0,c7,c8,2
40005a4c:	ee070f58 	mcr	15, 0, r0, cr7, cr8, {2}
                ISB
40005a50:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005a54:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005a58:	e12fff1e 	bx	lr

40005a5c <CoGetUserWritePA>:

				.global  CoGetUserWritePA
CoGetUserWritePA:
                MCR     p15,0,r0,c7,c8,3
40005a5c:	ee070f78 	mcr	15, 0, r0, cr7, cr8, {3}
                ISB
40005a60:	f57ff06f 	isb	sy
                MRC 	p15,0,r0,C7,C4,0
40005a64:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}
                BX     lr
40005a68:	e12fff1e 	bx	lr

40005a6c <CoEnableL2PrefetchHint>:

				.global  CoEnableL2PrefetchHint
CoEnableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005a6c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<1)
40005a70:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005a74:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005a78:	e12fff1e 	bx	lr

40005a7c <CoDisableL2PrefetchHint>:

				.global  CoDisableL2PrefetchHint
CoDisableL2PrefetchHint:
                MRC     p15,0,r0,c1,c0,1
40005a7c:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<1)
40005a80:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,1
40005a84:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005a88:	e12fff1e 	bx	lr

40005a8c <CoEnableICache>:

                .global  CoEnableICache
CoEnableICache:
                MRC     p15,0,r0,c1,c0,0
40005a8c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<12)
40005a90:	e3800a01 	orr	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005a94:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005a98:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                ORR     r0,r0,#(1<<2)
40005a9c:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005aa0:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005aa4:	e12fff1e 	bx	lr

40005aa8 <CoDisableICache>:

                .global  CoDisableICache
CoDisableICache:
                MRC     p15,0,r0,c1,c0,0
40005aa8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<12)
40005aac:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
                MCR     p15,0,r0,c1,c0,0
40005ab0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                MRC     p15,0,r0,c1,c0,1
40005ab4:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
                BIC     r0,r0,#(1<<2)
40005ab8:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,1
40005abc:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}
                BX     lr
40005ac0:	e12fff1e 	bx	lr

40005ac4 <CoEnableDCache>:

                .global  CoEnableDCache
CoEnableDCache:
                MRC     p15,0,r0,c1,c0,0
40005ac4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<2)
40005ac8:	e3800004 	orr	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005acc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005ad0:	e12fff1e 	bx	lr

40005ad4 <CoDisableDCache>:

                .global  CoDisableDCache
CoDisableDCache:
                MRC     p15,0,r0,c1,c0,0
40005ad4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<2)
40005ad8:	e3c00004 	bic	r0, r0, #4
                MCR     p15,0,r0,c1,c0,0
40005adc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005ae0:	e12fff1e 	bx	lr

40005ae4 <CoReadCTR>:

                .global  CoReadCTR
CoReadCTR:
                MRC     p15,0,r0,c0,c0,1
40005ae4:	ee100f30 	mrc	15, 0, r0, cr0, cr0, {1}
                BX     lr
40005ae8:	e12fff1e 	bx	lr

40005aec <CoReadCLIDR>:

                .global  CoReadCLIDR
CoReadCLIDR:
                MRC     p15,1,r0,c0,c0,1
40005aec:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                BX     lr
40005af0:	e12fff1e 	bx	lr

40005af4 <CoReadCCSIDR>:

                .global  CoReadCCSIDR
CoReadCCSIDR:
                MRC     p15,1,r0,c0,c0,0
40005af4:	ee300f10 	mrc	15, 1, r0, cr0, cr0, {0}
                BX     lr
40005af8:	e12fff1e 	bx	lr

40005afc <CoReadCSSELR>:

                .global  CoReadCSSELR
CoReadCSSELR:
                MRC     p15,2,r0,c0,c0,0
40005afc:	ee500f10 	mrc	15, 2, r0, cr0, cr0, {0}
                BX     lr
40005b00:	e12fff1e 	bx	lr

40005b04 <CoEnableIrq>:

@ Froggy End @

                .global  CoEnableIrq
CoEnableIrq:
                MRS     r0,cpsr
40005b04:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x80
40005b08:	e3c00080 	bic	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40005b0c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005b10:	e12fff1e 	bx	lr

40005b14 <CoDisableIrq>:

                .global  CoDisableIrq
CoDisableIrq:
                MRS     r0,cpsr
40005b14:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x80
40005b18:	e3800080 	orr	r0, r0, #128	; 0x80
                MSR     cpsr_cxsf,r0
40005b1c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005b20:	e12fff1e 	bx	lr

40005b24 <CoEnableFiq>:

                .global  CoEnableFiq
CoEnableFiq:
                MRS     r0,cpsr
40005b24:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#0x40
40005b28:	e3c00040 	bic	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40005b2c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005b30:	e12fff1e 	bx	lr

40005b34 <CoDisableFiq>:

                .global  CoDisableFiq
CoDisableFiq:
                MRS     r0,cpsr
40005b34:	e10f0000 	mrs	r0, CPSR
                ORR     r0,r0,#0x40
40005b38:	e3800040 	orr	r0, r0, #64	; 0x40
                MSR     cpsr_cxsf,r0
40005b3c:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005b40:	e12fff1e 	bx	lr

40005b44 <CoSetIF>:
          		.equ     NOINT, 	0xc0

                .global  CoSetIF
                @/* The return value is current CPSR. */
CoSetIF:
                MRS     r0,cpsr
40005b44:	e10f0000 	mrs	r0, CPSR
                MOV     r1,r0
40005b48:	e1a01000 	mov	r1, r0
                ORR     r1,r1,#NOINT
40005b4c:	e38110c0 	orr	r1, r1, #192	; 0xc0
                MSR     cpsr_cxsf,r1
40005b50:	e12ff001 	msr	CPSR_fsxc, r1
                BX     lr
40005b54:	e12fff1e 	bx	lr

40005b58 <CoWrIF>:

                .global  CoWrIF
                @/* r0 = uCpsrValue */
CoWrIF:
                MSR     cpsr_cxsf,r0
40005b58:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005b5c:	e12fff1e 	bx	lr

40005b60 <CoClrIF>:

                .global  CoClrIF
CoClrIF:
                MRS     r0,cpsr
40005b60:	e10f0000 	mrs	r0, CPSR
                BIC     r0,r0,#NOINT
40005b64:	e3c000c0 	bic	r0, r0, #192	; 0xc0
                MSR     cpsr_cxsf,r0
40005b68:	e12ff000 	msr	CPSR_fsxc, r0
                BX     lr
40005b6c:	e12fff1e 	bx	lr

40005b70 <CoEnableVectoredInt>:

                .global  CoEnableVectoredInt
CoEnableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40005b70:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<24)
40005b74:	e3800401 	orr	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40005b78:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005b7c:	e12fff1e 	bx	lr

40005b80 <CoDisableVectoredInt>:

                .global  CoDisableVectoredInt
CoDisableVectoredInt:
                MRC     p15,0,r0,c1,c0,0
40005b80:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<24)
40005b84:	e3c00401 	bic	r0, r0, #16777216	; 0x1000000
                MCR     p15,0,r0,c1,c0,0
40005b88:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005b8c:	e12fff1e 	bx	lr

40005b90 <CoEnableUnalignedAccess>:

                .global  CoEnableUnalignedAccess
CoEnableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40005b90:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<22)
40005b94:	e3800501 	orr	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005b98:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005b9c:	e12fff1e 	bx	lr

40005ba0 <CoDisableUnalignedAccess>:

                .global  CoDisableUnalignedAccess
CoDisableUnalignedAccess:
                MRC     p15,0,r0,c1,c0,0
40005ba0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<22)
40005ba4:	e3c00501 	bic	r0, r0, #4194304	; 0x400000
                MCR     p15,0,r0,c1,c0,0
40005ba8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005bac:	e12fff1e 	bx	lr

40005bb0 <CoEnableAlignFault>:

                .global  CoEnableAlignFault
CoEnableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40005bb0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<1)
40005bb4:	e3800002 	orr	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005bb8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005bbc:	e12fff1e 	bx	lr

40005bc0 <CoDisableAlignFault>:

                .global  CoDisableAlignFault
CoDisableAlignFault:
                MRC     p15,0,r0,c1,c0,0
40005bc0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<1)
40005bc4:	e3c00002 	bic	r0, r0, #2
                MCR     p15,0,r0,c1,c0,0
40005bc8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005bcc:	e12fff1e 	bx	lr

40005bd0 <CoEnableMmu>:

                .global  CoEnableMmu
CoEnableMmu:
                MRC     p15,0,r0,c1,c0,0
40005bd0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<0)
40005bd4:	e3800001 	orr	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005bd8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005bdc:	e12fff1e 	bx	lr

40005be0 <CoDisableMmu>:

                .global  CoDisableMmu
CoDisableMmu:
                MRC     p15,0,r0,c1,c0,0
40005be0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<0)
40005be4:	e3c00001 	bic	r0, r0, #1
                MCR     p15,0,r0,c1,c0,0
40005be8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005bec:	e12fff1e 	bx	lr

40005bf0 <CoSetFastBusMode>:

                .global  CoSetFastBusMode
CoSetFastBusMode:
                MRC     p15,0,r0,c1,c0,0
40005bf0:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<30)|(1<<31)
40005bf4:	e3c00103 	bic	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40005bf8:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005bfc:	e12fff1e 	bx	lr

40005c00 <CoSetAsyncBusMode>:

                .global  CoSetAsyncBusMode
CoSetAsyncBusMode:
                MRC     p15,0,r0,c1,c0,0
40005c00:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<30)|(1<<31)
40005c04:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
                MCR     p15,0,r0,c1,c0,0
40005c08:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005c0c:	e12fff1e 	bx	lr

40005c10 <CoEnableBranchPrediction>:

                .global  CoEnableBranchPrediction
CoEnableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40005c10:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                ORR     r0,r0,#(1<<11)
40005c14:	e3800b02 	orr	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40005c18:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005c1c:	e12fff1e 	bx	lr

40005c20 <CoDisableBranchPrediction>:

                .global  CoDisableBranchPrediction
CoDisableBranchPrediction:
                MRC     p15,0,r0,c1,c0,0
40005c20:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
                BIC     r0,r0,#(1<<11)
40005c24:	e3c00b02 	bic	r0, r0, #2048	; 0x800
                MCR     p15,0,r0,c1,c0,0
40005c28:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
                BX     lr
40005c2c:	e12fff1e 	bx	lr

40005c30 <CoEnableVfp>:

                .global  CoEnableVfp
CoEnableVfp:
                MRC     p15,0,r0,c1,c0,2
40005c30:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<20)
40005c34:	e3800603 	orr	r0, r0, #3145728	; 0x300000
                MCR     p15,0,r0,c1,c0,2
40005c38:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40005c3c:	e12fff1e 	bx	lr

40005c40 <CoEnableNeon>:

                .global  CoEnableNeon
CoEnableNeon:
                MRC     p15,0,r0,c1,c0,2
40005c40:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
                ORR     r0,r0,#(3<<22)
40005c44:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
                MCR     p15,0,r0,c1,c0,2
40005c48:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
                BX     lr
40005c4c:	e12fff1e 	bx	lr

40005c50 <CoSetTTBase>:

                .global  CoSetTTBase
CoSetTTBase:
                @/* r0 = base */
                MCR     p15,0,r0,c2,c0,0
40005c50:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}
                BX     lr
40005c54:	e12fff1e 	bx	lr

40005c58 <CoSelTTBReg0>:

                .global  CoSelTTBReg0
CoSelTTBReg0:
                @/* r0 = base */
                MOV     r0,#0
40005c58:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c2,c0,2
40005c5c:	ee020f50 	mcr	15, 0, r0, cr2, cr0, {2}
                BX     lr
40005c60:	e12fff1e 	bx	lr

40005c64 <CoSetASID>:

                .global  CoSetASID
CoSetASID:
                @/* r0 = base */
                MCR     p15,0,r0,c13,c0,1
40005c64:	ee0d0f30 	mcr	15, 0, r0, cr13, cr0, {1}
                BX     lr
40005c68:	e12fff1e 	bx	lr

40005c6c <CoGetASID>:

                .global  CoGetASID
CoGetASID:
                @/* r0 = base */
                MRC     p15,0,r0,c13,c0,1
40005c6c:	ee1d0f30 	mrc	15, 0, r0, cr13, cr0, {1}
                BX     lr
40005c70:	e12fff1e 	bx	lr

40005c74 <CoSetDomain>:

                .global  CoSetDomain
CoSetDomain:
                @/* r0 = domain */
                MCR     p15,0,r0,c3,c0,0
40005c74:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}
                BX     lr
40005c78:	e12fff1e 	bx	lr

40005c7c <CoWaitForInterrupt>:

                .global  CoWaitForInterrupt
CoWaitForInterrupt:
                MOV     r0,#0
40005c7c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c0,4
40005c80:	ee070f90 	mcr	15, 0, r0, cr7, cr0, {4}
                BX     lr
40005c84:	e12fff1e 	bx	lr

40005c88 <CoInvalidateICache>:

                .global  CoInvalidateICache
CoInvalidateICache:
                MOV     r0,#0
40005c88:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c5,0
40005c8c:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
                DSB
40005c90:	f57ff04f 	dsb	sy
                BX     lr
40005c94:	e12fff1e 	bx	lr

40005c98 <CoInvalidateDCache>:

                .global  CoInvalidateDCache
CoInvalidateDCache:
                MOV     r0,#0
40005c98:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c6,0
40005c9c:	ee070f16 	mcr	15, 0, r0, cr7, cr6, {0}
                DSB
40005ca0:	f57ff04f 	dsb	sy
                BX     lr
40005ca4:	e12fff1e 	bx	lr

40005ca8 <CoInvalidateDCacheVA>:

                .global  CoInvalidateDCacheVA
CoInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c6,1
40005ca8:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
                DSB
40005cac:	f57ff04f 	dsb	sy
                BX     lr
40005cb0:	e12fff1e 	bx	lr

40005cb4 <CoInvalidateDCacheIndex>:

                .global  CoInvalidateDCacheIndex
CoInvalidateDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c6,2
40005cb4:	ee070f56 	mcr	15, 0, r0, cr7, cr6, {2}
                DSB
40005cb8:	f57ff04f 	dsb	sy
                BX     lr
40005cbc:	e12fff1e 	bx	lr

40005cc0 <CoInvalidateBothCaches>:

                .global  CoInvalidateBothCaches
CoInvalidateBothCaches:
                MOV     r0,#0
40005cc0:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c7,c7,0
40005cc4:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
                DSB
40005cc8:	f57ff04f 	dsb	sy
                BX     lr
40005ccc:	e12fff1e 	bx	lr

40005cd0 <CoCleanDCacheVA>:

                .global  CoCleanDCacheVA
CoCleanDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c10,1
40005cd0:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
                DSB
40005cd4:	f57ff04f 	dsb	sy
                BX     lr
40005cd8:	e12fff1e 	bx	lr

40005cdc <CoCleanDCacheIndex>:

                .global  CoCleanDCacheIndex
CoCleanDCacheIndex:
                @/* r0 = index */
                MCR     p15,0,r0,c7,c10,2
40005cdc:	ee070f5a 	mcr	15, 0, r0, cr7, cr10, {2}
                DSB
40005ce0:	f57ff04f 	dsb	sy
                BX     lr
40005ce4:	e12fff1e 	bx	lr

40005ce8 <CoDataSyncBarrier>:

                .global  CoDataSyncBarrier
CoDataSyncBarrier:
                MCR     p15,0,r0,c7,c10,4
40005ce8:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
                BX     lr
40005cec:	e12fff1e 	bx	lr

40005cf0 <CoPrefetchICacheLineVA>:
                
                .global  CoPrefetchICacheLineVA
CoPrefetchICacheLineVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c13,1
40005cf0:	ee070f3d 	mcr	15, 0, r0, cr7, cr13, {1}
                BX     lr
40005cf4:	e12fff1e 	bx	lr

40005cf8 <CoCleanAndInvalidateDCacheVA>:

                .global  CoCleanAndInvalidateDCacheVA
CoCleanAndInvalidateDCacheVA:
                @/* r0 = va */
                MCR     p15,0,r0,c7,c14,1
40005cf8:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
                DSB
40005cfc:	f57ff04f 	dsb	sy
                BX     lr
40005d00:	e12fff1e 	bx	lr

40005d04 <CoCleanAndInvalidateDCacheIndex>:

                .global  CoCleanAndInvalidateDCacheIndex
                @/* r0 = index */
CoCleanAndInvalidateDCacheIndex:
                MCR     p15,0,r0,c7,c14,2
40005d04:	ee070f5e 	mcr	15, 0, r0, cr7, cr14, {2}
                DSB
40005d08:	f57ff04f 	dsb	sy
                BX     lr
40005d0c:	e12fff1e 	bx	lr

40005d10 <CoInvalidateITlb>:

                .global  CoInvalidateITlb
CoInvalidateITlb:
                MOV     r0,#0
40005d10:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c5,0
40005d14:	ee080f15 	mcr	15, 0, r0, cr8, cr5, {0}
                BX     lr
40005d18:	e12fff1e 	bx	lr

40005d1c <CoInvalidateITlbVA>:

                .global  CoInvalidateITlbVA
CoInvalidateITlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,1
40005d1c:	ee080f35 	mcr	15, 0, r0, cr8, cr5, {1}
                BX     lr
40005d20:	e12fff1e 	bx	lr

40005d24 <CoInvalidateITlbASID>:

                .global  CoInvalidateITlbASID /* Froggy */
CoInvalidateITlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c5,2
40005d24:	ee080f55 	mcr	15, 0, r0, cr8, cr5, {2}
                BX     lr
40005d28:	e12fff1e 	bx	lr

40005d2c <CoInvalidateDTlb>:

                .global  CoInvalidateDTlb
CoInvalidateDTlb:
                MOV     r0,#0
40005d2c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c6,0
40005d30:	ee080f16 	mcr	15, 0, r0, cr8, cr6, {0}
                BX     lr
40005d34:	e12fff1e 	bx	lr

40005d38 <CoInvalidateDTlbVA>:

                .global  CoInvalidateDTlbVA
CoInvalidateDTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,1
40005d38:	ee080f36 	mcr	15, 0, r0, cr8, cr6, {1}
                BX     lr
40005d3c:	e12fff1e 	bx	lr

40005d40 <CoInvalidateDTlbASID>:

                .global  CoInvalidateDTlbASID @/* Froggy */
CoInvalidateDTlbASID:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c6,2
40005d40:	ee080f56 	mcr	15, 0, r0, cr8, cr6, {2}
                BX     lr
40005d44:	e12fff1e 	bx	lr

40005d48 <CoInvalidateMainTlb>:

                .global  CoInvalidateMainTlb @/* Froggy */
CoInvalidateMainTlb:
                MOV     r0,#0
40005d48:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,0
40005d4c:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
                BX     lr
40005d50:	e12fff1e 	bx	lr

40005d54 <CoInvalidateMainTlbVA>:

                .global  CoInvalidateMainTlbVA @/* Froggy */
CoInvalidateMainTlbVA:
                @/* r0 = va */
                MCR     p15,0,r0,c8,c7,1
40005d54:	ee080f37 	mcr	15, 0, r0, cr8, cr7, {1}
                BX     lr
40005d58:	e12fff1e 	bx	lr

40005d5c <CoInvalidateMainTlbASID>:

                .global  CoInvalidateMainTlbASID @/* Froggy */
CoInvalidateMainTlbASID:
                MOV     r0,#0
40005d5c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c8,c7,2
40005d60:	ee080f57 	mcr	15, 0, r0, cr8, cr7, {2}
                BX     lr
40005d64:	e12fff1e 	bx	lr

40005d68 <CoSetDCacheLockdownBase>:

                .global  CoSetDCacheLockdownBase
CoSetDCacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,0
40005d68:	ee090f10 	mcr	15, 0, r0, cr9, cr0, {0}
                BX     lr
40005d6c:	e12fff1e 	bx	lr

40005d70 <CoSetICacheLockdownBase>:

                .global  CoSetICacheLockdownBase
CoSetICacheLockdownBase:
                @/* r0 = base */
                MCR     p15,0,r0,c9,c0,1
40005d70:	ee090f30 	mcr	15, 0, r0, cr9, cr0, {1}
                BX     lr
40005d74:	e12fff1e 	bx	lr

40005d78 <CoLockL2Cache>:

                .global  CoLockL2Cache
CoLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005d78:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005d7c:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40005d80:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005d84:	e12fff1e 	bx	lr

40005d88 <CoUnLockL2Cache>:

                .global  CoUnLockL2Cache
CoUnLockL2Cache:
                @/* r0=uWayNum */
                MRC     p15,1,r1,c9,c0,0
40005d88:	ee391f10 	mrc	15, 1, r1, cr9, cr0, {0}
                BIC     r1,r1,r0
40005d8c:	e1c11000 	bic	r1, r1, r0
                MCR     p15,1,r1,c9,c0,0
40005d90:	ee291f10 	mcr	15, 1, r1, cr9, cr0, {0}
                BX     lr
40005d94:	e12fff1e 	bx	lr

40005d98 <CoSetL2CacheAuxCrtlReg>:

                .global  CoSetL2CacheAuxCrtlReg
CoSetL2CacheAuxCrtlReg:
                @/* r0 = uRegValue */
                MCR     p15,1,r0,c9,c0,2
40005d98:	ee290f50 	mcr	15, 1, r0, cr9, cr0, {2}
                BX     lr
40005d9c:	e12fff1e 	bx	lr

40005da0 <CoSetDTlbLockdown>:

                .global  CoSetDTlbLockdown
CoSetDTlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,0
40005da0:	ee0a0f10 	mcr	15, 0, r0, cr10, cr0, {0}
                BX     lr
40005da4:	e12fff1e 	bx	lr

40005da8 <CoSetITlbLockdown>:

                .global  CoSetITlbLockdown
CoSetITlbLockdown:
                @/* r0 = uBaseVictim */
                MCR     p15,0,r0,c10,c0,1
40005da8:	ee0a0f30 	mcr	15, 0, r0, cr10, cr0, {1}
                BX     lr
40005dac:	e12fff1e 	bx	lr

40005db0 <CoSetL2CacheLines>:

                .global  CoSetL2CacheLines
CoSetL2CacheLines:
                @/* r0=uNumOfLines */
                @ 1 line = 64 bytes
                LSL     r0,r0,#6
40005db0:	e1a00300 	lsl	r0, r0, #6
                MCR     p15,0,r0,c11,c7,0
40005db4:	ee0b0f17 	mcr	15, 0, r0, cr11, cr7, {0}
                BX     lr
40005db8:	e12fff1e 	bx	lr

40005dbc <CoCopyToL2Cache>:
@@regardless of the state of the Memory Region Remap Registers

                .global  CoCopyToL2Cache
CoCopyToL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005dbc:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005dc0:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(0<<30|1<<29|1<<28) @ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005dc4:	e3811203 	orr	r1, r1, #805306368	; 0x30000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */ @ Write PLE Control Register
40005dc8:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f			@ why not 5bit(64bit aligned) clear? (BIC - Bitwise bit Clear)
40005dcc:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE Start Addr */ @ Write PLE Internal Start Address Register
40005dd0:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6			@ /* bit[N-1:6], N: log2(cache size in KB unit)+7 */
40005dd4:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */ @ Write PLE Internal End Address Register
40005dd8:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ /* Context ID is 0 */
40005ddc:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c15,0  @/* Set Context ID */ @ Write PLE Context ID Register
40005de0:	ee0b0f1f 	mcr	15, 0, r0, cr11, cr15, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005de4:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005de8:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */ @ Read PLE Channel Status Register
40005dec:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005df0:	e3500003 	cmp	r0, #3
                BNE     1b
40005df4:	1afffffc 	bne	40005dec <CoCopyToL2Cache+0x30>

				MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005df8:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005dfc:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005e00:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005e04:	e3500000 	cmp	r0, #0
                BNE     2b
40005e08:	1afffffc 	bne	40005e00 <CoCopyToL2Cache+0x44>

                BX     lr
40005e0c:	e12fff1e 	bx	lr

40005e10 <CoCopyFromL2Cache>:
                .ltorg

                .global  CoCopyFromL2Cache
CoCopyFromL2Cache:
                @/* r0=uStAddr, r1=uWayNum, r2=uNumOfLines */
                MOV     r3,#0
40005e10:	e3a03000 	mov	r3, #0
                MCR     p15,0,r3,c11,c2,0   @/* Set Channel 0 or 1 */ @ Write PLE Channel Number Register
40005e14:	ee0b3f12 	mcr	15, 0, r3, cr11, cr2, {0}
                ORR     r1,r1,#(1<<30|1<<29|1<<28)	@ bit[30] - 0: to L2, 1: from L2 (0<<29)
40005e18:	e3811207 	orr	r1, r1, #1879048192	; 0x70000000
                MCR     p15,0,r1,c11,c4,0   @/* Set PLE ConReg */
40005e1c:	ee0b1f14 	mcr	15, 0, r1, cr11, cr4, {0}
                BIC     r0,r0,#0x1f
40005e20:	e3c0001f 	bic	r0, r0, #31
                MCR     p15,0,r0,c11,c5,0   @/* Set PLE START Addr */
40005e24:	ee0b0f15 	mcr	15, 0, r0, cr11, cr5, {0}
                LSL     r2,r2,#6
40005e28:	e1a02302 	lsl	r2, r2, #6
                MCR     p15,0,r2,c11,c7,0   @/* Set NumOfLines (1line = 64bytes) */
40005e2c:	ee0b2f17 	mcr	15, 0, r2, cr11, cr7, {0}
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005e30:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,1   @/* Start PLE */ @ start command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005e34:	ee0b0f33 	mcr	15, 0, r0, cr11, cr3, {1}
1:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005e38:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x3				@ 0x3 means complete or error state.
40005e3c:	e3500003 	cmp	r0, #3
                BNE     1b
40005e40:	1afffffc 	bne	40005e38 <CoCopyFromL2Cache+0x28>

                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005e44:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,2   @/* Clear PLE */ @ Channel status transitions from error or complete to idle and the interrupt or error flag is cleared to 0
40005e48:	ee0b0f53 	mcr	15, 0, r0, cr11, cr3, {2}
2:              MRC     p15,0,r0,c11,c8,0   @/* Get status */
40005e4c:	ee1b0f18 	mrc	15, 0, r0, cr11, cr8, {0}
                CMP     r0,#0x0				@ 0x0 means idle or reset state
40005e50:	e3500000 	cmp	r0, #0
                BNE     2b
40005e54:	1afffffc 	bne	40005e4c <CoCopyFromL2Cache+0x3c>

                BX     lr               @/* Return */
40005e58:	e12fff1e 	bx	lr

40005e5c <CoStopPLE>:
                .ltorg

                .global  CoStopPLE
CoStopPLE:
                @/* PLE Channel Number is always 0 */
                MOV     r0,#0				@ set the PLE Channel Number Register to the appropriate PLE channel
40005e5c:	e3a00000 	mov	r0, #0
                MCR     p15,0,r0,c11,c3,0   @/* Stop PLE */ @ Stop command triggers data to be transferred to or from the L2 cache RAM as defined by DT bit [30] of the L2 PLE Control Reg
40005e60:	ee0b0f13 	mcr	15, 0, r0, cr11, cr3, {0}

                BX     lr               @/* Return */
40005e64:	e12fff1e 	bx	lr

40005e68 <CoNonSecureAccCtrl>:
                .ltorg

                .global  CoNonSecureAccCtrl
CoNonSecureAccCtrl:
                @/*  */
                MOV     r0,#(0x73<<12)		@ set PLE, TL, CL, CP[n] to secure and non-secure accessible
40005e68:	e3a00a73 	mov	r0, #471040	; 0x73000
                ORR		r0,r0,#(0xf<<8)
40005e6c:	e3800c0f 	orr	r0, r0, #3840	; 0xf00
                ORR		r0,r0,#(0xff)
40005e70:	e38000ff 	orr	r0, r0, #255	; 0xff
                MCR     p15,0,r0,c1,c1,2    @ Write Nonsecure Access Control Register data
40005e74:	ee010f51 	mcr	15, 0, r0, cr1, cr1, {2}

                BX     lr               @/* Return */
40005e78:	e12fff1e 	bx	lr

40005e7c <CoGetCacheSizeID>:
                .ltorg

                .global  CoGetCacheSizeID
CoGetCacheSizeID:
                @/* r0=current cache size ID */
                MOV     r0,#0
40005e7c:	e3a00000 	mov	r0, #0
                MRC     p14,0,r0,c0,c0,0    @/* Reads current Cache Size ID register */
40005e80:	ee100e10 	mrc	14, 0, r0, cr0, cr0, {0}

                BX     lr               @/* Return */
40005e84:	e12fff1e 	bx	lr

40005e88 <CoGetPAreg>:
                .ltorg

                .global  CoGetPAreg
CoGetPAreg:
                @/* r0=PA reg value */
                MOV     r0,#0
40005e88:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c7,c4,0    @/* Read PA Register */
40005e8c:	ee170f14 	mrc	15, 0, r0, cr7, cr4, {0}

                BX     lr               @/* Return */
40005e90:	e12fff1e 	bx	lr

40005e94 <CoGetNormalMemRemapReg>:
                .ltorg

                .global  CoGetNormalMemRemapReg
CoGetNormalMemRemapReg:
                @/* r0=Normal Memory Remap reg value */
                MOV     r0,#0
40005e94:	e3a00000 	mov	r0, #0
                MRC     p15,0,r0,c10,c2,1   @/* Read Normal Memory Remap Register */
40005e98:	ee1a0f32 	mrc	15, 0, r0, cr10, cr2, {1}

                BX     lr               @/* Return */
40005e9c:	e12fff1e 	bx	lr

40005ea0 <CoInvalidateDCacheForV7>:
                .ltorg

                .global  CoInvalidateDCacheForV7
CoInvalidateDCacheForV7:
                PUSH    {r4-r10,lr}
40005ea0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
                MRC     p15,1,r0,c0,c0,1    @/* Read CLIDR */
40005ea4:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
                ANDS    r3,r0,#0x7000000
40005ea8:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
                MOV     r3,r3,LSR #23       @/* Total cache levels << 1 */
40005eac:	e1a03ba3 	lsr	r3, r3, #23
                BEQ     Finished
40005eb0:	0a00001b 	beq	40005f24 <Finished>

                MOV     r10,#0              @/* R10 holds current cache level << 1 */
40005eb4:	e3a0a000 	mov	sl, #0

40005eb8 <Loop1>:
Loop1:          ADD     r2,r10,r10,LSR #1   @/* R2 holds cache "Set" position */
40005eb8:	e08a20aa 	add	r2, sl, sl, lsr #1
                MOV     r1,r0,LSR r2        @/* Bottom 3 bits are the Cache-type for this level */
40005ebc:	e1a01230 	lsr	r1, r0, r2
                AND     r1,R1,#7            @/* Get those 3 bits alone */
40005ec0:	e2011007 	and	r1, r1, #7
                CMP     r1,#2
40005ec4:	e3510002 	cmp	r1, #2
                BLT     Skip                @/* No cache or only instruction cache at this level */
40005ec8:	ba000012 	blt	40005f18 <Skip>

                MCR     p15,2,r10,c0,c0,0   @/* Write the Cache Size selection register */
40005ecc:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
                MOV     r1,#0
40005ed0:	e3a01000 	mov	r1, #0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
40005ed4:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
40005ed8:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
                AND     r2,r1,#0x7           @/* Extract the line length field */
40005edc:	e2012007 	and	r2, r1, #7
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
40005ee0:	e2822004 	add	r2, r2, #4
                LDR     r4,=0x3FF
40005ee4:	e59f403c 	ldr	r4, [pc, #60]	; 40005f28 <Finished+0x4>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
40005ee8:	e01441a1 	ands	r4, r4, r1, lsr #3
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
40005eec:	e16f5f14 	clz	r5, r4
                LDR     r7,=0x00007FFF
40005ef0:	e59f7034 	ldr	r7, [pc, #52]	; 40005f2c <Finished+0x8>
                ANDS    r7,r7,r1,LSR #13    @/* R7 is the max number of the index size (right aligned) */
40005ef4:	e01776a1 	ands	r7, r7, r1, lsr #13

40005ef8 <Loop2>:

Loop2:          MOV     r9,r4               @/* R9 working copy of the max way size (right aligned) */
40005ef8:	e1a09004 	mov	r9, r4

40005efc <Loop3>:
Loop3:          ORR     r11,r10,r9,LSL r5   @/* Factor in the Way number and cache number into R11 */
40005efc:	e18ab519 	orr	fp, sl, r9, lsl r5
                ORR     r11,r11,r7,LSL r2   @/* Factor in the Set number */
40005f00:	e18bb217 	orr	fp, fp, r7, lsl r2
                MCR     p15,0,r11,c7,c14,2  @/* Clean and Invalidate by set/way */
40005f04:	ee07bf5e 	mcr	15, 0, fp, cr7, cr14, {2}
                SUBS    r9,r9,#1            @/* Decrement the Way number */
40005f08:	e2599001 	subs	r9, r9, #1
                BGE     Loop3
40005f0c:	aafffffa 	bge	40005efc <Loop3>
                SUBS    r7,r7,#1            @/* Decrement the Set number */
40005f10:	e2577001 	subs	r7, r7, #1
                BGE     Loop2
40005f14:	aafffff7 	bge	40005ef8 <Loop2>

40005f18 <Skip>:
Skip:           ADD     r10,r10,#2          @/* increment the cache number */
40005f18:	e28aa002 	add	sl, sl, #2
                CMP     r3,r10
40005f1c:	e153000a 	cmp	r3, sl
                BGT     Loop1
40005f20:	caffffe4 	bgt	40005eb8 <Loop1>

40005f24 <Finished>:
Finished:
                POP     {r4-r10,pc}
40005f24:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
                MOV     r1,#0
                MCR     p15,0,r1,c7,c5,4    @/* PrefetchFlush to sync the change to the CacheSizeID reg */
                MRC     p15,1,r1,c0,c0,0    @/* Reads current Cache Size ID register */
                AND     r2,r1,#0x7           @/* Extract the line length field */
                ADD     r2,r2,#4            @/* Add 4 for the line length offset (log2 16 bytes) */
                LDR     r4,=0x3FF
40005f28:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
                ANDS    r4,r4,r1,LSR #3     @/* R4 is the max number on the way size (right aligned) */
                CLZ     r5,r4               @/* R5 is the bit position of the way size increment */
                LDR     r7,=0x00007FFF
40005f2c:	00007fff 	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>

40005f30 <CoSetExceptonVectoerBase>:
                .ltorg

                .global  CoSetExceptonVectoerBase
CoSetExceptonVectoerBase:
                @/* r0=uBaseAddr */
                MCR     p15,0,r0,c12,c0,0
40005f30:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
                BX     lr
40005f34:	e12fff1e 	bx	lr

40005f38 <CoSetProcessId>:

                .global  CoSetProcessId
CoSetProcessId:
                @/* r0 =u32 pid */
                MCR     p15,0,r0,c13,c0,0
40005f38:	ee0d0f10 	mcr	15, 0, r0, cr13, cr0, {0}
                BX     lr
40005f3c:	e12fff1e 	bx	lr

40005f40 <CoSetMpll>:

                .global  CoSetMpll
CoSetMpll:
                @/* r0 = param */
                MOV     r2,r0
40005f40:	e1a02000 	mov	r2, r0
                LDR     r0,=0x0000C000
40005f44:	e3a00903 	mov	r0, #49152	; 0xc000
                ORR     r0,r0,r2
40005f48:	e1800002 	orr	r0, r0, r2
                MCR     p15,0,r0,c15,c12,0
40005f4c:	ee0f0f1c 	mcr	15, 0, r0, cr15, cr12, {0}
0:
                MRC     p15,0,r1,c15,c12,0
40005f50:	ee1f1f1c 	mrc	15, 0, r1, cr15, cr12, {0}
                TST     r1,#0x00800000
40005f54:	e3110502 	tst	r1, #8388608	; 0x800000
                BEQ     0b
40005f58:	0afffffc 	beq	40005f50 <CoSetMpll+0x10>
                BX     lr
40005f5c:	e12fff1e 	bx	lr

40005f60 <atoi>:
40005f60:	e92d4008 	push	{r3, lr}
40005f64:	e3a01000 	mov	r1, #0
40005f68:	e3a0200a 	mov	r2, #10
40005f6c:	eb000093 	bl	400061c0 <strtol>
40005f70:	e8bd4008 	pop	{r3, lr}
40005f74:	e12fff1e 	bx	lr

40005f78 <_atoi_r>:
40005f78:	e92d4008 	push	{r3, lr}
40005f7c:	e3a02000 	mov	r2, #0
40005f80:	e3a0300a 	mov	r3, #10
40005f84:	eb000019 	bl	40005ff0 <_strtol_r>
40005f88:	e8bd4008 	pop	{r3, lr}
40005f8c:	e12fff1e 	bx	lr

40005f90 <strlen>:
40005f90:	e3c01003 	bic	r1, r0, #3
40005f94:	e2100003 	ands	r0, r0, #3
40005f98:	e2600000 	rsb	r0, r0, #0
40005f9c:	e4913004 	ldr	r3, [r1], #4
40005fa0:	e280c004 	add	ip, r0, #4
40005fa4:	e1a0c18c 	lsl	ip, ip, #3
40005fa8:	e3e02000 	mvn	r2, #0
40005fac:	11833c32 	orrne	r3, r3, r2, lsr ip
40005fb0:	e3a0c001 	mov	ip, #1
40005fb4:	e18cc40c 	orr	ip, ip, ip, lsl #8
40005fb8:	e18cc80c 	orr	ip, ip, ip, lsl #16
40005fbc:	e043200c 	sub	r2, r3, ip
40005fc0:	e1c22003 	bic	r2, r2, r3
40005fc4:	e012238c 	ands	r2, r2, ip, lsl #7
40005fc8:	04913004 	ldreq	r3, [r1], #4
40005fcc:	02800004 	addeq	r0, r0, #4
40005fd0:	0afffff9 	beq	40005fbc <strlen+0x2c>
40005fd4:	e31300ff 	tst	r3, #255	; 0xff
40005fd8:	12800001 	addne	r0, r0, #1
40005fdc:	13130cff 	tstne	r3, #65280	; 0xff00
40005fe0:	12800001 	addne	r0, r0, #1
40005fe4:	131308ff 	tstne	r3, #16711680	; 0xff0000
40005fe8:	12800001 	addne	r0, r0, #1
40005fec:	e12fff1e 	bx	lr

40005ff0 <_strtol_r>:
40005ff0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005ff4:	e59fc1c0 	ldr	ip, [pc, #448]	; 400061bc <_strtol_r+0x1cc>
40005ff8:	e24dd014 	sub	sp, sp, #20
40005ffc:	e1a0b001 	mov	fp, r1
40006000:	e59c7000 	ldr	r7, [ip]
40006004:	e58d000c 	str	r0, [sp, #12]
40006008:	e1a08003 	mov	r8, r3
4000600c:	ea000000 	b	40006014 <_strtol_r+0x24>
40006010:	e1a01004 	mov	r1, r4
40006014:	e1a04001 	mov	r4, r1
40006018:	e4d45001 	ldrb	r5, [r4], #1
4000601c:	e0873005 	add	r3, r7, r5
40006020:	e5d33001 	ldrb	r3, [r3, #1]
40006024:	e2133008 	ands	r3, r3, #8
40006028:	1afffff8 	bne	40006010 <_strtol_r+0x20>
4000602c:	e355002d 	cmp	r5, #45	; 0x2d
40006030:	0a000051 	beq	4000617c <_strtol_r+0x18c>
40006034:	e355002b 	cmp	r5, #43	; 0x2b
40006038:	05d15001 	ldrbeq	r5, [r1, #1]
4000603c:	02814002 	addeq	r4, r1, #2
40006040:	e3d81010 	bics	r1, r8, #16
40006044:	1a000007 	bne	40006068 <_strtol_r+0x78>
40006048:	e2781001 	rsbs	r1, r8, #1
4000604c:	33a01000 	movcc	r1, #0
40006050:	e3550030 	cmp	r5, #48	; 0x30
40006054:	0a00004c 	beq	4000618c <_strtol_r+0x19c>
40006058:	e3510000 	cmp	r1, #0
4000605c:	13a0800a 	movne	r8, #10
40006060:	11a0a008 	movne	sl, r8
40006064:	1a000000 	bne	4000606c <_strtol_r+0x7c>
40006068:	e1a0a008 	mov	sl, r8
4000606c:	e3530000 	cmp	r3, #0
40006070:	03e06102 	mvneq	r6, #-2147483648	; 0x80000000
40006074:	13a06102 	movne	r6, #-2147483648	; 0x80000000
40006078:	e1a00006 	mov	r0, r6
4000607c:	e1a0100a 	mov	r1, sl
40006080:	e98d000c 	stmib	sp, {r2, r3}
40006084:	eb001d08 	bl	4000d4ac <__aeabi_uidivmod>
40006088:	e1a00006 	mov	r0, r6
4000608c:	e1a09001 	mov	r9, r1
40006090:	e3a06000 	mov	r6, #0
40006094:	e1a0100a 	mov	r1, sl
40006098:	eb001cc6 	bl	4000d3b8 <__aeabi_uidiv>
4000609c:	e1a01006 	mov	r1, r6
400060a0:	e99d000c 	ldmib	sp, {r2, r3}
400060a4:	ea000009 	b	400060d0 <_strtol_r+0xe0>
400060a8:	e1550009 	cmp	r5, r9
400060ac:	d3a0c000 	movle	ip, #0
400060b0:	c3a0c001 	movgt	ip, #1
400060b4:	e1510000 	cmp	r1, r0
400060b8:	13a0c000 	movne	ip, #0
400060bc:	e35c0000 	cmp	ip, #0
400060c0:	1a000014 	bne	40006118 <_strtol_r+0x128>
400060c4:	e021519a 	mla	r1, sl, r1, r5
400060c8:	e3a06001 	mov	r6, #1
400060cc:	e4d45001 	ldrb	r5, [r4], #1
400060d0:	e087c005 	add	ip, r7, r5
400060d4:	e5dcc001 	ldrb	ip, [ip, #1]
400060d8:	e31c0004 	tst	ip, #4
400060dc:	12455030 	subne	r5, r5, #48	; 0x30
400060e0:	1a000005 	bne	400060fc <_strtol_r+0x10c>
400060e4:	e21cc003 	ands	ip, ip, #3
400060e8:	0a00000c 	beq	40006120 <_strtol_r+0x130>
400060ec:	e35c0001 	cmp	ip, #1
400060f0:	13a0c057 	movne	ip, #87	; 0x57
400060f4:	03a0c037 	moveq	ip, #55	; 0x37
400060f8:	e06c5005 	rsb	r5, ip, r5
400060fc:	e1580005 	cmp	r8, r5
40006100:	da000006 	ble	40006120 <_strtol_r+0x130>
40006104:	e1510000 	cmp	r1, r0
40006108:	93a0c000 	movls	ip, #0
4000610c:	83a0c001 	movhi	ip, #1
40006110:	e19c6fa6 	orrs	r6, ip, r6, lsr #31
40006114:	0affffe3 	beq	400060a8 <_strtol_r+0xb8>
40006118:	e3e06000 	mvn	r6, #0
4000611c:	eaffffea 	b	400060cc <_strtol_r+0xdc>
40006120:	e3760001 	cmn	r6, #1
40006124:	0a00000a 	beq	40006154 <_strtol_r+0x164>
40006128:	e3530000 	cmp	r3, #0
4000612c:	12611000 	rsbne	r1, r1, #0
40006130:	e3520000 	cmp	r2, #0
40006134:	e1a00001 	mov	r0, r1
40006138:	0a000002 	beq	40006148 <_strtol_r+0x158>
4000613c:	e3560000 	cmp	r6, #0
40006140:	1a00000b 	bne	40006174 <_strtol_r+0x184>
40006144:	e582b000 	str	fp, [r2]
40006148:	e28dd014 	add	sp, sp, #20
4000614c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006150:	e12fff1e 	bx	lr
40006154:	e3530000 	cmp	r3, #0
40006158:	e59d100c 	ldr	r1, [sp, #12]
4000615c:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
40006160:	13a00102 	movne	r0, #-2147483648	; 0x80000000
40006164:	e3a03022 	mov	r3, #34	; 0x22
40006168:	e3520000 	cmp	r2, #0
4000616c:	e5813000 	str	r3, [r1]
40006170:	0afffff4 	beq	40006148 <_strtol_r+0x158>
40006174:	e244b001 	sub	fp, r4, #1
40006178:	eafffff1 	b	40006144 <_strtol_r+0x154>
4000617c:	e2814002 	add	r4, r1, #2
40006180:	e5d15001 	ldrb	r5, [r1, #1]
40006184:	e3a03001 	mov	r3, #1
40006188:	eaffffac 	b	40006040 <_strtol_r+0x50>
4000618c:	e5d40000 	ldrb	r0, [r4]
40006190:	e20000df 	and	r0, r0, #223	; 0xdf
40006194:	e3500058 	cmp	r0, #88	; 0x58
40006198:	0a000002 	beq	400061a8 <_strtol_r+0x1b8>
4000619c:	e3510000 	cmp	r1, #0
400061a0:	13a08008 	movne	r8, #8
400061a4:	eaffffaf 	b	40006068 <_strtol_r+0x78>
400061a8:	e3a08010 	mov	r8, #16
400061ac:	e5d45001 	ldrb	r5, [r4, #1]
400061b0:	e1a0a008 	mov	sl, r8
400061b4:	e2844002 	add	r4, r4, #2
400061b8:	eaffffab 	b	4000606c <_strtol_r+0x7c>
400061bc:	400175e0 	andmi	r7, r1, r0, ror #11

400061c0 <strtol>:
400061c0:	e59fc01c 	ldr	ip, [pc, #28]	; 400061e4 <strtol+0x24>
400061c4:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
400061c8:	e1a04001 	mov	r4, r1
400061cc:	e1a03002 	mov	r3, r2
400061d0:	e1a01000 	mov	r1, r0
400061d4:	e1a02004 	mov	r2, r4
400061d8:	e59c0000 	ldr	r0, [ip]
400061dc:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
400061e0:	eaffff82 	b	40005ff0 <_strtol_r>
400061e4:	400175e8 	andmi	r7, r1, r8, ror #11

400061e8 <_vsprintf_r>:
400061e8:	e92d4030 	push	{r4, r5, lr}
400061ec:	e24dd06c 	sub	sp, sp, #108	; 0x6c
400061f0:	e1a0e001 	mov	lr, r1
400061f4:	e3e0c102 	mvn	ip, #-2147483648	; 0x80000000
400061f8:	e3a05f82 	mov	r5, #520	; 0x208
400061fc:	e3e04000 	mvn	r4, #0
40006200:	e1a0100d 	mov	r1, sp
40006204:	e58de000 	str	lr, [sp]
40006208:	e58de010 	str	lr, [sp, #16]
4000620c:	e1cd50bc 	strh	r5, [sp, #12]
40006210:	e58dc008 	str	ip, [sp, #8]
40006214:	e58dc014 	str	ip, [sp, #20]
40006218:	e1cd40be 	strh	r4, [sp, #14]
4000621c:	eb00000f 	bl	40006260 <_svfprintf_r>
40006220:	e59d3000 	ldr	r3, [sp]
40006224:	e3a02000 	mov	r2, #0
40006228:	e5c32000 	strb	r2, [r3]
4000622c:	e28dd06c 	add	sp, sp, #108	; 0x6c
40006230:	e8bd4030 	pop	{r4, r5, lr}
40006234:	e12fff1e 	bx	lr

40006238 <vsprintf>:
40006238:	e59fc01c 	ldr	ip, [pc, #28]	; 4000625c <vsprintf+0x24>
4000623c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
40006240:	e1a04001 	mov	r4, r1
40006244:	e1a03002 	mov	r3, r2
40006248:	e1a01000 	mov	r1, r0
4000624c:	e1a02004 	mov	r2, r4
40006250:	e59c0000 	ldr	r0, [ip]
40006254:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
40006258:	eaffffe2 	b	400061e8 <_vsprintf_r>
4000625c:	400175e8 	andmi	r7, r1, r8, ror #11

40006260 <_svfprintf_r>:
40006260:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006264:	e24ddf43 	sub	sp, sp, #268	; 0x10c
40006268:	e58d3048 	str	r3, [sp, #72]	; 0x48
4000626c:	e58d1030 	str	r1, [sp, #48]	; 0x30
40006270:	e58d2024 	str	r2, [sp, #36]	; 0x24
40006274:	e58d0038 	str	r0, [sp, #56]	; 0x38
40006278:	eb000e1a 	bl	40009ae8 <_localeconv_r>
4000627c:	e5900000 	ldr	r0, [r0]
40006280:	e58d0054 	str	r0, [sp, #84]	; 0x54
40006284:	ebffff41 	bl	40005f90 <strlen>
40006288:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
4000628c:	e1d430bc 	ldrh	r3, [r4, #12]
40006290:	e3130080 	tst	r3, #128	; 0x80
40006294:	e58d0060 	str	r0, [sp, #96]	; 0x60
40006298:	0a000002 	beq	400062a8 <_svfprintf_r+0x48>
4000629c:	e5943010 	ldr	r3, [r4, #16]
400062a0:	e3530000 	cmp	r3, #0
400062a4:	0a000651 	beq	40007bf0 <_svfprintf_r+0x1990>
400062a8:	e3a03000 	mov	r3, #0
400062ac:	e28d40c8 	add	r4, sp, #200	; 0xc8
400062b0:	e59fcf94 	ldr	ip, [pc, #3988]	; 4000724c <_svfprintf_r+0xfec>
400062b4:	e58d401c 	str	r4, [sp, #28]
400062b8:	e58d309c 	str	r3, [sp, #156]	; 0x9c
400062bc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400062c0:	e58d303c 	str	r3, [sp, #60]	; 0x3c
400062c4:	e58d4094 	str	r4, [sp, #148]	; 0x94
400062c8:	e58d3058 	str	r3, [sp, #88]	; 0x58
400062cc:	e58d305c 	str	r3, [sp, #92]	; 0x5c
400062d0:	e58d3068 	str	r3, [sp, #104]	; 0x68
400062d4:	e58d3064 	str	r3, [sp, #100]	; 0x64
400062d8:	e58d3040 	str	r3, [sp, #64]	; 0x40
400062dc:	e1a07004 	mov	r7, r4
400062e0:	e28c9010 	add	r9, ip, #16
400062e4:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
400062e8:	e5d43000 	ldrb	r3, [r4]
400062ec:	e3530025 	cmp	r3, #37	; 0x25
400062f0:	13530000 	cmpne	r3, #0
400062f4:	0a0000a2 	beq	40006584 <_svfprintf_r+0x324>
400062f8:	e2843001 	add	r3, r4, #1
400062fc:	e1a04003 	mov	r4, r3
40006300:	e5d33000 	ldrb	r3, [r3]
40006304:	e3530025 	cmp	r3, #37	; 0x25
40006308:	13530000 	cmpne	r3, #0
4000630c:	e2843001 	add	r3, r4, #1
40006310:	1afffff9 	bne	400062fc <_svfprintf_r+0x9c>
40006314:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40006318:	e054500c 	subs	r5, r4, ip
4000631c:	0a00000d 	beq	40006358 <_svfprintf_r+0xf8>
40006320:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006324:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40006328:	e2833001 	add	r3, r3, #1
4000632c:	e3530007 	cmp	r3, #7
40006330:	e0822005 	add	r2, r2, r5
40006334:	e587c000 	str	ip, [r7]
40006338:	e5875004 	str	r5, [r7, #4]
4000633c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006340:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40006344:	d2877008 	addle	r7, r7, #8
40006348:	ca000077 	bgt	4000652c <_svfprintf_r+0x2cc>
4000634c:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40006350:	e08cc005 	add	ip, ip, r5
40006354:	e58dc040 	str	ip, [sp, #64]	; 0x40
40006358:	e5d43000 	ldrb	r3, [r4]
4000635c:	e3530000 	cmp	r3, #0
40006360:	0a000079 	beq	4000654c <_svfprintf_r+0x2ec>
40006364:	e2845001 	add	r5, r4, #1
40006368:	e3e0c000 	mvn	ip, #0
4000636c:	e3a03000 	mov	r3, #0
40006370:	e58d5024 	str	r5, [sp, #36]	; 0x24
40006374:	e5d48001 	ldrb	r8, [r4, #1]
40006378:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000637c:	e1a02003 	mov	r2, r3
40006380:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40006384:	e58d3044 	str	r3, [sp, #68]	; 0x44
40006388:	e58d3020 	str	r3, [sp, #32]
4000638c:	e1a03005 	mov	r3, r5
40006390:	e2833001 	add	r3, r3, #1
40006394:	e2481020 	sub	r1, r8, #32
40006398:	e3510058 	cmp	r1, #88	; 0x58
4000639c:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
400063a0:	ea000262 	b	40006d30 <_svfprintf_r+0xad0>
400063a4:	40006bd0 	ldrdmi	r6, [r0], -r0
400063a8:	40006d30 	andmi	r6, r0, r0, lsr sp
400063ac:	40006d30 	andmi	r6, r0, r0, lsr sp
400063b0:	40006be0 	andmi	r6, r0, r0, ror #23
400063b4:	40006d30 	andmi	r6, r0, r0, lsr sp
400063b8:	40006d30 	andmi	r6, r0, r0, lsr sp
400063bc:	40006d30 	andmi	r6, r0, r0, lsr sp
400063c0:	40006d30 	andmi	r6, r0, r0, lsr sp
400063c4:	40006d30 	andmi	r6, r0, r0, lsr sp
400063c8:	40006d30 	andmi	r6, r0, r0, lsr sp
400063cc:	40006bf4 	strdmi	r6, [r0], -r4
400063d0:	40006af8 	strdmi	r6, [r0], -r8
400063d4:	40006d30 	andmi	r6, r0, r0, lsr sp
400063d8:	40006518 	andmi	r6, r0, r8, lsl r5
400063dc:	40006814 	andmi	r6, r0, r4, lsl r8
400063e0:	40006d30 	andmi	r6, r0, r0, lsr sp
400063e4:	40006cec 	andmi	r6, r0, ip, ror #25
400063e8:	40006d00 	andmi	r6, r0, r0, lsl #26
400063ec:	40006d00 	andmi	r6, r0, r0, lsl #26
400063f0:	40006d00 	andmi	r6, r0, r0, lsl #26
400063f4:	40006d00 	andmi	r6, r0, r0, lsl #26
400063f8:	40006d00 	andmi	r6, r0, r0, lsl #26
400063fc:	40006d00 	andmi	r6, r0, r0, lsl #26
40006400:	40006d00 	andmi	r6, r0, r0, lsl #26
40006404:	40006d00 	andmi	r6, r0, r0, lsl #26
40006408:	40006d00 	andmi	r6, r0, r0, lsl #26
4000640c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006410:	40006d30 	andmi	r6, r0, r0, lsr sp
40006414:	40006d30 	andmi	r6, r0, r0, lsr sp
40006418:	40006d30 	andmi	r6, r0, r0, lsr sp
4000641c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006420:	40006d30 	andmi	r6, r0, r0, lsr sp
40006424:	40006d30 	andmi	r6, r0, r0, lsr sp
40006428:	40006d30 	andmi	r6, r0, r0, lsr sp
4000642c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006430:	40006d30 	andmi	r6, r0, r0, lsr sp
40006434:	400068b8 			; <UNDEFINED> instruction: 0x400068b8
40006438:	40006910 	andmi	r6, r0, r0, lsl r9
4000643c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006440:	40006910 	andmi	r6, r0, r0, lsl r9
40006444:	40006d30 	andmi	r6, r0, r0, lsr sp
40006448:	40006d30 	andmi	r6, r0, r0, lsr sp
4000644c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006450:	40006d30 	andmi	r6, r0, r0, lsr sp
40006454:	400069b8 			; <UNDEFINED> instruction: 0x400069b8
40006458:	40006d30 	andmi	r6, r0, r0, lsr sp
4000645c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006460:	400069cc 	andmi	r6, r0, ip, asr #19
40006464:	40006d30 	andmi	r6, r0, r0, lsr sp
40006468:	40006d30 	andmi	r6, r0, r0, lsr sp
4000646c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006470:	40006d30 	andmi	r6, r0, r0, lsr sp
40006474:	40006d30 	andmi	r6, r0, r0, lsr sp
40006478:	40006868 	andmi	r6, r0, r8, ror #16
4000647c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006480:	40006d30 	andmi	r6, r0, r0, lsr sp
40006484:	40006c60 	andmi	r6, r0, r0, ror #24
40006488:	40006d30 	andmi	r6, r0, r0, lsr sp
4000648c:	40006d30 	andmi	r6, r0, r0, lsr sp
40006490:	40006d30 	andmi	r6, r0, r0, lsr sp
40006494:	40006d30 	andmi	r6, r0, r0, lsr sp
40006498:	40006d30 	andmi	r6, r0, r0, lsr sp
4000649c:	40006d30 	andmi	r6, r0, r0, lsr sp
400064a0:	40006d30 	andmi	r6, r0, r0, lsr sp
400064a4:	40006d30 	andmi	r6, r0, r0, lsr sp
400064a8:	40006d30 	andmi	r6, r0, r0, lsr sp
400064ac:	40006d30 	andmi	r6, r0, r0, lsr sp
400064b0:	40006c1c 	andmi	r6, r0, ip, lsl ip
400064b4:	40006cac 	andmi	r6, r0, ip, lsr #25
400064b8:	40006910 	andmi	r6, r0, r0, lsl r9
400064bc:	40006910 	andmi	r6, r0, r0, lsl r9
400064c0:	40006910 	andmi	r6, r0, r0, lsl r9
400064c4:	40006bbc 			; <UNDEFINED> instruction: 0x40006bbc
400064c8:	40006cac 	andmi	r6, r0, ip, lsr #25
400064cc:	40006d30 	andmi	r6, r0, r0, lsr sp
400064d0:	40006d30 	andmi	r6, r0, r0, lsr sp
400064d4:	40006b04 	andmi	r6, r0, r4, lsl #22
400064d8:	40006d30 	andmi	r6, r0, r0, lsr sp
400064dc:	40006b34 	andmi	r6, r0, r4, lsr fp
400064e0:	400067e4 	andmi	r6, r0, r4, ror #15
400064e4:	40006b74 	andmi	r6, r0, r4, ror fp
400064e8:	40006a0c 	andmi	r6, r0, ip, lsl #20
400064ec:	40006d30 	andmi	r6, r0, r0, lsr sp
400064f0:	40006a20 	andmi	r6, r0, r0, lsr #20
400064f4:	40006d30 	andmi	r6, r0, r0, lsr sp
400064f8:	4000658c 	andmi	r6, r0, ip, lsl #11
400064fc:	40006d30 	andmi	r6, r0, r0, lsr sp
40006500:	40006d30 	andmi	r6, r0, r0, lsr sp
40006504:	40006a94 	mulmi	r0, r4, sl
40006508:	e59d5044 	ldr	r5, [sp, #68]	; 0x44
4000650c:	e2655000 	rsb	r5, r5, #0
40006510:	e58d5044 	str	r5, [sp, #68]	; 0x44
40006514:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006518:	e59dc020 	ldr	ip, [sp, #32]
4000651c:	e38cc004 	orr	ip, ip, #4
40006520:	e58dc020 	str	ip, [sp, #32]
40006524:	e5d38000 	ldrb	r8, [r3]
40006528:	eaffff98 	b	40006390 <_svfprintf_r+0x130>
4000652c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006530:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006534:	e28d2094 	add	r2, sp, #148	; 0x94
40006538:	eb0013c7 	bl	4000b45c <__ssprint_r>
4000653c:	e3500000 	cmp	r0, #0
40006540:	1a000007 	bne	40006564 <_svfprintf_r+0x304>
40006544:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006548:	eaffff7f 	b	4000634c <_svfprintf_r+0xec>
4000654c:	e59d309c 	ldr	r3, [sp, #156]	; 0x9c
40006550:	e3530000 	cmp	r3, #0
40006554:	159d0038 	ldrne	r0, [sp, #56]	; 0x38
40006558:	159d1030 	ldrne	r1, [sp, #48]	; 0x30
4000655c:	128d2094 	addne	r2, sp, #148	; 0x94
40006560:	1b0013bd 	blne	4000b45c <__ssprint_r>
40006564:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40006568:	e1d430bc 	ldrh	r3, [r4, #12]
4000656c:	e59d0040 	ldr	r0, [sp, #64]	; 0x40
40006570:	e3130040 	tst	r3, #64	; 0x40
40006574:	13e00000 	mvnne	r0, #0
40006578:	e28ddf43 	add	sp, sp, #268	; 0x10c
4000657c:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006580:	e12fff1e 	bx	lr
40006584:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
40006588:	eaffff72 	b	40006358 <_svfprintf_r+0xf8>
4000658c:	e59d5020 	ldr	r5, [sp, #32]
40006590:	e3150020 	tst	r5, #32
40006594:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006598:	0a0000b9 	beq	40006884 <_svfprintf_r+0x624>
4000659c:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
400065a0:	e28c3007 	add	r3, ip, #7
400065a4:	e3c33007 	bic	r3, r3, #7
400065a8:	e2834008 	add	r4, r3, #8
400065ac:	e58d4048 	str	r4, [sp, #72]	; 0x48
400065b0:	e8930030 	ldm	r3, {r4, r5}
400065b4:	e3a03001 	mov	r3, #1
400065b8:	e3a0a000 	mov	sl, #0
400065bc:	e5cda077 	strb	sl, [sp, #119]	; 0x77
400065c0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400065c4:	e35c0000 	cmp	ip, #0
400065c8:	a59dc020 	ldrge	ip, [sp, #32]
400065cc:	a3ccc080 	bicge	ip, ip, #128	; 0x80
400065d0:	a58dc020 	strge	ip, [sp, #32]
400065d4:	e1940005 	orrs	r0, r4, r5
400065d8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400065dc:	03a02000 	moveq	r2, #0
400065e0:	13a02001 	movne	r2, #1
400065e4:	e35c0000 	cmp	ip, #0
400065e8:	13822001 	orrne	r2, r2, #1
400065ec:	e3520000 	cmp	r2, #0
400065f0:	0a0002cb 	beq	40007124 <_svfprintf_r+0xec4>
400065f4:	e3530001 	cmp	r3, #1
400065f8:	0a0003b1 	beq	400074c4 <_svfprintf_r+0x1264>
400065fc:	e3530002 	cmp	r3, #2
40006600:	e28d20c7 	add	r2, sp, #199	; 0xc7
40006604:	1a00005b 	bne	40006778 <_svfprintf_r+0x518>
40006608:	e59dc068 	ldr	ip, [sp, #104]	; 0x68
4000660c:	e1a03224 	lsr	r3, r4, #4
40006610:	e204000f 	and	r0, r4, #15
40006614:	e1833e05 	orr	r3, r3, r5, lsl #28
40006618:	e1a01225 	lsr	r1, r5, #4
4000661c:	e1a04003 	mov	r4, r3
40006620:	e1a05001 	mov	r5, r1
40006624:	e7dc3000 	ldrb	r3, [ip, r0]
40006628:	e1940005 	orrs	r0, r4, r5
4000662c:	e1a06002 	mov	r6, r2
40006630:	e5c23000 	strb	r3, [r2]
40006634:	e2422001 	sub	r2, r2, #1
40006638:	1afffff3 	bne	4000660c <_svfprintf_r+0x3ac>
4000663c:	e59d301c 	ldr	r3, [sp, #28]
40006640:	e0663003 	rsb	r3, r6, r3
40006644:	e58d3034 	str	r3, [sp, #52]	; 0x34
40006648:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
4000664c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40006650:	e3a05000 	mov	r5, #0
40006654:	e15c0004 	cmp	ip, r4
40006658:	b1a0c004 	movlt	ip, r4
4000665c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40006660:	e58d5050 	str	r5, [sp, #80]	; 0x50
40006664:	e35a0000 	cmp	sl, #0
40006668:	0a000002 	beq	40006678 <_svfprintf_r+0x418>
4000666c:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
40006670:	e2844001 	add	r4, r4, #1
40006674:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40006678:	e59d5020 	ldr	r5, [sp, #32]
4000667c:	e215b002 	ands	fp, r5, #2
40006680:	159dc02c 	ldrne	ip, [sp, #44]	; 0x2c
40006684:	e59d3020 	ldr	r3, [sp, #32]
40006688:	128cc002 	addne	ip, ip, #2
4000668c:	158dc02c 	strne	ip, [sp, #44]	; 0x2c
40006690:	e2133084 	ands	r3, r3, #132	; 0x84
40006694:	e58d304c 	str	r3, [sp, #76]	; 0x4c
40006698:	1a0001ae 	bne	40006d58 <_svfprintf_r+0xaf8>
4000669c:	e59d4044 	ldr	r4, [sp, #68]	; 0x44
400066a0:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
400066a4:	e06c5004 	rsb	r5, ip, r4
400066a8:	e3550000 	cmp	r5, #0
400066ac:	da0001a9 	ble	40006d58 <_svfprintf_r+0xaf8>
400066b0:	e3550010 	cmp	r5, #16
400066b4:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400066b8:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400066bc:	e59fab88 	ldr	sl, [pc, #2952]	; 4000724c <_svfprintf_r+0xfec>
400066c0:	da000021 	ble	4000674c <_svfprintf_r+0x4ec>
400066c4:	e58d606c 	str	r6, [sp, #108]	; 0x6c
400066c8:	e1a00007 	mov	r0, r7
400066cc:	e3a04010 	mov	r4, #16
400066d0:	e1a07005 	mov	r7, r5
400066d4:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
400066d8:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
400066dc:	ea000002 	b	400066ec <_svfprintf_r+0x48c>
400066e0:	e2477010 	sub	r7, r7, #16
400066e4:	e3570010 	cmp	r7, #16
400066e8:	da000014 	ble	40006740 <_svfprintf_r+0x4e0>
400066ec:	e2822001 	add	r2, r2, #1
400066f0:	e59f3b54 	ldr	r3, [pc, #2900]	; 4000724c <_svfprintf_r+0xfec>
400066f4:	e3520007 	cmp	r2, #7
400066f8:	e2811010 	add	r1, r1, #16
400066fc:	e8800018 	stm	r0, {r3, r4}
40006700:	e58d2098 	str	r2, [sp, #152]	; 0x98
40006704:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006708:	d2800008 	addle	r0, r0, #8
4000670c:	dafffff3 	ble	400066e0 <_svfprintf_r+0x480>
40006710:	e1a00005 	mov	r0, r5
40006714:	e1a01006 	mov	r1, r6
40006718:	e28d2094 	add	r2, sp, #148	; 0x94
4000671c:	eb00134e 	bl	4000b45c <__ssprint_r>
40006720:	e3500000 	cmp	r0, #0
40006724:	1affff8e 	bne	40006564 <_svfprintf_r+0x304>
40006728:	e2477010 	sub	r7, r7, #16
4000672c:	e3570010 	cmp	r7, #16
40006730:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006734:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
40006738:	e28d00c8 	add	r0, sp, #200	; 0xc8
4000673c:	caffffea 	bgt	400066ec <_svfprintf_r+0x48c>
40006740:	e59d606c 	ldr	r6, [sp, #108]	; 0x6c
40006744:	e1a05007 	mov	r5, r7
40006748:	e1a07000 	mov	r7, r0
4000674c:	e2822001 	add	r2, r2, #1
40006750:	e0854001 	add	r4, r5, r1
40006754:	e3520007 	cmp	r2, #7
40006758:	e58d2098 	str	r2, [sp, #152]	; 0x98
4000675c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006760:	e587a000 	str	sl, [r7]
40006764:	e5875004 	str	r5, [r7, #4]
40006768:	ca00035f 	bgt	400074ec <_svfprintf_r+0x128c>
4000676c:	e2877008 	add	r7, r7, #8
40006770:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006774:	ea000178 	b	40006d5c <_svfprintf_r+0xafc>
40006778:	e1a031a4 	lsr	r3, r4, #3
4000677c:	e1833e85 	orr	r3, r3, r5, lsl #29
40006780:	e1a001a5 	lsr	r0, r5, #3
40006784:	e2041007 	and	r1, r4, #7
40006788:	e1a05000 	mov	r5, r0
4000678c:	e1a04003 	mov	r4, r3
40006790:	e1940005 	orrs	r0, r4, r5
40006794:	e2813030 	add	r3, r1, #48	; 0x30
40006798:	e1a06002 	mov	r6, r2
4000679c:	e5c23000 	strb	r3, [r2]
400067a0:	e2422001 	sub	r2, r2, #1
400067a4:	1afffff3 	bne	40006778 <_svfprintf_r+0x518>
400067a8:	e59d4020 	ldr	r4, [sp, #32]
400067ac:	e3140001 	tst	r4, #1
400067b0:	e1a01006 	mov	r1, r6
400067b4:	0a000348 	beq	400074dc <_svfprintf_r+0x127c>
400067b8:	e3530030 	cmp	r3, #48	; 0x30
400067bc:	059dc01c 	ldreq	ip, [sp, #28]
400067c0:	159d401c 	ldrne	r4, [sp, #28]
400067c4:	11a06002 	movne	r6, r2
400067c8:	0066c00c 	rsbeq	ip, r6, ip
400067cc:	13a03030 	movne	r3, #48	; 0x30
400067d0:	10664004 	rsbne	r4, r6, r4
400067d4:	058dc034 	streq	ip, [sp, #52]	; 0x34
400067d8:	158d4034 	strne	r4, [sp, #52]	; 0x34
400067dc:	15413001 	strbne	r3, [r1, #-1]
400067e0:	eaffff98 	b	40006648 <_svfprintf_r+0x3e8>
400067e4:	e59dc020 	ldr	ip, [sp, #32]
400067e8:	e58d3024 	str	r3, [sp, #36]	; 0x24
400067ec:	e21c3020 	ands	r3, ip, #32
400067f0:	0a00007c 	beq	400069e8 <_svfprintf_r+0x788>
400067f4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400067f8:	e2843007 	add	r3, r4, #7
400067fc:	e3c33007 	bic	r3, r3, #7
40006800:	e2835008 	add	r5, r3, #8
40006804:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006808:	e8930030 	ldm	r3, {r4, r5}
4000680c:	e3a03000 	mov	r3, #0
40006810:	eaffff68 	b	400065b8 <_svfprintf_r+0x358>
40006814:	e5d38000 	ldrb	r8, [r3]
40006818:	e358002a 	cmp	r8, #42	; 0x2a
4000681c:	e2830001 	add	r0, r3, #1
40006820:	0a00063c 	beq	40008118 <_svfprintf_r+0x1eb8>
40006824:	e2481030 	sub	r1, r8, #48	; 0x30
40006828:	e3510009 	cmp	r1, #9
4000682c:	83a04000 	movhi	r4, #0
40006830:	81a03000 	movhi	r3, r0
40006834:	858d4028 	strhi	r4, [sp, #40]	; 0x28
40006838:	8afffed5 	bhi	40006394 <_svfprintf_r+0x134>
4000683c:	e3a03000 	mov	r3, #0
40006840:	e4d08001 	ldrb	r8, [r0], #1
40006844:	e0833103 	add	r3, r3, r3, lsl #2
40006848:	e0813083 	add	r3, r1, r3, lsl #1
4000684c:	e2481030 	sub	r1, r8, #48	; 0x30
40006850:	e3510009 	cmp	r1, #9
40006854:	9afffff9 	bls	40006840 <_svfprintf_r+0x5e0>
40006858:	e1833fc3 	orr	r3, r3, r3, asr #31
4000685c:	e58d3028 	str	r3, [sp, #40]	; 0x28
40006860:	e1a03000 	mov	r3, r0
40006864:	eafffeca 	b	40006394 <_svfprintf_r+0x134>
40006868:	e59d4020 	ldr	r4, [sp, #32]
4000686c:	e3844010 	orr	r4, r4, #16
40006870:	e58d4020 	str	r4, [sp, #32]
40006874:	e59d5020 	ldr	r5, [sp, #32]
40006878:	e3150020 	tst	r5, #32
4000687c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006880:	1affff45 	bne	4000659c <_svfprintf_r+0x33c>
40006884:	e59d5020 	ldr	r5, [sp, #32]
40006888:	e3150010 	tst	r5, #16
4000688c:	1a00035d 	bne	40007608 <_svfprintf_r+0x13a8>
40006890:	e59d4020 	ldr	r4, [sp, #32]
40006894:	e3140040 	tst	r4, #64	; 0x40
40006898:	0a00035a 	beq	40007608 <_svfprintf_r+0x13a8>
4000689c:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400068a0:	e1d540b0 	ldrh	r4, [r5]
400068a4:	e2855004 	add	r5, r5, #4
400068a8:	e58d5048 	str	r5, [sp, #72]	; 0x48
400068ac:	e3a03001 	mov	r3, #1
400068b0:	e3a05000 	mov	r5, #0
400068b4:	eaffff3f 	b	400065b8 <_svfprintf_r+0x358>
400068b8:	e59d5020 	ldr	r5, [sp, #32]
400068bc:	e3855010 	orr	r5, r5, #16
400068c0:	e58d5020 	str	r5, [sp, #32]
400068c4:	e59dc020 	ldr	ip, [sp, #32]
400068c8:	e31c0020 	tst	ip, #32
400068cc:	e58d3024 	str	r3, [sp, #36]	; 0x24
400068d0:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
400068d4:	0a0000f9 	beq	40006cc0 <_svfprintf_r+0xa60>
400068d8:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
400068dc:	e2841007 	add	r1, r4, #7
400068e0:	e3c11007 	bic	r1, r1, #7
400068e4:	e891000c 	ldm	r1, {r2, r3}
400068e8:	e2811008 	add	r1, r1, #8
400068ec:	e58d1048 	str	r1, [sp, #72]	; 0x48
400068f0:	e1a04002 	mov	r4, r2
400068f4:	e1a05003 	mov	r5, r3
400068f8:	e3520000 	cmp	r2, #0
400068fc:	e2d30000 	sbcs	r0, r3, #0
40006900:	ba0003e4 	blt	40007898 <_svfprintf_r+0x1638>
40006904:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006908:	e3a03001 	mov	r3, #1
4000690c:	eaffff2b 	b	400065c0 <_svfprintf_r+0x360>
40006910:	e59d4020 	ldr	r4, [sp, #32]
40006914:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006918:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000691c:	e3140008 	tst	r4, #8
40006920:	e2853007 	add	r3, r5, #7
40006924:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006928:	e3c33007 	bic	r3, r3, #7
4000692c:	0a0003f0 	beq	400078f4 <_svfprintf_r+0x1694>
40006930:	e283c008 	add	ip, r3, #8
40006934:	e5934000 	ldr	r4, [r3]
40006938:	e5933004 	ldr	r3, [r3, #4]
4000693c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006940:	e58d4058 	str	r4, [sp, #88]	; 0x58
40006944:	e58d305c 	str	r3, [sp, #92]	; 0x5c
40006948:	e28d0058 	add	r0, sp, #88	; 0x58
4000694c:	e8900003 	ldm	r0, {r0, r1}
40006950:	eb001209 	bl	4000b17c <__fpclassifyd>
40006954:	e3500001 	cmp	r0, #1
40006958:	e28d0058 	add	r0, sp, #88	; 0x58
4000695c:	e8900003 	ldm	r0, {r0, r1}
40006960:	1a0003d2 	bne	400078b0 <_svfprintf_r+0x1650>
40006964:	e3a03000 	mov	r3, #0
40006968:	e3a02000 	mov	r2, #0
4000696c:	eb001d3e 	bl	4000de6c <__aeabi_dcmplt>
40006970:	e59d4020 	ldr	r4, [sp, #32]
40006974:	e3500000 	cmp	r0, #0
40006978:	13a0a02d 	movne	sl, #45	; 0x2d
4000697c:	e59f38cc 	ldr	r3, [pc, #2252]	; 40007250 <_svfprintf_r+0xff0>
40006980:	e3a05003 	mov	r5, #3
40006984:	e3a0c000 	mov	ip, #0
40006988:	05dda077 	ldrbeq	sl, [sp, #119]	; 0x77
4000698c:	15cda077 	strbne	sl, [sp, #119]	; 0x77
40006990:	e3c44080 	bic	r4, r4, #128	; 0x80
40006994:	e3580047 	cmp	r8, #71	; 0x47
40006998:	e59f68b4 	ldr	r6, [pc, #2228]	; 40007254 <_svfprintf_r+0xff4>
4000699c:	e58d502c 	str	r5, [sp, #44]	; 0x2c
400069a0:	e58dc028 	str	ip, [sp, #40]	; 0x28
400069a4:	e58d4020 	str	r4, [sp, #32]
400069a8:	d1a06003 	movle	r6, r3
400069ac:	e58d5034 	str	r5, [sp, #52]	; 0x34
400069b0:	e58dc050 	str	ip, [sp, #80]	; 0x50
400069b4:	eaffff2a 	b	40006664 <_svfprintf_r+0x404>
400069b8:	e59d4020 	ldr	r4, [sp, #32]
400069bc:	e3844008 	orr	r4, r4, #8
400069c0:	e58d4020 	str	r4, [sp, #32]
400069c4:	e5d38000 	ldrb	r8, [r3]
400069c8:	eafffe70 	b	40006390 <_svfprintf_r+0x130>
400069cc:	e59d5020 	ldr	r5, [sp, #32]
400069d0:	e3855010 	orr	r5, r5, #16
400069d4:	e58d5020 	str	r5, [sp, #32]
400069d8:	e59dc020 	ldr	ip, [sp, #32]
400069dc:	e58d3024 	str	r3, [sp, #36]	; 0x24
400069e0:	e21c3020 	ands	r3, ip, #32
400069e4:	1affff82 	bne	400067f4 <_svfprintf_r+0x594>
400069e8:	e59dc020 	ldr	ip, [sp, #32]
400069ec:	e21c2010 	ands	r2, ip, #16
400069f0:	0a0003d0 	beq	40007938 <_svfprintf_r+0x16d8>
400069f4:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
400069f8:	e5954000 	ldr	r4, [r5]
400069fc:	e2855004 	add	r5, r5, #4
40006a00:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006a04:	e3a05000 	mov	r5, #0
40006a08:	eafffeea 	b	400065b8 <_svfprintf_r+0x358>
40006a0c:	e59d5020 	ldr	r5, [sp, #32]
40006a10:	e3855020 	orr	r5, r5, #32
40006a14:	e58d5020 	str	r5, [sp, #32]
40006a18:	e5d38000 	ldrb	r8, [r3]
40006a1c:	eafffe5b 	b	40006390 <_svfprintf_r+0x130>
40006a20:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006a24:	e5946000 	ldr	r6, [r4]
40006a28:	e3a05000 	mov	r5, #0
40006a2c:	e1560005 	cmp	r6, r5
40006a30:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006a34:	e2844004 	add	r4, r4, #4
40006a38:	e5cd5077 	strb	r5, [sp, #119]	; 0x77
40006a3c:	0a000505 	beq	40007e58 <_svfprintf_r+0x1bf8>
40006a40:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006a44:	e35c0000 	cmp	ip, #0
40006a48:	e1a00006 	mov	r0, r6
40006a4c:	ba0004e2 	blt	40007ddc <_svfprintf_r+0x1b7c>
40006a50:	e1a01005 	mov	r1, r5
40006a54:	e1a0200c 	mov	r2, ip
40006a58:	eb000df9 	bl	4000a244 <memchr>
40006a5c:	e3500000 	cmp	r0, #0
40006a60:	0a00051b 	beq	40007ed4 <_svfprintf_r+0x1c74>
40006a64:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006a68:	e0660000 	rsb	r0, r6, r0
40006a6c:	e15c0000 	cmp	ip, r0
40006a70:	a1a0c000 	movge	ip, r0
40006a74:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006a78:	e1cc4fcc 	bic	r4, ip, ip, asr #31
40006a7c:	e58dc034 	str	ip, [sp, #52]	; 0x34
40006a80:	e58d5028 	str	r5, [sp, #40]	; 0x28
40006a84:	e58d402c 	str	r4, [sp, #44]	; 0x2c
40006a88:	e58d5050 	str	r5, [sp, #80]	; 0x50
40006a8c:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40006a90:	eafffef3 	b	40006664 <_svfprintf_r+0x404>
40006a94:	e59d5020 	ldr	r5, [sp, #32]
40006a98:	e59f47b8 	ldr	r4, [pc, #1976]	; 40007258 <_svfprintf_r+0xff8>
40006a9c:	e3150020 	tst	r5, #32
40006aa0:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006aa4:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006aa8:	e58d4068 	str	r4, [sp, #104]	; 0x68
40006aac:	0a000072 	beq	40006c7c <_svfprintf_r+0xa1c>
40006ab0:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006ab4:	e28c3007 	add	r3, ip, #7
40006ab8:	e3c33007 	bic	r3, r3, #7
40006abc:	e2834008 	add	r4, r3, #8
40006ac0:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006ac4:	e8930030 	ldm	r3, {r4, r5}
40006ac8:	e59dc020 	ldr	ip, [sp, #32]
40006acc:	e31c0001 	tst	ip, #1
40006ad0:	0a00023f 	beq	400073d4 <_svfprintf_r+0x1174>
40006ad4:	e1940005 	orrs	r0, r4, r5
40006ad8:	0a00023d 	beq	400073d4 <_svfprintf_r+0x1174>
40006adc:	e3a03030 	mov	r3, #48	; 0x30
40006ae0:	e38cc002 	orr	ip, ip, #2
40006ae4:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40006ae8:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006aec:	e58dc020 	str	ip, [sp, #32]
40006af0:	e3a03002 	mov	r3, #2
40006af4:	eafffeaf 	b	400065b8 <_svfprintf_r+0x358>
40006af8:	e5d38000 	ldrb	r8, [r3]
40006afc:	e3a0202b 	mov	r2, #43	; 0x2b
40006b00:	eafffe22 	b	40006390 <_svfprintf_r+0x130>
40006b04:	e5d38000 	ldrb	r8, [r3]
40006b08:	e358006c 	cmp	r8, #108	; 0x6c
40006b0c:	059dc020 	ldreq	ip, [sp, #32]
40006b10:	159d4020 	ldrne	r4, [sp, #32]
40006b14:	e1a01003 	mov	r1, r3
40006b18:	038cc020 	orreq	ip, ip, #32
40006b1c:	13844010 	orrne	r4, r4, #16
40006b20:	02833001 	addeq	r3, r3, #1
40006b24:	058dc020 	streq	ip, [sp, #32]
40006b28:	05d18001 	ldrbeq	r8, [r1, #1]
40006b2c:	158d4020 	strne	r4, [sp, #32]
40006b30:	eafffe16 	b	40006390 <_svfprintf_r+0x130>
40006b34:	e59dc020 	ldr	ip, [sp, #32]
40006b38:	e31c0020 	tst	ip, #32
40006b3c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006b40:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006b44:	0a000371 	beq	40007910 <_svfprintf_r+0x16b0>
40006b48:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006b4c:	e5941000 	ldr	r1, [r4]
40006b50:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40006b54:	e1a05fc4 	asr	r5, r4, #31
40006b58:	e1a03005 	mov	r3, r5
40006b5c:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006b60:	e1a02004 	mov	r2, r4
40006b64:	e2855004 	add	r5, r5, #4
40006b68:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006b6c:	e881000c 	stm	r1, {r2, r3}
40006b70:	eafffddb 	b	400062e4 <_svfprintf_r+0x84>
40006b74:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006b78:	e59d5020 	ldr	r5, [sp, #32]
40006b7c:	e28cc004 	add	ip, ip, #4
40006b80:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006b84:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40006b88:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006b8c:	e59fc6c4 	ldr	ip, [pc, #1732]	; 40007258 <_svfprintf_r+0xff8>
40006b90:	e3855002 	orr	r5, r5, #2
40006b94:	e5934000 	ldr	r4, [r3]
40006b98:	e3a08078 	mov	r8, #120	; 0x78
40006b9c:	e3a03030 	mov	r3, #48	; 0x30
40006ba0:	e58d5020 	str	r5, [sp, #32]
40006ba4:	e5cd3078 	strb	r3, [sp, #120]	; 0x78
40006ba8:	e3a05000 	mov	r5, #0
40006bac:	e5cd8079 	strb	r8, [sp, #121]	; 0x79
40006bb0:	e58dc068 	str	ip, [sp, #104]	; 0x68
40006bb4:	e3a03002 	mov	r3, #2
40006bb8:	eafffe7e 	b	400065b8 <_svfprintf_r+0x358>
40006bbc:	e59d5020 	ldr	r5, [sp, #32]
40006bc0:	e3855040 	orr	r5, r5, #64	; 0x40
40006bc4:	e58d5020 	str	r5, [sp, #32]
40006bc8:	e5d38000 	ldrb	r8, [r3]
40006bcc:	eafffdef 	b	40006390 <_svfprintf_r+0x130>
40006bd0:	e3520000 	cmp	r2, #0
40006bd4:	e5d38000 	ldrb	r8, [r3]
40006bd8:	03a02020 	moveq	r2, #32
40006bdc:	eafffdeb 	b	40006390 <_svfprintf_r+0x130>
40006be0:	e59d5020 	ldr	r5, [sp, #32]
40006be4:	e3855001 	orr	r5, r5, #1
40006be8:	e58d5020 	str	r5, [sp, #32]
40006bec:	e5d38000 	ldrb	r8, [r3]
40006bf0:	eafffde6 	b	40006390 <_svfprintf_r+0x130>
40006bf4:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006bf8:	e59cc000 	ldr	ip, [ip]
40006bfc:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006c00:	e35c0000 	cmp	ip, #0
40006c04:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006c08:	e2841004 	add	r1, r4, #4
40006c0c:	bafffe3d 	blt	40006508 <_svfprintf_r+0x2a8>
40006c10:	e58d1048 	str	r1, [sp, #72]	; 0x48
40006c14:	e5d38000 	ldrb	r8, [r3]
40006c18:	eafffddc 	b	40006390 <_svfprintf_r+0x130>
40006c1c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006c20:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
40006c24:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40006c28:	e5932000 	ldr	r2, [r3]
40006c2c:	e3a0c001 	mov	ip, #1
40006c30:	e2844004 	add	r4, r4, #4
40006c34:	e3a03000 	mov	r3, #0
40006c38:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40006c3c:	e5cd20a0 	strb	r2, [sp, #160]	; 0xa0
40006c40:	e58d4048 	str	r4, [sp, #72]	; 0x48
40006c44:	e1a0a003 	mov	sl, r3
40006c48:	e5cd3077 	strb	r3, [sp, #119]	; 0x77
40006c4c:	e58da028 	str	sl, [sp, #40]	; 0x28
40006c50:	e58da050 	str	sl, [sp, #80]	; 0x50
40006c54:	e58dc034 	str	ip, [sp, #52]	; 0x34
40006c58:	e28d60a0 	add	r6, sp, #160	; 0xa0
40006c5c:	eafffe85 	b	40006678 <_svfprintf_r+0x418>
40006c60:	e59d5020 	ldr	r5, [sp, #32]
40006c64:	e59f45f0 	ldr	r4, [pc, #1520]	; 4000725c <_svfprintf_r+0xffc>
40006c68:	e3150020 	tst	r5, #32
40006c6c:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006c70:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006c74:	e58d4068 	str	r4, [sp, #104]	; 0x68
40006c78:	1affff8c 	bne	40006ab0 <_svfprintf_r+0x850>
40006c7c:	e59d5020 	ldr	r5, [sp, #32]
40006c80:	e3150010 	tst	r5, #16
40006c84:	1a000266 	bne	40007624 <_svfprintf_r+0x13c4>
40006c88:	e59d4020 	ldr	r4, [sp, #32]
40006c8c:	e3140040 	tst	r4, #64	; 0x40
40006c90:	0a000263 	beq	40007624 <_svfprintf_r+0x13c4>
40006c94:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40006c98:	e1d540b0 	ldrh	r4, [r5]
40006c9c:	e2855004 	add	r5, r5, #4
40006ca0:	e58d5048 	str	r5, [sp, #72]	; 0x48
40006ca4:	e3a05000 	mov	r5, #0
40006ca8:	eaffff86 	b	40006ac8 <_svfprintf_r+0x868>
40006cac:	e59dc020 	ldr	ip, [sp, #32]
40006cb0:	e31c0020 	tst	ip, #32
40006cb4:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006cb8:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006cbc:	1affff05 	bne	400068d8 <_svfprintf_r+0x678>
40006cc0:	e59d5020 	ldr	r5, [sp, #32]
40006cc4:	e3150010 	tst	r5, #16
40006cc8:	0a000327 	beq	4000796c <_svfprintf_r+0x170c>
40006ccc:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40006cd0:	e59c4000 	ldr	r4, [ip]
40006cd4:	e28cc004 	add	ip, ip, #4
40006cd8:	e1a05fc4 	asr	r5, r4, #31
40006cdc:	e58dc048 	str	ip, [sp, #72]	; 0x48
40006ce0:	e1a02004 	mov	r2, r4
40006ce4:	e1a03005 	mov	r3, r5
40006ce8:	eaffff02 	b	400068f8 <_svfprintf_r+0x698>
40006cec:	e59d5020 	ldr	r5, [sp, #32]
40006cf0:	e3855080 	orr	r5, r5, #128	; 0x80
40006cf4:	e58d5020 	str	r5, [sp, #32]
40006cf8:	e5d38000 	ldrb	r8, [r3]
40006cfc:	eafffda3 	b	40006390 <_svfprintf_r+0x130>
40006d00:	e3a0c000 	mov	ip, #0
40006d04:	e58dc044 	str	ip, [sp, #68]	; 0x44
40006d08:	e2481030 	sub	r1, r8, #48	; 0x30
40006d0c:	e1a0000c 	mov	r0, ip
40006d10:	e4d38001 	ldrb	r8, [r3], #1
40006d14:	e0800100 	add	r0, r0, r0, lsl #2
40006d18:	e0810080 	add	r0, r1, r0, lsl #1
40006d1c:	e2481030 	sub	r1, r8, #48	; 0x30
40006d20:	e3510009 	cmp	r1, #9
40006d24:	9afffff9 	bls	40006d10 <_svfprintf_r+0xab0>
40006d28:	e58d0044 	str	r0, [sp, #68]	; 0x44
40006d2c:	eafffd98 	b	40006394 <_svfprintf_r+0x134>
40006d30:	e3580000 	cmp	r8, #0
40006d34:	e58d3024 	str	r3, [sp, #36]	; 0x24
40006d38:	e5cd2077 	strb	r2, [sp, #119]	; 0x77
40006d3c:	0afffe02 	beq	4000654c <_svfprintf_r+0x2ec>
40006d40:	e3a03000 	mov	r3, #0
40006d44:	e3a0c001 	mov	ip, #1
40006d48:	e1a0a003 	mov	sl, r3
40006d4c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40006d50:	e5cd80a0 	strb	r8, [sp, #160]	; 0xa0
40006d54:	eaffffbb 	b	40006c48 <_svfprintf_r+0x9e8>
40006d58:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006d5c:	e35a0000 	cmp	sl, #0
40006d60:	0a00000a 	beq	40006d90 <_svfprintf_r+0xb30>
40006d64:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006d68:	e2833001 	add	r3, r3, #1
40006d6c:	e3530007 	cmp	r3, #7
40006d70:	e2844001 	add	r4, r4, #1
40006d74:	e28d2077 	add	r2, sp, #119	; 0x77
40006d78:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006d7c:	e3a03001 	mov	r3, #1
40006d80:	e887000c 	stm	r7, {r2, r3}
40006d84:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006d88:	d2877008 	addle	r7, r7, #8
40006d8c:	ca00017e 	bgt	4000738c <_svfprintf_r+0x112c>
40006d90:	e35b0000 	cmp	fp, #0
40006d94:	0a00000a 	beq	40006dc4 <_svfprintf_r+0xb64>
40006d98:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006d9c:	e2833001 	add	r3, r3, #1
40006da0:	e3530007 	cmp	r3, #7
40006da4:	e2844002 	add	r4, r4, #2
40006da8:	e28d2078 	add	r2, sp, #120	; 0x78
40006dac:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006db0:	e3a03002 	mov	r3, #2
40006db4:	e887000c 	stm	r7, {r2, r3}
40006db8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006dbc:	d2877008 	addle	r7, r7, #8
40006dc0:	ca00017a 	bgt	400073b0 <_svfprintf_r+0x1150>
40006dc4:	e59d504c 	ldr	r5, [sp, #76]	; 0x4c
40006dc8:	e3550080 	cmp	r5, #128	; 0x80
40006dcc:	0a0000e3 	beq	40007160 <_svfprintf_r+0xf00>
40006dd0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40006dd4:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40006dd8:	e063a00c 	rsb	sl, r3, ip
40006ddc:	e35a0000 	cmp	sl, #0
40006de0:	da000034 	ble	40006eb8 <_svfprintf_r+0xc58>
40006de4:	e35a0010 	cmp	sl, #16
40006de8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006dec:	e59f5478 	ldr	r5, [pc, #1144]	; 4000726c <_svfprintf_r+0x100c>
40006df0:	da000020 	ble	40006e78 <_svfprintf_r+0xc18>
40006df4:	e1a02007 	mov	r2, r7
40006df8:	e1a01004 	mov	r1, r4
40006dfc:	e1a07005 	mov	r7, r5
40006e00:	e3a0b010 	mov	fp, #16
40006e04:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40006e08:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40006e0c:	ea000002 	b	40006e1c <_svfprintf_r+0xbbc>
40006e10:	e24aa010 	sub	sl, sl, #16
40006e14:	e35a0010 	cmp	sl, #16
40006e18:	da000013 	ble	40006e6c <_svfprintf_r+0xc0c>
40006e1c:	e2833001 	add	r3, r3, #1
40006e20:	e3530007 	cmp	r3, #7
40006e24:	e2811010 	add	r1, r1, #16
40006e28:	e8820a00 	stm	r2, {r9, fp}
40006e2c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e30:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40006e34:	d2822008 	addle	r2, r2, #8
40006e38:	dafffff4 	ble	40006e10 <_svfprintf_r+0xbb0>
40006e3c:	e1a00004 	mov	r0, r4
40006e40:	e1a01005 	mov	r1, r5
40006e44:	e28d2094 	add	r2, sp, #148	; 0x94
40006e48:	eb001183 	bl	4000b45c <__ssprint_r>
40006e4c:	e3500000 	cmp	r0, #0
40006e50:	1afffdc3 	bne	40006564 <_svfprintf_r+0x304>
40006e54:	e24aa010 	sub	sl, sl, #16
40006e58:	e35a0010 	cmp	sl, #16
40006e5c:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40006e60:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006e64:	e28d20c8 	add	r2, sp, #200	; 0xc8
40006e68:	caffffeb 	bgt	40006e1c <_svfprintf_r+0xbbc>
40006e6c:	e1a05007 	mov	r5, r7
40006e70:	e1a04001 	mov	r4, r1
40006e74:	e1a07002 	mov	r7, r2
40006e78:	e2833001 	add	r3, r3, #1
40006e7c:	e3530007 	cmp	r3, #7
40006e80:	e084400a 	add	r4, r4, sl
40006e84:	e8870420 	stm	r7, {r5, sl}
40006e88:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006e8c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006e90:	d2877008 	addle	r7, r7, #8
40006e94:	da000007 	ble	40006eb8 <_svfprintf_r+0xc58>
40006e98:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006e9c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006ea0:	e28d2094 	add	r2, sp, #148	; 0x94
40006ea4:	eb00116c 	bl	4000b45c <__ssprint_r>
40006ea8:	e3500000 	cmp	r0, #0
40006eac:	1afffdac 	bne	40006564 <_svfprintf_r+0x304>
40006eb0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006eb4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006eb8:	e59d5020 	ldr	r5, [sp, #32]
40006ebc:	e3150c01 	tst	r5, #256	; 0x100
40006ec0:	1a00004d 	bne	40006ffc <_svfprintf_r+0xd9c>
40006ec4:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006ec8:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40006ecc:	e2833001 	add	r3, r3, #1
40006ed0:	e084400c 	add	r4, r4, ip
40006ed4:	e3530007 	cmp	r3, #7
40006ed8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006edc:	e8871040 	stm	r7, {r6, ip}
40006ee0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ee4:	ca000118 	bgt	4000734c <_svfprintf_r+0x10ec>
40006ee8:	e2877008 	add	r7, r7, #8
40006eec:	e59dc020 	ldr	ip, [sp, #32]
40006ef0:	e31c0004 	tst	ip, #4
40006ef4:	0a000033 	beq	40006fc8 <_svfprintf_r+0xd68>
40006ef8:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40006efc:	e59d002c 	ldr	r0, [sp, #44]	; 0x2c
40006f00:	e060500c 	rsb	r5, r0, ip
40006f04:	e3550000 	cmp	r5, #0
40006f08:	da00002e 	ble	40006fc8 <_svfprintf_r+0xd68>
40006f0c:	e3550010 	cmp	r5, #16
40006f10:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40006f14:	e59fa330 	ldr	sl, [pc, #816]	; 4000724c <_svfprintf_r+0xfec>
40006f18:	da00001b 	ble	40006f8c <_svfprintf_r+0xd2c>
40006f1c:	e3a06010 	mov	r6, #16
40006f20:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40006f24:	e59db030 	ldr	fp, [sp, #48]	; 0x30
40006f28:	ea000002 	b	40006f38 <_svfprintf_r+0xcd8>
40006f2c:	e2455010 	sub	r5, r5, #16
40006f30:	e3550010 	cmp	r5, #16
40006f34:	da000014 	ble	40006f8c <_svfprintf_r+0xd2c>
40006f38:	e2833001 	add	r3, r3, #1
40006f3c:	e59f1308 	ldr	r1, [pc, #776]	; 4000724c <_svfprintf_r+0xfec>
40006f40:	e3530007 	cmp	r3, #7
40006f44:	e2844010 	add	r4, r4, #16
40006f48:	e8870042 	stm	r7, {r1, r6}
40006f4c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006f50:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006f54:	d2877008 	addle	r7, r7, #8
40006f58:	dafffff3 	ble	40006f2c <_svfprintf_r+0xccc>
40006f5c:	e1a00008 	mov	r0, r8
40006f60:	e1a0100b 	mov	r1, fp
40006f64:	e28d2094 	add	r2, sp, #148	; 0x94
40006f68:	eb00113b 	bl	4000b45c <__ssprint_r>
40006f6c:	e3500000 	cmp	r0, #0
40006f70:	1afffd7b 	bne	40006564 <_svfprintf_r+0x304>
40006f74:	e2455010 	sub	r5, r5, #16
40006f78:	e28d3098 	add	r3, sp, #152	; 0x98
40006f7c:	e3550010 	cmp	r5, #16
40006f80:	e8930018 	ldm	r3, {r3, r4}
40006f84:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006f88:	caffffea 	bgt	40006f38 <_svfprintf_r+0xcd8>
40006f8c:	e2833001 	add	r3, r3, #1
40006f90:	e0844005 	add	r4, r4, r5
40006f94:	e3530007 	cmp	r3, #7
40006f98:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006f9c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40006fa0:	e587a000 	str	sl, [r7]
40006fa4:	e5875004 	str	r5, [r7, #4]
40006fa8:	da000006 	ble	40006fc8 <_svfprintf_r+0xd68>
40006fac:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40006fb0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40006fb4:	e28d2094 	add	r2, sp, #148	; 0x94
40006fb8:	eb001127 	bl	4000b45c <__ssprint_r>
40006fbc:	e3500000 	cmp	r0, #0
40006fc0:	1afffd67 	bne	40006564 <_svfprintf_r+0x304>
40006fc4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40006fc8:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40006fcc:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40006fd0:	e59d0044 	ldr	r0, [sp, #68]	; 0x44
40006fd4:	e15c0000 	cmp	ip, r0
40006fd8:	a085500c 	addge	r5, r5, ip
40006fdc:	b0855000 	addlt	r5, r5, r0
40006fe0:	e3540000 	cmp	r4, #0
40006fe4:	e58d5040 	str	r5, [sp, #64]	; 0x40
40006fe8:	1a0000e0 	bne	40007370 <_svfprintf_r+0x1110>
40006fec:	e3a03000 	mov	r3, #0
40006ff0:	e58d3098 	str	r3, [sp, #152]	; 0x98
40006ff4:	e28d70c8 	add	r7, sp, #200	; 0xc8
40006ff8:	eafffcb9 	b	400062e4 <_svfprintf_r+0x84>
40006ffc:	e3580065 	cmp	r8, #101	; 0x65
40007000:	da00009c 	ble	40007278 <_svfprintf_r+0x1018>
40007004:	e28d0058 	add	r0, sp, #88	; 0x58
40007008:	e8900003 	ldm	r0, {r0, r1}
4000700c:	e3a02000 	mov	r2, #0
40007010:	e3a03000 	mov	r3, #0
40007014:	eb001b8e 	bl	4000de54 <__aeabi_dcmpeq>
40007018:	e3500000 	cmp	r0, #0
4000701c:	0a0000ee 	beq	400073dc <_svfprintf_r+0x117c>
40007020:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007024:	e59f023c 	ldr	r0, [pc, #572]	; 40007268 <_svfprintf_r+0x1008>
40007028:	e2833001 	add	r3, r3, #1
4000702c:	e2844001 	add	r4, r4, #1
40007030:	e3530007 	cmp	r3, #7
40007034:	e3a02001 	mov	r2, #1
40007038:	e5870000 	str	r0, [r7]
4000703c:	e5872004 	str	r2, [r7, #4]
40007040:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007044:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007048:	d2877008 	addle	r7, r7, #8
4000704c:	ca000252 	bgt	4000799c <_svfprintf_r+0x173c>
40007050:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007054:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007058:	e1530005 	cmp	r3, r5
4000705c:	ba000002 	blt	4000706c <_svfprintf_r+0xe0c>
40007060:	e59dc020 	ldr	ip, [sp, #32]
40007064:	e31c0001 	tst	ip, #1
40007068:	0affff9f 	beq	40006eec <_svfprintf_r+0xc8c>
4000706c:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007070:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007074:	e2833001 	add	r3, r3, #1
40007078:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
4000707c:	e0844005 	add	r4, r4, r5
40007080:	e3530007 	cmp	r3, #7
40007084:	e587c000 	str	ip, [r7]
40007088:	e5875004 	str	r5, [r7, #4]
4000708c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007090:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007094:	d2877008 	addle	r7, r7, #8
40007098:	ca000289 	bgt	40007ac4 <_svfprintf_r+0x1864>
4000709c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400070a0:	e2456001 	sub	r6, r5, #1
400070a4:	e3560000 	cmp	r6, #0
400070a8:	daffff8f 	ble	40006eec <_svfprintf_r+0xc8c>
400070ac:	e3560010 	cmp	r6, #16
400070b0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400070b4:	e59f51b0 	ldr	r5, [pc, #432]	; 4000726c <_svfprintf_r+0x100c>
400070b8:	da00014a 	ble	400075e8 <_svfprintf_r+0x1388>
400070bc:	e3a08010 	mov	r8, #16
400070c0:	e59da038 	ldr	sl, [sp, #56]	; 0x38
400070c4:	e59db030 	ldr	fp, [sp, #48]	; 0x30
400070c8:	ea000002 	b	400070d8 <_svfprintf_r+0xe78>
400070cc:	e2466010 	sub	r6, r6, #16
400070d0:	e3560010 	cmp	r6, #16
400070d4:	da000143 	ble	400075e8 <_svfprintf_r+0x1388>
400070d8:	e2833001 	add	r3, r3, #1
400070dc:	e3530007 	cmp	r3, #7
400070e0:	e2844010 	add	r4, r4, #16
400070e4:	e5879000 	str	r9, [r7]
400070e8:	e5878004 	str	r8, [r7, #4]
400070ec:	e58d3098 	str	r3, [sp, #152]	; 0x98
400070f0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400070f4:	d2877008 	addle	r7, r7, #8
400070f8:	dafffff3 	ble	400070cc <_svfprintf_r+0xe6c>
400070fc:	e1a0000a 	mov	r0, sl
40007100:	e1a0100b 	mov	r1, fp
40007104:	e28d2094 	add	r2, sp, #148	; 0x94
40007108:	eb0010d3 	bl	4000b45c <__ssprint_r>
4000710c:	e3500000 	cmp	r0, #0
40007110:	1afffd13 	bne	40006564 <_svfprintf_r+0x304>
40007114:	e28d3098 	add	r3, sp, #152	; 0x98
40007118:	e8930018 	ldm	r3, {r3, r4}
4000711c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007120:	eaffffe9 	b	400070cc <_svfprintf_r+0xe6c>
40007124:	e3530000 	cmp	r3, #0
40007128:	158d2034 	strne	r2, [sp, #52]	; 0x34
4000712c:	128d60c8 	addne	r6, sp, #200	; 0xc8
40007130:	1afffd44 	bne	40006648 <_svfprintf_r+0x3e8>
40007134:	e59d4020 	ldr	r4, [sp, #32]
40007138:	e3140001 	tst	r4, #1
4000713c:	128d6f42 	addne	r6, sp, #264	; 0x108
40007140:	13a03030 	movne	r3, #48	; 0x30
40007144:	159d501c 	ldrne	r5, [sp, #28]
40007148:	15663041 	strbne	r3, [r6, #-65]!	; 0xffffffbf
4000714c:	10665005 	rsbne	r5, r6, r5
40007150:	158d5034 	strne	r5, [sp, #52]	; 0x34
40007154:	058d3034 	streq	r3, [sp, #52]	; 0x34
40007158:	028d60c8 	addeq	r6, sp, #200	; 0xc8
4000715c:	eafffd39 	b	40006648 <_svfprintf_r+0x3e8>
40007160:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40007164:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40007168:	e065a00c 	rsb	sl, r5, ip
4000716c:	e35a0000 	cmp	sl, #0
40007170:	daffff16 	ble	40006dd0 <_svfprintf_r+0xb70>
40007174:	e35a0010 	cmp	sl, #16
40007178:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000717c:	e59f50e8 	ldr	r5, [pc, #232]	; 4000726c <_svfprintf_r+0x100c>
40007180:	da000020 	ble	40007208 <_svfprintf_r+0xfa8>
40007184:	e1a02007 	mov	r2, r7
40007188:	e1a01004 	mov	r1, r4
4000718c:	e1a07005 	mov	r7, r5
40007190:	e3a0b010 	mov	fp, #16
40007194:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40007198:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
4000719c:	ea000002 	b	400071ac <_svfprintf_r+0xf4c>
400071a0:	e24aa010 	sub	sl, sl, #16
400071a4:	e35a0010 	cmp	sl, #16
400071a8:	da000013 	ble	400071fc <_svfprintf_r+0xf9c>
400071ac:	e2833001 	add	r3, r3, #1
400071b0:	e3530007 	cmp	r3, #7
400071b4:	e2811010 	add	r1, r1, #16
400071b8:	e8820a00 	stm	r2, {r9, fp}
400071bc:	e58d3098 	str	r3, [sp, #152]	; 0x98
400071c0:	e58d109c 	str	r1, [sp, #156]	; 0x9c
400071c4:	d2822008 	addle	r2, r2, #8
400071c8:	dafffff4 	ble	400071a0 <_svfprintf_r+0xf40>
400071cc:	e1a00004 	mov	r0, r4
400071d0:	e1a01005 	mov	r1, r5
400071d4:	e28d2094 	add	r2, sp, #148	; 0x94
400071d8:	eb00109f 	bl	4000b45c <__ssprint_r>
400071dc:	e3500000 	cmp	r0, #0
400071e0:	1afffcdf 	bne	40006564 <_svfprintf_r+0x304>
400071e4:	e24aa010 	sub	sl, sl, #16
400071e8:	e35a0010 	cmp	sl, #16
400071ec:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400071f0:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400071f4:	e28d20c8 	add	r2, sp, #200	; 0xc8
400071f8:	caffffeb 	bgt	400071ac <_svfprintf_r+0xf4c>
400071fc:	e1a05007 	mov	r5, r7
40007200:	e1a04001 	mov	r4, r1
40007204:	e1a07002 	mov	r7, r2
40007208:	e2833001 	add	r3, r3, #1
4000720c:	e3530007 	cmp	r3, #7
40007210:	e084400a 	add	r4, r4, sl
40007214:	e8870420 	stm	r7, {r5, sl}
40007218:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000721c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007220:	d2877008 	addle	r7, r7, #8
40007224:	dafffee9 	ble	40006dd0 <_svfprintf_r+0xb70>
40007228:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000722c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007230:	e28d2094 	add	r2, sp, #148	; 0x94
40007234:	eb001088 	bl	4000b45c <__ssprint_r>
40007238:	e3500000 	cmp	r0, #0
4000723c:	1afffcc8 	bne	40006564 <_svfprintf_r+0x304>
40007240:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007244:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007248:	eafffee0 	b	40006dd0 <_svfprintf_r+0xb70>
4000724c:	40016d30 	andmi	r6, r1, r0, lsr sp
40007250:	4001727c 	andmi	r7, r1, ip, ror r2
40007254:	40017280 	andmi	r7, r1, r0, lsl #5
40007258:	400172a0 	andmi	r7, r1, r0, lsr #5
4000725c:	4001728c 	andmi	r7, r1, ip, lsl #5
40007260:	40017284 	andmi	r7, r1, r4, lsl #5
40007264:	40017288 	andmi	r7, r1, r8, lsl #5
40007268:	400172bc 			; <UNDEFINED> instruction: 0x400172bc
4000726c:	40016d40 	andmi	r6, r1, r0, asr #26
40007270:	400172b4 			; <UNDEFINED> instruction: 0x400172b4
40007274:	66666667 	strbtvs	r6, [r6], -r7, ror #12
40007278:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
4000727c:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007280:	e3550001 	cmp	r5, #1
40007284:	e2888001 	add	r8, r8, #1
40007288:	e2844001 	add	r4, r4, #1
4000728c:	da00014e 	ble	400077cc <_svfprintf_r+0x156c>
40007290:	e3580007 	cmp	r8, #7
40007294:	e3a03001 	mov	r3, #1
40007298:	e58d409c 	str	r4, [sp, #156]	; 0x9c
4000729c:	e5876000 	str	r6, [r7]
400072a0:	e58d8098 	str	r8, [sp, #152]	; 0x98
400072a4:	e5873004 	str	r3, [r7, #4]
400072a8:	d2877008 	addle	r7, r7, #8
400072ac:	ca000151 	bgt	400077f8 <_svfprintf_r+0x1598>
400072b0:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
400072b4:	e2888001 	add	r8, r8, #1
400072b8:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
400072bc:	e3580007 	cmp	r8, #7
400072c0:	e0844005 	add	r4, r4, r5
400072c4:	e587c000 	str	ip, [r7]
400072c8:	e5875004 	str	r5, [r7, #4]
400072cc:	e58d8098 	str	r8, [sp, #152]	; 0x98
400072d0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400072d4:	d2877008 	addle	r7, r7, #8
400072d8:	ca000150 	bgt	40007820 <_svfprintf_r+0x15c0>
400072dc:	e28d0058 	add	r0, sp, #88	; 0x58
400072e0:	e8900003 	ldm	r0, {r0, r1}
400072e4:	e3a02000 	mov	r2, #0
400072e8:	e3a03000 	mov	r3, #0
400072ec:	eb001ad8 	bl	4000de54 <__aeabi_dcmpeq>
400072f0:	e3500000 	cmp	r0, #0
400072f4:	1a000086 	bne	40007514 <_svfprintf_r+0x12b4>
400072f8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400072fc:	e2888001 	add	r8, r8, #1
40007300:	e2453001 	sub	r3, r5, #1
40007304:	e2866001 	add	r6, r6, #1
40007308:	e0844003 	add	r4, r4, r3
4000730c:	e3580007 	cmp	r8, #7
40007310:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007314:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007318:	e5876000 	str	r6, [r7]
4000731c:	e5873004 	str	r3, [r7, #4]
40007320:	ca0000a6 	bgt	400075c0 <_svfprintf_r+0x1360>
40007324:	e2877008 	add	r7, r7, #8
40007328:	e59d5064 	ldr	r5, [sp, #100]	; 0x64
4000732c:	e2888001 	add	r8, r8, #1
40007330:	e0854004 	add	r4, r5, r4
40007334:	e28d3084 	add	r3, sp, #132	; 0x84
40007338:	e3580007 	cmp	r8, #7
4000733c:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007340:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007344:	e8870028 	stm	r7, {r3, r5}
40007348:	dafffee6 	ble	40006ee8 <_svfprintf_r+0xc88>
4000734c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007350:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007354:	e28d2094 	add	r2, sp, #148	; 0x94
40007358:	eb00103f 	bl	4000b45c <__ssprint_r>
4000735c:	e3500000 	cmp	r0, #0
40007360:	1afffc7f 	bne	40006564 <_svfprintf_r+0x304>
40007364:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007368:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000736c:	eafffede 	b	40006eec <_svfprintf_r+0xc8c>
40007370:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007374:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007378:	e28d2094 	add	r2, sp, #148	; 0x94
4000737c:	eb001036 	bl	4000b45c <__ssprint_r>
40007380:	e3500000 	cmp	r0, #0
40007384:	0affff18 	beq	40006fec <_svfprintf_r+0xd8c>
40007388:	eafffc75 	b	40006564 <_svfprintf_r+0x304>
4000738c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007390:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007394:	e28d2094 	add	r2, sp, #148	; 0x94
40007398:	eb00102f 	bl	4000b45c <__ssprint_r>
4000739c:	e3500000 	cmp	r0, #0
400073a0:	1afffc6f 	bne	40006564 <_svfprintf_r+0x304>
400073a4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400073a8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400073ac:	eafffe77 	b	40006d90 <_svfprintf_r+0xb30>
400073b0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400073b4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400073b8:	e28d2094 	add	r2, sp, #148	; 0x94
400073bc:	eb001026 	bl	4000b45c <__ssprint_r>
400073c0:	e3500000 	cmp	r0, #0
400073c4:	1afffc66 	bne	40006564 <_svfprintf_r+0x304>
400073c8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400073cc:	e28d70c8 	add	r7, sp, #200	; 0xc8
400073d0:	eafffe7b 	b	40006dc4 <_svfprintf_r+0xb64>
400073d4:	e3a03002 	mov	r3, #2
400073d8:	eafffc76 	b	400065b8 <_svfprintf_r+0x358>
400073dc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400073e0:	e3530000 	cmp	r3, #0
400073e4:	da000175 	ble	400079c0 <_svfprintf_r+0x1760>
400073e8:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
400073ec:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
400073f0:	e155000c 	cmp	r5, ip
400073f4:	a1a0500c 	movge	r5, ip
400073f8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400073fc:	e3550000 	cmp	r5, #0
40007400:	e086b00c 	add	fp, r6, ip
40007404:	da000009 	ble	40007430 <_svfprintf_r+0x11d0>
40007408:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000740c:	e2833001 	add	r3, r3, #1
40007410:	e0844005 	add	r4, r4, r5
40007414:	e3530007 	cmp	r3, #7
40007418:	e5876000 	str	r6, [r7]
4000741c:	e5875004 	str	r5, [r7, #4]
40007420:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007424:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007428:	d2877008 	addle	r7, r7, #8
4000742c:	ca000274 	bgt	40007e04 <_svfprintf_r+0x1ba4>
40007430:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007434:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007438:	e065800c 	rsb	r8, r5, ip
4000743c:	e3580000 	cmp	r8, #0
40007440:	da000090 	ble	40007688 <_svfprintf_r+0x1428>
40007444:	e3580010 	cmp	r8, #16
40007448:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
4000744c:	e51f51e8 	ldr	r5, [pc, #-488]	; 4000726c <_svfprintf_r+0x100c>
40007450:	da00007c 	ble	40007648 <_svfprintf_r+0x13e8>
40007454:	e1a02007 	mov	r2, r7
40007458:	e1a01004 	mov	r1, r4
4000745c:	e1a07005 	mov	r7, r5
40007460:	e3a0a010 	mov	sl, #16
40007464:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
40007468:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
4000746c:	ea000002 	b	4000747c <_svfprintf_r+0x121c>
40007470:	e2488010 	sub	r8, r8, #16
40007474:	e3580010 	cmp	r8, #16
40007478:	da00006f 	ble	4000763c <_svfprintf_r+0x13dc>
4000747c:	e2833001 	add	r3, r3, #1
40007480:	e3530007 	cmp	r3, #7
40007484:	e2811010 	add	r1, r1, #16
40007488:	e8820600 	stm	r2, {r9, sl}
4000748c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007490:	e58d109c 	str	r1, [sp, #156]	; 0x9c
40007494:	d2822008 	addle	r2, r2, #8
40007498:	dafffff4 	ble	40007470 <_svfprintf_r+0x1210>
4000749c:	e1a00004 	mov	r0, r4
400074a0:	e1a01005 	mov	r1, r5
400074a4:	e28d2094 	add	r2, sp, #148	; 0x94
400074a8:	eb000feb 	bl	4000b45c <__ssprint_r>
400074ac:	e3500000 	cmp	r0, #0
400074b0:	1afffc2b 	bne	40006564 <_svfprintf_r+0x304>
400074b4:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400074b8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
400074bc:	e28d20c8 	add	r2, sp, #200	; 0xc8
400074c0:	eaffffea 	b	40007470 <_svfprintf_r+0x1210>
400074c4:	e3550000 	cmp	r5, #0
400074c8:	03540009 	cmpeq	r4, #9
400074cc:	8a0000dd 	bhi	40007848 <_svfprintf_r+0x15e8>
400074d0:	e2844030 	add	r4, r4, #48	; 0x30
400074d4:	e28d6f42 	add	r6, sp, #264	; 0x108
400074d8:	e5664041 	strb	r4, [r6, #-65]!	; 0xffffffbf
400074dc:	e59d501c 	ldr	r5, [sp, #28]
400074e0:	e0665005 	rsb	r5, r6, r5
400074e4:	e58d5034 	str	r5, [sp, #52]	; 0x34
400074e8:	eafffc56 	b	40006648 <_svfprintf_r+0x3e8>
400074ec:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400074f0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400074f4:	e28d2094 	add	r2, sp, #148	; 0x94
400074f8:	eb000fd7 	bl	4000b45c <__ssprint_r>
400074fc:	e3500000 	cmp	r0, #0
40007500:	1afffc17 	bne	40006564 <_svfprintf_r+0x304>
40007504:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007508:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000750c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007510:	eafffe11 	b	40006d5c <_svfprintf_r+0xafc>
40007514:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007518:	e24c6001 	sub	r6, ip, #1
4000751c:	e3560000 	cmp	r6, #0
40007520:	daffff80 	ble	40007328 <_svfprintf_r+0x10c8>
40007524:	e3560010 	cmp	r6, #16
40007528:	e51f52c4 	ldr	r5, [pc, #-708]	; 4000726c <_svfprintf_r+0x100c>
4000752c:	da00001c 	ble	400075a4 <_svfprintf_r+0x1344>
40007530:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007534:	e3a0a010 	mov	sl, #16
40007538:	e59db038 	ldr	fp, [sp, #56]	; 0x38
4000753c:	e59d5030 	ldr	r5, [sp, #48]	; 0x30
40007540:	ea000002 	b	40007550 <_svfprintf_r+0x12f0>
40007544:	e2466010 	sub	r6, r6, #16
40007548:	e3560010 	cmp	r6, #16
4000754c:	da000013 	ble	400075a0 <_svfprintf_r+0x1340>
40007550:	e2888001 	add	r8, r8, #1
40007554:	e3580007 	cmp	r8, #7
40007558:	e2844010 	add	r4, r4, #16
4000755c:	e8870600 	stm	r7, {r9, sl}
40007560:	e58d8098 	str	r8, [sp, #152]	; 0x98
40007564:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007568:	d2877008 	addle	r7, r7, #8
4000756c:	dafffff4 	ble	40007544 <_svfprintf_r+0x12e4>
40007570:	e1a0000b 	mov	r0, fp
40007574:	e1a01005 	mov	r1, r5
40007578:	e28d2094 	add	r2, sp, #148	; 0x94
4000757c:	eb000fb6 	bl	4000b45c <__ssprint_r>
40007580:	e3500000 	cmp	r0, #0
40007584:	1afffbf6 	bne	40006564 <_svfprintf_r+0x304>
40007588:	e2466010 	sub	r6, r6, #16
4000758c:	e3560010 	cmp	r6, #16
40007590:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007594:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007598:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000759c:	caffffeb 	bgt	40007550 <_svfprintf_r+0x12f0>
400075a0:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400075a4:	e2888001 	add	r8, r8, #1
400075a8:	e0844006 	add	r4, r4, r6
400075ac:	e3580007 	cmp	r8, #7
400075b0:	e58d8098 	str	r8, [sp, #152]	; 0x98
400075b4:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400075b8:	e8870060 	stm	r7, {r5, r6}
400075bc:	daffff58 	ble	40007324 <_svfprintf_r+0x10c4>
400075c0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400075c4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400075c8:	e28d2094 	add	r2, sp, #148	; 0x94
400075cc:	eb000fa2 	bl	4000b45c <__ssprint_r>
400075d0:	e3500000 	cmp	r0, #0
400075d4:	1afffbe2 	bne	40006564 <_svfprintf_r+0x304>
400075d8:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400075dc:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
400075e0:	e28d70c8 	add	r7, sp, #200	; 0xc8
400075e4:	eaffff4f 	b	40007328 <_svfprintf_r+0x10c8>
400075e8:	e2833001 	add	r3, r3, #1
400075ec:	e0844006 	add	r4, r4, r6
400075f0:	e3530007 	cmp	r3, #7
400075f4:	e58d3098 	str	r3, [sp, #152]	; 0x98
400075f8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400075fc:	e8870060 	stm	r7, {r5, r6}
40007600:	dafffe38 	ble	40006ee8 <_svfprintf_r+0xc88>
40007604:	eaffff50 	b	4000734c <_svfprintf_r+0x10ec>
40007608:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
4000760c:	e59c4000 	ldr	r4, [ip]
40007610:	e28cc004 	add	ip, ip, #4
40007614:	e3a03001 	mov	r3, #1
40007618:	e58dc048 	str	ip, [sp, #72]	; 0x48
4000761c:	e3a05000 	mov	r5, #0
40007620:	eafffbe4 	b	400065b8 <_svfprintf_r+0x358>
40007624:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007628:	e59c4000 	ldr	r4, [ip]
4000762c:	e28cc004 	add	ip, ip, #4
40007630:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007634:	e3a05000 	mov	r5, #0
40007638:	eafffd22 	b	40006ac8 <_svfprintf_r+0x868>
4000763c:	e1a05007 	mov	r5, r7
40007640:	e1a04001 	mov	r4, r1
40007644:	e1a07002 	mov	r7, r2
40007648:	e2833001 	add	r3, r3, #1
4000764c:	e3530007 	cmp	r3, #7
40007650:	e0844008 	add	r4, r4, r8
40007654:	e8870120 	stm	r7, {r5, r8}
40007658:	e58d3098 	str	r3, [sp, #152]	; 0x98
4000765c:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007660:	d2877008 	addle	r7, r7, #8
40007664:	da000007 	ble	40007688 <_svfprintf_r+0x1428>
40007668:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
4000766c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007670:	e28d2094 	add	r2, sp, #148	; 0x94
40007674:	eb000f78 	bl	4000b45c <__ssprint_r>
40007678:	e3500000 	cmp	r0, #0
4000767c:	1afffbb8 	bne	40006564 <_svfprintf_r+0x304>
40007680:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007684:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007688:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
4000768c:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007690:	e59dc050 	ldr	ip, [sp, #80]	; 0x50
40007694:	e1530005 	cmp	r3, r5
40007698:	e086600c 	add	r6, r6, ip
4000769c:	ba000035 	blt	40007778 <_svfprintf_r+0x1518>
400076a0:	e59d5020 	ldr	r5, [sp, #32]
400076a4:	e3150001 	tst	r5, #1
400076a8:	1a000032 	bne	40007778 <_svfprintf_r+0x1518>
400076ac:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400076b0:	e066500b 	rsb	r5, r6, fp
400076b4:	e063300c 	rsb	r3, r3, ip
400076b8:	e1550003 	cmp	r5, r3
400076bc:	a1a05003 	movge	r5, r3
400076c0:	e3550000 	cmp	r5, #0
400076c4:	da000009 	ble	400076f0 <_svfprintf_r+0x1490>
400076c8:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400076cc:	e2822001 	add	r2, r2, #1
400076d0:	e0844005 	add	r4, r4, r5
400076d4:	e3520007 	cmp	r2, #7
400076d8:	e5876000 	str	r6, [r7]
400076dc:	e5875004 	str	r5, [r7, #4]
400076e0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400076e4:	e58d2098 	str	r2, [sp, #152]	; 0x98
400076e8:	d2877008 	addle	r7, r7, #8
400076ec:	ca0001cd 	bgt	40007e28 <_svfprintf_r+0x1bc8>
400076f0:	e1c55fc5 	bic	r5, r5, r5, asr #31
400076f4:	e0656003 	rsb	r6, r5, r3
400076f8:	e3560000 	cmp	r6, #0
400076fc:	dafffdfa 	ble	40006eec <_svfprintf_r+0xc8c>
40007700:	e3560010 	cmp	r6, #16
40007704:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007708:	e51f54a4 	ldr	r5, [pc, #-1188]	; 4000726c <_svfprintf_r+0x100c>
4000770c:	daffffb5 	ble	400075e8 <_svfprintf_r+0x1388>
40007710:	e3a08010 	mov	r8, #16
40007714:	e59da038 	ldr	sl, [sp, #56]	; 0x38
40007718:	e59db030 	ldr	fp, [sp, #48]	; 0x30
4000771c:	ea000002 	b	4000772c <_svfprintf_r+0x14cc>
40007720:	e2466010 	sub	r6, r6, #16
40007724:	e3560010 	cmp	r6, #16
40007728:	daffffae 	ble	400075e8 <_svfprintf_r+0x1388>
4000772c:	e2833001 	add	r3, r3, #1
40007730:	e3530007 	cmp	r3, #7
40007734:	e2844010 	add	r4, r4, #16
40007738:	e5879000 	str	r9, [r7]
4000773c:	e5878004 	str	r8, [r7, #4]
40007740:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007744:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007748:	d2877008 	addle	r7, r7, #8
4000774c:	dafffff3 	ble	40007720 <_svfprintf_r+0x14c0>
40007750:	e1a0000a 	mov	r0, sl
40007754:	e1a0100b 	mov	r1, fp
40007758:	e28d2094 	add	r2, sp, #148	; 0x94
4000775c:	eb000f3e 	bl	4000b45c <__ssprint_r>
40007760:	e3500000 	cmp	r0, #0
40007764:	1afffb7e 	bne	40006564 <_svfprintf_r+0x304>
40007768:	e28d3098 	add	r3, sp, #152	; 0x98
4000776c:	e8930018 	ldm	r3, {r3, r4}
40007770:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007774:	eaffffe9 	b	40007720 <_svfprintf_r+0x14c0>
40007778:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
4000777c:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40007780:	e2822001 	add	r2, r2, #1
40007784:	e59d5054 	ldr	r5, [sp, #84]	; 0x54
40007788:	e084400c 	add	r4, r4, ip
4000778c:	e3520007 	cmp	r2, #7
40007790:	e8871020 	stm	r7, {r5, ip}
40007794:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007798:	e58d2098 	str	r2, [sp, #152]	; 0x98
4000779c:	d2877008 	addle	r7, r7, #8
400077a0:	daffffc1 	ble	400076ac <_svfprintf_r+0x144c>
400077a4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400077a8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400077ac:	e28d2094 	add	r2, sp, #148	; 0x94
400077b0:	eb000f29 	bl	4000b45c <__ssprint_r>
400077b4:	e3500000 	cmp	r0, #0
400077b8:	1afffb69 	bne	40006564 <_svfprintf_r+0x304>
400077bc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
400077c0:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400077c4:	e28d70c8 	add	r7, sp, #200	; 0xc8
400077c8:	eaffffb7 	b	400076ac <_svfprintf_r+0x144c>
400077cc:	e59dc020 	ldr	ip, [sp, #32]
400077d0:	e31c0001 	tst	ip, #1
400077d4:	1afffead 	bne	40007290 <_svfprintf_r+0x1030>
400077d8:	e3a03001 	mov	r3, #1
400077dc:	e3580007 	cmp	r8, #7
400077e0:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400077e4:	e58d8098 	str	r8, [sp, #152]	; 0x98
400077e8:	e5876000 	str	r6, [r7]
400077ec:	e5873004 	str	r3, [r7, #4]
400077f0:	dafffecb 	ble	40007324 <_svfprintf_r+0x10c4>
400077f4:	eaffff71 	b	400075c0 <_svfprintf_r+0x1360>
400077f8:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400077fc:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007800:	e28d2094 	add	r2, sp, #148	; 0x94
40007804:	eb000f14 	bl	4000b45c <__ssprint_r>
40007808:	e3500000 	cmp	r0, #0
4000780c:	1afffb54 	bne	40006564 <_svfprintf_r+0x304>
40007810:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007814:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007818:	e28d70c8 	add	r7, sp, #200	; 0xc8
4000781c:	eafffea3 	b	400072b0 <_svfprintf_r+0x1050>
40007820:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007824:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007828:	e28d2094 	add	r2, sp, #148	; 0x94
4000782c:	eb000f0a 	bl	4000b45c <__ssprint_r>
40007830:	e3500000 	cmp	r0, #0
40007834:	1afffb4a 	bne	40006564 <_svfprintf_r+0x304>
40007838:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
4000783c:	e59d8098 	ldr	r8, [sp, #152]	; 0x98
40007840:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007844:	eafffea4 	b	400072dc <_svfprintf_r+0x107c>
40007848:	e28db0c7 	add	fp, sp, #199	; 0xc7
4000784c:	e1a00004 	mov	r0, r4
40007850:	e1a01005 	mov	r1, r5
40007854:	e3a0200a 	mov	r2, #10
40007858:	e3a03000 	mov	r3, #0
4000785c:	eb0019b1 	bl	4000df28 <__aeabi_uldivmod>
40007860:	e2822030 	add	r2, r2, #48	; 0x30
40007864:	e5cb2000 	strb	r2, [fp]
40007868:	e1a00004 	mov	r0, r4
4000786c:	e1a01005 	mov	r1, r5
40007870:	e3a0200a 	mov	r2, #10
40007874:	e3a03000 	mov	r3, #0
40007878:	eb0019aa 	bl	4000df28 <__aeabi_uldivmod>
4000787c:	e1a04000 	mov	r4, r0
40007880:	e1a05001 	mov	r5, r1
40007884:	e194c005 	orrs	ip, r4, r5
40007888:	e1a0600b 	mov	r6, fp
4000788c:	e24bb001 	sub	fp, fp, #1
40007890:	1affffed 	bne	4000784c <_svfprintf_r+0x15ec>
40007894:	eafffb68 	b	4000663c <_svfprintf_r+0x3dc>
40007898:	e3a0a02d 	mov	sl, #45	; 0x2d
4000789c:	e2744000 	rsbs	r4, r4, #0
400078a0:	e2e55000 	rsc	r5, r5, #0
400078a4:	e5cda077 	strb	sl, [sp, #119]	; 0x77
400078a8:	e3a03001 	mov	r3, #1
400078ac:	eafffb43 	b	400065c0 <_svfprintf_r+0x360>
400078b0:	eb000e31 	bl	4000b17c <__fpclassifyd>
400078b4:	e3500000 	cmp	r0, #0
400078b8:	1a00008a 	bne	40007ae8 <_svfprintf_r+0x1888>
400078bc:	e59dc020 	ldr	ip, [sp, #32]
400078c0:	e51f3668 	ldr	r3, [pc, #-1640]	; 40007260 <_svfprintf_r+0x1000>
400078c4:	e3a05003 	mov	r5, #3
400078c8:	e3ccc080 	bic	ip, ip, #128	; 0x80
400078cc:	e3580047 	cmp	r8, #71	; 0x47
400078d0:	e51f6674 	ldr	r6, [pc, #-1652]	; 40007264 <_svfprintf_r+0x1004>
400078d4:	e58d0028 	str	r0, [sp, #40]	; 0x28
400078d8:	e58d502c 	str	r5, [sp, #44]	; 0x2c
400078dc:	e58dc020 	str	ip, [sp, #32]
400078e0:	e58d0050 	str	r0, [sp, #80]	; 0x50
400078e4:	d1a06003 	movle	r6, r3
400078e8:	e58d5034 	str	r5, [sp, #52]	; 0x34
400078ec:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
400078f0:	eafffb5b 	b	40006664 <_svfprintf_r+0x404>
400078f4:	e593c000 	ldr	ip, [r3]
400078f8:	e5934004 	ldr	r4, [r3, #4]
400078fc:	e2833008 	add	r3, r3, #8
40007900:	e58dc058 	str	ip, [sp, #88]	; 0x58
40007904:	e58d405c 	str	r4, [sp, #92]	; 0x5c
40007908:	e58d3048 	str	r3, [sp, #72]	; 0x48
4000790c:	eafffc0d 	b	40006948 <_svfprintf_r+0x6e8>
40007910:	e59dc020 	ldr	ip, [sp, #32]
40007914:	e31c0010 	tst	ip, #16
40007918:	0a0000aa 	beq	40007bc8 <_svfprintf_r+0x1968>
4000791c:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007920:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007924:	e5943000 	ldr	r3, [r4]
40007928:	e2844004 	add	r4, r4, #4
4000792c:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007930:	e5835000 	str	r5, [r3]
40007934:	eafffa6a 	b	400062e4 <_svfprintf_r+0x84>
40007938:	e59dc020 	ldr	ip, [sp, #32]
4000793c:	e21c3040 	ands	r3, ip, #64	; 0x40
40007940:	159d5048 	ldrne	r5, [sp, #72]	; 0x48
40007944:	059dc048 	ldreq	ip, [sp, #72]	; 0x48
40007948:	11d540b0 	ldrhne	r4, [r5]
4000794c:	059c4000 	ldreq	r4, [ip]
40007950:	12855004 	addne	r5, r5, #4
40007954:	028cc004 	addeq	ip, ip, #4
40007958:	158d5048 	strne	r5, [sp, #72]	; 0x48
4000795c:	11a03002 	movne	r3, r2
40007960:	058dc048 	streq	ip, [sp, #72]	; 0x48
40007964:	e3a05000 	mov	r5, #0
40007968:	eafffb12 	b	400065b8 <_svfprintf_r+0x358>
4000796c:	e59d4020 	ldr	r4, [sp, #32]
40007970:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
40007974:	e3140040 	tst	r4, #64	; 0x40
40007978:	11d540f0 	ldrshne	r4, [r5]
4000797c:	05954000 	ldreq	r4, [r5]
40007980:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007984:	e1a05fc4 	asr	r5, r4, #31
40007988:	e28cc004 	add	ip, ip, #4
4000798c:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007990:	e1a02004 	mov	r2, r4
40007994:	e1a03005 	mov	r3, r5
40007998:	eafffbd6 	b	400068f8 <_svfprintf_r+0x698>
4000799c:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
400079a0:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400079a4:	e28d2094 	add	r2, sp, #148	; 0x94
400079a8:	eb000eab 	bl	4000b45c <__ssprint_r>
400079ac:	e3500000 	cmp	r0, #0
400079b0:	1afffaeb 	bne	40006564 <_svfprintf_r+0x304>
400079b4:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
400079b8:	e28d70c8 	add	r7, sp, #200	; 0xc8
400079bc:	eafffda3 	b	40007050 <_svfprintf_r+0xdf0>
400079c0:	e59d2098 	ldr	r2, [sp, #152]	; 0x98
400079c4:	e51fc764 	ldr	ip, [pc, #-1892]	; 40007268 <_svfprintf_r+0x1008>
400079c8:	e2822001 	add	r2, r2, #1
400079cc:	e2844001 	add	r4, r4, #1
400079d0:	e3a01001 	mov	r1, #1
400079d4:	e3520007 	cmp	r2, #7
400079d8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
400079dc:	e587c000 	str	ip, [r7]
400079e0:	e58d2098 	str	r2, [sp, #152]	; 0x98
400079e4:	e5871004 	str	r1, [r7, #4]
400079e8:	ca0000d5 	bgt	40007d44 <_svfprintf_r+0x1ae4>
400079ec:	e2877008 	add	r7, r7, #8
400079f0:	e1a08003 	mov	r8, r3
400079f4:	e3580000 	cmp	r8, #0
400079f8:	1a000005 	bne	40007a14 <_svfprintf_r+0x17b4>
400079fc:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007a00:	e3550000 	cmp	r5, #0
40007a04:	1a000002 	bne	40007a14 <_svfprintf_r+0x17b4>
40007a08:	e59dc020 	ldr	ip, [sp, #32]
40007a0c:	e31c0001 	tst	ip, #1
40007a10:	0afffd35 	beq	40006eec <_svfprintf_r+0xc8c>
40007a14:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007a18:	e59d5060 	ldr	r5, [sp, #96]	; 0x60
40007a1c:	e2833001 	add	r3, r3, #1
40007a20:	e59dc054 	ldr	ip, [sp, #84]	; 0x54
40007a24:	e0844005 	add	r4, r4, r5
40007a28:	e3530007 	cmp	r3, #7
40007a2c:	e587c000 	str	ip, [r7]
40007a30:	e5875004 	str	r5, [r7, #4]
40007a34:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007a38:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007a3c:	d2877008 	addle	r7, r7, #8
40007a40:	ca00014c 	bgt	40007f78 <_svfprintf_r+0x1d18>
40007a44:	e2688000 	rsb	r8, r8, #0
40007a48:	e3580000 	cmp	r8, #0
40007a4c:	da0000d8 	ble	40007db4 <_svfprintf_r+0x1b54>
40007a50:	e3580010 	cmp	r8, #16
40007a54:	e51f57f0 	ldr	r5, [pc, #-2032]	; 4000726c <_svfprintf_r+0x100c>
40007a58:	da0000c4 	ble	40007d70 <_svfprintf_r+0x1b10>
40007a5c:	e1a02004 	mov	r2, r4
40007a60:	e3a0a010 	mov	sl, #16
40007a64:	e59db038 	ldr	fp, [sp, #56]	; 0x38
40007a68:	e59d4030 	ldr	r4, [sp, #48]	; 0x30
40007a6c:	ea000002 	b	40007a7c <_svfprintf_r+0x181c>
40007a70:	e2488010 	sub	r8, r8, #16
40007a74:	e3580010 	cmp	r8, #16
40007a78:	da0000bb 	ble	40007d6c <_svfprintf_r+0x1b0c>
40007a7c:	e2833001 	add	r3, r3, #1
40007a80:	e3530007 	cmp	r3, #7
40007a84:	e2822010 	add	r2, r2, #16
40007a88:	e8870600 	stm	r7, {r9, sl}
40007a8c:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007a90:	e58d209c 	str	r2, [sp, #156]	; 0x9c
40007a94:	d2877008 	addle	r7, r7, #8
40007a98:	dafffff4 	ble	40007a70 <_svfprintf_r+0x1810>
40007a9c:	e1a0000b 	mov	r0, fp
40007aa0:	e1a01004 	mov	r1, r4
40007aa4:	e28d2094 	add	r2, sp, #148	; 0x94
40007aa8:	eb000e6b 	bl	4000b45c <__ssprint_r>
40007aac:	e3500000 	cmp	r0, #0
40007ab0:	1afffaab 	bne	40006564 <_svfprintf_r+0x304>
40007ab4:	e59d209c 	ldr	r2, [sp, #156]	; 0x9c
40007ab8:	e59d3098 	ldr	r3, [sp, #152]	; 0x98
40007abc:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007ac0:	eaffffea 	b	40007a70 <_svfprintf_r+0x1810>
40007ac4:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007ac8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007acc:	e28d2094 	add	r2, sp, #148	; 0x94
40007ad0:	eb000e61 	bl	4000b45c <__ssprint_r>
40007ad4:	e3500000 	cmp	r0, #0
40007ad8:	1afffaa1 	bne	40006564 <_svfprintf_r+0x304>
40007adc:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007ae0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007ae4:	eafffd6c 	b	4000709c <_svfprintf_r+0xe3c>
40007ae8:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007aec:	e3740001 	cmn	r4, #1
40007af0:	03a0c006 	moveq	ip, #6
40007af4:	e3c85020 	bic	r5, r8, #32
40007af8:	058dc028 	streq	ip, [sp, #40]	; 0x28
40007afc:	0a000005 	beq	40007b18 <_svfprintf_r+0x18b8>
40007b00:	e3550047 	cmp	r5, #71	; 0x47
40007b04:	1a000003 	bne	40007b18 <_svfprintf_r+0x18b8>
40007b08:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007b0c:	e3540000 	cmp	r4, #0
40007b10:	03a04001 	moveq	r4, #1
40007b14:	e58d4028 	str	r4, [sp, #40]	; 0x28
40007b18:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
40007b1c:	e59d4020 	ldr	r4, [sp, #32]
40007b20:	e3530000 	cmp	r3, #0
40007b24:	e3844c01 	orr	r4, r4, #256	; 0x100
40007b28:	b283a102 	addlt	sl, r3, #-2147483648	; 0x80000000
40007b2c:	b3a0b02d 	movlt	fp, #45	; 0x2d
40007b30:	a59da05c 	ldrge	sl, [sp, #92]	; 0x5c
40007b34:	a3a0b000 	movge	fp, #0
40007b38:	e2553046 	subs	r3, r5, #70	; 0x46
40007b3c:	e58d404c 	str	r4, [sp, #76]	; 0x4c
40007b40:	e2734000 	rsbs	r4, r3, #0
40007b44:	e0b44003 	adcs	r4, r4, r3
40007b48:	e3540000 	cmp	r4, #0
40007b4c:	0a000032 	beq	40007c1c <_svfprintf_r+0x19bc>
40007b50:	e3a01003 	mov	r1, #3
40007b54:	e28d007c 	add	r0, sp, #124	; 0x7c
40007b58:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007b5c:	e58d1000 	str	r1, [sp]
40007b60:	e58d0008 	str	r0, [sp, #8]
40007b64:	e28d1080 	add	r1, sp, #128	; 0x80
40007b68:	e28d008c 	add	r0, sp, #140	; 0x8c
40007b6c:	e58d0010 	str	r0, [sp, #16]
40007b70:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40007b74:	e1a0300a 	mov	r3, sl
40007b78:	e58dc004 	str	ip, [sp, #4]
40007b7c:	e58d100c 	str	r1, [sp, #12]
40007b80:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007b84:	eb0001f1 	bl	40008350 <_dtoa_r>
40007b88:	e3550047 	cmp	r5, #71	; 0x47
40007b8c:	e1a06000 	mov	r6, r0
40007b90:	1a000002 	bne	40007ba0 <_svfprintf_r+0x1940>
40007b94:	e59dc020 	ldr	ip, [sp, #32]
40007b98:	e31c0001 	tst	ip, #1
40007b9c:	0a0000b9 	beq	40007e88 <_svfprintf_r+0x1c28>
40007ba0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007ba4:	e3540000 	cmp	r4, #0
40007ba8:	e086400c 	add	r4, r6, ip
40007bac:	0a00002c 	beq	40007c64 <_svfprintf_r+0x1a04>
40007bb0:	e5d63000 	ldrb	r3, [r6]
40007bb4:	e3530030 	cmp	r3, #48	; 0x30
40007bb8:	0a000138 	beq	400080a0 <_svfprintf_r+0x1e40>
40007bbc:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007bc0:	e0844003 	add	r4, r4, r3
40007bc4:	ea000026 	b	40007c64 <_svfprintf_r+0x1a04>
40007bc8:	e59dc020 	ldr	ip, [sp, #32]
40007bcc:	e31c0040 	tst	ip, #64	; 0x40
40007bd0:	0a000054 	beq	40007d28 <_svfprintf_r+0x1ac8>
40007bd4:	e59d4048 	ldr	r4, [sp, #72]	; 0x48
40007bd8:	e59d5040 	ldr	r5, [sp, #64]	; 0x40
40007bdc:	e5943000 	ldr	r3, [r4]
40007be0:	e2844004 	add	r4, r4, #4
40007be4:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007be8:	e1c350b0 	strh	r5, [r3]
40007bec:	eafff9bc 	b	400062e4 <_svfprintf_r+0x84>
40007bf0:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007bf4:	e3a01040 	mov	r1, #64	; 0x40
40007bf8:	eb0007c6 	bl	40009b18 <_malloc_r>
40007bfc:	e3500000 	cmp	r0, #0
40007c00:	e5840000 	str	r0, [r4]
40007c04:	e5840010 	str	r0, [r4, #16]
40007c08:	0a00014e 	beq	40008148 <_svfprintf_r+0x1ee8>
40007c0c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
40007c10:	e3a03040 	mov	r3, #64	; 0x40
40007c14:	e58c3014 	str	r3, [ip, #20]
40007c18:	eafff9a2 	b	400062a8 <_svfprintf_r+0x48>
40007c1c:	e3550045 	cmp	r5, #69	; 0x45
40007c20:	1a0000e9 	bne	40007fcc <_svfprintf_r+0x1d6c>
40007c24:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007c28:	e3a00002 	mov	r0, #2
40007c2c:	e28c4001 	add	r4, ip, #1
40007c30:	e28d107c 	add	r1, sp, #124	; 0x7c
40007c34:	e88d0011 	stm	sp, {r0, r4}
40007c38:	e58d1008 	str	r1, [sp, #8]
40007c3c:	e28d0080 	add	r0, sp, #128	; 0x80
40007c40:	e28d108c 	add	r1, sp, #140	; 0x8c
40007c44:	e58d000c 	str	r0, [sp, #12]
40007c48:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
40007c4c:	e1a0300a 	mov	r3, sl
40007c50:	e58d1010 	str	r1, [sp, #16]
40007c54:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007c58:	eb0001bc 	bl	40008350 <_dtoa_r>
40007c5c:	e1a06000 	mov	r6, r0
40007c60:	e0804004 	add	r4, r0, r4
40007c64:	e3a03000 	mov	r3, #0
40007c68:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
40007c6c:	e1a0100a 	mov	r1, sl
40007c70:	e3a02000 	mov	r2, #0
40007c74:	eb001876 	bl	4000de54 <__aeabi_dcmpeq>
40007c78:	e3500000 	cmp	r0, #0
40007c7c:	11a03004 	movne	r3, r4
40007c80:	1a000009 	bne	40007cac <_svfprintf_r+0x1a4c>
40007c84:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007c88:	e1540003 	cmp	r4, r3
40007c8c:	9a000006 	bls	40007cac <_svfprintf_r+0x1a4c>
40007c90:	e3a01030 	mov	r1, #48	; 0x30
40007c94:	e2832001 	add	r2, r3, #1
40007c98:	e58d208c 	str	r2, [sp, #140]	; 0x8c
40007c9c:	e5c31000 	strb	r1, [r3]
40007ca0:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007ca4:	e1540003 	cmp	r4, r3
40007ca8:	8afffff9 	bhi	40007c94 <_svfprintf_r+0x1a34>
40007cac:	e0663003 	rsb	r3, r6, r3
40007cb0:	e3550047 	cmp	r5, #71	; 0x47
40007cb4:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007cb8:	0a000075 	beq	40007e94 <_svfprintf_r+0x1c34>
40007cbc:	e3580065 	cmp	r8, #101	; 0x65
40007cc0:	da000127 	ble	40008164 <_svfprintf_r+0x1f04>
40007cc4:	e3580066 	cmp	r8, #102	; 0x66
40007cc8:	0a0000c1 	beq	40007fd4 <_svfprintf_r+0x1d74>
40007ccc:	e59d507c 	ldr	r5, [sp, #124]	; 0x7c
40007cd0:	e58d5050 	str	r5, [sp, #80]	; 0x50
40007cd4:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007cd8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007cdc:	e1540005 	cmp	r4, r5
40007ce0:	ba0000af 	blt	40007fa4 <_svfprintf_r+0x1d44>
40007ce4:	e59dc020 	ldr	ip, [sp, #32]
40007ce8:	e31c0001 	tst	ip, #1
40007cec:	159d3050 	ldrne	r3, [sp, #80]	; 0x50
40007cf0:	058d4034 	streq	r4, [sp, #52]	; 0x34
40007cf4:	12833001 	addne	r3, r3, #1
40007cf8:	158d3034 	strne	r3, [sp, #52]	; 0x34
40007cfc:	01c43fc4 	biceq	r3, r4, r4, asr #31
40007d00:	11c33fc3 	bicne	r3, r3, r3, asr #31
40007d04:	e3a08067 	mov	r8, #103	; 0x67
40007d08:	e35b0000 	cmp	fp, #0
40007d0c:	1a000068 	bne	40007eb4 <_svfprintf_r+0x1c54>
40007d10:	e59dc04c 	ldr	ip, [sp, #76]	; 0x4c
40007d14:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007d18:	e58dc020 	str	ip, [sp, #32]
40007d1c:	e58db028 	str	fp, [sp, #40]	; 0x28
40007d20:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007d24:	eafffa4e 	b	40006664 <_svfprintf_r+0x404>
40007d28:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40007d2c:	e59d4040 	ldr	r4, [sp, #64]	; 0x40
40007d30:	e59c3000 	ldr	r3, [ip]
40007d34:	e28cc004 	add	ip, ip, #4
40007d38:	e58dc048 	str	ip, [sp, #72]	; 0x48
40007d3c:	e5834000 	str	r4, [r3]
40007d40:	eafff967 	b	400062e4 <_svfprintf_r+0x84>
40007d44:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007d48:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007d4c:	e28d2094 	add	r2, sp, #148	; 0x94
40007d50:	eb000dc1 	bl	4000b45c <__ssprint_r>
40007d54:	e3500000 	cmp	r0, #0
40007d58:	1afffa01 	bne	40006564 <_svfprintf_r+0x304>
40007d5c:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007d60:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007d64:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007d68:	eaffff21 	b	400079f4 <_svfprintf_r+0x1794>
40007d6c:	e1a04002 	mov	r4, r2
40007d70:	e2833001 	add	r3, r3, #1
40007d74:	e3530007 	cmp	r3, #7
40007d78:	e0844008 	add	r4, r4, r8
40007d7c:	e8870120 	stm	r7, {r5, r8}
40007d80:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007d84:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007d88:	d2877008 	addle	r7, r7, #8
40007d8c:	da000008 	ble	40007db4 <_svfprintf_r+0x1b54>
40007d90:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007d94:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007d98:	e28d2094 	add	r2, sp, #148	; 0x94
40007d9c:	eb000dae 	bl	4000b45c <__ssprint_r>
40007da0:	e3500000 	cmp	r0, #0
40007da4:	1afff9ee 	bne	40006564 <_svfprintf_r+0x304>
40007da8:	e28d3098 	add	r3, sp, #152	; 0x98
40007dac:	e8930018 	ldm	r3, {r3, r4}
40007db0:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007db4:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007db8:	e2833001 	add	r3, r3, #1
40007dbc:	e0854004 	add	r4, r5, r4
40007dc0:	e3530007 	cmp	r3, #7
40007dc4:	e58d3098 	str	r3, [sp, #152]	; 0x98
40007dc8:	e58d409c 	str	r4, [sp, #156]	; 0x9c
40007dcc:	e5876000 	str	r6, [r7]
40007dd0:	e5875004 	str	r5, [r7, #4]
40007dd4:	dafffc43 	ble	40006ee8 <_svfprintf_r+0xc88>
40007dd8:	eafffd5b 	b	4000734c <_svfprintf_r+0x10ec>
40007ddc:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007de0:	ebfff86a 	bl	40005f90 <strlen>
40007de4:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007de8:	e1c05fc0 	bic	r5, r0, r0, asr #31
40007dec:	e58d0034 	str	r0, [sp, #52]	; 0x34
40007df0:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007df4:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007df8:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007dfc:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007e00:	eafffa17 	b	40006664 <_svfprintf_r+0x404>
40007e04:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007e08:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007e0c:	e28d2094 	add	r2, sp, #148	; 0x94
40007e10:	eb000d91 	bl	4000b45c <__ssprint_r>
40007e14:	e3500000 	cmp	r0, #0
40007e18:	1afff9d1 	bne	40006564 <_svfprintf_r+0x304>
40007e1c:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007e20:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007e24:	eafffd81 	b	40007430 <_svfprintf_r+0x11d0>
40007e28:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007e2c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007e30:	e28d2094 	add	r2, sp, #148	; 0x94
40007e34:	eb000d88 	bl	4000b45c <__ssprint_r>
40007e38:	e3500000 	cmp	r0, #0
40007e3c:	1afff9c8 	bne	40006564 <_svfprintf_r+0x304>
40007e40:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007e44:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40007e48:	e59d409c 	ldr	r4, [sp, #156]	; 0x9c
40007e4c:	e063300c 	rsb	r3, r3, ip
40007e50:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007e54:	eafffe25 	b	400076f0 <_svfprintf_r+0x1490>
40007e58:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007e5c:	e3550006 	cmp	r5, #6
40007e60:	23a05006 	movcs	r5, #6
40007e64:	e1c5cfc5 	bic	ip, r5, r5, asr #31
40007e68:	e1a0a006 	mov	sl, r6
40007e6c:	e58d6028 	str	r6, [sp, #40]	; 0x28
40007e70:	e58d6050 	str	r6, [sp, #80]	; 0x50
40007e74:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007e78:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007e7c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40007e80:	e51f6c18 	ldr	r6, [pc, #-3096]	; 40007270 <_svfprintf_r+0x1010>
40007e84:	eafff9f6 	b	40006664 <_svfprintf_r+0x404>
40007e88:	e59d308c 	ldr	r3, [sp, #140]	; 0x8c
40007e8c:	e0603003 	rsb	r3, r0, r3
40007e90:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40007e94:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40007e98:	e3730003 	cmn	r3, #3
40007e9c:	ba000016 	blt	40007efc <_svfprintf_r+0x1c9c>
40007ea0:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007ea4:	e1540003 	cmp	r4, r3
40007ea8:	ba000013 	blt	40007efc <_svfprintf_r+0x1c9c>
40007eac:	e58d3050 	str	r3, [sp, #80]	; 0x50
40007eb0:	eaffff87 	b	40007cd4 <_svfprintf_r+0x1a74>
40007eb4:	e59d404c 	ldr	r4, [sp, #76]	; 0x4c
40007eb8:	e3a0a02d 	mov	sl, #45	; 0x2d
40007ebc:	e3a05000 	mov	r5, #0
40007ec0:	e58d302c 	str	r3, [sp, #44]	; 0x2c
40007ec4:	e58d4020 	str	r4, [sp, #32]
40007ec8:	e5cda077 	strb	sl, [sp, #119]	; 0x77
40007ecc:	e58d5028 	str	r5, [sp, #40]	; 0x28
40007ed0:	eafff9e5 	b	4000666c <_svfprintf_r+0x40c>
40007ed4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
40007ed8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40007edc:	e1c55fc5 	bic	r5, r5, r5, asr #31
40007ee0:	e58d502c 	str	r5, [sp, #44]	; 0x2c
40007ee4:	e58dc034 	str	ip, [sp, #52]	; 0x34
40007ee8:	e58d0028 	str	r0, [sp, #40]	; 0x28
40007eec:	e58d4048 	str	r4, [sp, #72]	; 0x48
40007ef0:	e58d0050 	str	r0, [sp, #80]	; 0x50
40007ef4:	e5dda077 	ldrb	sl, [sp, #119]	; 0x77
40007ef8:	eafff9d9 	b	40006664 <_svfprintf_r+0x404>
40007efc:	e2488002 	sub	r8, r8, #2
40007f00:	e2431001 	sub	r1, r3, #1
40007f04:	e3510000 	cmp	r1, #0
40007f08:	e58d107c 	str	r1, [sp, #124]	; 0x7c
40007f0c:	b2611000 	rsblt	r1, r1, #0
40007f10:	b3a0302d 	movlt	r3, #45	; 0x2d
40007f14:	a3a0302b 	movge	r3, #43	; 0x2b
40007f18:	e3510009 	cmp	r1, #9
40007f1c:	e5cd8084 	strb	r8, [sp, #132]	; 0x84
40007f20:	e5cd3085 	strb	r3, [sp, #133]	; 0x85
40007f24:	ca000037 	bgt	40008008 <_svfprintf_r+0x1da8>
40007f28:	e2811030 	add	r1, r1, #48	; 0x30
40007f2c:	e3a03030 	mov	r3, #48	; 0x30
40007f30:	e5cd1087 	strb	r1, [sp, #135]	; 0x87
40007f34:	e5cd3086 	strb	r3, [sp, #134]	; 0x86
40007f38:	e28d3088 	add	r3, sp, #136	; 0x88
40007f3c:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
40007f40:	e28d2084 	add	r2, sp, #132	; 0x84
40007f44:	e0622003 	rsb	r2, r2, r3
40007f48:	e0845002 	add	r5, r4, r2
40007f4c:	e3540001 	cmp	r4, #1
40007f50:	e58d2064 	str	r2, [sp, #100]	; 0x64
40007f54:	e58d5034 	str	r5, [sp, #52]	; 0x34
40007f58:	da00005b 	ble	400080cc <_svfprintf_r+0x1e6c>
40007f5c:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
40007f60:	e3a04000 	mov	r4, #0
40007f64:	e2833001 	add	r3, r3, #1
40007f68:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007f6c:	e58d4050 	str	r4, [sp, #80]	; 0x50
40007f70:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007f74:	eaffff63 	b	40007d08 <_svfprintf_r+0x1aa8>
40007f78:	e59d0038 	ldr	r0, [sp, #56]	; 0x38
40007f7c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40007f80:	e28d2094 	add	r2, sp, #148	; 0x94
40007f84:	eb000d34 	bl	4000b45c <__ssprint_r>
40007f88:	e3500000 	cmp	r0, #0
40007f8c:	1afff974 	bne	40006564 <_svfprintf_r+0x304>
40007f90:	e28d3098 	add	r3, sp, #152	; 0x98
40007f94:	e59d807c 	ldr	r8, [sp, #124]	; 0x7c
40007f98:	e8930018 	ldm	r3, {r3, r4}
40007f9c:	e28d70c8 	add	r7, sp, #200	; 0xc8
40007fa0:	eafffea7 	b	40007a44 <_svfprintf_r+0x17e4>
40007fa4:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
40007fa8:	e59d503c 	ldr	r5, [sp, #60]	; 0x3c
40007fac:	e3540000 	cmp	r4, #0
40007fb0:	d2643002 	rsble	r3, r4, #2
40007fb4:	c3a03001 	movgt	r3, #1
40007fb8:	e0833005 	add	r3, r3, r5
40007fbc:	e58d3034 	str	r3, [sp, #52]	; 0x34
40007fc0:	e3a08067 	mov	r8, #103	; 0x67
40007fc4:	e1c33fc3 	bic	r3, r3, r3, asr #31
40007fc8:	eaffff4e 	b	40007d08 <_svfprintf_r+0x1aa8>
40007fcc:	e3a01002 	mov	r1, #2
40007fd0:	eafffedf 	b	40007b54 <_svfprintf_r+0x18f4>
40007fd4:	e59dc07c 	ldr	ip, [sp, #124]	; 0x7c
40007fd8:	e35c0000 	cmp	ip, #0
40007fdc:	e58dc050 	str	ip, [sp, #80]	; 0x50
40007fe0:	da00003f 	ble	400080e4 <_svfprintf_r+0x1e84>
40007fe4:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
40007fe8:	e3540000 	cmp	r4, #0
40007fec:	1a000024 	bne	40008084 <_svfprintf_r+0x1e24>
40007ff0:	e59d5020 	ldr	r5, [sp, #32]
40007ff4:	e3150001 	tst	r5, #1
40007ff8:	1a000021 	bne	40008084 <_svfprintf_r+0x1e24>
40007ffc:	e1cc3fcc 	bic	r3, ip, ip, asr #31
40008000:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008004:	eaffff3f 	b	40007d08 <_svfprintf_r+0x1aa8>
40008008:	e28d2092 	add	r2, sp, #146	; 0x92
4000800c:	e51f0da0 	ldr	r0, [pc, #-3488]	; 40007274 <_svfprintf_r+0x1014>
40008010:	e0c05091 	smull	r5, r0, r1, r0
40008014:	e1a03fc1 	asr	r3, r1, #31
40008018:	e0633140 	rsb	r3, r3, r0, asr #2
4000801c:	e0830103 	add	r0, r3, r3, lsl #2
40008020:	e0410080 	sub	r0, r1, r0, lsl #1
40008024:	e1a01003 	mov	r1, r3
40008028:	e3510009 	cmp	r1, #9
4000802c:	e1a03002 	mov	r3, r2
40008030:	e2802030 	add	r2, r0, #48	; 0x30
40008034:	e5c32000 	strb	r2, [r3]
40008038:	e2432001 	sub	r2, r3, #1
4000803c:	cafffff2 	bgt	4000800c <_svfprintf_r+0x1dac>
40008040:	e2811030 	add	r1, r1, #48	; 0x30
40008044:	e28dc093 	add	ip, sp, #147	; 0x93
40008048:	e20110ff 	and	r1, r1, #255	; 0xff
4000804c:	e15c0002 	cmp	ip, r2
40008050:	e5431001 	strb	r1, [r3, #-1]
40008054:	9a000040 	bls	4000815c <_svfprintf_r+0x1efc>
40008058:	e28d0085 	add	r0, sp, #133	; 0x85
4000805c:	e1a02003 	mov	r2, r3
40008060:	ea000000 	b	40008068 <_svfprintf_r+0x1e08>
40008064:	e4d21001 	ldrb	r1, [r2], #1
40008068:	e152000c 	cmp	r2, ip
4000806c:	e5e01001 	strb	r1, [r0, #1]!
40008070:	1afffffb 	bne	40008064 <_svfprintf_r+0x1e04>
40008074:	e28dcf42 	add	ip, sp, #264	; 0x108
40008078:	e063308c 	rsb	r3, r3, ip, lsl #1
4000807c:	e24330f6 	sub	r3, r3, #246	; 0xf6
40008080:	eaffffad 	b	40007f3c <_svfprintf_r+0x1cdc>
40008084:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008088:	e59d4050 	ldr	r4, [sp, #80]	; 0x50
4000808c:	e28c3001 	add	r3, ip, #1
40008090:	e0843003 	add	r3, r4, r3
40008094:	e58d3034 	str	r3, [sp, #52]	; 0x34
40008098:	e1c33fc3 	bic	r3, r3, r3, asr #31
4000809c:	eaffff19 	b	40007d08 <_svfprintf_r+0x1aa8>
400080a0:	e59d0058 	ldr	r0, [sp, #88]	; 0x58
400080a4:	e1a0100a 	mov	r1, sl
400080a8:	e3a02000 	mov	r2, #0
400080ac:	e3a03000 	mov	r3, #0
400080b0:	eb001767 	bl	4000de54 <__aeabi_dcmpeq>
400080b4:	e3500000 	cmp	r0, #0
400080b8:	1afffebf 	bne	40007bbc <_svfprintf_r+0x195c>
400080bc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400080c0:	e26c3001 	rsb	r3, ip, #1
400080c4:	e58d307c 	str	r3, [sp, #124]	; 0x7c
400080c8:	eafffebc 	b	40007bc0 <_svfprintf_r+0x1960>
400080cc:	e59dc020 	ldr	ip, [sp, #32]
400080d0:	e21c3001 	ands	r3, ip, #1
400080d4:	1affffa0 	bne	40007f5c <_svfprintf_r+0x1cfc>
400080d8:	e58d3050 	str	r3, [sp, #80]	; 0x50
400080dc:	e1c53fc5 	bic	r3, r5, r5, asr #31
400080e0:	eaffff08 	b	40007d08 <_svfprintf_r+0x1aa8>
400080e4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
400080e8:	e3550000 	cmp	r5, #0
400080ec:	1a000004 	bne	40008104 <_svfprintf_r+0x1ea4>
400080f0:	e59dc020 	ldr	ip, [sp, #32]
400080f4:	e31c0001 	tst	ip, #1
400080f8:	03a03001 	moveq	r3, #1
400080fc:	058d3034 	streq	r3, [sp, #52]	; 0x34
40008100:	0affff00 	beq	40007d08 <_svfprintf_r+0x1aa8>
40008104:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
40008108:	e2833002 	add	r3, r3, #2
4000810c:	e58d3034 	str	r3, [sp, #52]	; 0x34
40008110:	e1c33fc3 	bic	r3, r3, r3, asr #31
40008114:	eafffefb 	b	40007d08 <_svfprintf_r+0x1aa8>
40008118:	e59d5048 	ldr	r5, [sp, #72]	; 0x48
4000811c:	e5955000 	ldr	r5, [r5]
40008120:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008124:	e3550000 	cmp	r5, #0
40008128:	e28c1004 	add	r1, ip, #4
4000812c:	b3e04000 	mvnlt	r4, #0
40008130:	e58d5028 	str	r5, [sp, #40]	; 0x28
40008134:	e5d38001 	ldrb	r8, [r3, #1]
40008138:	e58d1048 	str	r1, [sp, #72]	; 0x48
4000813c:	e1a03000 	mov	r3, r0
40008140:	b58d4028 	strlt	r4, [sp, #40]	; 0x28
40008144:	eafff891 	b	40006390 <_svfprintf_r+0x130>
40008148:	e59d5038 	ldr	r5, [sp, #56]	; 0x38
4000814c:	e3a0300c 	mov	r3, #12
40008150:	e5853000 	str	r3, [r5]
40008154:	e3e00000 	mvn	r0, #0
40008158:	eafff906 	b	40006578 <_svfprintf_r+0x318>
4000815c:	e28d3086 	add	r3, sp, #134	; 0x86
40008160:	eaffff75 	b	40007f3c <_svfprintf_r+0x1cdc>
40008164:	e59d307c 	ldr	r3, [sp, #124]	; 0x7c
40008168:	eaffff64 	b	40007f00 <_svfprintf_r+0x1ca0>
4000816c:	00000000 	andeq	r0, r0, r0

40008170 <quorem>:
40008170:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008174:	e5903010 	ldr	r3, [r0, #16]
40008178:	e5915010 	ldr	r5, [r1, #16]
4000817c:	e1550003 	cmp	r5, r3
40008180:	e1a09000 	mov	r9, r0
40008184:	e24dd00c 	sub	sp, sp, #12
40008188:	e1a0a001 	mov	sl, r1
4000818c:	c3a00000 	movgt	r0, #0
40008190:	ca00006b 	bgt	40008344 <quorem+0x1d4>
40008194:	e2455001 	sub	r5, r5, #1
40008198:	e2814014 	add	r4, r1, #20
4000819c:	e7941105 	ldr	r1, [r4, r5, lsl #2]
400081a0:	e2898014 	add	r8, r9, #20
400081a4:	e2811001 	add	r1, r1, #1
400081a8:	e7980105 	ldr	r0, [r8, r5, lsl #2]
400081ac:	eb001481 	bl	4000d3b8 <__aeabi_uidiv>
400081b0:	e1a02105 	lsl	r2, r5, #2
400081b4:	e0883002 	add	r3, r8, r2
400081b8:	e2507000 	subs	r7, r0, #0
400081bc:	e58d2000 	str	r2, [sp]
400081c0:	e0846002 	add	r6, r4, r2
400081c4:	e58d3004 	str	r3, [sp, #4]
400081c8:	0a000030 	beq	40008290 <quorem+0x120>
400081cc:	e3a0c000 	mov	ip, #0
400081d0:	e1a0000c 	mov	r0, ip
400081d4:	e1a02004 	mov	r2, r4
400081d8:	e1a03008 	mov	r3, r8
400081dc:	e492e004 	ldr	lr, [r2], #4
400081e0:	e1a0b80e 	lsl	fp, lr, #16
400081e4:	e1a0182e 	lsr	r1, lr, #16
400081e8:	e1a0b82b 	lsr	fp, fp, #16
400081ec:	e02bcb97 	mla	fp, r7, fp, ip
400081f0:	e0010197 	mul	r1, r7, r1
400081f4:	e593e000 	ldr	lr, [r3]
400081f8:	e081182b 	add	r1, r1, fp, lsr #16
400081fc:	e1a0b80b 	lsl	fp, fp, #16
40008200:	e040082b 	sub	r0, r0, fp, lsr #16
40008204:	e1a0c80e 	lsl	ip, lr, #16
40008208:	e1a0b801 	lsl	fp, r1, #16
4000820c:	e080c82c 	add	ip, r0, ip, lsr #16
40008210:	e1a0082b 	lsr	r0, fp, #16
40008214:	e060082e 	rsb	r0, r0, lr, lsr #16
40008218:	e1a0b80c 	lsl	fp, ip, #16
4000821c:	e080084c 	add	r0, r0, ip, asr #16
40008220:	e1a0c82b 	lsr	ip, fp, #16
40008224:	e18cc800 	orr	ip, ip, r0, lsl #16
40008228:	e1560002 	cmp	r6, r2
4000822c:	e483c004 	str	ip, [r3], #4
40008230:	e1a00840 	asr	r0, r0, #16
40008234:	e1a0c821 	lsr	ip, r1, #16
40008238:	2affffe7 	bcs	400081dc <quorem+0x6c>
4000823c:	e59d2000 	ldr	r2, [sp]
40008240:	e7983002 	ldr	r3, [r8, r2]
40008244:	e3530000 	cmp	r3, #0
40008248:	1a000010 	bne	40008290 <quorem+0x120>
4000824c:	e59d2004 	ldr	r2, [sp, #4]
40008250:	e2423004 	sub	r3, r2, #4
40008254:	e1580003 	cmp	r8, r3
40008258:	2a00000b 	bcs	4000828c <quorem+0x11c>
4000825c:	e5123004 	ldr	r3, [r2, #-4]
40008260:	e3530000 	cmp	r3, #0
40008264:	1a000008 	bne	4000828c <quorem+0x11c>
40008268:	e2423008 	sub	r3, r2, #8
4000826c:	ea000003 	b	40008280 <quorem+0x110>
40008270:	e5932000 	ldr	r2, [r3]
40008274:	e3520000 	cmp	r2, #0
40008278:	e2433004 	sub	r3, r3, #4
4000827c:	1a000002 	bne	4000828c <quorem+0x11c>
40008280:	e1580003 	cmp	r8, r3
40008284:	e2455001 	sub	r5, r5, #1
40008288:	3afffff8 	bcc	40008270 <quorem+0x100>
4000828c:	e5895010 	str	r5, [r9, #16]
40008290:	e1a0100a 	mov	r1, sl
40008294:	e1a00009 	mov	r0, r9
40008298:	eb000a4a 	bl	4000abc8 <__mcmp>
4000829c:	e3500000 	cmp	r0, #0
400082a0:	ba000026 	blt	40008340 <quorem+0x1d0>
400082a4:	e2877001 	add	r7, r7, #1
400082a8:	e1a03008 	mov	r3, r8
400082ac:	e3a02000 	mov	r2, #0
400082b0:	e494c004 	ldr	ip, [r4], #4
400082b4:	e5930000 	ldr	r0, [r3]
400082b8:	e1a0180c 	lsl	r1, ip, #16
400082bc:	e0422821 	sub	r2, r2, r1, lsr #16
400082c0:	e1a01800 	lsl	r1, r0, #16
400082c4:	e0821821 	add	r1, r2, r1, lsr #16
400082c8:	e1a0c82c 	lsr	ip, ip, #16
400082cc:	e06c2820 	rsb	r2, ip, r0, lsr #16
400082d0:	e1a0a801 	lsl	sl, r1, #16
400082d4:	e0822841 	add	r2, r2, r1, asr #16
400082d8:	e1a0182a 	lsr	r1, sl, #16
400082dc:	e1811802 	orr	r1, r1, r2, lsl #16
400082e0:	e1560004 	cmp	r6, r4
400082e4:	e4831004 	str	r1, [r3], #4
400082e8:	e1a02842 	asr	r2, r2, #16
400082ec:	2affffef 	bcs	400082b0 <quorem+0x140>
400082f0:	e7983105 	ldr	r3, [r8, r5, lsl #2]
400082f4:	e3530000 	cmp	r3, #0
400082f8:	e0883105 	add	r3, r8, r5, lsl #2
400082fc:	1a00000f 	bne	40008340 <quorem+0x1d0>
40008300:	e2432004 	sub	r2, r3, #4
40008304:	e1580002 	cmp	r8, r2
40008308:	2a00000b 	bcs	4000833c <quorem+0x1cc>
4000830c:	e5132004 	ldr	r2, [r3, #-4]
40008310:	e3520000 	cmp	r2, #0
40008314:	1a000008 	bne	4000833c <quorem+0x1cc>
40008318:	e2433008 	sub	r3, r3, #8
4000831c:	ea000003 	b	40008330 <quorem+0x1c0>
40008320:	e5932000 	ldr	r2, [r3]
40008324:	e3520000 	cmp	r2, #0
40008328:	e2433004 	sub	r3, r3, #4
4000832c:	1a000002 	bne	4000833c <quorem+0x1cc>
40008330:	e1580003 	cmp	r8, r3
40008334:	e2455001 	sub	r5, r5, #1
40008338:	3afffff8 	bcc	40008320 <quorem+0x1b0>
4000833c:	e5895010 	str	r5, [r9, #16]
40008340:	e1a00007 	mov	r0, r7
40008344:	e28dd00c 	add	sp, sp, #12
40008348:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000834c:	e12fff1e 	bx	lr

40008350 <_dtoa_r>:
40008350:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008354:	e5901040 	ldr	r1, [r0, #64]	; 0x40
40008358:	e24dd074 	sub	sp, sp, #116	; 0x74
4000835c:	e3510000 	cmp	r1, #0
40008360:	e1a04000 	mov	r4, r0
40008364:	e1a0a002 	mov	sl, r2
40008368:	e1a0b003 	mov	fp, r3
4000836c:	e59d50a4 	ldr	r5, [sp, #164]	; 0xa4
40008370:	0a000007 	beq	40008394 <_dtoa_r+0x44>
40008374:	e5903044 	ldr	r3, [r0, #68]	; 0x44
40008378:	e3a02001 	mov	r2, #1
4000837c:	e1a02312 	lsl	r2, r2, r3
40008380:	e5813004 	str	r3, [r1, #4]
40008384:	e5812008 	str	r2, [r1, #8]
40008388:	eb000853 	bl	4000a4dc <_Bfree>
4000838c:	e3a03000 	mov	r3, #0
40008390:	e5843040 	str	r3, [r4, #64]	; 0x40
40008394:	e35b0000 	cmp	fp, #0
40008398:	b3a03001 	movlt	r3, #1
4000839c:	a3a03000 	movge	r3, #0
400083a0:	b5853000 	strlt	r3, [r5]
400083a4:	a5853000 	strge	r3, [r5]
400083a8:	e59f3508 	ldr	r3, [pc, #1288]	; 400088b8 <_dtoa_r+0x568>
400083ac:	b3cb9102 	biclt	r9, fp, #-2147483648	; 0x80000000
400083b0:	a1a0900b 	movge	r9, fp
400083b4:	e1a02003 	mov	r2, r3
400083b8:	e0093003 	and	r3, r9, r3
400083bc:	b1a0b009 	movlt	fp, r9
400083c0:	e1530002 	cmp	r3, r2
400083c4:	0a000013 	beq	40008418 <_dtoa_r+0xc8>
400083c8:	e1a0000a 	mov	r0, sl
400083cc:	e1a0100b 	mov	r1, fp
400083d0:	e3a02000 	mov	r2, #0
400083d4:	e3a03000 	mov	r3, #0
400083d8:	eb00169d 	bl	4000de54 <__aeabi_dcmpeq>
400083dc:	e2508000 	subs	r8, r0, #0
400083e0:	0a00001e 	beq	40008460 <_dtoa_r+0x110>
400083e4:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
400083e8:	e35c0000 	cmp	ip, #0
400083ec:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
400083f0:	e3a03001 	mov	r3, #1
400083f4:	e58c3000 	str	r3, [ip]
400083f8:	0a00009c 	beq	40008670 <_dtoa_r+0x320>
400083fc:	e59f04b8 	ldr	r0, [pc, #1208]	; 400088bc <_dtoa_r+0x56c>
40008400:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008404:	e58c0000 	str	r0, [ip]
40008408:	e2400001 	sub	r0, r0, #1
4000840c:	e28dd074 	add	sp, sp, #116	; 0x74
40008410:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008414:	e12fff1e 	bx	lr
40008418:	e59f34a0 	ldr	r3, [pc, #1184]	; 400088c0 <_dtoa_r+0x570>
4000841c:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008420:	e35a0000 	cmp	sl, #0
40008424:	e58c3000 	str	r3, [ip]
40008428:	0a00007e 	beq	40008628 <_dtoa_r+0x2d8>
4000842c:	e59f0490 	ldr	r0, [pc, #1168]	; 400088c4 <_dtoa_r+0x574>
40008430:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008434:	e35c0000 	cmp	ip, #0
40008438:	0afffff3 	beq	4000840c <_dtoa_r+0xbc>
4000843c:	e5d03003 	ldrb	r3, [r0, #3]
40008440:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008444:	e3530000 	cmp	r3, #0
40008448:	12803008 	addne	r3, r0, #8
4000844c:	02803003 	addeq	r3, r0, #3
40008450:	e58c3000 	str	r3, [ip]
40008454:	e28dd074 	add	sp, sp, #116	; 0x74
40008458:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000845c:	e12fff1e 	bx	lr
40008460:	e28d206c 	add	r2, sp, #108	; 0x6c
40008464:	e28d3068 	add	r3, sp, #104	; 0x68
40008468:	e88d000c 	stm	sp, {r2, r3}
4000846c:	e1a00004 	mov	r0, r4
40008470:	e1a0200a 	mov	r2, sl
40008474:	e1a0300b 	mov	r3, fp
40008478:	eb000a89 	bl	4000aea4 <__d2b>
4000847c:	e1b05a29 	lsrs	r5, r9, #20
40008480:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008484:	1a00006f 	bne	40008648 <_dtoa_r+0x2f8>
40008488:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000848c:	e59d506c 	ldr	r5, [sp, #108]	; 0x6c
40008490:	e3e03e41 	mvn	r3, #1040	; 0x410
40008494:	e0885005 	add	r5, r8, r5
40008498:	e1550003 	cmp	r5, r3
4000849c:	a2850e41 	addge	r0, r5, #1040	; 0x410
400084a0:	a2800002 	addge	r0, r0, #2
400084a4:	a1a0003a 	lsrge	r0, sl, r0
400084a8:	b59f0418 	ldrlt	r0, [pc, #1048]	; 400088c8 <_dtoa_r+0x578>
400084ac:	a283301f 	addge	r3, r3, #31
400084b0:	a0653003 	rsbge	r3, r5, r3
400084b4:	b0650000 	rsblt	r0, r5, r0
400084b8:	a1800319 	orrge	r0, r0, r9, lsl r3
400084bc:	b1a0001a 	lsllt	r0, sl, r0
400084c0:	eb0014c9 	bl	4000d7ec <__aeabi_ui2d>
400084c4:	e3a0c001 	mov	ip, #1
400084c8:	e58dc05c 	str	ip, [sp, #92]	; 0x5c
400084cc:	e2455001 	sub	r5, r5, #1
400084d0:	e241161f 	sub	r1, r1, #32505856	; 0x1f00000
400084d4:	e3a02000 	mov	r2, #0
400084d8:	e59f33ec 	ldr	r3, [pc, #1004]	; 400088cc <_dtoa_r+0x57c>
400084dc:	eb0013fd 	bl	4000d4d8 <__aeabi_dsub>
400084e0:	e28f3fee 	add	r3, pc, #952	; 0x3b8
400084e4:	e893000c 	ldm	r3, {r2, r3}
400084e8:	eb0014ff 	bl	4000d8ec <__aeabi_dmul>
400084ec:	e28f3fed 	add	r3, pc, #948	; 0x3b4
400084f0:	e893000c 	ldm	r3, {r2, r3}
400084f4:	eb0013f8 	bl	4000d4dc <__adddf3>
400084f8:	e1a06000 	mov	r6, r0
400084fc:	e1a00005 	mov	r0, r5
40008500:	e1a07001 	mov	r7, r1
40008504:	eb0014c1 	bl	4000d810 <__aeabi_i2d>
40008508:	e28f3e3a 	add	r3, pc, #928	; 0x3a0
4000850c:	e893000c 	ldm	r3, {r2, r3}
40008510:	eb0014f5 	bl	4000d8ec <__aeabi_dmul>
40008514:	e1a02000 	mov	r2, r0
40008518:	e1a03001 	mov	r3, r1
4000851c:	e1a00006 	mov	r0, r6
40008520:	e1a01007 	mov	r1, r7
40008524:	eb0013ec 	bl	4000d4dc <__adddf3>
40008528:	e1a06000 	mov	r6, r0
4000852c:	e1a07001 	mov	r7, r1
40008530:	eb001665 	bl	4000decc <__aeabi_d2iz>
40008534:	e1a01007 	mov	r1, r7
40008538:	e58d0018 	str	r0, [sp, #24]
4000853c:	e3a02000 	mov	r2, #0
40008540:	e1a00006 	mov	r0, r6
40008544:	e3a03000 	mov	r3, #0
40008548:	eb001647 	bl	4000de6c <__aeabi_dcmplt>
4000854c:	e3500000 	cmp	r0, #0
40008550:	1a00019a 	bne	40008bc0 <_dtoa_r+0x870>
40008554:	e59dc018 	ldr	ip, [sp, #24]
40008558:	e35c0016 	cmp	ip, #22
4000855c:	83a0c001 	movhi	ip, #1
40008560:	858dc044 	strhi	ip, [sp, #68]	; 0x44
40008564:	8a00000c 	bhi	4000859c <_dtoa_r+0x24c>
40008568:	e59f3370 	ldr	r3, [pc, #880]	; 400088e0 <_dtoa_r+0x590>
4000856c:	e083318c 	add	r3, r3, ip, lsl #3
40008570:	e8930003 	ldm	r3, {r0, r1}
40008574:	e1a0200a 	mov	r2, sl
40008578:	e1a0300b 	mov	r3, fp
4000857c:	eb00164c 	bl	4000deb4 <__aeabi_dcmpgt>
40008580:	e3500000 	cmp	r0, #0
40008584:	159dc018 	ldrne	ip, [sp, #24]
40008588:	124cc001 	subne	ip, ip, #1
4000858c:	158dc018 	strne	ip, [sp, #24]
40008590:	13a0c000 	movne	ip, #0
40008594:	158dc044 	strne	ip, [sp, #68]	; 0x44
40008598:	058d0044 	streq	r0, [sp, #68]	; 0x44
4000859c:	e0655008 	rsb	r5, r5, r8
400085a0:	e2555001 	subs	r5, r5, #1
400085a4:	4265c000 	rsbmi	ip, r5, #0
400085a8:	458dc02c 	strmi	ip, [sp, #44]	; 0x2c
400085ac:	53a0c000 	movpl	ip, #0
400085b0:	43a0c000 	movmi	ip, #0
400085b4:	558dc02c 	strpl	ip, [sp, #44]	; 0x2c
400085b8:	e58d5024 	str	r5, [sp, #36]	; 0x24
400085bc:	458dc024 	strmi	ip, [sp, #36]	; 0x24
400085c0:	e59dc018 	ldr	ip, [sp, #24]
400085c4:	e35c0000 	cmp	ip, #0
400085c8:	ba000186 	blt	40008be8 <_dtoa_r+0x898>
400085cc:	e59d1024 	ldr	r1, [sp, #36]	; 0x24
400085d0:	e58dc040 	str	ip, [sp, #64]	; 0x40
400085d4:	e081100c 	add	r1, r1, ip
400085d8:	e3a0c000 	mov	ip, #0
400085dc:	e58d1024 	str	r1, [sp, #36]	; 0x24
400085e0:	e58dc034 	str	ip, [sp, #52]	; 0x34
400085e4:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400085e8:	e35c0009 	cmp	ip, #9
400085ec:	8a000021 	bhi	40008678 <_dtoa_r+0x328>
400085f0:	e35c0005 	cmp	ip, #5
400085f4:	c24cc004 	subgt	ip, ip, #4
400085f8:	c58dc098 	strgt	ip, [sp, #152]	; 0x98
400085fc:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008600:	e24c3002 	sub	r3, ip, #2
40008604:	c3a05000 	movgt	r5, #0
40008608:	d3a05001 	movle	r5, #1
4000860c:	e3530003 	cmp	r3, #3
40008610:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
40008614:	ea000019 	b	40008680 <_dtoa_r+0x330>
40008618:	40008c90 	mulmi	r0, r0, ip
4000861c:	40008fe8 	andmi	r8, r0, r8, ror #31
40008620:	40009024 	andmi	r9, r0, r4, lsr #32
40008624:	4000967c 	andmi	r9, r0, ip, ror r6
40008628:	e3c904ff 	bic	r0, r9, #-16777216	; 0xff000000
4000862c:	e3c0060f 	bic	r0, r0, #15728640	; 0xf00000
40008630:	e59f2298 	ldr	r2, [pc, #664]	; 400088d0 <_dtoa_r+0x580>
40008634:	e59f3288 	ldr	r3, [pc, #648]	; 400088c4 <_dtoa_r+0x574>
40008638:	e3500000 	cmp	r0, #0
4000863c:	01a00002 	moveq	r0, r2
40008640:	11a00003 	movne	r0, r3
40008644:	eaffff79 	b	40008430 <_dtoa_r+0xe0>
40008648:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
4000864c:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
40008650:	e2455fff 	sub	r5, r5, #1020	; 0x3fc
40008654:	e38335ff 	orr	r3, r3, #1069547520	; 0x3fc00000
40008658:	e58d805c 	str	r8, [sp, #92]	; 0x5c
4000865c:	e1a0000a 	mov	r0, sl
40008660:	e2455003 	sub	r5, r5, #3
40008664:	e3831603 	orr	r1, r3, #3145728	; 0x300000
40008668:	e59d8068 	ldr	r8, [sp, #104]	; 0x68
4000866c:	eaffff98 	b	400084d4 <_dtoa_r+0x184>
40008670:	e59f025c 	ldr	r0, [pc, #604]	; 400088d4 <_dtoa_r+0x584>
40008674:	eaffff64 	b	4000840c <_dtoa_r+0xbc>
40008678:	e3a0c000 	mov	ip, #0
4000867c:	e58dc098 	str	ip, [sp, #152]	; 0x98
40008680:	e3a05000 	mov	r5, #0
40008684:	e5845044 	str	r5, [r4, #68]	; 0x44
40008688:	e1a01005 	mov	r1, r5
4000868c:	e1a00004 	mov	r0, r4
40008690:	eb00076e 	bl	4000a450 <_Balloc>
40008694:	e3e0c000 	mvn	ip, #0
40008698:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
4000869c:	e58dc028 	str	ip, [sp, #40]	; 0x28
400086a0:	e3a0c001 	mov	ip, #1
400086a4:	e58d0020 	str	r0, [sp, #32]
400086a8:	e58d509c 	str	r5, [sp, #156]	; 0x9c
400086ac:	e5840040 	str	r0, [r4, #64]	; 0x40
400086b0:	e58dc038 	str	ip, [sp, #56]	; 0x38
400086b4:	e59d306c 	ldr	r3, [sp, #108]	; 0x6c
400086b8:	e3530000 	cmp	r3, #0
400086bc:	ba00009b 	blt	40008930 <_dtoa_r+0x5e0>
400086c0:	e59dc018 	ldr	ip, [sp, #24]
400086c4:	e35c000e 	cmp	ip, #14
400086c8:	ca000098 	bgt	40008930 <_dtoa_r+0x5e0>
400086cc:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
400086d0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400086d4:	e1a02fa1 	lsr	r2, r1, #31
400086d8:	e35c0000 	cmp	ip, #0
400086dc:	c3a02000 	movgt	r2, #0
400086e0:	d2022001 	andle	r2, r2, #1
400086e4:	e59f31f4 	ldr	r3, [pc, #500]	; 400088e0 <_dtoa_r+0x590>
400086e8:	e59dc018 	ldr	ip, [sp, #24]
400086ec:	e083318c 	add	r3, r3, ip, lsl #3
400086f0:	e3520000 	cmp	r2, #0
400086f4:	e8930006 	ldm	r3, {r1, r2}
400086f8:	e58d1010 	str	r1, [sp, #16]
400086fc:	e58d2014 	str	r2, [sp, #20]
40008700:	1a000341 	bne	4000940c <_dtoa_r+0x10bc>
40008704:	e28d3010 	add	r3, sp, #16
40008708:	e893000c 	ldm	r3, {r2, r3}
4000870c:	e1a0000a 	mov	r0, sl
40008710:	e1a0100b 	mov	r1, fp
40008714:	eb001518 	bl	4000db7c <__aeabi_ddiv>
40008718:	eb0015eb 	bl	4000decc <__aeabi_d2iz>
4000871c:	e1a08000 	mov	r8, r0
40008720:	eb00143a 	bl	4000d810 <__aeabi_i2d>
40008724:	e28d3010 	add	r3, sp, #16
40008728:	e893000c 	ldm	r3, {r2, r3}
4000872c:	eb00146e 	bl	4000d8ec <__aeabi_dmul>
40008730:	e1a03001 	mov	r3, r1
40008734:	e1a02000 	mov	r2, r0
40008738:	e1a0100b 	mov	r1, fp
4000873c:	e1a0000a 	mov	r0, sl
40008740:	eb001364 	bl	4000d4d8 <__aeabi_dsub>
40008744:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008748:	e35c0001 	cmp	ip, #1
4000874c:	e59dc020 	ldr	ip, [sp, #32]
40008750:	e28cc001 	add	ip, ip, #1
40008754:	e58dc058 	str	ip, [sp, #88]	; 0x58
40008758:	e59dc020 	ldr	ip, [sp, #32]
4000875c:	e2883030 	add	r3, r8, #48	; 0x30
40008760:	e1a06000 	mov	r6, r0
40008764:	e1a07001 	mov	r7, r1
40008768:	e5cc3000 	strb	r3, [ip]
4000876c:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40008770:	0a000035 	beq	4000884c <_dtoa_r+0x4fc>
40008774:	e3a02000 	mov	r2, #0
40008778:	e59f3168 	ldr	r3, [pc, #360]	; 400088e8 <_dtoa_r+0x598>
4000877c:	eb00145a 	bl	4000d8ec <__aeabi_dmul>
40008780:	e3a02000 	mov	r2, #0
40008784:	e3a03000 	mov	r3, #0
40008788:	e1a06000 	mov	r6, r0
4000878c:	e1a07001 	mov	r7, r1
40008790:	eb0015af 	bl	4000de54 <__aeabi_dcmpeq>
40008794:	e3500000 	cmp	r0, #0
40008798:	1a00049a 	bne	40009a08 <_dtoa_r+0x16b8>
4000879c:	e59dc020 	ldr	ip, [sp, #32]
400087a0:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
400087a4:	e58d401c 	str	r4, [sp, #28]
400087a8:	e08c9001 	add	r9, ip, r1
400087ac:	e28ca002 	add	sl, ip, #2
400087b0:	e28d5010 	add	r5, sp, #16
400087b4:	e8950030 	ldm	r5, {r4, r5}
400087b8:	ea000008 	b	400087e0 <_dtoa_r+0x490>
400087bc:	eb00144a 	bl	4000d8ec <__aeabi_dmul>
400087c0:	e3a02000 	mov	r2, #0
400087c4:	e3a03000 	mov	r3, #0
400087c8:	e1a06000 	mov	r6, r0
400087cc:	e1a07001 	mov	r7, r1
400087d0:	eb00159f 	bl	4000de54 <__aeabi_dcmpeq>
400087d4:	e3500000 	cmp	r0, #0
400087d8:	e28aa001 	add	sl, sl, #1
400087dc:	1a000410 	bne	40009824 <_dtoa_r+0x14d4>
400087e0:	e1a02004 	mov	r2, r4
400087e4:	e1a03005 	mov	r3, r5
400087e8:	e1a00006 	mov	r0, r6
400087ec:	e1a01007 	mov	r1, r7
400087f0:	eb0014e1 	bl	4000db7c <__aeabi_ddiv>
400087f4:	eb0015b4 	bl	4000decc <__aeabi_d2iz>
400087f8:	e1a08000 	mov	r8, r0
400087fc:	eb001403 	bl	4000d810 <__aeabi_i2d>
40008800:	e1a02004 	mov	r2, r4
40008804:	e1a03005 	mov	r3, r5
40008808:	eb001437 	bl	4000d8ec <__aeabi_dmul>
4000880c:	e1a02000 	mov	r2, r0
40008810:	e1a03001 	mov	r3, r1
40008814:	e1a00006 	mov	r0, r6
40008818:	e1a01007 	mov	r1, r7
4000881c:	eb00132d 	bl	4000d4d8 <__aeabi_dsub>
40008820:	e288c030 	add	ip, r8, #48	; 0x30
40008824:	e15a0009 	cmp	sl, r9
40008828:	e1a06000 	mov	r6, r0
4000882c:	e1a07001 	mov	r7, r1
40008830:	e3a02000 	mov	r2, #0
40008834:	e59f30ac 	ldr	r3, [pc, #172]	; 400088e8 <_dtoa_r+0x598>
40008838:	e54ac001 	strb	ip, [sl, #-1]
4000883c:	e1a0b00a 	mov	fp, sl
40008840:	1affffdd 	bne	400087bc <_dtoa_r+0x46c>
40008844:	e59d401c 	ldr	r4, [sp, #28]
40008848:	e1a0500a 	mov	r5, sl
4000884c:	e1a02006 	mov	r2, r6
40008850:	e1a03007 	mov	r3, r7
40008854:	e1a00006 	mov	r0, r6
40008858:	e1a01007 	mov	r1, r7
4000885c:	eb00131e 	bl	4000d4dc <__adddf3>
40008860:	e1a06000 	mov	r6, r0
40008864:	e1a07001 	mov	r7, r1
40008868:	e1a02006 	mov	r2, r6
4000886c:	e28d1010 	add	r1, sp, #16
40008870:	e8910003 	ldm	r1, {r0, r1}
40008874:	e1a03007 	mov	r3, r7
40008878:	eb00157b 	bl	4000de6c <__aeabi_dcmplt>
4000887c:	e3500000 	cmp	r0, #0
40008880:	0a000429 	beq	4000992c <_dtoa_r+0x15dc>
40008884:	e59dc018 	ldr	ip, [sp, #24]
40008888:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000888c:	e59d9020 	ldr	r9, [sp, #32]
40008890:	e5558001 	ldrb	r8, [r5, #-1]
40008894:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40008898:	ea000019 	b	40008904 <_dtoa_r+0x5b4>
4000889c:	e1a00000 	nop			; (mov r0, r0)
400088a0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
400088a4:	3fd287a7 	svccc	0x00d287a7
400088a8:	8b60c8b3 	blhi	4183ab7c <__ZI_LIMIT__+0x1822aec>
400088ac:	3fc68a28 	svccc	0x00c68a28
400088b0:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
400088b4:	3fd34413 	svccc	0x00d34413
400088b8:	7ff00000 	svcvc	0x00f00000	; IMB
400088bc:	400172bd 			; <UNDEFINED> instruction: 0x400172bd
400088c0:	0000270f 	andeq	r2, r0, pc, lsl #14
400088c4:	400172cc 	andmi	r7, r1, ip, asr #5
400088c8:	fffffbee 			; <UNDEFINED> instruction: 0xfffffbee
400088cc:	3ff80000 	svccc	0x00f80000
400088d0:	400172c0 	andmi	r7, r1, r0, asr #5
400088d4:	400172bc 			; <UNDEFINED> instruction: 0x400172bc
400088d8:	3ff00000 	svccc	0x00f00000	; IMB
400088dc:	40016e50 	andmi	r6, r1, r0, asr lr
400088e0:	40016d60 	andmi	r6, r1, r0, ror #26
400088e4:	40140000 	andsmi	r0, r4, r0
400088e8:	40240000 	eormi	r0, r4, r0
400088ec:	401c0000 	andsmi	r0, ip, r0
400088f0:	3fe00000 	svccc	0x00e00000
400088f4:	e1550001 	cmp	r5, r1
400088f8:	0a000392 	beq	40009748 <_dtoa_r+0x13f8>
400088fc:	e5558002 	ldrb	r8, [r5, #-2]
40008900:	e1a05003 	mov	r5, r3
40008904:	e3580039 	cmp	r8, #57	; 0x39
40008908:	e1a02005 	mov	r2, r5
4000890c:	e2453001 	sub	r3, r5, #1
40008910:	0afffff7 	beq	400088f4 <_dtoa_r+0x5a4>
40008914:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008918:	e2882001 	add	r2, r8, #1
4000891c:	e58d5020 	str	r5, [sp, #32]
40008920:	e58dc018 	str	ip, [sp, #24]
40008924:	e20220ff 	and	r2, r2, #255	; 0xff
40008928:	e5c32000 	strb	r2, [r3]
4000892c:	ea00008e 	b	40008b6c <_dtoa_r+0x81c>
40008930:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008934:	e35c0000 	cmp	ip, #0
40008938:	1a0000b3 	bne	40008c0c <_dtoa_r+0x8bc>
4000893c:	e59d6034 	ldr	r6, [sp, #52]	; 0x34
40008940:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40008944:	e59d8038 	ldr	r8, [sp, #56]	; 0x38
40008948:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000894c:	e35c0000 	cmp	ip, #0
40008950:	c3550000 	cmpgt	r5, #0
40008954:	da000009 	ble	40008980 <_dtoa_r+0x630>
40008958:	e1a0300c 	mov	r3, ip
4000895c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008960:	e1530005 	cmp	r3, r5
40008964:	a1a03005 	movge	r3, r5
40008968:	e063c00c 	rsb	ip, r3, ip
4000896c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008970:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008974:	e063c00c 	rsb	ip, r3, ip
40008978:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000897c:	e0635005 	rsb	r5, r3, r5
40008980:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008984:	e35c0000 	cmp	ip, #0
40008988:	da000015 	ble	400089e4 <_dtoa_r+0x694>
4000898c:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
40008990:	e35c0000 	cmp	ip, #0
40008994:	0a000347 	beq	400096b8 <_dtoa_r+0x1368>
40008998:	e3560000 	cmp	r6, #0
4000899c:	da00000d 	ble	400089d8 <_dtoa_r+0x688>
400089a0:	e1a01008 	mov	r1, r8
400089a4:	e1a02006 	mov	r2, r6
400089a8:	e1a00004 	mov	r0, r4
400089ac:	eb000801 	bl	4000a9b8 <__pow5mult>
400089b0:	e1a08000 	mov	r8, r0
400089b4:	e1a01008 	mov	r1, r8
400089b8:	e59d2030 	ldr	r2, [sp, #48]	; 0x30
400089bc:	e1a00004 	mov	r0, r4
400089c0:	eb000782 	bl	4000a7d0 <__multiply>
400089c4:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400089c8:	e1a07000 	mov	r7, r0
400089cc:	e1a00004 	mov	r0, r4
400089d0:	eb0006c1 	bl	4000a4dc <_Bfree>
400089d4:	e58d7030 	str	r7, [sp, #48]	; 0x30
400089d8:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
400089dc:	e05c2006 	subs	r2, ip, r6
400089e0:	1a000378 	bne	400097c8 <_dtoa_r+0x1478>
400089e4:	e1a00004 	mov	r0, r4
400089e8:	e3a01001 	mov	r1, #1
400089ec:	eb00076e 	bl	4000a7ac <__i2b>
400089f0:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
400089f4:	e35c0000 	cmp	ip, #0
400089f8:	e1a06000 	mov	r6, r0
400089fc:	da000004 	ble	40008a14 <_dtoa_r+0x6c4>
40008a00:	e1a01000 	mov	r1, r0
40008a04:	e1a0200c 	mov	r2, ip
40008a08:	e1a00004 	mov	r0, r4
40008a0c:	eb0007e9 	bl	4000a9b8 <__pow5mult>
40008a10:	e1a06000 	mov	r6, r0
40008a14:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008a18:	e35c0001 	cmp	ip, #1
40008a1c:	da00028a 	ble	4000944c <_dtoa_r+0x10fc>
40008a20:	e3a07000 	mov	r7, #0
40008a24:	e59dc040 	ldr	ip, [sp, #64]	; 0x40
40008a28:	e35c0000 	cmp	ip, #0
40008a2c:	03a00001 	moveq	r0, #1
40008a30:	1a000251 	bne	4000937c <_dtoa_r+0x102c>
40008a34:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008a38:	e080300c 	add	r3, r0, ip
40008a3c:	e213301f 	ands	r3, r3, #31
40008a40:	0a0001a0 	beq	400090c8 <_dtoa_r+0xd78>
40008a44:	e2632020 	rsb	r2, r3, #32
40008a48:	e3520004 	cmp	r2, #4
40008a4c:	da0003f9 	ble	40009a38 <_dtoa_r+0x16e8>
40008a50:	e263301c 	rsb	r3, r3, #28
40008a54:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008a58:	e08cc003 	add	ip, ip, r3
40008a5c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008a60:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008a64:	e08cc003 	add	ip, ip, r3
40008a68:	e58dc024 	str	ip, [sp, #36]	; 0x24
40008a6c:	e0855003 	add	r5, r5, r3
40008a70:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008a74:	e35c0000 	cmp	ip, #0
40008a78:	da000004 	ble	40008a90 <_dtoa_r+0x740>
40008a7c:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008a80:	e1a0200c 	mov	r2, ip
40008a84:	e1a00004 	mov	r0, r4
40008a88:	eb00080b 	bl	4000aabc <__lshift>
40008a8c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40008a90:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008a94:	e35c0000 	cmp	ip, #0
40008a98:	da000004 	ble	40008ab0 <_dtoa_r+0x760>
40008a9c:	e1a01006 	mov	r1, r6
40008aa0:	e1a0200c 	mov	r2, ip
40008aa4:	e1a00004 	mov	r0, r4
40008aa8:	eb000803 	bl	4000aabc <__lshift>
40008aac:	e1a06000 	mov	r6, r0
40008ab0:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008ab4:	e35c0000 	cmp	ip, #0
40008ab8:	1a000235 	bne	40009394 <_dtoa_r+0x1044>
40008abc:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008ac0:	e59d1028 	ldr	r1, [sp, #40]	; 0x28
40008ac4:	e35c0002 	cmp	ip, #2
40008ac8:	d3a03000 	movle	r3, #0
40008acc:	c3a03001 	movgt	r3, #1
40008ad0:	e3510000 	cmp	r1, #0
40008ad4:	c3a03000 	movgt	r3, #0
40008ad8:	e3530000 	cmp	r3, #0
40008adc:	0a00017b 	beq	400090d0 <_dtoa_r+0xd80>
40008ae0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008ae4:	e35c0000 	cmp	ip, #0
40008ae8:	1a000170 	bne	400090b0 <_dtoa_r+0xd60>
40008aec:	e1a01006 	mov	r1, r6
40008af0:	e1a0300c 	mov	r3, ip
40008af4:	e3a02005 	mov	r2, #5
40008af8:	e1a00004 	mov	r0, r4
40008afc:	eb00067d 	bl	4000a4f8 <__multadd>
40008b00:	e1a06000 	mov	r6, r0
40008b04:	e1a01006 	mov	r1, r6
40008b08:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40008b0c:	eb00082d 	bl	4000abc8 <__mcmp>
40008b10:	e3500000 	cmp	r0, #0
40008b14:	da000165 	ble	400090b0 <_dtoa_r+0xd60>
40008b18:	e59dc018 	ldr	ip, [sp, #24]
40008b1c:	e28cc001 	add	ip, ip, #1
40008b20:	e58dc018 	str	ip, [sp, #24]
40008b24:	e59dc020 	ldr	ip, [sp, #32]
40008b28:	e3a03031 	mov	r3, #49	; 0x31
40008b2c:	e5cc3000 	strb	r3, [ip]
40008b30:	e1a0900c 	mov	r9, ip
40008b34:	e28cc001 	add	ip, ip, #1
40008b38:	e58dc020 	str	ip, [sp, #32]
40008b3c:	e3a05000 	mov	r5, #0
40008b40:	e1a01006 	mov	r1, r6
40008b44:	e1a00004 	mov	r0, r4
40008b48:	eb000663 	bl	4000a4dc <_Bfree>
40008b4c:	e3580000 	cmp	r8, #0
40008b50:	0a000005 	beq	40008b6c <_dtoa_r+0x81c>
40008b54:	e1550008 	cmp	r5, r8
40008b58:	13550000 	cmpne	r5, #0
40008b5c:	1a000198 	bne	400091c4 <_dtoa_r+0xe74>
40008b60:	e1a01008 	mov	r1, r8
40008b64:	e1a00004 	mov	r0, r4
40008b68:	eb00065b 	bl	4000a4dc <_Bfree>
40008b6c:	e1a00004 	mov	r0, r4
40008b70:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40008b74:	eb000658 	bl	4000a4dc <_Bfree>
40008b78:	e59dc018 	ldr	ip, [sp, #24]
40008b7c:	e28c3001 	add	r3, ip, #1
40008b80:	e59dc0a8 	ldr	ip, [sp, #168]	; 0xa8
40008b84:	e35c0000 	cmp	ip, #0
40008b88:	e59dc020 	ldr	ip, [sp, #32]
40008b8c:	e3a02000 	mov	r2, #0
40008b90:	e5cc2000 	strb	r2, [ip]
40008b94:	e59dc0a0 	ldr	ip, [sp, #160]	; 0xa0
40008b98:	01a00009 	moveq	r0, r9
40008b9c:	e58c3000 	str	r3, [ip]
40008ba0:	0afffe19 	beq	4000840c <_dtoa_r+0xbc>
40008ba4:	e59dc020 	ldr	ip, [sp, #32]
40008ba8:	e59d10a8 	ldr	r1, [sp, #168]	; 0xa8
40008bac:	e1a00009 	mov	r0, r9
40008bb0:	e581c000 	str	ip, [r1]
40008bb4:	e28dd074 	add	sp, sp, #116	; 0x74
40008bb8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008bbc:	e12fff1e 	bx	lr
40008bc0:	e59d0018 	ldr	r0, [sp, #24]
40008bc4:	eb001311 	bl	4000d810 <__aeabi_i2d>
40008bc8:	e1a02006 	mov	r2, r6
40008bcc:	e1a03007 	mov	r3, r7
40008bd0:	eb00149f 	bl	4000de54 <__aeabi_dcmpeq>
40008bd4:	e3500000 	cmp	r0, #0
40008bd8:	059dc018 	ldreq	ip, [sp, #24]
40008bdc:	024cc001 	subeq	ip, ip, #1
40008be0:	058dc018 	streq	ip, [sp, #24]
40008be4:	eafffe5a 	b	40008554 <_dtoa_r+0x204>
40008be8:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008bec:	e59d1018 	ldr	r1, [sp, #24]
40008bf0:	e061c00c 	rsb	ip, r1, ip
40008bf4:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008bf8:	e261c000 	rsb	ip, r1, #0
40008bfc:	e58dc034 	str	ip, [sp, #52]	; 0x34
40008c00:	e3a0c000 	mov	ip, #0
40008c04:	e58dc040 	str	ip, [sp, #64]	; 0x40
40008c08:	eafffe75 	b	400085e4 <_dtoa_r+0x294>
40008c0c:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40008c10:	e35c0001 	cmp	ip, #1
40008c14:	da0002f8 	ble	400097fc <_dtoa_r+0x14ac>
40008c18:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008c1c:	e24c6001 	sub	r6, ip, #1
40008c20:	e59dc034 	ldr	ip, [sp, #52]	; 0x34
40008c24:	e15c0006 	cmp	ip, r6
40008c28:	b59dc034 	ldrlt	ip, [sp, #52]	; 0x34
40008c2c:	b06c3006 	rsblt	r3, ip, r6
40008c30:	b59dc040 	ldrlt	ip, [sp, #64]	; 0x40
40008c34:	b08cc003 	addlt	ip, ip, r3
40008c38:	a066600c 	rsbge	r6, r6, ip
40008c3c:	b58dc040 	strlt	ip, [sp, #64]	; 0x40
40008c40:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008c44:	b58d6034 	strlt	r6, [sp, #52]	; 0x34
40008c48:	b3a06000 	movlt	r6, #0
40008c4c:	e35c0000 	cmp	ip, #0
40008c50:	b59d102c 	ldrlt	r1, [sp, #44]	; 0x2c
40008c54:	a28d3028 	addge	r3, sp, #40	; 0x28
40008c58:	a8930028 	ldmge	r3, {r3, r5}
40008c5c:	b06c5001 	rsblt	r5, ip, r1
40008c60:	b3a03000 	movlt	r3, #0
40008c64:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40008c68:	e08cc003 	add	ip, ip, r3
40008c6c:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40008c70:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
40008c74:	e1a00004 	mov	r0, r4
40008c78:	e08cc003 	add	ip, ip, r3
40008c7c:	e3a01001 	mov	r1, #1
40008c80:	e58dc024 	str	ip, [sp, #36]	; 0x24
40008c84:	eb0006c8 	bl	4000a7ac <__i2b>
40008c88:	e1a08000 	mov	r8, r0
40008c8c:	eaffff2d 	b	40008948 <_dtoa_r+0x5f8>
40008c90:	e3a0c000 	mov	ip, #0
40008c94:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008c98:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008c9c:	e3510000 	cmp	r1, #0
40008ca0:	da000278 	ble	40009688 <_dtoa_r+0x1338>
40008ca4:	e58d103c 	str	r1, [sp, #60]	; 0x3c
40008ca8:	e58d1028 	str	r1, [sp, #40]	; 0x28
40008cac:	e351000e 	cmp	r1, #14
40008cb0:	83a05000 	movhi	r5, #0
40008cb4:	92055001 	andls	r5, r5, #1
40008cb8:	e1a0c001 	mov	ip, r1
40008cbc:	e3a01000 	mov	r1, #0
40008cc0:	e35c0017 	cmp	ip, #23
40008cc4:	e5841044 	str	r1, [r4, #68]	; 0x44
40008cc8:	9a000008 	bls	40008cf0 <_dtoa_r+0x9a0>
40008ccc:	e3a02001 	mov	r2, #1
40008cd0:	e3a03004 	mov	r3, #4
40008cd4:	e1a03083 	lsl	r3, r3, #1
40008cd8:	e2830014 	add	r0, r3, #20
40008cdc:	e150000c 	cmp	r0, ip
40008ce0:	e1a01002 	mov	r1, r2
40008ce4:	e2822001 	add	r2, r2, #1
40008ce8:	9afffff9 	bls	40008cd4 <_dtoa_r+0x984>
40008cec:	e5841044 	str	r1, [r4, #68]	; 0x44
40008cf0:	e1a00004 	mov	r0, r4
40008cf4:	eb0005d5 	bl	4000a450 <_Balloc>
40008cf8:	e3550000 	cmp	r5, #0
40008cfc:	e58d0020 	str	r0, [sp, #32]
40008d00:	e5840040 	str	r0, [r4, #64]	; 0x40
40008d04:	0afffe6a 	beq	400086b4 <_dtoa_r+0x364>
40008d08:	e59dc018 	ldr	ip, [sp, #24]
40008d0c:	e35c0000 	cmp	ip, #0
40008d10:	e58da050 	str	sl, [sp, #80]	; 0x50
40008d14:	e58db054 	str	fp, [sp, #84]	; 0x54
40008d18:	da000131 	ble	400091e4 <_dtoa_r+0xe94>
40008d1c:	e51f2444 	ldr	r2, [pc, #-1092]	; 400088e0 <_dtoa_r+0x590>
40008d20:	e20c300f 	and	r3, ip, #15
40008d24:	e1a0524c 	asr	r5, ip, #4
40008d28:	e0823183 	add	r3, r2, r3, lsl #3
40008d2c:	e3150010 	tst	r5, #16
40008d30:	e89300c0 	ldm	r3, {r6, r7}
40008d34:	0a00011e 	beq	400091b4 <_dtoa_r+0xe64>
40008d38:	e51f3464 	ldr	r3, [pc, #-1124]	; 400088dc <_dtoa_r+0x58c>
40008d3c:	e1a0000a 	mov	r0, sl
40008d40:	e1a0100b 	mov	r1, fp
40008d44:	e2833020 	add	r3, r3, #32
40008d48:	e893000c 	ldm	r3, {r2, r3}
40008d4c:	eb00138a 	bl	4000db7c <__aeabi_ddiv>
40008d50:	e205500f 	and	r5, r5, #15
40008d54:	e1a0a000 	mov	sl, r0
40008d58:	e1a0b001 	mov	fp, r1
40008d5c:	e3a08003 	mov	r8, #3
40008d60:	e3550000 	cmp	r5, #0
40008d64:	0a00000b 	beq	40008d98 <_dtoa_r+0xa48>
40008d68:	e51f9494 	ldr	r9, [pc, #-1172]	; 400088dc <_dtoa_r+0x58c>
40008d6c:	e1a00006 	mov	r0, r6
40008d70:	e1a01007 	mov	r1, r7
40008d74:	e3150001 	tst	r5, #1
40008d78:	1899000c 	ldmne	r9, {r2, r3}
40008d7c:	12888001 	addne	r8, r8, #1
40008d80:	1b0012d9 	blne	4000d8ec <__aeabi_dmul>
40008d84:	e1b050c5 	asrs	r5, r5, #1
40008d88:	e2899008 	add	r9, r9, #8
40008d8c:	1afffff8 	bne	40008d74 <_dtoa_r+0xa24>
40008d90:	e1a06000 	mov	r6, r0
40008d94:	e1a07001 	mov	r7, r1
40008d98:	e1a02006 	mov	r2, r6
40008d9c:	e1a03007 	mov	r3, r7
40008da0:	e1a0000a 	mov	r0, sl
40008da4:	e1a0100b 	mov	r1, fp
40008da8:	eb001373 	bl	4000db7c <__aeabi_ddiv>
40008dac:	e1a06000 	mov	r6, r0
40008db0:	e1a07001 	mov	r7, r1
40008db4:	e59dc044 	ldr	ip, [sp, #68]	; 0x44
40008db8:	e35c0000 	cmp	ip, #0
40008dbc:	0a000006 	beq	40008ddc <_dtoa_r+0xa8c>
40008dc0:	e1a00006 	mov	r0, r6
40008dc4:	e1a01007 	mov	r1, r7
40008dc8:	e3a02000 	mov	r2, #0
40008dcc:	e51f34fc 	ldr	r3, [pc, #-1276]	; 400088d8 <_dtoa_r+0x588>
40008dd0:	eb001425 	bl	4000de6c <__aeabi_dcmplt>
40008dd4:	e3500000 	cmp	r0, #0
40008dd8:	1a00023c 	bne	400096d0 <_dtoa_r+0x1380>
40008ddc:	e1a00008 	mov	r0, r8
40008de0:	eb00128a 	bl	4000d810 <__aeabi_i2d>
40008de4:	e1a02006 	mov	r2, r6
40008de8:	e1a03007 	mov	r3, r7
40008dec:	eb0012be 	bl	4000d8ec <__aeabi_dmul>
40008df0:	e3a02000 	mov	r2, #0
40008df4:	e51f3510 	ldr	r3, [pc, #-1296]	; 400088ec <_dtoa_r+0x59c>
40008df8:	eb0011b7 	bl	4000d4dc <__adddf3>
40008dfc:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008e00:	e35c0000 	cmp	ip, #0
40008e04:	e1a08000 	mov	r8, r0
40008e08:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40008e0c:	0a000093 	beq	40009060 <_dtoa_r+0xd10>
40008e10:	e59dc018 	ldr	ip, [sp, #24]
40008e14:	e58dc060 	str	ip, [sp, #96]	; 0x60
40008e18:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40008e1c:	e59d1038 	ldr	r1, [sp, #56]	; 0x38
40008e20:	e3510000 	cmp	r1, #0
40008e24:	0a00010c 	beq	4000925c <_dtoa_r+0xf0c>
40008e28:	e51f3550 	ldr	r3, [pc, #-1360]	; 400088e0 <_dtoa_r+0x590>
40008e2c:	e083318c 	add	r3, r3, ip, lsl #3
40008e30:	e913000c 	ldmdb	r3, {r2, r3}
40008e34:	e3a00000 	mov	r0, #0
40008e38:	e51f1550 	ldr	r1, [pc, #-1360]	; 400088f0 <_dtoa_r+0x5a0>
40008e3c:	e58dc00c 	str	ip, [sp, #12]
40008e40:	eb00134d 	bl	4000db7c <__aeabi_ddiv>
40008e44:	e1a02008 	mov	r2, r8
40008e48:	e1a03009 	mov	r3, r9
40008e4c:	eb0011a1 	bl	4000d4d8 <__aeabi_dsub>
40008e50:	e1a0a000 	mov	sl, r0
40008e54:	e1a0b001 	mov	fp, r1
40008e58:	e1a00006 	mov	r0, r6
40008e5c:	e1a01007 	mov	r1, r7
40008e60:	eb001419 	bl	4000decc <__aeabi_d2iz>
40008e64:	e1a05000 	mov	r5, r0
40008e68:	eb001268 	bl	4000d810 <__aeabi_i2d>
40008e6c:	e1a02000 	mov	r2, r0
40008e70:	e1a03001 	mov	r3, r1
40008e74:	e1a00006 	mov	r0, r6
40008e78:	e1a01007 	mov	r1, r7
40008e7c:	eb001195 	bl	4000d4d8 <__aeabi_dsub>
40008e80:	e2855030 	add	r5, r5, #48	; 0x30
40008e84:	e59d2020 	ldr	r2, [sp, #32]
40008e88:	e1a06000 	mov	r6, r0
40008e8c:	e1a07001 	mov	r7, r1
40008e90:	e20580ff 	and	r8, r5, #255	; 0xff
40008e94:	e5c28000 	strb	r8, [r2]
40008e98:	e1a03007 	mov	r3, r7
40008e9c:	e1a0000a 	mov	r0, sl
40008ea0:	e1a0100b 	mov	r1, fp
40008ea4:	e1a02006 	mov	r2, r6
40008ea8:	eb001401 	bl	4000deb4 <__aeabi_dcmpgt>
40008eac:	e59d3020 	ldr	r3, [sp, #32]
40008eb0:	e3500000 	cmp	r0, #0
40008eb4:	e2833001 	add	r3, r3, #1
40008eb8:	e58d3058 	str	r3, [sp, #88]	; 0x58
40008ebc:	e1a05003 	mov	r5, r3
40008ec0:	1a0002d6 	bne	40009a20 <_dtoa_r+0x16d0>
40008ec4:	e1a02006 	mov	r2, r6
40008ec8:	e1a03007 	mov	r3, r7
40008ecc:	e3a00000 	mov	r0, #0
40008ed0:	e51f1600 	ldr	r1, [pc, #-1536]	; 400088d8 <_dtoa_r+0x588>
40008ed4:	eb00117f 	bl	4000d4d8 <__aeabi_dsub>
40008ed8:	e1a02000 	mov	r2, r0
40008edc:	e1a03001 	mov	r3, r1
40008ee0:	e1a0000a 	mov	r0, sl
40008ee4:	e1a0100b 	mov	r1, fp
40008ee8:	eb0013f1 	bl	4000deb4 <__aeabi_dcmpgt>
40008eec:	e3500000 	cmp	r0, #0
40008ef0:	e59dc00c 	ldr	ip, [sp, #12]
40008ef4:	1a000251 	bne	40009840 <_dtoa_r+0x14f0>
40008ef8:	e35c0001 	cmp	ip, #1
40008efc:	da0000b5 	ble	400091d8 <_dtoa_r+0xe88>
40008f00:	e59d1020 	ldr	r1, [sp, #32]
40008f04:	e081900c 	add	r9, r1, ip
40008f08:	e58d9048 	str	r9, [sp, #72]	; 0x48
40008f0c:	e58d4064 	str	r4, [sp, #100]	; 0x64
40008f10:	e1a09005 	mov	r9, r5
40008f14:	ea000008 	b	40008f3c <_dtoa_r+0xbec>
40008f18:	eb00116e 	bl	4000d4d8 <__aeabi_dsub>
40008f1c:	e1a0200a 	mov	r2, sl
40008f20:	e1a0300b 	mov	r3, fp
40008f24:	eb0013d0 	bl	4000de6c <__aeabi_dcmplt>
40008f28:	e3500000 	cmp	r0, #0
40008f2c:	1a000241 	bne	40009838 <_dtoa_r+0x14e8>
40008f30:	e59dc048 	ldr	ip, [sp, #72]	; 0x48
40008f34:	e159000c 	cmp	r9, ip
40008f38:	0a0000a5 	beq	400091d4 <_dtoa_r+0xe84>
40008f3c:	e1a0000a 	mov	r0, sl
40008f40:	e1a0100b 	mov	r1, fp
40008f44:	e3a02000 	mov	r2, #0
40008f48:	e51f3668 	ldr	r3, [pc, #-1640]	; 400088e8 <_dtoa_r+0x598>
40008f4c:	eb001266 	bl	4000d8ec <__aeabi_dmul>
40008f50:	e3a02000 	mov	r2, #0
40008f54:	e51f3674 	ldr	r3, [pc, #-1652]	; 400088e8 <_dtoa_r+0x598>
40008f58:	e1a0a000 	mov	sl, r0
40008f5c:	e1a0b001 	mov	fp, r1
40008f60:	e1a00006 	mov	r0, r6
40008f64:	e1a01007 	mov	r1, r7
40008f68:	eb00125f 	bl	4000d8ec <__aeabi_dmul>
40008f6c:	e1a05001 	mov	r5, r1
40008f70:	e1a04000 	mov	r4, r0
40008f74:	eb0013d4 	bl	4000decc <__aeabi_d2iz>
40008f78:	e1a08000 	mov	r8, r0
40008f7c:	eb001223 	bl	4000d810 <__aeabi_i2d>
40008f80:	e1a02000 	mov	r2, r0
40008f84:	e1a03001 	mov	r3, r1
40008f88:	e1a00004 	mov	r0, r4
40008f8c:	e1a01005 	mov	r1, r5
40008f90:	eb001150 	bl	4000d4d8 <__aeabi_dsub>
40008f94:	e2888030 	add	r8, r8, #48	; 0x30
40008f98:	e20880ff 	and	r8, r8, #255	; 0xff
40008f9c:	e1a0200a 	mov	r2, sl
40008fa0:	e1a0300b 	mov	r3, fp
40008fa4:	e4c98001 	strb	r8, [r9], #1
40008fa8:	e1a07001 	mov	r7, r1
40008fac:	e1a06000 	mov	r6, r0
40008fb0:	eb0013ad 	bl	4000de6c <__aeabi_dcmplt>
40008fb4:	e3500000 	cmp	r0, #0
40008fb8:	e1a02006 	mov	r2, r6
40008fbc:	e1a03007 	mov	r3, r7
40008fc0:	e3a00000 	mov	r0, #0
40008fc4:	e51f16f4 	ldr	r1, [pc, #-1780]	; 400088d8 <_dtoa_r+0x588>
40008fc8:	0affffd2 	beq	40008f18 <_dtoa_r+0xbc8>
40008fcc:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40008fd0:	e1a05009 	mov	r5, r9
40008fd4:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
40008fd8:	e59d9020 	ldr	r9, [sp, #32]
40008fdc:	e58dc018 	str	ip, [sp, #24]
40008fe0:	e58d5020 	str	r5, [sp, #32]
40008fe4:	eafffee0 	b	40008b6c <_dtoa_r+0x81c>
40008fe8:	e3a0c000 	mov	ip, #0
40008fec:	e58dc038 	str	ip, [sp, #56]	; 0x38
40008ff0:	e59d109c 	ldr	r1, [sp, #156]	; 0x9c
40008ff4:	e59dc018 	ldr	ip, [sp, #24]
40008ff8:	e081c00c 	add	ip, r1, ip
40008ffc:	e58dc03c 	str	ip, [sp, #60]	; 0x3c
40009000:	e28cc001 	add	ip, ip, #1
40009004:	e35c0000 	cmp	ip, #0
40009008:	e58dc028 	str	ip, [sp, #40]	; 0x28
4000900c:	da0001a5 	ble	400096a8 <_dtoa_r+0x1358>
40009010:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009014:	e35c000e 	cmp	ip, #14
40009018:	83a05000 	movhi	r5, #0
4000901c:	92055001 	andls	r5, r5, #1
40009020:	eaffff25 	b	40008cbc <_dtoa_r+0x96c>
40009024:	e3a0c001 	mov	ip, #1
40009028:	e58dc038 	str	ip, [sp, #56]	; 0x38
4000902c:	eaffff19 	b	40008c98 <_dtoa_r+0x948>
40009030:	e1a00008 	mov	r0, r8
40009034:	eb0011f5 	bl	4000d810 <__aeabi_i2d>
40009038:	e1a02000 	mov	r2, r0
4000903c:	e1a03001 	mov	r3, r1
40009040:	e1a00006 	mov	r0, r6
40009044:	e1a01007 	mov	r1, r7
40009048:	eb001227 	bl	4000d8ec <__aeabi_dmul>
4000904c:	e3a02000 	mov	r2, #0
40009050:	e51f376c 	ldr	r3, [pc, #-1900]	; 400088ec <_dtoa_r+0x59c>
40009054:	eb001120 	bl	4000d4dc <__adddf3>
40009058:	e1a08000 	mov	r8, r0
4000905c:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40009060:	e1a00006 	mov	r0, r6
40009064:	e3a02000 	mov	r2, #0
40009068:	e51f378c 	ldr	r3, [pc, #-1932]	; 400088e4 <_dtoa_r+0x594>
4000906c:	e1a01007 	mov	r1, r7
40009070:	eb001118 	bl	4000d4d8 <__aeabi_dsub>
40009074:	e1a02008 	mov	r2, r8
40009078:	e1a03009 	mov	r3, r9
4000907c:	e1a0a000 	mov	sl, r0
40009080:	e1a0b001 	mov	fp, r1
40009084:	eb00138a 	bl	4000deb4 <__aeabi_dcmpgt>
40009088:	e2506000 	subs	r6, r0, #0
4000908c:	1a00006f 	bne	40009250 <_dtoa_r+0xf00>
40009090:	e1a02008 	mov	r2, r8
40009094:	e2893102 	add	r3, r9, #-2147483648	; 0x80000000
40009098:	e1a0000a 	mov	r0, sl
4000909c:	e1a0100b 	mov	r1, fp
400090a0:	eb001371 	bl	4000de6c <__aeabi_dcmplt>
400090a4:	e3500000 	cmp	r0, #0
400090a8:	0a00004a 	beq	400091d8 <_dtoa_r+0xe88>
400090ac:	e1a08006 	mov	r8, r6
400090b0:	e59dc09c 	ldr	ip, [sp, #156]	; 0x9c
400090b4:	e1e0c00c 	mvn	ip, ip
400090b8:	e58dc018 	str	ip, [sp, #24]
400090bc:	e59d9020 	ldr	r9, [sp, #32]
400090c0:	e3a05000 	mov	r5, #0
400090c4:	eafffe9d 	b	40008b40 <_dtoa_r+0x7f0>
400090c8:	e3a0301c 	mov	r3, #28
400090cc:	eafffe60 	b	40008a54 <_dtoa_r+0x704>
400090d0:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
400090d4:	e35c0000 	cmp	ip, #0
400090d8:	1a0000ff 	bne	400094dc <_dtoa_r+0x118c>
400090dc:	e3a05000 	mov	r5, #0
400090e0:	e59da028 	ldr	sl, [sp, #40]	; 0x28
400090e4:	e59d9030 	ldr	r9, [sp, #48]	; 0x30
400090e8:	e59db020 	ldr	fp, [sp, #32]
400090ec:	ea000005 	b	40009108 <_dtoa_r+0xdb8>
400090f0:	e1a01009 	mov	r1, r9
400090f4:	e1a00004 	mov	r0, r4
400090f8:	e3a0200a 	mov	r2, #10
400090fc:	e3a03000 	mov	r3, #0
40009100:	eb0004fc 	bl	4000a4f8 <__multadd>
40009104:	e1a09000 	mov	r9, r0
40009108:	e1a00009 	mov	r0, r9
4000910c:	e1a01006 	mov	r1, r6
40009110:	ebfffc16 	bl	40008170 <quorem>
40009114:	e2800030 	add	r0, r0, #48	; 0x30
40009118:	e7cb0005 	strb	r0, [fp, r5]
4000911c:	e2855001 	add	r5, r5, #1
40009120:	e155000a 	cmp	r5, sl
40009124:	bafffff1 	blt	400090f0 <_dtoa_r+0xda0>
40009128:	e59db020 	ldr	fp, [sp, #32]
4000912c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009130:	e58d9030 	str	r9, [sp, #48]	; 0x30
40009134:	e1a07000 	mov	r7, r0
40009138:	e35c0001 	cmp	ip, #1
4000913c:	a08bb00c 	addge	fp, fp, ip
40009140:	b28bb001 	addlt	fp, fp, #1
40009144:	e3a05000 	mov	r5, #0
40009148:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
4000914c:	e3a02001 	mov	r2, #1
40009150:	e1a00004 	mov	r0, r4
40009154:	eb000658 	bl	4000aabc <__lshift>
40009158:	e1a01006 	mov	r1, r6
4000915c:	e58d0030 	str	r0, [sp, #48]	; 0x30
40009160:	eb000698 	bl	4000abc8 <__mcmp>
40009164:	e3500000 	cmp	r0, #0
40009168:	da0001d2 	ble	400098b8 <_dtoa_r+0x1568>
4000916c:	e59dc020 	ldr	ip, [sp, #32]
40009170:	e28cc001 	add	ip, ip, #1
40009174:	e55b3001 	ldrb	r3, [fp, #-1]
40009178:	e58dc058 	str	ip, [sp, #88]	; 0x58
4000917c:	e59d1058 	ldr	r1, [sp, #88]	; 0x58
40009180:	ea000003 	b	40009194 <_dtoa_r+0xe44>
40009184:	e15b0001 	cmp	fp, r1
40009188:	0a000193 	beq	400097dc <_dtoa_r+0x148c>
4000918c:	e55b3002 	ldrb	r3, [fp, #-2]
40009190:	e1a0b002 	mov	fp, r2
40009194:	e3530039 	cmp	r3, #57	; 0x39
40009198:	e24b2001 	sub	r2, fp, #1
4000919c:	0afffff8 	beq	40009184 <_dtoa_r+0xe34>
400091a0:	e2833001 	add	r3, r3, #1
400091a4:	e59d9020 	ldr	r9, [sp, #32]
400091a8:	e5c23000 	strb	r3, [r2]
400091ac:	e58db020 	str	fp, [sp, #32]
400091b0:	eafffe62 	b	40008b40 <_dtoa_r+0x7f0>
400091b4:	e28db050 	add	fp, sp, #80	; 0x50
400091b8:	e89b0c00 	ldm	fp, {sl, fp}
400091bc:	e3a08002 	mov	r8, #2
400091c0:	eafffee6 	b	40008d60 <_dtoa_r+0xa10>
400091c4:	e1a01005 	mov	r1, r5
400091c8:	e1a00004 	mov	r0, r4
400091cc:	eb0004c2 	bl	4000a4dc <_Bfree>
400091d0:	eafffe62 	b	40008b60 <_dtoa_r+0x810>
400091d4:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
400091d8:	e28db050 	add	fp, sp, #80	; 0x50
400091dc:	e89b0c00 	ldm	fp, {sl, fp}
400091e0:	eafffd33 	b	400086b4 <_dtoa_r+0x364>
400091e4:	e59dc018 	ldr	ip, [sp, #24]
400091e8:	e26c5000 	rsb	r5, ip, #0
400091ec:	e3550000 	cmp	r5, #0
400091f0:	0a00015c 	beq	40009768 <_dtoa_r+0x1418>
400091f4:	e51f391c 	ldr	r3, [pc, #-2332]	; 400088e0 <_dtoa_r+0x590>
400091f8:	e205200f 	and	r2, r5, #15
400091fc:	e0833182 	add	r3, r3, r2, lsl #3
40009200:	e893000c 	ldm	r3, {r2, r3}
40009204:	e28d1050 	add	r1, sp, #80	; 0x50
40009208:	e8910003 	ldm	r1, {r0, r1}
4000920c:	eb0011b6 	bl	4000d8ec <__aeabi_dmul>
40009210:	e1b05245 	asrs	r5, r5, #4
40009214:	e1a06000 	mov	r6, r0
40009218:	e1a07001 	mov	r7, r1
4000921c:	0a0001fd 	beq	40009a18 <_dtoa_r+0x16c8>
40009220:	e51f994c 	ldr	r9, [pc, #-2380]	; 400088dc <_dtoa_r+0x58c>
40009224:	e3a08002 	mov	r8, #2
40009228:	e3150001 	tst	r5, #1
4000922c:	1899000c 	ldmne	r9, {r2, r3}
40009230:	12888001 	addne	r8, r8, #1
40009234:	1b0011ac 	blne	4000d8ec <__aeabi_dmul>
40009238:	e1b050c5 	asrs	r5, r5, #1
4000923c:	e2899008 	add	r9, r9, #8
40009240:	1afffff8 	bne	40009228 <_dtoa_r+0xed8>
40009244:	e1a06000 	mov	r6, r0
40009248:	e1a07001 	mov	r7, r1
4000924c:	eafffed8 	b	40008db4 <_dtoa_r+0xa64>
40009250:	e3a06000 	mov	r6, #0
40009254:	e1a08006 	mov	r8, r6
40009258:	eafffe2e 	b	40008b18 <_dtoa_r+0x7c8>
4000925c:	e51f1984 	ldr	r1, [pc, #-2436]	; 400088e0 <_dtoa_r+0x590>
40009260:	e24ca001 	sub	sl, ip, #1
40009264:	e081118a 	add	r1, r1, sl, lsl #3
40009268:	e1a02008 	mov	r2, r8
4000926c:	e1a03009 	mov	r3, r9
40009270:	e8910003 	ldm	r1, {r0, r1}
40009274:	e58dc00c 	str	ip, [sp, #12]
40009278:	eb00119b 	bl	4000d8ec <__aeabi_dmul>
4000927c:	e58d0048 	str	r0, [sp, #72]	; 0x48
40009280:	e58d104c 	str	r1, [sp, #76]	; 0x4c
40009284:	e1a01007 	mov	r1, r7
40009288:	e1a00006 	mov	r0, r6
4000928c:	eb00130e 	bl	4000decc <__aeabi_d2iz>
40009290:	e1a05000 	mov	r5, r0
40009294:	eb00115d 	bl	4000d810 <__aeabi_i2d>
40009298:	e1a02000 	mov	r2, r0
4000929c:	e1a03001 	mov	r3, r1
400092a0:	e1a00006 	mov	r0, r6
400092a4:	e1a01007 	mov	r1, r7
400092a8:	eb00108a 	bl	4000d4d8 <__aeabi_dsub>
400092ac:	e59dc00c 	ldr	ip, [sp, #12]
400092b0:	e1a07001 	mov	r7, r1
400092b4:	e59d1020 	ldr	r1, [sp, #32]
400092b8:	e59d2020 	ldr	r2, [sp, #32]
400092bc:	e2855030 	add	r5, r5, #48	; 0x30
400092c0:	e2811001 	add	r1, r1, #1
400092c4:	e35c0001 	cmp	ip, #1
400092c8:	e5c25000 	strb	r5, [r2]
400092cc:	e1a06000 	mov	r6, r0
400092d0:	e58d1058 	str	r1, [sp, #88]	; 0x58
400092d4:	e1a05001 	mov	r5, r1
400092d8:	0a00001a 	beq	40009348 <_dtoa_r+0xff8>
400092dc:	e59d3020 	ldr	r3, [sp, #32]
400092e0:	e2439001 	sub	r9, r3, #1
400092e4:	e089900c 	add	r9, r9, ip
400092e8:	e1a05003 	mov	r5, r3
400092ec:	e1a00006 	mov	r0, r6
400092f0:	e1a01007 	mov	r1, r7
400092f4:	e3a02000 	mov	r2, #0
400092f8:	e51f3a18 	ldr	r3, [pc, #-2584]	; 400088e8 <_dtoa_r+0x598>
400092fc:	eb00117a 	bl	4000d8ec <__aeabi_dmul>
40009300:	e1a07001 	mov	r7, r1
40009304:	e1a06000 	mov	r6, r0
40009308:	eb0012ef 	bl	4000decc <__aeabi_d2iz>
4000930c:	e1a08000 	mov	r8, r0
40009310:	eb00113e 	bl	4000d810 <__aeabi_i2d>
40009314:	e2888030 	add	r8, r8, #48	; 0x30
40009318:	e1a02000 	mov	r2, r0
4000931c:	e1a03001 	mov	r3, r1
40009320:	e1a00006 	mov	r0, r6
40009324:	e1a01007 	mov	r1, r7
40009328:	eb00106a 	bl	4000d4d8 <__aeabi_dsub>
4000932c:	e5e58001 	strb	r8, [r5, #1]!
40009330:	e1550009 	cmp	r5, r9
40009334:	1affffee 	bne	400092f4 <_dtoa_r+0xfa4>
40009338:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
4000933c:	e1a06000 	mov	r6, r0
40009340:	e1a07001 	mov	r7, r1
40009344:	e08c500a 	add	r5, ip, sl
40009348:	e3a02000 	mov	r2, #0
4000934c:	e51f3a64 	ldr	r3, [pc, #-2660]	; 400088f0 <_dtoa_r+0x5a0>
40009350:	e28d1048 	add	r1, sp, #72	; 0x48
40009354:	e8910003 	ldm	r1, {r0, r1}
40009358:	eb00105f 	bl	4000d4dc <__adddf3>
4000935c:	e1a02006 	mov	r2, r6
40009360:	e1a03007 	mov	r3, r7
40009364:	eb0012c0 	bl	4000de6c <__aeabi_dcmplt>
40009368:	e3500000 	cmp	r0, #0
4000936c:	0a000101 	beq	40009778 <_dtoa_r+0x1428>
40009370:	e59d9020 	ldr	r9, [sp, #32]
40009374:	e5558001 	ldrb	r8, [r5, #-1]
40009378:	eafffd45 	b	40008894 <_dtoa_r+0x544>
4000937c:	e5963010 	ldr	r3, [r6, #16]
40009380:	e0863103 	add	r3, r6, r3, lsl #2
40009384:	e5930010 	ldr	r0, [r3, #16]
40009388:	eb0004cb 	bl	4000a6bc <__hi0bits>
4000938c:	e2600020 	rsb	r0, r0, #32
40009390:	eafffda7 	b	40008a34 <_dtoa_r+0x6e4>
40009394:	e59d0030 	ldr	r0, [sp, #48]	; 0x30
40009398:	e1a01006 	mov	r1, r6
4000939c:	eb000609 	bl	4000abc8 <__mcmp>
400093a0:	e3500000 	cmp	r0, #0
400093a4:	aafffdc4 	bge	40008abc <_dtoa_r+0x76c>
400093a8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400093ac:	e1a00004 	mov	r0, r4
400093b0:	e3a0200a 	mov	r2, #10
400093b4:	e3a03000 	mov	r3, #0
400093b8:	eb00044e 	bl	4000a4f8 <__multadd>
400093bc:	e59dc038 	ldr	ip, [sp, #56]	; 0x38
400093c0:	e35c0000 	cmp	ip, #0
400093c4:	e59dc018 	ldr	ip, [sp, #24]
400093c8:	e24cc001 	sub	ip, ip, #1
400093cc:	e58d0030 	str	r0, [sp, #48]	; 0x30
400093d0:	e58dc018 	str	ip, [sp, #24]
400093d4:	1a000030 	bne	4000949c <_dtoa_r+0x114c>
400093d8:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400093dc:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
400093e0:	e35c0000 	cmp	ip, #0
400093e4:	c3a03000 	movgt	r3, #0
400093e8:	d3a03001 	movle	r3, #1
400093ec:	e3510002 	cmp	r1, #2
400093f0:	d3a03000 	movle	r3, #0
400093f4:	e3530000 	cmp	r3, #0
400093f8:	058dc028 	streq	ip, [sp, #40]	; 0x28
400093fc:	0affff36 	beq	400090dc <_dtoa_r+0xd8c>
40009400:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009404:	e58dc028 	str	ip, [sp, #40]	; 0x28
40009408:	eafffdb4 	b	40008ae0 <_dtoa_r+0x790>
4000940c:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
40009410:	e35c0000 	cmp	ip, #0
40009414:	1a000132 	bne	400098e4 <_dtoa_r+0x1594>
40009418:	e3a02000 	mov	r2, #0
4000941c:	e51f3b40 	ldr	r3, [pc, #-2880]	; 400088e4 <_dtoa_r+0x594>
40009420:	e28d1010 	add	r1, sp, #16
40009424:	e8910003 	ldm	r1, {r0, r1}
40009428:	eb00112f 	bl	4000d8ec <__aeabi_dmul>
4000942c:	e1a0200a 	mov	r2, sl
40009430:	e1a0300b 	mov	r3, fp
40009434:	eb001298 	bl	4000de9c <__aeabi_dcmpge>
40009438:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
4000943c:	e3500000 	cmp	r0, #0
40009440:	e1a08006 	mov	r8, r6
40009444:	1affff19 	bne	400090b0 <_dtoa_r+0xd60>
40009448:	eafffdb2 	b	40008b18 <_dtoa_r+0x7c8>
4000944c:	e35a0000 	cmp	sl, #0
40009450:	1afffd72 	bne	40008a20 <_dtoa_r+0x6d0>
40009454:	e3cb34ff 	bic	r3, fp, #-16777216	; 0xff000000
40009458:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000945c:	e3530000 	cmp	r3, #0
40009460:	11a0700a 	movne	r7, sl
40009464:	1afffd6e 	bne	40008a24 <_dtoa_r+0x6d4>
40009468:	e3cb7102 	bic	r7, fp, #-2147483648	; 0x80000000
4000946c:	e1a07a27 	lsr	r7, r7, #20
40009470:	e1a07a07 	lsl	r7, r7, #20
40009474:	e3570000 	cmp	r7, #0
40009478:	0afffd69 	beq	40008a24 <_dtoa_r+0x6d4>
4000947c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009480:	e28cc001 	add	ip, ip, #1
40009484:	e58dc02c 	str	ip, [sp, #44]	; 0x2c
40009488:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000948c:	e28cc001 	add	ip, ip, #1
40009490:	e58dc024 	str	ip, [sp, #36]	; 0x24
40009494:	e3a07001 	mov	r7, #1
40009498:	eafffd61 	b	40008a24 <_dtoa_r+0x6d4>
4000949c:	e3a03000 	mov	r3, #0
400094a0:	e1a01008 	mov	r1, r8
400094a4:	e1a00004 	mov	r0, r4
400094a8:	e3a0200a 	mov	r2, #10
400094ac:	eb000411 	bl	4000a4f8 <__multadd>
400094b0:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400094b4:	e59d1098 	ldr	r1, [sp, #152]	; 0x98
400094b8:	e35c0000 	cmp	ip, #0
400094bc:	c3a03000 	movgt	r3, #0
400094c0:	d3a03001 	movle	r3, #1
400094c4:	e3510002 	cmp	r1, #2
400094c8:	d3a03000 	movle	r3, #0
400094cc:	e3530000 	cmp	r3, #0
400094d0:	e1a08000 	mov	r8, r0
400094d4:	058dc028 	streq	ip, [sp, #40]	; 0x28
400094d8:	1affffc8 	bne	40009400 <_dtoa_r+0x10b0>
400094dc:	e3550000 	cmp	r5, #0
400094e0:	da000004 	ble	400094f8 <_dtoa_r+0x11a8>
400094e4:	e1a01008 	mov	r1, r8
400094e8:	e1a02005 	mov	r2, r5
400094ec:	e1a00004 	mov	r0, r4
400094f0:	eb000571 	bl	4000aabc <__lshift>
400094f4:	e1a08000 	mov	r8, r0
400094f8:	e3570000 	cmp	r7, #0
400094fc:	01a0c008 	moveq	ip, r8
40009500:	1a0000f9 	bne	400098ec <_dtoa_r+0x159c>
40009504:	e59d1020 	ldr	r1, [sp, #32]
40009508:	e59d3028 	ldr	r3, [sp, #40]	; 0x28
4000950c:	e59d2020 	ldr	r2, [sp, #32]
40009510:	e2811001 	add	r1, r1, #1
40009514:	e58d1058 	str	r1, [sp, #88]	; 0x58
40009518:	e0822003 	add	r2, r2, r3
4000951c:	e20a1001 	and	r1, sl, #1
40009520:	e1a07006 	mov	r7, r6
40009524:	e58d202c 	str	r2, [sp, #44]	; 0x2c
40009528:	e58d1028 	str	r1, [sp, #40]	; 0x28
4000952c:	e59d5058 	ldr	r5, [sp, #88]	; 0x58
40009530:	e1a0900c 	mov	r9, ip
40009534:	e59d6030 	ldr	r6, [sp, #48]	; 0x30
40009538:	ea000008 	b	40009560 <_dtoa_r+0x1210>
4000953c:	eb0003ed 	bl	4000a4f8 <__multadd>
40009540:	e1a01009 	mov	r1, r9
40009544:	e1a08000 	mov	r8, r0
40009548:	e3a0200a 	mov	r2, #10
4000954c:	e1a00004 	mov	r0, r4
40009550:	e3a03000 	mov	r3, #0
40009554:	eb0003e7 	bl	4000a4f8 <__multadd>
40009558:	e1a09000 	mov	r9, r0
4000955c:	e2855001 	add	r5, r5, #1
40009560:	e1a01007 	mov	r1, r7
40009564:	e1a00006 	mov	r0, r6
40009568:	ebfffb00 	bl	40008170 <quorem>
4000956c:	e1a01008 	mov	r1, r8
40009570:	e1a0a000 	mov	sl, r0
40009574:	e1a00006 	mov	r0, r6
40009578:	eb000592 	bl	4000abc8 <__mcmp>
4000957c:	e1a02009 	mov	r2, r9
40009580:	e1a0b000 	mov	fp, r0
40009584:	e1a01007 	mov	r1, r7
40009588:	e1a00004 	mov	r0, r4
4000958c:	eb0005a5 	bl	4000ac28 <__mdiff>
40009590:	e590200c 	ldr	r2, [r0, #12]
40009594:	e245c001 	sub	ip, r5, #1
40009598:	e3520000 	cmp	r2, #0
4000959c:	e28a2030 	add	r2, sl, #48	; 0x30
400095a0:	e1a03000 	mov	r3, r0
400095a4:	e58d201c 	str	r2, [sp, #28]
400095a8:	e58dc024 	str	ip, [sp, #36]	; 0x24
400095ac:	1a000030 	bne	40009674 <_dtoa_r+0x1324>
400095b0:	e1a01003 	mov	r1, r3
400095b4:	e1a00006 	mov	r0, r6
400095b8:	e58d300c 	str	r3, [sp, #12]
400095bc:	eb000581 	bl	4000abc8 <__mcmp>
400095c0:	e59d300c 	ldr	r3, [sp, #12]
400095c4:	e1a02000 	mov	r2, r0
400095c8:	e1a01003 	mov	r1, r3
400095cc:	e1a00004 	mov	r0, r4
400095d0:	e58d200c 	str	r2, [sp, #12]
400095d4:	eb0003c0 	bl	4000a4dc <_Bfree>
400095d8:	e59d200c 	ldr	r2, [sp, #12]
400095dc:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
400095e0:	e192c00c 	orrs	ip, r2, ip
400095e4:	1a000002 	bne	400095f4 <_dtoa_r+0x12a4>
400095e8:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400095ec:	e35c0000 	cmp	ip, #0
400095f0:	0a0000f7 	beq	400099d4 <_dtoa_r+0x1684>
400095f4:	e35b0000 	cmp	fp, #0
400095f8:	ba000092 	blt	40009848 <_dtoa_r+0x14f8>
400095fc:	e59dc098 	ldr	ip, [sp, #152]	; 0x98
40009600:	e19bc00c 	orrs	ip, fp, ip
40009604:	1a000002 	bne	40009614 <_dtoa_r+0x12c4>
40009608:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
4000960c:	e35c0000 	cmp	ip, #0
40009610:	0a00008c 	beq	40009848 <_dtoa_r+0x14f8>
40009614:	e3520000 	cmp	r2, #0
40009618:	ca0000d1 	bgt	40009964 <_dtoa_r+0x1614>
4000961c:	e59dc02c 	ldr	ip, [sp, #44]	; 0x2c
40009620:	e59d201c 	ldr	r2, [sp, #28]
40009624:	e155000c 	cmp	r5, ip
40009628:	e5452001 	strb	r2, [r5, #-1]
4000962c:	e1a0b005 	mov	fp, r5
40009630:	0a0000da 	beq	400099a0 <_dtoa_r+0x1650>
40009634:	e1a01006 	mov	r1, r6
40009638:	e3a0200a 	mov	r2, #10
4000963c:	e3a03000 	mov	r3, #0
40009640:	e1a00004 	mov	r0, r4
40009644:	eb0003ab 	bl	4000a4f8 <__multadd>
40009648:	e1580009 	cmp	r8, r9
4000964c:	e1a06000 	mov	r6, r0
40009650:	e1a01008 	mov	r1, r8
40009654:	e1a00004 	mov	r0, r4
40009658:	e3a0200a 	mov	r2, #10
4000965c:	e3a03000 	mov	r3, #0
40009660:	1affffb5 	bne	4000953c <_dtoa_r+0x11ec>
40009664:	eb0003a3 	bl	4000a4f8 <__multadd>
40009668:	e1a08000 	mov	r8, r0
4000966c:	e1a09000 	mov	r9, r0
40009670:	eaffffb9 	b	4000955c <_dtoa_r+0x120c>
40009674:	e3a02001 	mov	r2, #1
40009678:	eaffffd2 	b	400095c8 <_dtoa_r+0x1278>
4000967c:	e3a0c001 	mov	ip, #1
40009680:	e58dc038 	str	ip, [sp, #56]	; 0x38
40009684:	eafffe59 	b	40008ff0 <_dtoa_r+0xca0>
40009688:	e3a03001 	mov	r3, #1
4000968c:	e58d309c 	str	r3, [sp, #156]	; 0x9c
40009690:	e58d303c 	str	r3, [sp, #60]	; 0x3c
40009694:	e58d3028 	str	r3, [sp, #40]	; 0x28
40009698:	e3a01000 	mov	r1, #0
4000969c:	e0035005 	and	r5, r3, r5
400096a0:	e5841044 	str	r1, [r4, #68]	; 0x44
400096a4:	eafffd91 	b	40008cf0 <_dtoa_r+0x9a0>
400096a8:	e35c000e 	cmp	ip, #14
400096ac:	83a03000 	movhi	r3, #0
400096b0:	93a03001 	movls	r3, #1
400096b4:	eafffff7 	b	40009698 <_dtoa_r+0x1348>
400096b8:	e28d1030 	add	r1, sp, #48	; 0x30
400096bc:	e8910006 	ldm	r1, {r1, r2}
400096c0:	e1a00004 	mov	r0, r4
400096c4:	eb0004bb 	bl	4000a9b8 <__pow5mult>
400096c8:	e58d0030 	str	r0, [sp, #48]	; 0x30
400096cc:	eafffcc4 	b	400089e4 <_dtoa_r+0x694>
400096d0:	e59dc028 	ldr	ip, [sp, #40]	; 0x28
400096d4:	e35c0000 	cmp	ip, #0
400096d8:	0afffe54 	beq	40009030 <_dtoa_r+0xce0>
400096dc:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
400096e0:	e35c0000 	cmp	ip, #0
400096e4:	dafffebb 	ble	400091d8 <_dtoa_r+0xe88>
400096e8:	e3a02000 	mov	r2, #0
400096ec:	e51f3e0c 	ldr	r3, [pc, #-3596]	; 400088e8 <_dtoa_r+0x598>
400096f0:	e1a00006 	mov	r0, r6
400096f4:	e1a01007 	mov	r1, r7
400096f8:	eb00107b 	bl	4000d8ec <__aeabi_dmul>
400096fc:	e1a06000 	mov	r6, r0
40009700:	e2880001 	add	r0, r8, #1
40009704:	e1a07001 	mov	r7, r1
40009708:	eb001040 	bl	4000d810 <__aeabi_i2d>
4000970c:	e1a02000 	mov	r2, r0
40009710:	e1a03001 	mov	r3, r1
40009714:	e1a00006 	mov	r0, r6
40009718:	e1a01007 	mov	r1, r7
4000971c:	eb001072 	bl	4000d8ec <__aeabi_dmul>
40009720:	e3a02000 	mov	r2, #0
40009724:	e51f3e40 	ldr	r3, [pc, #-3648]	; 400088ec <_dtoa_r+0x59c>
40009728:	eb000f6b 	bl	4000d4dc <__adddf3>
4000972c:	e59dc018 	ldr	ip, [sp, #24]
40009730:	e24cc001 	sub	ip, ip, #1
40009734:	e58dc060 	str	ip, [sp, #96]	; 0x60
40009738:	e1a08000 	mov	r8, r0
4000973c:	e241950d 	sub	r9, r1, #54525952	; 0x3400000
40009740:	e59dc03c 	ldr	ip, [sp, #60]	; 0x3c
40009744:	eafffdb4 	b	40008e1c <_dtoa_r+0xacc>
40009748:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
4000974c:	e58d2020 	str	r2, [sp, #32]
40009750:	e28cc001 	add	ip, ip, #1
40009754:	e3a02030 	mov	r2, #48	; 0x30
40009758:	e5c32000 	strb	r2, [r3]
4000975c:	e58dc018 	str	ip, [sp, #24]
40009760:	e3a02031 	mov	r2, #49	; 0x31
40009764:	eafffc6f 	b	40008928 <_dtoa_r+0x5d8>
40009768:	e28d7050 	add	r7, sp, #80	; 0x50
4000976c:	e89700c0 	ldm	r7, {r6, r7}
40009770:	e3a08002 	mov	r8, #2
40009774:	eafffd8e 	b	40008db4 <_dtoa_r+0xa64>
40009778:	e28d3048 	add	r3, sp, #72	; 0x48
4000977c:	e893000c 	ldm	r3, {r2, r3}
40009780:	e3a00000 	mov	r0, #0
40009784:	e51f1e9c 	ldr	r1, [pc, #-3740]	; 400088f0 <_dtoa_r+0x5a0>
40009788:	eb000f52 	bl	4000d4d8 <__aeabi_dsub>
4000978c:	e1a02006 	mov	r2, r6
40009790:	e1a03007 	mov	r3, r7
40009794:	eb0011c6 	bl	4000deb4 <__aeabi_dcmpgt>
40009798:	e3500000 	cmp	r0, #0
4000979c:	0afffe8d 	beq	400091d8 <_dtoa_r+0xe88>
400097a0:	e5552001 	ldrb	r2, [r5, #-1]
400097a4:	e3520030 	cmp	r2, #48	; 0x30
400097a8:	e1a03005 	mov	r3, r5
400097ac:	e2455001 	sub	r5, r5, #1
400097b0:	0afffffa 	beq	400097a0 <_dtoa_r+0x1450>
400097b4:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
400097b8:	e59d9020 	ldr	r9, [sp, #32]
400097bc:	e58dc018 	str	ip, [sp, #24]
400097c0:	e58d3020 	str	r3, [sp, #32]
400097c4:	eafffce8 	b	40008b6c <_dtoa_r+0x81c>
400097c8:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
400097cc:	e1a00004 	mov	r0, r4
400097d0:	eb000478 	bl	4000a9b8 <__pow5mult>
400097d4:	e58d0030 	str	r0, [sp, #48]	; 0x30
400097d8:	eafffc81 	b	400089e4 <_dtoa_r+0x694>
400097dc:	e59dc018 	ldr	ip, [sp, #24]
400097e0:	e3a03031 	mov	r3, #49	; 0x31
400097e4:	e28cc001 	add	ip, ip, #1
400097e8:	e59d9020 	ldr	r9, [sp, #32]
400097ec:	e58dc018 	str	ip, [sp, #24]
400097f0:	e58db020 	str	fp, [sp, #32]
400097f4:	e5c23000 	strb	r3, [r2]
400097f8:	eafffcd0 	b	40008b40 <_dtoa_r+0x7f0>
400097fc:	e59dc05c 	ldr	ip, [sp, #92]	; 0x5c
40009800:	e35c0000 	cmp	ip, #0
40009804:	059d3068 	ldreq	r3, [sp, #104]	; 0x68
40009808:	12833e43 	addne	r3, r3, #1072	; 0x430
4000980c:	12833003 	addne	r3, r3, #3
40009810:	159d6034 	ldrne	r6, [sp, #52]	; 0x34
40009814:	059d6034 	ldreq	r6, [sp, #52]	; 0x34
40009818:	02633036 	rsbeq	r3, r3, #54	; 0x36
4000981c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
40009820:	eafffd0f 	b	40008c64 <_dtoa_r+0x914>
40009824:	e59d401c 	ldr	r4, [sp, #28]
40009828:	e1a0500b 	mov	r5, fp
4000982c:	e59d9020 	ldr	r9, [sp, #32]
40009830:	e58d5020 	str	r5, [sp, #32]
40009834:	eafffccc 	b	40008b6c <_dtoa_r+0x81c>
40009838:	e59d4064 	ldr	r4, [sp, #100]	; 0x64
4000983c:	e1a05009 	mov	r5, r9
40009840:	e59d9020 	ldr	r9, [sp, #32]
40009844:	eafffc12 	b	40008894 <_dtoa_r+0x544>
40009848:	e3520000 	cmp	r2, #0
4000984c:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009850:	e1a0c009 	mov	ip, r9
40009854:	e1a06007 	mov	r6, r7
40009858:	e59d701c 	ldr	r7, [sp, #28]
4000985c:	da00000d 	ble	40009898 <_dtoa_r+0x1548>
40009860:	e59d1030 	ldr	r1, [sp, #48]	; 0x30
40009864:	e3a02001 	mov	r2, #1
40009868:	e1a00004 	mov	r0, r4
4000986c:	e58d900c 	str	r9, [sp, #12]
40009870:	eb000491 	bl	4000aabc <__lshift>
40009874:	e1a01006 	mov	r1, r6
40009878:	e58d0030 	str	r0, [sp, #48]	; 0x30
4000987c:	eb0004d1 	bl	4000abc8 <__mcmp>
40009880:	e3500000 	cmp	r0, #0
40009884:	e59dc00c 	ldr	ip, [sp, #12]
40009888:	da00005a 	ble	400099f8 <_dtoa_r+0x16a8>
4000988c:	e3570039 	cmp	r7, #57	; 0x39
40009890:	0a000048 	beq	400099b8 <_dtoa_r+0x1668>
40009894:	e28a7031 	add	r7, sl, #49	; 0x31
40009898:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000989c:	e2831001 	add	r1, r3, #1
400098a0:	e59d9020 	ldr	r9, [sp, #32]
400098a4:	e1a05008 	mov	r5, r8
400098a8:	e5c37000 	strb	r7, [r3]
400098ac:	e1a0800c 	mov	r8, ip
400098b0:	e58d1020 	str	r1, [sp, #32]
400098b4:	eafffca1 	b	40008b40 <_dtoa_r+0x7f0>
400098b8:	1a000001 	bne	400098c4 <_dtoa_r+0x1574>
400098bc:	e3170001 	tst	r7, #1
400098c0:	1afffe29 	bne	4000916c <_dtoa_r+0xe1c>
400098c4:	e55b2001 	ldrb	r2, [fp, #-1]
400098c8:	e3520030 	cmp	r2, #48	; 0x30
400098cc:	e1a0300b 	mov	r3, fp
400098d0:	e24bb001 	sub	fp, fp, #1
400098d4:	0afffffa 	beq	400098c4 <_dtoa_r+0x1574>
400098d8:	e59d9020 	ldr	r9, [sp, #32]
400098dc:	e58d3020 	str	r3, [sp, #32]
400098e0:	eafffc96 	b	40008b40 <_dtoa_r+0x7f0>
400098e4:	e3a06000 	mov	r6, #0
400098e8:	eafffdef 	b	400090ac <_dtoa_r+0xd5c>
400098ec:	e5981004 	ldr	r1, [r8, #4]
400098f0:	e1a00004 	mov	r0, r4
400098f4:	eb0002d5 	bl	4000a450 <_Balloc>
400098f8:	e5982010 	ldr	r2, [r8, #16]
400098fc:	e2822002 	add	r2, r2, #2
40009900:	e1a05000 	mov	r5, r0
40009904:	e1a02102 	lsl	r2, r2, #2
40009908:	e288100c 	add	r1, r8, #12
4000990c:	e280000c 	add	r0, r0, #12
40009910:	eb000290 	bl	4000a358 <memcpy>
40009914:	e1a00004 	mov	r0, r4
40009918:	e1a01005 	mov	r1, r5
4000991c:	e3a02001 	mov	r2, #1
40009920:	eb000465 	bl	4000aabc <__lshift>
40009924:	e1a0c000 	mov	ip, r0
40009928:	eafffef5 	b	40009504 <_dtoa_r+0x11b4>
4000992c:	e28d1010 	add	r1, sp, #16
40009930:	e8910003 	ldm	r1, {r0, r1}
40009934:	e1a02006 	mov	r2, r6
40009938:	e1a03007 	mov	r3, r7
4000993c:	eb001144 	bl	4000de54 <__aeabi_dcmpeq>
40009940:	e3500000 	cmp	r0, #0
40009944:	0affffb8 	beq	4000982c <_dtoa_r+0x14dc>
40009948:	e3180001 	tst	r8, #1
4000994c:	e59d9020 	ldr	r9, [sp, #32]
40009950:	0affffb6 	beq	40009830 <_dtoa_r+0x14e0>
40009954:	e59dc018 	ldr	ip, [sp, #24]
40009958:	e58dc060 	str	ip, [sp, #96]	; 0x60
4000995c:	e5558001 	ldrb	r8, [r5, #-1]
40009960:	eafffbcb 	b	40008894 <_dtoa_r+0x544>
40009964:	e58d6030 	str	r6, [sp, #48]	; 0x30
40009968:	e1a06007 	mov	r6, r7
4000996c:	e59d701c 	ldr	r7, [sp, #28]
40009970:	e3570039 	cmp	r7, #57	; 0x39
40009974:	e1a0c009 	mov	ip, r9
40009978:	0a00000e 	beq	400099b8 <_dtoa_r+0x1668>
4000997c:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
40009980:	e2877001 	add	r7, r7, #1
40009984:	e2831001 	add	r1, r3, #1
40009988:	e59d9020 	ldr	r9, [sp, #32]
4000998c:	e1a05008 	mov	r5, r8
40009990:	e5c37000 	strb	r7, [r3]
40009994:	e58d1020 	str	r1, [sp, #32]
40009998:	e1a0800c 	mov	r8, ip
4000999c:	eafffc67 	b	40008b40 <_dtoa_r+0x7f0>
400099a0:	e58d6030 	str	r6, [sp, #48]	; 0x30
400099a4:	e1a05008 	mov	r5, r8
400099a8:	e1a06007 	mov	r6, r7
400099ac:	e1a08009 	mov	r8, r9
400099b0:	e59d701c 	ldr	r7, [sp, #28]
400099b4:	eafffde3 	b	40009148 <_dtoa_r+0xdf8>
400099b8:	e59d2024 	ldr	r2, [sp, #36]	; 0x24
400099bc:	e3a03039 	mov	r3, #57	; 0x39
400099c0:	e1a05008 	mov	r5, r8
400099c4:	e5c23000 	strb	r3, [r2]
400099c8:	e1a0800c 	mov	r8, ip
400099cc:	e282b001 	add	fp, r2, #1
400099d0:	eafffde9 	b	4000917c <_dtoa_r+0xe2c>
400099d4:	e58d6030 	str	r6, [sp, #48]	; 0x30
400099d8:	e1a06007 	mov	r6, r7
400099dc:	e59d701c 	ldr	r7, [sp, #28]
400099e0:	e3570039 	cmp	r7, #57	; 0x39
400099e4:	e1a0c009 	mov	ip, r9
400099e8:	0afffff2 	beq	400099b8 <_dtoa_r+0x1668>
400099ec:	e35b0000 	cmp	fp, #0
400099f0:	caffffa7 	bgt	40009894 <_dtoa_r+0x1544>
400099f4:	eaffffa7 	b	40009898 <_dtoa_r+0x1548>
400099f8:	1affffa6 	bne	40009898 <_dtoa_r+0x1548>
400099fc:	e3170001 	tst	r7, #1
40009a00:	0affffa4 	beq	40009898 <_dtoa_r+0x1548>
40009a04:	eaffffa0 	b	4000988c <_dtoa_r+0x153c>
40009a08:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40009a0c:	e59d9020 	ldr	r9, [sp, #32]
40009a10:	e58dc020 	str	ip, [sp, #32]
40009a14:	eafffc54 	b	40008b6c <_dtoa_r+0x81c>
40009a18:	e3a08002 	mov	r8, #2
40009a1c:	eafffce4 	b	40008db4 <_dtoa_r+0xa64>
40009a20:	e59dc060 	ldr	ip, [sp, #96]	; 0x60
40009a24:	e58dc018 	str	ip, [sp, #24]
40009a28:	e59dc058 	ldr	ip, [sp, #88]	; 0x58
40009a2c:	e59d9020 	ldr	r9, [sp, #32]
40009a30:	e58dc020 	str	ip, [sp, #32]
40009a34:	eafffc4c 	b	40008b6c <_dtoa_r+0x81c>
40009a38:	1263303c 	rsbne	r3, r3, #60	; 0x3c
40009a3c:	0afffc0b 	beq	40008a70 <_dtoa_r+0x720>
40009a40:	eafffc03 	b	40008a54 <_dtoa_r+0x704>
40009a44:	e1a00000 	nop			; (mov r0, r0)

40009a48 <_setlocale_r>:
40009a48:	e92d4010 	push	{r4, lr}
40009a4c:	e2524000 	subs	r4, r2, #0
40009a50:	0a000004 	beq	40009a68 <_setlocale_r+0x20>
40009a54:	e1a00004 	mov	r0, r4
40009a58:	e59f104c 	ldr	r1, [pc, #76]	; 40009aac <_setlocale_r+0x64>
40009a5c:	eb0005f2 	bl	4000b22c <strcmp>
40009a60:	e3500000 	cmp	r0, #0
40009a64:	1a000002 	bne	40009a74 <_setlocale_r+0x2c>
40009a68:	e59f0040 	ldr	r0, [pc, #64]	; 40009ab0 <_setlocale_r+0x68>
40009a6c:	e8bd4010 	pop	{r4, lr}
40009a70:	e12fff1e 	bx	lr
40009a74:	e1a00004 	mov	r0, r4
40009a78:	e59f1030 	ldr	r1, [pc, #48]	; 40009ab0 <_setlocale_r+0x68>
40009a7c:	eb0005ea 	bl	4000b22c <strcmp>
40009a80:	e3500000 	cmp	r0, #0
40009a84:	0afffff7 	beq	40009a68 <_setlocale_r+0x20>
40009a88:	e1a00004 	mov	r0, r4
40009a8c:	e59f1020 	ldr	r1, [pc, #32]	; 40009ab4 <_setlocale_r+0x6c>
40009a90:	eb0005e5 	bl	4000b22c <strcmp>
40009a94:	e59f3014 	ldr	r3, [pc, #20]	; 40009ab0 <_setlocale_r+0x68>
40009a98:	e3500000 	cmp	r0, #0
40009a9c:	01a00003 	moveq	r0, r3
40009aa0:	13a00000 	movne	r0, #0
40009aa4:	e8bd4010 	pop	{r4, lr}
40009aa8:	e12fff1e 	bx	lr
40009aac:	400172d0 	ldrdmi	r7, [r1], -r0
40009ab0:	40017278 	andmi	r7, r1, r8, ror r2
40009ab4:	40017238 	andmi	r7, r1, r8, lsr r2

40009ab8 <__locale_charset>:
40009ab8:	e59f0000 	ldr	r0, [pc]	; 40009ac0 <__locale_charset+0x8>
40009abc:	e12fff1e 	bx	lr
40009ac0:	40017a18 	andmi	r7, r1, r8, lsl sl

40009ac4 <__locale_mb_cur_max>:
40009ac4:	e59f3004 	ldr	r3, [pc, #4]	; 40009ad0 <__locale_mb_cur_max+0xc>
40009ac8:	e5930020 	ldr	r0, [r3, #32]
40009acc:	e12fff1e 	bx	lr
40009ad0:	40017a18 	andmi	r7, r1, r8, lsl sl

40009ad4 <__locale_msgcharset>:
40009ad4:	e59f0000 	ldr	r0, [pc]	; 40009adc <__locale_msgcharset+0x8>
40009ad8:	e12fff1e 	bx	lr
40009adc:	40017a3c 	andmi	r7, r1, ip, lsr sl

40009ae0 <__locale_cjk_lang>:
40009ae0:	e3a00000 	mov	r0, #0
40009ae4:	e12fff1e 	bx	lr

40009ae8 <_localeconv_r>:
40009ae8:	e59f0000 	ldr	r0, [pc]	; 40009af0 <_localeconv_r+0x8>
40009aec:	e12fff1e 	bx	lr
40009af0:	40017a5c 	andmi	r7, r1, ip, asr sl

40009af4 <setlocale>:
40009af4:	e59f300c 	ldr	r3, [pc, #12]	; 40009b08 <setlocale+0x14>
40009af8:	e1a02001 	mov	r2, r1
40009afc:	e1a01000 	mov	r1, r0
40009b00:	e5930000 	ldr	r0, [r3]
40009b04:	eaffffcf 	b	40009a48 <_setlocale_r>
40009b08:	400175e8 	andmi	r7, r1, r8, ror #11

40009b0c <localeconv>:
40009b0c:	e59f0000 	ldr	r0, [pc]	; 40009b14 <localeconv+0x8>
40009b10:	e12fff1e 	bx	lr
40009b14:	40017a5c 	andmi	r7, r1, ip, asr sl

40009b18 <_malloc_r>:
40009b18:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009b1c:	e281500b 	add	r5, r1, #11
40009b20:	e3550016 	cmp	r5, #22
40009b24:	83c55007 	bichi	r5, r5, #7
40009b28:	81a03fa5 	lsrhi	r3, r5, #31
40009b2c:	93a03000 	movls	r3, #0
40009b30:	93a05010 	movls	r5, #16
40009b34:	e1550001 	cmp	r5, r1
40009b38:	21a01003 	movcs	r1, r3
40009b3c:	33831001 	orrcc	r1, r3, #1
40009b40:	e3510000 	cmp	r1, #0
40009b44:	13a0300c 	movne	r3, #12
40009b48:	e24dd00c 	sub	sp, sp, #12
40009b4c:	e1a06000 	mov	r6, r0
40009b50:	15803000 	strne	r3, [r0]
40009b54:	13a04000 	movne	r4, #0
40009b58:	1a000015 	bne	40009bb4 <_malloc_r+0x9c>
40009b5c:	eb000239 	bl	4000a448 <__malloc_lock>
40009b60:	e3550f7e 	cmp	r5, #504	; 0x1f8
40009b64:	2a000016 	bcs	40009bc4 <_malloc_r+0xac>
40009b68:	e59f76c8 	ldr	r7, [pc, #1736]	; 4000a238 <_malloc_r+0x720>
40009b6c:	e1a0e1a5 	lsr	lr, r5, #3
40009b70:	e087318e 	add	r3, r7, lr, lsl #3
40009b74:	e593400c 	ldr	r4, [r3, #12]
40009b78:	e1540003 	cmp	r4, r3
40009b7c:	0a000145 	beq	4000a098 <_malloc_r+0x580>
40009b80:	e5943004 	ldr	r3, [r4, #4]
40009b84:	e3c33003 	bic	r3, r3, #3
40009b88:	e0843003 	add	r3, r4, r3
40009b8c:	e593c004 	ldr	ip, [r3, #4]
40009b90:	e2841008 	add	r1, r4, #8
40009b94:	e8910006 	ldm	r1, {r1, r2}
40009b98:	e38cc001 	orr	ip, ip, #1
40009b9c:	e581200c 	str	r2, [r1, #12]
40009ba0:	e1a00006 	mov	r0, r6
40009ba4:	e5821008 	str	r1, [r2, #8]
40009ba8:	e583c004 	str	ip, [r3, #4]
40009bac:	eb000226 	bl	4000a44c <__malloc_unlock>
40009bb0:	e2844008 	add	r4, r4, #8
40009bb4:	e1a00004 	mov	r0, r4
40009bb8:	e28dd00c 	add	sp, sp, #12
40009bbc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009bc0:	e12fff1e 	bx	lr
40009bc4:	e1b0e4a5 	lsrs	lr, r5, #9
40009bc8:	03a0107e 	moveq	r1, #126	; 0x7e
40009bcc:	03a0e03f 	moveq	lr, #63	; 0x3f
40009bd0:	1a000061 	bne	40009d5c <_malloc_r+0x244>
40009bd4:	e59f765c 	ldr	r7, [pc, #1628]	; 4000a238 <_malloc_r+0x720>
40009bd8:	e0871101 	add	r1, r7, r1, lsl #2
40009bdc:	e591400c 	ldr	r4, [r1, #12]
40009be0:	e1510004 	cmp	r1, r4
40009be4:	1a000005 	bne	40009c00 <_malloc_r+0xe8>
40009be8:	ea00000a 	b	40009c18 <_malloc_r+0x100>
40009bec:	e3530000 	cmp	r3, #0
40009bf0:	aa0000de 	bge	40009f70 <_malloc_r+0x458>
40009bf4:	e594400c 	ldr	r4, [r4, #12]
40009bf8:	e1510004 	cmp	r1, r4
40009bfc:	0a000005 	beq	40009c18 <_malloc_r+0x100>
40009c00:	e5942004 	ldr	r2, [r4, #4]
40009c04:	e3c22003 	bic	r2, r2, #3
40009c08:	e0653002 	rsb	r3, r5, r2
40009c0c:	e353000f 	cmp	r3, #15
40009c10:	dafffff5 	ble	40009bec <_malloc_r+0xd4>
40009c14:	e24ee001 	sub	lr, lr, #1
40009c18:	e28ee001 	add	lr, lr, #1
40009c1c:	e59f3614 	ldr	r3, [pc, #1556]	; 4000a238 <_malloc_r+0x720>
40009c20:	e5974010 	ldr	r4, [r7, #16]
40009c24:	e2838008 	add	r8, r3, #8
40009c28:	e1540008 	cmp	r4, r8
40009c2c:	05931004 	ldreq	r1, [r3, #4]
40009c30:	0a000016 	beq	40009c90 <_malloc_r+0x178>
40009c34:	e5942004 	ldr	r2, [r4, #4]
40009c38:	e3c22003 	bic	r2, r2, #3
40009c3c:	e0651002 	rsb	r1, r5, r2
40009c40:	e351000f 	cmp	r1, #15
40009c44:	ca000101 	bgt	4000a050 <_malloc_r+0x538>
40009c48:	e3510000 	cmp	r1, #0
40009c4c:	e5838014 	str	r8, [r3, #20]
40009c50:	e5838010 	str	r8, [r3, #16]
40009c54:	aa000046 	bge	40009d74 <_malloc_r+0x25c>
40009c58:	e3520c02 	cmp	r2, #512	; 0x200
40009c5c:	2a0000dc 	bcs	40009fd4 <_malloc_r+0x4bc>
40009c60:	e5930004 	ldr	r0, [r3, #4]
40009c64:	e1a021a2 	lsr	r2, r2, #3
40009c68:	e1a01142 	asr	r1, r2, #2
40009c6c:	e3a0c001 	mov	ip, #1
40009c70:	e180111c 	orr	r1, r0, ip, lsl r1
40009c74:	e0832182 	add	r2, r3, r2, lsl #3
40009c78:	e5920008 	ldr	r0, [r2, #8]
40009c7c:	e5831004 	str	r1, [r3, #4]
40009c80:	e5840008 	str	r0, [r4, #8]
40009c84:	e584200c 	str	r2, [r4, #12]
40009c88:	e5824008 	str	r4, [r2, #8]
40009c8c:	e580400c 	str	r4, [r0, #12]
40009c90:	e1a0314e 	asr	r3, lr, #2
40009c94:	e3a00001 	mov	r0, #1
40009c98:	e1a00310 	lsl	r0, r0, r3
40009c9c:	e1500001 	cmp	r0, r1
40009ca0:	8a00003e 	bhi	40009da0 <_malloc_r+0x288>
40009ca4:	e1110000 	tst	r1, r0
40009ca8:	1a000008 	bne	40009cd0 <_malloc_r+0x1b8>
40009cac:	e1a00080 	lsl	r0, r0, #1
40009cb0:	e3cee003 	bic	lr, lr, #3
40009cb4:	e1110000 	tst	r1, r0
40009cb8:	e28ee004 	add	lr, lr, #4
40009cbc:	1a000003 	bne	40009cd0 <_malloc_r+0x1b8>
40009cc0:	e1a00080 	lsl	r0, r0, #1
40009cc4:	e1110000 	tst	r1, r0
40009cc8:	e28ee004 	add	lr, lr, #4
40009ccc:	0afffffb 	beq	40009cc0 <_malloc_r+0x1a8>
40009cd0:	e087418e 	add	r4, r7, lr, lsl #3
40009cd4:	e1a0c004 	mov	ip, r4
40009cd8:	e1a0900e 	mov	r9, lr
40009cdc:	e59c300c 	ldr	r3, [ip, #12]
40009ce0:	e15c0003 	cmp	ip, r3
40009ce4:	1a000005 	bne	40009d00 <_malloc_r+0x1e8>
40009ce8:	ea0000e5 	b	4000a084 <_malloc_r+0x56c>
40009cec:	e3520000 	cmp	r2, #0
40009cf0:	aa0000ee 	bge	4000a0b0 <_malloc_r+0x598>
40009cf4:	e593300c 	ldr	r3, [r3, #12]
40009cf8:	e15c0003 	cmp	ip, r3
40009cfc:	0a0000e0 	beq	4000a084 <_malloc_r+0x56c>
40009d00:	e5931004 	ldr	r1, [r3, #4]
40009d04:	e3c11003 	bic	r1, r1, #3
40009d08:	e0652001 	rsb	r2, r5, r1
40009d0c:	e352000f 	cmp	r2, #15
40009d10:	dafffff5 	ble	40009cec <_malloc_r+0x1d4>
40009d14:	e1a04003 	mov	r4, r3
40009d18:	e5b4c008 	ldr	ip, [r4, #8]!
40009d1c:	e593100c 	ldr	r1, [r3, #12]
40009d20:	e3859001 	orr	r9, r5, #1
40009d24:	e382e001 	orr	lr, r2, #1
40009d28:	e0835005 	add	r5, r3, r5
40009d2c:	e5839004 	str	r9, [r3, #4]
40009d30:	e1a00006 	mov	r0, r6
40009d34:	e58c100c 	str	r1, [ip, #12]
40009d38:	e581c008 	str	ip, [r1, #8]
40009d3c:	e5875014 	str	r5, [r7, #20]
40009d40:	e5875010 	str	r5, [r7, #16]
40009d44:	e585800c 	str	r8, [r5, #12]
40009d48:	e5858008 	str	r8, [r5, #8]
40009d4c:	e585e004 	str	lr, [r5, #4]
40009d50:	e7852002 	str	r2, [r5, r2]
40009d54:	eb0001bc 	bl	4000a44c <__malloc_unlock>
40009d58:	eaffff95 	b	40009bb4 <_malloc_r+0x9c>
40009d5c:	e35e0004 	cmp	lr, #4
40009d60:	8a000091 	bhi	40009fac <_malloc_r+0x494>
40009d64:	e1a0e325 	lsr	lr, r5, #6
40009d68:	e28ee038 	add	lr, lr, #56	; 0x38
40009d6c:	e1a0108e 	lsl	r1, lr, #1
40009d70:	eaffff97 	b	40009bd4 <_malloc_r+0xbc>
40009d74:	e0842002 	add	r2, r4, r2
40009d78:	e5923004 	ldr	r3, [r2, #4]
40009d7c:	e3833001 	orr	r3, r3, #1
40009d80:	e1a00006 	mov	r0, r6
40009d84:	e5823004 	str	r3, [r2, #4]
40009d88:	eb0001af 	bl	4000a44c <__malloc_unlock>
40009d8c:	e2844008 	add	r4, r4, #8
40009d90:	e1a00004 	mov	r0, r4
40009d94:	e28dd00c 	add	sp, sp, #12
40009d98:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009d9c:	e12fff1e 	bx	lr
40009da0:	e5974008 	ldr	r4, [r7, #8]
40009da4:	e5949004 	ldr	r9, [r4, #4]
40009da8:	e3c99003 	bic	r9, r9, #3
40009dac:	e1550009 	cmp	r5, r9
40009db0:	8a000002 	bhi	40009dc0 <_malloc_r+0x2a8>
40009db4:	e0653009 	rsb	r3, r5, r9
40009db8:	e353000f 	cmp	r3, #15
40009dbc:	ca00005e 	bgt	40009f3c <_malloc_r+0x424>
40009dc0:	e59fa474 	ldr	sl, [pc, #1140]	; 4000a23c <_malloc_r+0x724>
40009dc4:	e5973408 	ldr	r3, [r7, #1032]	; 0x408
40009dc8:	e59ab000 	ldr	fp, [sl]
40009dcc:	e3730001 	cmn	r3, #1
40009dd0:	e085b00b 	add	fp, r5, fp
40009dd4:	128bba01 	addne	fp, fp, #4096	; 0x1000
40009dd8:	128bb00f 	addne	fp, fp, #15
40009ddc:	13cbbeff 	bicne	fp, fp, #4080	; 0xff0
40009de0:	028bb010 	addeq	fp, fp, #16
40009de4:	13cbb00f 	bicne	fp, fp, #15
40009de8:	e0842009 	add	r2, r4, r9
40009dec:	e1a00006 	mov	r0, r6
40009df0:	e1a0100b 	mov	r1, fp
40009df4:	e58d2004 	str	r2, [sp, #4]
40009df8:	eb0004fa 	bl	4000b1e8 <_sbrk_r>
40009dfc:	e3700001 	cmn	r0, #1
40009e00:	e1a08000 	mov	r8, r0
40009e04:	e59d2004 	ldr	r2, [sp, #4]
40009e08:	0a0000ba 	beq	4000a0f8 <_malloc_r+0x5e0>
40009e0c:	e1520000 	cmp	r2, r0
40009e10:	8a0000b6 	bhi	4000a0f0 <_malloc_r+0x5d8>
40009e14:	e59a3004 	ldr	r3, [sl, #4]
40009e18:	e1520008 	cmp	r2, r8
40009e1c:	e08b3003 	add	r3, fp, r3
40009e20:	e58a3004 	str	r3, [sl, #4]
40009e24:	0a0000e8 	beq	4000a1cc <_malloc_r+0x6b4>
40009e28:	e5971408 	ldr	r1, [r7, #1032]	; 0x408
40009e2c:	e3710001 	cmn	r1, #1
40009e30:	10622008 	rsbne	r2, r2, r8
40009e34:	e59f13fc 	ldr	r1, [pc, #1020]	; 4000a238 <_malloc_r+0x720>
40009e38:	10833002 	addne	r3, r3, r2
40009e3c:	05818408 	streq	r8, [r1, #1032]	; 0x408
40009e40:	158a3004 	strne	r3, [sl, #4]
40009e44:	e2183007 	ands	r3, r8, #7
40009e48:	12632008 	rsbne	r2, r3, #8
40009e4c:	10888002 	addne	r8, r8, r2
40009e50:	12633a01 	rsbne	r3, r3, #4096	; 0x1000
40009e54:	12832008 	addne	r2, r3, #8
40009e58:	e088300b 	add	r3, r8, fp
40009e5c:	03a02a01 	moveq	r2, #4096	; 0x1000
40009e60:	e1a03a03 	lsl	r3, r3, #20
40009e64:	e042ba23 	sub	fp, r2, r3, lsr #20
40009e68:	e1a0100b 	mov	r1, fp
40009e6c:	e1a00006 	mov	r0, r6
40009e70:	eb0004dc 	bl	4000b1e8 <_sbrk_r>
40009e74:	e3700001 	cmn	r0, #1
40009e78:	10682000 	rsbne	r2, r8, r0
40009e7c:	e59a3004 	ldr	r3, [sl, #4]
40009e80:	108b2002 	addne	r2, fp, r2
40009e84:	03a0b000 	moveq	fp, #0
40009e88:	13822001 	orrne	r2, r2, #1
40009e8c:	03a02001 	moveq	r2, #1
40009e90:	e08b3003 	add	r3, fp, r3
40009e94:	e1540007 	cmp	r4, r7
40009e98:	e5878008 	str	r8, [r7, #8]
40009e9c:	e58a3004 	str	r3, [sl, #4]
40009ea0:	e5882004 	str	r2, [r8, #4]
40009ea4:	e59fb390 	ldr	fp, [pc, #912]	; 4000a23c <_malloc_r+0x724>
40009ea8:	0a00000d 	beq	40009ee4 <_malloc_r+0x3cc>
40009eac:	e359000f 	cmp	r9, #15
40009eb0:	9a0000b1 	bls	4000a17c <_malloc_r+0x664>
40009eb4:	e5940004 	ldr	r0, [r4, #4]
40009eb8:	e249200c 	sub	r2, r9, #12
40009ebc:	e3c22007 	bic	r2, r2, #7
40009ec0:	e2000001 	and	r0, r0, #1
40009ec4:	e1820000 	orr	r0, r2, r0
40009ec8:	e3a01005 	mov	r1, #5
40009ecc:	e352000f 	cmp	r2, #15
40009ed0:	e0842002 	add	r2, r4, r2
40009ed4:	e5840004 	str	r0, [r4, #4]
40009ed8:	e5821004 	str	r1, [r2, #4]
40009edc:	e5821008 	str	r1, [r2, #8]
40009ee0:	8a0000c0 	bhi	4000a1e8 <_malloc_r+0x6d0>
40009ee4:	e59a202c 	ldr	r2, [sl, #44]	; 0x2c
40009ee8:	e1530002 	cmp	r3, r2
40009eec:	e59f2348 	ldr	r2, [pc, #840]	; 4000a23c <_malloc_r+0x724>
40009ef0:	8582302c 	strhi	r3, [r2, #44]	; 0x2c
40009ef4:	e59a2030 	ldr	r2, [sl, #48]	; 0x30
40009ef8:	e5974008 	ldr	r4, [r7, #8]
40009efc:	e1530002 	cmp	r3, r2
40009f00:	95943004 	ldrls	r3, [r4, #4]
40009f04:	e59f2330 	ldr	r2, [pc, #816]	; 4000a23c <_malloc_r+0x724>
40009f08:	85941004 	ldrhi	r1, [r4, #4]
40009f0c:	85823030 	strhi	r3, [r2, #48]	; 0x30
40009f10:	93c33003 	bicls	r3, r3, #3
40009f14:	83c13003 	bichi	r3, r1, #3
40009f18:	e1550003 	cmp	r5, r3
40009f1c:	e0653003 	rsb	r3, r5, r3
40009f20:	8a000001 	bhi	40009f2c <_malloc_r+0x414>
40009f24:	e353000f 	cmp	r3, #15
40009f28:	ca000003 	bgt	40009f3c <_malloc_r+0x424>
40009f2c:	e1a00006 	mov	r0, r6
40009f30:	eb000145 	bl	4000a44c <__malloc_unlock>
40009f34:	e3a04000 	mov	r4, #0
40009f38:	eaffff1d 	b	40009bb4 <_malloc_r+0x9c>
40009f3c:	e3852001 	orr	r2, r5, #1
40009f40:	e3833001 	orr	r3, r3, #1
40009f44:	e0845005 	add	r5, r4, r5
40009f48:	e5842004 	str	r2, [r4, #4]
40009f4c:	e1a00006 	mov	r0, r6
40009f50:	e5875008 	str	r5, [r7, #8]
40009f54:	e5853004 	str	r3, [r5, #4]
40009f58:	eb00013b 	bl	4000a44c <__malloc_unlock>
40009f5c:	e2844008 	add	r4, r4, #8
40009f60:	e1a00004 	mov	r0, r4
40009f64:	e28dd00c 	add	sp, sp, #12
40009f68:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009f6c:	e12fff1e 	bx	lr
40009f70:	e0842002 	add	r2, r4, r2
40009f74:	e592c004 	ldr	ip, [r2, #4]
40009f78:	e2841008 	add	r1, r4, #8
40009f7c:	e891000a 	ldm	r1, {r1, r3}
40009f80:	e38cc001 	orr	ip, ip, #1
40009f84:	e581300c 	str	r3, [r1, #12]
40009f88:	e1a00006 	mov	r0, r6
40009f8c:	e5831008 	str	r1, [r3, #8]
40009f90:	e582c004 	str	ip, [r2, #4]
40009f94:	eb00012c 	bl	4000a44c <__malloc_unlock>
40009f98:	e2844008 	add	r4, r4, #8
40009f9c:	e1a00004 	mov	r0, r4
40009fa0:	e28dd00c 	add	sp, sp, #12
40009fa4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009fa8:	e12fff1e 	bx	lr
40009fac:	e35e0014 	cmp	lr, #20
40009fb0:	928ee05b 	addls	lr, lr, #91	; 0x5b
40009fb4:	91a0108e 	lslls	r1, lr, #1
40009fb8:	9affff05 	bls	40009bd4 <_malloc_r+0xbc>
40009fbc:	e35e0054 	cmp	lr, #84	; 0x54
40009fc0:	8a000067 	bhi	4000a164 <_malloc_r+0x64c>
40009fc4:	e1a0e625 	lsr	lr, r5, #12
40009fc8:	e28ee06e 	add	lr, lr, #110	; 0x6e
40009fcc:	e1a0108e 	lsl	r1, lr, #1
40009fd0:	eafffeff 	b	40009bd4 <_malloc_r+0xbc>
40009fd4:	e1a034a2 	lsr	r3, r2, #9
40009fd8:	e3530004 	cmp	r3, #4
40009fdc:	9a00003f 	bls	4000a0e0 <_malloc_r+0x5c8>
40009fe0:	e3530014 	cmp	r3, #20
40009fe4:	9283105b 	addls	r1, r3, #91	; 0x5b
40009fe8:	91a00081 	lslls	r0, r1, #1
40009fec:	9a000004 	bls	4000a004 <_malloc_r+0x4ec>
40009ff0:	e3530054 	cmp	r3, #84	; 0x54
40009ff4:	8a000080 	bhi	4000a1fc <_malloc_r+0x6e4>
40009ff8:	e1a01622 	lsr	r1, r2, #12
40009ffc:	e281106e 	add	r1, r1, #110	; 0x6e
4000a000:	e1a00081 	lsl	r0, r1, #1
4000a004:	e0870100 	add	r0, r7, r0, lsl #2
4000a008:	e5903008 	ldr	r3, [r0, #8]
4000a00c:	e1530000 	cmp	r3, r0
4000a010:	e59fc220 	ldr	ip, [pc, #544]	; 4000a238 <_malloc_r+0x720>
4000a014:	0a00005d 	beq	4000a190 <_malloc_r+0x678>
4000a018:	e5931004 	ldr	r1, [r3, #4]
4000a01c:	e3c11003 	bic	r1, r1, #3
4000a020:	e1520001 	cmp	r2, r1
4000a024:	2a000002 	bcs	4000a034 <_malloc_r+0x51c>
4000a028:	e5933008 	ldr	r3, [r3, #8]
4000a02c:	e1500003 	cmp	r0, r3
4000a030:	1afffff8 	bne	4000a018 <_malloc_r+0x500>
4000a034:	e593200c 	ldr	r2, [r3, #12]
4000a038:	e5971004 	ldr	r1, [r7, #4]
4000a03c:	e584200c 	str	r2, [r4, #12]
4000a040:	e5843008 	str	r3, [r4, #8]
4000a044:	e5824008 	str	r4, [r2, #8]
4000a048:	e583400c 	str	r4, [r3, #12]
4000a04c:	eaffff0f 	b	40009c90 <_malloc_r+0x178>
4000a050:	e385c001 	orr	ip, r5, #1
4000a054:	e3812001 	orr	r2, r1, #1
4000a058:	e0845005 	add	r5, r4, r5
4000a05c:	e584c004 	str	ip, [r4, #4]
4000a060:	e1a00006 	mov	r0, r6
4000a064:	e5835014 	str	r5, [r3, #20]
4000a068:	e5835010 	str	r5, [r3, #16]
4000a06c:	e585800c 	str	r8, [r5, #12]
4000a070:	e9850104 	stmib	r5, {r2, r8}
4000a074:	e7851001 	str	r1, [r5, r1]
4000a078:	e2844008 	add	r4, r4, #8
4000a07c:	eb0000f2 	bl	4000a44c <__malloc_unlock>
4000a080:	eafffecb 	b	40009bb4 <_malloc_r+0x9c>
4000a084:	e2899001 	add	r9, r9, #1
4000a088:	e3190003 	tst	r9, #3
4000a08c:	e28cc008 	add	ip, ip, #8
4000a090:	1affff11 	bne	40009cdc <_malloc_r+0x1c4>
4000a094:	ea00001f 	b	4000a118 <_malloc_r+0x600>
4000a098:	e2843008 	add	r3, r4, #8
4000a09c:	e5944014 	ldr	r4, [r4, #20]
4000a0a0:	e1530004 	cmp	r3, r4
4000a0a4:	028ee002 	addeq	lr, lr, #2
4000a0a8:	0afffedb 	beq	40009c1c <_malloc_r+0x104>
4000a0ac:	eafffeb3 	b	40009b80 <_malloc_r+0x68>
4000a0b0:	e0831001 	add	r1, r3, r1
4000a0b4:	e591c004 	ldr	ip, [r1, #4]
4000a0b8:	e1a04003 	mov	r4, r3
4000a0bc:	e5b42008 	ldr	r2, [r4, #8]!
4000a0c0:	e593300c 	ldr	r3, [r3, #12]
4000a0c4:	e38cc001 	orr	ip, ip, #1
4000a0c8:	e581c004 	str	ip, [r1, #4]
4000a0cc:	e1a00006 	mov	r0, r6
4000a0d0:	e582300c 	str	r3, [r2, #12]
4000a0d4:	e5832008 	str	r2, [r3, #8]
4000a0d8:	eb0000db 	bl	4000a44c <__malloc_unlock>
4000a0dc:	eafffeb4 	b	40009bb4 <_malloc_r+0x9c>
4000a0e0:	e1a01322 	lsr	r1, r2, #6
4000a0e4:	e2811038 	add	r1, r1, #56	; 0x38
4000a0e8:	e1a00081 	lsl	r0, r1, #1
4000a0ec:	eaffffc4 	b	4000a004 <_malloc_r+0x4ec>
4000a0f0:	e1540007 	cmp	r4, r7
4000a0f4:	0affff46 	beq	40009e14 <_malloc_r+0x2fc>
4000a0f8:	e5974008 	ldr	r4, [r7, #8]
4000a0fc:	e5943004 	ldr	r3, [r4, #4]
4000a100:	e3c33003 	bic	r3, r3, #3
4000a104:	eaffff83 	b	40009f18 <_malloc_r+0x400>
4000a108:	e5944000 	ldr	r4, [r4]
4000a10c:	e1540003 	cmp	r4, r3
4000a110:	e24ee001 	sub	lr, lr, #1
4000a114:	1a000045 	bne	4000a230 <_malloc_r+0x718>
4000a118:	e31e0003 	tst	lr, #3
4000a11c:	e2443008 	sub	r3, r4, #8
4000a120:	1afffff8 	bne	4000a108 <_malloc_r+0x5f0>
4000a124:	e5973004 	ldr	r3, [r7, #4]
4000a128:	e1c33000 	bic	r3, r3, r0
4000a12c:	e5873004 	str	r3, [r7, #4]
4000a130:	e1a00080 	lsl	r0, r0, #1
4000a134:	e1500003 	cmp	r0, r3
4000a138:	8affff18 	bhi	40009da0 <_malloc_r+0x288>
4000a13c:	e3500000 	cmp	r0, #0
4000a140:	0affff16 	beq	40009da0 <_malloc_r+0x288>
4000a144:	e1130000 	tst	r3, r0
4000a148:	e1a0e009 	mov	lr, r9
4000a14c:	1afffedf 	bne	40009cd0 <_malloc_r+0x1b8>
4000a150:	e1a00080 	lsl	r0, r0, #1
4000a154:	e1130000 	tst	r3, r0
4000a158:	e28ee004 	add	lr, lr, #4
4000a15c:	0afffffb 	beq	4000a150 <_malloc_r+0x638>
4000a160:	eafffeda 	b	40009cd0 <_malloc_r+0x1b8>
4000a164:	e35e0f55 	cmp	lr, #340	; 0x154
4000a168:	8a00000f 	bhi	4000a1ac <_malloc_r+0x694>
4000a16c:	e1a0e7a5 	lsr	lr, r5, #15
4000a170:	e28ee077 	add	lr, lr, #119	; 0x77
4000a174:	e1a0108e 	lsl	r1, lr, #1
4000a178:	eafffe95 	b	40009bd4 <_malloc_r+0xbc>
4000a17c:	e3a03001 	mov	r3, #1
4000a180:	e5883004 	str	r3, [r8, #4]
4000a184:	e1a04008 	mov	r4, r8
4000a188:	e3a03000 	mov	r3, #0
4000a18c:	eaffff61 	b	40009f18 <_malloc_r+0x400>
4000a190:	e59c2004 	ldr	r2, [ip, #4]
4000a194:	e1a01141 	asr	r1, r1, #2
4000a198:	e3a00001 	mov	r0, #1
4000a19c:	e1821110 	orr	r1, r2, r0, lsl r1
4000a1a0:	e1a02003 	mov	r2, r3
4000a1a4:	e58c1004 	str	r1, [ip, #4]
4000a1a8:	eaffffa3 	b	4000a03c <_malloc_r+0x524>
4000a1ac:	e59f308c 	ldr	r3, [pc, #140]	; 4000a240 <_malloc_r+0x728>
4000a1b0:	e15e0003 	cmp	lr, r3
4000a1b4:	91a0e925 	lsrls	lr, r5, #18
4000a1b8:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000a1bc:	91a0108e 	lslls	r1, lr, #1
4000a1c0:	83a010fc 	movhi	r1, #252	; 0xfc
4000a1c4:	83a0e07e 	movhi	lr, #126	; 0x7e
4000a1c8:	eafffe81 	b	40009bd4 <_malloc_r+0xbc>
4000a1cc:	e1b01a02 	lsls	r1, r2, #20
4000a1d0:	1affff14 	bne	40009e28 <_malloc_r+0x310>
4000a1d4:	e08b1009 	add	r1, fp, r9
4000a1d8:	e5972008 	ldr	r2, [r7, #8]
4000a1dc:	e3811001 	orr	r1, r1, #1
4000a1e0:	e5821004 	str	r1, [r2, #4]
4000a1e4:	eaffff3e 	b	40009ee4 <_malloc_r+0x3cc>
4000a1e8:	e2841008 	add	r1, r4, #8
4000a1ec:	e1a00006 	mov	r0, r6
4000a1f0:	eb0009a3 	bl	4000c884 <_free_r>
4000a1f4:	e59b3004 	ldr	r3, [fp, #4]
4000a1f8:	eaffff39 	b	40009ee4 <_malloc_r+0x3cc>
4000a1fc:	e3530f55 	cmp	r3, #340	; 0x154
4000a200:	91a017a2 	lsrls	r1, r2, #15
4000a204:	92811077 	addls	r1, r1, #119	; 0x77
4000a208:	91a00081 	lslls	r0, r1, #1
4000a20c:	9affff7c 	bls	4000a004 <_malloc_r+0x4ec>
4000a210:	e59f1028 	ldr	r1, [pc, #40]	; 4000a240 <_malloc_r+0x728>
4000a214:	e1530001 	cmp	r3, r1
4000a218:	91a01922 	lsrls	r1, r2, #18
4000a21c:	9281107c 	addls	r1, r1, #124	; 0x7c
4000a220:	91a00081 	lslls	r0, r1, #1
4000a224:	83a000fc 	movhi	r0, #252	; 0xfc
4000a228:	83a0107e 	movhi	r1, #126	; 0x7e
4000a22c:	eaffff74 	b	4000a004 <_malloc_r+0x4ec>
4000a230:	e5973004 	ldr	r3, [r7, #4]
4000a234:	eaffffbd 	b	4000a130 <_malloc_r+0x618>
4000a238:	40017a94 	mulmi	r1, r4, sl
4000a23c:	4001805c 	andmi	r8, r1, ip, asr r0
4000a240:	00000554 	andeq	r0, r0, r4, asr r5

4000a244 <memchr>:
4000a244:	e3100003 	tst	r0, #3
4000a248:	e92d0070 	push	{r4, r5, r6}
4000a24c:	e20110ff 	and	r1, r1, #255	; 0xff
4000a250:	0a00003a 	beq	4000a340 <memchr+0xfc>
4000a254:	e3520000 	cmp	r2, #0
4000a258:	e242c001 	sub	ip, r2, #1
4000a25c:	0a000021 	beq	4000a2e8 <memchr+0xa4>
4000a260:	e5d03000 	ldrb	r3, [r0]
4000a264:	e1530001 	cmp	r3, r1
4000a268:	0a00001f 	beq	4000a2ec <memchr+0xa8>
4000a26c:	e2803001 	add	r3, r0, #1
4000a270:	ea000006 	b	4000a290 <memchr+0x4c>
4000a274:	e35c0000 	cmp	ip, #0
4000a278:	0a00001a 	beq	4000a2e8 <memchr+0xa4>
4000a27c:	e5d02000 	ldrb	r2, [r0]
4000a280:	e1520001 	cmp	r2, r1
4000a284:	e2833001 	add	r3, r3, #1
4000a288:	e24cc001 	sub	ip, ip, #1
4000a28c:	0a000016 	beq	4000a2ec <memchr+0xa8>
4000a290:	e3130003 	tst	r3, #3
4000a294:	e1a00003 	mov	r0, r3
4000a298:	1afffff5 	bne	4000a274 <memchr+0x30>
4000a29c:	e35c0003 	cmp	ip, #3
4000a2a0:	8a000013 	bhi	4000a2f4 <memchr+0xb0>
4000a2a4:	e35c0000 	cmp	ip, #0
4000a2a8:	e24c4001 	sub	r4, ip, #1
4000a2ac:	0a000025 	beq	4000a348 <memchr+0x104>
4000a2b0:	e5d03000 	ldrb	r3, [r0]
4000a2b4:	e1530001 	cmp	r3, r1
4000a2b8:	0a00000b 	beq	4000a2ec <memchr+0xa8>
4000a2bc:	e2802001 	add	r2, r0, #1
4000a2c0:	e3a03000 	mov	r3, #0
4000a2c4:	ea000004 	b	4000a2dc <memchr+0x98>
4000a2c8:	e5d0c000 	ldrb	ip, [r0]
4000a2cc:	e15c0001 	cmp	ip, r1
4000a2d0:	e2822001 	add	r2, r2, #1
4000a2d4:	e2833001 	add	r3, r3, #1
4000a2d8:	0a000003 	beq	4000a2ec <memchr+0xa8>
4000a2dc:	e1530004 	cmp	r3, r4
4000a2e0:	e1a00002 	mov	r0, r2
4000a2e4:	1afffff7 	bne	4000a2c8 <memchr+0x84>
4000a2e8:	e3a00000 	mov	r0, #0
4000a2ec:	e8bd0070 	pop	{r4, r5, r6}
4000a2f0:	e12fff1e 	bx	lr
4000a2f4:	e1816401 	orr	r6, r1, r1, lsl #8
4000a2f8:	e1a03000 	mov	r3, r0
4000a2fc:	e1866806 	orr	r6, r6, r6, lsl #16
4000a300:	e5935000 	ldr	r5, [r3]
4000a304:	e59f4044 	ldr	r4, [pc, #68]	; 4000a350 <memchr+0x10c>
4000a308:	e0265005 	eor	r5, r6, r5
4000a30c:	e0854004 	add	r4, r5, r4
4000a310:	e59f203c 	ldr	r2, [pc, #60]	; 4000a354 <memchr+0x110>
4000a314:	e1c44005 	bic	r4, r4, r5
4000a318:	e0042002 	and	r2, r4, r2
4000a31c:	e3520000 	cmp	r2, #0
4000a320:	e1a00003 	mov	r0, r3
4000a324:	e2833004 	add	r3, r3, #4
4000a328:	1affffdd 	bne	4000a2a4 <memchr+0x60>
4000a32c:	e24cc004 	sub	ip, ip, #4
4000a330:	e35c0003 	cmp	ip, #3
4000a334:	e1a00003 	mov	r0, r3
4000a338:	8afffff0 	bhi	4000a300 <memchr+0xbc>
4000a33c:	eaffffd8 	b	4000a2a4 <memchr+0x60>
4000a340:	e1a0c002 	mov	ip, r2
4000a344:	eaffffd4 	b	4000a29c <memchr+0x58>
4000a348:	e1a0000c 	mov	r0, ip
4000a34c:	eaffffe6 	b	4000a2ec <memchr+0xa8>
4000a350:	fefefeff 	mrc2	14, 7, pc, cr14, cr15, {7}
4000a354:	80808080 	addhi	r8, r0, r0, lsl #1

4000a358 <memcpy>:
4000a358:	e352000f 	cmp	r2, #15
4000a35c:	e92d00f0 	push	{r4, r5, r6, r7}
4000a360:	9a00002a 	bls	4000a410 <memcpy+0xb8>
4000a364:	e1803001 	orr	r3, r0, r1
4000a368:	e3130003 	tst	r3, #3
4000a36c:	1a000031 	bne	4000a438 <memcpy+0xe0>
4000a370:	e2426010 	sub	r6, r2, #16
4000a374:	e1a06226 	lsr	r6, r6, #4
4000a378:	e0805206 	add	r5, r0, r6, lsl #4
4000a37c:	e2855010 	add	r5, r5, #16
4000a380:	e1a0c001 	mov	ip, r1
4000a384:	e1a03000 	mov	r3, r0
4000a388:	e59c4000 	ldr	r4, [ip]
4000a38c:	e5834000 	str	r4, [r3]
4000a390:	e59c4004 	ldr	r4, [ip, #4]
4000a394:	e5834004 	str	r4, [r3, #4]
4000a398:	e59c4008 	ldr	r4, [ip, #8]
4000a39c:	e5834008 	str	r4, [r3, #8]
4000a3a0:	e59c400c 	ldr	r4, [ip, #12]
4000a3a4:	e2833010 	add	r3, r3, #16
4000a3a8:	e5034004 	str	r4, [r3, #-4]
4000a3ac:	e1530005 	cmp	r3, r5
4000a3b0:	e28cc010 	add	ip, ip, #16
4000a3b4:	1afffff3 	bne	4000a388 <memcpy+0x30>
4000a3b8:	e2863001 	add	r3, r6, #1
4000a3bc:	e202700f 	and	r7, r2, #15
4000a3c0:	e1a03203 	lsl	r3, r3, #4
4000a3c4:	e3570003 	cmp	r7, #3
4000a3c8:	e0811003 	add	r1, r1, r3
4000a3cc:	e0803003 	add	r3, r0, r3
4000a3d0:	9a00001a 	bls	4000a440 <memcpy+0xe8>
4000a3d4:	e1a05001 	mov	r5, r1
4000a3d8:	e1a04003 	mov	r4, r3
4000a3dc:	e1a0c007 	mov	ip, r7
4000a3e0:	e24cc004 	sub	ip, ip, #4
4000a3e4:	e4956004 	ldr	r6, [r5], #4
4000a3e8:	e35c0003 	cmp	ip, #3
4000a3ec:	e4846004 	str	r6, [r4], #4
4000a3f0:	8afffffa 	bhi	4000a3e0 <memcpy+0x88>
4000a3f4:	e247c004 	sub	ip, r7, #4
4000a3f8:	e3ccc003 	bic	ip, ip, #3
4000a3fc:	e28cc004 	add	ip, ip, #4
4000a400:	e083300c 	add	r3, r3, ip
4000a404:	e081100c 	add	r1, r1, ip
4000a408:	e2022003 	and	r2, r2, #3
4000a40c:	ea000000 	b	4000a414 <memcpy+0xbc>
4000a410:	e1a03000 	mov	r3, r0
4000a414:	e3520000 	cmp	r2, #0
4000a418:	0a000004 	beq	4000a430 <memcpy+0xd8>
4000a41c:	e0812002 	add	r2, r1, r2
4000a420:	e4d1c001 	ldrb	ip, [r1], #1
4000a424:	e1510002 	cmp	r1, r2
4000a428:	e4c3c001 	strb	ip, [r3], #1
4000a42c:	1afffffb 	bne	4000a420 <memcpy+0xc8>
4000a430:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000a434:	e12fff1e 	bx	lr
4000a438:	e1a03000 	mov	r3, r0
4000a43c:	eafffff6 	b	4000a41c <memcpy+0xc4>
4000a440:	e1a02007 	mov	r2, r7
4000a444:	eafffff2 	b	4000a414 <memcpy+0xbc>

4000a448 <__malloc_lock>:
4000a448:	e12fff1e 	bx	lr

4000a44c <__malloc_unlock>:
4000a44c:	e12fff1e 	bx	lr

4000a450 <_Balloc>:
4000a450:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000a454:	e3520000 	cmp	r2, #0
4000a458:	e92d4070 	push	{r4, r5, r6, lr}
4000a45c:	e1a05000 	mov	r5, r0
4000a460:	e1a04001 	mov	r4, r1
4000a464:	0a000009 	beq	4000a490 <_Balloc+0x40>
4000a468:	e7920104 	ldr	r0, [r2, r4, lsl #2]
4000a46c:	e3500000 	cmp	r0, #0
4000a470:	0a00000f 	beq	4000a4b4 <_Balloc+0x64>
4000a474:	e5901000 	ldr	r1, [r0]
4000a478:	e7821104 	str	r1, [r2, r4, lsl #2]
4000a47c:	e3a02000 	mov	r2, #0
4000a480:	e5802010 	str	r2, [r0, #16]
4000a484:	e580200c 	str	r2, [r0, #12]
4000a488:	e8bd4070 	pop	{r4, r5, r6, lr}
4000a48c:	e12fff1e 	bx	lr
4000a490:	e3a02021 	mov	r2, #33	; 0x21
4000a494:	e3a01004 	mov	r1, #4
4000a498:	eb000892 	bl	4000c6e8 <_calloc_r>
4000a49c:	e3500000 	cmp	r0, #0
4000a4a0:	e585004c 	str	r0, [r5, #76]	; 0x4c
4000a4a4:	11a02000 	movne	r2, r0
4000a4a8:	1affffee 	bne	4000a468 <_Balloc+0x18>
4000a4ac:	e3a00000 	mov	r0, #0
4000a4b0:	eafffff4 	b	4000a488 <_Balloc+0x38>
4000a4b4:	e3a01001 	mov	r1, #1
4000a4b8:	e1a06411 	lsl	r6, r1, r4
4000a4bc:	e2862005 	add	r2, r6, #5
4000a4c0:	e1a00005 	mov	r0, r5
4000a4c4:	e1a02102 	lsl	r2, r2, #2
4000a4c8:	eb000886 	bl	4000c6e8 <_calloc_r>
4000a4cc:	e3500000 	cmp	r0, #0
4000a4d0:	0afffff5 	beq	4000a4ac <_Balloc+0x5c>
4000a4d4:	e9800050 	stmib	r0, {r4, r6}
4000a4d8:	eaffffe7 	b	4000a47c <_Balloc+0x2c>

4000a4dc <_Bfree>:
4000a4dc:	e3510000 	cmp	r1, #0
4000a4e0:	1590304c 	ldrne	r3, [r0, #76]	; 0x4c
4000a4e4:	15912004 	ldrne	r2, [r1, #4]
4000a4e8:	17930102 	ldrne	r0, [r3, r2, lsl #2]
4000a4ec:	15810000 	strne	r0, [r1]
4000a4f0:	17831102 	strne	r1, [r3, r2, lsl #2]
4000a4f4:	e12fff1e 	bx	lr

4000a4f8 <__multadd>:
4000a4f8:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
4000a4fc:	e5917010 	ldr	r7, [r1, #16]
4000a500:	e24dd00c 	sub	sp, sp, #12
4000a504:	e1a08001 	mov	r8, r1
4000a508:	e1a09000 	mov	r9, r0
4000a50c:	e2814014 	add	r4, r1, #20
4000a510:	e3a0c000 	mov	ip, #0
4000a514:	e5946000 	ldr	r6, [r4]
4000a518:	e1a05806 	lsl	r5, r6, #16
4000a51c:	e1a05825 	lsr	r5, r5, #16
4000a520:	e0253592 	mla	r5, r2, r5, r3
4000a524:	e1a03826 	lsr	r3, r6, #16
4000a528:	e0030392 	mul	r3, r2, r3
4000a52c:	e1a01805 	lsl	r1, r5, #16
4000a530:	e0833825 	add	r3, r3, r5, lsr #16
4000a534:	e28cc001 	add	ip, ip, #1
4000a538:	e1a01821 	lsr	r1, r1, #16
4000a53c:	e0811803 	add	r1, r1, r3, lsl #16
4000a540:	e157000c 	cmp	r7, ip
4000a544:	e4841004 	str	r1, [r4], #4
4000a548:	e1a03823 	lsr	r3, r3, #16
4000a54c:	cafffff0 	bgt	4000a514 <__multadd+0x1c>
4000a550:	e3530000 	cmp	r3, #0
4000a554:	0a000006 	beq	4000a574 <__multadd+0x7c>
4000a558:	e5982008 	ldr	r2, [r8, #8]
4000a55c:	e1570002 	cmp	r7, r2
4000a560:	aa000007 	bge	4000a584 <__multadd+0x8c>
4000a564:	e0882107 	add	r2, r8, r7, lsl #2
4000a568:	e2877001 	add	r7, r7, #1
4000a56c:	e5823014 	str	r3, [r2, #20]
4000a570:	e5887010 	str	r7, [r8, #16]
4000a574:	e1a00008 	mov	r0, r8
4000a578:	e28dd00c 	add	sp, sp, #12
4000a57c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
4000a580:	e12fff1e 	bx	lr
4000a584:	e5981004 	ldr	r1, [r8, #4]
4000a588:	e1a00009 	mov	r0, r9
4000a58c:	e2811001 	add	r1, r1, #1
4000a590:	e58d3004 	str	r3, [sp, #4]
4000a594:	ebffffad 	bl	4000a450 <_Balloc>
4000a598:	e5982010 	ldr	r2, [r8, #16]
4000a59c:	e2822002 	add	r2, r2, #2
4000a5a0:	e288100c 	add	r1, r8, #12
4000a5a4:	e1a04000 	mov	r4, r0
4000a5a8:	e1a02102 	lsl	r2, r2, #2
4000a5ac:	e280000c 	add	r0, r0, #12
4000a5b0:	ebffff68 	bl	4000a358 <memcpy>
4000a5b4:	e599204c 	ldr	r2, [r9, #76]	; 0x4c
4000a5b8:	e5981004 	ldr	r1, [r8, #4]
4000a5bc:	e7920101 	ldr	r0, [r2, r1, lsl #2]
4000a5c0:	e59d3004 	ldr	r3, [sp, #4]
4000a5c4:	e5880000 	str	r0, [r8]
4000a5c8:	e7828101 	str	r8, [r2, r1, lsl #2]
4000a5cc:	e1a08004 	mov	r8, r4
4000a5d0:	eaffffe3 	b	4000a564 <__multadd+0x6c>

4000a5d4 <__s2b>:
4000a5d4:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a5d8:	e1a08003 	mov	r8, r3
4000a5dc:	e59f30d4 	ldr	r3, [pc, #212]	; 4000a6b8 <__s2b+0xe4>
4000a5e0:	e288c008 	add	ip, r8, #8
4000a5e4:	e0c3e39c 	smull	lr, r3, ip, r3
4000a5e8:	e1a0cfcc 	asr	ip, ip, #31
4000a5ec:	e06c30c3 	rsb	r3, ip, r3, asr #1
4000a5f0:	e3530001 	cmp	r3, #1
4000a5f4:	e1a05000 	mov	r5, r0
4000a5f8:	e1a04001 	mov	r4, r1
4000a5fc:	e1a07002 	mov	r7, r2
4000a600:	e59d6020 	ldr	r6, [sp, #32]
4000a604:	da000029 	ble	4000a6b0 <__s2b+0xdc>
4000a608:	e3a0c001 	mov	ip, #1
4000a60c:	e3a01000 	mov	r1, #0
4000a610:	e1a0c08c 	lsl	ip, ip, #1
4000a614:	e153000c 	cmp	r3, ip
4000a618:	e2811001 	add	r1, r1, #1
4000a61c:	cafffffb 	bgt	4000a610 <__s2b+0x3c>
4000a620:	e1a00005 	mov	r0, r5
4000a624:	ebffff89 	bl	4000a450 <_Balloc>
4000a628:	e3570009 	cmp	r7, #9
4000a62c:	e3a03001 	mov	r3, #1
4000a630:	e5806014 	str	r6, [r0, #20]
4000a634:	e5803010 	str	r3, [r0, #16]
4000a638:	d284400a 	addle	r4, r4, #10
4000a63c:	d3a07009 	movle	r7, #9
4000a640:	da00000c 	ble	4000a678 <__s2b+0xa4>
4000a644:	e2849009 	add	r9, r4, #9
4000a648:	e1a06009 	mov	r6, r9
4000a64c:	e0844007 	add	r4, r4, r7
4000a650:	e4d63001 	ldrb	r3, [r6], #1
4000a654:	e1a01000 	mov	r1, r0
4000a658:	e2433030 	sub	r3, r3, #48	; 0x30
4000a65c:	e1a00005 	mov	r0, r5
4000a660:	e3a0200a 	mov	r2, #10
4000a664:	ebffffa3 	bl	4000a4f8 <__multadd>
4000a668:	e1560004 	cmp	r6, r4
4000a66c:	1afffff7 	bne	4000a650 <__s2b+0x7c>
4000a670:	e0894007 	add	r4, r9, r7
4000a674:	e2444008 	sub	r4, r4, #8
4000a678:	e1580007 	cmp	r8, r7
4000a67c:	da000009 	ble	4000a6a8 <__s2b+0xd4>
4000a680:	e0677008 	rsb	r7, r7, r8
4000a684:	e0847007 	add	r7, r4, r7
4000a688:	e4d43001 	ldrb	r3, [r4], #1
4000a68c:	e1a01000 	mov	r1, r0
4000a690:	e2433030 	sub	r3, r3, #48	; 0x30
4000a694:	e1a00005 	mov	r0, r5
4000a698:	e3a0200a 	mov	r2, #10
4000a69c:	ebffff95 	bl	4000a4f8 <__multadd>
4000a6a0:	e1540007 	cmp	r4, r7
4000a6a4:	1afffff7 	bne	4000a688 <__s2b+0xb4>
4000a6a8:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000a6ac:	e12fff1e 	bx	lr
4000a6b0:	e3a01000 	mov	r1, #0
4000a6b4:	eaffffd9 	b	4000a620 <__s2b+0x4c>
4000a6b8:	38e38e39 	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^

4000a6bc <__hi0bits>:
4000a6bc:	e1b03820 	lsrs	r3, r0, #16
4000a6c0:	01a00800 	lsleq	r0, r0, #16
4000a6c4:	03a03010 	moveq	r3, #16
4000a6c8:	13a03000 	movne	r3, #0
4000a6cc:	e31004ff 	tst	r0, #-16777216	; 0xff000000
4000a6d0:	01a00400 	lsleq	r0, r0, #8
4000a6d4:	02833008 	addeq	r3, r3, #8
4000a6d8:	e310020f 	tst	r0, #-268435456	; 0xf0000000
4000a6dc:	01a00200 	lsleq	r0, r0, #4
4000a6e0:	02833004 	addeq	r3, r3, #4
4000a6e4:	e3100103 	tst	r0, #-1073741824	; 0xc0000000
4000a6e8:	01a00100 	lsleq	r0, r0, #2
4000a6ec:	02833002 	addeq	r3, r3, #2
4000a6f0:	e3500000 	cmp	r0, #0
4000a6f4:	ba000005 	blt	4000a710 <__hi0bits+0x54>
4000a6f8:	e3100101 	tst	r0, #1073741824	; 0x40000000
4000a6fc:	1a000001 	bne	4000a708 <__hi0bits+0x4c>
4000a700:	e3a00020 	mov	r0, #32
4000a704:	e12fff1e 	bx	lr
4000a708:	e2830001 	add	r0, r3, #1
4000a70c:	e12fff1e 	bx	lr
4000a710:	e1a00003 	mov	r0, r3
4000a714:	e12fff1e 	bx	lr

4000a718 <__lo0bits>:
4000a718:	e5903000 	ldr	r3, [r0]
4000a71c:	e2132007 	ands	r2, r3, #7
4000a720:	0a000009 	beq	4000a74c <__lo0bits+0x34>
4000a724:	e3130001 	tst	r3, #1
4000a728:	1a00001d 	bne	4000a7a4 <__lo0bits+0x8c>
4000a72c:	e3130002 	tst	r3, #2
4000a730:	11a030a3 	lsrne	r3, r3, #1
4000a734:	01a03123 	lsreq	r3, r3, #2
4000a738:	15803000 	strne	r3, [r0]
4000a73c:	05803000 	streq	r3, [r0]
4000a740:	13a00001 	movne	r0, #1
4000a744:	03a00002 	moveq	r0, #2
4000a748:	e12fff1e 	bx	lr
4000a74c:	e1b01803 	lsls	r1, r3, #16
4000a750:	01a03823 	lsreq	r3, r3, #16
4000a754:	03a02010 	moveq	r2, #16
4000a758:	e31300ff 	tst	r3, #255	; 0xff
4000a75c:	01a03423 	lsreq	r3, r3, #8
4000a760:	02822008 	addeq	r2, r2, #8
4000a764:	e313000f 	tst	r3, #15
4000a768:	01a03223 	lsreq	r3, r3, #4
4000a76c:	02822004 	addeq	r2, r2, #4
4000a770:	e3130003 	tst	r3, #3
4000a774:	01a03123 	lsreq	r3, r3, #2
4000a778:	02822002 	addeq	r2, r2, #2
4000a77c:	e3130001 	tst	r3, #1
4000a780:	1a000004 	bne	4000a798 <__lo0bits+0x80>
4000a784:	e1b030a3 	lsrs	r3, r3, #1
4000a788:	1a000001 	bne	4000a794 <__lo0bits+0x7c>
4000a78c:	e3a00020 	mov	r0, #32
4000a790:	e12fff1e 	bx	lr
4000a794:	e2822001 	add	r2, r2, #1
4000a798:	e5803000 	str	r3, [r0]
4000a79c:	e1a00002 	mov	r0, r2
4000a7a0:	e12fff1e 	bx	lr
4000a7a4:	e3a00000 	mov	r0, #0
4000a7a8:	e12fff1e 	bx	lr

4000a7ac <__i2b>:
4000a7ac:	e92d4010 	push	{r4, lr}
4000a7b0:	e1a04001 	mov	r4, r1
4000a7b4:	e3a01001 	mov	r1, #1
4000a7b8:	ebffff24 	bl	4000a450 <_Balloc>
4000a7bc:	e3a02001 	mov	r2, #1
4000a7c0:	e5804014 	str	r4, [r0, #20]
4000a7c4:	e5802010 	str	r2, [r0, #16]
4000a7c8:	e8bd4010 	pop	{r4, lr}
4000a7cc:	e12fff1e 	bx	lr

4000a7d0 <__multiply>:
4000a7d0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a7d4:	e5919010 	ldr	r9, [r1, #16]
4000a7d8:	e592a010 	ldr	sl, [r2, #16]
4000a7dc:	e159000a 	cmp	r9, sl
4000a7e0:	e24dd014 	sub	sp, sp, #20
4000a7e4:	e1a08001 	mov	r8, r1
4000a7e8:	e1a06002 	mov	r6, r2
4000a7ec:	aa000004 	bge	4000a804 <__multiply+0x34>
4000a7f0:	e1a02009 	mov	r2, r9
4000a7f4:	e1a08006 	mov	r8, r6
4000a7f8:	e1a0900a 	mov	r9, sl
4000a7fc:	e1a06001 	mov	r6, r1
4000a800:	e1a0a002 	mov	sl, r2
4000a804:	e5983008 	ldr	r3, [r8, #8]
4000a808:	e089500a 	add	r5, r9, sl
4000a80c:	e5981004 	ldr	r1, [r8, #4]
4000a810:	e1550003 	cmp	r5, r3
4000a814:	c2811001 	addgt	r1, r1, #1
4000a818:	ebffff0c 	bl	4000a450 <_Balloc>
4000a81c:	e2804014 	add	r4, r0, #20
4000a820:	e0847105 	add	r7, r4, r5, lsl #2
4000a824:	e1540007 	cmp	r4, r7
4000a828:	e58d0004 	str	r0, [sp, #4]
4000a82c:	31a03004 	movcc	r3, r4
4000a830:	33a00000 	movcc	r0, #0
4000a834:	2a000002 	bcs	4000a844 <__multiply+0x74>
4000a838:	e4830004 	str	r0, [r3], #4
4000a83c:	e1570003 	cmp	r7, r3
4000a840:	8afffffc 	bhi	4000a838 <__multiply+0x68>
4000a844:	e2866014 	add	r6, r6, #20
4000a848:	e086a10a 	add	sl, r6, sl, lsl #2
4000a84c:	e156000a 	cmp	r6, sl
4000a850:	e2888014 	add	r8, r8, #20
4000a854:	358d7008 	strcc	r7, [sp, #8]
4000a858:	358d500c 	strcc	r5, [sp, #12]
4000a85c:	e088c109 	add	ip, r8, r9, lsl #2
4000a860:	31a0700a 	movcc	r7, sl
4000a864:	31a05008 	movcc	r5, r8
4000a868:	2a000040 	bcs	4000a970 <__multiply+0x1a0>
4000a86c:	e4968004 	ldr	r8, [r6], #4
4000a870:	e1a09808 	lsl	r9, r8, #16
4000a874:	e1b09829 	lsrs	r9, r9, #16
4000a878:	0a00001b 	beq	4000a8ec <__multiply+0x11c>
4000a87c:	e3a08000 	mov	r8, #0
4000a880:	e1a02005 	mov	r2, r5
4000a884:	e1a03004 	mov	r3, r4
4000a888:	e1a0a008 	mov	sl, r8
4000a88c:	ea000000 	b	4000a894 <__multiply+0xc4>
4000a890:	e1a03001 	mov	r3, r1
4000a894:	e4920004 	ldr	r0, [r2], #4
4000a898:	e5931000 	ldr	r1, [r3]
4000a89c:	e1a0b800 	lsl	fp, r0, #16
4000a8a0:	e1a08801 	lsl	r8, r1, #16
4000a8a4:	e1a0b82b 	lsr	fp, fp, #16
4000a8a8:	e1a08828 	lsr	r8, r8, #16
4000a8ac:	e0288b99 	mla	r8, r9, fp, r8
4000a8b0:	e1a00820 	lsr	r0, r0, #16
4000a8b4:	e1a01821 	lsr	r1, r1, #16
4000a8b8:	e0211099 	mla	r1, r9, r0, r1
4000a8bc:	e088800a 	add	r8, r8, sl
4000a8c0:	e1a00808 	lsl	r0, r8, #16
4000a8c4:	e1a00820 	lsr	r0, r0, #16
4000a8c8:	e0818828 	add	r8, r1, r8, lsr #16
4000a8cc:	e1800808 	orr	r0, r0, r8, lsl #16
4000a8d0:	e1a01003 	mov	r1, r3
4000a8d4:	e15c0002 	cmp	ip, r2
4000a8d8:	e1a0a828 	lsr	sl, r8, #16
4000a8dc:	e4810004 	str	r0, [r1], #4
4000a8e0:	8affffea 	bhi	4000a890 <__multiply+0xc0>
4000a8e4:	e583a004 	str	sl, [r3, #4]
4000a8e8:	e5168004 	ldr	r8, [r6, #-4]
4000a8ec:	e1b08828 	lsrs	r8, r8, #16
4000a8f0:	0a000019 	beq	4000a95c <__multiply+0x18c>
4000a8f4:	e5949000 	ldr	r9, [r4]
4000a8f8:	e3a0a000 	mov	sl, #0
4000a8fc:	e1a02004 	mov	r2, r4
4000a900:	e1a00009 	mov	r0, r9
4000a904:	e1a03005 	mov	r3, r5
4000a908:	e1a0100a 	mov	r1, sl
4000a90c:	e1d3a0b0 	ldrh	sl, [r3]
4000a910:	e1a00820 	lsr	r0, r0, #16
4000a914:	e02a0a98 	mla	sl, r8, sl, r0
4000a918:	e1a09809 	lsl	r9, r9, #16
4000a91c:	e08aa001 	add	sl, sl, r1
4000a920:	e1a09829 	lsr	r9, r9, #16
4000a924:	e189980a 	orr	r9, r9, sl, lsl #16
4000a928:	e5829000 	str	r9, [r2]
4000a92c:	e1a0b002 	mov	fp, r2
4000a930:	e5b20004 	ldr	r0, [r2, #4]!
4000a934:	e4939004 	ldr	r9, [r3], #4
4000a938:	e1a01800 	lsl	r1, r0, #16
4000a93c:	e1a01821 	lsr	r1, r1, #16
4000a940:	e1a09829 	lsr	r9, r9, #16
4000a944:	e0291998 	mla	r9, r8, r9, r1
4000a948:	e15c0003 	cmp	ip, r3
4000a94c:	e089982a 	add	r9, r9, sl, lsr #16
4000a950:	e1a01829 	lsr	r1, r9, #16
4000a954:	8affffec 	bhi	4000a90c <__multiply+0x13c>
4000a958:	e58b9004 	str	r9, [fp, #4]
4000a95c:	e1570006 	cmp	r7, r6
4000a960:	e2844004 	add	r4, r4, #4
4000a964:	8affffc0 	bhi	4000a86c <__multiply+0x9c>
4000a968:	e59d7008 	ldr	r7, [sp, #8]
4000a96c:	e59d500c 	ldr	r5, [sp, #12]
4000a970:	e3550000 	cmp	r5, #0
4000a974:	da000009 	ble	4000a9a0 <__multiply+0x1d0>
4000a978:	e5173004 	ldr	r3, [r7, #-4]
4000a97c:	e3530000 	cmp	r3, #0
4000a980:	e2477004 	sub	r7, r7, #4
4000a984:	0a000003 	beq	4000a998 <__multiply+0x1c8>
4000a988:	ea000004 	b	4000a9a0 <__multiply+0x1d0>
4000a98c:	e5373004 	ldr	r3, [r7, #-4]!
4000a990:	e3530000 	cmp	r3, #0
4000a994:	1a000001 	bne	4000a9a0 <__multiply+0x1d0>
4000a998:	e2555001 	subs	r5, r5, #1
4000a99c:	1afffffa 	bne	4000a98c <__multiply+0x1bc>
4000a9a0:	e59d3004 	ldr	r3, [sp, #4]
4000a9a4:	e1a00003 	mov	r0, r3
4000a9a8:	e5835010 	str	r5, [r3, #16]
4000a9ac:	e28dd014 	add	sp, sp, #20
4000a9b0:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a9b4:	e12fff1e 	bx	lr

4000a9b8 <__pow5mult>:
4000a9b8:	e2123003 	ands	r3, r2, #3
4000a9bc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000a9c0:	e1a04002 	mov	r4, r2
4000a9c4:	e1a07000 	mov	r7, r0
4000a9c8:	e1a06001 	mov	r6, r1
4000a9cc:	1a000025 	bne	4000aa68 <__pow5mult+0xb0>
4000a9d0:	e1b04144 	asrs	r4, r4, #2
4000a9d4:	0a000019 	beq	4000aa40 <__pow5mult+0x88>
4000a9d8:	e5975048 	ldr	r5, [r7, #72]	; 0x48
4000a9dc:	e3550000 	cmp	r5, #0
4000a9e0:	0a000027 	beq	4000aa84 <__pow5mult+0xcc>
4000a9e4:	e3a08000 	mov	r8, #0
4000a9e8:	ea000005 	b	4000aa04 <__pow5mult+0x4c>
4000a9ec:	e1b040c4 	asrs	r4, r4, #1
4000a9f0:	0a000012 	beq	4000aa40 <__pow5mult+0x88>
4000a9f4:	e5950000 	ldr	r0, [r5]
4000a9f8:	e3500000 	cmp	r0, #0
4000a9fc:	0a000012 	beq	4000aa4c <__pow5mult+0x94>
4000aa00:	e1a05000 	mov	r5, r0
4000aa04:	e3140001 	tst	r4, #1
4000aa08:	0afffff7 	beq	4000a9ec <__pow5mult+0x34>
4000aa0c:	e1a01006 	mov	r1, r6
4000aa10:	e1a02005 	mov	r2, r5
4000aa14:	e1a00007 	mov	r0, r7
4000aa18:	ebffff6c 	bl	4000a7d0 <__multiply>
4000aa1c:	e3560000 	cmp	r6, #0
4000aa20:	15962004 	ldrne	r2, [r6, #4]
4000aa24:	1597304c 	ldrne	r3, [r7, #76]	; 0x4c
4000aa28:	17931102 	ldrne	r1, [r3, r2, lsl #2]
4000aa2c:	15861000 	strne	r1, [r6]
4000aa30:	17836102 	strne	r6, [r3, r2, lsl #2]
4000aa34:	e1b040c4 	asrs	r4, r4, #1
4000aa38:	e1a06000 	mov	r6, r0
4000aa3c:	1affffec 	bne	4000a9f4 <__pow5mult+0x3c>
4000aa40:	e1a00006 	mov	r0, r6
4000aa44:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000aa48:	e12fff1e 	bx	lr
4000aa4c:	e1a00007 	mov	r0, r7
4000aa50:	e1a01005 	mov	r1, r5
4000aa54:	e1a02005 	mov	r2, r5
4000aa58:	ebffff5c 	bl	4000a7d0 <__multiply>
4000aa5c:	e5850000 	str	r0, [r5]
4000aa60:	e5808000 	str	r8, [r0]
4000aa64:	eaffffe5 	b	4000aa00 <__pow5mult+0x48>
4000aa68:	e59f2044 	ldr	r2, [pc, #68]	; 4000aab4 <__pow5mult+0xfc>
4000aa6c:	e2433001 	sub	r3, r3, #1
4000aa70:	e7922103 	ldr	r2, [r2, r3, lsl #2]
4000aa74:	e3a03000 	mov	r3, #0
4000aa78:	ebfffe9e 	bl	4000a4f8 <__multadd>
4000aa7c:	e1a06000 	mov	r6, r0
4000aa80:	eaffffd2 	b	4000a9d0 <__pow5mult+0x18>
4000aa84:	e3a01001 	mov	r1, #1
4000aa88:	e1a00007 	mov	r0, r7
4000aa8c:	ebfffe6f 	bl	4000a450 <_Balloc>
4000aa90:	e59f1020 	ldr	r1, [pc, #32]	; 4000aab8 <__pow5mult+0x100>
4000aa94:	e3a02001 	mov	r2, #1
4000aa98:	e3a03000 	mov	r3, #0
4000aa9c:	e5801014 	str	r1, [r0, #20]
4000aaa0:	e5802010 	str	r2, [r0, #16]
4000aaa4:	e1a05000 	mov	r5, r0
4000aaa8:	e5870048 	str	r0, [r7, #72]	; 0x48
4000aaac:	e5803000 	str	r3, [r0]
4000aab0:	eaffffcb 	b	4000a9e4 <__pow5mult+0x2c>
4000aab4:	40016d50 	andmi	r6, r1, r0, asr sp
4000aab8:	00000271 	andeq	r0, r0, r1, ror r2

4000aabc <__lshift>:
4000aabc:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000aac0:	e5918010 	ldr	r8, [r1, #16]
4000aac4:	e1a092c2 	asr	r9, r2, #5
4000aac8:	e5913008 	ldr	r3, [r1, #8]
4000aacc:	e0898008 	add	r8, r9, r8
4000aad0:	e2885001 	add	r5, r8, #1
4000aad4:	e1550003 	cmp	r5, r3
4000aad8:	e1a06001 	mov	r6, r1
4000aadc:	e1a0a002 	mov	sl, r2
4000aae0:	e1a07000 	mov	r7, r0
4000aae4:	e5911004 	ldr	r1, [r1, #4]
4000aae8:	da000003 	ble	4000aafc <__lshift+0x40>
4000aaec:	e1a03083 	lsl	r3, r3, #1
4000aaf0:	e1550003 	cmp	r5, r3
4000aaf4:	e2811001 	add	r1, r1, #1
4000aaf8:	cafffffb 	bgt	4000aaec <__lshift+0x30>
4000aafc:	e1a00007 	mov	r0, r7
4000ab00:	ebfffe52 	bl	4000a450 <_Balloc>
4000ab04:	e3590000 	cmp	r9, #0
4000ab08:	e280c014 	add	ip, r0, #20
4000ab0c:	da000007 	ble	4000ab30 <__lshift+0x74>
4000ab10:	e3a03000 	mov	r3, #0
4000ab14:	e1a02003 	mov	r2, r3
4000ab18:	e1a0400c 	mov	r4, ip
4000ab1c:	e2833001 	add	r3, r3, #1
4000ab20:	e1530009 	cmp	r3, r9
4000ab24:	e4842004 	str	r2, [r4], #4
4000ab28:	1afffffb 	bne	4000ab1c <__lshift+0x60>
4000ab2c:	e08cc103 	add	ip, ip, r3, lsl #2
4000ab30:	e5961010 	ldr	r1, [r6, #16]
4000ab34:	e2863014 	add	r3, r6, #20
4000ab38:	e21aa01f 	ands	sl, sl, #31
4000ab3c:	e0831101 	add	r1, r3, r1, lsl #2
4000ab40:	0a000017 	beq	4000aba4 <__lshift+0xe8>
4000ab44:	e26a9020 	rsb	r9, sl, #32
4000ab48:	e3a02000 	mov	r2, #0
4000ab4c:	ea000000 	b	4000ab54 <__lshift+0x98>
4000ab50:	e1a0c004 	mov	ip, r4
4000ab54:	e5934000 	ldr	r4, [r3]
4000ab58:	e1822a14 	orr	r2, r2, r4, lsl sl
4000ab5c:	e1a0400c 	mov	r4, ip
4000ab60:	e4842004 	str	r2, [r4], #4
4000ab64:	e4932004 	ldr	r2, [r3], #4
4000ab68:	e1530001 	cmp	r3, r1
4000ab6c:	e1a02932 	lsr	r2, r2, r9
4000ab70:	3afffff6 	bcc	4000ab50 <__lshift+0x94>
4000ab74:	e3520000 	cmp	r2, #0
4000ab78:	e58c2004 	str	r2, [ip, #4]
4000ab7c:	12885002 	addne	r5, r8, #2
4000ab80:	e597304c 	ldr	r3, [r7, #76]	; 0x4c
4000ab84:	e5962004 	ldr	r2, [r6, #4]
4000ab88:	e7931102 	ldr	r1, [r3, r2, lsl #2]
4000ab8c:	e2455001 	sub	r5, r5, #1
4000ab90:	e5805010 	str	r5, [r0, #16]
4000ab94:	e5861000 	str	r1, [r6]
4000ab98:	e7836102 	str	r6, [r3, r2, lsl #2]
4000ab9c:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000aba0:	e12fff1e 	bx	lr
4000aba4:	e4932004 	ldr	r2, [r3], #4
4000aba8:	e1510003 	cmp	r1, r3
4000abac:	e48c2004 	str	r2, [ip], #4
4000abb0:	9afffff2 	bls	4000ab80 <__lshift+0xc4>
4000abb4:	e4932004 	ldr	r2, [r3], #4
4000abb8:	e1510003 	cmp	r1, r3
4000abbc:	e48c2004 	str	r2, [ip], #4
4000abc0:	8afffff7 	bhi	4000aba4 <__lshift+0xe8>
4000abc4:	eaffffed 	b	4000ab80 <__lshift+0xc4>

4000abc8 <__mcmp>:
4000abc8:	e5902010 	ldr	r2, [r0, #16]
4000abcc:	e5913010 	ldr	r3, [r1, #16]
4000abd0:	e0522003 	subs	r2, r2, r3
4000abd4:	1a00000f 	bne	4000ac18 <__mcmp+0x50>
4000abd8:	e1a03103 	lsl	r3, r3, #2
4000abdc:	e2800014 	add	r0, r0, #20
4000abe0:	e2811014 	add	r1, r1, #20
4000abe4:	e0811003 	add	r1, r1, r3
4000abe8:	e0803003 	add	r3, r0, r3
4000abec:	ea000001 	b	4000abf8 <__mcmp+0x30>
4000abf0:	e1500003 	cmp	r0, r3
4000abf4:	2a000009 	bcs	4000ac20 <__mcmp+0x58>
4000abf8:	e5332004 	ldr	r2, [r3, #-4]!
4000abfc:	e531c004 	ldr	ip, [r1, #-4]!
4000ac00:	e152000c 	cmp	r2, ip
4000ac04:	0afffff9 	beq	4000abf0 <__mcmp+0x28>
4000ac08:	e15c0002 	cmp	ip, r2
4000ac0c:	93a00001 	movls	r0, #1
4000ac10:	83e00000 	mvnhi	r0, #0
4000ac14:	e12fff1e 	bx	lr
4000ac18:	e1a00002 	mov	r0, r2
4000ac1c:	e12fff1e 	bx	lr
4000ac20:	e3a00000 	mov	r0, #0
4000ac24:	e12fff1e 	bx	lr

4000ac28 <__mdiff>:
4000ac28:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000ac2c:	e1a05001 	mov	r5, r1
4000ac30:	e1a06000 	mov	r6, r0
4000ac34:	e1a01002 	mov	r1, r2
4000ac38:	e1a00005 	mov	r0, r5
4000ac3c:	e1a04002 	mov	r4, r2
4000ac40:	ebffffe0 	bl	4000abc8 <__mcmp>
4000ac44:	e2507000 	subs	r7, r0, #0
4000ac48:	0a00003f 	beq	4000ad4c <__mdiff+0x124>
4000ac4c:	b1a03005 	movlt	r3, r5
4000ac50:	b1a05004 	movlt	r5, r4
4000ac54:	e1a00006 	mov	r0, r6
4000ac58:	e5951004 	ldr	r1, [r5, #4]
4000ac5c:	b1a04003 	movlt	r4, r3
4000ac60:	a3a08000 	movge	r8, #0
4000ac64:	b3a08001 	movlt	r8, #1
4000ac68:	ebfffdf8 	bl	4000a450 <_Balloc>
4000ac6c:	e5949010 	ldr	r9, [r4, #16]
4000ac70:	e5957010 	ldr	r7, [r5, #16]
4000ac74:	e285c014 	add	ip, r5, #20
4000ac78:	e2844014 	add	r4, r4, #20
4000ac7c:	e580800c 	str	r8, [r0, #12]
4000ac80:	e2803014 	add	r3, r0, #20
4000ac84:	e08c8107 	add	r8, ip, r7, lsl #2
4000ac88:	e0849109 	add	r9, r4, r9, lsl #2
4000ac8c:	e3a02000 	mov	r2, #0
4000ac90:	e49c5004 	ldr	r5, [ip], #4
4000ac94:	e4946004 	ldr	r6, [r4], #4
4000ac98:	e1a01805 	lsl	r1, r5, #16
4000ac9c:	e0822821 	add	r2, r2, r1, lsr #16
4000aca0:	e1a0a806 	lsl	sl, r6, #16
4000aca4:	e042182a 	sub	r1, r2, sl, lsr #16
4000aca8:	e1a02826 	lsr	r2, r6, #16
4000acac:	e0622825 	rsb	r2, r2, r5, lsr #16
4000acb0:	e1a05801 	lsl	r5, r1, #16
4000acb4:	e0822841 	add	r2, r2, r1, asr #16
4000acb8:	e1a05825 	lsr	r5, r5, #16
4000acbc:	e1855802 	orr	r5, r5, r2, lsl #16
4000acc0:	e1590004 	cmp	r9, r4
4000acc4:	e4835004 	str	r5, [r3], #4
4000acc8:	e1a02842 	asr	r2, r2, #16
4000accc:	e1a0100c 	mov	r1, ip
4000acd0:	8affffee 	bhi	4000ac90 <__mdiff+0x68>
4000acd4:	e158000c 	cmp	r8, ip
4000acd8:	e1a06003 	mov	r6, r3
4000acdc:	9a000010 	bls	4000ad24 <__mdiff+0xfc>
4000ace0:	e4914004 	ldr	r4, [r1], #4
4000ace4:	e1a05804 	lsl	r5, r4, #16
4000ace8:	e0822825 	add	r2, r2, r5, lsr #16
4000acec:	e1a05802 	lsl	r5, r2, #16
4000acf0:	e1a04824 	lsr	r4, r4, #16
4000acf4:	e0842842 	add	r2, r4, r2, asr #16
4000acf8:	e1a05825 	lsr	r5, r5, #16
4000acfc:	e1855802 	orr	r5, r5, r2, lsl #16
4000ad00:	e1580001 	cmp	r8, r1
4000ad04:	e4835004 	str	r5, [r3], #4
4000ad08:	e1a02842 	asr	r2, r2, #16
4000ad0c:	8afffff3 	bhi	4000ace0 <__mdiff+0xb8>
4000ad10:	e1e0300c 	mvn	r3, ip
4000ad14:	e0833008 	add	r3, r3, r8
4000ad18:	e3c33003 	bic	r3, r3, #3
4000ad1c:	e2833004 	add	r3, r3, #4
4000ad20:	e0863003 	add	r3, r6, r3
4000ad24:	e3550000 	cmp	r5, #0
4000ad28:	e2433004 	sub	r3, r3, #4
4000ad2c:	1a000003 	bne	4000ad40 <__mdiff+0x118>
4000ad30:	e5332004 	ldr	r2, [r3, #-4]!
4000ad34:	e3520000 	cmp	r2, #0
4000ad38:	e2477001 	sub	r7, r7, #1
4000ad3c:	0afffffb 	beq	4000ad30 <__mdiff+0x108>
4000ad40:	e5807010 	str	r7, [r0, #16]
4000ad44:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000ad48:	e12fff1e 	bx	lr
4000ad4c:	e1a00006 	mov	r0, r6
4000ad50:	e1a01007 	mov	r1, r7
4000ad54:	ebfffdbd 	bl	4000a450 <_Balloc>
4000ad58:	e3a03001 	mov	r3, #1
4000ad5c:	e5807014 	str	r7, [r0, #20]
4000ad60:	e5803010 	str	r3, [r0, #16]
4000ad64:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000ad68:	e12fff1e 	bx	lr

4000ad6c <__ulp>:
4000ad6c:	e59f3058 	ldr	r3, [pc, #88]	; 4000adcc <__ulp+0x60>
4000ad70:	e0013003 	and	r3, r1, r3
4000ad74:	e243350d 	sub	r3, r3, #54525952	; 0x3400000
4000ad78:	e3530000 	cmp	r3, #0
4000ad7c:	da000002 	ble	4000ad8c <__ulp+0x20>
4000ad80:	e1a01003 	mov	r1, r3
4000ad84:	e3a00000 	mov	r0, #0
4000ad88:	e12fff1e 	bx	lr
4000ad8c:	e2633000 	rsb	r3, r3, #0
4000ad90:	e1a03a43 	asr	r3, r3, #20
4000ad94:	e3530013 	cmp	r3, #19
4000ad98:	da000007 	ble	4000adbc <__ulp+0x50>
4000ad9c:	e3530032 	cmp	r3, #50	; 0x32
4000ada0:	d2633033 	rsble	r3, r3, #51	; 0x33
4000ada4:	d3a02001 	movle	r2, #1
4000ada8:	d1a03312 	lslle	r3, r2, r3
4000adac:	c3a03001 	movgt	r3, #1
4000adb0:	e3a01000 	mov	r1, #0
4000adb4:	e1a00003 	mov	r0, r3
4000adb8:	e12fff1e 	bx	lr
4000adbc:	e3a02702 	mov	r2, #524288	; 0x80000
4000adc0:	e1a01352 	asr	r1, r2, r3
4000adc4:	e3a00000 	mov	r0, #0
4000adc8:	e12fff1e 	bx	lr
4000adcc:	7ff00000 	svcvc	0x00f00000	; IMB

4000add0 <__b2d>:
4000add0:	e590c010 	ldr	ip, [r0, #16]
4000add4:	e2802014 	add	r2, r0, #20
4000add8:	e082c10c 	add	ip, r2, ip, lsl #2
4000addc:	e92d4038 	push	{r3, r4, r5, lr}
4000ade0:	e51c4004 	ldr	r4, [ip, #-4]
4000ade4:	e1a00004 	mov	r0, r4
4000ade8:	ebfffe33 	bl	4000a6bc <__hi0bits>
4000adec:	e2603020 	rsb	r3, r0, #32
4000adf0:	e350000a 	cmp	r0, #10
4000adf4:	e5813000 	str	r3, [r1]
4000adf8:	e24c1004 	sub	r1, ip, #4
4000adfc:	ca00000d 	bgt	4000ae38 <__b2d+0x68>
4000ae00:	e260500b 	rsb	r5, r0, #11
4000ae04:	e1a03534 	lsr	r3, r4, r5
4000ae08:	e1520001 	cmp	r2, r1
4000ae0c:	e38315ff 	orr	r1, r3, #1069547520	; 0x3fc00000
4000ae10:	e3813603 	orr	r3, r1, #3145728	; 0x300000
4000ae14:	351c1008 	ldrcc	r1, [ip, #-8]
4000ae18:	31a05531 	lsrcc	r5, r1, r5
4000ae1c:	23a05000 	movcs	r5, #0
4000ae20:	e2800015 	add	r0, r0, #21
4000ae24:	e1852014 	orr	r2, r5, r4, lsl r0
4000ae28:	e1a01003 	mov	r1, r3
4000ae2c:	e1a00002 	mov	r0, r2
4000ae30:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ae34:	e12fff1e 	bx	lr
4000ae38:	e1520001 	cmp	r2, r1
4000ae3c:	324c1008 	subcc	r1, ip, #8
4000ae40:	23a0c000 	movcs	ip, #0
4000ae44:	351cc008 	ldrcc	ip, [ip, #-8]
4000ae48:	e250500b 	subs	r5, r0, #11
4000ae4c:	0a00000d 	beq	4000ae88 <__b2d+0xb8>
4000ae50:	e1a04514 	lsl	r4, r4, r5
4000ae54:	e1510002 	cmp	r1, r2
4000ae58:	85111004 	ldrhi	r1, [r1, #-4]
4000ae5c:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000ae60:	e260002b 	rsb	r0, r0, #43	; 0x2b
4000ae64:	e3844603 	orr	r4, r4, #3145728	; 0x300000
4000ae68:	e184303c 	orr	r3, r4, ip, lsr r0
4000ae6c:	81a00031 	lsrhi	r0, r1, r0
4000ae70:	93a00000 	movls	r0, #0
4000ae74:	e180251c 	orr	r2, r0, ip, lsl r5
4000ae78:	e1a01003 	mov	r1, r3
4000ae7c:	e1a00002 	mov	r0, r2
4000ae80:	e8bd4038 	pop	{r3, r4, r5, lr}
4000ae84:	e12fff1e 	bx	lr
4000ae88:	e38445ff 	orr	r4, r4, #1069547520	; 0x3fc00000
4000ae8c:	e3843603 	orr	r3, r4, #3145728	; 0x300000
4000ae90:	e1a0200c 	mov	r2, ip
4000ae94:	e1a01003 	mov	r1, r3
4000ae98:	e1a00002 	mov	r0, r2
4000ae9c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000aea0:	e12fff1e 	bx	lr

4000aea4 <__d2b>:
4000aea4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
4000aea8:	e3a01001 	mov	r1, #1
4000aeac:	e24dd008 	sub	sp, sp, #8
4000aeb0:	e1a05003 	mov	r5, r3
4000aeb4:	e1a04002 	mov	r4, r2
4000aeb8:	e59d7020 	ldr	r7, [sp, #32]
4000aebc:	e59d6024 	ldr	r6, [sp, #36]	; 0x24
4000aec0:	ebfffd62 	bl	4000a450 <_Balloc>
4000aec4:	e3c53102 	bic	r3, r5, #-2147483648	; 0x80000000
4000aec8:	e1b08a23 	lsrs	r8, r3, #20
4000aecc:	e3c534ff 	bic	r3, r5, #-16777216	; 0xff000000
4000aed0:	e3c3360f 	bic	r3, r3, #15728640	; 0xf00000
4000aed4:	13833601 	orrne	r3, r3, #1048576	; 0x100000
4000aed8:	e3540000 	cmp	r4, #0
4000aedc:	e1a0c000 	mov	ip, r0
4000aee0:	e58d3004 	str	r3, [sp, #4]
4000aee4:	0a00001e 	beq	4000af64 <__d2b+0xc0>
4000aee8:	e28d0008 	add	r0, sp, #8
4000aeec:	e5204008 	str	r4, [r0, #-8]!
4000aef0:	e1a0000d 	mov	r0, sp
4000aef4:	ebfffe07 	bl	4000a718 <__lo0bits>
4000aef8:	e89d000c 	ldm	sp, {r2, r3}
4000aefc:	e3500000 	cmp	r0, #0
4000af00:	12601020 	rsbne	r1, r0, #32
4000af04:	11822113 	orrne	r2, r2, r3, lsl r1
4000af08:	11a03033 	lsrne	r3, r3, r0
4000af0c:	158c2014 	strne	r2, [ip, #20]
4000af10:	058c2014 	streq	r2, [ip, #20]
4000af14:	158d3004 	strne	r3, [sp, #4]
4000af18:	e3530000 	cmp	r3, #0
4000af1c:	03a02001 	moveq	r2, #1
4000af20:	13a02002 	movne	r2, #2
4000af24:	e3580000 	cmp	r8, #0
4000af28:	e58c3018 	str	r3, [ip, #24]
4000af2c:	e58c2010 	str	r2, [ip, #16]
4000af30:	1a000014 	bne	4000af88 <__d2b+0xe4>
4000af34:	e2400e43 	sub	r0, r0, #1072	; 0x430
4000af38:	e08c3102 	add	r3, ip, r2, lsl #2
4000af3c:	e2400002 	sub	r0, r0, #2
4000af40:	e5870000 	str	r0, [r7]
4000af44:	e5930010 	ldr	r0, [r3, #16]
4000af48:	ebfffddb 	bl	4000a6bc <__hi0bits>
4000af4c:	e0600282 	rsb	r0, r0, r2, lsl #5
4000af50:	e5860000 	str	r0, [r6]
4000af54:	e1a0000c 	mov	r0, ip
4000af58:	e28dd008 	add	sp, sp, #8
4000af5c:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000af60:	e12fff1e 	bx	lr
4000af64:	e28d0004 	add	r0, sp, #4
4000af68:	ebfffdea 	bl	4000a718 <__lo0bits>
4000af6c:	e59d3004 	ldr	r3, [sp, #4]
4000af70:	e3a02001 	mov	r2, #1
4000af74:	e3580000 	cmp	r8, #0
4000af78:	e58c3014 	str	r3, [ip, #20]
4000af7c:	e58c2010 	str	r2, [ip, #16]
4000af80:	e2800020 	add	r0, r0, #32
4000af84:	0affffea 	beq	4000af34 <__d2b+0x90>
4000af88:	e2488e43 	sub	r8, r8, #1072	; 0x430
4000af8c:	e2488003 	sub	r8, r8, #3
4000af90:	e0888000 	add	r8, r8, r0
4000af94:	e2600035 	rsb	r0, r0, #53	; 0x35
4000af98:	e5878000 	str	r8, [r7]
4000af9c:	e5860000 	str	r0, [r6]
4000afa0:	e1a0000c 	mov	r0, ip
4000afa4:	e28dd008 	add	sp, sp, #8
4000afa8:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
4000afac:	e12fff1e 	bx	lr

4000afb0 <__ratio>:
4000afb0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
4000afb4:	e24dd00c 	sub	sp, sp, #12
4000afb8:	e1a06001 	mov	r6, r1
4000afbc:	e1a0100d 	mov	r1, sp
4000afc0:	e1a07000 	mov	r7, r0
4000afc4:	ebffff81 	bl	4000add0 <__b2d>
4000afc8:	e1a05001 	mov	r5, r1
4000afcc:	e1a04000 	mov	r4, r0
4000afd0:	e28d1004 	add	r1, sp, #4
4000afd4:	e1a00006 	mov	r0, r6
4000afd8:	ebffff7c 	bl	4000add0 <__b2d>
4000afdc:	e597e010 	ldr	lr, [r7, #16]
4000afe0:	e1a03001 	mov	r3, r1
4000afe4:	e1a02000 	mov	r2, r0
4000afe8:	e596c010 	ldr	ip, [r6, #16]
4000afec:	e89d0003 	ldm	sp, {r0, r1}
4000aff0:	e06cc00e 	rsb	ip, ip, lr
4000aff4:	e0611000 	rsb	r1, r1, r0
4000aff8:	e081c28c 	add	ip, r1, ip, lsl #5
4000affc:	e35c0000 	cmp	ip, #0
4000b000:	e1a01005 	mov	r1, r5
4000b004:	c0851a0c 	addgt	r1, r5, ip, lsl #20
4000b008:	e1a07003 	mov	r7, r3
4000b00c:	c1a04004 	movgt	r4, r4
4000b010:	c1a05001 	movgt	r5, r1
4000b014:	d0437a0c 	suble	r7, r3, ip, lsl #20
4000b018:	d1a02002 	movle	r2, r2
4000b01c:	d1a03007 	movle	r3, r7
4000b020:	e1a00004 	mov	r0, r4
4000b024:	e1a01005 	mov	r1, r5
4000b028:	eb000ad3 	bl	4000db7c <__aeabi_ddiv>
4000b02c:	e28dd00c 	add	sp, sp, #12
4000b030:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
4000b034:	e12fff1e 	bx	lr

4000b038 <_mprec_log10>:
4000b038:	e3500017 	cmp	r0, #23
4000b03c:	e92d4010 	push	{r4, lr}
4000b040:	e1a04000 	mov	r4, r0
4000b044:	da000008 	ble	4000b06c <_mprec_log10+0x34>
4000b048:	e59f1034 	ldr	r1, [pc, #52]	; 4000b084 <_mprec_log10+0x4c>
4000b04c:	e3a00000 	mov	r0, #0
4000b050:	e3a02000 	mov	r2, #0
4000b054:	e59f302c 	ldr	r3, [pc, #44]	; 4000b088 <_mprec_log10+0x50>
4000b058:	eb000a23 	bl	4000d8ec <__aeabi_dmul>
4000b05c:	e2544001 	subs	r4, r4, #1
4000b060:	1afffffa 	bne	4000b050 <_mprec_log10+0x18>
4000b064:	e8bd4010 	pop	{r4, lr}
4000b068:	e12fff1e 	bx	lr
4000b06c:	e59f3018 	ldr	r3, [pc, #24]	; 4000b08c <_mprec_log10+0x54>
4000b070:	e0834180 	add	r4, r3, r0, lsl #3
4000b074:	e2841010 	add	r1, r4, #16
4000b078:	e8910003 	ldm	r1, {r0, r1}
4000b07c:	e8bd4010 	pop	{r4, lr}
4000b080:	e12fff1e 	bx	lr
4000b084:	3ff00000 	svccc	0x00f00000	; IMB
4000b088:	40240000 	eormi	r0, r4, r0
4000b08c:	40016d50 	andmi	r6, r1, r0, asr sp

4000b090 <__copybits>:
4000b090:	e92d0030 	push	{r4, r5}
4000b094:	e5924010 	ldr	r4, [r2, #16]
4000b098:	e2823014 	add	r3, r2, #20
4000b09c:	e2411001 	sub	r1, r1, #1
4000b0a0:	e1a052c1 	asr	r5, r1, #5
4000b0a4:	e0834104 	add	r4, r3, r4, lsl #2
4000b0a8:	e2855001 	add	r5, r5, #1
4000b0ac:	e1530004 	cmp	r3, r4
4000b0b0:	e0805105 	add	r5, r0, r5, lsl #2
4000b0b4:	2a000009 	bcs	4000b0e0 <__copybits+0x50>
4000b0b8:	e1a01000 	mov	r1, r0
4000b0bc:	e493c004 	ldr	ip, [r3], #4
4000b0c0:	e1540003 	cmp	r4, r3
4000b0c4:	e481c004 	str	ip, [r1], #4
4000b0c8:	8afffffb 	bhi	4000b0bc <__copybits+0x2c>
4000b0cc:	e0623004 	rsb	r3, r2, r4
4000b0d0:	e2433015 	sub	r3, r3, #21
4000b0d4:	e3c33003 	bic	r3, r3, #3
4000b0d8:	e2833004 	add	r3, r3, #4
4000b0dc:	e0800003 	add	r0, r0, r3
4000b0e0:	e1550000 	cmp	r5, r0
4000b0e4:	9a000003 	bls	4000b0f8 <__copybits+0x68>
4000b0e8:	e3a03000 	mov	r3, #0
4000b0ec:	e4803004 	str	r3, [r0], #4
4000b0f0:	e1550000 	cmp	r5, r0
4000b0f4:	8afffffc 	bhi	4000b0ec <__copybits+0x5c>
4000b0f8:	e8bd0030 	pop	{r4, r5}
4000b0fc:	e12fff1e 	bx	lr

4000b100 <__any_on>:
4000b100:	e5903010 	ldr	r3, [r0, #16]
4000b104:	e1a022c1 	asr	r2, r1, #5
4000b108:	e1530002 	cmp	r3, r2
4000b10c:	e2800014 	add	r0, r0, #20
4000b110:	b0803103 	addlt	r3, r0, r3, lsl #2
4000b114:	ba00000a 	blt	4000b144 <__any_on+0x44>
4000b118:	da000008 	ble	4000b140 <__any_on+0x40>
4000b11c:	e211101f 	ands	r1, r1, #31
4000b120:	0a000006 	beq	4000b140 <__any_on+0x40>
4000b124:	e7903102 	ldr	r3, [r0, r2, lsl #2]
4000b128:	e1a0c133 	lsr	ip, r3, r1
4000b12c:	e153011c 	cmp	r3, ip, lsl r1
4000b130:	e0803102 	add	r3, r0, r2, lsl #2
4000b134:	0a000002 	beq	4000b144 <__any_on+0x44>
4000b138:	e3a00001 	mov	r0, #1
4000b13c:	e12fff1e 	bx	lr
4000b140:	e0803102 	add	r3, r0, r2, lsl #2
4000b144:	e1500003 	cmp	r0, r3
4000b148:	2a000009 	bcs	4000b174 <__any_on+0x74>
4000b14c:	e5132004 	ldr	r2, [r3, #-4]
4000b150:	e3520000 	cmp	r2, #0
4000b154:	e2433004 	sub	r3, r3, #4
4000b158:	0a000003 	beq	4000b16c <__any_on+0x6c>
4000b15c:	eafffff5 	b	4000b138 <__any_on+0x38>
4000b160:	e5332004 	ldr	r2, [r3, #-4]!
4000b164:	e3520000 	cmp	r2, #0
4000b168:	1afffff2 	bne	4000b138 <__any_on+0x38>
4000b16c:	e1500003 	cmp	r0, r3
4000b170:	3afffffa 	bcc	4000b160 <__any_on+0x60>
4000b174:	e3a00000 	mov	r0, #0
4000b178:	e12fff1e 	bx	lr

4000b17c <__fpclassifyd>:
4000b17c:	e1903001 	orrs	r3, r0, r1
4000b180:	1a000001 	bne	4000b18c <__fpclassifyd+0x10>
4000b184:	e3a00002 	mov	r0, #2
4000b188:	e12fff1e 	bx	lr
4000b18c:	e2703001 	rsbs	r3, r0, #1
4000b190:	33a03000 	movcc	r3, #0
4000b194:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000b198:	03500000 	cmpeq	r0, #0
4000b19c:	0afffff8 	beq	4000b184 <__fpclassifyd+0x8>
4000b1a0:	e3c12102 	bic	r2, r1, #-2147483648	; 0x80000000
4000b1a4:	e59f1034 	ldr	r1, [pc, #52]	; 4000b1e0 <__fpclassifyd+0x64>
4000b1a8:	e2420601 	sub	r0, r2, #1048576	; 0x100000
4000b1ac:	e1500001 	cmp	r0, r1
4000b1b0:	8a000001 	bhi	4000b1bc <__fpclassifyd+0x40>
4000b1b4:	e3a00004 	mov	r0, #4
4000b1b8:	e12fff1e 	bx	lr
4000b1bc:	e3520601 	cmp	r2, #1048576	; 0x100000
4000b1c0:	2a000001 	bcs	4000b1cc <__fpclassifyd+0x50>
4000b1c4:	e3a00003 	mov	r0, #3
4000b1c8:	e12fff1e 	bx	lr
4000b1cc:	e59f0010 	ldr	r0, [pc, #16]	; 4000b1e4 <__fpclassifyd+0x68>
4000b1d0:	e1520000 	cmp	r2, r0
4000b1d4:	13a00000 	movne	r0, #0
4000b1d8:	02030001 	andeq	r0, r3, #1
4000b1dc:	e12fff1e 	bx	lr
4000b1e0:	7fdfffff 	svcvc	0x00dfffff
4000b1e4:	7ff00000 	svcvc	0x00f00000	; IMB

4000b1e8 <_sbrk_r>:
4000b1e8:	e92d4038 	push	{r3, r4, r5, lr}
4000b1ec:	e59f4034 	ldr	r4, [pc, #52]	; 4000b228 <_sbrk_r+0x40>
4000b1f0:	e3a03000 	mov	r3, #0
4000b1f4:	e1a05000 	mov	r5, r0
4000b1f8:	e1a00001 	mov	r0, r1
4000b1fc:	e5843000 	str	r3, [r4]
4000b200:	ebffe482 	bl	40004410 <_sbrk>
4000b204:	e3700001 	cmn	r0, #1
4000b208:	0a000001 	beq	4000b214 <_sbrk_r+0x2c>
4000b20c:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b210:	e12fff1e 	bx	lr
4000b214:	e5943000 	ldr	r3, [r4]
4000b218:	e3530000 	cmp	r3, #0
4000b21c:	15853000 	strne	r3, [r5]
4000b220:	e8bd4038 	pop	{r3, r4, r5, lr}
4000b224:	e12fff1e 	bx	lr
4000b228:	40018090 	mulmi	r1, r0, r0

4000b22c <strcmp>:
4000b22c:	e0202001 	eor	r2, r0, r1
4000b230:	e3120003 	tst	r2, #3
4000b234:	1a000021 	bne	4000b2c0 <strcmp+0x94>
4000b238:	e2102003 	ands	r2, r0, #3
4000b23c:	e3c00003 	bic	r0, r0, #3
4000b240:	e3c11003 	bic	r1, r1, #3
4000b244:	e490c004 	ldr	ip, [r0], #4
4000b248:	04913004 	ldreq	r3, [r1], #4
4000b24c:	0a000006 	beq	4000b26c <strcmp+0x40>
4000b250:	e2222003 	eor	r2, r2, #3
4000b254:	e1a02182 	lsl	r2, r2, #3
4000b258:	e3e034ff 	mvn	r3, #-16777216	; 0xff000000
4000b25c:	e1a02233 	lsr	r2, r3, r2
4000b260:	e4913004 	ldr	r3, [r1], #4
4000b264:	e18cc002 	orr	ip, ip, r2
4000b268:	e1833002 	orr	r3, r3, r2
4000b26c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000b270:	e3a04001 	mov	r4, #1
4000b274:	e1844404 	orr	r4, r4, r4, lsl #8
4000b278:	e1844804 	orr	r4, r4, r4, lsl #16
4000b27c:	e04c2004 	sub	r2, ip, r4
4000b280:	e15c0003 	cmp	ip, r3
4000b284:	01c2200c 	biceq	r2, r2, ip
4000b288:	01120384 	tsteq	r2, r4, lsl #7
4000b28c:	0490c004 	ldreq	ip, [r0], #4
4000b290:	04913004 	ldreq	r3, [r1], #4
4000b294:	0afffff8 	beq	4000b27c <strcmp+0x50>
4000b298:	e1a00c0c 	lsl	r0, ip, #24
4000b29c:	e1a0c42c 	lsr	ip, ip, #8
4000b2a0:	e3500001 	cmp	r0, #1
4000b2a4:	21500c03 	cmpcs	r0, r3, lsl #24
4000b2a8:	01a03423 	lsreq	r3, r3, #8
4000b2ac:	0afffff9 	beq	4000b298 <strcmp+0x6c>
4000b2b0:	e20330ff 	and	r3, r3, #255	; 0xff
4000b2b4:	e0630c20 	rsb	r0, r3, r0, lsr #24
4000b2b8:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b2bc:	e12fff1e 	bx	lr
4000b2c0:	e3100003 	tst	r0, #3
4000b2c4:	0a000006 	beq	4000b2e4 <strcmp+0xb8>
4000b2c8:	e4d02001 	ldrb	r2, [r0], #1
4000b2cc:	e4d13001 	ldrb	r3, [r1], #1
4000b2d0:	e3520001 	cmp	r2, #1
4000b2d4:	21520003 	cmpcs	r2, r3
4000b2d8:	0afffff8 	beq	4000b2c0 <strcmp+0x94>
4000b2dc:	e0420003 	sub	r0, r2, r3
4000b2e0:	e12fff1e 	bx	lr
4000b2e4:	e52d5004 	push	{r5}		; (str r5, [sp, #-4]!)
4000b2e8:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
4000b2ec:	e3a02001 	mov	r2, #1
4000b2f0:	e1822402 	orr	r2, r2, r2, lsl #8
4000b2f4:	e1822802 	orr	r2, r2, r2, lsl #16
4000b2f8:	e201c003 	and	ip, r1, #3
4000b2fc:	e3c11003 	bic	r1, r1, #3
4000b300:	e4904004 	ldr	r4, [r0], #4
4000b304:	e4915004 	ldr	r5, [r1], #4
4000b308:	e35c0002 	cmp	ip, #2
4000b30c:	0a000017 	beq	4000b370 <strcmp+0x144>
4000b310:	8a00002d 	bhi	4000b3cc <strcmp+0x1a0>
4000b314:	e3c4c4ff 	bic	ip, r4, #-16777216	; 0xff000000
4000b318:	e15c0425 	cmp	ip, r5, lsr #8
4000b31c:	e0443002 	sub	r3, r4, r2
4000b320:	e1c33004 	bic	r3, r3, r4
4000b324:	1a000007 	bne	4000b348 <strcmp+0x11c>
4000b328:	e0133382 	ands	r3, r3, r2, lsl #7
4000b32c:	04915004 	ldreq	r5, [r1], #4
4000b330:	1a000006 	bne	4000b350 <strcmp+0x124>
4000b334:	e02cc004 	eor	ip, ip, r4
4000b338:	e15c0c05 	cmp	ip, r5, lsl #24
4000b33c:	1a000008 	bne	4000b364 <strcmp+0x138>
4000b340:	e4904004 	ldr	r4, [r0], #4
4000b344:	eafffff2 	b	4000b314 <strcmp+0xe8>
4000b348:	e1a05425 	lsr	r5, r5, #8
4000b34c:	ea000037 	b	4000b430 <strcmp+0x204>
4000b350:	e3d334ff 	bics	r3, r3, #-16777216	; 0xff000000
4000b354:	1a000031 	bne	4000b420 <strcmp+0x1f4>
4000b358:	e5d15000 	ldrb	r5, [r1]
4000b35c:	e1a0cc24 	lsr	ip, r4, #24
4000b360:	ea000032 	b	4000b430 <strcmp+0x204>
4000b364:	e1a0cc24 	lsr	ip, r4, #24
4000b368:	e20550ff 	and	r5, r5, #255	; 0xff
4000b36c:	ea00002f 	b	4000b430 <strcmp+0x204>
4000b370:	e1a0c804 	lsl	ip, r4, #16
4000b374:	e0443002 	sub	r3, r4, r2
4000b378:	e1a0c82c 	lsr	ip, ip, #16
4000b37c:	e1c33004 	bic	r3, r3, r4
4000b380:	e15c0825 	cmp	ip, r5, lsr #16
4000b384:	1a00000e 	bne	4000b3c4 <strcmp+0x198>
4000b388:	e0133382 	ands	r3, r3, r2, lsl #7
4000b38c:	04915004 	ldreq	r5, [r1], #4
4000b390:	1a000004 	bne	4000b3a8 <strcmp+0x17c>
4000b394:	e02cc004 	eor	ip, ip, r4
4000b398:	e15c0805 	cmp	ip, r5, lsl #16
4000b39c:	1a000006 	bne	4000b3bc <strcmp+0x190>
4000b3a0:	e4904004 	ldr	r4, [r0], #4
4000b3a4:	eafffff1 	b	4000b370 <strcmp+0x144>
4000b3a8:	e1b03803 	lsls	r3, r3, #16
4000b3ac:	1a00001b 	bne	4000b420 <strcmp+0x1f4>
4000b3b0:	e1d150b0 	ldrh	r5, [r1]
4000b3b4:	e1a0c824 	lsr	ip, r4, #16
4000b3b8:	ea00001c 	b	4000b430 <strcmp+0x204>
4000b3bc:	e1a05805 	lsl	r5, r5, #16
4000b3c0:	e1a0c824 	lsr	ip, r4, #16
4000b3c4:	e1a05825 	lsr	r5, r5, #16
4000b3c8:	ea000018 	b	4000b430 <strcmp+0x204>
4000b3cc:	e204c0ff 	and	ip, r4, #255	; 0xff
4000b3d0:	e15c0c25 	cmp	ip, r5, lsr #24
4000b3d4:	e0443002 	sub	r3, r4, r2
4000b3d8:	e1c33004 	bic	r3, r3, r4
4000b3dc:	1a000007 	bne	4000b400 <strcmp+0x1d4>
4000b3e0:	e0133382 	ands	r3, r3, r2, lsl #7
4000b3e4:	04915004 	ldreq	r5, [r1], #4
4000b3e8:	1a000006 	bne	4000b408 <strcmp+0x1dc>
4000b3ec:	e02cc004 	eor	ip, ip, r4
4000b3f0:	e15c0405 	cmp	ip, r5, lsl #8
4000b3f4:	1a000006 	bne	4000b414 <strcmp+0x1e8>
4000b3f8:	e4904004 	ldr	r4, [r0], #4
4000b3fc:	eafffff2 	b	4000b3cc <strcmp+0x1a0>
4000b400:	e1a05c25 	lsr	r5, r5, #24
4000b404:	ea000009 	b	4000b430 <strcmp+0x204>
4000b408:	e31400ff 	tst	r4, #255	; 0xff
4000b40c:	0a000003 	beq	4000b420 <strcmp+0x1f4>
4000b410:	e4915004 	ldr	r5, [r1], #4
4000b414:	e1a0c424 	lsr	ip, r4, #8
4000b418:	e3c554ff 	bic	r5, r5, #-16777216	; 0xff000000
4000b41c:	ea000003 	b	4000b430 <strcmp+0x204>
4000b420:	e3a00000 	mov	r0, #0
4000b424:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b428:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b42c:	e12fff1e 	bx	lr
4000b430:	e20c20ff 	and	r2, ip, #255	; 0xff
4000b434:	e20500ff 	and	r0, r5, #255	; 0xff
4000b438:	e3500001 	cmp	r0, #1
4000b43c:	21500002 	cmpcs	r0, r2
4000b440:	01a0c42c 	lsreq	ip, ip, #8
4000b444:	01a05425 	lsreq	r5, r5, #8
4000b448:	0afffff8 	beq	4000b430 <strcmp+0x204>
4000b44c:	e0420000 	sub	r0, r2, r0
4000b450:	e49d4004 	pop	{r4}		; (ldr r4, [sp], #4)
4000b454:	e49d5004 	pop	{r5}		; (ldr r5, [sp], #4)
4000b458:	e12fff1e 	bx	lr

4000b45c <__ssprint_r>:
4000b45c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b460:	e5924008 	ldr	r4, [r2, #8]
4000b464:	e3540000 	cmp	r4, #0
4000b468:	e24dd00c 	sub	sp, sp, #12
4000b46c:	e1a0a002 	mov	sl, r2
4000b470:	e1a08000 	mov	r8, r0
4000b474:	e1a05001 	mov	r5, r1
4000b478:	e5926000 	ldr	r6, [r2]
4000b47c:	0a00005c 	beq	4000b5f4 <__ssprint_r+0x198>
4000b480:	e3a0b000 	mov	fp, #0
4000b484:	e1a0400b 	mov	r4, fp
4000b488:	e3540000 	cmp	r4, #0
4000b48c:	e5910000 	ldr	r0, [r1]
4000b490:	e5913008 	ldr	r3, [r1, #8]
4000b494:	0a000037 	beq	4000b578 <__ssprint_r+0x11c>
4000b498:	e1540003 	cmp	r4, r3
4000b49c:	e1a07003 	mov	r7, r3
4000b4a0:	3a00003c 	bcc	4000b598 <__ssprint_r+0x13c>
4000b4a4:	e1d530bc 	ldrh	r3, [r5, #12]
4000b4a8:	e3130d12 	tst	r3, #1152	; 0x480
4000b4ac:	01a09007 	moveq	r9, r7
4000b4b0:	0a000022 	beq	4000b540 <__ssprint_r+0xe4>
4000b4b4:	e2851010 	add	r1, r5, #16
4000b4b8:	e8910082 	ldm	r1, {r1, r7}
4000b4bc:	e0877087 	add	r7, r7, r7, lsl #1
4000b4c0:	e0877fa7 	add	r7, r7, r7, lsr #31
4000b4c4:	e0619000 	rsb	r9, r1, r0
4000b4c8:	e2842001 	add	r2, r4, #1
4000b4cc:	e1a070c7 	asr	r7, r7, #1
4000b4d0:	e0822009 	add	r2, r2, r9
4000b4d4:	e1570002 	cmp	r7, r2
4000b4d8:	31a07002 	movcc	r7, r2
4000b4dc:	21a02007 	movcs	r2, r7
4000b4e0:	e3130b01 	tst	r3, #1024	; 0x400
4000b4e4:	0a00002e 	beq	4000b5a4 <__ssprint_r+0x148>
4000b4e8:	e1a01002 	mov	r1, r2
4000b4ec:	e1a00008 	mov	r0, r8
4000b4f0:	ebfff988 	bl	40009b18 <_malloc_r>
4000b4f4:	e2503000 	subs	r3, r0, #0
4000b4f8:	0a000030 	beq	4000b5c0 <__ssprint_r+0x164>
4000b4fc:	e5951010 	ldr	r1, [r5, #16]
4000b500:	e1a02009 	mov	r2, r9
4000b504:	e58d3004 	str	r3, [sp, #4]
4000b508:	ebfffb92 	bl	4000a358 <memcpy>
4000b50c:	e1d520bc 	ldrh	r2, [r5, #12]
4000b510:	e3c22d12 	bic	r2, r2, #1152	; 0x480
4000b514:	e3822080 	orr	r2, r2, #128	; 0x80
4000b518:	e1c520bc 	strh	r2, [r5, #12]
4000b51c:	e59d3004 	ldr	r3, [sp, #4]
4000b520:	e0830009 	add	r0, r3, r9
4000b524:	e5853010 	str	r3, [r5, #16]
4000b528:	e0699007 	rsb	r9, r9, r7
4000b52c:	e5850000 	str	r0, [r5]
4000b530:	e5859008 	str	r9, [r5, #8]
4000b534:	e5857014 	str	r7, [r5, #20]
4000b538:	e1a09004 	mov	r9, r4
4000b53c:	e1a07004 	mov	r7, r4
4000b540:	e1a02009 	mov	r2, r9
4000b544:	e1a0100b 	mov	r1, fp
4000b548:	eb000568 	bl	4000caf0 <memmove>
4000b54c:	e59a2008 	ldr	r2, [sl, #8]
4000b550:	e5953008 	ldr	r3, [r5, #8]
4000b554:	e5950000 	ldr	r0, [r5]
4000b558:	e0644002 	rsb	r4, r4, r2
4000b55c:	e0673003 	rsb	r3, r7, r3
4000b560:	e0800009 	add	r0, r0, r9
4000b564:	e3540000 	cmp	r4, #0
4000b568:	e5853008 	str	r3, [r5, #8]
4000b56c:	e5850000 	str	r0, [r5]
4000b570:	e58a4008 	str	r4, [sl, #8]
4000b574:	0a00001e 	beq	4000b5f4 <__ssprint_r+0x198>
4000b578:	e5964004 	ldr	r4, [r6, #4]
4000b57c:	e3540000 	cmp	r4, #0
4000b580:	e596b000 	ldr	fp, [r6]
4000b584:	e2866008 	add	r6, r6, #8
4000b588:	0afffffa 	beq	4000b578 <__ssprint_r+0x11c>
4000b58c:	e1540003 	cmp	r4, r3
4000b590:	e1a07003 	mov	r7, r3
4000b594:	2affffc2 	bcs	4000b4a4 <__ssprint_r+0x48>
4000b598:	e1a07004 	mov	r7, r4
4000b59c:	e1a09004 	mov	r9, r4
4000b5a0:	eaffffe6 	b	4000b540 <__ssprint_r+0xe4>
4000b5a4:	e1a00008 	mov	r0, r8
4000b5a8:	eb0005da 	bl	4000cd18 <_realloc_r>
4000b5ac:	e2503000 	subs	r3, r0, #0
4000b5b0:	1affffda 	bne	4000b520 <__ssprint_r+0xc4>
4000b5b4:	e1a00008 	mov	r0, r8
4000b5b8:	e5951010 	ldr	r1, [r5, #16]
4000b5bc:	eb0004b0 	bl	4000c884 <_free_r>
4000b5c0:	e1d520bc 	ldrh	r2, [r5, #12]
4000b5c4:	e3a0300c 	mov	r3, #12
4000b5c8:	e3e04000 	mvn	r4, #0
4000b5cc:	e5883000 	str	r3, [r8]
4000b5d0:	e3822040 	orr	r2, r2, #64	; 0x40
4000b5d4:	e3a03000 	mov	r3, #0
4000b5d8:	e1a00004 	mov	r0, r4
4000b5dc:	e1c520bc 	strh	r2, [r5, #12]
4000b5e0:	e58a3008 	str	r3, [sl, #8]
4000b5e4:	e58a3004 	str	r3, [sl, #4]
4000b5e8:	e28dd00c 	add	sp, sp, #12
4000b5ec:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b5f0:	e12fff1e 	bx	lr
4000b5f4:	e1a00004 	mov	r0, r4
4000b5f8:	e58a4004 	str	r4, [sl, #4]
4000b5fc:	e28dd00c 	add	sp, sp, #12
4000b600:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b604:	e12fff1e 	bx	lr

4000b608 <_svfiprintf_r>:
4000b608:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000b60c:	e24dd0c4 	sub	sp, sp, #196	; 0xc4
4000b610:	e58d1018 	str	r1, [sp, #24]
4000b614:	e1d110bc 	ldrh	r1, [r1, #12]
4000b618:	e3110080 	tst	r1, #128	; 0x80
4000b61c:	e1a07002 	mov	r7, r2
4000b620:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b624:	e58d0028 	str	r0, [sp, #40]	; 0x28
4000b628:	0a000003 	beq	4000b63c <_svfiprintf_r+0x34>
4000b62c:	e59d4018 	ldr	r4, [sp, #24]
4000b630:	e5943010 	ldr	r3, [r4, #16]
4000b634:	e3530000 	cmp	r3, #0
4000b638:	0a0003fb 	beq	4000c62c <_svfiprintf_r+0x1024>
4000b63c:	e28d4080 	add	r4, sp, #128	; 0x80
4000b640:	e28d507f 	add	r5, sp, #127	; 0x7f
4000b644:	e3a03000 	mov	r3, #0
4000b648:	e1a0c004 	mov	ip, r4
4000b64c:	e58d4004 	str	r4, [sp, #4]
4000b650:	e59fafc0 	ldr	sl, [pc, #4032]	; 4000c618 <_svfiprintf_r+0x1010>
4000b654:	e58d404c 	str	r4, [sp, #76]	; 0x4c
4000b658:	e0654004 	rsb	r4, r5, r4
4000b65c:	e58d3054 	str	r3, [sp, #84]	; 0x54
4000b660:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b664:	e58d3034 	str	r3, [sp, #52]	; 0x34
4000b668:	e58d5000 	str	r5, [sp]
4000b66c:	e58d3020 	str	r3, [sp, #32]
4000b670:	e58d403c 	str	r4, [sp, #60]	; 0x3c
4000b674:	e28a8010 	add	r8, sl, #16
4000b678:	e1a0600c 	mov	r6, ip
4000b67c:	e5d73000 	ldrb	r3, [r7]
4000b680:	e3530000 	cmp	r3, #0
4000b684:	13530025 	cmpne	r3, #37	; 0x25
4000b688:	0a0002f7 	beq	4000c26c <_svfiprintf_r+0xc64>
4000b68c:	e2873001 	add	r3, r7, #1
4000b690:	e1a04003 	mov	r4, r3
4000b694:	e5d33000 	ldrb	r3, [r3]
4000b698:	e3530025 	cmp	r3, #37	; 0x25
4000b69c:	13530000 	cmpne	r3, #0
4000b6a0:	e2843001 	add	r3, r4, #1
4000b6a4:	1afffff9 	bne	4000b690 <_svfiprintf_r+0x88>
4000b6a8:	e0545007 	subs	r5, r4, r7
4000b6ac:	0a00000d 	beq	4000b6e8 <_svfiprintf_r+0xe0>
4000b6b0:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000b6b4:	e59d2054 	ldr	r2, [sp, #84]	; 0x54
4000b6b8:	e2833001 	add	r3, r3, #1
4000b6bc:	e3530007 	cmp	r3, #7
4000b6c0:	e0822005 	add	r2, r2, r5
4000b6c4:	e5867000 	str	r7, [r6]
4000b6c8:	e5865004 	str	r5, [r6, #4]
4000b6cc:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000b6d0:	e58d2054 	str	r2, [sp, #84]	; 0x54
4000b6d4:	d2866008 	addle	r6, r6, #8
4000b6d8:	ca000350 	bgt	4000c420 <_svfiprintf_r+0xe18>
4000b6dc:	e59dc020 	ldr	ip, [sp, #32]
4000b6e0:	e08cc005 	add	ip, ip, r5
4000b6e4:	e58dc020 	str	ip, [sp, #32]
4000b6e8:	e5d43000 	ldrb	r3, [r4]
4000b6ec:	e3530000 	cmp	r3, #0
4000b6f0:	0a0002ec 	beq	4000c2a8 <_svfiprintf_r+0xca0>
4000b6f4:	e3a03000 	mov	r3, #0
4000b6f8:	e1a01003 	mov	r1, r3
4000b6fc:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000b700:	e58d3014 	str	r3, [sp, #20]
4000b704:	e58d3008 	str	r3, [sp, #8]
4000b708:	e2847001 	add	r7, r4, #1
4000b70c:	e5d43001 	ldrb	r3, [r4, #1]
4000b710:	e3e04000 	mvn	r4, #0
4000b714:	e58d400c 	str	r4, [sp, #12]
4000b718:	e1a00001 	mov	r0, r1
4000b71c:	e2877001 	add	r7, r7, #1
4000b720:	e2432020 	sub	r2, r3, #32
4000b724:	e3520058 	cmp	r2, #88	; 0x58
4000b728:	979ff102 	ldrls	pc, [pc, r2, lsl #2]
4000b72c:	ea00021b 	b	4000bfa0 <_svfiprintf_r+0x998>
4000b730:	4000bc14 	andmi	fp, r0, r4, lsl ip
4000b734:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b738:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b73c:	4000bc24 	andmi	fp, r0, r4, lsr #24
4000b740:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b744:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b748:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b74c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b750:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b754:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b758:	4000b894 	mulmi	r0, r4, r8
4000b75c:	4000bba4 	andmi	fp, r0, r4, lsr #23
4000b760:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b764:	4000b8b0 			; <UNDEFINED> instruction: 0x4000b8b0
4000b768:	4000bf44 	andmi	fp, r0, r4, asr #30
4000b76c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b770:	4000bf30 	andmi	fp, r0, r0, lsr pc
4000b774:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b778:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b77c:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b780:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b784:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b788:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b78c:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b790:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b794:	4000bda8 	andmi	fp, r0, r8, lsr #27
4000b798:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b79c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7a0:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7a4:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7a8:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7ac:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7b0:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7b4:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7b8:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7bc:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7c0:	4000bd50 	andmi	fp, r0, r0, asr sp
4000b7c4:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7c8:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7cc:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7d0:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7d4:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7d8:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7dc:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7e0:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7e4:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7e8:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7ec:	4000bd10 	andmi	fp, r0, r0, lsl sp
4000b7f0:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7f4:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7f8:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b7fc:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b800:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b804:	4000bcc0 	andmi	fp, r0, r0, asr #25
4000b808:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b80c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b810:	4000bc74 	andmi	fp, r0, r4, ror ip
4000b814:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b818:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b81c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b820:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b824:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b828:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b82c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b830:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b834:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b838:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b83c:	4000bc38 	andmi	fp, r0, r8, lsr ip
4000b840:	4000be48 	andmi	fp, r0, r8, asr #28
4000b844:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b848:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b84c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b850:	4000be34 	andmi	fp, r0, r4, lsr lr
4000b854:	4000be48 	andmi	fp, r0, r8, asr #28
4000b858:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b85c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b860:	4000be04 	andmi	fp, r0, r4, lsl #28
4000b864:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b868:	4000bdcc 	andmi	fp, r0, ip, asr #27
4000b86c:	4000bb2c 	andmi	fp, r0, ip, lsr #22
4000b870:	4000bb5c 	andmi	fp, r0, ip, asr fp
4000b874:	4000bf1c 	andmi	fp, r0, ip, lsl pc
4000b878:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b87c:	4000beb8 			; <UNDEFINED> instruction: 0x4000beb8
4000b880:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b884:	4000b8c4 	andmi	fp, r0, r4, asr #17
4000b888:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b88c:	4000bfa0 	andmi	fp, r0, r0, lsr #31
4000b890:	4000bbb0 			; <UNDEFINED> instruction: 0x4000bbb0
4000b894:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000b898:	e5940000 	ldr	r0, [r4]
4000b89c:	e3500000 	cmp	r0, #0
4000b8a0:	e2843004 	add	r3, r4, #4
4000b8a4:	aa000313 	bge	4000c4f8 <_svfiprintf_r+0xef0>
4000b8a8:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000b8ac:	e2600000 	rsb	r0, r0, #0
4000b8b0:	e59d5008 	ldr	r5, [sp, #8]
4000b8b4:	e3855004 	orr	r5, r5, #4
4000b8b8:	e58d5008 	str	r5, [sp, #8]
4000b8bc:	e5d73000 	ldrb	r3, [r7]
4000b8c0:	eaffff95 	b	4000b71c <_svfiprintf_r+0x114>
4000b8c4:	e59d5008 	ldr	r5, [sp, #8]
4000b8c8:	e3150020 	tst	r5, #32
4000b8cc:	e58d0014 	str	r0, [sp, #20]
4000b8d0:	0a000101 	beq	4000bcdc <_svfiprintf_r+0x6d4>
4000b8d4:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000b8d8:	e28c3007 	add	r3, ip, #7
4000b8dc:	e3c33007 	bic	r3, r3, #7
4000b8e0:	e2834008 	add	r4, r3, #8
4000b8e4:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000b8e8:	e8930030 	ldm	r3, {r4, r5}
4000b8ec:	e3a03001 	mov	r3, #1
4000b8f0:	e3a0b000 	mov	fp, #0
4000b8f4:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000b8f8:	e59dc00c 	ldr	ip, [sp, #12]
4000b8fc:	e35c0000 	cmp	ip, #0
4000b900:	a59dc008 	ldrge	ip, [sp, #8]
4000b904:	a3ccc080 	bicge	ip, ip, #128	; 0x80
4000b908:	a58dc008 	strge	ip, [sp, #8]
4000b90c:	e1940005 	orrs	r0, r4, r5
4000b910:	e59dc00c 	ldr	ip, [sp, #12]
4000b914:	03a02000 	moveq	r2, #0
4000b918:	13a02001 	movne	r2, #1
4000b91c:	e35c0000 	cmp	ip, #0
4000b920:	13822001 	orrne	r2, r2, #1
4000b924:	e3520000 	cmp	r2, #0
4000b928:	0a000251 	beq	4000c274 <_svfiprintf_r+0xc6c>
4000b92c:	e3530001 	cmp	r3, #1
4000b930:	0a0002d6 	beq	4000c490 <_svfiprintf_r+0xe88>
4000b934:	e3530002 	cmp	r3, #2
4000b938:	e28d207f 	add	r2, sp, #127	; 0x7f
4000b93c:	1a000061 	bne	4000bac8 <_svfiprintf_r+0x4c0>
4000b940:	e59d0034 	ldr	r0, [sp, #52]	; 0x34
4000b944:	e1a03224 	lsr	r3, r4, #4
4000b948:	e204c00f 	and	ip, r4, #15
4000b94c:	e1833e05 	orr	r3, r3, r5, lsl #28
4000b950:	e1a01225 	lsr	r1, r5, #4
4000b954:	e1a04003 	mov	r4, r3
4000b958:	e1a05001 	mov	r5, r1
4000b95c:	e7d0300c 	ldrb	r3, [r0, ip]
4000b960:	e194c005 	orrs	ip, r4, r5
4000b964:	e1a09002 	mov	r9, r2
4000b968:	e5c23000 	strb	r3, [r2]
4000b96c:	e2422001 	sub	r2, r2, #1
4000b970:	1afffff3 	bne	4000b944 <_svfiprintf_r+0x33c>
4000b974:	e59d5004 	ldr	r5, [sp, #4]
4000b978:	e0694005 	rsb	r4, r9, r5
4000b97c:	e59d500c 	ldr	r5, [sp, #12]
4000b980:	e1550004 	cmp	r5, r4
4000b984:	b1a05004 	movlt	r5, r4
4000b988:	e35b0000 	cmp	fp, #0
4000b98c:	e58d5010 	str	r5, [sp, #16]
4000b990:	12855001 	addne	r5, r5, #1
4000b994:	158d5010 	strne	r5, [sp, #16]
4000b998:	e59dc008 	ldr	ip, [sp, #8]
4000b99c:	e21cc002 	ands	ip, ip, #2
4000b9a0:	159d3010 	ldrne	r3, [sp, #16]
4000b9a4:	e59d5008 	ldr	r5, [sp, #8]
4000b9a8:	12833002 	addne	r3, r3, #2
4000b9ac:	158d3010 	strne	r3, [sp, #16]
4000b9b0:	e2155084 	ands	r5, r5, #132	; 0x84
4000b9b4:	e58dc01c 	str	ip, [sp, #28]
4000b9b8:	e58d502c 	str	r5, [sp, #44]	; 0x2c
4000b9bc:	1a000182 	bne	4000bfcc <_svfiprintf_r+0x9c4>
4000b9c0:	e28d3010 	add	r3, sp, #16
4000b9c4:	e8931008 	ldm	r3, {r3, ip}
4000b9c8:	e063500c 	rsb	r5, r3, ip
4000b9cc:	e3550000 	cmp	r5, #0
4000b9d0:	da00017d 	ble	4000bfcc <_svfiprintf_r+0x9c4>
4000b9d4:	e3550010 	cmp	r5, #16
4000b9d8:	d59fcc38 	ldrle	ip, [pc, #3128]	; 4000c618 <_svfiprintf_r+0x1010>
4000b9dc:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000b9e0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000b9e4:	d58dc030 	strle	ip, [sp, #48]	; 0x30
4000b9e8:	da000022 	ble	4000ba78 <_svfiprintf_r+0x470>
4000b9ec:	e59f3c24 	ldr	r3, [pc, #3108]	; 4000c618 <_svfiprintf_r+0x1010>
4000b9f0:	e58d4038 	str	r4, [sp, #56]	; 0x38
4000b9f4:	e1a00006 	mov	r0, r6
4000b9f8:	e58d3030 	str	r3, [sp, #48]	; 0x30
4000b9fc:	e1a06005 	mov	r6, r5
4000ba00:	e3a0b010 	mov	fp, #16
4000ba04:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000ba08:	e59d5018 	ldr	r5, [sp, #24]
4000ba0c:	ea000002 	b	4000ba1c <_svfiprintf_r+0x414>
4000ba10:	e2466010 	sub	r6, r6, #16
4000ba14:	e3560010 	cmp	r6, #16
4000ba18:	da000013 	ble	4000ba6c <_svfiprintf_r+0x464>
4000ba1c:	e2822001 	add	r2, r2, #1
4000ba20:	e3520007 	cmp	r2, #7
4000ba24:	e2811010 	add	r1, r1, #16
4000ba28:	e8800c00 	stm	r0, {sl, fp}
4000ba2c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000ba30:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000ba34:	d2800008 	addle	r0, r0, #8
4000ba38:	dafffff4 	ble	4000ba10 <_svfiprintf_r+0x408>
4000ba3c:	e1a00004 	mov	r0, r4
4000ba40:	e1a01005 	mov	r1, r5
4000ba44:	e28d204c 	add	r2, sp, #76	; 0x4c
4000ba48:	ebfffe83 	bl	4000b45c <__ssprint_r>
4000ba4c:	e3500000 	cmp	r0, #0
4000ba50:	1a00021a 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000ba54:	e2466010 	sub	r6, r6, #16
4000ba58:	e3560010 	cmp	r6, #16
4000ba5c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000ba60:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000ba64:	e28d0080 	add	r0, sp, #128	; 0x80
4000ba68:	caffffeb 	bgt	4000ba1c <_svfiprintf_r+0x414>
4000ba6c:	e59d4038 	ldr	r4, [sp, #56]	; 0x38
4000ba70:	e1a05006 	mov	r5, r6
4000ba74:	e1a06000 	mov	r6, r0
4000ba78:	e2822001 	add	r2, r2, #1
4000ba7c:	e59dc030 	ldr	ip, [sp, #48]	; 0x30
4000ba80:	e3520007 	cmp	r2, #7
4000ba84:	e0851001 	add	r1, r5, r1
4000ba88:	e586c000 	str	ip, [r6]
4000ba8c:	e5865004 	str	r5, [r6, #4]
4000ba90:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000ba94:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000ba98:	d2866008 	addle	r6, r6, #8
4000ba9c:	da00014c 	ble	4000bfd4 <_svfiprintf_r+0x9cc>
4000baa0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000baa4:	e59d1018 	ldr	r1, [sp, #24]
4000baa8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000baac:	ebfffe6a 	bl	4000b45c <__ssprint_r>
4000bab0:	e3500000 	cmp	r0, #0
4000bab4:	1a000201 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000bab8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000babc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bac0:	e28d6080 	add	r6, sp, #128	; 0x80
4000bac4:	ea000142 	b	4000bfd4 <_svfiprintf_r+0x9cc>
4000bac8:	e1a031a4 	lsr	r3, r4, #3
4000bacc:	e1833e85 	orr	r3, r3, r5, lsl #29
4000bad0:	e1a001a5 	lsr	r0, r5, #3
4000bad4:	e2041007 	and	r1, r4, #7
4000bad8:	e1a05000 	mov	r5, r0
4000badc:	e1a04003 	mov	r4, r3
4000bae0:	e1940005 	orrs	r0, r4, r5
4000bae4:	e2813030 	add	r3, r1, #48	; 0x30
4000bae8:	e1a09002 	mov	r9, r2
4000baec:	e5c23000 	strb	r3, [r2]
4000baf0:	e2422001 	sub	r2, r2, #1
4000baf4:	1afffff3 	bne	4000bac8 <_svfiprintf_r+0x4c0>
4000baf8:	e59d4008 	ldr	r4, [sp, #8]
4000bafc:	e3140001 	tst	r4, #1
4000bb00:	e1a01009 	mov	r1, r9
4000bb04:	0affff9a 	beq	4000b974 <_svfiprintf_r+0x36c>
4000bb08:	e3530030 	cmp	r3, #48	; 0x30
4000bb0c:	059dc004 	ldreq	ip, [sp, #4]
4000bb10:	159d5004 	ldrne	r5, [sp, #4]
4000bb14:	11a09002 	movne	r9, r2
4000bb18:	13a03030 	movne	r3, #48	; 0x30
4000bb1c:	0069400c 	rsbeq	r4, r9, ip
4000bb20:	10694005 	rsbne	r4, r9, r5
4000bb24:	15413001 	strbne	r3, [r1, #-1]
4000bb28:	eaffff93 	b	4000b97c <_svfiprintf_r+0x374>
4000bb2c:	e59dc008 	ldr	ip, [sp, #8]
4000bb30:	e21c3020 	ands	r3, ip, #32
4000bb34:	e58d0014 	str	r0, [sp, #20]
4000bb38:	0a00007b 	beq	4000bd2c <_svfiprintf_r+0x724>
4000bb3c:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bb40:	e2843007 	add	r3, r4, #7
4000bb44:	e3c33007 	bic	r3, r3, #7
4000bb48:	e2835008 	add	r5, r3, #8
4000bb4c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bb50:	e8930030 	ldm	r3, {r4, r5}
4000bb54:	e3a03000 	mov	r3, #0
4000bb58:	eaffff64 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000bb5c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bb60:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000bb64:	e59d5008 	ldr	r5, [sp, #8]
4000bb68:	e28cc004 	add	ip, ip, #4
4000bb6c:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000bb70:	e59fcaa4 	ldr	ip, [pc, #2724]	; 4000c61c <_svfiprintf_r+0x1014>
4000bb74:	e3855002 	orr	r5, r5, #2
4000bb78:	e5934000 	ldr	r4, [r3]
4000bb7c:	e3a02030 	mov	r2, #48	; 0x30
4000bb80:	e3a03078 	mov	r3, #120	; 0x78
4000bb84:	e58d5008 	str	r5, [sp, #8]
4000bb88:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000bb8c:	e58d0014 	str	r0, [sp, #20]
4000bb90:	e3a05000 	mov	r5, #0
4000bb94:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000bb98:	e58dc034 	str	ip, [sp, #52]	; 0x34
4000bb9c:	e3a03002 	mov	r3, #2
4000bba0:	eaffff52 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000bba4:	e5d73000 	ldrb	r3, [r7]
4000bba8:	e3a0102b 	mov	r1, #43	; 0x2b
4000bbac:	eafffeda 	b	4000b71c <_svfiprintf_r+0x114>
4000bbb0:	e59d5008 	ldr	r5, [sp, #8]
4000bbb4:	e59f4a60 	ldr	r4, [pc, #2656]	; 4000c61c <_svfiprintf_r+0x1014>
4000bbb8:	e3150020 	tst	r5, #32
4000bbbc:	e58d0014 	str	r0, [sp, #20]
4000bbc0:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bbc4:	e58d4034 	str	r4, [sp, #52]	; 0x34
4000bbc8:	0a000030 	beq	4000bc90 <_svfiprintf_r+0x688>
4000bbcc:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000bbd0:	e28c2007 	add	r2, ip, #7
4000bbd4:	e3c22007 	bic	r2, r2, #7
4000bbd8:	e2824008 	add	r4, r2, #8
4000bbdc:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000bbe0:	e8920030 	ldm	r2, {r4, r5}
4000bbe4:	e59dc008 	ldr	ip, [sp, #8]
4000bbe8:	e31c0001 	tst	ip, #1
4000bbec:	0a0000e9 	beq	4000bf98 <_svfiprintf_r+0x990>
4000bbf0:	e1940005 	orrs	r0, r4, r5
4000bbf4:	0a0000e7 	beq	4000bf98 <_svfiprintf_r+0x990>
4000bbf8:	e3a02030 	mov	r2, #48	; 0x30
4000bbfc:	e38cc002 	orr	ip, ip, #2
4000bc00:	e5cd3049 	strb	r3, [sp, #73]	; 0x49
4000bc04:	e58dc008 	str	ip, [sp, #8]
4000bc08:	e5cd2048 	strb	r2, [sp, #72]	; 0x48
4000bc0c:	e3a03002 	mov	r3, #2
4000bc10:	eaffff36 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000bc14:	e3510000 	cmp	r1, #0
4000bc18:	e5d73000 	ldrb	r3, [r7]
4000bc1c:	03a01020 	moveq	r1, #32
4000bc20:	eafffebd 	b	4000b71c <_svfiprintf_r+0x114>
4000bc24:	e59dc008 	ldr	ip, [sp, #8]
4000bc28:	e38cc001 	orr	ip, ip, #1
4000bc2c:	e58dc008 	str	ip, [sp, #8]
4000bc30:	e5d73000 	ldrb	r3, [r7]
4000bc34:	eafffeb8 	b	4000b71c <_svfiprintf_r+0x114>
4000bc38:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
4000bc3c:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bc40:	e5932000 	ldr	r2, [r3]
4000bc44:	e3a04001 	mov	r4, #1
4000bc48:	e3a03000 	mov	r3, #0
4000bc4c:	e2855004 	add	r5, r5, #4
4000bc50:	e58d0014 	str	r0, [sp, #20]
4000bc54:	e58d4010 	str	r4, [sp, #16]
4000bc58:	e5cd2058 	strb	r2, [sp, #88]	; 0x58
4000bc5c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bc60:	e5cd3047 	strb	r3, [sp, #71]	; 0x47
4000bc64:	e28d9058 	add	r9, sp, #88	; 0x58
4000bc68:	e3a05000 	mov	r5, #0
4000bc6c:	e58d500c 	str	r5, [sp, #12]
4000bc70:	eaffff48 	b	4000b998 <_svfiprintf_r+0x390>
4000bc74:	e59f59a4 	ldr	r5, [pc, #2468]	; 4000c620 <_svfiprintf_r+0x1018>
4000bc78:	e58d5034 	str	r5, [sp, #52]	; 0x34
4000bc7c:	e59d5008 	ldr	r5, [sp, #8]
4000bc80:	e3150020 	tst	r5, #32
4000bc84:	e58d0014 	str	r0, [sp, #20]
4000bc88:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bc8c:	1affffce 	bne	4000bbcc <_svfiprintf_r+0x5c4>
4000bc90:	e59d5008 	ldr	r5, [sp, #8]
4000bc94:	e3150010 	tst	r5, #16
4000bc98:	1a00022d 	bne	4000c554 <_svfiprintf_r+0xf4c>
4000bc9c:	e59d4008 	ldr	r4, [sp, #8]
4000bca0:	e3140040 	tst	r4, #64	; 0x40
4000bca4:	0a00022a 	beq	4000c554 <_svfiprintf_r+0xf4c>
4000bca8:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bcac:	e1d540b0 	ldrh	r4, [r5]
4000bcb0:	e2855004 	add	r5, r5, #4
4000bcb4:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bcb8:	e3a05000 	mov	r5, #0
4000bcbc:	eaffffc8 	b	4000bbe4 <_svfiprintf_r+0x5dc>
4000bcc0:	e59d4008 	ldr	r4, [sp, #8]
4000bcc4:	e3844010 	orr	r4, r4, #16
4000bcc8:	e58d4008 	str	r4, [sp, #8]
4000bccc:	e59d5008 	ldr	r5, [sp, #8]
4000bcd0:	e3150020 	tst	r5, #32
4000bcd4:	e58d0014 	str	r0, [sp, #20]
4000bcd8:	1afffefd 	bne	4000b8d4 <_svfiprintf_r+0x2cc>
4000bcdc:	e59d5008 	ldr	r5, [sp, #8]
4000bce0:	e3150010 	tst	r5, #16
4000bce4:	1a000213 	bne	4000c538 <_svfiprintf_r+0xf30>
4000bce8:	e59d4008 	ldr	r4, [sp, #8]
4000bcec:	e3140040 	tst	r4, #64	; 0x40
4000bcf0:	0a000210 	beq	4000c538 <_svfiprintf_r+0xf30>
4000bcf4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bcf8:	e1d540b0 	ldrh	r4, [r5]
4000bcfc:	e2855004 	add	r5, r5, #4
4000bd00:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bd04:	e3a03001 	mov	r3, #1
4000bd08:	e3a05000 	mov	r5, #0
4000bd0c:	eafffef7 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000bd10:	e59d5008 	ldr	r5, [sp, #8]
4000bd14:	e3855010 	orr	r5, r5, #16
4000bd18:	e58d5008 	str	r5, [sp, #8]
4000bd1c:	e59dc008 	ldr	ip, [sp, #8]
4000bd20:	e21c3020 	ands	r3, ip, #32
4000bd24:	e58d0014 	str	r0, [sp, #20]
4000bd28:	1affff83 	bne	4000bb3c <_svfiprintf_r+0x534>
4000bd2c:	e59dc008 	ldr	ip, [sp, #8]
4000bd30:	e21c2010 	ands	r2, ip, #16
4000bd34:	0a00020c 	beq	4000c56c <_svfiprintf_r+0xf64>
4000bd38:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bd3c:	e5954000 	ldr	r4, [r5]
4000bd40:	e2855004 	add	r5, r5, #4
4000bd44:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bd48:	e3a05000 	mov	r5, #0
4000bd4c:	eafffee7 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000bd50:	e59dc008 	ldr	ip, [sp, #8]
4000bd54:	e38cc010 	orr	ip, ip, #16
4000bd58:	e58dc008 	str	ip, [sp, #8]
4000bd5c:	e59d4008 	ldr	r4, [sp, #8]
4000bd60:	e3140020 	tst	r4, #32
4000bd64:	e58d0014 	str	r0, [sp, #20]
4000bd68:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bd6c:	0a00003a 	beq	4000be5c <_svfiprintf_r+0x854>
4000bd70:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000bd74:	e2851007 	add	r1, r5, #7
4000bd78:	e3c11007 	bic	r1, r1, #7
4000bd7c:	e891000c 	ldm	r1, {r2, r3}
4000bd80:	e2811008 	add	r1, r1, #8
4000bd84:	e3520000 	cmp	r2, #0
4000bd88:	e2d30000 	sbcs	r0, r3, #0
4000bd8c:	e58d1024 	str	r1, [sp, #36]	; 0x24
4000bd90:	e1a04002 	mov	r4, r2
4000bd94:	e1a05003 	mov	r5, r3
4000bd98:	ba000040 	blt	4000bea0 <_svfiprintf_r+0x898>
4000bd9c:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000bda0:	e3a03001 	mov	r3, #1
4000bda4:	eafffed3 	b	4000b8f8 <_svfiprintf_r+0x2f0>
4000bda8:	e2432030 	sub	r2, r3, #48	; 0x30
4000bdac:	e3a00000 	mov	r0, #0
4000bdb0:	e4d73001 	ldrb	r3, [r7], #1
4000bdb4:	e0800100 	add	r0, r0, r0, lsl #2
4000bdb8:	e0820080 	add	r0, r2, r0, lsl #1
4000bdbc:	e2432030 	sub	r2, r3, #48	; 0x30
4000bdc0:	e3520009 	cmp	r2, #9
4000bdc4:	9afffff9 	bls	4000bdb0 <_svfiprintf_r+0x7a8>
4000bdc8:	eafffe54 	b	4000b720 <_svfiprintf_r+0x118>
4000bdcc:	e59d4008 	ldr	r4, [sp, #8]
4000bdd0:	e3140020 	tst	r4, #32
4000bdd4:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bdd8:	1a0001f3 	bne	4000c5ac <_svfiprintf_r+0xfa4>
4000bddc:	e59dc008 	ldr	ip, [sp, #8]
4000bde0:	e31c0010 	tst	ip, #16
4000bde4:	0a000201 	beq	4000c5f0 <_svfiprintf_r+0xfe8>
4000bde8:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bdec:	e59d5020 	ldr	r5, [sp, #32]
4000bdf0:	e5943000 	ldr	r3, [r4]
4000bdf4:	e2844004 	add	r4, r4, #4
4000bdf8:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000bdfc:	e5835000 	str	r5, [r3]
4000be00:	eafffe1d 	b	4000b67c <_svfiprintf_r+0x74>
4000be04:	e5d73000 	ldrb	r3, [r7]
4000be08:	e353006c 	cmp	r3, #108	; 0x6c
4000be0c:	059d4008 	ldreq	r4, [sp, #8]
4000be10:	159d5008 	ldrne	r5, [sp, #8]
4000be14:	e1a02007 	mov	r2, r7
4000be18:	03844020 	orreq	r4, r4, #32
4000be1c:	13855010 	orrne	r5, r5, #16
4000be20:	02877001 	addeq	r7, r7, #1
4000be24:	058d4008 	streq	r4, [sp, #8]
4000be28:	05d23001 	ldrbeq	r3, [r2, #1]
4000be2c:	158d5008 	strne	r5, [sp, #8]
4000be30:	eafffe39 	b	4000b71c <_svfiprintf_r+0x114>
4000be34:	e59dc008 	ldr	ip, [sp, #8]
4000be38:	e38cc040 	orr	ip, ip, #64	; 0x40
4000be3c:	e58dc008 	str	ip, [sp, #8]
4000be40:	e5d73000 	ldrb	r3, [r7]
4000be44:	eafffe34 	b	4000b71c <_svfiprintf_r+0x114>
4000be48:	e59d4008 	ldr	r4, [sp, #8]
4000be4c:	e3140020 	tst	r4, #32
4000be50:	e58d0014 	str	r0, [sp, #20]
4000be54:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000be58:	1affffc4 	bne	4000bd70 <_svfiprintf_r+0x768>
4000be5c:	e59dc008 	ldr	ip, [sp, #8]
4000be60:	e31c0010 	tst	ip, #16
4000be64:	1a0001cd 	bne	4000c5a0 <_svfiprintf_r+0xf98>
4000be68:	e59d4008 	ldr	r4, [sp, #8]
4000be6c:	e3140040 	tst	r4, #64	; 0x40
4000be70:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000be74:	0a0001ca 	beq	4000c5a4 <_svfiprintf_r+0xf9c>
4000be78:	e1d540f0 	ldrsh	r4, [r5]
4000be7c:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000be80:	e1a05fc4 	asr	r5, r4, #31
4000be84:	e1a02004 	mov	r2, r4
4000be88:	e1a03005 	mov	r3, r5
4000be8c:	e28cc004 	add	ip, ip, #4
4000be90:	e3520000 	cmp	r2, #0
4000be94:	e2d30000 	sbcs	r0, r3, #0
4000be98:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000be9c:	aaffffbe 	bge	4000bd9c <_svfiprintf_r+0x794>
4000bea0:	e3a0b02d 	mov	fp, #45	; 0x2d
4000bea4:	e2744000 	rsbs	r4, r4, #0
4000bea8:	e2e55000 	rsc	r5, r5, #0
4000beac:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000beb0:	e3a03001 	mov	r3, #1
4000beb4:	eafffe8f 	b	4000b8f8 <_svfiprintf_r+0x2f0>
4000beb8:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000bebc:	e5949000 	ldr	r9, [r4]
4000bec0:	e3a0b000 	mov	fp, #0
4000bec4:	e159000b 	cmp	r9, fp
4000bec8:	e58d0014 	str	r0, [sp, #20]
4000becc:	e2845004 	add	r5, r4, #4
4000bed0:	e5cdb047 	strb	fp, [sp, #71]	; 0x47
4000bed4:	0a0001e5 	beq	4000c670 <_svfiprintf_r+0x1068>
4000bed8:	e59dc00c 	ldr	ip, [sp, #12]
4000bedc:	e35c0000 	cmp	ip, #0
4000bee0:	e1a00009 	mov	r0, r9
4000bee4:	ba0001bb 	blt	4000c5d8 <_svfiprintf_r+0xfd0>
4000bee8:	e1a0100b 	mov	r1, fp
4000beec:	e1a0200c 	mov	r2, ip
4000bef0:	ebfff8d3 	bl	4000a244 <memchr>
4000bef4:	e3500000 	cmp	r0, #0
4000bef8:	0a0001e4 	beq	4000c690 <_svfiprintf_r+0x1088>
4000befc:	e59d400c 	ldr	r4, [sp, #12]
4000bf00:	e0690000 	rsb	r0, r9, r0
4000bf04:	e58db00c 	str	fp, [sp, #12]
4000bf08:	e1540000 	cmp	r4, r0
4000bf0c:	a1a04000 	movge	r4, r0
4000bf10:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000bf14:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000bf18:	eafffe97 	b	4000b97c <_svfiprintf_r+0x374>
4000bf1c:	e59dc008 	ldr	ip, [sp, #8]
4000bf20:	e38cc020 	orr	ip, ip, #32
4000bf24:	e58dc008 	str	ip, [sp, #8]
4000bf28:	e5d73000 	ldrb	r3, [r7]
4000bf2c:	eafffdfa 	b	4000b71c <_svfiprintf_r+0x114>
4000bf30:	e59d5008 	ldr	r5, [sp, #8]
4000bf34:	e3855080 	orr	r5, r5, #128	; 0x80
4000bf38:	e58d5008 	str	r5, [sp, #8]
4000bf3c:	e5d73000 	ldrb	r3, [r7]
4000bf40:	eafffdf5 	b	4000b71c <_svfiprintf_r+0x114>
4000bf44:	e5d73000 	ldrb	r3, [r7]
4000bf48:	e353002a 	cmp	r3, #42	; 0x2a
4000bf4c:	e2874001 	add	r4, r7, #1
4000bf50:	0a0001d3 	beq	4000c6a4 <_svfiprintf_r+0x109c>
4000bf54:	e2432030 	sub	r2, r3, #48	; 0x30
4000bf58:	e3520009 	cmp	r2, #9
4000bf5c:	83a0c000 	movhi	ip, #0
4000bf60:	81a07004 	movhi	r7, r4
4000bf64:	858dc00c 	strhi	ip, [sp, #12]
4000bf68:	8afffdec 	bhi	4000b720 <_svfiprintf_r+0x118>
4000bf6c:	e3a0c000 	mov	ip, #0
4000bf70:	e4d43001 	ldrb	r3, [r4], #1
4000bf74:	e08cc10c 	add	ip, ip, ip, lsl #2
4000bf78:	e082c08c 	add	ip, r2, ip, lsl #1
4000bf7c:	e2432030 	sub	r2, r3, #48	; 0x30
4000bf80:	e3520009 	cmp	r2, #9
4000bf84:	9afffff9 	bls	4000bf70 <_svfiprintf_r+0x968>
4000bf88:	e18ccfcc 	orr	ip, ip, ip, asr #31
4000bf8c:	e58dc00c 	str	ip, [sp, #12]
4000bf90:	e1a07004 	mov	r7, r4
4000bf94:	eafffde1 	b	4000b720 <_svfiprintf_r+0x118>
4000bf98:	e3a03002 	mov	r3, #2
4000bf9c:	eafffe53 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000bfa0:	e3530000 	cmp	r3, #0
4000bfa4:	e58d0014 	str	r0, [sp, #20]
4000bfa8:	e5cd1047 	strb	r1, [sp, #71]	; 0x47
4000bfac:	0a0000bd 	beq	4000c2a8 <_svfiprintf_r+0xca0>
4000bfb0:	e3a02000 	mov	r2, #0
4000bfb4:	e3a04001 	mov	r4, #1
4000bfb8:	e58d4010 	str	r4, [sp, #16]
4000bfbc:	e5cd3058 	strb	r3, [sp, #88]	; 0x58
4000bfc0:	e5cd2047 	strb	r2, [sp, #71]	; 0x47
4000bfc4:	e28d9058 	add	r9, sp, #88	; 0x58
4000bfc8:	eaffff26 	b	4000bc68 <_svfiprintf_r+0x660>
4000bfcc:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000bfd0:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000bfd4:	e5dd3047 	ldrb	r3, [sp, #71]	; 0x47
4000bfd8:	e3530000 	cmp	r3, #0
4000bfdc:	0a000009 	beq	4000c008 <_svfiprintf_r+0xa00>
4000bfe0:	e2822001 	add	r2, r2, #1
4000bfe4:	e3520007 	cmp	r2, #7
4000bfe8:	e2811001 	add	r1, r1, #1
4000bfec:	e28d0047 	add	r0, sp, #71	; 0x47
4000bff0:	e3a03001 	mov	r3, #1
4000bff4:	e8860009 	stm	r6, {r0, r3}
4000bff8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000bffc:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c000:	d2866008 	addle	r6, r6, #8
4000c004:	ca00010d 	bgt	4000c440 <_svfiprintf_r+0xe38>
4000c008:	e59d301c 	ldr	r3, [sp, #28]
4000c00c:	e3530000 	cmp	r3, #0
4000c010:	0a000009 	beq	4000c03c <_svfiprintf_r+0xa34>
4000c014:	e2822001 	add	r2, r2, #1
4000c018:	e3520007 	cmp	r2, #7
4000c01c:	e2811002 	add	r1, r1, #2
4000c020:	e28d0048 	add	r0, sp, #72	; 0x48
4000c024:	e3a03002 	mov	r3, #2
4000c028:	e8860009 	stm	r6, {r0, r3}
4000c02c:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c030:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c034:	d2866008 	addle	r6, r6, #8
4000c038:	ca00010a 	bgt	4000c468 <_svfiprintf_r+0xe60>
4000c03c:	e59d502c 	ldr	r5, [sp, #44]	; 0x2c
4000c040:	e3550080 	cmp	r5, #128	; 0x80
4000c044:	0a0000a5 	beq	4000c2e0 <_svfiprintf_r+0xcd8>
4000c048:	e59dc00c 	ldr	ip, [sp, #12]
4000c04c:	e064500c 	rsb	r5, r4, ip
4000c050:	e3550000 	cmp	r5, #0
4000c054:	da000038 	ble	4000c13c <_svfiprintf_r+0xb34>
4000c058:	e3550010 	cmp	r5, #16
4000c05c:	d59f35c0 	ldrle	r3, [pc, #1472]	; 4000c624 <_svfiprintf_r+0x101c>
4000c060:	d58d301c 	strle	r3, [sp, #28]
4000c064:	da000022 	ble	4000c0f4 <_svfiprintf_r+0xaec>
4000c068:	e59fc5b4 	ldr	ip, [pc, #1460]	; 4000c624 <_svfiprintf_r+0x101c>
4000c06c:	e58d400c 	str	r4, [sp, #12]
4000c070:	e1a00006 	mov	r0, r6
4000c074:	e58dc01c 	str	ip, [sp, #28]
4000c078:	e1a06005 	mov	r6, r5
4000c07c:	e3a0b010 	mov	fp, #16
4000c080:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000c084:	e59d5018 	ldr	r5, [sp, #24]
4000c088:	ea000002 	b	4000c098 <_svfiprintf_r+0xa90>
4000c08c:	e2466010 	sub	r6, r6, #16
4000c090:	e3560010 	cmp	r6, #16
4000c094:	da000013 	ble	4000c0e8 <_svfiprintf_r+0xae0>
4000c098:	e2822001 	add	r2, r2, #1
4000c09c:	e3520007 	cmp	r2, #7
4000c0a0:	e2811010 	add	r1, r1, #16
4000c0a4:	e8800900 	stm	r0, {r8, fp}
4000c0a8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c0ac:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c0b0:	d2800008 	addle	r0, r0, #8
4000c0b4:	dafffff4 	ble	4000c08c <_svfiprintf_r+0xa84>
4000c0b8:	e1a00004 	mov	r0, r4
4000c0bc:	e1a01005 	mov	r1, r5
4000c0c0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c0c4:	ebfffce4 	bl	4000b45c <__ssprint_r>
4000c0c8:	e3500000 	cmp	r0, #0
4000c0cc:	1a00007b 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c0d0:	e2466010 	sub	r6, r6, #16
4000c0d4:	e3560010 	cmp	r6, #16
4000c0d8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c0dc:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c0e0:	e28d0080 	add	r0, sp, #128	; 0x80
4000c0e4:	caffffeb 	bgt	4000c098 <_svfiprintf_r+0xa90>
4000c0e8:	e59d400c 	ldr	r4, [sp, #12]
4000c0ec:	e1a05006 	mov	r5, r6
4000c0f0:	e1a06000 	mov	r6, r0
4000c0f4:	e2822001 	add	r2, r2, #1
4000c0f8:	e59d301c 	ldr	r3, [sp, #28]
4000c0fc:	e3520007 	cmp	r2, #7
4000c100:	e0811005 	add	r1, r1, r5
4000c104:	e8860028 	stm	r6, {r3, r5}
4000c108:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c10c:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c110:	d2866008 	addle	r6, r6, #8
4000c114:	da000008 	ble	4000c13c <_svfiprintf_r+0xb34>
4000c118:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c11c:	e59d1018 	ldr	r1, [sp, #24]
4000c120:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c124:	ebfffccc 	bl	4000b45c <__ssprint_r>
4000c128:	e3500000 	cmp	r0, #0
4000c12c:	1a000063 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c130:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c134:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c138:	e28d6080 	add	r6, sp, #128	; 0x80
4000c13c:	e2822001 	add	r2, r2, #1
4000c140:	e3520007 	cmp	r2, #7
4000c144:	e0811004 	add	r1, r1, r4
4000c148:	e5869000 	str	r9, [r6]
4000c14c:	e5864004 	str	r4, [r6, #4]
4000c150:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c154:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c158:	d2866008 	addle	r6, r6, #8
4000c15c:	ca00009f 	bgt	4000c3e0 <_svfiprintf_r+0xdd8>
4000c160:	e59d4008 	ldr	r4, [sp, #8]
4000c164:	e3140004 	tst	r4, #4
4000c168:	0a00002f 	beq	4000c22c <_svfiprintf_r+0xc24>
4000c16c:	e59d5014 	ldr	r5, [sp, #20]
4000c170:	e59dc010 	ldr	ip, [sp, #16]
4000c174:	e06c4005 	rsb	r4, ip, r5
4000c178:	e3540000 	cmp	r4, #0
4000c17c:	da00002a 	ble	4000c22c <_svfiprintf_r+0xc24>
4000c180:	e3540010 	cmp	r4, #16
4000c184:	d59f548c 	ldrle	r5, [pc, #1164]	; 4000c618 <_svfiprintf_r+0x1010>
4000c188:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c18c:	d58d5030 	strle	r5, [sp, #48]	; 0x30
4000c190:	da00001d 	ble	4000c20c <_svfiprintf_r+0xc04>
4000c194:	e59fc47c 	ldr	ip, [pc, #1148]	; 4000c618 <_svfiprintf_r+0x1010>
4000c198:	e3a05010 	mov	r5, #16
4000c19c:	e58dc030 	str	ip, [sp, #48]	; 0x30
4000c1a0:	e59d9028 	ldr	r9, [sp, #40]	; 0x28
4000c1a4:	e59db018 	ldr	fp, [sp, #24]
4000c1a8:	ea000002 	b	4000c1b8 <_svfiprintf_r+0xbb0>
4000c1ac:	e2444010 	sub	r4, r4, #16
4000c1b0:	e3540010 	cmp	r4, #16
4000c1b4:	da000014 	ble	4000c20c <_svfiprintf_r+0xc04>
4000c1b8:	e2833001 	add	r3, r3, #1
4000c1bc:	e3530007 	cmp	r3, #7
4000c1c0:	e2811010 	add	r1, r1, #16
4000c1c4:	e586a000 	str	sl, [r6]
4000c1c8:	e5865004 	str	r5, [r6, #4]
4000c1cc:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c1d0:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c1d4:	d2866008 	addle	r6, r6, #8
4000c1d8:	dafffff3 	ble	4000c1ac <_svfiprintf_r+0xba4>
4000c1dc:	e1a00009 	mov	r0, r9
4000c1e0:	e1a0100b 	mov	r1, fp
4000c1e4:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c1e8:	ebfffc9b 	bl	4000b45c <__ssprint_r>
4000c1ec:	e3500000 	cmp	r0, #0
4000c1f0:	1a000032 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c1f4:	e2444010 	sub	r4, r4, #16
4000c1f8:	e3540010 	cmp	r4, #16
4000c1fc:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c200:	e59d3050 	ldr	r3, [sp, #80]	; 0x50
4000c204:	e28d6080 	add	r6, sp, #128	; 0x80
4000c208:	caffffea 	bgt	4000c1b8 <_svfiprintf_r+0xbb0>
4000c20c:	e2833001 	add	r3, r3, #1
4000c210:	e3530007 	cmp	r3, #7
4000c214:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c218:	e59d3030 	ldr	r3, [sp, #48]	; 0x30
4000c21c:	e0811004 	add	r1, r1, r4
4000c220:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c224:	e8860018 	stm	r6, {r3, r4}
4000c228:	ca0000b5 	bgt	4000c504 <_svfiprintf_r+0xefc>
4000c22c:	e28d5010 	add	r5, sp, #16
4000c230:	e59d4020 	ldr	r4, [sp, #32]
4000c234:	e8951020 	ldm	r5, {r5, ip}
4000c238:	e155000c 	cmp	r5, ip
4000c23c:	a0844005 	addge	r4, r4, r5
4000c240:	b084400c 	addlt	r4, r4, ip
4000c244:	e3510000 	cmp	r1, #0
4000c248:	e58d4020 	str	r4, [sp, #32]
4000c24c:	1a00006c 	bne	4000c404 <_svfiprintf_r+0xdfc>
4000c250:	e3a03000 	mov	r3, #0
4000c254:	e58d3050 	str	r3, [sp, #80]	; 0x50
4000c258:	e5d73000 	ldrb	r3, [r7]
4000c25c:	e3530000 	cmp	r3, #0
4000c260:	13530025 	cmpne	r3, #37	; 0x25
4000c264:	e28d6080 	add	r6, sp, #128	; 0x80
4000c268:	1afffd07 	bne	4000b68c <_svfiprintf_r+0x84>
4000c26c:	e1a04007 	mov	r4, r7
4000c270:	eafffd1c 	b	4000b6e8 <_svfiprintf_r+0xe0>
4000c274:	e3530000 	cmp	r3, #0
4000c278:	11a04002 	movne	r4, r2
4000c27c:	128d9080 	addne	r9, sp, #128	; 0x80
4000c280:	1afffdbd 	bne	4000b97c <_svfiprintf_r+0x374>
4000c284:	e59dc008 	ldr	ip, [sp, #8]
4000c288:	e31c0001 	tst	ip, #1
4000c28c:	13a03030 	movne	r3, #48	; 0x30
4000c290:	15cd307f 	strbne	r3, [sp, #127]	; 0x7f
4000c294:	159d403c 	ldrne	r4, [sp, #60]	; 0x3c
4000c298:	128d907f 	addne	r9, sp, #127	; 0x7f
4000c29c:	01a04003 	moveq	r4, r3
4000c2a0:	028d9080 	addeq	r9, sp, #128	; 0x80
4000c2a4:	eafffdb4 	b	4000b97c <_svfiprintf_r+0x374>
4000c2a8:	e59d3054 	ldr	r3, [sp, #84]	; 0x54
4000c2ac:	e3530000 	cmp	r3, #0
4000c2b0:	159d0028 	ldrne	r0, [sp, #40]	; 0x28
4000c2b4:	159d1018 	ldrne	r1, [sp, #24]
4000c2b8:	128d204c 	addne	r2, sp, #76	; 0x4c
4000c2bc:	1bfffc66 	blne	4000b45c <__ssprint_r>
4000c2c0:	e59d4018 	ldr	r4, [sp, #24]
4000c2c4:	e1d430bc 	ldrh	r3, [r4, #12]
4000c2c8:	e59d0020 	ldr	r0, [sp, #32]
4000c2cc:	e3130040 	tst	r3, #64	; 0x40
4000c2d0:	13e00000 	mvnne	r0, #0
4000c2d4:	e28dd0c4 	add	sp, sp, #196	; 0xc4
4000c2d8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000c2dc:	e12fff1e 	bx	lr
4000c2e0:	e28d3010 	add	r3, sp, #16
4000c2e4:	e8931008 	ldm	r3, {r3, ip}
4000c2e8:	e063500c 	rsb	r5, r3, ip
4000c2ec:	e3550000 	cmp	r5, #0
4000c2f0:	daffff54 	ble	4000c048 <_svfiprintf_r+0xa40>
4000c2f4:	e3550010 	cmp	r5, #16
4000c2f8:	d59fc324 	ldrle	ip, [pc, #804]	; 4000c624 <_svfiprintf_r+0x101c>
4000c2fc:	d58dc01c 	strle	ip, [sp, #28]
4000c300:	da000022 	ble	4000c390 <_svfiprintf_r+0xd88>
4000c304:	e59f3318 	ldr	r3, [pc, #792]	; 4000c624 <_svfiprintf_r+0x101c>
4000c308:	e58d402c 	str	r4, [sp, #44]	; 0x2c
4000c30c:	e1a00006 	mov	r0, r6
4000c310:	e58d301c 	str	r3, [sp, #28]
4000c314:	e1a06005 	mov	r6, r5
4000c318:	e3a0b010 	mov	fp, #16
4000c31c:	e59d4028 	ldr	r4, [sp, #40]	; 0x28
4000c320:	e59d5018 	ldr	r5, [sp, #24]
4000c324:	ea000002 	b	4000c334 <_svfiprintf_r+0xd2c>
4000c328:	e2466010 	sub	r6, r6, #16
4000c32c:	e3560010 	cmp	r6, #16
4000c330:	da000013 	ble	4000c384 <_svfiprintf_r+0xd7c>
4000c334:	e2822001 	add	r2, r2, #1
4000c338:	e3520007 	cmp	r2, #7
4000c33c:	e2811010 	add	r1, r1, #16
4000c340:	e8800900 	stm	r0, {r8, fp}
4000c344:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c348:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c34c:	d2800008 	addle	r0, r0, #8
4000c350:	dafffff4 	ble	4000c328 <_svfiprintf_r+0xd20>
4000c354:	e1a00004 	mov	r0, r4
4000c358:	e1a01005 	mov	r1, r5
4000c35c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c360:	ebfffc3d 	bl	4000b45c <__ssprint_r>
4000c364:	e3500000 	cmp	r0, #0
4000c368:	1affffd4 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c36c:	e2466010 	sub	r6, r6, #16
4000c370:	e3560010 	cmp	r6, #16
4000c374:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c378:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c37c:	e28d0080 	add	r0, sp, #128	; 0x80
4000c380:	caffffeb 	bgt	4000c334 <_svfiprintf_r+0xd2c>
4000c384:	e59d402c 	ldr	r4, [sp, #44]	; 0x2c
4000c388:	e1a05006 	mov	r5, r6
4000c38c:	e1a06000 	mov	r6, r0
4000c390:	e2822001 	add	r2, r2, #1
4000c394:	e59dc01c 	ldr	ip, [sp, #28]
4000c398:	e3520007 	cmp	r2, #7
4000c39c:	e0811005 	add	r1, r1, r5
4000c3a0:	e586c000 	str	ip, [r6]
4000c3a4:	e5865004 	str	r5, [r6, #4]
4000c3a8:	e58d2050 	str	r2, [sp, #80]	; 0x50
4000c3ac:	e58d1054 	str	r1, [sp, #84]	; 0x54
4000c3b0:	d2866008 	addle	r6, r6, #8
4000c3b4:	daffff23 	ble	4000c048 <_svfiprintf_r+0xa40>
4000c3b8:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c3bc:	e59d1018 	ldr	r1, [sp, #24]
4000c3c0:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c3c4:	ebfffc24 	bl	4000b45c <__ssprint_r>
4000c3c8:	e3500000 	cmp	r0, #0
4000c3cc:	1affffbb 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c3d0:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c3d4:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c3d8:	e28d6080 	add	r6, sp, #128	; 0x80
4000c3dc:	eaffff19 	b	4000c048 <_svfiprintf_r+0xa40>
4000c3e0:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c3e4:	e59d1018 	ldr	r1, [sp, #24]
4000c3e8:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c3ec:	ebfffc1a 	bl	4000b45c <__ssprint_r>
4000c3f0:	e3500000 	cmp	r0, #0
4000c3f4:	1affffb1 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c3f8:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c3fc:	e28d6080 	add	r6, sp, #128	; 0x80
4000c400:	eaffff56 	b	4000c160 <_svfiprintf_r+0xb58>
4000c404:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c408:	e59d1018 	ldr	r1, [sp, #24]
4000c40c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c410:	ebfffc11 	bl	4000b45c <__ssprint_r>
4000c414:	e3500000 	cmp	r0, #0
4000c418:	0affff8c 	beq	4000c250 <_svfiprintf_r+0xc48>
4000c41c:	eaffffa7 	b	4000c2c0 <_svfiprintf_r+0xcb8>
4000c420:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c424:	e59d1018 	ldr	r1, [sp, #24]
4000c428:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c42c:	ebfffc0a 	bl	4000b45c <__ssprint_r>
4000c430:	e3500000 	cmp	r0, #0
4000c434:	1affffa1 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c438:	e28d6080 	add	r6, sp, #128	; 0x80
4000c43c:	eafffca6 	b	4000b6dc <_svfiprintf_r+0xd4>
4000c440:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c444:	e59d1018 	ldr	r1, [sp, #24]
4000c448:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c44c:	ebfffc02 	bl	4000b45c <__ssprint_r>
4000c450:	e3500000 	cmp	r0, #0
4000c454:	1affff99 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c458:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c45c:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c460:	e28d6080 	add	r6, sp, #128	; 0x80
4000c464:	eafffee7 	b	4000c008 <_svfiprintf_r+0xa00>
4000c468:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c46c:	e59d1018 	ldr	r1, [sp, #24]
4000c470:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c474:	ebfffbf8 	bl	4000b45c <__ssprint_r>
4000c478:	e3500000 	cmp	r0, #0
4000c47c:	1affff8f 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c480:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c484:	e59d2050 	ldr	r2, [sp, #80]	; 0x50
4000c488:	e28d6080 	add	r6, sp, #128	; 0x80
4000c48c:	eafffeea 	b	4000c03c <_svfiprintf_r+0xa34>
4000c490:	e3550000 	cmp	r5, #0
4000c494:	03540009 	cmpeq	r4, #9
4000c498:	9a000021 	bls	4000c524 <_svfiprintf_r+0xf1c>
4000c49c:	e28dc07f 	add	ip, sp, #127	; 0x7f
4000c4a0:	e58d6010 	str	r6, [sp, #16]
4000c4a4:	e1a0600c 	mov	r6, ip
4000c4a8:	e1a00004 	mov	r0, r4
4000c4ac:	e1a01005 	mov	r1, r5
4000c4b0:	e3a0200a 	mov	r2, #10
4000c4b4:	e3a03000 	mov	r3, #0
4000c4b8:	eb00069a 	bl	4000df28 <__aeabi_uldivmod>
4000c4bc:	e2822030 	add	r2, r2, #48	; 0x30
4000c4c0:	e5c62000 	strb	r2, [r6]
4000c4c4:	e1a00004 	mov	r0, r4
4000c4c8:	e1a01005 	mov	r1, r5
4000c4cc:	e3a0200a 	mov	r2, #10
4000c4d0:	e3a03000 	mov	r3, #0
4000c4d4:	eb000693 	bl	4000df28 <__aeabi_uldivmod>
4000c4d8:	e1a04000 	mov	r4, r0
4000c4dc:	e1a05001 	mov	r5, r1
4000c4e0:	e194c005 	orrs	ip, r4, r5
4000c4e4:	e1a09006 	mov	r9, r6
4000c4e8:	e2466001 	sub	r6, r6, #1
4000c4ec:	1affffed 	bne	4000c4a8 <_svfiprintf_r+0xea0>
4000c4f0:	e59d6010 	ldr	r6, [sp, #16]
4000c4f4:	eafffd1e 	b	4000b974 <_svfiprintf_r+0x36c>
4000c4f8:	e58d3024 	str	r3, [sp, #36]	; 0x24
4000c4fc:	e5d73000 	ldrb	r3, [r7]
4000c500:	eafffc85 	b	4000b71c <_svfiprintf_r+0x114>
4000c504:	e59d0028 	ldr	r0, [sp, #40]	; 0x28
4000c508:	e59d1018 	ldr	r1, [sp, #24]
4000c50c:	e28d204c 	add	r2, sp, #76	; 0x4c
4000c510:	ebfffbd1 	bl	4000b45c <__ssprint_r>
4000c514:	e3500000 	cmp	r0, #0
4000c518:	1affff68 	bne	4000c2c0 <_svfiprintf_r+0xcb8>
4000c51c:	e59d1054 	ldr	r1, [sp, #84]	; 0x54
4000c520:	eaffff41 	b	4000c22c <_svfiprintf_r+0xc24>
4000c524:	e2844030 	add	r4, r4, #48	; 0x30
4000c528:	e5cd407f 	strb	r4, [sp, #127]	; 0x7f
4000c52c:	e28d907f 	add	r9, sp, #127	; 0x7f
4000c530:	e59d403c 	ldr	r4, [sp, #60]	; 0x3c
4000c534:	eafffd10 	b	4000b97c <_svfiprintf_r+0x374>
4000c538:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c53c:	e59c4000 	ldr	r4, [ip]
4000c540:	e28cc004 	add	ip, ip, #4
4000c544:	e3a03001 	mov	r3, #1
4000c548:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c54c:	e3a05000 	mov	r5, #0
4000c550:	eafffce6 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000c554:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c558:	e59c4000 	ldr	r4, [ip]
4000c55c:	e28cc004 	add	ip, ip, #4
4000c560:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c564:	e3a05000 	mov	r5, #0
4000c568:	eafffd9d 	b	4000bbe4 <_svfiprintf_r+0x5dc>
4000c56c:	e59dc008 	ldr	ip, [sp, #8]
4000c570:	e21c3040 	ands	r3, ip, #64	; 0x40
4000c574:	159d5024 	ldrne	r5, [sp, #36]	; 0x24
4000c578:	059dc024 	ldreq	ip, [sp, #36]	; 0x24
4000c57c:	11d540b0 	ldrhne	r4, [r5]
4000c580:	059c4000 	ldreq	r4, [ip]
4000c584:	12855004 	addne	r5, r5, #4
4000c588:	028cc004 	addeq	ip, ip, #4
4000c58c:	158d5024 	strne	r5, [sp, #36]	; 0x24
4000c590:	11a03002 	movne	r3, r2
4000c594:	058dc024 	streq	ip, [sp, #36]	; 0x24
4000c598:	e3a05000 	mov	r5, #0
4000c59c:	eafffcd3 	b	4000b8f0 <_svfiprintf_r+0x2e8>
4000c5a0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c5a4:	e5954000 	ldr	r4, [r5]
4000c5a8:	eafffe33 	b	4000be7c <_svfiprintf_r+0x874>
4000c5ac:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c5b0:	e59d4020 	ldr	r4, [sp, #32]
4000c5b4:	e5951000 	ldr	r1, [r5]
4000c5b8:	e1a05fc4 	asr	r5, r4, #31
4000c5bc:	e1a03005 	mov	r3, r5
4000c5c0:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c5c4:	e1a02004 	mov	r2, r4
4000c5c8:	e2855004 	add	r5, r5, #4
4000c5cc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c5d0:	e881000c 	stm	r1, {r2, r3}
4000c5d4:	eafffc28 	b	4000b67c <_svfiprintf_r+0x74>
4000c5d8:	e58db00c 	str	fp, [sp, #12]
4000c5dc:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c5e0:	ebffe66a 	bl	40005f90 <strlen>
4000c5e4:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c5e8:	e1a04000 	mov	r4, r0
4000c5ec:	eafffce2 	b	4000b97c <_svfiprintf_r+0x374>
4000c5f0:	e59dc008 	ldr	ip, [sp, #8]
4000c5f4:	e31c0040 	tst	ip, #64	; 0x40
4000c5f8:	0a000015 	beq	4000c654 <_svfiprintf_r+0x104c>
4000c5fc:	e59d4024 	ldr	r4, [sp, #36]	; 0x24
4000c600:	e59d5020 	ldr	r5, [sp, #32]
4000c604:	e5943000 	ldr	r3, [r4]
4000c608:	e2844004 	add	r4, r4, #4
4000c60c:	e58d4024 	str	r4, [sp, #36]	; 0x24
4000c610:	e1c350b0 	strh	r5, [r3]
4000c614:	eafffc18 	b	4000b67c <_svfiprintf_r+0x74>
4000c618:	40016e78 	andmi	r6, r1, r8, ror lr
4000c61c:	400172a0 	andmi	r7, r1, r0, lsr #5
4000c620:	4001728c 	andmi	r7, r1, ip, lsl #5
4000c624:	40016e88 	andmi	r6, r1, r8, lsl #29
4000c628:	400172b4 			; <UNDEFINED> instruction: 0x400172b4
4000c62c:	e3a01040 	mov	r1, #64	; 0x40
4000c630:	ebfff538 	bl	40009b18 <_malloc_r>
4000c634:	e3500000 	cmp	r0, #0
4000c638:	e5840000 	str	r0, [r4]
4000c63c:	e5840010 	str	r0, [r4, #16]
4000c640:	0a000023 	beq	4000c6d4 <_svfiprintf_r+0x10cc>
4000c644:	e59dc018 	ldr	ip, [sp, #24]
4000c648:	e3a03040 	mov	r3, #64	; 0x40
4000c64c:	e58c3014 	str	r3, [ip, #20]
4000c650:	eafffbf9 	b	4000b63c <_svfiprintf_r+0x34>
4000c654:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c658:	e59d4020 	ldr	r4, [sp, #32]
4000c65c:	e59c3000 	ldr	r3, [ip]
4000c660:	e28cc004 	add	ip, ip, #4
4000c664:	e58dc024 	str	ip, [sp, #36]	; 0x24
4000c668:	e5834000 	str	r4, [r3]
4000c66c:	eafffc02 	b	4000b67c <_svfiprintf_r+0x74>
4000c670:	e59d400c 	ldr	r4, [sp, #12]
4000c674:	e3540006 	cmp	r4, #6
4000c678:	23a04006 	movcs	r4, #6
4000c67c:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c680:	e1c45fc4 	bic	r5, r4, r4, asr #31
4000c684:	e58d5010 	str	r5, [sp, #16]
4000c688:	e51f9068 	ldr	r9, [pc, #-104]	; 4000c628 <_svfiprintf_r+0x1020>
4000c68c:	eafffd75 	b	4000bc68 <_svfiprintf_r+0x660>
4000c690:	e59d400c 	ldr	r4, [sp, #12]
4000c694:	e5ddb047 	ldrb	fp, [sp, #71]	; 0x47
4000c698:	e58d5024 	str	r5, [sp, #36]	; 0x24
4000c69c:	e58d000c 	str	r0, [sp, #12]
4000c6a0:	eafffcb5 	b	4000b97c <_svfiprintf_r+0x374>
4000c6a4:	e59d5024 	ldr	r5, [sp, #36]	; 0x24
4000c6a8:	e5955000 	ldr	r5, [r5]
4000c6ac:	e59dc024 	ldr	ip, [sp, #36]	; 0x24
4000c6b0:	e3550000 	cmp	r5, #0
4000c6b4:	e5d73001 	ldrb	r3, [r7, #1]
4000c6b8:	e28c2004 	add	r2, ip, #4
4000c6bc:	e1a07004 	mov	r7, r4
4000c6c0:	b3e04000 	mvnlt	r4, #0
4000c6c4:	e58d500c 	str	r5, [sp, #12]
4000c6c8:	e58d2024 	str	r2, [sp, #36]	; 0x24
4000c6cc:	b58d400c 	strlt	r4, [sp, #12]
4000c6d0:	eafffc11 	b	4000b71c <_svfiprintf_r+0x114>
4000c6d4:	e59d5028 	ldr	r5, [sp, #40]	; 0x28
4000c6d8:	e3a0300c 	mov	r3, #12
4000c6dc:	e5853000 	str	r3, [r5]
4000c6e0:	e3e00000 	mvn	r0, #0
4000c6e4:	eafffefa 	b	4000c2d4 <_svfiprintf_r+0xccc>

4000c6e8 <_calloc_r>:
4000c6e8:	e92d4010 	push	{r4, lr}
4000c6ec:	e0010192 	mul	r1, r2, r1
4000c6f0:	ebfff508 	bl	40009b18 <_malloc_r>
4000c6f4:	e2504000 	subs	r4, r0, #0
4000c6f8:	0a00000b 	beq	4000c72c <_calloc_r+0x44>
4000c6fc:	e5142004 	ldr	r2, [r4, #-4]
4000c700:	e3c22003 	bic	r2, r2, #3
4000c704:	e2422004 	sub	r2, r2, #4
4000c708:	e3520024 	cmp	r2, #36	; 0x24
4000c70c:	8a000017 	bhi	4000c770 <_calloc_r+0x88>
4000c710:	e3520013 	cmp	r2, #19
4000c714:	91a03004 	movls	r3, r4
4000c718:	8a000006 	bhi	4000c738 <_calloc_r+0x50>
4000c71c:	e3a02000 	mov	r2, #0
4000c720:	e5832000 	str	r2, [r3]
4000c724:	e5832004 	str	r2, [r3, #4]
4000c728:	e5832008 	str	r2, [r3, #8]
4000c72c:	e1a00004 	mov	r0, r4
4000c730:	e8bd4010 	pop	{r4, lr}
4000c734:	e12fff1e 	bx	lr
4000c738:	e3a03000 	mov	r3, #0
4000c73c:	e352001b 	cmp	r2, #27
4000c740:	e5843000 	str	r3, [r4]
4000c744:	e5843004 	str	r3, [r4, #4]
4000c748:	92843008 	addls	r3, r4, #8
4000c74c:	9afffff2 	bls	4000c71c <_calloc_r+0x34>
4000c750:	e3520024 	cmp	r2, #36	; 0x24
4000c754:	e5843008 	str	r3, [r4, #8]
4000c758:	e584300c 	str	r3, [r4, #12]
4000c75c:	05843010 	streq	r3, [r4, #16]
4000c760:	05843014 	streq	r3, [r4, #20]
4000c764:	12843010 	addne	r3, r4, #16
4000c768:	02843018 	addeq	r3, r4, #24
4000c76c:	eaffffea 	b	4000c71c <_calloc_r+0x34>
4000c770:	e3a01000 	mov	r1, #0
4000c774:	eb00012a 	bl	4000cc24 <memset>
4000c778:	e1a00004 	mov	r0, r4
4000c77c:	e8bd4010 	pop	{r4, lr}
4000c780:	e12fff1e 	bx	lr

4000c784 <_malloc_trim_r>:
4000c784:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c788:	e59f50e8 	ldr	r5, [pc, #232]	; 4000c878 <_malloc_trim_r+0xf4>
4000c78c:	e1a07001 	mov	r7, r1
4000c790:	e1a04000 	mov	r4, r0
4000c794:	ebfff72b 	bl	4000a448 <__malloc_lock>
4000c798:	e5953008 	ldr	r3, [r5, #8]
4000c79c:	e5936004 	ldr	r6, [r3, #4]
4000c7a0:	e3c66003 	bic	r6, r6, #3
4000c7a4:	e0677006 	rsb	r7, r7, r6
4000c7a8:	e2877efe 	add	r7, r7, #4064	; 0xfe0
4000c7ac:	e287700f 	add	r7, r7, #15
4000c7b0:	e1a07627 	lsr	r7, r7, #12
4000c7b4:	e2477001 	sub	r7, r7, #1
4000c7b8:	e1a07607 	lsl	r7, r7, #12
4000c7bc:	e3570a01 	cmp	r7, #4096	; 0x1000
4000c7c0:	ba000006 	blt	4000c7e0 <_malloc_trim_r+0x5c>
4000c7c4:	e1a00004 	mov	r0, r4
4000c7c8:	e3a01000 	mov	r1, #0
4000c7cc:	ebfffa85 	bl	4000b1e8 <_sbrk_r>
4000c7d0:	e5953008 	ldr	r3, [r5, #8]
4000c7d4:	e0833006 	add	r3, r3, r6
4000c7d8:	e1500003 	cmp	r0, r3
4000c7dc:	0a000004 	beq	4000c7f4 <_malloc_trim_r+0x70>
4000c7e0:	e1a00004 	mov	r0, r4
4000c7e4:	ebfff718 	bl	4000a44c <__malloc_unlock>
4000c7e8:	e3a00000 	mov	r0, #0
4000c7ec:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c7f0:	e12fff1e 	bx	lr
4000c7f4:	e1a00004 	mov	r0, r4
4000c7f8:	e2671000 	rsb	r1, r7, #0
4000c7fc:	ebfffa79 	bl	4000b1e8 <_sbrk_r>
4000c800:	e3700001 	cmn	r0, #1
4000c804:	0a00000c 	beq	4000c83c <_malloc_trim_r+0xb8>
4000c808:	e59f306c 	ldr	r3, [pc, #108]	; 4000c87c <_malloc_trim_r+0xf8>
4000c80c:	e5951008 	ldr	r1, [r5, #8]
4000c810:	e5932000 	ldr	r2, [r3]
4000c814:	e0676006 	rsb	r6, r7, r6
4000c818:	e3866001 	orr	r6, r6, #1
4000c81c:	e1a00004 	mov	r0, r4
4000c820:	e0677002 	rsb	r7, r7, r2
4000c824:	e5816004 	str	r6, [r1, #4]
4000c828:	e5837000 	str	r7, [r3]
4000c82c:	ebfff706 	bl	4000a44c <__malloc_unlock>
4000c830:	e3a00001 	mov	r0, #1
4000c834:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c838:	e12fff1e 	bx	lr
4000c83c:	e1a00004 	mov	r0, r4
4000c840:	e3a01000 	mov	r1, #0
4000c844:	ebfffa67 	bl	4000b1e8 <_sbrk_r>
4000c848:	e5953008 	ldr	r3, [r5, #8]
4000c84c:	e0632000 	rsb	r2, r3, r0
4000c850:	e352000f 	cmp	r2, #15
4000c854:	daffffe1 	ble	4000c7e0 <_malloc_trim_r+0x5c>
4000c858:	e59f1020 	ldr	r1, [pc, #32]	; 4000c880 <_malloc_trim_r+0xfc>
4000c85c:	e591c000 	ldr	ip, [r1]
4000c860:	e59f1014 	ldr	r1, [pc, #20]	; 4000c87c <_malloc_trim_r+0xf8>
4000c864:	e3822001 	orr	r2, r2, #1
4000c868:	e06c0000 	rsb	r0, ip, r0
4000c86c:	e5832004 	str	r2, [r3, #4]
4000c870:	e5810000 	str	r0, [r1]
4000c874:	eaffffd9 	b	4000c7e0 <_malloc_trim_r+0x5c>
4000c878:	40017a94 	mulmi	r1, r4, sl
4000c87c:	40018060 	andmi	r8, r1, r0, rrx
4000c880:	40017e9c 	mulmi	r1, ip, lr

4000c884 <_free_r>:
4000c884:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
4000c888:	e2514000 	subs	r4, r1, #0
4000c88c:	e1a06000 	mov	r6, r0
4000c890:	0a000046 	beq	4000c9b0 <_free_r+0x12c>
4000c894:	ebfff6eb 	bl	4000a448 <__malloc_lock>
4000c898:	e514e004 	ldr	lr, [r4, #-4]
4000c89c:	e59f1238 	ldr	r1, [pc, #568]	; 4000cadc <_free_r+0x258>
4000c8a0:	e3ce3001 	bic	r3, lr, #1
4000c8a4:	e244c008 	sub	ip, r4, #8
4000c8a8:	e08c2003 	add	r2, ip, r3
4000c8ac:	e5910008 	ldr	r0, [r1, #8]
4000c8b0:	e5925004 	ldr	r5, [r2, #4]
4000c8b4:	e1500002 	cmp	r0, r2
4000c8b8:	e3c55003 	bic	r5, r5, #3
4000c8bc:	0a00004a 	beq	4000c9ec <_free_r+0x168>
4000c8c0:	e21ee001 	ands	lr, lr, #1
4000c8c4:	e5825004 	str	r5, [r2, #4]
4000c8c8:	13a0e000 	movne	lr, #0
4000c8cc:	1a000009 	bne	4000c8f8 <_free_r+0x74>
4000c8d0:	e5144008 	ldr	r4, [r4, #-8]
4000c8d4:	e064c00c 	rsb	ip, r4, ip
4000c8d8:	e59c0008 	ldr	r0, [ip, #8]
4000c8dc:	e2817008 	add	r7, r1, #8
4000c8e0:	e1500007 	cmp	r0, r7
4000c8e4:	e0833004 	add	r3, r3, r4
4000c8e8:	159c400c 	ldrne	r4, [ip, #12]
4000c8ec:	1580400c 	strne	r4, [r0, #12]
4000c8f0:	15840008 	strne	r0, [r4, #8]
4000c8f4:	03a0e001 	moveq	lr, #1
4000c8f8:	e0820005 	add	r0, r2, r5
4000c8fc:	e5900004 	ldr	r0, [r0, #4]
4000c900:	e3100001 	tst	r0, #1
4000c904:	1a000009 	bne	4000c930 <_free_r+0xac>
4000c908:	e35e0000 	cmp	lr, #0
4000c90c:	e5920008 	ldr	r0, [r2, #8]
4000c910:	e0833005 	add	r3, r3, r5
4000c914:	1a000002 	bne	4000c924 <_free_r+0xa0>
4000c918:	e59f41c0 	ldr	r4, [pc, #448]	; 4000cae0 <_free_r+0x25c>
4000c91c:	e1500004 	cmp	r0, r4
4000c920:	0a000047 	beq	4000ca44 <_free_r+0x1c0>
4000c924:	e592200c 	ldr	r2, [r2, #12]
4000c928:	e580200c 	str	r2, [r0, #12]
4000c92c:	e5820008 	str	r0, [r2, #8]
4000c930:	e3832001 	orr	r2, r3, #1
4000c934:	e35e0000 	cmp	lr, #0
4000c938:	e58c2004 	str	r2, [ip, #4]
4000c93c:	e78c3003 	str	r3, [ip, r3]
4000c940:	1a000018 	bne	4000c9a8 <_free_r+0x124>
4000c944:	e3530c02 	cmp	r3, #512	; 0x200
4000c948:	3a00001a 	bcc	4000c9b8 <_free_r+0x134>
4000c94c:	e1a024a3 	lsr	r2, r3, #9
4000c950:	e3520004 	cmp	r2, #4
4000c954:	8a000042 	bhi	4000ca64 <_free_r+0x1e0>
4000c958:	e1a0e323 	lsr	lr, r3, #6
4000c95c:	e28ee038 	add	lr, lr, #56	; 0x38
4000c960:	e1a0008e 	lsl	r0, lr, #1
4000c964:	e0810100 	add	r0, r1, r0, lsl #2
4000c968:	e5902008 	ldr	r2, [r0, #8]
4000c96c:	e1520000 	cmp	r2, r0
4000c970:	e59f1164 	ldr	r1, [pc, #356]	; 4000cadc <_free_r+0x258>
4000c974:	0a000044 	beq	4000ca8c <_free_r+0x208>
4000c978:	e5921004 	ldr	r1, [r2, #4]
4000c97c:	e3c11003 	bic	r1, r1, #3
4000c980:	e1530001 	cmp	r3, r1
4000c984:	2a000002 	bcs	4000c994 <_free_r+0x110>
4000c988:	e5922008 	ldr	r2, [r2, #8]
4000c98c:	e1500002 	cmp	r0, r2
4000c990:	1afffff8 	bne	4000c978 <_free_r+0xf4>
4000c994:	e592300c 	ldr	r3, [r2, #12]
4000c998:	e58c300c 	str	r3, [ip, #12]
4000c99c:	e58c2008 	str	r2, [ip, #8]
4000c9a0:	e583c008 	str	ip, [r3, #8]
4000c9a4:	e582c00c 	str	ip, [r2, #12]
4000c9a8:	e1a00006 	mov	r0, r6
4000c9ac:	ebfff6a6 	bl	4000a44c <__malloc_unlock>
4000c9b0:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
4000c9b4:	e12fff1e 	bx	lr
4000c9b8:	e5912004 	ldr	r2, [r1, #4]
4000c9bc:	e1a031a3 	lsr	r3, r3, #3
4000c9c0:	e1a00143 	asr	r0, r3, #2
4000c9c4:	e3a0e001 	mov	lr, #1
4000c9c8:	e182001e 	orr	r0, r2, lr, lsl r0
4000c9cc:	e0813183 	add	r3, r1, r3, lsl #3
4000c9d0:	e5932008 	ldr	r2, [r3, #8]
4000c9d4:	e5810004 	str	r0, [r1, #4]
4000c9d8:	e58c2008 	str	r2, [ip, #8]
4000c9dc:	e58c300c 	str	r3, [ip, #12]
4000c9e0:	e583c008 	str	ip, [r3, #8]
4000c9e4:	e582c00c 	str	ip, [r2, #12]
4000c9e8:	eaffffee 	b	4000c9a8 <_free_r+0x124>
4000c9ec:	e31e0001 	tst	lr, #1
4000c9f0:	e0853003 	add	r3, r5, r3
4000c9f4:	1a000006 	bne	4000ca14 <_free_r+0x190>
4000c9f8:	e5142008 	ldr	r2, [r4, #-8]
4000c9fc:	e062c00c 	rsb	ip, r2, ip
4000ca00:	e59c000c 	ldr	r0, [ip, #12]
4000ca04:	e59ce008 	ldr	lr, [ip, #8]
4000ca08:	e58e000c 	str	r0, [lr, #12]
4000ca0c:	e580e008 	str	lr, [r0, #8]
4000ca10:	e0833002 	add	r3, r3, r2
4000ca14:	e59f20c8 	ldr	r2, [pc, #200]	; 4000cae4 <_free_r+0x260>
4000ca18:	e5920000 	ldr	r0, [r2]
4000ca1c:	e3832001 	orr	r2, r3, #1
4000ca20:	e1530000 	cmp	r3, r0
4000ca24:	e58c2004 	str	r2, [ip, #4]
4000ca28:	e581c008 	str	ip, [r1, #8]
4000ca2c:	3affffdd 	bcc	4000c9a8 <_free_r+0x124>
4000ca30:	e59f30b0 	ldr	r3, [pc, #176]	; 4000cae8 <_free_r+0x264>
4000ca34:	e1a00006 	mov	r0, r6
4000ca38:	e5931000 	ldr	r1, [r3]
4000ca3c:	ebffff50 	bl	4000c784 <_malloc_trim_r>
4000ca40:	eaffffd8 	b	4000c9a8 <_free_r+0x124>
4000ca44:	e3832001 	orr	r2, r3, #1
4000ca48:	e581c014 	str	ip, [r1, #20]
4000ca4c:	e581c010 	str	ip, [r1, #16]
4000ca50:	e58c000c 	str	r0, [ip, #12]
4000ca54:	e58c0008 	str	r0, [ip, #8]
4000ca58:	e58c2004 	str	r2, [ip, #4]
4000ca5c:	e78c3003 	str	r3, [ip, r3]
4000ca60:	eaffffd0 	b	4000c9a8 <_free_r+0x124>
4000ca64:	e3520014 	cmp	r2, #20
4000ca68:	9282e05b 	addls	lr, r2, #91	; 0x5b
4000ca6c:	91a0008e 	lslls	r0, lr, #1
4000ca70:	9affffbb 	bls	4000c964 <_free_r+0xe0>
4000ca74:	e3520054 	cmp	r2, #84	; 0x54
4000ca78:	8a00000a 	bhi	4000caa8 <_free_r+0x224>
4000ca7c:	e1a0e623 	lsr	lr, r3, #12
4000ca80:	e28ee06e 	add	lr, lr, #110	; 0x6e
4000ca84:	e1a0008e 	lsl	r0, lr, #1
4000ca88:	eaffffb5 	b	4000c964 <_free_r+0xe0>
4000ca8c:	e5913004 	ldr	r3, [r1, #4]
4000ca90:	e1a0e14e 	asr	lr, lr, #2
4000ca94:	e3a00001 	mov	r0, #1
4000ca98:	e1830e10 	orr	r0, r3, r0, lsl lr
4000ca9c:	e1a03002 	mov	r3, r2
4000caa0:	e5810004 	str	r0, [r1, #4]
4000caa4:	eaffffbb 	b	4000c998 <_free_r+0x114>
4000caa8:	e3520f55 	cmp	r2, #340	; 0x154
4000caac:	91a0e7a3 	lsrls	lr, r3, #15
4000cab0:	928ee077 	addls	lr, lr, #119	; 0x77
4000cab4:	91a0008e 	lslls	r0, lr, #1
4000cab8:	9affffa9 	bls	4000c964 <_free_r+0xe0>
4000cabc:	e59f0028 	ldr	r0, [pc, #40]	; 4000caec <_free_r+0x268>
4000cac0:	e1520000 	cmp	r2, r0
4000cac4:	91a0e923 	lsrls	lr, r3, #18
4000cac8:	928ee07c 	addls	lr, lr, #124	; 0x7c
4000cacc:	91a0008e 	lslls	r0, lr, #1
4000cad0:	83a000fc 	movhi	r0, #252	; 0xfc
4000cad4:	83a0e07e 	movhi	lr, #126	; 0x7e
4000cad8:	eaffffa1 	b	4000c964 <_free_r+0xe0>
4000cadc:	40017a94 	mulmi	r1, r4, sl
4000cae0:	40017a9c 	mulmi	r1, ip, sl
4000cae4:	40017ea0 	andmi	r7, r1, r0, lsr #29
4000cae8:	4001805c 	andmi	r8, r1, ip, asr r0
4000caec:	00000554 	andeq	r0, r0, r4, asr r5

4000caf0 <memmove>:
4000caf0:	e1500001 	cmp	r0, r1
4000caf4:	e92d00f0 	push	{r4, r5, r6, r7}
4000caf8:	9a00000e 	bls	4000cb38 <memmove+0x48>
4000cafc:	e081c002 	add	ip, r1, r2
4000cb00:	e150000c 	cmp	r0, ip
4000cb04:	2a00000b 	bcs	4000cb38 <memmove+0x48>
4000cb08:	e3520000 	cmp	r2, #0
4000cb0c:	e0803002 	add	r3, r0, r2
4000cb10:	e2422001 	sub	r2, r2, #1
4000cb14:	0a000005 	beq	4000cb30 <memmove+0x40>
4000cb18:	e1a0100c 	mov	r1, ip
4000cb1c:	e2422001 	sub	r2, r2, #1
4000cb20:	e571c001 	ldrb	ip, [r1, #-1]!
4000cb24:	e3720001 	cmn	r2, #1
4000cb28:	e563c001 	strb	ip, [r3, #-1]!
4000cb2c:	1afffffa 	bne	4000cb1c <memmove+0x2c>
4000cb30:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000cb34:	e12fff1e 	bx	lr
4000cb38:	e352000f 	cmp	r2, #15
4000cb3c:	8a000009 	bhi	4000cb68 <memmove+0x78>
4000cb40:	e1a03000 	mov	r3, r0
4000cb44:	e3520000 	cmp	r2, #0
4000cb48:	0afffff8 	beq	4000cb30 <memmove+0x40>
4000cb4c:	e0832002 	add	r2, r3, r2
4000cb50:	e4d1c001 	ldrb	ip, [r1], #1
4000cb54:	e4c3c001 	strb	ip, [r3], #1
4000cb58:	e1530002 	cmp	r3, r2
4000cb5c:	1afffffb 	bne	4000cb50 <memmove+0x60>
4000cb60:	e8bd00f0 	pop	{r4, r5, r6, r7}
4000cb64:	e12fff1e 	bx	lr
4000cb68:	e1803001 	orr	r3, r0, r1
4000cb6c:	e3130003 	tst	r3, #3
4000cb70:	1a000027 	bne	4000cc14 <memmove+0x124>
4000cb74:	e2426010 	sub	r6, r2, #16
4000cb78:	e1a06226 	lsr	r6, r6, #4
4000cb7c:	e0805206 	add	r5, r0, r6, lsl #4
4000cb80:	e2855010 	add	r5, r5, #16
4000cb84:	e1a0c001 	mov	ip, r1
4000cb88:	e1a03000 	mov	r3, r0
4000cb8c:	e59c4000 	ldr	r4, [ip]
4000cb90:	e5834000 	str	r4, [r3]
4000cb94:	e59c4004 	ldr	r4, [ip, #4]
4000cb98:	e5834004 	str	r4, [r3, #4]
4000cb9c:	e59c4008 	ldr	r4, [ip, #8]
4000cba0:	e5834008 	str	r4, [r3, #8]
4000cba4:	e59c400c 	ldr	r4, [ip, #12]
4000cba8:	e2833010 	add	r3, r3, #16
4000cbac:	e5034004 	str	r4, [r3, #-4]
4000cbb0:	e1530005 	cmp	r3, r5
4000cbb4:	e28cc010 	add	ip, ip, #16
4000cbb8:	1afffff3 	bne	4000cb8c <memmove+0x9c>
4000cbbc:	e2863001 	add	r3, r6, #1
4000cbc0:	e202700f 	and	r7, r2, #15
4000cbc4:	e1a03203 	lsl	r3, r3, #4
4000cbc8:	e3570003 	cmp	r7, #3
4000cbcc:	e0811003 	add	r1, r1, r3
4000cbd0:	e0803003 	add	r3, r0, r3
4000cbd4:	9a000010 	bls	4000cc1c <memmove+0x12c>
4000cbd8:	e1a05001 	mov	r5, r1
4000cbdc:	e1a04003 	mov	r4, r3
4000cbe0:	e1a0c007 	mov	ip, r7
4000cbe4:	e24cc004 	sub	ip, ip, #4
4000cbe8:	e4956004 	ldr	r6, [r5], #4
4000cbec:	e35c0003 	cmp	ip, #3
4000cbf0:	e4846004 	str	r6, [r4], #4
4000cbf4:	8afffffa 	bhi	4000cbe4 <memmove+0xf4>
4000cbf8:	e247c004 	sub	ip, r7, #4
4000cbfc:	e3ccc003 	bic	ip, ip, #3
4000cc00:	e28cc004 	add	ip, ip, #4
4000cc04:	e083300c 	add	r3, r3, ip
4000cc08:	e081100c 	add	r1, r1, ip
4000cc0c:	e2022003 	and	r2, r2, #3
4000cc10:	eaffffcb 	b	4000cb44 <memmove+0x54>
4000cc14:	e1a03000 	mov	r3, r0
4000cc18:	eaffffcb 	b	4000cb4c <memmove+0x5c>
4000cc1c:	e1a02007 	mov	r2, r7
4000cc20:	eaffffc7 	b	4000cb44 <memmove+0x54>

4000cc24 <memset>:
4000cc24:	e3100003 	tst	r0, #3
4000cc28:	e92d0070 	push	{r4, r5, r6}
4000cc2c:	0a000037 	beq	4000cd10 <memset+0xec>
4000cc30:	e3520000 	cmp	r2, #0
4000cc34:	e2422001 	sub	r2, r2, #1
4000cc38:	0a000032 	beq	4000cd08 <memset+0xe4>
4000cc3c:	e201c0ff 	and	ip, r1, #255	; 0xff
4000cc40:	e1a03000 	mov	r3, r0
4000cc44:	ea000002 	b	4000cc54 <memset+0x30>
4000cc48:	e3520000 	cmp	r2, #0
4000cc4c:	e2422001 	sub	r2, r2, #1
4000cc50:	0a00002c 	beq	4000cd08 <memset+0xe4>
4000cc54:	e4c3c001 	strb	ip, [r3], #1
4000cc58:	e3130003 	tst	r3, #3
4000cc5c:	1afffff9 	bne	4000cc48 <memset+0x24>
4000cc60:	e3520003 	cmp	r2, #3
4000cc64:	9a000020 	bls	4000ccec <memset+0xc8>
4000cc68:	e20140ff 	and	r4, r1, #255	; 0xff
4000cc6c:	e1844404 	orr	r4, r4, r4, lsl #8
4000cc70:	e352000f 	cmp	r2, #15
4000cc74:	e1844804 	orr	r4, r4, r4, lsl #16
4000cc78:	9a000010 	bls	4000ccc0 <memset+0x9c>
4000cc7c:	e2426010 	sub	r6, r2, #16
4000cc80:	e1a06226 	lsr	r6, r6, #4
4000cc84:	e2835010 	add	r5, r3, #16
4000cc88:	e0855206 	add	r5, r5, r6, lsl #4
4000cc8c:	e1a0c003 	mov	ip, r3
4000cc90:	e58c4000 	str	r4, [ip]
4000cc94:	e58c4004 	str	r4, [ip, #4]
4000cc98:	e58c4008 	str	r4, [ip, #8]
4000cc9c:	e58c400c 	str	r4, [ip, #12]
4000cca0:	e28cc010 	add	ip, ip, #16
4000cca4:	e15c0005 	cmp	ip, r5
4000cca8:	1afffff8 	bne	4000cc90 <memset+0x6c>
4000ccac:	e202200f 	and	r2, r2, #15
4000ccb0:	e2866001 	add	r6, r6, #1
4000ccb4:	e3520003 	cmp	r2, #3
4000ccb8:	e0833206 	add	r3, r3, r6, lsl #4
4000ccbc:	9a00000a 	bls	4000ccec <memset+0xc8>
4000ccc0:	e1a05003 	mov	r5, r3
4000ccc4:	e1a0c002 	mov	ip, r2
4000ccc8:	e24cc004 	sub	ip, ip, #4
4000cccc:	e35c0003 	cmp	ip, #3
4000ccd0:	e4854004 	str	r4, [r5], #4
4000ccd4:	8afffffb 	bhi	4000ccc8 <memset+0xa4>
4000ccd8:	e242c004 	sub	ip, r2, #4
4000ccdc:	e3ccc003 	bic	ip, ip, #3
4000cce0:	e28cc004 	add	ip, ip, #4
4000cce4:	e083300c 	add	r3, r3, ip
4000cce8:	e2022003 	and	r2, r2, #3
4000ccec:	e3520000 	cmp	r2, #0
4000ccf0:	120110ff 	andne	r1, r1, #255	; 0xff
4000ccf4:	10832002 	addne	r2, r3, r2
4000ccf8:	0a000002 	beq	4000cd08 <memset+0xe4>
4000ccfc:	e4c31001 	strb	r1, [r3], #1
4000cd00:	e1530002 	cmp	r3, r2
4000cd04:	1afffffc 	bne	4000ccfc <memset+0xd8>
4000cd08:	e8bd0070 	pop	{r4, r5, r6}
4000cd0c:	e12fff1e 	bx	lr
4000cd10:	e1a03000 	mov	r3, r0
4000cd14:	eaffffd1 	b	4000cc60 <memset+0x3c>

4000cd18 <_realloc_r>:
4000cd18:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cd1c:	e2514000 	subs	r4, r1, #0
4000cd20:	e24dd00c 	sub	sp, sp, #12
4000cd24:	e1a08002 	mov	r8, r2
4000cd28:	e1a09000 	mov	r9, r0
4000cd2c:	0a0000d1 	beq	4000d078 <_realloc_r+0x360>
4000cd30:	ebfff5c4 	bl	4000a448 <__malloc_lock>
4000cd34:	e288600b 	add	r6, r8, #11
4000cd38:	e3560016 	cmp	r6, #22
4000cd3c:	83c66007 	bichi	r6, r6, #7
4000cd40:	93a02010 	movls	r2, #16
4000cd44:	81a00fa6 	lsrhi	r0, r6, #31
4000cd48:	91a06002 	movls	r6, r2
4000cd4c:	93a00000 	movls	r0, #0
4000cd50:	e5143004 	ldr	r3, [r4, #-4]
4000cd54:	81a02006 	movhi	r2, r6
4000cd58:	e1560008 	cmp	r6, r8
4000cd5c:	33800001 	orrcc	r0, r0, #1
4000cd60:	e3500000 	cmp	r0, #0
4000cd64:	e3c35003 	bic	r5, r3, #3
4000cd68:	13a0300c 	movne	r3, #12
4000cd6c:	e2447008 	sub	r7, r4, #8
4000cd70:	15893000 	strne	r3, [r9]
4000cd74:	13a00000 	movne	r0, #0
4000cd78:	1a000056 	bne	4000ced8 <_realloc_r+0x1c0>
4000cd7c:	e1550002 	cmp	r5, r2
4000cd80:	aa000047 	bge	4000cea4 <_realloc_r+0x18c>
4000cd84:	e59fa4f4 	ldr	sl, [pc, #1268]	; 4000d280 <_realloc_r+0x568>
4000cd88:	e59ac008 	ldr	ip, [sl, #8]
4000cd8c:	e0871005 	add	r1, r7, r5
4000cd90:	e15c0001 	cmp	ip, r1
4000cd94:	0a0000bc 	beq	4000d08c <_realloc_r+0x374>
4000cd98:	e591e004 	ldr	lr, [r1, #4]
4000cd9c:	e3ceb001 	bic	fp, lr, #1
4000cda0:	e081b00b 	add	fp, r1, fp
4000cda4:	e59bb004 	ldr	fp, [fp, #4]
4000cda8:	e31b0001 	tst	fp, #1
4000cdac:	11a01000 	movne	r1, r0
4000cdb0:	0a000058 	beq	4000cf18 <_realloc_r+0x200>
4000cdb4:	e3130001 	tst	r3, #1
4000cdb8:	1a00008d 	bne	4000cff4 <_realloc_r+0x2dc>
4000cdbc:	e514b008 	ldr	fp, [r4, #-8]
4000cdc0:	e06bb007 	rsb	fp, fp, r7
4000cdc4:	e59b3004 	ldr	r3, [fp, #4]
4000cdc8:	e3510000 	cmp	r1, #0
4000cdcc:	e3c33003 	bic	r3, r3, #3
4000cdd0:	e0833005 	add	r3, r3, r5
4000cdd4:	0a000059 	beq	4000cf40 <_realloc_r+0x228>
4000cdd8:	e151000c 	cmp	r1, ip
4000cddc:	e080c003 	add	ip, r0, r3
4000cde0:	0a0000de 	beq	4000d160 <_realloc_r+0x448>
4000cde4:	e15c0002 	cmp	ip, r2
4000cde8:	ba000054 	blt	4000cf40 <_realloc_r+0x228>
4000cdec:	e2812008 	add	r2, r1, #8
4000cdf0:	e892000c 	ldm	r2, {r2, r3}
4000cdf4:	e582300c 	str	r3, [r2, #12]
4000cdf8:	e5832008 	str	r2, [r3, #8]
4000cdfc:	e1a0700b 	mov	r7, fp
4000ce00:	e59b300c 	ldr	r3, [fp, #12]
4000ce04:	e5b71008 	ldr	r1, [r7, #8]!
4000ce08:	e2452004 	sub	r2, r5, #4
4000ce0c:	e3520024 	cmp	r2, #36	; 0x24
4000ce10:	e581300c 	str	r3, [r1, #12]
4000ce14:	e5831008 	str	r1, [r3, #8]
4000ce18:	8a00010a 	bhi	4000d248 <_realloc_r+0x530>
4000ce1c:	e3520013 	cmp	r2, #19
4000ce20:	91a03007 	movls	r3, r7
4000ce24:	9a000014 	bls	4000ce7c <_realloc_r+0x164>
4000ce28:	e5943000 	ldr	r3, [r4]
4000ce2c:	e58b3008 	str	r3, [fp, #8]
4000ce30:	e5943004 	ldr	r3, [r4, #4]
4000ce34:	e352001b 	cmp	r2, #27
4000ce38:	e58b300c 	str	r3, [fp, #12]
4000ce3c:	92844008 	addls	r4, r4, #8
4000ce40:	928b3010 	addls	r3, fp, #16
4000ce44:	9a00000c 	bls	4000ce7c <_realloc_r+0x164>
4000ce48:	e5943008 	ldr	r3, [r4, #8]
4000ce4c:	e58b3010 	str	r3, [fp, #16]
4000ce50:	e594300c 	ldr	r3, [r4, #12]
4000ce54:	e58b3014 	str	r3, [fp, #20]
4000ce58:	e3520024 	cmp	r2, #36	; 0x24
4000ce5c:	05943010 	ldreq	r3, [r4, #16]
4000ce60:	058b3018 	streq	r3, [fp, #24]
4000ce64:	05942014 	ldreq	r2, [r4, #20]
4000ce68:	058b201c 	streq	r2, [fp, #28]
4000ce6c:	12844010 	addne	r4, r4, #16
4000ce70:	128b3018 	addne	r3, fp, #24
4000ce74:	028b3020 	addeq	r3, fp, #32
4000ce78:	02844018 	addeq	r4, r4, #24
4000ce7c:	e5942000 	ldr	r2, [r4]
4000ce80:	e5832000 	str	r2, [r3]
4000ce84:	e5942004 	ldr	r2, [r4, #4]
4000ce88:	e5832004 	str	r2, [r3, #4]
4000ce8c:	e5942008 	ldr	r2, [r4, #8]
4000ce90:	e5832008 	str	r2, [r3, #8]
4000ce94:	e59b3004 	ldr	r3, [fp, #4]
4000ce98:	e1a04007 	mov	r4, r7
4000ce9c:	e1a0500c 	mov	r5, ip
4000cea0:	e1a0700b 	mov	r7, fp
4000cea4:	e0662005 	rsb	r2, r6, r5
4000cea8:	e352000f 	cmp	r2, #15
4000ceac:	e2033001 	and	r3, r3, #1
4000ceb0:	8a00000b 	bhi	4000cee4 <_realloc_r+0x1cc>
4000ceb4:	e1833005 	orr	r3, r3, r5
4000ceb8:	e5873004 	str	r3, [r7, #4]
4000cebc:	e0875005 	add	r5, r7, r5
4000cec0:	e5953004 	ldr	r3, [r5, #4]
4000cec4:	e3833001 	orr	r3, r3, #1
4000cec8:	e5853004 	str	r3, [r5, #4]
4000cecc:	e1a00009 	mov	r0, r9
4000ced0:	ebfff55d 	bl	4000a44c <__malloc_unlock>
4000ced4:	e1a00004 	mov	r0, r4
4000ced8:	e28dd00c 	add	sp, sp, #12
4000cedc:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cee0:	e12fff1e 	bx	lr
4000cee4:	e0871006 	add	r1, r7, r6
4000cee8:	e1833006 	orr	r3, r3, r6
4000ceec:	e3820001 	orr	r0, r2, #1
4000cef0:	e5873004 	str	r3, [r7, #4]
4000cef4:	e5810004 	str	r0, [r1, #4]
4000cef8:	e0812002 	add	r2, r1, r2
4000cefc:	e5923004 	ldr	r3, [r2, #4]
4000cf00:	e3833001 	orr	r3, r3, #1
4000cf04:	e2811008 	add	r1, r1, #8
4000cf08:	e5823004 	str	r3, [r2, #4]
4000cf0c:	e1a00009 	mov	r0, r9
4000cf10:	ebfffe5b 	bl	4000c884 <_free_r>
4000cf14:	eaffffec 	b	4000cecc <_realloc_r+0x1b4>
4000cf18:	e3ce0003 	bic	r0, lr, #3
4000cf1c:	e080e005 	add	lr, r0, r5
4000cf20:	e15e0002 	cmp	lr, r2
4000cf24:	baffffa2 	blt	4000cdb4 <_realloc_r+0x9c>
4000cf28:	e2811008 	add	r1, r1, #8
4000cf2c:	e8910006 	ldm	r1, {r1, r2}
4000cf30:	e1a0500e 	mov	r5, lr
4000cf34:	e581200c 	str	r2, [r1, #12]
4000cf38:	e5821008 	str	r1, [r2, #8]
4000cf3c:	eaffffd8 	b	4000cea4 <_realloc_r+0x18c>
4000cf40:	e1530002 	cmp	r3, r2
4000cf44:	ba00002a 	blt	4000cff4 <_realloc_r+0x2dc>
4000cf48:	e1a0700b 	mov	r7, fp
4000cf4c:	e5b70008 	ldr	r0, [r7, #8]!
4000cf50:	e59b100c 	ldr	r1, [fp, #12]
4000cf54:	e2452004 	sub	r2, r5, #4
4000cf58:	e3520024 	cmp	r2, #36	; 0x24
4000cf5c:	e580100c 	str	r1, [r0, #12]
4000cf60:	e5810008 	str	r0, [r1, #8]
4000cf64:	8a000072 	bhi	4000d134 <_realloc_r+0x41c>
4000cf68:	e3520013 	cmp	r2, #19
4000cf6c:	91a02007 	movls	r2, r7
4000cf70:	9a000014 	bls	4000cfc8 <_realloc_r+0x2b0>
4000cf74:	e5941000 	ldr	r1, [r4]
4000cf78:	e58b1008 	str	r1, [fp, #8]
4000cf7c:	e5941004 	ldr	r1, [r4, #4]
4000cf80:	e352001b 	cmp	r2, #27
4000cf84:	e58b100c 	str	r1, [fp, #12]
4000cf88:	92844008 	addls	r4, r4, #8
4000cf8c:	928b2010 	addls	r2, fp, #16
4000cf90:	9a00000c 	bls	4000cfc8 <_realloc_r+0x2b0>
4000cf94:	e5941008 	ldr	r1, [r4, #8]
4000cf98:	e58b1010 	str	r1, [fp, #16]
4000cf9c:	e594100c 	ldr	r1, [r4, #12]
4000cfa0:	e58b1014 	str	r1, [fp, #20]
4000cfa4:	e3520024 	cmp	r2, #36	; 0x24
4000cfa8:	05942010 	ldreq	r2, [r4, #16]
4000cfac:	058b2018 	streq	r2, [fp, #24]
4000cfb0:	05941014 	ldreq	r1, [r4, #20]
4000cfb4:	058b101c 	streq	r1, [fp, #28]
4000cfb8:	12844010 	addne	r4, r4, #16
4000cfbc:	128b2018 	addne	r2, fp, #24
4000cfc0:	028b2020 	addeq	r2, fp, #32
4000cfc4:	02844018 	addeq	r4, r4, #24
4000cfc8:	e5941000 	ldr	r1, [r4]
4000cfcc:	e5821000 	str	r1, [r2]
4000cfd0:	e5941004 	ldr	r1, [r4, #4]
4000cfd4:	e5821004 	str	r1, [r2, #4]
4000cfd8:	e5941008 	ldr	r1, [r4, #8]
4000cfdc:	e5821008 	str	r1, [r2, #8]
4000cfe0:	e1a04007 	mov	r4, r7
4000cfe4:	e1a05003 	mov	r5, r3
4000cfe8:	e1a0700b 	mov	r7, fp
4000cfec:	e59b3004 	ldr	r3, [fp, #4]
4000cff0:	eaffffab 	b	4000cea4 <_realloc_r+0x18c>
4000cff4:	e1a01008 	mov	r1, r8
4000cff8:	e1a00009 	mov	r0, r9
4000cffc:	ebfff2c5 	bl	40009b18 <_malloc_r>
4000d000:	e2508000 	subs	r8, r0, #0
4000d004:	0a000015 	beq	4000d060 <_realloc_r+0x348>
4000d008:	e5143004 	ldr	r3, [r4, #-4]
4000d00c:	e3c32001 	bic	r2, r3, #1
4000d010:	e0872002 	add	r2, r7, r2
4000d014:	e2481008 	sub	r1, r8, #8
4000d018:	e1510002 	cmp	r1, r2
4000d01c:	0a000085 	beq	4000d238 <_realloc_r+0x520>
4000d020:	e2452004 	sub	r2, r5, #4
4000d024:	e3520024 	cmp	r2, #36	; 0x24
4000d028:	8a000049 	bhi	4000d154 <_realloc_r+0x43c>
4000d02c:	e3520013 	cmp	r2, #19
4000d030:	91a03008 	movls	r3, r8
4000d034:	91a02004 	movls	r2, r4
4000d038:	8a000027 	bhi	4000d0dc <_realloc_r+0x3c4>
4000d03c:	e5921000 	ldr	r1, [r2]
4000d040:	e5831000 	str	r1, [r3]
4000d044:	e5921004 	ldr	r1, [r2, #4]
4000d048:	e5831004 	str	r1, [r3, #4]
4000d04c:	e5922008 	ldr	r2, [r2, #8]
4000d050:	e5832008 	str	r2, [r3, #8]
4000d054:	e1a01004 	mov	r1, r4
4000d058:	e1a00009 	mov	r0, r9
4000d05c:	ebfffe08 	bl	4000c884 <_free_r>
4000d060:	e1a00009 	mov	r0, r9
4000d064:	ebfff4f8 	bl	4000a44c <__malloc_unlock>
4000d068:	e1a00008 	mov	r0, r8
4000d06c:	e28dd00c 	add	sp, sp, #12
4000d070:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d074:	e12fff1e 	bx	lr
4000d078:	e1a01002 	mov	r1, r2
4000d07c:	ebfff2a5 	bl	40009b18 <_malloc_r>
4000d080:	e28dd00c 	add	sp, sp, #12
4000d084:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d088:	e12fff1e 	bx	lr
4000d08c:	e59c0004 	ldr	r0, [ip, #4]
4000d090:	e3c00003 	bic	r0, r0, #3
4000d094:	e0801005 	add	r1, r0, r5
4000d098:	e286e010 	add	lr, r6, #16
4000d09c:	e151000e 	cmp	r1, lr
4000d0a0:	b1a0100c 	movlt	r1, ip
4000d0a4:	baffff42 	blt	4000cdb4 <_realloc_r+0x9c>
4000d0a8:	e0663001 	rsb	r3, r6, r1
4000d0ac:	e0877006 	add	r7, r7, r6
4000d0b0:	e3833001 	orr	r3, r3, #1
4000d0b4:	e58a7008 	str	r7, [sl, #8]
4000d0b8:	e5873004 	str	r3, [r7, #4]
4000d0bc:	e5143004 	ldr	r3, [r4, #-4]
4000d0c0:	e2033001 	and	r3, r3, #1
4000d0c4:	e1866003 	orr	r6, r6, r3
4000d0c8:	e1a00009 	mov	r0, r9
4000d0cc:	e5046004 	str	r6, [r4, #-4]
4000d0d0:	ebfff4dd 	bl	4000a44c <__malloc_unlock>
4000d0d4:	e1a00004 	mov	r0, r4
4000d0d8:	eaffff7e 	b	4000ced8 <_realloc_r+0x1c0>
4000d0dc:	e5943000 	ldr	r3, [r4]
4000d0e0:	e5883000 	str	r3, [r8]
4000d0e4:	e5943004 	ldr	r3, [r4, #4]
4000d0e8:	e352001b 	cmp	r2, #27
4000d0ec:	e5883004 	str	r3, [r8, #4]
4000d0f0:	92842008 	addls	r2, r4, #8
4000d0f4:	92883008 	addls	r3, r8, #8
4000d0f8:	9affffcf 	bls	4000d03c <_realloc_r+0x324>
4000d0fc:	e5943008 	ldr	r3, [r4, #8]
4000d100:	e5883008 	str	r3, [r8, #8]
4000d104:	e594300c 	ldr	r3, [r4, #12]
4000d108:	e588300c 	str	r3, [r8, #12]
4000d10c:	e3520024 	cmp	r2, #36	; 0x24
4000d110:	05943010 	ldreq	r3, [r4, #16]
4000d114:	05883010 	streq	r3, [r8, #16]
4000d118:	05942014 	ldreq	r2, [r4, #20]
4000d11c:	12883010 	addne	r3, r8, #16
4000d120:	05882014 	streq	r2, [r8, #20]
4000d124:	12842010 	addne	r2, r4, #16
4000d128:	02883018 	addeq	r3, r8, #24
4000d12c:	02842018 	addeq	r2, r4, #24
4000d130:	eaffffc1 	b	4000d03c <_realloc_r+0x324>
4000d134:	e1a01004 	mov	r1, r4
4000d138:	e1a00007 	mov	r0, r7
4000d13c:	e1a05003 	mov	r5, r3
4000d140:	e1a04007 	mov	r4, r7
4000d144:	ebfffe69 	bl	4000caf0 <memmove>
4000d148:	e1a0700b 	mov	r7, fp
4000d14c:	e59b3004 	ldr	r3, [fp, #4]
4000d150:	eaffff53 	b	4000cea4 <_realloc_r+0x18c>
4000d154:	e1a01004 	mov	r1, r4
4000d158:	ebfffe64 	bl	4000caf0 <memmove>
4000d15c:	eaffffbc 	b	4000d054 <_realloc_r+0x33c>
4000d160:	e2861010 	add	r1, r6, #16
4000d164:	e15c0001 	cmp	ip, r1
4000d168:	baffff74 	blt	4000cf40 <_realloc_r+0x228>
4000d16c:	e1a0700b 	mov	r7, fp
4000d170:	e5b71008 	ldr	r1, [r7, #8]!
4000d174:	e59b300c 	ldr	r3, [fp, #12]
4000d178:	e2452004 	sub	r2, r5, #4
4000d17c:	e3520024 	cmp	r2, #36	; 0x24
4000d180:	e581300c 	str	r3, [r1, #12]
4000d184:	e5831008 	str	r1, [r3, #8]
4000d188:	8a000036 	bhi	4000d268 <_realloc_r+0x550>
4000d18c:	e3520013 	cmp	r2, #19
4000d190:	91a03007 	movls	r3, r7
4000d194:	9a000014 	bls	4000d1ec <_realloc_r+0x4d4>
4000d198:	e5943000 	ldr	r3, [r4]
4000d19c:	e58b3008 	str	r3, [fp, #8]
4000d1a0:	e5943004 	ldr	r3, [r4, #4]
4000d1a4:	e352001b 	cmp	r2, #27
4000d1a8:	e58b300c 	str	r3, [fp, #12]
4000d1ac:	92844008 	addls	r4, r4, #8
4000d1b0:	928b3010 	addls	r3, fp, #16
4000d1b4:	9a00000c 	bls	4000d1ec <_realloc_r+0x4d4>
4000d1b8:	e5943008 	ldr	r3, [r4, #8]
4000d1bc:	e58b3010 	str	r3, [fp, #16]
4000d1c0:	e594300c 	ldr	r3, [r4, #12]
4000d1c4:	e58b3014 	str	r3, [fp, #20]
4000d1c8:	e3520024 	cmp	r2, #36	; 0x24
4000d1cc:	05943010 	ldreq	r3, [r4, #16]
4000d1d0:	058b3018 	streq	r3, [fp, #24]
4000d1d4:	05942014 	ldreq	r2, [r4, #20]
4000d1d8:	058b201c 	streq	r2, [fp, #28]
4000d1dc:	12844010 	addne	r4, r4, #16
4000d1e0:	128b3018 	addne	r3, fp, #24
4000d1e4:	028b3020 	addeq	r3, fp, #32
4000d1e8:	02844018 	addeq	r4, r4, #24
4000d1ec:	e5942000 	ldr	r2, [r4]
4000d1f0:	e5832000 	str	r2, [r3]
4000d1f4:	e5942004 	ldr	r2, [r4, #4]
4000d1f8:	e5832004 	str	r2, [r3, #4]
4000d1fc:	e5942008 	ldr	r2, [r4, #8]
4000d200:	e5832008 	str	r2, [r3, #8]
4000d204:	e066200c 	rsb	r2, r6, ip
4000d208:	e08b3006 	add	r3, fp, r6
4000d20c:	e3822001 	orr	r2, r2, #1
4000d210:	e58a3008 	str	r3, [sl, #8]
4000d214:	e5832004 	str	r2, [r3, #4]
4000d218:	e59b3004 	ldr	r3, [fp, #4]
4000d21c:	e2033001 	and	r3, r3, #1
4000d220:	e1866003 	orr	r6, r6, r3
4000d224:	e1a00009 	mov	r0, r9
4000d228:	e58b6004 	str	r6, [fp, #4]
4000d22c:	ebfff486 	bl	4000a44c <__malloc_unlock>
4000d230:	e1a00007 	mov	r0, r7
4000d234:	eaffff27 	b	4000ced8 <_realloc_r+0x1c0>
4000d238:	e5182004 	ldr	r2, [r8, #-4]
4000d23c:	e3c22003 	bic	r2, r2, #3
4000d240:	e0855002 	add	r5, r5, r2
4000d244:	eaffff16 	b	4000cea4 <_realloc_r+0x18c>
4000d248:	e1a01004 	mov	r1, r4
4000d24c:	e1a00007 	mov	r0, r7
4000d250:	e1a0500c 	mov	r5, ip
4000d254:	e1a04007 	mov	r4, r7
4000d258:	ebfffe24 	bl	4000caf0 <memmove>
4000d25c:	e1a0700b 	mov	r7, fp
4000d260:	e59b3004 	ldr	r3, [fp, #4]
4000d264:	eaffff0e 	b	4000cea4 <_realloc_r+0x18c>
4000d268:	e1a01004 	mov	r1, r4
4000d26c:	e1a00007 	mov	r0, r7
4000d270:	e58dc004 	str	ip, [sp, #4]
4000d274:	ebfffe1d 	bl	4000caf0 <memmove>
4000d278:	e59dc004 	ldr	ip, [sp, #4]
4000d27c:	eaffffe0 	b	4000d204 <_realloc_r+0x4ec>
4000d280:	40017a94 	mulmi	r1, r4, sl

4000d284 <cleanup_glue>:
4000d284:	e92d4038 	push	{r3, r4, r5, lr}
4000d288:	e1a04001 	mov	r4, r1
4000d28c:	e5911000 	ldr	r1, [r1]
4000d290:	e3510000 	cmp	r1, #0
4000d294:	e1a05000 	mov	r5, r0
4000d298:	1bfffff9 	blne	4000d284 <cleanup_glue>
4000d29c:	e1a00005 	mov	r0, r5
4000d2a0:	e1a01004 	mov	r1, r4
4000d2a4:	ebfffd76 	bl	4000c884 <_free_r>
4000d2a8:	e8bd4038 	pop	{r3, r4, r5, lr}
4000d2ac:	e12fff1e 	bx	lr

4000d2b0 <_reclaim_reent>:
4000d2b0:	e59f30fc 	ldr	r3, [pc, #252]	; 4000d3b4 <_reclaim_reent+0x104>
4000d2b4:	e5933000 	ldr	r3, [r3]
4000d2b8:	e1500003 	cmp	r0, r3
4000d2bc:	e92d4070 	push	{r4, r5, r6, lr}
4000d2c0:	e1a05000 	mov	r5, r0
4000d2c4:	0a00002e 	beq	4000d384 <_reclaim_reent+0xd4>
4000d2c8:	e590204c 	ldr	r2, [r0, #76]	; 0x4c
4000d2cc:	e3520000 	cmp	r2, #0
4000d2d0:	0a000013 	beq	4000d324 <_reclaim_reent+0x74>
4000d2d4:	e3a03000 	mov	r3, #0
4000d2d8:	e1a06003 	mov	r6, r3
4000d2dc:	e7921103 	ldr	r1, [r2, r3, lsl #2]
4000d2e0:	e3510000 	cmp	r1, #0
4000d2e4:	1a000001 	bne	4000d2f0 <_reclaim_reent+0x40>
4000d2e8:	ea000006 	b	4000d308 <_reclaim_reent+0x58>
4000d2ec:	e1a01004 	mov	r1, r4
4000d2f0:	e5914000 	ldr	r4, [r1]
4000d2f4:	e1a00005 	mov	r0, r5
4000d2f8:	ebfffd61 	bl	4000c884 <_free_r>
4000d2fc:	e3540000 	cmp	r4, #0
4000d300:	1afffff9 	bne	4000d2ec <_reclaim_reent+0x3c>
4000d304:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
4000d308:	e2866001 	add	r6, r6, #1
4000d30c:	e3560020 	cmp	r6, #32
4000d310:	e1a03006 	mov	r3, r6
4000d314:	1afffff0 	bne	4000d2dc <_reclaim_reent+0x2c>
4000d318:	e1a01002 	mov	r1, r2
4000d31c:	e1a00005 	mov	r0, r5
4000d320:	ebfffd57 	bl	4000c884 <_free_r>
4000d324:	e5951040 	ldr	r1, [r5, #64]	; 0x40
4000d328:	e3510000 	cmp	r1, #0
4000d32c:	11a00005 	movne	r0, r5
4000d330:	1bfffd53 	blne	4000c884 <_free_r>
4000d334:	e5951148 	ldr	r1, [r5, #328]	; 0x148
4000d338:	e3510000 	cmp	r1, #0
4000d33c:	0a000009 	beq	4000d368 <_reclaim_reent+0xb8>
4000d340:	e2856f53 	add	r6, r5, #332	; 0x14c
4000d344:	e1510006 	cmp	r1, r6
4000d348:	1a000001 	bne	4000d354 <_reclaim_reent+0xa4>
4000d34c:	ea000005 	b	4000d368 <_reclaim_reent+0xb8>
4000d350:	e1a01004 	mov	r1, r4
4000d354:	e5914000 	ldr	r4, [r1]
4000d358:	e1a00005 	mov	r0, r5
4000d35c:	ebfffd48 	bl	4000c884 <_free_r>
4000d360:	e1560004 	cmp	r6, r4
4000d364:	1afffff9 	bne	4000d350 <_reclaim_reent+0xa0>
4000d368:	e5951054 	ldr	r1, [r5, #84]	; 0x54
4000d36c:	e3510000 	cmp	r1, #0
4000d370:	11a00005 	movne	r0, r5
4000d374:	1bfffd42 	blne	4000c884 <_free_r>
4000d378:	e5953038 	ldr	r3, [r5, #56]	; 0x38
4000d37c:	e3530000 	cmp	r3, #0
4000d380:	1a000001 	bne	4000d38c <_reclaim_reent+0xdc>
4000d384:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d388:	e12fff1e 	bx	lr
4000d38c:	e1a00005 	mov	r0, r5
4000d390:	e595c03c 	ldr	ip, [r5, #60]	; 0x3c
4000d394:	e1a0e00f 	mov	lr, pc
4000d398:	e12fff1c 	bx	ip
4000d39c:	e59512e0 	ldr	r1, [r5, #736]	; 0x2e0
4000d3a0:	e3510000 	cmp	r1, #0
4000d3a4:	0afffff6 	beq	4000d384 <_reclaim_reent+0xd4>
4000d3a8:	e1a00005 	mov	r0, r5
4000d3ac:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d3b0:	eaffffb3 	b	4000d284 <cleanup_glue>
4000d3b4:	400175e8 	andmi	r7, r1, r8, ror #11

4000d3b8 <__aeabi_uidiv>:
4000d3b8:	e2512001 	subs	r2, r1, #1
4000d3bc:	012fff1e 	bxeq	lr
4000d3c0:	3a000036 	bcc	4000d4a0 <__aeabi_uidiv+0xe8>
4000d3c4:	e1500001 	cmp	r0, r1
4000d3c8:	9a000022 	bls	4000d458 <__aeabi_uidiv+0xa0>
4000d3cc:	e1110002 	tst	r1, r2
4000d3d0:	0a000023 	beq	4000d464 <__aeabi_uidiv+0xac>
4000d3d4:	e311020e 	tst	r1, #-536870912	; 0xe0000000
4000d3d8:	01a01181 	lsleq	r1, r1, #3
4000d3dc:	03a03008 	moveq	r3, #8
4000d3e0:	13a03001 	movne	r3, #1
4000d3e4:	e3510201 	cmp	r1, #268435456	; 0x10000000
4000d3e8:	31510000 	cmpcc	r1, r0
4000d3ec:	31a01201 	lslcc	r1, r1, #4
4000d3f0:	31a03203 	lslcc	r3, r3, #4
4000d3f4:	3afffffa 	bcc	4000d3e4 <__aeabi_uidiv+0x2c>
4000d3f8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
4000d3fc:	31510000 	cmpcc	r1, r0
4000d400:	31a01081 	lslcc	r1, r1, #1
4000d404:	31a03083 	lslcc	r3, r3, #1
4000d408:	3afffffa 	bcc	4000d3f8 <__aeabi_uidiv+0x40>
4000d40c:	e3a02000 	mov	r2, #0
4000d410:	e1500001 	cmp	r0, r1
4000d414:	20400001 	subcs	r0, r0, r1
4000d418:	21822003 	orrcs	r2, r2, r3
4000d41c:	e15000a1 	cmp	r0, r1, lsr #1
4000d420:	204000a1 	subcs	r0, r0, r1, lsr #1
4000d424:	218220a3 	orrcs	r2, r2, r3, lsr #1
4000d428:	e1500121 	cmp	r0, r1, lsr #2
4000d42c:	20400121 	subcs	r0, r0, r1, lsr #2
4000d430:	21822123 	orrcs	r2, r2, r3, lsr #2
4000d434:	e15001a1 	cmp	r0, r1, lsr #3
4000d438:	204001a1 	subcs	r0, r0, r1, lsr #3
4000d43c:	218221a3 	orrcs	r2, r2, r3, lsr #3
4000d440:	e3500000 	cmp	r0, #0
4000d444:	11b03223 	lsrsne	r3, r3, #4
4000d448:	11a01221 	lsrne	r1, r1, #4
4000d44c:	1affffef 	bne	4000d410 <__aeabi_uidiv+0x58>
4000d450:	e1a00002 	mov	r0, r2
4000d454:	e12fff1e 	bx	lr
4000d458:	03a00001 	moveq	r0, #1
4000d45c:	13a00000 	movne	r0, #0
4000d460:	e12fff1e 	bx	lr
4000d464:	e3510801 	cmp	r1, #65536	; 0x10000
4000d468:	21a01821 	lsrcs	r1, r1, #16
4000d46c:	23a02010 	movcs	r2, #16
4000d470:	33a02000 	movcc	r2, #0
4000d474:	e3510c01 	cmp	r1, #256	; 0x100
4000d478:	21a01421 	lsrcs	r1, r1, #8
4000d47c:	22822008 	addcs	r2, r2, #8
4000d480:	e3510010 	cmp	r1, #16
4000d484:	21a01221 	lsrcs	r1, r1, #4
4000d488:	22822004 	addcs	r2, r2, #4
4000d48c:	e3510004 	cmp	r1, #4
4000d490:	82822003 	addhi	r2, r2, #3
4000d494:	908220a1 	addls	r2, r2, r1, lsr #1
4000d498:	e1a00230 	lsr	r0, r0, r2
4000d49c:	e12fff1e 	bx	lr
4000d4a0:	e3500000 	cmp	r0, #0
4000d4a4:	13e00000 	mvnne	r0, #0
4000d4a8:	ea000007 	b	4000d4cc <__aeabi_idiv0>

4000d4ac <__aeabi_uidivmod>:
4000d4ac:	e3510000 	cmp	r1, #0
4000d4b0:	0afffffa 	beq	4000d4a0 <__aeabi_uidiv+0xe8>
4000d4b4:	e92d4003 	push	{r0, r1, lr}
4000d4b8:	ebffffbe 	bl	4000d3b8 <__aeabi_uidiv>
4000d4bc:	e8bd4006 	pop	{r1, r2, lr}
4000d4c0:	e0030092 	mul	r3, r2, r0
4000d4c4:	e0411003 	sub	r1, r1, r3
4000d4c8:	e12fff1e 	bx	lr

4000d4cc <__aeabi_idiv0>:
4000d4cc:	e12fff1e 	bx	lr

4000d4d0 <__aeabi_drsub>:
4000d4d0:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
4000d4d4:	ea000000 	b	4000d4dc <__adddf3>

4000d4d8 <__aeabi_dsub>:
4000d4d8:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

4000d4dc <__adddf3>:
4000d4dc:	e92d4030 	push	{r4, r5, lr}
4000d4e0:	e1a04081 	lsl	r4, r1, #1
4000d4e4:	e1a05083 	lsl	r5, r3, #1
4000d4e8:	e1340005 	teq	r4, r5
4000d4ec:	01300002 	teqeq	r0, r2
4000d4f0:	1194c000 	orrsne	ip, r4, r0
4000d4f4:	1195c002 	orrsne	ip, r5, r2
4000d4f8:	11f0cac4 	mvnsne	ip, r4, asr #21
4000d4fc:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d500:	0a00008c 	beq	4000d738 <__adddf3+0x25c>
4000d504:	e1a04aa4 	lsr	r4, r4, #21
4000d508:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
4000d50c:	b2655000 	rsblt	r5, r5, #0
4000d510:	da000006 	ble	4000d530 <__adddf3+0x54>
4000d514:	e0844005 	add	r4, r4, r5
4000d518:	e0202002 	eor	r2, r0, r2
4000d51c:	e0213003 	eor	r3, r1, r3
4000d520:	e0220000 	eor	r0, r2, r0
4000d524:	e0231001 	eor	r1, r3, r1
4000d528:	e0202002 	eor	r2, r0, r2
4000d52c:	e0213003 	eor	r3, r1, r3
4000d530:	e3550036 	cmp	r5, #54	; 0x36
4000d534:	88bd4030 	pophi	{r4, r5, lr}
4000d538:	812fff1e 	bxhi	lr
4000d53c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000d540:	e1a01601 	lsl	r1, r1, #12
4000d544:	e3a0c601 	mov	ip, #1048576	; 0x100000
4000d548:	e18c1621 	orr	r1, ip, r1, lsr #12
4000d54c:	0a000001 	beq	4000d558 <__adddf3+0x7c>
4000d550:	e2700000 	rsbs	r0, r0, #0
4000d554:	e2e11000 	rsc	r1, r1, #0
4000d558:	e3130102 	tst	r3, #-2147483648	; 0x80000000
4000d55c:	e1a03603 	lsl	r3, r3, #12
4000d560:	e18c3623 	orr	r3, ip, r3, lsr #12
4000d564:	0a000001 	beq	4000d570 <__adddf3+0x94>
4000d568:	e2722000 	rsbs	r2, r2, #0
4000d56c:	e2e33000 	rsc	r3, r3, #0
4000d570:	e1340005 	teq	r4, r5
4000d574:	0a000069 	beq	4000d720 <__adddf3+0x244>
4000d578:	e2444001 	sub	r4, r4, #1
4000d57c:	e275e020 	rsbs	lr, r5, #32
4000d580:	ba000005 	blt	4000d59c <__adddf3+0xc0>
4000d584:	e1a0ce12 	lsl	ip, r2, lr
4000d588:	e0900532 	adds	r0, r0, r2, lsr r5
4000d58c:	e2a11000 	adc	r1, r1, #0
4000d590:	e0900e13 	adds	r0, r0, r3, lsl lr
4000d594:	e0b11553 	adcs	r1, r1, r3, asr r5
4000d598:	ea000006 	b	4000d5b8 <__adddf3+0xdc>
4000d59c:	e2455020 	sub	r5, r5, #32
4000d5a0:	e28ee020 	add	lr, lr, #32
4000d5a4:	e3520001 	cmp	r2, #1
4000d5a8:	e1a0ce13 	lsl	ip, r3, lr
4000d5ac:	238cc002 	orrcs	ip, ip, #2
4000d5b0:	e0900553 	adds	r0, r0, r3, asr r5
4000d5b4:	e0b11fc3 	adcs	r1, r1, r3, asr #31
4000d5b8:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d5bc:	5a000002 	bpl	4000d5cc <__adddf3+0xf0>
4000d5c0:	e27cc000 	rsbs	ip, ip, #0
4000d5c4:	e2f00000 	rscs	r0, r0, #0
4000d5c8:	e2e11000 	rsc	r1, r1, #0
4000d5cc:	e3510601 	cmp	r1, #1048576	; 0x100000
4000d5d0:	3a00000f 	bcc	4000d614 <__adddf3+0x138>
4000d5d4:	e3510602 	cmp	r1, #2097152	; 0x200000
4000d5d8:	3a000006 	bcc	4000d5f8 <__adddf3+0x11c>
4000d5dc:	e1b010a1 	lsrs	r1, r1, #1
4000d5e0:	e1b00060 	rrxs	r0, r0
4000d5e4:	e1a0c06c 	rrx	ip, ip
4000d5e8:	e2844001 	add	r4, r4, #1
4000d5ec:	e1a02a84 	lsl	r2, r4, #21
4000d5f0:	e3720501 	cmn	r2, #4194304	; 0x400000
4000d5f4:	2a00006b 	bcs	4000d7a8 <__adddf3+0x2cc>
4000d5f8:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
4000d5fc:	01b0c0a0 	lsrseq	ip, r0, #1
4000d600:	e2b00000 	adcs	r0, r0, #0
4000d604:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d608:	e1811005 	orr	r1, r1, r5
4000d60c:	e8bd4030 	pop	{r4, r5, lr}
4000d610:	e12fff1e 	bx	lr
4000d614:	e1b0c08c 	lsls	ip, ip, #1
4000d618:	e0b00000 	adcs	r0, r0, r0
4000d61c:	e0a11001 	adc	r1, r1, r1
4000d620:	e3110601 	tst	r1, #1048576	; 0x100000
4000d624:	e2444001 	sub	r4, r4, #1
4000d628:	1afffff2 	bne	4000d5f8 <__adddf3+0x11c>
4000d62c:	e3310000 	teq	r1, #0
4000d630:	13a03014 	movne	r3, #20
4000d634:	03a03034 	moveq	r3, #52	; 0x34
4000d638:	01a01000 	moveq	r1, r0
4000d63c:	03a00000 	moveq	r0, #0
4000d640:	e1a02001 	mov	r2, r1
4000d644:	e3520801 	cmp	r2, #65536	; 0x10000
4000d648:	21a02822 	lsrcs	r2, r2, #16
4000d64c:	22433010 	subcs	r3, r3, #16
4000d650:	e3520c01 	cmp	r2, #256	; 0x100
4000d654:	21a02422 	lsrcs	r2, r2, #8
4000d658:	22433008 	subcs	r3, r3, #8
4000d65c:	e3520010 	cmp	r2, #16
4000d660:	21a02222 	lsrcs	r2, r2, #4
4000d664:	22433004 	subcs	r3, r3, #4
4000d668:	e3520004 	cmp	r2, #4
4000d66c:	22433002 	subcs	r3, r3, #2
4000d670:	304330a2 	subcc	r3, r3, r2, lsr #1
4000d674:	e04331a2 	sub	r3, r3, r2, lsr #3
4000d678:	e2532020 	subs	r2, r3, #32
4000d67c:	aa000007 	bge	4000d6a0 <__adddf3+0x1c4>
4000d680:	e292200c 	adds	r2, r2, #12
4000d684:	da000004 	ble	4000d69c <__adddf3+0x1c0>
4000d688:	e282c014 	add	ip, r2, #20
4000d68c:	e262200c 	rsb	r2, r2, #12
4000d690:	e1a00c11 	lsl	r0, r1, ip
4000d694:	e1a01231 	lsr	r1, r1, r2
4000d698:	ea000004 	b	4000d6b0 <__adddf3+0x1d4>
4000d69c:	e2822014 	add	r2, r2, #20
4000d6a0:	d262c020 	rsble	ip, r2, #32
4000d6a4:	e1a01211 	lsl	r1, r1, r2
4000d6a8:	d1811c30 	orrle	r1, r1, r0, lsr ip
4000d6ac:	d1a00210 	lslle	r0, r0, r2
4000d6b0:	e0544003 	subs	r4, r4, r3
4000d6b4:	a0811a04 	addge	r1, r1, r4, lsl #20
4000d6b8:	a1811005 	orrge	r1, r1, r5
4000d6bc:	a8bd4030 	popge	{r4, r5, lr}
4000d6c0:	a12fff1e 	bxge	lr
4000d6c4:	e1e04004 	mvn	r4, r4
4000d6c8:	e254401f 	subs	r4, r4, #31
4000d6cc:	aa00000f 	bge	4000d710 <__adddf3+0x234>
4000d6d0:	e294400c 	adds	r4, r4, #12
4000d6d4:	ca000006 	bgt	4000d6f4 <__adddf3+0x218>
4000d6d8:	e2844014 	add	r4, r4, #20
4000d6dc:	e2642020 	rsb	r2, r4, #32
4000d6e0:	e1a00430 	lsr	r0, r0, r4
4000d6e4:	e1800211 	orr	r0, r0, r1, lsl r2
4000d6e8:	e1851431 	orr	r1, r5, r1, lsr r4
4000d6ec:	e8bd4030 	pop	{r4, r5, lr}
4000d6f0:	e12fff1e 	bx	lr
4000d6f4:	e264400c 	rsb	r4, r4, #12
4000d6f8:	e2642020 	rsb	r2, r4, #32
4000d6fc:	e1a00230 	lsr	r0, r0, r2
4000d700:	e1800411 	orr	r0, r0, r1, lsl r4
4000d704:	e1a01005 	mov	r1, r5
4000d708:	e8bd4030 	pop	{r4, r5, lr}
4000d70c:	e12fff1e 	bx	lr
4000d710:	e1a00431 	lsr	r0, r1, r4
4000d714:	e1a01005 	mov	r1, r5
4000d718:	e8bd4030 	pop	{r4, r5, lr}
4000d71c:	e12fff1e 	bx	lr
4000d720:	e3340000 	teq	r4, #0
4000d724:	e2233601 	eor	r3, r3, #1048576	; 0x100000
4000d728:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
4000d72c:	02844001 	addeq	r4, r4, #1
4000d730:	12455001 	subne	r5, r5, #1
4000d734:	eaffff8f 	b	4000d578 <__adddf3+0x9c>
4000d738:	e1f0cac4 	mvns	ip, r4, asr #21
4000d73c:	11f0cac5 	mvnsne	ip, r5, asr #21
4000d740:	0a00001d 	beq	4000d7bc <__adddf3+0x2e0>
4000d744:	e1340005 	teq	r4, r5
4000d748:	01300002 	teqeq	r0, r2
4000d74c:	0a000004 	beq	4000d764 <__adddf3+0x288>
4000d750:	e194c000 	orrs	ip, r4, r0
4000d754:	01a01003 	moveq	r1, r3
4000d758:	01a00002 	moveq	r0, r2
4000d75c:	e8bd4030 	pop	{r4, r5, lr}
4000d760:	e12fff1e 	bx	lr
4000d764:	e1310003 	teq	r1, r3
4000d768:	13a01000 	movne	r1, #0
4000d76c:	13a00000 	movne	r0, #0
4000d770:	18bd4030 	popne	{r4, r5, lr}
4000d774:	112fff1e 	bxne	lr
4000d778:	e1b0caa4 	lsrs	ip, r4, #21
4000d77c:	1a000004 	bne	4000d794 <__adddf3+0x2b8>
4000d780:	e1b00080 	lsls	r0, r0, #1
4000d784:	e0b11001 	adcs	r1, r1, r1
4000d788:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
4000d78c:	e8bd4030 	pop	{r4, r5, lr}
4000d790:	e12fff1e 	bx	lr
4000d794:	e2944501 	adds	r4, r4, #4194304	; 0x400000
4000d798:	32811601 	addcc	r1, r1, #1048576	; 0x100000
4000d79c:	38bd4030 	popcc	{r4, r5, lr}
4000d7a0:	312fff1e 	bxcc	lr
4000d7a4:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d7a8:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
4000d7ac:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000d7b0:	e3a00000 	mov	r0, #0
4000d7b4:	e8bd4030 	pop	{r4, r5, lr}
4000d7b8:	e12fff1e 	bx	lr
4000d7bc:	e1f0cac4 	mvns	ip, r4, asr #21
4000d7c0:	11a01003 	movne	r1, r3
4000d7c4:	11a00002 	movne	r0, r2
4000d7c8:	01f0cac5 	mvnseq	ip, r5, asr #21
4000d7cc:	11a03001 	movne	r3, r1
4000d7d0:	11a02000 	movne	r2, r0
4000d7d4:	e1904601 	orrs	r4, r0, r1, lsl #12
4000d7d8:	01925603 	orrseq	r5, r2, r3, lsl #12
4000d7dc:	01310003 	teqeq	r1, r3
4000d7e0:	13811702 	orrne	r1, r1, #524288	; 0x80000
4000d7e4:	e8bd4030 	pop	{r4, r5, lr}
4000d7e8:	e12fff1e 	bx	lr

4000d7ec <__aeabi_ui2d>:
4000d7ec:	e3300000 	teq	r0, #0
4000d7f0:	03a01000 	moveq	r1, #0
4000d7f4:	012fff1e 	bxeq	lr
4000d7f8:	e92d4030 	push	{r4, r5, lr}
4000d7fc:	e3a04b01 	mov	r4, #1024	; 0x400
4000d800:	e2844032 	add	r4, r4, #50	; 0x32
4000d804:	e3a05000 	mov	r5, #0
4000d808:	e3a01000 	mov	r1, #0
4000d80c:	eaffff86 	b	4000d62c <__adddf3+0x150>

4000d810 <__aeabi_i2d>:
4000d810:	e3300000 	teq	r0, #0
4000d814:	03a01000 	moveq	r1, #0
4000d818:	012fff1e 	bxeq	lr
4000d81c:	e92d4030 	push	{r4, r5, lr}
4000d820:	e3a04b01 	mov	r4, #1024	; 0x400
4000d824:	e2844032 	add	r4, r4, #50	; 0x32
4000d828:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
4000d82c:	42600000 	rsbmi	r0, r0, #0
4000d830:	e3a01000 	mov	r1, #0
4000d834:	eaffff7c 	b	4000d62c <__adddf3+0x150>

4000d838 <__aeabi_f2d>:
4000d838:	e1b02080 	lsls	r2, r0, #1
4000d83c:	e1a011c2 	asr	r1, r2, #3
4000d840:	e1a01061 	rrx	r1, r1
4000d844:	e1a00e02 	lsl	r0, r2, #28
4000d848:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
4000d84c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d850:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
4000d854:	112fff1e 	bxne	lr
4000d858:	e3320000 	teq	r2, #0
4000d85c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
4000d860:	012fff1e 	bxeq	lr
4000d864:	e92d4030 	push	{r4, r5, lr}
4000d868:	e3a04d0e 	mov	r4, #896	; 0x380
4000d86c:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
4000d870:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000d874:	eaffff6c 	b	4000d62c <__adddf3+0x150>

4000d878 <__aeabi_ul2d>:
4000d878:	e1902001 	orrs	r2, r0, r1
4000d87c:	012fff1e 	bxeq	lr
4000d880:	e92d4030 	push	{r4, r5, lr}
4000d884:	e3a05000 	mov	r5, #0
4000d888:	ea000006 	b	4000d8a8 <__aeabi_l2d+0x1c>

4000d88c <__aeabi_l2d>:
4000d88c:	e1902001 	orrs	r2, r0, r1
4000d890:	012fff1e 	bxeq	lr
4000d894:	e92d4030 	push	{r4, r5, lr}
4000d898:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
4000d89c:	5a000001 	bpl	4000d8a8 <__aeabi_l2d+0x1c>
4000d8a0:	e2700000 	rsbs	r0, r0, #0
4000d8a4:	e2e11000 	rsc	r1, r1, #0
4000d8a8:	e3a04b01 	mov	r4, #1024	; 0x400
4000d8ac:	e2844032 	add	r4, r4, #50	; 0x32
4000d8b0:	e1b0cb21 	lsrs	ip, r1, #22
4000d8b4:	0affff44 	beq	4000d5cc <__adddf3+0xf0>
4000d8b8:	e3a02003 	mov	r2, #3
4000d8bc:	e1b0c1ac 	lsrs	ip, ip, #3
4000d8c0:	12822003 	addne	r2, r2, #3
4000d8c4:	e1b0c1ac 	lsrs	ip, ip, #3
4000d8c8:	12822003 	addne	r2, r2, #3
4000d8cc:	e08221ac 	add	r2, r2, ip, lsr #3
4000d8d0:	e2623020 	rsb	r3, r2, #32
4000d8d4:	e1a0c310 	lsl	ip, r0, r3
4000d8d8:	e1a00230 	lsr	r0, r0, r2
4000d8dc:	e1800311 	orr	r0, r0, r1, lsl r3
4000d8e0:	e1a01231 	lsr	r1, r1, r2
4000d8e4:	e0844002 	add	r4, r4, r2
4000d8e8:	eaffff37 	b	4000d5cc <__adddf3+0xf0>

4000d8ec <__aeabi_dmul>:
4000d8ec:	e92d4070 	push	{r4, r5, r6, lr}
4000d8f0:	e3a0c0ff 	mov	ip, #255	; 0xff
4000d8f4:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000d8f8:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000d8fc:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000d900:	1134000c 	teqne	r4, ip
4000d904:	1135000c 	teqne	r5, ip
4000d908:	0b000075 	bleq	4000dae4 <__aeabi_dmul+0x1f8>
4000d90c:	e0844005 	add	r4, r4, r5
4000d910:	e0216003 	eor	r6, r1, r3
4000d914:	e1c11a8c 	bic	r1, r1, ip, lsl #21
4000d918:	e1c33a8c 	bic	r3, r3, ip, lsl #21
4000d91c:	e1905601 	orrs	r5, r0, r1, lsl #12
4000d920:	11925603 	orrsne	r5, r2, r3, lsl #12
4000d924:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d928:	e3833601 	orr	r3, r3, #1048576	; 0x100000
4000d92c:	0a00001d 	beq	4000d9a8 <__aeabi_dmul+0xbc>
4000d930:	e08ec290 	umull	ip, lr, r0, r2
4000d934:	e3a05000 	mov	r5, #0
4000d938:	e0a5e291 	umlal	lr, r5, r1, r2
4000d93c:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
4000d940:	e0a5e390 	umlal	lr, r5, r0, r3
4000d944:	e3a06000 	mov	r6, #0
4000d948:	e0a65391 	umlal	r5, r6, r1, r3
4000d94c:	e33c0000 	teq	ip, #0
4000d950:	138ee001 	orrne	lr, lr, #1
4000d954:	e24440ff 	sub	r4, r4, #255	; 0xff
4000d958:	e3560c02 	cmp	r6, #512	; 0x200
4000d95c:	e2c44c03 	sbc	r4, r4, #768	; 0x300
4000d960:	2a000002 	bcs	4000d970 <__aeabi_dmul+0x84>
4000d964:	e1b0e08e 	lsls	lr, lr, #1
4000d968:	e0b55005 	adcs	r5, r5, r5
4000d96c:	e0a66006 	adc	r6, r6, r6
4000d970:	e1821586 	orr	r1, r2, r6, lsl #11
4000d974:	e1811aa5 	orr	r1, r1, r5, lsr #21
4000d978:	e1a00585 	lsl	r0, r5, #11
4000d97c:	e1800aae 	orr	r0, r0, lr, lsr #21
4000d980:	e1a0e58e 	lsl	lr, lr, #11
4000d984:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000d988:	835c0c07 	cmphi	ip, #1792	; 0x700
4000d98c:	8a000011 	bhi	4000d9d8 <__aeabi_dmul+0xec>
4000d990:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
4000d994:	01b0e0a0 	lsrseq	lr, r0, #1
4000d998:	e2b00000 	adcs	r0, r0, #0
4000d99c:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000d9a0:	e8bd4070 	pop	{r4, r5, r6, lr}
4000d9a4:	e12fff1e 	bx	lr
4000d9a8:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
4000d9ac:	e1861001 	orr	r1, r6, r1
4000d9b0:	e1800002 	orr	r0, r0, r2
4000d9b4:	e0211003 	eor	r1, r1, r3
4000d9b8:	e05440ac 	subs	r4, r4, ip, lsr #1
4000d9bc:	c074500c 	rsbsgt	r5, r4, ip
4000d9c0:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000d9c4:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000d9c8:	c12fff1e 	bxgt	lr
4000d9cc:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000d9d0:	e3a0e000 	mov	lr, #0
4000d9d4:	e2544001 	subs	r4, r4, #1
4000d9d8:	ca00005d 	bgt	4000db54 <__aeabi_dmul+0x268>
4000d9dc:	e3740036 	cmn	r4, #54	; 0x36
4000d9e0:	d3a00000 	movle	r0, #0
4000d9e4:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
4000d9e8:	d8bd4070 	pople	{r4, r5, r6, lr}
4000d9ec:	d12fff1e 	bxle	lr
4000d9f0:	e2644000 	rsb	r4, r4, #0
4000d9f4:	e2544020 	subs	r4, r4, #32
4000d9f8:	aa00001a 	bge	4000da68 <__aeabi_dmul+0x17c>
4000d9fc:	e294400c 	adds	r4, r4, #12
4000da00:	ca00000c 	bgt	4000da38 <__aeabi_dmul+0x14c>
4000da04:	e2844014 	add	r4, r4, #20
4000da08:	e2645020 	rsb	r5, r4, #32
4000da0c:	e1a03510 	lsl	r3, r0, r5
4000da10:	e1a00430 	lsr	r0, r0, r4
4000da14:	e1800511 	orr	r0, r0, r1, lsl r5
4000da18:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
4000da1c:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
4000da20:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000da24:	e0a21431 	adc	r1, r2, r1, lsr r4
4000da28:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000da2c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000da30:	e8bd4070 	pop	{r4, r5, r6, lr}
4000da34:	e12fff1e 	bx	lr
4000da38:	e264400c 	rsb	r4, r4, #12
4000da3c:	e2645020 	rsb	r5, r4, #32
4000da40:	e1a03410 	lsl	r3, r0, r4
4000da44:	e1a00530 	lsr	r0, r0, r5
4000da48:	e1800411 	orr	r0, r0, r1, lsl r4
4000da4c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000da50:	e0900fa3 	adds	r0, r0, r3, lsr #31
4000da54:	e2a11000 	adc	r1, r1, #0
4000da58:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000da5c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000da60:	e8bd4070 	pop	{r4, r5, r6, lr}
4000da64:	e12fff1e 	bx	lr
4000da68:	e2645020 	rsb	r5, r4, #32
4000da6c:	e18ee510 	orr	lr, lr, r0, lsl r5
4000da70:	e1a03430 	lsr	r3, r0, r4
4000da74:	e1833511 	orr	r3, r3, r1, lsl r5
4000da78:	e1a00431 	lsr	r0, r1, r4
4000da7c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000da80:	e1c00431 	bic	r0, r0, r1, lsr r4
4000da84:	e0800fa3 	add	r0, r0, r3, lsr #31
4000da88:	e19ee083 	orrs	lr, lr, r3, lsl #1
4000da8c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
4000da90:	e8bd4070 	pop	{r4, r5, r6, lr}
4000da94:	e12fff1e 	bx	lr
4000da98:	e3340000 	teq	r4, #0
4000da9c:	1a000008 	bne	4000dac4 <__aeabi_dmul+0x1d8>
4000daa0:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
4000daa4:	e1b00080 	lsls	r0, r0, #1
4000daa8:	e0a11001 	adc	r1, r1, r1
4000daac:	e3110601 	tst	r1, #1048576	; 0x100000
4000dab0:	02444001 	subeq	r4, r4, #1
4000dab4:	0afffffa 	beq	4000daa4 <__aeabi_dmul+0x1b8>
4000dab8:	e1811006 	orr	r1, r1, r6
4000dabc:	e3350000 	teq	r5, #0
4000dac0:	112fff1e 	bxne	lr
4000dac4:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
4000dac8:	e1b02082 	lsls	r2, r2, #1
4000dacc:	e0a33003 	adc	r3, r3, r3
4000dad0:	e3130601 	tst	r3, #1048576	; 0x100000
4000dad4:	02455001 	subeq	r5, r5, #1
4000dad8:	0afffffa 	beq	4000dac8 <__aeabi_dmul+0x1dc>
4000dadc:	e1833006 	orr	r3, r3, r6
4000dae0:	e12fff1e 	bx	lr
4000dae4:	e134000c 	teq	r4, ip
4000dae8:	e00c5a23 	and	r5, ip, r3, lsr #20
4000daec:	1135000c 	teqne	r5, ip
4000daf0:	0a000007 	beq	4000db14 <__aeabi_dmul+0x228>
4000daf4:	e1906081 	orrs	r6, r0, r1, lsl #1
4000daf8:	11926083 	orrsne	r6, r2, r3, lsl #1
4000dafc:	1affffe5 	bne	4000da98 <__aeabi_dmul+0x1ac>
4000db00:	e0211003 	eor	r1, r1, r3
4000db04:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000db08:	e3a00000 	mov	r0, #0
4000db0c:	e8bd4070 	pop	{r4, r5, r6, lr}
4000db10:	e12fff1e 	bx	lr
4000db14:	e1906081 	orrs	r6, r0, r1, lsl #1
4000db18:	01a00002 	moveq	r0, r2
4000db1c:	01a01003 	moveq	r1, r3
4000db20:	11926083 	orrsne	r6, r2, r3, lsl #1
4000db24:	0a000010 	beq	4000db6c <__aeabi_dmul+0x280>
4000db28:	e134000c 	teq	r4, ip
4000db2c:	1a000001 	bne	4000db38 <__aeabi_dmul+0x24c>
4000db30:	e1906601 	orrs	r6, r0, r1, lsl #12
4000db34:	1a00000c 	bne	4000db6c <__aeabi_dmul+0x280>
4000db38:	e135000c 	teq	r5, ip
4000db3c:	1a000003 	bne	4000db50 <__aeabi_dmul+0x264>
4000db40:	e1926603 	orrs	r6, r2, r3, lsl #12
4000db44:	11a00002 	movne	r0, r2
4000db48:	11a01003 	movne	r1, r3
4000db4c:	1a000006 	bne	4000db6c <__aeabi_dmul+0x280>
4000db50:	e0211003 	eor	r1, r1, r3
4000db54:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
4000db58:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000db5c:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
4000db60:	e3a00000 	mov	r0, #0
4000db64:	e8bd4070 	pop	{r4, r5, r6, lr}
4000db68:	e12fff1e 	bx	lr
4000db6c:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
4000db70:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
4000db74:	e8bd4070 	pop	{r4, r5, r6, lr}
4000db78:	e12fff1e 	bx	lr

4000db7c <__aeabi_ddiv>:
4000db7c:	e92d4070 	push	{r4, r5, r6, lr}
4000db80:	e3a0c0ff 	mov	ip, #255	; 0xff
4000db84:	e38ccc07 	orr	ip, ip, #1792	; 0x700
4000db88:	e01c4a21 	ands	r4, ip, r1, lsr #20
4000db8c:	101c5a23 	andsne	r5, ip, r3, lsr #20
4000db90:	1134000c 	teqne	r4, ip
4000db94:	1135000c 	teqne	r5, ip
4000db98:	0b00005e 	bleq	4000dd18 <__aeabi_ddiv+0x19c>
4000db9c:	e0444005 	sub	r4, r4, r5
4000dba0:	e021e003 	eor	lr, r1, r3
4000dba4:	e1925603 	orrs	r5, r2, r3, lsl #12
4000dba8:	e1a01601 	lsl	r1, r1, #12
4000dbac:	0a00004c 	beq	4000dce4 <__aeabi_ddiv+0x168>
4000dbb0:	e1a03603 	lsl	r3, r3, #12
4000dbb4:	e3a05201 	mov	r5, #268435456	; 0x10000000
4000dbb8:	e1853223 	orr	r3, r5, r3, lsr #4
4000dbbc:	e1833c22 	orr	r3, r3, r2, lsr #24
4000dbc0:	e1a02402 	lsl	r2, r2, #8
4000dbc4:	e1855221 	orr	r5, r5, r1, lsr #4
4000dbc8:	e1855c20 	orr	r5, r5, r0, lsr #24
4000dbcc:	e1a06400 	lsl	r6, r0, #8
4000dbd0:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
4000dbd4:	e1550003 	cmp	r5, r3
4000dbd8:	01560002 	cmpeq	r6, r2
4000dbdc:	e2a440fd 	adc	r4, r4, #253	; 0xfd
4000dbe0:	e2844c03 	add	r4, r4, #768	; 0x300
4000dbe4:	2a000001 	bcs	4000dbf0 <__aeabi_ddiv+0x74>
4000dbe8:	e1b030a3 	lsrs	r3, r3, #1
4000dbec:	e1a02062 	rrx	r2, r2
4000dbf0:	e0566002 	subs	r6, r6, r2
4000dbf4:	e0c55003 	sbc	r5, r5, r3
4000dbf8:	e1b030a3 	lsrs	r3, r3, #1
4000dbfc:	e1a02062 	rrx	r2, r2
4000dc00:	e3a00601 	mov	r0, #1048576	; 0x100000
4000dc04:	e3a0c702 	mov	ip, #524288	; 0x80000
4000dc08:	e056e002 	subs	lr, r6, r2
4000dc0c:	e0d5e003 	sbcs	lr, r5, r3
4000dc10:	20466002 	subcs	r6, r6, r2
4000dc14:	21a0500e 	movcs	r5, lr
4000dc18:	2180000c 	orrcs	r0, r0, ip
4000dc1c:	e1b030a3 	lsrs	r3, r3, #1
4000dc20:	e1a02062 	rrx	r2, r2
4000dc24:	e056e002 	subs	lr, r6, r2
4000dc28:	e0d5e003 	sbcs	lr, r5, r3
4000dc2c:	20466002 	subcs	r6, r6, r2
4000dc30:	21a0500e 	movcs	r5, lr
4000dc34:	218000ac 	orrcs	r0, r0, ip, lsr #1
4000dc38:	e1b030a3 	lsrs	r3, r3, #1
4000dc3c:	e1a02062 	rrx	r2, r2
4000dc40:	e056e002 	subs	lr, r6, r2
4000dc44:	e0d5e003 	sbcs	lr, r5, r3
4000dc48:	20466002 	subcs	r6, r6, r2
4000dc4c:	21a0500e 	movcs	r5, lr
4000dc50:	2180012c 	orrcs	r0, r0, ip, lsr #2
4000dc54:	e1b030a3 	lsrs	r3, r3, #1
4000dc58:	e1a02062 	rrx	r2, r2
4000dc5c:	e056e002 	subs	lr, r6, r2
4000dc60:	e0d5e003 	sbcs	lr, r5, r3
4000dc64:	20466002 	subcs	r6, r6, r2
4000dc68:	21a0500e 	movcs	r5, lr
4000dc6c:	218001ac 	orrcs	r0, r0, ip, lsr #3
4000dc70:	e195e006 	orrs	lr, r5, r6
4000dc74:	0a00000d 	beq	4000dcb0 <__aeabi_ddiv+0x134>
4000dc78:	e1a05205 	lsl	r5, r5, #4
4000dc7c:	e1855e26 	orr	r5, r5, r6, lsr #28
4000dc80:	e1a06206 	lsl	r6, r6, #4
4000dc84:	e1a03183 	lsl	r3, r3, #3
4000dc88:	e1833ea2 	orr	r3, r3, r2, lsr #29
4000dc8c:	e1a02182 	lsl	r2, r2, #3
4000dc90:	e1b0c22c 	lsrs	ip, ip, #4
4000dc94:	1affffdb 	bne	4000dc08 <__aeabi_ddiv+0x8c>
4000dc98:	e3110601 	tst	r1, #1048576	; 0x100000
4000dc9c:	1a000006 	bne	4000dcbc <__aeabi_ddiv+0x140>
4000dca0:	e1811000 	orr	r1, r1, r0
4000dca4:	e3a00000 	mov	r0, #0
4000dca8:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
4000dcac:	eaffffd5 	b	4000dc08 <__aeabi_ddiv+0x8c>
4000dcb0:	e3110601 	tst	r1, #1048576	; 0x100000
4000dcb4:	01811000 	orreq	r1, r1, r0
4000dcb8:	03a00000 	moveq	r0, #0
4000dcbc:	e254c0fd 	subs	ip, r4, #253	; 0xfd
4000dcc0:	835c0c07 	cmphi	ip, #1792	; 0x700
4000dcc4:	8affff43 	bhi	4000d9d8 <__aeabi_dmul+0xec>
4000dcc8:	e055c003 	subs	ip, r5, r3
4000dccc:	0056c002 	subseq	ip, r6, r2
4000dcd0:	01b0c0a0 	lsrseq	ip, r0, #1
4000dcd4:	e2b00000 	adcs	r0, r0, #0
4000dcd8:	e0a11a04 	adc	r1, r1, r4, lsl #20
4000dcdc:	e8bd4070 	pop	{r4, r5, r6, lr}
4000dce0:	e12fff1e 	bx	lr
4000dce4:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
4000dce8:	e18e1621 	orr	r1, lr, r1, lsr #12
4000dcec:	e09440ac 	adds	r4, r4, ip, lsr #1
4000dcf0:	c074500c 	rsbsgt	r5, r4, ip
4000dcf4:	c1811a04 	orrgt	r1, r1, r4, lsl #20
4000dcf8:	c8bd4070 	popgt	{r4, r5, r6, lr}
4000dcfc:	c12fff1e 	bxgt	lr
4000dd00:	e3811601 	orr	r1, r1, #1048576	; 0x100000
4000dd04:	e3a0e000 	mov	lr, #0
4000dd08:	e2544001 	subs	r4, r4, #1
4000dd0c:	eaffff31 	b	4000d9d8 <__aeabi_dmul+0xec>
4000dd10:	e185e006 	orr	lr, r5, r6
4000dd14:	eaffff2f 	b	4000d9d8 <__aeabi_dmul+0xec>
4000dd18:	e00c5a23 	and	r5, ip, r3, lsr #20
4000dd1c:	e134000c 	teq	r4, ip
4000dd20:	0135000c 	teqeq	r5, ip
4000dd24:	0affff90 	beq	4000db6c <__aeabi_dmul+0x280>
4000dd28:	e134000c 	teq	r4, ip
4000dd2c:	1a000006 	bne	4000dd4c <__aeabi_ddiv+0x1d0>
4000dd30:	e1904601 	orrs	r4, r0, r1, lsl #12
4000dd34:	1affff8c 	bne	4000db6c <__aeabi_dmul+0x280>
4000dd38:	e135000c 	teq	r5, ip
4000dd3c:	1affff83 	bne	4000db50 <__aeabi_dmul+0x264>
4000dd40:	e1a00002 	mov	r0, r2
4000dd44:	e1a01003 	mov	r1, r3
4000dd48:	eaffff87 	b	4000db6c <__aeabi_dmul+0x280>
4000dd4c:	e135000c 	teq	r5, ip
4000dd50:	1a000004 	bne	4000dd68 <__aeabi_ddiv+0x1ec>
4000dd54:	e1925603 	orrs	r5, r2, r3, lsl #12
4000dd58:	0affff68 	beq	4000db00 <__aeabi_dmul+0x214>
4000dd5c:	e1a00002 	mov	r0, r2
4000dd60:	e1a01003 	mov	r1, r3
4000dd64:	eaffff80 	b	4000db6c <__aeabi_dmul+0x280>
4000dd68:	e1906081 	orrs	r6, r0, r1, lsl #1
4000dd6c:	11926083 	orrsne	r6, r2, r3, lsl #1
4000dd70:	1affff48 	bne	4000da98 <__aeabi_dmul+0x1ac>
4000dd74:	e1904081 	orrs	r4, r0, r1, lsl #1
4000dd78:	1affff74 	bne	4000db50 <__aeabi_dmul+0x264>
4000dd7c:	e1925083 	orrs	r5, r2, r3, lsl #1
4000dd80:	1affff5e 	bne	4000db00 <__aeabi_dmul+0x214>
4000dd84:	eaffff78 	b	4000db6c <__aeabi_dmul+0x280>

4000dd88 <__gedf2>:
4000dd88:	e3e0c000 	mvn	ip, #0
4000dd8c:	ea000002 	b	4000dd9c <__cmpdf2+0x4>

4000dd90 <__ledf2>:
4000dd90:	e3a0c001 	mov	ip, #1
4000dd94:	ea000000 	b	4000dd9c <__cmpdf2+0x4>

4000dd98 <__cmpdf2>:
4000dd98:	e3a0c001 	mov	ip, #1
4000dd9c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
4000dda0:	e1a0c081 	lsl	ip, r1, #1
4000dda4:	e1f0cacc 	mvns	ip, ip, asr #21
4000dda8:	e1a0c083 	lsl	ip, r3, #1
4000ddac:	11f0cacc 	mvnsne	ip, ip, asr #21
4000ddb0:	0a00000e 	beq	4000ddf0 <__cmpdf2+0x58>
4000ddb4:	e28dd004 	add	sp, sp, #4
4000ddb8:	e190c081 	orrs	ip, r0, r1, lsl #1
4000ddbc:	0192c083 	orrseq	ip, r2, r3, lsl #1
4000ddc0:	11310003 	teqne	r1, r3
4000ddc4:	01300002 	teqeq	r0, r2
4000ddc8:	03a00000 	moveq	r0, #0
4000ddcc:	012fff1e 	bxeq	lr
4000ddd0:	e3700000 	cmn	r0, #0
4000ddd4:	e1310003 	teq	r1, r3
4000ddd8:	51510003 	cmppl	r1, r3
4000dddc:	01500002 	cmpeq	r0, r2
4000dde0:	21a00fc3 	asrcs	r0, r3, #31
4000dde4:	31e00fc3 	mvncc	r0, r3, asr #31
4000dde8:	e3800001 	orr	r0, r0, #1
4000ddec:	e12fff1e 	bx	lr
4000ddf0:	e1a0c081 	lsl	ip, r1, #1
4000ddf4:	e1f0cacc 	mvns	ip, ip, asr #21
4000ddf8:	1a000001 	bne	4000de04 <__cmpdf2+0x6c>
4000ddfc:	e190c601 	orrs	ip, r0, r1, lsl #12
4000de00:	1a000004 	bne	4000de18 <__cmpdf2+0x80>
4000de04:	e1a0c083 	lsl	ip, r3, #1
4000de08:	e1f0cacc 	mvns	ip, ip, asr #21
4000de0c:	1affffe8 	bne	4000ddb4 <__cmpdf2+0x1c>
4000de10:	e192c603 	orrs	ip, r2, r3, lsl #12
4000de14:	0affffe6 	beq	4000ddb4 <__cmpdf2+0x1c>
4000de18:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
4000de1c:	e12fff1e 	bx	lr

4000de20 <__aeabi_cdrcmple>:
4000de20:	e1a0c000 	mov	ip, r0
4000de24:	e1a00002 	mov	r0, r2
4000de28:	e1a0200c 	mov	r2, ip
4000de2c:	e1a0c001 	mov	ip, r1
4000de30:	e1a01003 	mov	r1, r3
4000de34:	e1a0300c 	mov	r3, ip
4000de38:	eaffffff 	b	4000de3c <__aeabi_cdcmpeq>

4000de3c <__aeabi_cdcmpeq>:
4000de3c:	e92d4001 	push	{r0, lr}
4000de40:	ebffffd4 	bl	4000dd98 <__cmpdf2>
4000de44:	e3500000 	cmp	r0, #0
4000de48:	43700000 	cmnmi	r0, #0
4000de4c:	e8bd4001 	pop	{r0, lr}
4000de50:	e12fff1e 	bx	lr

4000de54 <__aeabi_dcmpeq>:
4000de54:	e52de008 	str	lr, [sp, #-8]!
4000de58:	ebfffff7 	bl	4000de3c <__aeabi_cdcmpeq>
4000de5c:	03a00001 	moveq	r0, #1
4000de60:	13a00000 	movne	r0, #0
4000de64:	e49de008 	ldr	lr, [sp], #8
4000de68:	e12fff1e 	bx	lr

4000de6c <__aeabi_dcmplt>:
4000de6c:	e52de008 	str	lr, [sp, #-8]!
4000de70:	ebfffff1 	bl	4000de3c <__aeabi_cdcmpeq>
4000de74:	33a00001 	movcc	r0, #1
4000de78:	23a00000 	movcs	r0, #0
4000de7c:	e49de008 	ldr	lr, [sp], #8
4000de80:	e12fff1e 	bx	lr

4000de84 <__aeabi_dcmple>:
4000de84:	e52de008 	str	lr, [sp, #-8]!
4000de88:	ebffffeb 	bl	4000de3c <__aeabi_cdcmpeq>
4000de8c:	93a00001 	movls	r0, #1
4000de90:	83a00000 	movhi	r0, #0
4000de94:	e49de008 	ldr	lr, [sp], #8
4000de98:	e12fff1e 	bx	lr

4000de9c <__aeabi_dcmpge>:
4000de9c:	e52de008 	str	lr, [sp, #-8]!
4000dea0:	ebffffde 	bl	4000de20 <__aeabi_cdrcmple>
4000dea4:	93a00001 	movls	r0, #1
4000dea8:	83a00000 	movhi	r0, #0
4000deac:	e49de008 	ldr	lr, [sp], #8
4000deb0:	e12fff1e 	bx	lr

4000deb4 <__aeabi_dcmpgt>:
4000deb4:	e52de008 	str	lr, [sp, #-8]!
4000deb8:	ebffffd8 	bl	4000de20 <__aeabi_cdrcmple>
4000debc:	33a00001 	movcc	r0, #1
4000dec0:	23a00000 	movcs	r0, #0
4000dec4:	e49de008 	ldr	lr, [sp], #8
4000dec8:	e12fff1e 	bx	lr

4000decc <__aeabi_d2iz>:
4000decc:	e1a02081 	lsl	r2, r1, #1
4000ded0:	e2922602 	adds	r2, r2, #2097152	; 0x200000
4000ded4:	2a00000c 	bcs	4000df0c <__aeabi_d2iz+0x40>
4000ded8:	5a000009 	bpl	4000df04 <__aeabi_d2iz+0x38>
4000dedc:	e3e03e3e 	mvn	r3, #992	; 0x3e0
4000dee0:	e0532ac2 	subs	r2, r3, r2, asr #21
4000dee4:	9a00000a 	bls	4000df14 <__aeabi_d2iz+0x48>
4000dee8:	e1a03581 	lsl	r3, r1, #11
4000deec:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
4000def0:	e1833aa0 	orr	r3, r3, r0, lsr #21
4000def4:	e3110102 	tst	r1, #-2147483648	; 0x80000000
4000def8:	e1a00233 	lsr	r0, r3, r2
4000defc:	12600000 	rsbne	r0, r0, #0
4000df00:	e12fff1e 	bx	lr
4000df04:	e3a00000 	mov	r0, #0
4000df08:	e12fff1e 	bx	lr
4000df0c:	e1900601 	orrs	r0, r0, r1, lsl #12
4000df10:	1a000002 	bne	4000df20 <__aeabi_d2iz+0x54>
4000df14:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
4000df18:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
4000df1c:	e12fff1e 	bx	lr
4000df20:	e3a00000 	mov	r0, #0
4000df24:	e12fff1e 	bx	lr

4000df28 <__aeabi_uldivmod>:
4000df28:	e3530000 	cmp	r3, #0
4000df2c:	03520000 	cmpeq	r2, #0
4000df30:	1a000004 	bne	4000df48 <__aeabi_uldivmod+0x20>
4000df34:	e3510000 	cmp	r1, #0
4000df38:	03500000 	cmpeq	r0, #0
4000df3c:	13e01000 	mvnne	r1, #0
4000df40:	13e00000 	mvnne	r0, #0
4000df44:	eafffd60 	b	4000d4cc <__aeabi_idiv0>
4000df48:	e24dd008 	sub	sp, sp, #8
4000df4c:	e92d6000 	push	{sp, lr}
4000df50:	eb000014 	bl	4000dfa8 <__gnu_uldivmod_helper>
4000df54:	e59de004 	ldr	lr, [sp, #4]
4000df58:	e28dd008 	add	sp, sp, #8
4000df5c:	e8bd000c 	pop	{r2, r3}
4000df60:	e12fff1e 	bx	lr

4000df64 <__gnu_ldivmod_helper>:
4000df64:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
4000df68:	e59d9020 	ldr	r9, [sp, #32]
4000df6c:	e1a08002 	mov	r8, r2
4000df70:	e1a0a003 	mov	sl, r3
4000df74:	e1a06000 	mov	r6, r0
4000df78:	e1a07001 	mov	r7, r1
4000df7c:	eb000019 	bl	4000dfe8 <__divdi3>
4000df80:	e0030198 	mul	r3, r8, r1
4000df84:	e1a02000 	mov	r2, r0
4000df88:	e0854098 	umull	r4, r5, r8, r0
4000df8c:	e022329a 	mla	r2, sl, r2, r3
4000df90:	e0825005 	add	r5, r2, r5
4000df94:	e0564004 	subs	r4, r6, r4
4000df98:	e0c75005 	sbc	r5, r7, r5
4000df9c:	e8890030 	stm	r9, {r4, r5}
4000dfa0:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
4000dfa4:	e12fff1e 	bx	lr

4000dfa8 <__gnu_uldivmod_helper>:
4000dfa8:	e92d43f8 	push	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dfac:	e59d9020 	ldr	r9, [sp, #32]
4000dfb0:	e1a06000 	mov	r6, r0
4000dfb4:	e1a07001 	mov	r7, r1
4000dfb8:	e1a08002 	mov	r8, r2
4000dfbc:	e1a04003 	mov	r4, r3
4000dfc0:	eb00013c 	bl	4000e4b8 <__udivdi3>
4000dfc4:	e0030490 	mul	r3, r0, r4
4000dfc8:	e0854890 	umull	r4, r5, r0, r8
4000dfcc:	e0283891 	mla	r8, r1, r8, r3
4000dfd0:	e0885005 	add	r5, r8, r5
4000dfd4:	e0564004 	subs	r4, r6, r4
4000dfd8:	e0c75005 	sbc	r5, r7, r5
4000dfdc:	e8890030 	stm	r9, {r4, r5}
4000dfe0:	e8bd43f8 	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
4000dfe4:	e12fff1e 	bx	lr

4000dfe8 <__divdi3>:
4000dfe8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dfec:	e2704000 	rsbs	r4, r0, #0
4000dff0:	e2e15000 	rsc	r5, r1, #0
4000dff4:	e3510000 	cmp	r1, #0
4000dff8:	e3e06000 	mvn	r6, #0
4000dffc:	a1a04000 	movge	r4, r0
4000e000:	a1a05001 	movge	r5, r1
4000e004:	a3a06000 	movge	r6, #0
4000e008:	e3530000 	cmp	r3, #0
4000e00c:	e24dd014 	sub	sp, sp, #20
4000e010:	ba000098 	blt	4000e278 <__divdi3+0x290>
4000e014:	e3530000 	cmp	r3, #0
4000e018:	e1a0c004 	mov	ip, r4
4000e01c:	e1a0b005 	mov	fp, r5
4000e020:	e1a0a002 	mov	sl, r2
4000e024:	e1a01003 	mov	r1, r3
4000e028:	e1a08002 	mov	r8, r2
4000e02c:	e1a07004 	mov	r7, r4
4000e030:	e1a09005 	mov	r9, r5
4000e034:	1a000040 	bne	4000e13c <__divdi3+0x154>
4000e038:	e1520005 	cmp	r2, r5
4000e03c:	9a000052 	bls	4000e18c <__divdi3+0x1a4>
4000e040:	e1a00002 	mov	r0, r2
4000e044:	eb000237 	bl	4000e928 <__clzsi2>
4000e048:	e3500000 	cmp	r0, #0
4000e04c:	12603020 	rsbne	r3, r0, #32
4000e050:	11a03334 	lsrne	r3, r4, r3
4000e054:	11a0801a 	lslne	r8, sl, r0
4000e058:	11839015 	orrne	r9, r3, r5, lsl r0
4000e05c:	11a07014 	lslne	r7, r4, r0
4000e060:	e1a04828 	lsr	r4, r8, #16
4000e064:	e1a01004 	mov	r1, r4
4000e068:	e1a00009 	mov	r0, r9
4000e06c:	ebfffcd1 	bl	4000d3b8 <__aeabi_uidiv>
4000e070:	e1a01004 	mov	r1, r4
4000e074:	e1a0b000 	mov	fp, r0
4000e078:	e1a00009 	mov	r0, r9
4000e07c:	ebfffd0a 	bl	4000d4ac <__aeabi_uidivmod>
4000e080:	e1a0a808 	lsl	sl, r8, #16
4000e084:	e1a0a82a 	lsr	sl, sl, #16
4000e088:	e0000b9a 	mul	r0, sl, fp
4000e08c:	e1a02827 	lsr	r2, r7, #16
4000e090:	e1821801 	orr	r1, r2, r1, lsl #16
4000e094:	e1500001 	cmp	r0, r1
4000e098:	9a000007 	bls	4000e0bc <__divdi3+0xd4>
4000e09c:	e0911008 	adds	r1, r1, r8
4000e0a0:	e24b3001 	sub	r3, fp, #1
4000e0a4:	2a000003 	bcs	4000e0b8 <__divdi3+0xd0>
4000e0a8:	e1500001 	cmp	r0, r1
4000e0ac:	824bb002 	subhi	fp, fp, #2
4000e0b0:	80811008 	addhi	r1, r1, r8
4000e0b4:	8a000000 	bhi	4000e0bc <__divdi3+0xd4>
4000e0b8:	e1a0b003 	mov	fp, r3
4000e0bc:	e0609001 	rsb	r9, r0, r1
4000e0c0:	e1a00009 	mov	r0, r9
4000e0c4:	e1a01004 	mov	r1, r4
4000e0c8:	ebfffcba 	bl	4000d3b8 <__aeabi_uidiv>
4000e0cc:	e1a01004 	mov	r1, r4
4000e0d0:	e1a05000 	mov	r5, r0
4000e0d4:	e1a00009 	mov	r0, r9
4000e0d8:	ebfffcf3 	bl	4000d4ac <__aeabi_uidivmod>
4000e0dc:	e00a0a95 	mul	sl, r5, sl
4000e0e0:	e1a07807 	lsl	r7, r7, #16
4000e0e4:	e1a07827 	lsr	r7, r7, #16
4000e0e8:	e1871801 	orr	r1, r7, r1, lsl #16
4000e0ec:	e15a0001 	cmp	sl, r1
4000e0f0:	9a000006 	bls	4000e110 <__divdi3+0x128>
4000e0f4:	e0918008 	adds	r8, r1, r8
4000e0f8:	e2453001 	sub	r3, r5, #1
4000e0fc:	2a000002 	bcs	4000e10c <__divdi3+0x124>
4000e100:	e15a0008 	cmp	sl, r8
4000e104:	82455002 	subhi	r5, r5, #2
4000e108:	8a000000 	bhi	4000e110 <__divdi3+0x128>
4000e10c:	e1a05003 	mov	r5, r3
4000e110:	e185380b 	orr	r3, r5, fp, lsl #16
4000e114:	e3a04000 	mov	r4, #0
4000e118:	e3560000 	cmp	r6, #0
4000e11c:	e1a00003 	mov	r0, r3
4000e120:	e1a01004 	mov	r1, r4
4000e124:	0a000001 	beq	4000e130 <__divdi3+0x148>
4000e128:	e2700000 	rsbs	r0, r0, #0
4000e12c:	e2e11000 	rsc	r1, r1, #0
4000e130:	e28dd014 	add	sp, sp, #20
4000e134:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e138:	e12fff1e 	bx	lr
4000e13c:	e1530005 	cmp	r3, r5
4000e140:	83a04000 	movhi	r4, #0
4000e144:	81a03004 	movhi	r3, r4
4000e148:	8afffff2 	bhi	4000e118 <__divdi3+0x130>
4000e14c:	e1a00003 	mov	r0, r3
4000e150:	e58d100c 	str	r1, [sp, #12]
4000e154:	e58dc008 	str	ip, [sp, #8]
4000e158:	eb0001f2 	bl	4000e928 <__clzsi2>
4000e15c:	e2505000 	subs	r5, r0, #0
4000e160:	e59d100c 	ldr	r1, [sp, #12]
4000e164:	e59dc008 	ldr	ip, [sp, #8]
4000e168:	1a00007f 	bne	4000e36c <__divdi3+0x384>
4000e16c:	e151000b 	cmp	r1, fp
4000e170:	215a000c 	cmpcs	sl, ip
4000e174:	83a04000 	movhi	r4, #0
4000e178:	93a04001 	movls	r4, #1
4000e17c:	93a03001 	movls	r3, #1
4000e180:	91a04005 	movls	r4, r5
4000e184:	81a03004 	movhi	r3, r4
4000e188:	eaffffe2 	b	4000e118 <__divdi3+0x130>
4000e18c:	e3520000 	cmp	r2, #0
4000e190:	1a000003 	bne	4000e1a4 <__divdi3+0x1bc>
4000e194:	e1a01002 	mov	r1, r2
4000e198:	e3a00001 	mov	r0, #1
4000e19c:	ebfffc85 	bl	4000d3b8 <__aeabi_uidiv>
4000e1a0:	e1a08000 	mov	r8, r0
4000e1a4:	e1a00008 	mov	r0, r8
4000e1a8:	eb0001de 	bl	4000e928 <__clzsi2>
4000e1ac:	e2503000 	subs	r3, r0, #0
4000e1b0:	1a000034 	bne	4000e288 <__divdi3+0x2a0>
4000e1b4:	e1a0a808 	lsl	sl, r8, #16
4000e1b8:	e0689009 	rsb	r9, r8, r9
4000e1bc:	e1a0a82a 	lsr	sl, sl, #16
4000e1c0:	e1a05828 	lsr	r5, r8, #16
4000e1c4:	e3a04001 	mov	r4, #1
4000e1c8:	e1a01005 	mov	r1, r5
4000e1cc:	e1a00009 	mov	r0, r9
4000e1d0:	ebfffc78 	bl	4000d3b8 <__aeabi_uidiv>
4000e1d4:	e1a01005 	mov	r1, r5
4000e1d8:	e1a0b000 	mov	fp, r0
4000e1dc:	e1a00009 	mov	r0, r9
4000e1e0:	ebfffcb1 	bl	4000d4ac <__aeabi_uidivmod>
4000e1e4:	e0000b9a 	mul	r0, sl, fp
4000e1e8:	e1a02827 	lsr	r2, r7, #16
4000e1ec:	e1821801 	orr	r1, r2, r1, lsl #16
4000e1f0:	e1500001 	cmp	r0, r1
4000e1f4:	9a000006 	bls	4000e214 <__divdi3+0x22c>
4000e1f8:	e0911008 	adds	r1, r1, r8
4000e1fc:	e24b3001 	sub	r3, fp, #1
4000e200:	2a0000a4 	bcs	4000e498 <__divdi3+0x4b0>
4000e204:	e1500001 	cmp	r0, r1
4000e208:	824bb002 	subhi	fp, fp, #2
4000e20c:	80811008 	addhi	r1, r1, r8
4000e210:	9a0000a0 	bls	4000e498 <__divdi3+0x4b0>
4000e214:	e0602001 	rsb	r2, r0, r1
4000e218:	e1a00002 	mov	r0, r2
4000e21c:	e1a01005 	mov	r1, r5
4000e220:	e58d200c 	str	r2, [sp, #12]
4000e224:	ebfffc63 	bl	4000d3b8 <__aeabi_uidiv>
4000e228:	e59d200c 	ldr	r2, [sp, #12]
4000e22c:	e1a09000 	mov	r9, r0
4000e230:	e1a01005 	mov	r1, r5
4000e234:	e1a00002 	mov	r0, r2
4000e238:	ebfffc9b 	bl	4000d4ac <__aeabi_uidivmod>
4000e23c:	e00a0a99 	mul	sl, r9, sl
4000e240:	e1a07807 	lsl	r7, r7, #16
4000e244:	e1a07827 	lsr	r7, r7, #16
4000e248:	e1871801 	orr	r1, r7, r1, lsl #16
4000e24c:	e15a0001 	cmp	sl, r1
4000e250:	9a000006 	bls	4000e270 <__divdi3+0x288>
4000e254:	e0918008 	adds	r8, r1, r8
4000e258:	e2493001 	sub	r3, r9, #1
4000e25c:	2a000002 	bcs	4000e26c <__divdi3+0x284>
4000e260:	e15a0008 	cmp	sl, r8
4000e264:	82499002 	subhi	r9, r9, #2
4000e268:	8a000000 	bhi	4000e270 <__divdi3+0x288>
4000e26c:	e1a09003 	mov	r9, r3
4000e270:	e189380b 	orr	r3, r9, fp, lsl #16
4000e274:	eaffffa7 	b	4000e118 <__divdi3+0x130>
4000e278:	e1e06006 	mvn	r6, r6
4000e27c:	e2722000 	rsbs	r2, r2, #0
4000e280:	e2e33000 	rsc	r3, r3, #0
4000e284:	eaffff62 	b	4000e014 <__divdi3+0x2c>
4000e288:	e1a08318 	lsl	r8, r8, r3
4000e28c:	e263b020 	rsb	fp, r3, #32
4000e290:	e1a04b39 	lsr	r4, r9, fp
4000e294:	e1a0bb37 	lsr	fp, r7, fp
4000e298:	e1a05828 	lsr	r5, r8, #16
4000e29c:	e1a01005 	mov	r1, r5
4000e2a0:	e1a00004 	mov	r0, r4
4000e2a4:	e18bb319 	orr	fp, fp, r9, lsl r3
4000e2a8:	e1a07317 	lsl	r7, r7, r3
4000e2ac:	ebfffc41 	bl	4000d3b8 <__aeabi_uidiv>
4000e2b0:	e1a01005 	mov	r1, r5
4000e2b4:	e1a03000 	mov	r3, r0
4000e2b8:	e1a00004 	mov	r0, r4
4000e2bc:	e58d3004 	str	r3, [sp, #4]
4000e2c0:	ebfffc79 	bl	4000d4ac <__aeabi_uidivmod>
4000e2c4:	e1a0a808 	lsl	sl, r8, #16
4000e2c8:	e59d3004 	ldr	r3, [sp, #4]
4000e2cc:	e1a0a82a 	lsr	sl, sl, #16
4000e2d0:	e000039a 	mul	r0, sl, r3
4000e2d4:	e1a0282b 	lsr	r2, fp, #16
4000e2d8:	e1821801 	orr	r1, r2, r1, lsl #16
4000e2dc:	e1500001 	cmp	r0, r1
4000e2e0:	9a000006 	bls	4000e300 <__divdi3+0x318>
4000e2e4:	e0911008 	adds	r1, r1, r8
4000e2e8:	e2432001 	sub	r2, r3, #1
4000e2ec:	2a00006f 	bcs	4000e4b0 <__divdi3+0x4c8>
4000e2f0:	e1500001 	cmp	r0, r1
4000e2f4:	82433002 	subhi	r3, r3, #2
4000e2f8:	80811008 	addhi	r1, r1, r8
4000e2fc:	9a00006b 	bls	4000e4b0 <__divdi3+0x4c8>
4000e300:	e0609001 	rsb	r9, r0, r1
4000e304:	e1a00009 	mov	r0, r9
4000e308:	e1a01005 	mov	r1, r5
4000e30c:	e58d3004 	str	r3, [sp, #4]
4000e310:	ebfffc28 	bl	4000d3b8 <__aeabi_uidiv>
4000e314:	e1a01005 	mov	r1, r5
4000e318:	e1a04000 	mov	r4, r0
4000e31c:	e1a00009 	mov	r0, r9
4000e320:	ebfffc61 	bl	4000d4ac <__aeabi_uidivmod>
4000e324:	e009049a 	mul	r9, sl, r4
4000e328:	e1a0b80b 	lsl	fp, fp, #16
4000e32c:	e1a0b82b 	lsr	fp, fp, #16
4000e330:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e334:	e1590001 	cmp	r9, r1
4000e338:	e59d3004 	ldr	r3, [sp, #4]
4000e33c:	9a000007 	bls	4000e360 <__divdi3+0x378>
4000e340:	e0911008 	adds	r1, r1, r8
4000e344:	e2442001 	sub	r2, r4, #1
4000e348:	2a000003 	bcs	4000e35c <__divdi3+0x374>
4000e34c:	e1590001 	cmp	r9, r1
4000e350:	82444002 	subhi	r4, r4, #2
4000e354:	80811008 	addhi	r1, r1, r8
4000e358:	8a000000 	bhi	4000e360 <__divdi3+0x378>
4000e35c:	e1a04002 	mov	r4, r2
4000e360:	e0699001 	rsb	r9, r9, r1
4000e364:	e1844803 	orr	r4, r4, r3, lsl #16
4000e368:	eaffff96 	b	4000e1c8 <__divdi3+0x1e0>
4000e36c:	e2653020 	rsb	r3, r5, #32
4000e370:	e1a0833a 	lsr	r8, sl, r3
4000e374:	e1888511 	orr	r8, r8, r1, lsl r5
4000e378:	e1a0233b 	lsr	r2, fp, r3
4000e37c:	e1a03337 	lsr	r3, r7, r3
4000e380:	e1a09828 	lsr	r9, r8, #16
4000e384:	e1a01009 	mov	r1, r9
4000e388:	e1a00002 	mov	r0, r2
4000e38c:	e183b51b 	orr	fp, r3, fp, lsl r5
4000e390:	e58d200c 	str	r2, [sp, #12]
4000e394:	ebfffc07 	bl	4000d3b8 <__aeabi_uidiv>
4000e398:	e59d200c 	ldr	r2, [sp, #12]
4000e39c:	e1a03000 	mov	r3, r0
4000e3a0:	e1a01009 	mov	r1, r9
4000e3a4:	e1a00002 	mov	r0, r2
4000e3a8:	e58d3004 	str	r3, [sp, #4]
4000e3ac:	ebfffc3e 	bl	4000d4ac <__aeabi_uidivmod>
4000e3b0:	e1a04808 	lsl	r4, r8, #16
4000e3b4:	e59d3004 	ldr	r3, [sp, #4]
4000e3b8:	e1a04824 	lsr	r4, r4, #16
4000e3bc:	e0000394 	mul	r0, r4, r3
4000e3c0:	e1a0282b 	lsr	r2, fp, #16
4000e3c4:	e1821801 	orr	r1, r2, r1, lsl #16
4000e3c8:	e1500001 	cmp	r0, r1
4000e3cc:	e1a0a51a 	lsl	sl, sl, r5
4000e3d0:	9a000006 	bls	4000e3f0 <__divdi3+0x408>
4000e3d4:	e0911008 	adds	r1, r1, r8
4000e3d8:	e2432001 	sub	r2, r3, #1
4000e3dc:	2a000031 	bcs	4000e4a8 <__divdi3+0x4c0>
4000e3e0:	e1500001 	cmp	r0, r1
4000e3e4:	82433002 	subhi	r3, r3, #2
4000e3e8:	80811008 	addhi	r1, r1, r8
4000e3ec:	9a00002d 	bls	4000e4a8 <__divdi3+0x4c0>
4000e3f0:	e060c001 	rsb	ip, r0, r1
4000e3f4:	e1a0000c 	mov	r0, ip
4000e3f8:	e1a01009 	mov	r1, r9
4000e3fc:	e98d1008 	stmib	sp, {r3, ip}
4000e400:	ebfffbec 	bl	4000d3b8 <__aeabi_uidiv>
4000e404:	e59dc008 	ldr	ip, [sp, #8]
4000e408:	e1a02000 	mov	r2, r0
4000e40c:	e1a01009 	mov	r1, r9
4000e410:	e1a0000c 	mov	r0, ip
4000e414:	e58d200c 	str	r2, [sp, #12]
4000e418:	ebfffc23 	bl	4000d4ac <__aeabi_uidivmod>
4000e41c:	e59d200c 	ldr	r2, [sp, #12]
4000e420:	e0040492 	mul	r4, r2, r4
4000e424:	e1a0b80b 	lsl	fp, fp, #16
4000e428:	e1a0c82b 	lsr	ip, fp, #16
4000e42c:	e18cc801 	orr	ip, ip, r1, lsl #16
4000e430:	e154000c 	cmp	r4, ip
4000e434:	e59d3004 	ldr	r3, [sp, #4]
4000e438:	9a000006 	bls	4000e458 <__divdi3+0x470>
4000e43c:	e09cc008 	adds	ip, ip, r8
4000e440:	e2421001 	sub	r1, r2, #1
4000e444:	2a000015 	bcs	4000e4a0 <__divdi3+0x4b8>
4000e448:	e154000c 	cmp	r4, ip
4000e44c:	82422002 	subhi	r2, r2, #2
4000e450:	808cc008 	addhi	ip, ip, r8
4000e454:	9a000011 	bls	4000e4a0 <__divdi3+0x4b8>
4000e458:	e1821803 	orr	r1, r2, r3, lsl #16
4000e45c:	e0832a91 	umull	r2, r3, r1, sl
4000e460:	e064400c 	rsb	r4, r4, ip
4000e464:	e1540003 	cmp	r4, r3
4000e468:	3a000007 	bcc	4000e48c <__divdi3+0x4a4>
4000e46c:	13a04000 	movne	r4, #0
4000e470:	03a04001 	moveq	r4, #1
4000e474:	e1520517 	cmp	r2, r7, lsl r5
4000e478:	93a04000 	movls	r4, #0
4000e47c:	82044001 	andhi	r4, r4, #1
4000e480:	e3540000 	cmp	r4, #0
4000e484:	01a03001 	moveq	r3, r1
4000e488:	0affff22 	beq	4000e118 <__divdi3+0x130>
4000e48c:	e2413001 	sub	r3, r1, #1
4000e490:	e3a04000 	mov	r4, #0
4000e494:	eaffff1f 	b	4000e118 <__divdi3+0x130>
4000e498:	e1a0b003 	mov	fp, r3
4000e49c:	eaffff5c 	b	4000e214 <__divdi3+0x22c>
4000e4a0:	e1a02001 	mov	r2, r1
4000e4a4:	eaffffeb 	b	4000e458 <__divdi3+0x470>
4000e4a8:	e1a03002 	mov	r3, r2
4000e4ac:	eaffffcf 	b	4000e3f0 <__divdi3+0x408>
4000e4b0:	e1a03002 	mov	r3, r2
4000e4b4:	eaffff91 	b	4000e300 <__divdi3+0x318>

4000e4b8 <__udivdi3>:
4000e4b8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e4bc:	e3530000 	cmp	r3, #0
4000e4c0:	e24dd00c 	sub	sp, sp, #12
4000e4c4:	e1a07003 	mov	r7, r3
4000e4c8:	e1a08000 	mov	r8, r0
4000e4cc:	e1a05001 	mov	r5, r1
4000e4d0:	e1a06002 	mov	r6, r2
4000e4d4:	e1a04002 	mov	r4, r2
4000e4d8:	e1a09000 	mov	r9, r0
4000e4dc:	e1a0a001 	mov	sl, r1
4000e4e0:	1a00003a 	bne	4000e5d0 <__udivdi3+0x118>
4000e4e4:	e1520001 	cmp	r2, r1
4000e4e8:	9a000048 	bls	4000e610 <__udivdi3+0x158>
4000e4ec:	e1a00002 	mov	r0, r2
4000e4f0:	eb00010c 	bl	4000e928 <__clzsi2>
4000e4f4:	e3500000 	cmp	r0, #0
4000e4f8:	1260a020 	rsbne	sl, r0, #32
4000e4fc:	11a0aa38 	lsrne	sl, r8, sl
4000e500:	11a04016 	lslne	r4, r6, r0
4000e504:	118aa015 	orrne	sl, sl, r5, lsl r0
4000e508:	e1a05824 	lsr	r5, r4, #16
4000e50c:	11a09018 	lslne	r9, r8, r0
4000e510:	e1a01005 	mov	r1, r5
4000e514:	e1a0000a 	mov	r0, sl
4000e518:	ebfffba6 	bl	4000d3b8 <__aeabi_uidiv>
4000e51c:	e1a01005 	mov	r1, r5
4000e520:	e1a07000 	mov	r7, r0
4000e524:	e1a0000a 	mov	r0, sl
4000e528:	ebfffbdf 	bl	4000d4ac <__aeabi_uidivmod>
4000e52c:	e1a08804 	lsl	r8, r4, #16
4000e530:	e1a08828 	lsr	r8, r8, #16
4000e534:	e0000798 	mul	r0, r8, r7
4000e538:	e1a03829 	lsr	r3, r9, #16
4000e53c:	e1831801 	orr	r1, r3, r1, lsl #16
4000e540:	e1500001 	cmp	r0, r1
4000e544:	9a000007 	bls	4000e568 <__udivdi3+0xb0>
4000e548:	e0911004 	adds	r1, r1, r4
4000e54c:	e2472001 	sub	r2, r7, #1
4000e550:	2a000003 	bcs	4000e564 <__udivdi3+0xac>
4000e554:	e1500001 	cmp	r0, r1
4000e558:	82477002 	subhi	r7, r7, #2
4000e55c:	80811004 	addhi	r1, r1, r4
4000e560:	8a000000 	bhi	4000e568 <__udivdi3+0xb0>
4000e564:	e1a07002 	mov	r7, r2
4000e568:	e060a001 	rsb	sl, r0, r1
4000e56c:	e1a0000a 	mov	r0, sl
4000e570:	e1a01005 	mov	r1, r5
4000e574:	ebfffb8f 	bl	4000d3b8 <__aeabi_uidiv>
4000e578:	e1a01005 	mov	r1, r5
4000e57c:	e1a06000 	mov	r6, r0
4000e580:	e1a0000a 	mov	r0, sl
4000e584:	ebfffbc8 	bl	4000d4ac <__aeabi_uidivmod>
4000e588:	e0080896 	mul	r8, r6, r8
4000e58c:	e1a09809 	lsl	r9, r9, #16
4000e590:	e1a09829 	lsr	r9, r9, #16
4000e594:	e1891801 	orr	r1, r9, r1, lsl #16
4000e598:	e1580001 	cmp	r8, r1
4000e59c:	9a000005 	bls	4000e5b8 <__udivdi3+0x100>
4000e5a0:	e0914004 	adds	r4, r1, r4
4000e5a4:	e2463001 	sub	r3, r6, #1
4000e5a8:	2a0000cc 	bcs	4000e8e0 <__udivdi3+0x428>
4000e5ac:	e1580004 	cmp	r8, r4
4000e5b0:	82466002 	subhi	r6, r6, #2
4000e5b4:	9a0000c9 	bls	4000e8e0 <__udivdi3+0x428>
4000e5b8:	e1860807 	orr	r0, r6, r7, lsl #16
4000e5bc:	e3a06000 	mov	r6, #0
4000e5c0:	e1a01006 	mov	r1, r6
4000e5c4:	e28dd00c 	add	sp, sp, #12
4000e5c8:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e5cc:	e12fff1e 	bx	lr
4000e5d0:	e1530001 	cmp	r3, r1
4000e5d4:	83a06000 	movhi	r6, #0
4000e5d8:	81a00006 	movhi	r0, r6
4000e5dc:	8afffff7 	bhi	4000e5c0 <__udivdi3+0x108>
4000e5e0:	e1a00003 	mov	r0, r3
4000e5e4:	eb0000cf 	bl	4000e928 <__clzsi2>
4000e5e8:	e2509000 	subs	r9, r0, #0
4000e5ec:	1a000042 	bne	4000e6fc <__udivdi3+0x244>
4000e5f0:	e1570005 	cmp	r7, r5
4000e5f4:	21560008 	cmpcs	r6, r8
4000e5f8:	83a06000 	movhi	r6, #0
4000e5fc:	93a06001 	movls	r6, #1
4000e600:	93a00001 	movls	r0, #1
4000e604:	91a06009 	movls	r6, r9
4000e608:	81a00006 	movhi	r0, r6
4000e60c:	eaffffeb 	b	4000e5c0 <__udivdi3+0x108>
4000e610:	e3520000 	cmp	r2, #0
4000e614:	1a000003 	bne	4000e628 <__udivdi3+0x170>
4000e618:	e1a01002 	mov	r1, r2
4000e61c:	e3a00001 	mov	r0, #1
4000e620:	ebfffb64 	bl	4000d3b8 <__aeabi_uidiv>
4000e624:	e1a04000 	mov	r4, r0
4000e628:	e1a00004 	mov	r0, r4
4000e62c:	eb0000bd 	bl	4000e928 <__clzsi2>
4000e630:	e2503000 	subs	r3, r0, #0
4000e634:	1a000074 	bne	4000e80c <__udivdi3+0x354>
4000e638:	e1a0a804 	lsl	sl, r4, #16
4000e63c:	e0645005 	rsb	r5, r4, r5
4000e640:	e1a0a82a 	lsr	sl, sl, #16
4000e644:	e1a07824 	lsr	r7, r4, #16
4000e648:	e3a06001 	mov	r6, #1
4000e64c:	e1a01007 	mov	r1, r7
4000e650:	e1a00005 	mov	r0, r5
4000e654:	ebfffb57 	bl	4000d3b8 <__aeabi_uidiv>
4000e658:	e1a01007 	mov	r1, r7
4000e65c:	e1a08000 	mov	r8, r0
4000e660:	e1a00005 	mov	r0, r5
4000e664:	ebfffb90 	bl	4000d4ac <__aeabi_uidivmod>
4000e668:	e000089a 	mul	r0, sl, r8
4000e66c:	e1a03829 	lsr	r3, r9, #16
4000e670:	e1831801 	orr	r1, r3, r1, lsl #16
4000e674:	e1500001 	cmp	r0, r1
4000e678:	9a000006 	bls	4000e698 <__udivdi3+0x1e0>
4000e67c:	e0911004 	adds	r1, r1, r4
4000e680:	e2482001 	sub	r2, r8, #1
4000e684:	2a000097 	bcs	4000e8e8 <__udivdi3+0x430>
4000e688:	e1500001 	cmp	r0, r1
4000e68c:	82488002 	subhi	r8, r8, #2
4000e690:	80811004 	addhi	r1, r1, r4
4000e694:	9a000093 	bls	4000e8e8 <__udivdi3+0x430>
4000e698:	e060b001 	rsb	fp, r0, r1
4000e69c:	e1a0000b 	mov	r0, fp
4000e6a0:	e1a01007 	mov	r1, r7
4000e6a4:	ebfffb43 	bl	4000d3b8 <__aeabi_uidiv>
4000e6a8:	e1a01007 	mov	r1, r7
4000e6ac:	e1a05000 	mov	r5, r0
4000e6b0:	e1a0000b 	mov	r0, fp
4000e6b4:	ebfffb7c 	bl	4000d4ac <__aeabi_uidivmod>
4000e6b8:	e00a0a95 	mul	sl, r5, sl
4000e6bc:	e1a09809 	lsl	r9, r9, #16
4000e6c0:	e1a09829 	lsr	r9, r9, #16
4000e6c4:	e1891801 	orr	r1, r9, r1, lsl #16
4000e6c8:	e15a0001 	cmp	sl, r1
4000e6cc:	9a000005 	bls	4000e6e8 <__udivdi3+0x230>
4000e6d0:	e0914004 	adds	r4, r1, r4
4000e6d4:	e2453001 	sub	r3, r5, #1
4000e6d8:	2a000084 	bcs	4000e8f0 <__udivdi3+0x438>
4000e6dc:	e15a0004 	cmp	sl, r4
4000e6e0:	82455002 	subhi	r5, r5, #2
4000e6e4:	9a000081 	bls	4000e8f0 <__udivdi3+0x438>
4000e6e8:	e1850808 	orr	r0, r5, r8, lsl #16
4000e6ec:	e1a01006 	mov	r1, r6
4000e6f0:	e28dd00c 	add	sp, sp, #12
4000e6f4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e6f8:	e12fff1e 	bx	lr
4000e6fc:	e2693020 	rsb	r3, r9, #32
4000e700:	e1a02336 	lsr	r2, r6, r3
4000e704:	e1827917 	orr	r7, r2, r7, lsl r9
4000e708:	e1a02335 	lsr	r2, r5, r3
4000e70c:	e1a03338 	lsr	r3, r8, r3
4000e710:	e1a04827 	lsr	r4, r7, #16
4000e714:	e1a01004 	mov	r1, r4
4000e718:	e1a00002 	mov	r0, r2
4000e71c:	e1835915 	orr	r5, r3, r5, lsl r9
4000e720:	e58d2004 	str	r2, [sp, #4]
4000e724:	ebfffb23 	bl	4000d3b8 <__aeabi_uidiv>
4000e728:	e59d2004 	ldr	r2, [sp, #4]
4000e72c:	e1a0b000 	mov	fp, r0
4000e730:	e1a01004 	mov	r1, r4
4000e734:	e1a00002 	mov	r0, r2
4000e738:	ebfffb5b 	bl	4000d4ac <__aeabi_uidivmod>
4000e73c:	e1a0a807 	lsl	sl, r7, #16
4000e740:	e1a0a82a 	lsr	sl, sl, #16
4000e744:	e0000b9a 	mul	r0, sl, fp
4000e748:	e1a03825 	lsr	r3, r5, #16
4000e74c:	e1831801 	orr	r1, r3, r1, lsl #16
4000e750:	e1500001 	cmp	r0, r1
4000e754:	e1a06916 	lsl	r6, r6, r9
4000e758:	9a000003 	bls	4000e76c <__udivdi3+0x2b4>
4000e75c:	e0911007 	adds	r1, r1, r7
4000e760:	e24b2001 	sub	r2, fp, #1
4000e764:	3a000068 	bcc	4000e90c <__udivdi3+0x454>
4000e768:	e1a0b002 	mov	fp, r2
4000e76c:	e0603001 	rsb	r3, r0, r1
4000e770:	e1a00003 	mov	r0, r3
4000e774:	e1a01004 	mov	r1, r4
4000e778:	e58d3004 	str	r3, [sp, #4]
4000e77c:	ebfffb0d 	bl	4000d3b8 <__aeabi_uidiv>
4000e780:	e59d3004 	ldr	r3, [sp, #4]
4000e784:	e1a02000 	mov	r2, r0
4000e788:	e1a01004 	mov	r1, r4
4000e78c:	e1a00003 	mov	r0, r3
4000e790:	e58d2004 	str	r2, [sp, #4]
4000e794:	ebfffb44 	bl	4000d4ac <__aeabi_uidivmod>
4000e798:	e59d2004 	ldr	r2, [sp, #4]
4000e79c:	e00a0a92 	mul	sl, r2, sl
4000e7a0:	e1a05805 	lsl	r5, r5, #16
4000e7a4:	e1a05825 	lsr	r5, r5, #16
4000e7a8:	e1851801 	orr	r1, r5, r1, lsl #16
4000e7ac:	e15a0001 	cmp	sl, r1
4000e7b0:	9a000003 	bls	4000e7c4 <__udivdi3+0x30c>
4000e7b4:	e0911007 	adds	r1, r1, r7
4000e7b8:	e2423001 	sub	r3, r2, #1
4000e7bc:	3a00004d 	bcc	4000e8f8 <__udivdi3+0x440>
4000e7c0:	e1a02003 	mov	r2, r3
4000e7c4:	e182080b 	orr	r0, r2, fp, lsl #16
4000e7c8:	e0854690 	umull	r4, r5, r0, r6
4000e7cc:	e06aa001 	rsb	sl, sl, r1
4000e7d0:	e15a0005 	cmp	sl, r5
4000e7d4:	3a000006 	bcc	4000e7f4 <__udivdi3+0x33c>
4000e7d8:	13a06000 	movne	r6, #0
4000e7dc:	03a06001 	moveq	r6, #1
4000e7e0:	e1540918 	cmp	r4, r8, lsl r9
4000e7e4:	93a06000 	movls	r6, #0
4000e7e8:	82066001 	andhi	r6, r6, #1
4000e7ec:	e3560000 	cmp	r6, #0
4000e7f0:	0affff72 	beq	4000e5c0 <__udivdi3+0x108>
4000e7f4:	e3a06000 	mov	r6, #0
4000e7f8:	e2400001 	sub	r0, r0, #1
4000e7fc:	e1a01006 	mov	r1, r6
4000e800:	e28dd00c 	add	sp, sp, #12
4000e804:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e808:	e12fff1e 	bx	lr
4000e80c:	e1a04314 	lsl	r4, r4, r3
4000e810:	e263b020 	rsb	fp, r3, #32
4000e814:	e1a06b35 	lsr	r6, r5, fp
4000e818:	e1a0bb38 	lsr	fp, r8, fp
4000e81c:	e1a07824 	lsr	r7, r4, #16
4000e820:	e1a01007 	mov	r1, r7
4000e824:	e1a00006 	mov	r0, r6
4000e828:	e1a09318 	lsl	r9, r8, r3
4000e82c:	e18bb315 	orr	fp, fp, r5, lsl r3
4000e830:	ebfffae0 	bl	4000d3b8 <__aeabi_uidiv>
4000e834:	e1a01007 	mov	r1, r7
4000e838:	e1a08000 	mov	r8, r0
4000e83c:	e1a00006 	mov	r0, r6
4000e840:	ebfffb19 	bl	4000d4ac <__aeabi_uidivmod>
4000e844:	e1a0a804 	lsl	sl, r4, #16
4000e848:	e1a0a82a 	lsr	sl, sl, #16
4000e84c:	e000089a 	mul	r0, sl, r8
4000e850:	e1a0382b 	lsr	r3, fp, #16
4000e854:	e1831801 	orr	r1, r3, r1, lsl #16
4000e858:	e1500001 	cmp	r0, r1
4000e85c:	9a000006 	bls	4000e87c <__udivdi3+0x3c4>
4000e860:	e0911004 	adds	r1, r1, r4
4000e864:	e2483001 	sub	r3, r8, #1
4000e868:	2a00002c 	bcs	4000e920 <__udivdi3+0x468>
4000e86c:	e1500001 	cmp	r0, r1
4000e870:	82488002 	subhi	r8, r8, #2
4000e874:	80811004 	addhi	r1, r1, r4
4000e878:	9a000028 	bls	4000e920 <__udivdi3+0x468>
4000e87c:	e0605001 	rsb	r5, r0, r1
4000e880:	e1a00005 	mov	r0, r5
4000e884:	e1a01007 	mov	r1, r7
4000e888:	ebfffaca 	bl	4000d3b8 <__aeabi_uidiv>
4000e88c:	e1a01007 	mov	r1, r7
4000e890:	e1a06000 	mov	r6, r0
4000e894:	e1a00005 	mov	r0, r5
4000e898:	ebfffb03 	bl	4000d4ac <__aeabi_uidivmod>
4000e89c:	e005069a 	mul	r5, sl, r6
4000e8a0:	e1a0b80b 	lsl	fp, fp, #16
4000e8a4:	e1a0b82b 	lsr	fp, fp, #16
4000e8a8:	e18b1801 	orr	r1, fp, r1, lsl #16
4000e8ac:	e1550001 	cmp	r5, r1
4000e8b0:	9a000007 	bls	4000e8d4 <__udivdi3+0x41c>
4000e8b4:	e0911004 	adds	r1, r1, r4
4000e8b8:	e2463001 	sub	r3, r6, #1
4000e8bc:	2a000003 	bcs	4000e8d0 <__udivdi3+0x418>
4000e8c0:	e1550001 	cmp	r5, r1
4000e8c4:	82466002 	subhi	r6, r6, #2
4000e8c8:	80811004 	addhi	r1, r1, r4
4000e8cc:	8a000000 	bhi	4000e8d4 <__udivdi3+0x41c>
4000e8d0:	e1a06003 	mov	r6, r3
4000e8d4:	e0655001 	rsb	r5, r5, r1
4000e8d8:	e1866808 	orr	r6, r6, r8, lsl #16
4000e8dc:	eaffff5a 	b	4000e64c <__udivdi3+0x194>
4000e8e0:	e1a06003 	mov	r6, r3
4000e8e4:	eaffff33 	b	4000e5b8 <__udivdi3+0x100>
4000e8e8:	e1a08002 	mov	r8, r2
4000e8ec:	eaffff69 	b	4000e698 <__udivdi3+0x1e0>
4000e8f0:	e1a05003 	mov	r5, r3
4000e8f4:	eaffff7b 	b	4000e6e8 <__udivdi3+0x230>
4000e8f8:	e15a0001 	cmp	sl, r1
4000e8fc:	82422002 	subhi	r2, r2, #2
4000e900:	80811007 	addhi	r1, r1, r7
4000e904:	8affffae 	bhi	4000e7c4 <__udivdi3+0x30c>
4000e908:	eaffffac 	b	4000e7c0 <__udivdi3+0x308>
4000e90c:	e1500001 	cmp	r0, r1
4000e910:	824bb002 	subhi	fp, fp, #2
4000e914:	80811007 	addhi	r1, r1, r7
4000e918:	8affff93 	bhi	4000e76c <__udivdi3+0x2b4>
4000e91c:	eaffff91 	b	4000e768 <__udivdi3+0x2b0>
4000e920:	e1a08003 	mov	r8, r3
4000e924:	eaffffd4 	b	4000e87c <__udivdi3+0x3c4>

4000e928 <__clzsi2>:
4000e928:	e3a0101c 	mov	r1, #28
4000e92c:	e3500801 	cmp	r0, #65536	; 0x10000
4000e930:	21a00820 	lsrcs	r0, r0, #16
4000e934:	22411010 	subcs	r1, r1, #16
4000e938:	e3500c01 	cmp	r0, #256	; 0x100
4000e93c:	21a00420 	lsrcs	r0, r0, #8
4000e940:	22411008 	subcs	r1, r1, #8
4000e944:	e3500010 	cmp	r0, #16
4000e948:	21a00220 	lsrcs	r0, r0, #4
4000e94c:	22411004 	subcs	r1, r1, #4
4000e950:	e28f2008 	add	r2, pc, #8
4000e954:	e7d20000 	ldrb	r0, [r2, r0]
4000e958:	e0800001 	add	r0, r0, r1
4000e95c:	e12fff1e 	bx	lr
4000e960:	02020304 	andeq	r0, r2, #4, 6	; 0x10000000
4000e964:	01010101 	tsteq	r1, r1, lsl #2
	...

Disassembly of section .rodata:

4000e970 <__RO_BASE__>:
4000e970:	10204080 	eorne	r4, r0, r0, lsl #1
4000e974:	01020408 	tsteq	r2, r8, lsl #8

4000e978 <HanTable>:
4000e978:	32d931d9 	sbcscc	r3, r9, #1073741878	; 0x40000036
4000e97c:	34d933d9 	ldrbcc	r3, [r9], #985	; 0x3d9
4000e980:	36d935d9 			; <UNDEFINED> instruction: 0x36d935d9
4000e984:	38d937d9 	ldmcc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000e988:	3ad939d9 	bcc	3f65d0f4 <GPM4DAT+0x2e65ce10>
4000e98c:	3cd93bd9 	fldmiaxcc	r9, {d19-d126}	;@ Deprecated
4000e990:	3ed93dd9 	mrccc	13, 6, r3, cr9, cr9, {6}
4000e994:	40d93fd9 	ldrsbmi	r3, [r9], #249	; 0xf9
4000e998:	42d941d9 	sbcsmi	r4, r9, #1073741878	; 0x40000036
4000e99c:	44d943d9 	ldrbmi	r4, [r9], #985	; 0x3d9
4000e9a0:	46d945d9 			; <UNDEFINED> instruction: 0x46d945d9
4000e9a4:	48d947d9 	ldmmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr}^
4000e9a8:	4ad949d9 	bmi	3f661114 <GPM4DAT+0x2e660e30>
4000e9ac:	4cd94bd9 	fldmiaxmi	r9, {d20-d127}	;@ Deprecated
4000e9b0:	4ed94dd9 	mrcmi	13, 6, r4, cr9, cr9, {6}
4000e9b4:	50d94fd9 	ldrsbpl	r4, [r9], #249	; 0xf9
4000e9b8:	52d951d9 	sbcspl	r5, r9, #1073741878	; 0x40000036
4000e9bc:	54d953d9 	ldrbpl	r5, [r9], #985	; 0x3d9
4000e9c0:	56d955d9 			; <UNDEFINED> instruction: 0x56d955d9
4000e9c4:	58d957d9 	ldmpl	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000e9c8:	5ad959d9 	bpl	3f665134 <GPM4DAT+0x2e664e50>
4000e9cc:	5cd95bd9 	fldmiaxpl	r9, {d21-d128}	;@ Deprecated
4000e9d0:	5ed95dd9 	mrcpl	13, 6, r5, cr9, cr9, {6}
4000e9d4:	60d95fd9 	ldrsbvs	r5, [r9], #249	; 0xf9
4000e9d8:	62d961d9 	sbcsvs	r6, r9, #1073741878	; 0x40000036
4000e9dc:	64d963d9 	ldrbvs	r6, [r9], #985	; 0x3d9
4000e9e0:	66d965d9 			; <UNDEFINED> instruction: 0x66d965d9
4000e9e4:	68d967d9 	ldmvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000e9e8:	6ad969d9 	bvs	3f669154 <GPM4DAT+0x2e668e70>
4000e9ec:	6cd96bd9 	fldmiaxvs	r9, {d22-d129}	;@ Deprecated
4000e9f0:	6ed96dd9 	mrcvs	13, 6, r6, cr9, cr9, {6}
4000e9f4:	70d96fd9 	ldrsbvc	r6, [r9], #249	; 0xf9
4000e9f8:	72d971d9 	sbcsvc	r7, r9, #1073741878	; 0x40000036
4000e9fc:	74d973d9 	ldrbvc	r7, [r9], #985	; 0x3d9
4000ea00:	76d975d9 			; <UNDEFINED> instruction: 0x76d975d9
4000ea04:	78d977d9 	ldmvc	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ea08:	7ad979d9 	bvc	3f66d174 <GPM4DAT+0x2e66ce90>
4000ea0c:	7cd97bd9 	fldmiaxvc	r9, {d23-d130}	;@ Deprecated
4000ea10:	7ed97dd9 	mrcvc	13, 6, r7, cr9, cr9, {6}
4000ea14:	92d991d9 	sbcsls	r9, r9, #1073741878	; 0x40000036
4000ea18:	94d993d9 	ldrbls	r9, [r9], #985	; 0x3d9
4000ea1c:	96d995d9 			; <UNDEFINED> instruction: 0x96d995d9
4000ea20:	98d997d9 	ldmls	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ea24:	9ad999d9 	bls	3f675190 <GPM4DAT+0x2e674eac>
4000ea28:	9cd99bd9 	fldmiaxls	r9, {d25-d132}	;@ Deprecated
4000ea2c:	9ed99dd9 	mrcls	13, 6, r9, cr9, cr9, {6}
4000ea30:	a0d99fd9 	ldrsbge	r9, [r9], #249	; 0xf9
4000ea34:	a2d9a1d9 	sbcsge	sl, r9, #1073741878	; 0x40000036
4000ea38:	a4d9a3d9 	ldrbge	sl, [r9], #985	; 0x3d9
4000ea3c:	a6d9a5d9 			; <UNDEFINED> instruction: 0xa6d9a5d9
4000ea40:	a8d9a7d9 	ldmge	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ea44:	aad9a9d9 	bge	3f6791b0 <GPM4DAT+0x2e678ecc>
4000ea48:	acd9abd9 	fldmiaxge	r9, {d26-d133}	;@ Deprecated
4000ea4c:	aed9add9 	mrcge	13, 6, sl, cr9, cr9, {6}
4000ea50:	b0d9afd9 	ldrsblt	sl, [r9], #249	; 0xf9
4000ea54:	b2d9b1d9 	sbcslt	fp, r9, #1073741878	; 0x40000036
4000ea58:	b4d9b3d9 	ldrblt	fp, [r9], #985	; 0x3d9
4000ea5c:	b6d9b5d9 			; <UNDEFINED> instruction: 0xb6d9b5d9
4000ea60:	b8d9b7d9 	ldmlt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ea64:	bad9b9d9 	blt	3f67d1d0 <GPM4DAT+0x2e67ceec>
4000ea68:	bcd9bbd9 	fldmiaxlt	r9, {d27-d134}	;@ Deprecated
4000ea6c:	bed9bdd9 	mrclt	13, 6, fp, cr9, cr9, {6}
4000ea70:	c0d9bfd9 	ldrsbgt	fp, [r9], #249	; 0xf9
4000ea74:	c2d9c1d9 	sbcsgt	ip, r9, #1073741878	; 0x40000036
4000ea78:	c4d9c3d9 	ldrbgt	ip, [r9], #985	; 0x3d9
4000ea7c:	c6d9c5d9 			; <UNDEFINED> instruction: 0xc6d9c5d9
4000ea80:	c8d9c7d9 	ldmgt	r9, {r0, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ea84:	cad9c9d9 	bgt	3f6811f0 <GPM4DAT+0x2e680f0c>
4000ea88:	ccd9cbd9 	fldmiaxgt	r9, {d28-d135}	;@ Deprecated
4000ea8c:	ced9cdd9 	mrcgt	13, 6, ip, cr9, cr9, {6}
4000ea90:	d0d9cfd9 	ldrsble	ip, [r9], #249	; 0xf9
4000ea94:	d2d9d1d9 	sbcsle	sp, r9, #1073741878	; 0x40000036
4000ea98:	d4d9d3d9 	ldrble	sp, [r9], #985	; 0x3d9
4000ea9c:	d6d9d5d9 			; <UNDEFINED> instruction: 0xd6d9d5d9
4000eaa0:	d8d9d7d9 	ldmle	r9, {r0, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000eaa4:	dad9d9d9 	ble	3f685210 <GPM4DAT+0x2e684f2c>
4000eaa8:	dcd9dbd9 	fldmiaxle	r9, {d29-d136}	;@ Deprecated
4000eaac:	ded9ddd9 	mrcle	13, 6, sp, cr9, cr9, {6}
4000eab0:	e0d9dfd9 	ldrsb	sp, [r9], #249	; 0xf9
4000eab4:	e2d9e1d9 	sbcs	lr, r9, #1073741878	; 0x40000036
4000eab8:	e4d9e3d9 	ldrb	lr, [r9], #985	; 0x3d9
4000eabc:	e6d9e5d9 			; <UNDEFINED> instruction: 0xe6d9e5d9
4000eac0:	e8d9e7d9 	ldm	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000eac4:	ead9e9d9 	b	3f689230 <GPM4DAT+0x2e688f4c>
4000eac8:	ecd9ebd9 	fldmiax	r9, {d30-d137}	;@ Deprecated
4000eacc:	eed9edd9 	mrc	13, 6, lr, cr9, cr9, {6}
4000ead0:	f0d9efd9 			; <UNDEFINED> instruction: 0xf0d9efd9
4000ead4:	f2d9f1d9 	vsra.s64	<illegal reg q15.5>, <illegal reg q4.5>, #39
4000ead8:	f4d9f3d9 	pli	[r9, #985]	; 0x3d9
4000eadc:	f6d9f5d9 	pli	[r9, r9	; <illegal shifter operand>]
4000eae0:	f8d9f7d9 			; <UNDEFINED> instruction: 0xf8d9f7d9
4000eae4:	fad9f9d9 	blx	3f68d250 <GPM4DAT+0x2e68cf6c>
4000eae8:	fcd9fbd9 	ldc2l	11, cr15, [r9], {217}	; 0xd9
4000eaec:	fed9fdd9 	mrc2	13, 6, pc, cr9, cr9, {6}
4000eaf0:	32da31da 	sbcscc	r3, sl, #-2147483594	; 0x80000036
4000eaf4:	34da33da 	ldrbcc	r3, [sl], #986	; 0x3da
4000eaf8:	36da35da 			; <UNDEFINED> instruction: 0x36da35da
4000eafc:	38da37da 	ldmcc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000eb00:	3ada39da 	bcc	3f69d270 <GPM4DAT+0x2e69cf8c>
4000eb04:	3cda3bda 	vldmiacc	sl, {d19-<overflow reg d63>}
4000eb08:	3eda3dda 	mrccc	13, 6, r3, cr10, cr10, {6}
4000eb0c:	40da3fda 	ldrsbmi	r3, [sl], #250	; 0xfa
4000eb10:	42da41da 	sbcsmi	r4, sl, #-2147483594	; 0x80000036
4000eb14:	44da43da 	ldrbmi	r4, [sl], #986	; 0x3da
4000eb18:	46da45da 			; <UNDEFINED> instruction: 0x46da45da
4000eb1c:	48da47da 	ldmmi	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000eb20:	4ada49da 	bmi	3f6a1290 <GPM4DAT+0x2e6a0fac>
4000eb24:	4cda4bda 	vldmiami	sl, {d20-<overflow reg d64>}
4000eb28:	4eda4dda 	mrcmi	13, 6, r4, cr10, cr10, {6}
4000eb2c:	50da4fda 	ldrsbpl	r4, [sl], #250	; 0xfa
4000eb30:	52da51da 	sbcspl	r5, sl, #-2147483594	; 0x80000036
4000eb34:	54da53da 	ldrbpl	r5, [sl], #986	; 0x3da
4000eb38:	56da55da 			; <UNDEFINED> instruction: 0x56da55da
4000eb3c:	58da57da 	ldmpl	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000eb40:	5ada59da 	bpl	3f6a52b0 <GPM4DAT+0x2e6a4fcc>
4000eb44:	5cda5bda 	vldmiapl	sl, {d21-<overflow reg d65>}
4000eb48:	5eda5dda 	mrcpl	13, 6, r5, cr10, cr10, {6}
4000eb4c:	60da5fda 	ldrsbvs	r5, [sl], #250	; 0xfa
4000eb50:	62da61da 	sbcsvs	r6, sl, #-2147483594	; 0x80000036
4000eb54:	64da63da 	ldrbvs	r6, [sl], #986	; 0x3da
4000eb58:	66da65da 			; <UNDEFINED> instruction: 0x66da65da
4000eb5c:	68da67da 	ldmvs	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000eb60:	6ada69da 	bvs	3f6a92d0 <GPM4DAT+0x2e6a8fec>
4000eb64:	6cda6bda 	vldmiavs	sl, {d22-<overflow reg d66>}
4000eb68:	6eda6dda 	mrcvs	13, 6, r6, cr10, cr10, {6}
4000eb6c:	70da6fda 	ldrsbvc	r6, [sl], #250	; 0xfa
4000eb70:	72da71da 	sbcsvc	r7, sl, #-2147483594	; 0x80000036
4000eb74:	74da73da 	ldrbvc	r7, [sl], #986	; 0x3da
4000eb78:	76da75da 			; <UNDEFINED> instruction: 0x76da75da
4000eb7c:	78da77da 	ldmvc	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000eb80:	7ada79da 	bvc	3f6ad2f0 <GPM4DAT+0x2e6ad00c>
4000eb84:	7cda7bda 	vldmiavc	sl, {d23-<overflow reg d67>}
4000eb88:	7eda7dda 	mrcvc	13, 6, r7, cr10, cr10, {6}
4000eb8c:	92da91da 	sbcsls	r9, sl, #-2147483594	; 0x80000036
4000eb90:	94da93da 	ldrbls	r9, [sl], #986	; 0x3da
4000eb94:	96da95da 			; <UNDEFINED> instruction: 0x96da95da
4000eb98:	98da97da 	ldmls	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000eb9c:	9ada99da 	bls	3f6b530c <GPM4DAT+0x2e6b5028>
4000eba0:	9cda9bda 	vldmials	sl, {d25-<overflow reg d69>}
4000eba4:	9eda9dda 	mrcls	13, 6, r9, cr10, cr10, {6}
4000eba8:	a0da9fda 	ldrsbge	r9, [sl], #250	; 0xfa
4000ebac:	a2daa1da 	sbcsge	sl, sl, #-2147483594	; 0x80000036
4000ebb0:	a4daa3da 	ldrbge	sl, [sl], #986	; 0x3da
4000ebb4:	a6daa5da 			; <UNDEFINED> instruction: 0xa6daa5da
4000ebb8:	a8daa7da 	ldmge	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ebbc:	aadaa9da 	bge	3f6b932c <GPM4DAT+0x2e6b9048>
4000ebc0:	acdaabda 	vldmiage	sl, {d26-<overflow reg d70>}
4000ebc4:	aedaadda 	mrcge	13, 6, sl, cr10, cr10, {6}
4000ebc8:	b0daafda 	ldrsblt	sl, [sl], #250	; 0xfa
4000ebcc:	b2dab1da 	sbcslt	fp, sl, #-2147483594	; 0x80000036
4000ebd0:	b4dab3da 	ldrblt	fp, [sl], #986	; 0x3da
4000ebd4:	b6dab5da 			; <UNDEFINED> instruction: 0xb6dab5da
4000ebd8:	b8dab7da 	ldmlt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ebdc:	badab9da 	blt	3f6bd34c <GPM4DAT+0x2e6bd068>
4000ebe0:	bcdabbda 	vldmialt	sl, {d27-<overflow reg d71>}
4000ebe4:	bedabdda 	mrclt	13, 6, fp, cr10, cr10, {6}
4000ebe8:	c0dabfda 	ldrsbgt	fp, [sl], #250	; 0xfa
4000ebec:	c2dac1da 	sbcsgt	ip, sl, #-2147483594	; 0x80000036
4000ebf0:	c4dac3da 	ldrbgt	ip, [sl], #986	; 0x3da
4000ebf4:	c6dac5da 			; <UNDEFINED> instruction: 0xc6dac5da
4000ebf8:	c8dac7da 	ldmgt	sl, {r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ebfc:	cadac9da 	bgt	3f6c136c <GPM4DAT+0x2e6c1088>
4000ec00:	ccdacbda 	vldmiagt	sl, {d28-<overflow reg d72>}
4000ec04:	cedacdda 	mrcgt	13, 6, ip, cr10, cr10, {6}
4000ec08:	d0dacfda 	ldrsble	ip, [sl], #250	; 0xfa
4000ec0c:	d2dad1da 	sbcsle	sp, sl, #-2147483594	; 0x80000036
4000ec10:	d4dad3da 	ldrble	sp, [sl], #986	; 0x3da
4000ec14:	d6dad5da 			; <UNDEFINED> instruction: 0xd6dad5da
4000ec18:	d8dad7da 	ldmle	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ec1c:	dadad9da 	ble	3f6c538c <GPM4DAT+0x2e6c50a8>
4000ec20:	dcdadbda 	vldmiale	sl, {d29-<overflow reg d73>}
4000ec24:	dedaddda 	mrcle	13, 6, sp, cr10, cr10, {6}
4000ec28:	e0dadfda 	ldrsb	sp, [sl], #250	; 0xfa
4000ec2c:	e2dae1da 	sbcs	lr, sl, #-2147483594	; 0x80000036
4000ec30:	e4dae3da 	ldrb	lr, [sl], #986	; 0x3da
4000ec34:	e6dae5da 			; <UNDEFINED> instruction: 0xe6dae5da
4000ec38:	e8dae7da 	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ec3c:	eadae9da 	b	3f6c93ac <GPM4DAT+0x2e6c90c8>
4000ec40:	ecdaebda 	vldmia	sl, {d30-<overflow reg d74>}
4000ec44:	eedaedda 	mrc	13, 6, lr, cr10, cr10, {6}
4000ec48:	f0daefda 			; <UNDEFINED> instruction: 0xf0daefda
4000ec4c:	f2daf1da 	vsra.s64	<illegal reg q15.5>, q5, #38
4000ec50:	f4daf3da 	pli	[sl, #986]	; 0x3da
4000ec54:	f6daf5da 	pli	[sl, sl	; <illegal shifter operand>]
4000ec58:	f8daf7da 			; <UNDEFINED> instruction: 0xf8daf7da
4000ec5c:	fadaf9da 	blx	3f6cd3cc <GPM4DAT+0x2e6cd0e8>
4000ec60:	fcdafbda 	ldc2l	11, cr15, [sl], {218}	; 0xda
4000ec64:	fedafdda 	mrc2	13, 6, pc, cr10, cr10, {6}
4000ec68:	32db31db 	sbcscc	r3, fp, #-1073741770	; 0xc0000036
4000ec6c:	34db33db 	ldrbcc	r3, [fp], #987	; 0x3db
4000ec70:	36db35db 			; <UNDEFINED> instruction: 0x36db35db
4000ec74:	38db37db 	ldmcc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ec78:	3adb39db 	bcc	3f6dd3ec <GPM4DAT+0x2e6dd108>
4000ec7c:	3cdb3bdb 	fldmiaxcc	fp, {d19-d127}	;@ Deprecated
4000ec80:	3edb3ddb 	mrccc	13, 6, r3, cr11, cr11, {6}
4000ec84:	40db3fdb 	ldrsbmi	r3, [fp], #251	; 0xfb
4000ec88:	42db41db 	sbcsmi	r4, fp, #-1073741770	; 0xc0000036
4000ec8c:	44db43db 	ldrbmi	r4, [fp], #987	; 0x3db
4000ec90:	46db45db 			; <UNDEFINED> instruction: 0x46db45db
4000ec94:	48db47db 	ldmmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ec98:	4adb49db 	bmi	3f6e140c <GPM4DAT+0x2e6e1128>
4000ec9c:	4cdb4bdb 	fldmiaxmi	fp, {d20-d128}	;@ Deprecated
4000eca0:	4edb4ddb 	mrcmi	13, 6, r4, cr11, cr11, {6}
4000eca4:	50db4fdb 	ldrsbpl	r4, [fp], #251	; 0xfb
4000eca8:	52db51db 	sbcspl	r5, fp, #-1073741770	; 0xc0000036
4000ecac:	54db53db 	ldrbpl	r5, [fp], #987	; 0x3db
4000ecb0:	56db55db 			; <UNDEFINED> instruction: 0x56db55db
4000ecb4:	58db57db 	ldmpl	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ecb8:	5adb59db 	bpl	3f6e542c <GPM4DAT+0x2e6e5148>
4000ecbc:	5cdb5bdb 	fldmiaxpl	fp, {d21-d129}	;@ Deprecated
4000ecc0:	5edb5ddb 	mrcpl	13, 6, r5, cr11, cr11, {6}
4000ecc4:	60db5fdb 	ldrsbvs	r5, [fp], #251	; 0xfb
4000ecc8:	62db61db 	sbcsvs	r6, fp, #-1073741770	; 0xc0000036
4000eccc:	64db63db 	ldrbvs	r6, [fp], #987	; 0x3db
4000ecd0:	66db65db 			; <UNDEFINED> instruction: 0x66db65db
4000ecd4:	68db67db 	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ecd8:	6adb69db 	bvs	3f6e944c <GPM4DAT+0x2e6e9168>
4000ecdc:	6cdb6bdb 	fldmiaxvs	fp, {d22-d130}	;@ Deprecated
4000ece0:	6edb6ddb 	mrcvs	13, 6, r6, cr11, cr11, {6}
4000ece4:	70db6fdb 	ldrsbvc	r6, [fp], #251	; 0xfb
4000ece8:	72db71db 	sbcsvc	r7, fp, #-1073741770	; 0xc0000036
4000ecec:	74db73db 	ldrbvc	r7, [fp], #987	; 0x3db
4000ecf0:	76db75db 			; <UNDEFINED> instruction: 0x76db75db
4000ecf4:	78db77db 	ldmvc	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ecf8:	7adb79db 	bvc	3f6ed46c <GPM4DAT+0x2e6ed188>
4000ecfc:	7cdb7bdb 	fldmiaxvc	fp, {d23-d131}	;@ Deprecated
4000ed00:	7edb7ddb 	mrcvc	13, 6, r7, cr11, cr11, {6}
4000ed04:	92db91db 	sbcsls	r9, fp, #-1073741770	; 0xc0000036
4000ed08:	94db93db 	ldrbls	r9, [fp], #987	; 0x3db
4000ed0c:	96db95db 			; <UNDEFINED> instruction: 0x96db95db
4000ed10:	98db97db 	ldmls	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ed14:	9adb99db 	bls	3f6f5488 <GPM4DAT+0x2e6f51a4>
4000ed18:	9cdb9bdb 	fldmiaxls	fp, {d25-d133}	;@ Deprecated
4000ed1c:	9edb9ddb 	mrcls	13, 6, r9, cr11, cr11, {6}
4000ed20:	a0db9fdb 	ldrsbge	r9, [fp], #251	; 0xfb
4000ed24:	a2dba1db 	sbcsge	sl, fp, #-1073741770	; 0xc0000036
4000ed28:	a4dba3db 	ldrbge	sl, [fp], #987	; 0x3db
4000ed2c:	a6dba5db 			; <UNDEFINED> instruction: 0xa6dba5db
4000ed30:	a8dba7db 	ldmge	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000ed34:	aadba9db 	bge	3f6f94a8 <GPM4DAT+0x2e6f91c4>
4000ed38:	acdbabdb 	fldmiaxge	fp, {d26-d134}	;@ Deprecated
4000ed3c:	aedbaddb 	mrcge	13, 6, sl, cr11, cr11, {6}
4000ed40:	b0dbafdb 	ldrsblt	sl, [fp], #251	; 0xfb
4000ed44:	b2dbb1db 	sbcslt	fp, fp, #-1073741770	; 0xc0000036
4000ed48:	b4dbb3db 	ldrblt	fp, [fp], #987	; 0x3db
4000ed4c:	b6dbb5db 			; <UNDEFINED> instruction: 0xb6dbb5db
4000ed50:	b8dbb7db 	ldmlt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000ed54:	badbb9db 	blt	3f6fd4c8 <GPM4DAT+0x2e6fd1e4>
4000ed58:	bcdbbbdb 	fldmiaxlt	fp, {d27-d135}	;@ Deprecated
4000ed5c:	bedbbddb 	mrclt	13, 6, fp, cr11, cr11, {6}
4000ed60:	c0dbbfdb 	ldrsbgt	fp, [fp], #251	; 0xfb
4000ed64:	c2dbc1db 	sbcsgt	ip, fp, #-1073741770	; 0xc0000036
4000ed68:	c4dbc3db 	ldrbgt	ip, [fp], #987	; 0x3db
4000ed6c:	c6dbc5db 			; <UNDEFINED> instruction: 0xc6dbc5db
4000ed70:	c8dbc7db 	ldmgt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000ed74:	cadbc9db 	bgt	3f7014e8 <GPM4DAT+0x2e701204>
4000ed78:	ccdbcbdb 	fldmiaxgt	fp, {d28-d136}	;@ Deprecated
4000ed7c:	cedbcddb 	mrcgt	13, 6, ip, cr11, cr11, {6}
4000ed80:	d0dbcfdb 	ldrsble	ip, [fp], #251	; 0xfb
4000ed84:	d2dbd1db 	sbcsle	sp, fp, #-1073741770	; 0xc0000036
4000ed88:	d4dbd3db 	ldrble	sp, [fp], #987	; 0x3db
4000ed8c:	d6dbd5db 			; <UNDEFINED> instruction: 0xd6dbd5db
4000ed90:	d8dbd7db 	ldmle	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ed94:	dadbd9db 	ble	3f705508 <GPM4DAT+0x2e705224>
4000ed98:	dcdbdbdb 	fldmiaxle	fp, {d29-d137}	;@ Deprecated
4000ed9c:	dedbdddb 	mrcle	13, 6, sp, cr11, cr11, {6}
4000eda0:	e0dbdfdb 	ldrsb	sp, [fp], #251	; 0xfb
4000eda4:	e2dbe1db 	sbcs	lr, fp, #-1073741770	; 0xc0000036
4000eda8:	e4dbe3db 	ldrb	lr, [fp], #987	; 0x3db
4000edac:	e6dbe5db 			; <UNDEFINED> instruction: 0xe6dbe5db
4000edb0:	e8dbe7db 	ldm	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000edb4:	eadbe9db 	b	3f709528 <GPM4DAT+0x2e709244>
4000edb8:	ecdbebdb 	fldmiax	fp, {d30-d138}	;@ Deprecated
4000edbc:	eedbeddb 	mrc	13, 6, lr, cr11, cr11, {6}
4000edc0:	f0dbefdb 			; <UNDEFINED> instruction: 0xf0dbefdb
4000edc4:	f2dbf1db 	vsra.s64	<illegal reg q15.5>, <illegal reg q5.5>, #37
4000edc8:	f4dbf3db 	pli	[fp, #987]	; 0x3db
4000edcc:	f6dbf5db 	pli	[fp, fp	; <illegal shifter operand>]
4000edd0:	f8dbf7db 			; <UNDEFINED> instruction: 0xf8dbf7db
4000edd4:	fadbf9db 	blx	3f70d548 <GPM4DAT+0x2e70d264>
4000edd8:	fcdbfbdb 	ldc2l	11, cr15, [fp], {219}	; 0xdb
4000eddc:	fedbfddb 	mrc2	13, 6, pc, cr11, cr11, {6}
4000ede0:	32dc31dc 	sbcscc	r3, ip, #220, 2	; 0x37
4000ede4:	34dc33dc 	ldrbcc	r3, [ip], #988	; 0x3dc
4000ede8:	36dc35dc 			; <UNDEFINED> instruction: 0x36dc35dc
4000edec:	38dc37dc 	ldmcc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000edf0:	3adc39dc 	bcc	3f71d568 <GPM4DAT+0x2e71d284>
4000edf4:	3cdc3bdc 	vldmiacc	ip, {d19-<overflow reg d64>}
4000edf8:	3edc3ddc 	mrccc	13, 6, r3, cr12, cr12, {6}
4000edfc:	40dc3fdc 	ldrsbmi	r3, [ip], #252	; 0xfc
4000ee00:	42dc41dc 	sbcsmi	r4, ip, #220, 2	; 0x37
4000ee04:	44dc43dc 	ldrbmi	r4, [ip], #988	; 0x3dc
4000ee08:	46dc45dc 			; <UNDEFINED> instruction: 0x46dc45dc
4000ee0c:	48dc47dc 	ldmmi	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ee10:	4adc49dc 	bmi	3f721588 <GPM4DAT+0x2e7212a4>
4000ee14:	4cdc4bdc 	vldmiami	ip, {d20-<overflow reg d65>}
4000ee18:	4edc4ddc 	mrcmi	13, 6, r4, cr12, cr12, {6}
4000ee1c:	50dc4fdc 	ldrsbpl	r4, [ip], #252	; 0xfc
4000ee20:	52dc51dc 	sbcspl	r5, ip, #220, 2	; 0x37
4000ee24:	54dc53dc 	ldrbpl	r5, [ip], #988	; 0x3dc
4000ee28:	56dc55dc 			; <UNDEFINED> instruction: 0x56dc55dc
4000ee2c:	58dc57dc 	ldmpl	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000ee30:	5adc59dc 	bpl	3f7255a8 <GPM4DAT+0x2e7252c4>
4000ee34:	5cdc5bdc 	vldmiapl	ip, {d21-<overflow reg d66>}
4000ee38:	5edc5ddc 	mrcpl	13, 6, r5, cr12, cr12, {6}
4000ee3c:	60dc5fdc 	ldrsbvs	r5, [ip], #252	; 0xfc
4000ee40:	62dc61dc 	sbcsvs	r6, ip, #220, 2	; 0x37
4000ee44:	64dc63dc 	ldrbvs	r6, [ip], #988	; 0x3dc
4000ee48:	66dc65dc 			; <UNDEFINED> instruction: 0x66dc65dc
4000ee4c:	68dc67dc 	ldmvs	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000ee50:	6adc69dc 	bvs	3f7295c8 <GPM4DAT+0x2e7292e4>
4000ee54:	6cdc6bdc 	vldmiavs	ip, {d22-<overflow reg d67>}
4000ee58:	6edc6ddc 	mrcvs	13, 6, r6, cr12, cr12, {6}
4000ee5c:	70dc6fdc 	ldrsbvc	r6, [ip], #252	; 0xfc
4000ee60:	72dc71dc 	sbcsvc	r7, ip, #220, 2	; 0x37
4000ee64:	74dc73dc 	ldrbvc	r7, [ip], #988	; 0x3dc
4000ee68:	76dc75dc 			; <UNDEFINED> instruction: 0x76dc75dc
4000ee6c:	78dc77dc 	ldmvc	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000ee70:	7adc79dc 	bvc	3f72d5e8 <GPM4DAT+0x2e72d304>
4000ee74:	7cdc7bdc 	vldmiavc	ip, {d23-<overflow reg d68>}
4000ee78:	7edc7ddc 	mrcvc	13, 6, r7, cr12, cr12, {6}
4000ee7c:	92dc91dc 	sbcsls	r9, ip, #220, 2	; 0x37
4000ee80:	94dc93dc 	ldrbls	r9, [ip], #988	; 0x3dc
4000ee84:	96dc95dc 			; <UNDEFINED> instruction: 0x96dc95dc
4000ee88:	98dc97dc 	ldmls	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000ee8c:	9adc99dc 	bls	3f735604 <GPM4DAT+0x2e735320>
4000ee90:	9cdc9bdc 	vldmials	ip, {d25-<overflow reg d70>}
4000ee94:	9edc9ddc 	mrcls	13, 6, r9, cr12, cr12, {6}
4000ee98:	a0dc9fdc 	ldrsbge	r9, [ip], #252	; 0xfc
4000ee9c:	a2dca1dc 	sbcsge	sl, ip, #220, 2	; 0x37
4000eea0:	a4dca3dc 	ldrbge	sl, [ip], #988	; 0x3dc
4000eea4:	a6dca5dc 			; <UNDEFINED> instruction: 0xa6dca5dc
4000eea8:	a8dca7dc 	ldmge	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000eeac:	aadca9dc 	bge	3f739624 <GPM4DAT+0x2e739340>
4000eeb0:	acdcabdc 	vldmiage	ip, {d26-<overflow reg d71>}
4000eeb4:	aedcaddc 	mrcge	13, 6, sl, cr12, cr12, {6}
4000eeb8:	b0dcafdc 	ldrsblt	sl, [ip], #252	; 0xfc
4000eebc:	b2dcb1dc 	sbcslt	fp, ip, #220, 2	; 0x37
4000eec0:	b4dcb3dc 	ldrblt	fp, [ip], #988	; 0x3dc
4000eec4:	b6dcb5dc 			; <UNDEFINED> instruction: 0xb6dcb5dc
4000eec8:	b8dcb7dc 	ldmlt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000eecc:	badcb9dc 	blt	3f73d644 <GPM4DAT+0x2e73d360>
4000eed0:	bcdcbbdc 	vldmialt	ip, {d27-<overflow reg d72>}
4000eed4:	bedcbddc 	mrclt	13, 6, fp, cr12, cr12, {6}
4000eed8:	c0dcbfdc 	ldrsbgt	fp, [ip], #252	; 0xfc
4000eedc:	c2dcc1dc 	sbcsgt	ip, ip, #220, 2	; 0x37
4000eee0:	c4dcc3dc 	ldrbgt	ip, [ip], #988	; 0x3dc
4000eee4:	c6dcc5dc 			; <UNDEFINED> instruction: 0xc6dcc5dc
4000eee8:	c8dcc7dc 	ldmgt	ip, {r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000eeec:	cadcc9dc 	bgt	3f741664 <GPM4DAT+0x2e741380>
4000eef0:	ccdccbdc 	vldmiagt	ip, {d28-<overflow reg d73>}
4000eef4:	cedccddc 	mrcgt	13, 6, ip, cr12, cr12, {6}
4000eef8:	d0dccfdc 	ldrsble	ip, [ip], #252	; 0xfc
4000eefc:	d2dcd1dc 	sbcsle	sp, ip, #220, 2	; 0x37
4000ef00:	d4dcd3dc 	ldrble	sp, [ip], #988	; 0x3dc
4000ef04:	d6dcd5dc 			; <UNDEFINED> instruction: 0xd6dcd5dc
4000ef08:	d8dcd7dc 	ldmle	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000ef0c:	dadcd9dc 	ble	3f745684 <GPM4DAT+0x2e7453a0>
4000ef10:	dcdcdbdc 	vldmiale	ip, {d29-<overflow reg d74>}
4000ef14:	dedcdddc 	mrcle	13, 6, sp, cr12, cr12, {6}
4000ef18:	e0dcdfdc 	ldrsb	sp, [ip], #252	; 0xfc
4000ef1c:	e2dce1dc 	sbcs	lr, ip, #220, 2	; 0x37
4000ef20:	e4dce3dc 	ldrb	lr, [ip], #988	; 0x3dc
4000ef24:	e6dce5dc 			; <UNDEFINED> instruction: 0xe6dce5dc
4000ef28:	e8dce7dc 	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000ef2c:	eadce9dc 	b	3f7496a4 <GPM4DAT+0x2e7493c0>
4000ef30:	ecdcebdc 	vldmia	ip, {d30-<overflow reg d75>}
4000ef34:	eedceddc 	mrc	13, 6, lr, cr12, cr12, {6}
4000ef38:	f0dcefdc 			; <UNDEFINED> instruction: 0xf0dcefdc
4000ef3c:	f2dcf1dc 	vsra.s64	<illegal reg q15.5>, q6, #36
4000ef40:	f4dcf3dc 	pli	[ip, #988]	; 0x3dc
4000ef44:	f6dcf5dc 	pli	[ip, ip	; <illegal shifter operand>]
4000ef48:	f8dcf7dc 			; <UNDEFINED> instruction: 0xf8dcf7dc
4000ef4c:	fadcf9dc 	blx	3f74d6c4 <GPM4DAT+0x2e74d3e0>
4000ef50:	fcdcfbdc 	ldc2l	11, cr15, [ip], {220}	; 0xdc
4000ef54:	fedcfddc 	mrc2	13, 6, pc, cr12, cr12, {6}
4000ef58:	32dd31dd 	sbcscc	r3, sp, #1073741879	; 0x40000037
4000ef5c:	34dd33dd 	ldrbcc	r3, [sp], #989	; 0x3dd
4000ef60:	36dd35dd 			; <UNDEFINED> instruction: 0x36dd35dd
4000ef64:	38dd37dd 	ldmcc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000ef68:	3add39dd 	bcc	3f75d6e4 <GPM4DAT+0x2e75d400>
4000ef6c:	3cdd3bdd 	fldmiaxcc	sp, {d19-d128}	;@ Deprecated
4000ef70:	3edd3ddd 	mrccc	13, 6, r3, cr13, cr13, {6}
4000ef74:	40dd3fdd 	ldrsbmi	r3, [sp], #253	; 0xfd
4000ef78:	42dd41dd 	sbcsmi	r4, sp, #1073741879	; 0x40000037
4000ef7c:	44dd43dd 	ldrbmi	r4, [sp], #989	; 0x3dd
4000ef80:	46dd45dd 			; <UNDEFINED> instruction: 0x46dd45dd
4000ef84:	48dd47dd 	ldmmi	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000ef88:	4add49dd 	bmi	3f761704 <GPM4DAT+0x2e761420>
4000ef8c:	4cdd4bdd 	fldmiaxmi	sp, {d20-d129}	;@ Deprecated
4000ef90:	4edd4ddd 	mrcmi	13, 6, r4, cr13, cr13, {6}
4000ef94:	50dd4fdd 	ldrsbpl	r4, [sp], #253	; 0xfd
4000ef98:	52dd51dd 	sbcspl	r5, sp, #1073741879	; 0x40000037
4000ef9c:	54dd53dd 	ldrbpl	r5, [sp], #989	; 0x3dd
4000efa0:	56dd55dd 			; <UNDEFINED> instruction: 0x56dd55dd
4000efa4:	58dd57dd 	ldmpl	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000efa8:	5add59dd 	bpl	3f765724 <GPM4DAT+0x2e765440>
4000efac:	5cdd5bdd 	fldmiaxpl	sp, {d21-d130}	;@ Deprecated
4000efb0:	5edd5ddd 	mrcpl	13, 6, r5, cr13, cr13, {6}
4000efb4:	60dd5fdd 	ldrsbvs	r5, [sp], #253	; 0xfd
4000efb8:	62dd61dd 	sbcsvs	r6, sp, #1073741879	; 0x40000037
4000efbc:	64dd63dd 	ldrbvs	r6, [sp], #989	; 0x3dd
4000efc0:	66dd65dd 			; <UNDEFINED> instruction: 0x66dd65dd
4000efc4:	68dd67dd 	ldmvs	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000efc8:	6add69dd 	bvs	3f769744 <GPM4DAT+0x2e769460>
4000efcc:	6cdd6bdd 	fldmiaxvs	sp, {d22-d131}	;@ Deprecated
4000efd0:	6edd6ddd 	mrcvs	13, 6, r6, cr13, cr13, {6}
4000efd4:	70dd6fdd 	ldrsbvc	r6, [sp], #253	; 0xfd
4000efd8:	72dd71dd 	sbcsvc	r7, sp, #1073741879	; 0x40000037
4000efdc:	74dd73dd 	ldrbvc	r7, [sp], #989	; 0x3dd
4000efe0:	76dd75dd 			; <UNDEFINED> instruction: 0x76dd75dd
4000efe4:	78dd77dd 	ldmvc	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000efe8:	7add79dd 	bvc	3f76d764 <GPM4DAT+0x2e76d480>
4000efec:	7cdd7bdd 	fldmiaxvc	sp, {d23-d132}	;@ Deprecated
4000eff0:	7edd7ddd 	mrcvc	13, 6, r7, cr13, cr13, {6}
4000eff4:	92dd91dd 	sbcsls	r9, sp, #1073741879	; 0x40000037
4000eff8:	94dd93dd 	ldrbls	r9, [sp], #989	; 0x3dd
4000effc:	96dd95dd 			; <UNDEFINED> instruction: 0x96dd95dd
4000f000:	98dd97dd 	ldmls	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f004:	9add99dd 	bls	3f775780 <GPM4DAT+0x2e77549c>
4000f008:	9cdd9bdd 	fldmiaxls	sp, {d25-d134}	;@ Deprecated
4000f00c:	9edd9ddd 	mrcls	13, 6, r9, cr13, cr13, {6}
4000f010:	a0dd9fdd 	ldrsbge	r9, [sp], #253	; 0xfd
4000f014:	a2dda1dd 	sbcsge	sl, sp, #1073741879	; 0x40000037
4000f018:	a4dda3dd 	ldrbge	sl, [sp], #989	; 0x3dd
4000f01c:	a6dda5dd 			; <UNDEFINED> instruction: 0xa6dda5dd
4000f020:	a8dda7dd 	ldmge	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f024:	aadda9dd 	bge	3f7797a0 <GPM4DAT+0x2e7794bc>
4000f028:	acddabdd 	fldmiaxge	sp, {d26-d135}	;@ Deprecated
4000f02c:	aeddaddd 	mrcge	13, 6, sl, cr13, cr13, {6}
4000f030:	b0ddafdd 	ldrsblt	sl, [sp], #253	; 0xfd
4000f034:	b2ddb1dd 	sbcslt	fp, sp, #1073741879	; 0x40000037
4000f038:	b4ddb3dd 	ldrblt	fp, [sp], #989	; 0x3dd
4000f03c:	b6ddb5dd 			; <UNDEFINED> instruction: 0xb6ddb5dd
4000f040:	b8ddb7dd 	ldmlt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f044:	baddb9dd 	blt	3f77d7c0 <GPM4DAT+0x2e77d4dc>
4000f048:	bcddbbdd 	fldmiaxlt	sp, {d27-d136}	;@ Deprecated
4000f04c:	beddbddd 	mrclt	13, 6, fp, cr13, cr13, {6}
4000f050:	c0ddbfdd 	ldrsbgt	fp, [sp], #253	; 0xfd
4000f054:	c2ddc1dd 	sbcsgt	ip, sp, #1073741879	; 0x40000037
4000f058:	c4ddc3dd 	ldrbgt	ip, [sp], #989	; 0x3dd
4000f05c:	c6ddc5dd 			; <UNDEFINED> instruction: 0xc6ddc5dd
4000f060:	c8ddc7dd 	ldmgt	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f064:	caddc9dd 	bgt	3f7817e0 <GPM4DAT+0x2e7814fc>
4000f068:	ccddcbdd 	fldmiaxgt	sp, {d28-d137}	;@ Deprecated
4000f06c:	ceddcddd 	mrcgt	13, 6, ip, cr13, cr13, {6}
4000f070:	d0ddcfdd 	ldrsble	ip, [sp], #253	; 0xfd
4000f074:	d2ddd1dd 	sbcsle	sp, sp, #1073741879	; 0x40000037
4000f078:	d4ddd3dd 	ldrble	sp, [sp], #989	; 0x3dd
4000f07c:	d6ddd5dd 			; <UNDEFINED> instruction: 0xd6ddd5dd
4000f080:	d8ddd7dd 	ldmle	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f084:	daddd9dd 	ble	3f785800 <GPM4DAT+0x2e78551c>
4000f088:	dcdddbdd 	fldmiaxle	sp, {d29-d138}	;@ Deprecated
4000f08c:	dedddddd 	mrcle	13, 6, sp, cr13, cr13, {6}
4000f090:	e0dddfdd 	ldrsb	sp, [sp], #253	; 0xfd
4000f094:	e2dde1dd 	sbcs	lr, sp, #1073741879	; 0x40000037
4000f098:	e4dde3dd 	ldrb	lr, [sp], #989	; 0x3dd
4000f09c:	e6dde5dd 			; <UNDEFINED> instruction: 0xe6dde5dd
4000f0a0:	e8dde7dd 	ldm	sp, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f0a4:	eadde9dd 	b	3f789820 <GPM4DAT+0x2e78953c>
4000f0a8:	ecddebdd 	fldmiax	sp, {d30-d139}	;@ Deprecated
4000f0ac:	eeddeddd 	mrc	13, 6, lr, cr13, cr13, {6}
4000f0b0:	f0ddefdd 			; <UNDEFINED> instruction: 0xf0ddefdd
4000f0b4:	f2ddf1dd 	vsra.s64	<illegal reg q15.5>, <illegal reg q6.5>, #35
4000f0b8:	f4ddf3dd 	pli	[sp, #989]	; 0x3dd
4000f0bc:	f6ddf5dd 	pli	[sp, sp	; <illegal shifter operand>]
4000f0c0:	f8ddf7dd 			; <UNDEFINED> instruction: 0xf8ddf7dd
4000f0c4:	faddf9dd 	blx	3f78d840 <GPM4DAT+0x2e78d55c>
4000f0c8:	fcddfbdd 	ldc2l	11, cr15, [sp], {221}	; 0xdd
4000f0cc:	feddfddd 	mrc2	13, 6, pc, cr13, cr13, {6}
4000f0d0:	32de31de 	sbcscc	r3, lr, #-2147483593	; 0x80000037
4000f0d4:	34de33de 	ldrbcc	r3, [lr], #990	; 0x3de
4000f0d8:	36de35de 			; <UNDEFINED> instruction: 0x36de35de
4000f0dc:	38de37de 	ldmcc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
4000f0e0:	3ade39de 	bcc	3f79d860 <GPM4DAT+0x2e79d57c>
4000f0e4:	3cde3bde 	vldmiacc	lr, {d19-<overflow reg d65>}
4000f0e8:	3ede3dde 	mrccc	13, 6, r3, cr14, cr14, {6}
4000f0ec:	40de3fde 	ldrsbmi	r3, [lr], #254	; 0xfe
4000f0f0:	42de41de 	sbcsmi	r4, lr, #-2147483593	; 0x80000037
4000f0f4:	44de43de 	ldrbmi	r4, [lr], #990	; 0x3de
4000f0f8:	46de45de 			; <UNDEFINED> instruction: 0x46de45de
4000f0fc:	48de47de 	ldmmi	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^
4000f100:	4ade49de 	bmi	3f7a1880 <GPM4DAT+0x2e7a159c>
4000f104:	4cde4bde 	vldmiami	lr, {d20-<overflow reg d66>}
4000f108:	4ede4dde 	mrcmi	13, 6, r4, cr14, cr14, {6}
4000f10c:	50de4fde 	ldrsbpl	r4, [lr], #254	; 0xfe
4000f110:	52de51de 	sbcspl	r5, lr, #-2147483593	; 0x80000037
4000f114:	54de53de 	ldrbpl	r5, [lr], #990	; 0x3de
4000f118:	56de55de 			; <UNDEFINED> instruction: 0x56de55de
4000f11c:	58de57de 	ldmpl	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^
4000f120:	5ade59de 	bpl	3f7a58a0 <GPM4DAT+0x2e7a55bc>
4000f124:	5cde5bde 	vldmiapl	lr, {d21-<overflow reg d67>}
4000f128:	5ede5dde 	mrcpl	13, 6, r5, cr14, cr14, {6}
4000f12c:	60de5fde 	ldrsbvs	r5, [lr], #254	; 0xfe
4000f130:	62de61de 	sbcsvs	r6, lr, #-2147483593	; 0x80000037
4000f134:	64de63de 	ldrbvs	r6, [lr], #990	; 0x3de
4000f138:	66de65de 			; <UNDEFINED> instruction: 0x66de65de
4000f13c:	68de67de 	ldmvs	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^
4000f140:	6ade69de 	bvs	3f7a98c0 <GPM4DAT+0x2e7a95dc>
4000f144:	6cde6bde 	vldmiavs	lr, {d22-<overflow reg d68>}
4000f148:	6ede6dde 	mrcvs	13, 6, r6, cr14, cr14, {6}
4000f14c:	70de6fde 	ldrsbvc	r6, [lr], #254	; 0xfe
4000f150:	72de71de 	sbcsvc	r7, lr, #-2147483593	; 0x80000037
4000f154:	74de73de 	ldrbvc	r7, [lr], #990	; 0x3de
4000f158:	76de75de 			; <UNDEFINED> instruction: 0x76de75de
4000f15c:	78de77de 	ldmvc	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f160:	7ade79de 	bvc	3f7ad8e0 <GPM4DAT+0x2e7ad5fc>
4000f164:	7cde7bde 	vldmiavc	lr, {d23-<overflow reg d69>}
4000f168:	7ede7dde 	mrcvc	13, 6, r7, cr14, cr14, {6}
4000f16c:	92de91de 	sbcsls	r9, lr, #-2147483593	; 0x80000037
4000f170:	94de93de 	ldrbls	r9, [lr], #990	; 0x3de
4000f174:	96de95de 			; <UNDEFINED> instruction: 0x96de95de
4000f178:	98de97de 	ldmls	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^
4000f17c:	9ade99de 	bls	3f7b58fc <GPM4DAT+0x2e7b5618>
4000f180:	9cde9bde 	vldmials	lr, {d25-<overflow reg d71>}
4000f184:	9ede9dde 	mrcls	13, 6, r9, cr14, cr14, {6}
4000f188:	a0de9fde 	ldrsbge	r9, [lr], #254	; 0xfe
4000f18c:	a2dea1de 	sbcsge	sl, lr, #-2147483593	; 0x80000037
4000f190:	a4dea3de 	ldrbge	sl, [lr], #990	; 0x3de
4000f194:	a6dea5de 			; <UNDEFINED> instruction: 0xa6dea5de
4000f198:	a8dea7de 	ldmge	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^
4000f19c:	aadea9de 	bge	3f7b991c <GPM4DAT+0x2e7b9638>
4000f1a0:	acdeabde 	vldmiage	lr, {d26-<overflow reg d72>}
4000f1a4:	aedeadde 	mrcge	13, 6, sl, cr14, cr14, {6}
4000f1a8:	b0deafde 	ldrsblt	sl, [lr], #254	; 0xfe
4000f1ac:	b2deb1de 	sbcslt	fp, lr, #-2147483593	; 0x80000037
4000f1b0:	b4deb3de 	ldrblt	fp, [lr], #990	; 0x3de
4000f1b4:	b6deb5de 			; <UNDEFINED> instruction: 0xb6deb5de
4000f1b8:	b8deb7de 	ldmlt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^
4000f1bc:	badeb9de 	blt	3f7bd93c <GPM4DAT+0x2e7bd658>
4000f1c0:	bcdebbde 	vldmialt	lr, {d27-<overflow reg d73>}
4000f1c4:	bedebdde 	mrclt	13, 6, fp, cr14, cr14, {6}
4000f1c8:	c0debfde 	ldrsbgt	fp, [lr], #254	; 0xfe
4000f1cc:	c2dec1de 	sbcsgt	ip, lr, #-2147483593	; 0x80000037
4000f1d0:	c4dec3de 	ldrbgt	ip, [lr], #990	; 0x3de
4000f1d4:	c6dec5de 			; <UNDEFINED> instruction: 0xc6dec5de
4000f1d8:	c8dec7de 	ldmgt	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^
4000f1dc:	cadec9de 	bgt	3f7c195c <GPM4DAT+0x2e7c1678>
4000f1e0:	ccdecbde 	vldmiagt	lr, {d28-<overflow reg d74>}
4000f1e4:	cedecdde 	mrcgt	13, 6, ip, cr14, cr14, {6}
4000f1e8:	d0decfde 	ldrsble	ip, [lr], #254	; 0xfe
4000f1ec:	d2ded1de 	sbcsle	sp, lr, #-2147483593	; 0x80000037
4000f1f0:	d4ded3de 	ldrble	sp, [lr], #990	; 0x3de
4000f1f4:	d6ded5de 			; <UNDEFINED> instruction: 0xd6ded5de
4000f1f8:	d8ded7de 	ldmle	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^
4000f1fc:	daded9de 	ble	3f7c597c <GPM4DAT+0x2e7c5698>
4000f200:	dcdedbde 	vldmiale	lr, {d29-<overflow reg d75>}
4000f204:	dededdde 	mrcle	13, 6, sp, cr14, cr14, {6}
4000f208:	e0dedfde 	ldrsb	sp, [lr], #254	; 0xfe
4000f20c:	e2dee1de 	sbcs	lr, lr, #-2147483593	; 0x80000037
4000f210:	e4dee3de 	ldrb	lr, [lr], #990	; 0x3de
4000f214:	e6dee5de 			; <UNDEFINED> instruction: 0xe6dee5de
4000f218:	e8dee7de 	ldm	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
4000f21c:	eadee9de 	b	3f7c999c <GPM4DAT+0x2e7c96b8>
4000f220:	ecdeebde 	vldmia	lr, {d30-<overflow reg d76>}
4000f224:	eedeedde 	mrc	13, 6, lr, cr14, cr14, {6}
4000f228:	f0deefde 			; <UNDEFINED> instruction: 0xf0deefde
4000f22c:	f2def1de 	vsra.s64	<illegal reg q15.5>, q7, #34
4000f230:	f4def3de 	pli	[lr, #990]	; 0x3de
4000f234:	f6def5de 	pli	[lr, lr	; <illegal shifter operand>]
4000f238:	f8def7de 			; <UNDEFINED> instruction: 0xf8def7de
4000f23c:	fadef9de 	blx	3f7cd9bc <GPM4DAT+0x2e7cd6d8>
4000f240:	fcdefbde 	ldc2l	11, cr15, [lr], {222}	; 0xde
4000f244:	fedefdde 	mrc2	13, 6, pc, cr14, cr14, {6}
4000f248:	32df31df 	sbcscc	r3, pc, #-1073741769	; 0xc0000037
4000f24c:	34df33df 	ldrbcc	r3, [pc], #991	; 4000f254 <HanTable+0x8dc>
4000f250:	36df35df 			; <UNDEFINED> instruction: 0x36df35df
4000f254:	38df37df 	ldmcc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
4000f258:	3adf39df 	bcc	3f7dd9dc <GPM4DAT+0x2e7dd6f8>
4000f25c:	3cdf3bdf 	fldmiaxcc	pc, {d19-d129}	;@ Deprecated
4000f260:	3edf3ddf 	mrccc	13, 6, r3, cr15, cr15, {6}
4000f264:	40df3fdf 	ldrsbmi	r3, [pc], #255	; <UNPREDICTABLE>
4000f268:	42df41df 	sbcsmi	r4, pc, #-1073741769	; 0xc0000037
4000f26c:	44df43df 	ldrbmi	r4, [pc], #991	; 4000f274 <HanTable+0x8fc>
4000f270:	46df45df 			; <UNDEFINED> instruction: 0x46df45df
4000f274:	48df47df 	ldmmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
4000f278:	4adf49df 	bmi	3f7e19fc <GPM4DAT+0x2e7e1718>
4000f27c:	4cdf4bdf 	fldmiaxmi	pc, {d20-d130}	;@ Deprecated
4000f280:	4edf4ddf 	mrcmi	13, 6, r4, cr15, cr15, {6}
4000f284:	50df4fdf 	ldrsbpl	r4, [pc], #255	; <UNPREDICTABLE>
4000f288:	52df51df 	sbcspl	r5, pc, #-1073741769	; 0xc0000037
4000f28c:	54df53df 	ldrbpl	r5, [pc], #991	; 4000f294 <HanTable+0x91c>
4000f290:	56df55df 			; <UNDEFINED> instruction: 0x56df55df
4000f294:	58df57df 	ldmpl	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
4000f298:	5adf59df 	bpl	3f7e5a1c <GPM4DAT+0x2e7e5738>
4000f29c:	5cdf5bdf 	fldmiaxpl	pc, {d21-d131}	;@ Deprecated
4000f2a0:	5edf5ddf 	mrcpl	13, 6, r5, cr15, cr15, {6}
4000f2a4:	60df5fdf 	ldrsbvs	r5, [pc], #255	; <UNPREDICTABLE>
4000f2a8:	62df61df 	sbcsvs	r6, pc, #-1073741769	; 0xc0000037
4000f2ac:	64df63df 	ldrbvs	r6, [pc], #991	; 4000f2b4 <HanTable+0x93c>
4000f2b0:	66df65df 			; <UNDEFINED> instruction: 0x66df65df
4000f2b4:	68df67df 	ldmvs	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
4000f2b8:	6adf69df 	bvs	3f7e9a3c <GPM4DAT+0x2e7e9758>
4000f2bc:	6cdf6bdf 	fldmiaxvs	pc, {d22-d132}	;@ Deprecated
4000f2c0:	6edf6ddf 	mrcvs	13, 6, r6, cr15, cr15, {6}
4000f2c4:	70df6fdf 	ldrsbvc	r6, [pc], #255	; <UNPREDICTABLE>
4000f2c8:	72df71df 	sbcsvc	r7, pc, #-1073741769	; 0xc0000037
4000f2cc:	74df73df 	ldrbvc	r7, [pc], #991	; 4000f2d4 <HanTable+0x95c>
4000f2d0:	76df75df 			; <UNDEFINED> instruction: 0x76df75df
4000f2d4:	78df77df 	ldmvc	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
4000f2d8:	7adf79df 	bvc	3f7eda5c <GPM4DAT+0x2e7ed778>
4000f2dc:	7cdf7bdf 	fldmiaxvc	pc, {d23-d133}	;@ Deprecated
4000f2e0:	7edf7ddf 	mrcvc	13, 6, r7, cr15, cr15, {6}
4000f2e4:	92df91df 	sbcsls	r9, pc, #-1073741769	; 0xc0000037
4000f2e8:	94df93df 	ldrbls	r9, [pc], #991	; 4000f2f0 <HanTable+0x978>
4000f2ec:	96df95df 			; <UNDEFINED> instruction: 0x96df95df
4000f2f0:	98df97df 	ldmls	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
4000f2f4:	9adf99df 	bls	3f7f5a78 <GPM4DAT+0x2e7f5794>
4000f2f8:	9cdf9bdf 	fldmiaxls	pc, {d25-d135}	;@ Deprecated
4000f2fc:	9edf9ddf 	mrcls	13, 6, r9, cr15, cr15, {6}
4000f300:	a0df9fdf 	ldrsbge	r9, [pc], #255	; <UNPREDICTABLE>
4000f304:	a2dfa1df 	sbcsge	sl, pc, #-1073741769	; 0xc0000037
4000f308:	a4dfa3df 	ldrbge	sl, [pc], #991	; 4000f310 <HanTable+0x998>
4000f30c:	a6dfa5df 			; <UNDEFINED> instruction: 0xa6dfa5df
4000f310:	a8dfa7df 	ldmge	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
4000f314:	aadfa9df 	bge	3f7f9a98 <GPM4DAT+0x2e7f97b4>
4000f318:	acdfabdf 	fldmiaxge	pc, {d26-d136}	;@ Deprecated
4000f31c:	aedfaddf 	mrcge	13, 6, sl, cr15, cr15, {6}
4000f320:	b0dfafdf 	ldrsblt	sl, [pc], #255	; <UNPREDICTABLE>
4000f324:	b2dfb1df 	sbcslt	fp, pc, #-1073741769	; 0xc0000037
4000f328:	b4dfb3df 	ldrblt	fp, [pc], #991	; 4000f330 <HanTable+0x9b8>
4000f32c:	b6dfb5df 			; <UNDEFINED> instruction: 0xb6dfb5df
4000f330:	b8dfb7df 	ldmlt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
4000f334:	badfb9df 	blt	3f7fdab8 <GPM4DAT+0x2e7fd7d4>
4000f338:	bcdfbbdf 	fldmiaxlt	pc, {d27-d137}	;@ Deprecated
4000f33c:	bedfbddf 	mrclt	13, 6, fp, cr15, cr15, {6}
4000f340:	c0dfbfdf 	ldrsbgt	fp, [pc], #255	; <UNPREDICTABLE>
4000f344:	c2dfc1df 	sbcsgt	ip, pc, #-1073741769	; 0xc0000037
4000f348:	c4dfc3df 	ldrbgt	ip, [pc], #991	; 4000f350 <HanTable+0x9d8>
4000f34c:	c6dfc5df 			; <UNDEFINED> instruction: 0xc6dfc5df
4000f350:	c8dfc7df 	ldmgt	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
4000f354:	cadfc9df 	bgt	3f801ad8 <GPM4DAT+0x2e8017f4>
4000f358:	ccdfcbdf 	fldmiaxgt	pc, {d28-d138}	;@ Deprecated
4000f35c:	cedfcddf 	mrcgt	13, 6, ip, cr15, cr15, {6}
4000f360:	d0dfcfdf 	ldrsble	ip, [pc], #255	; <UNPREDICTABLE>
4000f364:	d2dfd1df 	sbcsle	sp, pc, #-1073741769	; 0xc0000037
4000f368:	d4dfd3df 	ldrble	sp, [pc], #991	; 4000f370 <HanTable+0x9f8>
4000f36c:	d6dfd5df 			; <UNDEFINED> instruction: 0xd6dfd5df
4000f370:	d8dfd7df 	ldmle	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
4000f374:	dadfd9df 	ble	3f805af8 <GPM4DAT+0x2e805814>
4000f378:	dcdfdbdf 	fldmiaxle	pc, {d29-d139}	;@ Deprecated
4000f37c:	dedfdddf 	mrcle	13, 6, sp, cr15, cr15, {6}
4000f380:	e0dfdfdf 	ldrsb	sp, [pc], #255	; <UNPREDICTABLE>
4000f384:	e2dfe1df 	sbcs	lr, pc, #-1073741769	; 0xc0000037
4000f388:	e4dfe3df 	ldrb	lr, [pc], #991	; 4000f390 <HanTable+0xa18>
4000f38c:	e6dfe5df 			; <UNDEFINED> instruction: 0xe6dfe5df
4000f390:	e8dfe7df 	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
4000f394:	eadfe9df 	b	3f809b18 <GPM4DAT+0x2e809834>
4000f398:	ecdfebdf 	fldmiax	pc, {d30-d140}	;@ Deprecated
4000f39c:	eedfeddf 	mrc	13, 6, lr, cr15, cr15, {6}
4000f3a0:	f0dfefdf 			; <UNDEFINED> instruction: 0xf0dfefdf
4000f3a4:	f2dff1df 	vsra.s64	<illegal reg q15.5>, <illegal reg q7.5>, #33
4000f3a8:	f4dff3df 	pli	[pc, #991]	; 4000f78f <HanTable+0xe17>
4000f3ac:	f6dff5df 	pli	[pc, pc	; <illegal shifter operand>]
4000f3b0:	f8dff7df 			; <UNDEFINED> instruction: 0xf8dff7df
4000f3b4:	fadff9df 	blx	3f80db38 <GPM4DAT+0x2e80d854>
4000f3b8:	fcdffbdf 	ldc2l	11, cr15, [pc], {223}	; 0xdf
4000f3bc:	fedffddf 	mrc2	13, 6, pc, cr15, cr15, {6}
4000f3c0:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
4000f3c4:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4000f3c8:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
4000f3cc:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
4000f3d0:	3ae039e0 	bcc	3f81db58 <GPM4DAT+0x2e81d874>
4000f3d4:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
4000f3d8:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
4000f3dc:	40e03fe0 	rscmi	r3, r0, r0, ror #31
4000f3e0:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
4000f3e4:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
4000f3e8:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
4000f3ec:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
4000f3f0:	4ae049e0 	bmi	3f821b78 <GPM4DAT+0x2e821894>
4000f3f4:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
4000f3f8:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
4000f3fc:	50e04fe0 	rscpl	r4, r0, r0, ror #31
4000f400:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
4000f404:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
4000f408:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
4000f40c:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
4000f410:	5ae059e0 	bpl	3f825b98 <GPM4DAT+0x2e8258b4>
4000f414:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
4000f418:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
4000f41c:	60e05fe0 	rscvs	r5, r0, r0, ror #31
4000f420:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
4000f424:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
4000f428:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
4000f42c:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
4000f430:	6ae069e0 	bvs	3f829bb8 <GPM4DAT+0x2e8298d4>
4000f434:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4000f438:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
4000f43c:	70e06fe0 	rscvc	r6, r0, r0, ror #31
4000f440:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
4000f444:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4000f448:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
4000f44c:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4000f450:	7ae079e0 	bvc	3f82dbd8 <GPM4DAT+0x2e82d8f4>
4000f454:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4000f458:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
4000f45c:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
4000f460:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
4000f464:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4000f468:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
4000f46c:	9ae099e0 	bls	3f835bf4 <GPM4DAT+0x2e835910>
4000f470:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
4000f474:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4000f478:	a0e09fe0 	rscge	r9, r0, r0, ror #31
4000f47c:	62886188 	addvs	r6, r8, #136, 2	; 0x22
4000f480:	68886588 	stmvs	r8, {r3, r7, r8, sl, sp, lr}
4000f484:	6a886988 	bvs	3e229aac <GPM4DAT+0x2d2297c8>
4000f488:	71886b88 	orrvc	r6, r8, r8, lsl #23
4000f48c:	74887388 	strvc	r7, [r8], #904	; 0x388
4000f490:	76887588 	strvc	r7, [r8], r8, lsl #11
4000f494:	78887788 	stmvc	r8, {r3, r7, r8, r9, sl, ip, sp, lr}
4000f498:	7b887988 	blvc	3e22dac0 <GPM4DAT+0x2d22d7dc>
4000f49c:	7d887c88 	stcvc	12, cr7, [r8, #544]	; 0x220
4000f4a0:	82888188 	addhi	r8, r8, #136, 2	; 0x22
4000f4a4:	89888588 	stmibhi	r8, {r3, r7, r8, sl, pc}
4000f4a8:	93889188 	orrls	r9, r8, #136, 2	; 0x22
4000f4ac:	96889588 	strls	r9, [r8], r8, lsl #11
4000f4b0:	a1889788 	orrge	r9, r8, r8, lsl #15
4000f4b4:	a588a288 	strge	sl, [r8, #648]	; 0x288
4000f4b8:	b588a988 	strlt	sl, [r8, #2440]	; 0x988
4000f4bc:	c188b788 	orrgt	fp, r8, r8, lsl #15
4000f4c0:	c988c588 	stmibgt	r8, {r3, r7, r8, sl, lr, pc}
4000f4c4:	e288e188 	add	lr, r8, #136, 2	; 0x22
4000f4c8:	e888e588 	stm	r8, {r3, r7, r8, sl, sp, lr, pc}
4000f4cc:	eb88e988 	bl	3e249af4 <GPM4DAT+0x2d249810>
4000f4d0:	f388f188 	vaddw.u8	<illegal reg q7.5>, q12, d8
4000f4d4:	f688f588 			; <UNDEFINED> instruction: 0xf688f588
4000f4d8:	f888f788 			; <UNDEFINED> instruction: 0xf888f788
4000f4dc:	fc88fb88 	stc2	11, cr15, [r8], {136}	; 0x88
4000f4e0:	4189fd88 	orrmi	pc, r9, r8, lsl #27
4000f4e4:	49894589 	stmibmi	r9, {r0, r3, r7, r8, sl, lr}
4000f4e8:	53895189 	orrpl	r5, r9, #1073741858	; 0x40000022
4000f4ec:	56895589 	strpl	r5, [r9], r9, lsl #11
4000f4f0:	61895789 	orrvs	r5, r9, r9, lsl #15
4000f4f4:	63896289 	orrvs	r6, r9, #-1879048184	; 0x90000008
4000f4f8:	68896589 	stmvs	r9, {r0, r3, r7, r8, sl, sp, lr}
4000f4fc:	71896989 	orrvc	r6, r9, r9, lsl #19
4000f500:	75897389 	strvc	r7, [r9, #905]	; 0x389
4000f504:	77897689 	strvc	r7, [r9, r9, lsl #13]
4000f508:	81897b89 	orrhi	r7, r9, r9, lsl #23
4000f50c:	89898589 	stmibhi	r9, {r0, r3, r7, r8, sl, pc}
4000f510:	95899389 	strls	r9, [r9, #905]	; 0x389
4000f514:	a289a189 	addge	sl, r9, #1073741858	; 0x40000022
4000f518:	a889a589 	stmge	r9, {r0, r3, r7, r8, sl, sp, pc}
4000f51c:	ab89a989 	blge	3e279b48 <GPM4DAT+0x2d279864>
4000f520:	b089ad89 	addlt	sl, r9, r9, lsl #27
4000f524:	b389b189 	orrlt	fp, r9, #1073741858	; 0x40000022
4000f528:	b789b589 	strlt	fp, [r9, r9, lsl #11]
4000f52c:	c189b889 	orrgt	fp, r9, r9, lsl #17
4000f530:	c589c289 	strgt	ip, [r9, #649]	; 0x289
4000f534:	cb89c989 	blgt	3e281b60 <GPM4DAT+0x2d28187c>
4000f538:	d389d189 	orrle	sp, r9, #1073741858	; 0x40000022
4000f53c:	d789d589 	strle	sp, [r9, r9, lsl #11]
4000f540:	e589e189 	str	lr, [r9, #393]	; 0x189
4000f544:	f189e989 			; <UNDEFINED> instruction: 0xf189e989
4000f548:	f789f689 			; <UNDEFINED> instruction: 0xf789f689
4000f54c:	428a418a 	addmi	r4, sl, #-2147483614	; 0x80000022
4000f550:	498a458a 	stmibmi	sl, {r1, r3, r7, r8, sl, lr}
4000f554:	538a518a 	orrpl	r5, sl, #-2147483614	; 0x80000022
4000f558:	578a558a 	strpl	r5, [sl, sl, lsl #11]
4000f55c:	658a618a 	strvs	r6, [sl, #394]	; 0x18a
4000f560:	738a698a 	orrvc	r6, sl, #2260992	; 0x228000
4000f564:	818a758a 	orrhi	r7, sl, sl, lsl #11
4000f568:	858a828a 	strhi	r8, [sl, #650]	; 0x28a
4000f56c:	898a888a 	stmibhi	sl, {r1, r3, r7, fp, pc}
4000f570:	8b8a8a8a 	blhi	3e2b1fa0 <GPM4DAT+0x2d2b1cbc>
4000f574:	918a908a 	orrls	r9, sl, sl, lsl #1
4000f578:	958a938a 	strls	r9, [sl, #906]	; 0x38a
4000f57c:	988a978a 	stmls	sl, {r1, r3, r7, r8, r9, sl, ip, pc}
4000f580:	a28aa18a 	addge	sl, sl, #-2147483614	; 0x80000022
4000f584:	a98aa58a 	stmibge	sl, {r1, r3, r7, r8, sl, sp, pc}
4000f588:	b78ab68a 	strlt	fp, [sl, sl, lsl #13]
4000f58c:	d58ac18a 	strle	ip, [sl, #394]	; 0x18a
4000f590:	e28ae18a 	add	lr, sl, #-2147483614	; 0x80000022
4000f594:	e98ae58a 	stmib	sl, {r1, r3, r7, r8, sl, sp, lr, pc}
4000f598:	f38af18a 	vaddw.u8	<illegal reg q7.5>, q13, d10
4000f59c:	418bf58a 	orrmi	pc, fp, sl, lsl #11
4000f5a0:	498b458b 	stmibmi	fp, {r0, r1, r3, r7, r8, sl, lr}
4000f5a4:	628b618b 	addvs	r6, fp, #-1073741790	; 0xc0000022
4000f5a8:	688b658b 	stmvs	fp, {r0, r1, r3, r7, r8, sl, sp, lr}
4000f5ac:	6a8b698b 	bvs	3e2e9be0 <GPM4DAT+0x2d2e98fc>
4000f5b0:	738b718b 	orrvc	r7, fp, #-1073741790	; 0xc0000022
4000f5b4:	778b758b 	strvc	r7, [fp, fp, lsl #11]
4000f5b8:	a18b818b 	orrge	r8, fp, fp, lsl #3
4000f5bc:	a58ba28b 	strge	sl, [fp, #651]	; 0x28b
4000f5c0:	a98ba88b 	stmibge	fp, {r0, r1, r3, r7, fp, sp, pc}
4000f5c4:	b18bab8b 	orrlt	sl, fp, fp, lsl #23
4000f5c8:	b58bb38b 	strlt	fp, [fp, #907]	; 0x38b
4000f5cc:	b88bb78b 	stmlt	fp, {r0, r1, r3, r7, r8, r9, sl, ip, sp, pc}
4000f5d0:	618cbc8b 	orrvs	fp, ip, fp, lsl #25
4000f5d4:	638c628c 	orrvs	r6, ip, #140, 4	; 0xc0000008
4000f5d8:	698c658c 	stmibvs	ip, {r2, r3, r7, r8, sl, sp, lr}
4000f5dc:	718c6b8c 	orrvc	r6, ip, ip, lsl #23
4000f5e0:	758c738c 	strvc	r7, [ip, #908]	; 0x38c
4000f5e4:	778c768c 	strvc	r7, [ip, ip, lsl #13]
4000f5e8:	818c7b8c 	orrhi	r7, ip, ip, lsl #23
4000f5ec:	858c828c 	strhi	r8, [ip, #652]	; 0x28c
4000f5f0:	918c898c 	orrls	r8, ip, ip, lsl #19
4000f5f4:	958c938c 	strls	r9, [ip, #908]	; 0x38c
4000f5f8:	978c968c 	strls	r9, [ip, ip, lsl #13]
4000f5fc:	a28ca18c 	addge	sl, ip, #140, 2	; 0x23
4000f600:	e18ca98c 	orr	sl, ip, ip, lsl #19
4000f604:	e38ce28c 	orr	lr, ip, #140, 4	; 0xc0000008
4000f608:	e98ce58c 	stmib	ip, {r2, r3, r7, r8, sl, sp, lr, pc}
4000f60c:	f38cf18c 	vaddw.u8	<illegal reg q7.5>, q14, d12
4000f610:	f68cf58c 			; <UNDEFINED> instruction: 0xf68cf58c
4000f614:	418df78c 	orrmi	pc, sp, ip, lsl #15
4000f618:	458d428d 	strmi	r4, [sp, #653]	; 0x28d
4000f61c:	558d518d 	strpl	r5, [sp, #397]	; 0x18d
4000f620:	618d578d 	orrvs	r5, sp, sp, lsl #15
4000f624:	698d658d 	stmibvs	sp, {r0, r2, r3, r7, r8, sl, sp, lr}
4000f628:	768d758d 	strvc	r7, [sp], sp, lsl #11
4000f62c:	818d7b8d 	orrhi	r7, sp, sp, lsl #23
4000f630:	a28da18d 	addge	sl, sp, #1073741859	; 0x40000023
4000f634:	a78da58d 	strge	sl, [sp, sp, lsl #11]
4000f638:	b18da98d 	orrlt	sl, sp, sp, lsl #19
4000f63c:	b58db38d 	strlt	fp, [sp, #909]	; 0x38d
4000f640:	b88db78d 	stmlt	sp, {r0, r2, r3, r7, r8, r9, sl, ip, sp, pc}
4000f644:	c18db98d 	orrgt	fp, sp, sp, lsl #19
4000f648:	c98dc28d 	stmibgt	sp, {r0, r2, r3, r7, r9, lr, pc}
4000f64c:	d78dd68d 	strle	sp, [sp, sp, lsl #13]
4000f650:	e28de18d 	add	lr, sp, #1073741859	; 0x40000023
4000f654:	418ef78d 	orrmi	pc, lr, sp, lsl #15
4000f658:	498e458e 	stmibmi	lr, {r1, r2, r3, r7, r8, sl, lr}
4000f65c:	538e518e 	orrpl	r5, lr, #-2147483613	; 0x80000023
4000f660:	618e578e 	orrvs	r5, lr, lr, lsl #15
4000f664:	828e818e 	addhi	r8, lr, #-2147483613	; 0x80000023
4000f668:	898e858e 	stmibhi	lr, {r1, r2, r3, r7, r8, sl, pc}
4000f66c:	918e908e 	orrls	r9, lr, lr, lsl #1
4000f670:	958e938e 	strls	r9, [lr, #910]	; 0x38e
4000f674:	988e978e 	stmls	lr, {r1, r2, r3, r7, r8, r9, sl, ip, pc}
4000f678:	a98ea18e 	stmibge	lr, {r1, r2, r3, r7, r8, sp, pc}
4000f67c:	b78eb68e 	strlt	fp, [lr, lr, lsl #13]
4000f680:	c28ec18e 	addgt	ip, lr, #-2147483613	; 0x80000023
4000f684:	c98ec58e 	stmibgt	lr, {r1, r2, r3, r7, r8, sl, lr, pc}
4000f688:	d38ed18e 	orrle	sp, lr, #-2147483613	; 0x80000023
4000f68c:	e18ed68e 	orr	sp, lr, lr, lsl #13
4000f690:	e98ee58e 	stmib	lr, {r1, r2, r3, r7, r8, sl, sp, lr, pc}
4000f694:	f38ef18e 	vaddw.u8	<illegal reg q7.5>, q15, d14
4000f698:	618f418f 	orrvs	r4, pc, pc, lsl #3
4000f69c:	658f628f 	strvs	r6, [pc, #655]	; 4000f933 <HanTable+0xfbb>
4000f6a0:	698f678f 	stmibvs	pc, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr}	; <UNPREDICTABLE>
4000f6a4:	708f6b8f 	addvc	r6, pc, pc, lsl #23
4000f6a8:	738f718f 	orrvc	r7, pc, #-1073741789	; 0xc0000023
4000f6ac:	778f758f 	strvc	r7, [pc, pc, lsl #11]
4000f6b0:	a18f7b8f 	orrge	r7, pc, pc, lsl #23
4000f6b4:	a58fa28f 	strge	sl, [pc, #655]	; 4000f94b <HanTable+0xfd3>
4000f6b8:	b18fa98f 	orrlt	sl, pc, pc, lsl #19
4000f6bc:	b58fb38f 	strlt	fp, [pc, #911]	; 4000fa53 <HanTable+0x10db>
4000f6c0:	6190b78f 	orrsvs	fp, r0, pc, lsl #15
4000f6c4:	63906290 	orrsvs	r6, r0, #144, 4
4000f6c8:	68906590 	ldmvs	r0, {r4, r7, r8, sl, sp, lr}
4000f6cc:	6a906990 	bvs	3e429d14 <GPM4DAT+0x2d429a30>
4000f6d0:	71906b90 			; <UNDEFINED> instruction: 0x71906b90
4000f6d4:	75907390 	ldrvc	r7, [r0, #912]	; 0x390
4000f6d8:	77907690 			; <UNDEFINED> instruction: 0x77907690
4000f6dc:	79907890 	ldmibvc	r0, {r4, r7, fp, ip, sp, lr}
4000f6e0:	7d907b90 	vldrvc	d7, [r0, #576]	; 0x240
4000f6e4:	82908190 	addshi	r8, r0, #144, 2	; 0x24
4000f6e8:	89908590 	ldmibhi	r0, {r4, r7, r8, sl, pc}
4000f6ec:	93909190 	orrsls	r9, r0, #144, 2	; 0x24
4000f6f0:	96909590 			; <UNDEFINED> instruction: 0x96909590
4000f6f4:	a1909790 			; <UNDEFINED> instruction: 0xa1909790
4000f6f8:	a590a290 	ldrge	sl, [r0, #656]	; 0x290
4000f6fc:	b190a990 			; <UNDEFINED> instruction: 0xb190a990
4000f700:	e190b790 			; <UNDEFINED> instruction: 0xe190b790
4000f704:	e490e290 	ldr	lr, [r0], #656	; 0x290
4000f708:	e990e590 	ldmib	r0, {r4, r7, r8, sl, sp, lr, pc}
4000f70c:	ec90eb90 	vldmia	r0, {d14-d21}
4000f710:	f390f190 	vsra.u64	d15, d0, #48
4000f714:	f690f590 	pldw	[r0], r0	; <illegal shifter operand>
4000f718:	fd90f790 	ldc2	7, cr15, [r0, #576]	; 0x240
4000f71c:	42914191 	addsmi	r4, r1, #1073741860	; 0x40000024
4000f720:	49914591 	ldmibmi	r1, {r0, r4, r7, r8, sl, lr}
4000f724:	53915191 	orrspl	r5, r1, #1073741860	; 0x40000024
4000f728:	56915591 			; <UNDEFINED> instruction: 0x56915591
4000f72c:	61915791 			; <UNDEFINED> instruction: 0x61915791
4000f730:	65916291 	ldrvs	r6, [r1, #657]	; 0x291
4000f734:	71916991 			; <UNDEFINED> instruction: 0x71916991
4000f738:	76917391 			; <UNDEFINED> instruction: 0x76917391
4000f73c:	7a917791 	bvc	3e46d588 <GPM4DAT+0x2d46d2a4>
4000f740:	85918191 	ldrhi	r8, [r1, #401]	; 0x191
4000f744:	a291a191 	addsge	sl, r1, #1073741860	; 0x40000024
4000f748:	a991a591 	ldmibge	r1, {r0, r4, r7, r8, sl, sp, pc}
4000f74c:	b191ab91 			; <UNDEFINED> instruction: 0xb191ab91
4000f750:	b591b391 	ldrlt	fp, [r1, #913]	; 0x391
4000f754:	bc91b791 	ldclt	7, cr11, [r1], {145}	; 0x91
4000f758:	c191bd91 			; <UNDEFINED> instruction: 0xc191bd91
4000f75c:	c991c591 	ldmibgt	r1, {r0, r4, r7, r8, sl, lr, pc}
4000f760:	4192d691 			; <UNDEFINED> instruction: 0x4192d691
4000f764:	49924592 	ldmibmi	r2, {r1, r4, r7, r8, sl, lr}
4000f768:	53925192 	orrspl	r5, r2, #-2147483612	; 0x80000024
4000f76c:	61925592 			; <UNDEFINED> instruction: 0x61925592
4000f770:	65926292 	ldrvs	r6, [r2, #658]	; 0x292
4000f774:	73926992 	orrsvc	r6, r2, #2392064	; 0x248000
4000f778:	77927592 			; <UNDEFINED> instruction: 0x77927592
4000f77c:	82928192 	addshi	r8, r2, #-2147483612	; 0x80000024
4000f780:	88928592 	ldmhi	r2, {r1, r4, r7, r8, sl, pc}
4000f784:	91928992 			; <UNDEFINED> instruction: 0x91928992
4000f788:	95929392 	ldrls	r9, [r2, #914]	; 0x392
4000f78c:	a1929792 			; <UNDEFINED> instruction: 0xa1929792
4000f790:	c192b692 			; <UNDEFINED> instruction: 0xc192b692
4000f794:	e592e192 	ldr	lr, [r2, #402]	; 0x192
4000f798:	f192e992 			; <UNDEFINED> instruction: 0xf192e992
4000f79c:	4193f392 			; <UNDEFINED> instruction: 0x4193f392
4000f7a0:	49934293 	ldmibmi	r3, {r0, r1, r4, r7, r9, lr}
4000f7a4:	53935193 	orrspl	r5, r3, #-1073741788	; 0xc0000024
4000f7a8:	61935793 			; <UNDEFINED> instruction: 0x61935793
4000f7ac:	65936293 	ldrvs	r6, [r3, #659]	; 0x293
4000f7b0:	6a936993 	bvs	3e4e9e04 <GPM4DAT+0x2d4e9b20>
4000f7b4:	71936b93 			; <UNDEFINED> instruction: 0x71936b93
4000f7b8:	75937393 	ldrvc	r7, [r3, #915]	; 0x393
4000f7bc:	78937793 	ldmvc	r3, {r0, r1, r4, r7, r8, r9, sl, ip, sp, lr}
4000f7c0:	81937c93 			; <UNDEFINED> instruction: 0x81937c93
4000f7c4:	89938593 	ldmibhi	r3, {r0, r1, r4, r7, r8, sl, pc}
4000f7c8:	a293a193 	addsge	sl, r3, #-1073741788	; 0xc0000024
4000f7cc:	a993a593 	ldmibge	r3, {r0, r1, r4, r7, r8, sl, sp, pc}
4000f7d0:	b193af93 			; <UNDEFINED> instruction: 0xb193af93
4000f7d4:	b593b393 	ldrlt	fp, [r3, #915]	; 0x393
4000f7d8:	bc93b793 	ldclt	7, cr11, [r3], {147}	; 0x93
4000f7dc:	62946194 	addsvs	r6, r4, #148, 2	; 0x25
4000f7e0:	65946394 	ldrvs	r6, [r4, #916]	; 0x394
4000f7e4:	69946894 	ldmibvs	r4, {r2, r4, r7, fp, sp, lr}
4000f7e8:	6b946a94 	blvs	3e52a240 <GPM4DAT+0x2d529f5c>
4000f7ec:	70946c94 	umullsvc	r6, r4, r4, ip
4000f7f0:	73947194 	orrsvc	r7, r4, #148, 2	; 0x25
4000f7f4:	76947594 			; <UNDEFINED> instruction: 0x76947594
4000f7f8:	78947794 	ldmvc	r4, {r2, r4, r7, r8, r9, sl, ip, sp, lr}
4000f7fc:	7d947994 	ldcvc	9, cr7, [r4, #592]	; 0x250
4000f800:	82948194 	addshi	r8, r4, #148, 2	; 0x25
4000f804:	89948594 	ldmibhi	r4, {r2, r4, r7, r8, sl, pc}
4000f808:	93949194 	orrsls	r9, r4, #148, 2	; 0x25
4000f80c:	96949594 			; <UNDEFINED> instruction: 0x96949594
4000f810:	a1949794 			; <UNDEFINED> instruction: 0xa1949794
4000f814:	e294e194 	adds	lr, r4, #148, 2	; 0x25
4000f818:	e594e394 	ldr	lr, [r4, #916]	; 0x394
4000f81c:	e994e894 	ldmib	r4, {r2, r4, r7, fp, sp, lr, pc}
4000f820:	ec94eb94 	vldmia	r4, {d14-d23}
4000f824:	f394f194 	vsra.u64	d15, d4, #44
4000f828:	f794f594 	pldw	[r4, r4	; <illegal shifter operand>]
4000f82c:	fc94f994 	ldc2	9, cr15, [r4], {148}	; 0x94
4000f830:	42954195 	addsmi	r4, r5, #1073741861	; 0x40000025
4000f834:	49954595 	ldmibmi	r5, {r0, r2, r4, r7, r8, sl, lr}
4000f838:	53955195 	orrspl	r5, r5, #1073741861	; 0x40000025
4000f83c:	56955595 			; <UNDEFINED> instruction: 0x56955595
4000f840:	61955795 			; <UNDEFINED> instruction: 0x61955795
4000f844:	69956595 	ldmibvs	r5, {r0, r2, r4, r7, r8, sl, sp, lr}
4000f848:	77957695 			; <UNDEFINED> instruction: 0x77957695
4000f84c:	85958195 	ldrhi	r8, [r5, #405]	; 0x195
4000f850:	a295a195 	addsge	sl, r5, #1073741861	; 0x40000025
4000f854:	a895a595 	ldmge	r5, {r0, r2, r4, r7, r8, sl, sp, pc}
4000f858:	ab95a995 	blge	3e579eb4 <GPM4DAT+0x2d579bd0>
4000f85c:	b195ad95 			; <UNDEFINED> instruction: 0xb195ad95
4000f860:	b595b395 	ldrlt	fp, [r5, #917]	; 0x395
4000f864:	b995b795 	ldmiblt	r5, {r0, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f868:	c195bb95 			; <UNDEFINED> instruction: 0xc195bb95
4000f86c:	c995c595 	ldmibgt	r5, {r0, r2, r4, r7, r8, sl, lr, pc}
4000f870:	f695e195 			; <UNDEFINED> instruction: 0xf695e195
4000f874:	45964196 	ldrmi	r4, [r6, #406]	; 0x196
4000f878:	51964996 			; <UNDEFINED> instruction: 0x51964996
4000f87c:	55965396 	ldrpl	r5, [r6, #918]	; 0x396
4000f880:	81966196 			; <UNDEFINED> instruction: 0x81966196
4000f884:	85968296 	ldrhi	r8, [r6, #662]	; 0x296
4000f888:	91968996 			; <UNDEFINED> instruction: 0x91968996
4000f88c:	95969396 	ldrls	r9, [r6, #918]	; 0x396
4000f890:	a1969796 			; <UNDEFINED> instruction: 0xa1969796
4000f894:	c196b696 			; <UNDEFINED> instruction: 0xc196b696
4000f898:	e196d796 			; <UNDEFINED> instruction: 0xe196d796
4000f89c:	e996e596 	ldmib	r6, {r1, r2, r4, r7, r8, sl, sp, lr, pc}
4000f8a0:	f596f396 	pldw	[r6, #918]	; 0x396
4000f8a4:	4197f796 			; <UNDEFINED> instruction: 0x4197f796
4000f8a8:	49974597 	ldmibmi	r7, {r0, r1, r2, r4, r7, r8, sl, lr}
4000f8ac:	57975197 			; <UNDEFINED> instruction: 0x57975197
4000f8b0:	62976197 	addsvs	r6, r7, #-1073741787	; 0xc0000025
4000f8b4:	68976597 	ldmvs	r7, {r0, r1, r2, r4, r7, r8, sl, sp, lr}
4000f8b8:	6b976997 	blvs	3e5e9f1c <GPM4DAT+0x2d5e9c38>
4000f8bc:	73977197 	orrsvc	r7, r7, #-1073741787	; 0xc0000025
4000f8c0:	77977597 			; <UNDEFINED> instruction: 0x77977597
4000f8c4:	a1978197 			; <UNDEFINED> instruction: 0xa1978197
4000f8c8:	a597a297 	ldrge	sl, [r7, #663]	; 0x297
4000f8cc:	a997a897 	ldmibge	r7, {r0, r1, r2, r4, r7, fp, sp, pc}
4000f8d0:	b397b197 	orrslt	fp, r7, #-1073741787	; 0xc0000025
4000f8d4:	b697b597 			; <UNDEFINED> instruction: 0xb697b597
4000f8d8:	b897b797 	ldmlt	r7, {r0, r1, r2, r4, r7, r8, r9, sl, ip, sp, pc}
4000f8dc:	62986198 	addsvs	r6, r8, #152, 2	; 0x26
4000f8e0:	69986598 	ldmibvs	r8, {r3, r4, r7, r8, sl, sp, lr}
4000f8e4:	73987198 	orrsvc	r7, r8, #152, 2	; 0x26
4000f8e8:	76987598 			; <UNDEFINED> instruction: 0x76987598
4000f8ec:	7d987798 	ldcvc	7, cr7, [r8, #608]	; 0x260
4000f8f0:	82988198 	addshi	r8, r8, #152, 2	; 0x26
4000f8f4:	89988598 	ldmibhi	r8, {r3, r4, r7, r8, sl, pc}
4000f8f8:	93989198 	orrsls	r9, r8, #152, 2	; 0x26
4000f8fc:	96989598 			; <UNDEFINED> instruction: 0x96989598
4000f900:	e1989798 			; <UNDEFINED> instruction: 0xe1989798
4000f904:	e598e298 	ldr	lr, [r8, #664]	; 0x298
4000f908:	eb98e998 	bl	3e649f70 <GPM4DAT+0x2d649c8c>
4000f90c:	f198ec98 			; <UNDEFINED> instruction: 0xf198ec98
4000f910:	f598f398 	pldw	[r8, #920]	; 0x398
4000f914:	f798f698 	pldw	[r8, r8	; <illegal shifter operand>]
4000f918:	4199fd98 			; <UNDEFINED> instruction: 0x4199fd98
4000f91c:	45994299 	ldrmi	r4, [r9, #665]	; 0x299
4000f920:	51994999 			; <UNDEFINED> instruction: 0x51994999
4000f924:	55995399 	ldrpl	r5, [r9, #921]	; 0x399
4000f928:	57995699 			; <UNDEFINED> instruction: 0x57995699
4000f92c:	76996199 			; <UNDEFINED> instruction: 0x76996199
4000f930:	a299a199 	addsge	sl, r9, #1073741862	; 0x40000026
4000f934:	a999a599 	ldmibge	r9, {r0, r3, r4, r7, r8, sl, sp, pc}
4000f938:	c199b799 			; <UNDEFINED> instruction: 0xc199b799
4000f93c:	e199c999 			; <UNDEFINED> instruction: 0xe199c999
4000f940:	459a419a 	ldrmi	r4, [sl, #410]	; 0x19a
4000f944:	829a819a 	addshi	r8, sl, #-2147483610	; 0x80000026
4000f948:	899a859a 	ldmibhi	sl, {r1, r3, r4, r7, r8, sl, pc}
4000f94c:	919a909a 			; <UNDEFINED> instruction: 0x919a909a
4000f950:	c19a979a 			; <UNDEFINED> instruction: 0xc19a979a
4000f954:	e59ae19a 	ldr	lr, [sl, #410]	; 0x19a
4000f958:	f19ae99a 			; <UNDEFINED> instruction: 0xf19ae99a
4000f95c:	f79af39a 	pldw	[sl, sl	; <illegal shifter operand>]
4000f960:	629b619b 	addsvs	r6, fp, #-1073741786	; 0xc0000026
4000f964:	689b659b 	ldmvs	fp, {r0, r1, r3, r4, r7, r8, sl, sp, lr}
4000f968:	719b699b 			; <UNDEFINED> instruction: 0x719b699b
4000f96c:	759b739b 	ldrvc	r7, [fp, #923]	; 0x39b
4000f970:	859b819b 	ldrhi	r8, [fp, #411]	; 0x19b
4000f974:	919b899b 			; <UNDEFINED> instruction: 0x919b899b
4000f978:	a19b939b 			; <UNDEFINED> instruction: 0xa19b939b
4000f97c:	a99ba59b 	ldmibge	fp, {r0, r1, r3, r4, r7, r8, sl, sp, pc}
4000f980:	b39bb19b 	orrslt	fp, fp, #-1073741786	; 0xc0000026
4000f984:	b79bb59b 			; <UNDEFINED> instruction: 0xb79bb59b
4000f988:	629c619c 	addsvs	r6, ip, #156, 2	; 0x27
4000f98c:	699c659c 	ldmibvs	ip, {r2, r3, r4, r7, r8, sl, sp, lr}
4000f990:	739c719c 	orrsvc	r7, ip, #156, 2	; 0x27
4000f994:	769c759c 			; <UNDEFINED> instruction: 0x769c759c
4000f998:	789c779c 	ldmvc	ip, {r2, r3, r4, r7, r8, r9, sl, ip, sp, lr}
4000f99c:	7d9c7c9c 	ldcvc	12, cr7, [ip, #624]	; 0x270
4000f9a0:	829c819c 	addshi	r8, ip, #156, 2	; 0x27
4000f9a4:	899c859c 	ldmibhi	ip, {r2, r3, r4, r7, r8, sl, pc}
4000f9a8:	939c919c 	orrsls	r9, ip, #156, 2	; 0x27
4000f9ac:	969c959c 			; <UNDEFINED> instruction: 0x969c959c
4000f9b0:	a19c979c 			; <UNDEFINED> instruction: 0xa19c979c
4000f9b4:	a59ca29c 	ldrge	sl, [ip, #668]	; 0x29c
4000f9b8:	b79cb59c 			; <UNDEFINED> instruction: 0xb79cb59c
4000f9bc:	e29ce19c 	adds	lr, ip, #156, 2	; 0x27
4000f9c0:	e99ce59c 	ldmib	ip, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
4000f9c4:	f39cf19c 	vsra.u64	d15, d12, #36
4000f9c8:	f69cf59c 	pldw	[ip], ip	; <illegal shifter operand>
4000f9cc:	fd9cf79c 	ldc2	7, cr15, [ip, #624]	; 0x270
4000f9d0:	429d419d 	addsmi	r4, sp, #1073741863	; 0x40000027
4000f9d4:	499d459d 	ldmibmi	sp, {r0, r2, r3, r4, r7, r8, sl, lr}
4000f9d8:	539d519d 	orrspl	r5, sp, #1073741863	; 0x40000027
4000f9dc:	579d559d 			; <UNDEFINED> instruction: 0x579d559d
4000f9e0:	629d619d 	addsvs	r6, sp, #1073741863	; 0x40000027
4000f9e4:	699d659d 	ldmibvs	sp, {r0, r2, r3, r4, r7, r8, sl, sp, lr}
4000f9e8:	739d719d 	orrsvc	r7, sp, #1073741863	; 0x40000027
4000f9ec:	769d759d 			; <UNDEFINED> instruction: 0x769d759d
4000f9f0:	819d779d 			; <UNDEFINED> instruction: 0x819d779d
4000f9f4:	939d859d 	orrsls	r8, sp, #658505728	; 0x27400000
4000f9f8:	a19d959d 			; <UNDEFINED> instruction: 0xa19d959d
4000f9fc:	a59da29d 	ldrge	sl, [sp, #669]	; 0x29d
4000fa00:	b19da99d 			; <UNDEFINED> instruction: 0xb19da99d
4000fa04:	b59db39d 	ldrlt	fp, [sp, #925]	; 0x39d
4000fa08:	c19db79d 			; <UNDEFINED> instruction: 0xc19db79d
4000fa0c:	d79dc59d 			; <UNDEFINED> instruction: 0xd79dc59d
4000fa10:	419ef69d 			; <UNDEFINED> instruction: 0x419ef69d
4000fa14:	499e459e 	ldmibmi	lr, {r1, r2, r3, r4, r7, r8, sl, lr}
4000fa18:	539e519e 	orrspl	r5, lr, #-2147483609	; 0x80000027
4000fa1c:	579e559e 			; <UNDEFINED> instruction: 0x579e559e
4000fa20:	659e619e 	ldrvs	r6, [lr, #414]	; 0x19e
4000fa24:	739e699e 	orrsvc	r6, lr, #2588672	; 0x278000
4000fa28:	779e759e 			; <UNDEFINED> instruction: 0x779e759e
4000fa2c:	829e819e 	addshi	r8, lr, #-2147483609	; 0x80000027
4000fa30:	899e859e 	ldmibhi	lr, {r1, r2, r3, r4, r7, r8, sl, pc}
4000fa34:	939e919e 	orrsls	r9, lr, #-2147483609	; 0x80000027
4000fa38:	979e959e 			; <UNDEFINED> instruction: 0x979e959e
4000fa3c:	b69ea19e 			; <UNDEFINED> instruction: 0xb69ea19e
4000fa40:	e19ec19e 			; <UNDEFINED> instruction: 0xe19ec19e
4000fa44:	e59ee29e 	ldr	lr, [lr, #670]	; 0x29e
4000fa48:	f19ee99e 			; <UNDEFINED> instruction: 0xf19ee99e
4000fa4c:	f79ef59e 	pldw	[lr, lr	; <illegal shifter operand>]
4000fa50:	429f419f 	addsmi	r4, pc, #-1073741785	; 0xc0000027
4000fa54:	499f459f 	ldmibmi	pc, {r0, r1, r2, r3, r4, r7, r8, sl, lr}	; <UNPREDICTABLE>
4000fa58:	539f519f 	orrspl	r5, pc, #-1073741785	; 0xc0000027
4000fa5c:	579f559f 			; <UNDEFINED> instruction: 0x579f559f
4000fa60:	629f619f 	addsvs	r6, pc, #-1073741785	; 0xc0000027
4000fa64:	699f659f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
4000fa68:	739f719f 	orrsvc	r7, pc, #-1073741785	; 0xc0000027
4000fa6c:	779f759f 			; <UNDEFINED> instruction: 0x779f759f
4000fa70:	7b9f789f 	blvc	3e7edcf4 <GPM4DAT+0x2d7eda10>
4000fa74:	a19f7c9f 	ldage	r7, [pc]	; <UNPREDICTABLE>
4000fa78:	a59fa29f 	ldrge	sl, [pc, #671]	; 4000fd1f <HanTable+0x13a7>
4000fa7c:	b19fa99f 			; <UNDEFINED> instruction: 0xb19fa99f
4000fa80:	b59fb39f 	ldrlt	fp, [pc, #927]	; 4000fe27 <HanTable+0x14af>
4000fa84:	61a0b79f 	lslvs	fp, pc	; <illegal shifter operand>
4000fa88:	65a062a0 	strvs	r6, [r0, #672]!	; 0x2a0
4000fa8c:	68a067a0 	stmiavs	r0!, {r5, r7, r8, r9, sl, sp, lr}
4000fa90:	6aa069a0 	bvs	3e82a118 <GPM4DAT+0x2d829e34>
4000fa94:	71a06ba0 	lsrvc	r6, r0, #23
4000fa98:	75a073a0 	strvc	r7, [r0, #928]!	; 0x3a0
4000fa9c:	78a077a0 	stmiavc	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
4000faa0:	7da07ba0 	stcvc	11, cr7, [r0, #640]!	; 0x280
4000faa4:	82a081a0 	adchi	r8, r0, #160, 2	; 0x28
4000faa8:	89a085a0 	stmibhi	r0!, {r5, r7, r8, sl, pc}
4000faac:	93a091a0 	movls	r9, #160, 2	; 0x28
4000fab0:	96a095a0 	strtls	r9, [r0], r0, lsr #11
4000fab4:	98a097a0 	stmials	r0!, {r5, r7, r8, r9, sl, ip, pc}
4000fab8:	a2a0a1a0 	adcge	sl, r0, #160, 2	; 0x28
4000fabc:	b7a0a9a0 	strlt	sl, [r0, r0, lsr #19]!
4000fac0:	e2a0e1a0 	adc	lr, r0, #160, 2	; 0x28
4000fac4:	e9a0e5a0 	stmib	r0!, {r5, r7, r8, sl, sp, lr, pc}
4000fac8:	f1a0eba0 			; <UNDEFINED> instruction: 0xf1a0eba0
4000facc:	f5a0f3a0 			; <UNDEFINED> instruction: 0xf5a0f3a0
4000fad0:	f8a0f7a0 			; <UNDEFINED> instruction: 0xf8a0f7a0
4000fad4:	41a1fda0 			; <UNDEFINED> instruction: 0x41a1fda0
4000fad8:	45a142a1 	strmi	r4, [r1, #673]!	; 0x2a1
4000fadc:	51a149a1 			; <UNDEFINED> instruction: 0x51a149a1
4000fae0:	55a153a1 	strpl	r5, [r1, #929]!	; 0x3a1
4000fae4:	57a156a1 	strpl	r5, [r1, r1, lsr #13]!
4000fae8:	62a161a1 	adcvs	r6, r1, #1073741864	; 0x40000028
4000faec:	69a165a1 	stmibvs	r1!, {r0, r5, r7, r8, sl, sp, lr}
4000faf0:	76a175a1 	strtvc	r7, [r1], r1, lsr #11
4000faf4:	79a177a1 	stmibvc	r1!, {r0, r5, r7, r8, r9, sl, ip, sp, lr}
4000faf8:	a1a181a1 			; <UNDEFINED> instruction: 0xa1a181a1
4000fafc:	a4a1a2a1 	strtge	sl, [r1], #673	; 0x2a1
4000fb00:	a9a1a5a1 	stmibge	r1!, {r0, r5, r7, r8, sl, sp, pc}
4000fb04:	b1a1aba1 			; <UNDEFINED> instruction: 0xb1a1aba1
4000fb08:	b5a1b3a1 	strlt	fp, [r1, #929]!	; 0x3a1
4000fb0c:	c1a1b7a1 			; <UNDEFINED> instruction: 0xc1a1b7a1
4000fb10:	d6a1c5a1 	strtle	ip, [r1], r1, lsr #11
4000fb14:	41a2d7a1 			; <UNDEFINED> instruction: 0x41a2d7a1
4000fb18:	49a245a2 	stmibmi	r2!, {r1, r5, r7, r8, sl, lr}
4000fb1c:	55a253a2 	strpl	r5, [r2, #930]!	; 0x3a2
4000fb20:	61a257a2 			; <UNDEFINED> instruction: 0x61a257a2
4000fb24:	69a265a2 	stmibvs	r2!, {r1, r5, r7, r8, sl, sp, lr}
4000fb28:	75a273a2 	strvc	r7, [r2, #930]!	; 0x3a2
4000fb2c:	82a281a2 	adchi	r8, r2, #-2147483608	; 0x80000028
4000fb30:	85a283a2 	strhi	r8, [r2, #930]!	; 0x3a2
4000fb34:	89a288a2 	stmibhi	r2!, {r1, r5, r7, fp, pc}
4000fb38:	8ba28aa2 	blhi	3e8b25c8 <GPM4DAT+0x2d8b22e4>
4000fb3c:	93a291a2 			; <UNDEFINED> instruction: 0x93a291a2
4000fb40:	97a295a2 	strls	r9, [r2, r2, lsr #11]!
4000fb44:	9da29ba2 	stcls	11, cr9, [r2, #648]!	; 0x288
4000fb48:	a5a2a1a2 	strge	sl, [r2, #418]!	; 0x1a2
4000fb4c:	b3a2a9a2 			; <UNDEFINED> instruction: 0xb3a2a9a2
4000fb50:	c1a2b5a2 			; <UNDEFINED> instruction: 0xc1a2b5a2
4000fb54:	e5a2e1a2 	str	lr, [r2, #418]!	; 0x1a2
4000fb58:	41a3e9a2 			; <UNDEFINED> instruction: 0x41a3e9a2
4000fb5c:	49a345a3 	stmibmi	r3!, {r0, r1, r5, r7, r8, sl, lr}
4000fb60:	55a351a3 	strpl	r5, [r3, #419]!	; 0x1a3
4000fb64:	65a361a3 	strvs	r6, [r3, #419]!	; 0x1a3
4000fb68:	71a369a3 			; <UNDEFINED> instruction: 0x71a369a3
4000fb6c:	a1a375a3 			; <UNDEFINED> instruction: 0xa1a375a3
4000fb70:	a5a3a2a3 	strge	sl, [r3, #675]!	; 0x2a3
4000fb74:	a9a3a8a3 	stmibge	r3!, {r0, r1, r5, r7, fp, sp, pc}
4000fb78:	b1a3aba3 			; <UNDEFINED> instruction: 0xb1a3aba3
4000fb7c:	b5a3b3a3 	strlt	fp, [r3, #931]!	; 0x3a3
4000fb80:	b7a3b6a3 	strlt	fp, [r3, r3, lsr #13]!
4000fb84:	bba3b9a3 	bllt	3e8fe218 <GPM4DAT+0x2d8fdf34>
4000fb88:	62a461a4 	adcvs	r6, r4, #164, 2	; 0x29
4000fb8c:	64a463a4 	strtvs	r6, [r4], #932	; 0x3a4
4000fb90:	68a465a4 	stmiavs	r4!, {r2, r5, r7, r8, sl, sp, lr}
4000fb94:	6aa469a4 	bvs	3e92a22c <GPM4DAT+0x2d929f48>
4000fb98:	6ca46ba4 	vstmiavs	r4!, {d6-d23}
4000fb9c:	73a471a4 			; <UNDEFINED> instruction: 0x73a471a4
4000fba0:	77a475a4 	strvc	r7, [r4, r4, lsr #11]!
4000fba4:	81a47ba4 			; <UNDEFINED> instruction: 0x81a47ba4
4000fba8:	85a482a4 	strhi	r8, [r4, #676]!	; 0x2a4
4000fbac:	91a489a4 			; <UNDEFINED> instruction: 0x91a489a4
4000fbb0:	95a493a4 	strls	r9, [r4, #932]!	; 0x3a4
4000fbb4:	97a496a4 	strls	r9, [r4, r4, lsr #13]!
4000fbb8:	a1a49ba4 			; <UNDEFINED> instruction: 0xa1a49ba4
4000fbbc:	a5a4a2a4 	strge	sl, [r4, #676]!	; 0x2a4
4000fbc0:	e1a4b3a4 			; <UNDEFINED> instruction: 0xe1a4b3a4
4000fbc4:	e5a4e2a4 	str	lr, [r4, #676]!	; 0x2a4
4000fbc8:	e9a4e8a4 	stmib	r4!, {r2, r5, r7, fp, sp, lr, pc}
4000fbcc:	f1a4eba4 			; <UNDEFINED> instruction: 0xf1a4eba4
4000fbd0:	f5a4f3a4 			; <UNDEFINED> instruction: 0xf5a4f3a4
4000fbd4:	f8a4f7a4 			; <UNDEFINED> instruction: 0xf8a4f7a4
4000fbd8:	42a541a5 	adcmi	r4, r5, #1073741865	; 0x40000029
4000fbdc:	48a545a5 	stmiami	r5!, {r0, r2, r5, r7, r8, sl, lr}
4000fbe0:	51a549a5 			; <UNDEFINED> instruction: 0x51a549a5
4000fbe4:	55a553a5 	strpl	r5, [r5, #933]!	; 0x3a5
4000fbe8:	57a556a5 	strpl	r5, [r5, r5, lsr #13]!
4000fbec:	62a561a5 	adcvs	r6, r5, #1073741865	; 0x40000029
4000fbf0:	69a565a5 	stmibvs	r5!, {r0, r2, r5, r7, r8, sl, sp, lr}
4000fbf4:	75a573a5 	strvc	r7, [r5, #933]!	; 0x3a5
4000fbf8:	77a576a5 	strvc	r7, [r5, r5, lsr #13]!
4000fbfc:	81a57ba5 			; <UNDEFINED> instruction: 0x81a57ba5
4000fc00:	a1a585a5 			; <UNDEFINED> instruction: 0xa1a585a5
4000fc04:	a3a5a2a5 			; <UNDEFINED> instruction: 0xa3a5a2a5
4000fc08:	a9a5a5a5 	stmibge	r5!, {r0, r2, r5, r7, r8, sl, sp, pc}
4000fc0c:	b3a5b1a5 			; <UNDEFINED> instruction: 0xb3a5b1a5
4000fc10:	b7a5b5a5 	strlt	fp, [r5, r5, lsr #11]!
4000fc14:	c5a5c1a5 	strgt	ip, [r5, #421]!	; 0x1a5
4000fc18:	e1a5d6a5 			; <UNDEFINED> instruction: 0xe1a5d6a5
4000fc1c:	41a6f6a5 			; <UNDEFINED> instruction: 0x41a6f6a5
4000fc20:	45a642a6 	strmi	r4, [r6, #678]!	; 0x2a6
4000fc24:	51a649a6 			; <UNDEFINED> instruction: 0x51a649a6
4000fc28:	61a653a6 			; <UNDEFINED> instruction: 0x61a653a6
4000fc2c:	81a665a6 			; <UNDEFINED> instruction: 0x81a665a6
4000fc30:	85a682a6 	strhi	r8, [r6, #678]!	; 0x2a6
4000fc34:	89a688a6 	stmibhi	r6!, {r1, r2, r5, r7, fp, pc}
4000fc38:	8ba68aa6 	blhi	3e9b26d8 <GPM4DAT+0x2d9b23f4>
4000fc3c:	93a691a6 			; <UNDEFINED> instruction: 0x93a691a6
4000fc40:	97a695a6 	strls	r9, [r6, r6, lsr #11]!
4000fc44:	9ca69ba6 	vstmials	r6!, {d9-d27}
4000fc48:	a9a6a1a6 	stmibge	r6!, {r1, r2, r5, r7, r8, sp, pc}
4000fc4c:	c1a6b6a6 			; <UNDEFINED> instruction: 0xc1a6b6a6
4000fc50:	e2a6e1a6 	adc	lr, r6, #-2147483607	; 0x80000029
4000fc54:	e9a6e5a6 	stmib	r6!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
4000fc58:	41a7f7a6 			; <UNDEFINED> instruction: 0x41a7f7a6
4000fc5c:	49a745a7 	stmibmi	r7!, {r0, r1, r2, r5, r7, r8, sl, lr}
4000fc60:	55a751a7 	strpl	r5, [r7, #423]!	; 0x1a7
4000fc64:	61a757a7 			; <UNDEFINED> instruction: 0x61a757a7
4000fc68:	65a762a7 	strvs	r6, [r7, #679]!	; 0x2a7
4000fc6c:	71a769a7 			; <UNDEFINED> instruction: 0x71a769a7
4000fc70:	75a773a7 	strvc	r7, [r7, #935]!	; 0x3a7
4000fc74:	a2a7a1a7 	adcge	sl, r7, #-1073741783	; 0xc0000029
4000fc78:	a9a7a5a7 	stmibge	r7!, {r0, r1, r2, r5, r7, r8, sl, sp, pc}
4000fc7c:	b1a7aba7 			; <UNDEFINED> instruction: 0xb1a7aba7
4000fc80:	b5a7b3a7 	strlt	fp, [r7, #935]!	; 0x3a7
4000fc84:	b8a7b7a7 	stmialt	r7!, {r0, r1, r2, r5, r7, r8, r9, sl, ip, sp, pc}
4000fc88:	61a8b9a7 			; <UNDEFINED> instruction: 0x61a8b9a7
4000fc8c:	65a862a8 	strvs	r6, [r8, #680]!	; 0x2a8
4000fc90:	6ba869a8 	blvs	3ea2a338 <GPM4DAT+0x2da2a054>
4000fc94:	73a871a8 			; <UNDEFINED> instruction: 0x73a871a8
4000fc98:	76a875a8 	strtvc	r7, [r8], r8, lsr #11
4000fc9c:	7da877a8 	stcvc	7, cr7, [r8, #672]!	; 0x2a0
4000fca0:	82a881a8 	adchi	r8, r8, #168, 2	; 0x2a
4000fca4:	89a885a8 	stmibhi	r8!, {r3, r5, r7, r8, sl, pc}
4000fca8:	93a891a8 			; <UNDEFINED> instruction: 0x93a891a8
4000fcac:	96a895a8 	strtls	r9, [r8], r8, lsr #11
4000fcb0:	a1a897a8 			; <UNDEFINED> instruction: 0xa1a897a8
4000fcb4:	b1a8a2a8 			; <UNDEFINED> instruction: 0xb1a8a2a8
4000fcb8:	e2a8e1a8 	adc	lr, r8, #168, 2	; 0x2a
4000fcbc:	e8a8e5a8 	stmia	r8!, {r3, r5, r7, r8, sl, sp, lr, pc}
4000fcc0:	f1a8e9a8 			; <UNDEFINED> instruction: 0xf1a8e9a8
4000fcc4:	f6a8f5a8 			; <UNDEFINED> instruction: 0xf6a8f5a8
4000fcc8:	41a9f7a8 			; <UNDEFINED> instruction: 0x41a9f7a8
4000fccc:	61a957a9 			; <UNDEFINED> instruction: 0x61a957a9
4000fcd0:	71a962a9 			; <UNDEFINED> instruction: 0x71a962a9
4000fcd4:	75a973a9 	strvc	r7, [r9, #937]!	; 0x3a9
4000fcd8:	77a976a9 	strvc	r7, [r9, r9, lsr #13]!
4000fcdc:	a2a9a1a9 	adcge	sl, r9, #1073741866	; 0x4000002a
4000fce0:	a9a9a5a9 	stmibge	r9!, {r0, r3, r5, r7, r8, sl, sp, pc}
4000fce4:	b3a9b1a9 			; <UNDEFINED> instruction: 0xb3a9b1a9
4000fce8:	41aab7a9 			; <UNDEFINED> instruction: 0x41aab7a9
4000fcec:	77aa61aa 	strvc	r6, [sl, sl, lsr #3]!
4000fcf0:	82aa81aa 	adchi	r8, sl, #-2147483606	; 0x8000002a
4000fcf4:	89aa85aa 	stmibhi	sl!, {r1, r3, r5, r7, r8, sl, pc}
4000fcf8:	95aa91aa 	strls	r9, [sl, #426]!	; 0x1aa
4000fcfc:	41ab97aa 			; <UNDEFINED> instruction: 0x41ab97aa
4000fd00:	61ab57ab 			; <UNDEFINED> instruction: 0x61ab57ab
4000fd04:	69ab65ab 	stmibvs	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, lr}
4000fd08:	73ab71ab 			; <UNDEFINED> instruction: 0x73ab71ab
4000fd0c:	a2aba1ab 	adcge	sl, fp, #-1073741782	; 0xc000002a
4000fd10:	a9aba5ab 	stmibge	fp!, {r0, r1, r3, r5, r7, r8, sl, sp, pc}
4000fd14:	b3abb1ab 			; <UNDEFINED> instruction: 0xb3abb1ab
4000fd18:	b7abb5ab 	strlt	fp, [fp, fp, lsr #11]!
4000fd1c:	62ac61ac 	adcvs	r6, ip, #172, 2	; 0x2b
4000fd20:	65ac64ac 	strvs	r6, [ip, #1196]!	; 0x4ac
4000fd24:	69ac68ac 	stmibvs	ip!, {r2, r3, r5, r7, fp, sp, lr}
4000fd28:	6bac6aac 	blvs	3eb2a7e0 <GPM4DAT+0x2db2a4fc>
4000fd2c:	73ac71ac 			; <UNDEFINED> instruction: 0x73ac71ac
4000fd30:	76ac75ac 	strtvc	r7, [ip], ip, lsr #11
4000fd34:	7bac77ac 	blvc	3eb2dbec <GPM4DAT+0x2db2d908>
4000fd38:	82ac81ac 	adchi	r8, ip, #172, 2	; 0x2b
4000fd3c:	89ac85ac 	stmibhi	ip!, {r2, r3, r5, r7, r8, sl, pc}
4000fd40:	93ac91ac 			; <UNDEFINED> instruction: 0x93ac91ac
4000fd44:	96ac95ac 	strtls	r9, [ip], ip, lsr #11
4000fd48:	a1ac97ac 			; <UNDEFINED> instruction: 0xa1ac97ac
4000fd4c:	a5aca2ac 	strge	sl, [ip, #684]!	; 0x2ac
4000fd50:	b1aca9ac 			; <UNDEFINED> instruction: 0xb1aca9ac
4000fd54:	b5acb3ac 	strlt	fp, [ip, #940]!	; 0x3ac
4000fd58:	c1acb7ac 			; <UNDEFINED> instruction: 0xc1acb7ac
4000fd5c:	c9acc5ac 	stmibgt	ip!, {r2, r3, r5, r7, r8, sl, lr, pc}
4000fd60:	d7acd1ac 	strle	sp, [ip, ip, lsr #3]!
4000fd64:	e2ace1ac 	adc	lr, ip, #172, 2	; 0x2b
4000fd68:	e4ace3ac 	strt	lr, [ip], #940	; 0x3ac
4000fd6c:	e8ace5ac 	stmia	ip!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fd70:	ebace9ac 	bl	3eb4a428 <GPM4DAT+0x2db4a144>
4000fd74:	f1acecac 			; <UNDEFINED> instruction: 0xf1acecac
4000fd78:	f5acf3ac 			; <UNDEFINED> instruction: 0xf5acf3ac
4000fd7c:	f7acf6ac 			; <UNDEFINED> instruction: 0xf7acf6ac
4000fd80:	41adfcac 			; <UNDEFINED> instruction: 0x41adfcac
4000fd84:	45ad42ad 	strmi	r4, [sp, #685]!	; 0x2ad
4000fd88:	51ad49ad 			; <UNDEFINED> instruction: 0x51ad49ad
4000fd8c:	55ad53ad 	strpl	r5, [sp, #941]!	; 0x3ad
4000fd90:	57ad56ad 	strpl	r5, [sp, sp, lsr #13]!
4000fd94:	62ad61ad 	adcvs	r6, sp, #1073741867	; 0x4000002b
4000fd98:	69ad65ad 	stmibvs	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr}
4000fd9c:	73ad71ad 			; <UNDEFINED> instruction: 0x73ad71ad
4000fda0:	76ad75ad 	strtvc	r7, [sp], sp, lsr #11
4000fda4:	81ad77ad 			; <UNDEFINED> instruction: 0x81ad77ad
4000fda8:	89ad85ad 	stmibhi	sp!, {r0, r2, r3, r5, r7, r8, sl, pc}
4000fdac:	a1ad97ad 			; <UNDEFINED> instruction: 0xa1ad97ad
4000fdb0:	a3ada2ad 			; <UNDEFINED> instruction: 0xa3ada2ad
4000fdb4:	a9ada5ad 	stmibge	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, pc}
4000fdb8:	b1adabad 			; <UNDEFINED> instruction: 0xb1adabad
4000fdbc:	b5adb3ad 	strlt	fp, [sp, #941]!	; 0x3ad
4000fdc0:	bbadb7ad 	bllt	3eb7dc7c <GPM4DAT+0x2db7d998>
4000fdc4:	c2adc1ad 	adcgt	ip, sp, #1073741867	; 0x4000002b
4000fdc8:	c9adc5ad 	stmibgt	sp!, {r0, r2, r3, r5, r7, r8, sl, lr, pc}
4000fdcc:	e1add7ad 			; <UNDEFINED> instruction: 0xe1add7ad
4000fdd0:	e9ade5ad 	stmib	sp!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
4000fdd4:	f5adf1ad 			; <UNDEFINED> instruction: 0xf5adf1ad
4000fdd8:	41aef6ad 			; <UNDEFINED> instruction: 0x41aef6ad
4000fddc:	49ae45ae 	stmibmi	lr!, {r1, r2, r3, r5, r7, r8, sl, lr}
4000fde0:	53ae51ae 			; <UNDEFINED> instruction: 0x53ae51ae
4000fde4:	61ae55ae 			; <UNDEFINED> instruction: 0x61ae55ae
4000fde8:	65ae62ae 	strvs	r6, [lr, #686]!	; 0x2ae
4000fdec:	71ae69ae 			; <UNDEFINED> instruction: 0x71ae69ae
4000fdf0:	75ae73ae 	strvc	r7, [lr, #942]!	; 0x3ae
4000fdf4:	81ae77ae 			; <UNDEFINED> instruction: 0x81ae77ae
4000fdf8:	85ae82ae 	strhi	r8, [lr, #686]!	; 0x2ae
4000fdfc:	89ae88ae 	stmibhi	lr!, {r1, r2, r3, r5, r7, fp, pc}
4000fe00:	93ae91ae 			; <UNDEFINED> instruction: 0x93ae91ae
4000fe04:	97ae95ae 	strls	r9, [lr, lr, lsr #11]!
4000fe08:	9bae99ae 	blls	3ebb64c8 <GPM4DAT+0x2dbb61e4>
4000fe0c:	a1ae9cae 			; <UNDEFINED> instruction: 0xa1ae9cae
4000fe10:	c1aeb6ae 			; <UNDEFINED> instruction: 0xc1aeb6ae
4000fe14:	c5aec2ae 	strgt	ip, [lr, #686]!	; 0x2ae
4000fe18:	d1aec9ae 			; <UNDEFINED> instruction: 0xd1aec9ae
4000fe1c:	e1aed7ae 			; <UNDEFINED> instruction: 0xe1aed7ae
4000fe20:	e5aee2ae 	str	lr, [lr, #686]!	; 0x2ae
4000fe24:	f1aee9ae 			; <UNDEFINED> instruction: 0xf1aee9ae
4000fe28:	f5aef3ae 			; <UNDEFINED> instruction: 0xf5aef3ae
4000fe2c:	41aff7ae 			; <UNDEFINED> instruction: 0x41aff7ae
4000fe30:	49af42af 	stmibmi	pc!, {r0, r1, r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
4000fe34:	55af51af 	strpl	r5, [pc, #431]!	; 4000ffeb <HanTable+0x1673>
4000fe38:	61af57af 			; <UNDEFINED> instruction: 0x61af57af
4000fe3c:	65af62af 	strvs	r6, [pc, #687]!	; 400100f3 <HanTable+0x177b>
4000fe40:	6aaf69af 	bvs	3ebea504 <GPM4DAT+0x2dbea220>
4000fe44:	73af71af 			; <UNDEFINED> instruction: 0x73af71af
4000fe48:	77af75af 	strvc	r7, [pc, pc, lsr #11]!
4000fe4c:	a2afa1af 	adcge	sl, pc, #-1073741781	; 0xc000002b
4000fe50:	a8afa5af 	stmiage	pc!, {r0, r1, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
4000fe54:	b0afa9af 	adclt	sl, pc, pc, lsr #19
4000fe58:	b3afb1af 			; <UNDEFINED> instruction: 0xb3afb1af
4000fe5c:	b7afb5af 	strlt	fp, [pc, pc, lsr #11]!
4000fe60:	61b0bcaf 	lsrsvs	fp, pc, #25
4000fe64:	64b062b0 	ldrtvs	r6, [r0], #688	; 0x2b0
4000fe68:	69b065b0 	ldmibvs	r0!, {r4, r5, r7, r8, sl, sp, lr}
4000fe6c:	73b071b0 	movsvc	r7, #176, 2	; 0x2c
4000fe70:	77b076b0 			; <UNDEFINED> instruction: 0x77b076b0
4000fe74:	81b07db0 	lsrshi	r7, r0	; <illegal shifter operand>
4000fe78:	85b082b0 	ldrhi	r8, [r0, #688]!	; 0x2b0
4000fe7c:	91b089b0 	lsrsls	r8, r0	; <illegal shifter operand>
4000fe80:	96b093b0 			; <UNDEFINED> instruction: 0x96b093b0
4000fe84:	b7b097b0 			; <UNDEFINED> instruction: 0xb7b097b0
4000fe88:	e2b0e1b0 	adcs	lr, r0, #176, 2	; 0x2c
4000fe8c:	e9b0e5b0 	ldmib	r0!, {r4, r5, r7, r8, sl, sp, lr, pc}
4000fe90:	f1b0ebb0 			; <UNDEFINED> instruction: 0xf1b0ebb0
4000fe94:	f6b0f3b0 			; <UNDEFINED> instruction: 0xf6b0f3b0
4000fe98:	41b1f7b0 			; <UNDEFINED> instruction: 0x41b1f7b0
4000fe9c:	49b145b1 	ldmibmi	r1!, {r0, r4, r5, r7, r8, sl, lr}
4000fea0:	a1b157b1 			; <UNDEFINED> instruction: 0xa1b157b1
4000fea4:	a5b1a2b1 	ldrge	sl, [r1, #689]!	; 0x2b1
4000fea8:	a9b1a8b1 	ldmibge	r1!, {r0, r4, r5, r7, fp, sp, pc}
4000feac:	b1b1abb1 			; <UNDEFINED> instruction: 0xb1b1abb1
4000feb0:	b7b1b3b1 			; <UNDEFINED> instruction: 0xb7b1b3b1
4000feb4:	c2b1c1b1 	adcsgt	ip, r1, #1073741868	; 0x4000002c
4000feb8:	d6b1c5b1 			; <UNDEFINED> instruction: 0xd6b1c5b1
4000febc:	f6b1e1b1 			; <UNDEFINED> instruction: 0xf6b1e1b1
4000fec0:	45b241b2 	ldrmi	r4, [r2, #434]!	; 0x1b2
4000fec4:	51b249b2 			; <UNDEFINED> instruction: 0x51b249b2
4000fec8:	61b253b2 			; <UNDEFINED> instruction: 0x61b253b2
4000fecc:	82b281b2 	adcshi	r8, r2, #-2147483604	; 0x8000002c
4000fed0:	89b285b2 	ldmibhi	r2!, {r1, r4, r5, r7, r8, sl, pc}
4000fed4:	93b291b2 			; <UNDEFINED> instruction: 0x93b291b2
4000fed8:	a1b297b2 			; <UNDEFINED> instruction: 0xa1b297b2
4000fedc:	c1b2b6b2 			; <UNDEFINED> instruction: 0xc1b2b6b2
4000fee0:	e5b2e1b2 	ldr	lr, [r2, #434]!	; 0x1b2
4000fee4:	61b357b3 			; <UNDEFINED> instruction: 0x61b357b3
4000fee8:	65b362b3 	ldrvs	r6, [r3, #691]!	; 0x2b3
4000feec:	6bb369b3 	blvs	3ecea5c0 <GPM4DAT+0x2dcea2dc>
4000fef0:	71b370b3 	ldrhvc	r7, [r3, r3]!
4000fef4:	81b373b3 			; <UNDEFINED> instruction: 0x81b373b3
4000fef8:	89b385b3 	ldmibhi	r3!, {r0, r1, r4, r5, r7, r8, sl, pc}
4000fefc:	a1b391b3 			; <UNDEFINED> instruction: 0xa1b391b3
4000ff00:	a5b3a2b3 	ldrge	sl, [r3, #691]!	; 0x2b3
4000ff04:	b1b3a9b3 			; <UNDEFINED> instruction: 0xb1b3a9b3
4000ff08:	b5b3b3b3 	ldrlt	fp, [r3, #947]!	; 0x3b3
4000ff0c:	61b4b7b3 			; <UNDEFINED> instruction: 0x61b4b7b3
4000ff10:	65b462b4 	ldrvs	r6, [r4, #692]!	; 0x2b4
4000ff14:	67b466b4 			; <UNDEFINED> instruction: 0x67b466b4
4000ff18:	6ab469b4 	bvs	3ed2a5f0 <GPM4DAT+0x2dd2a30c>
4000ff1c:	70b46bb4 	ldrhtvc	r6, [r4], r4
4000ff20:	73b471b4 			; <UNDEFINED> instruction: 0x73b471b4
4000ff24:	76b475b4 			; <UNDEFINED> instruction: 0x76b475b4
4000ff28:	7bb477b4 	blvc	3ed2de00 <GPM4DAT+0x2dd2db1c>
4000ff2c:	81b47cb4 			; <UNDEFINED> instruction: 0x81b47cb4
4000ff30:	85b482b4 	ldrhi	r8, [r4, #692]!	; 0x2b4
4000ff34:	91b489b4 			; <UNDEFINED> instruction: 0x91b489b4
4000ff38:	95b493b4 	ldrls	r9, [r4, #948]!	; 0x3b4
4000ff3c:	97b496b4 			; <UNDEFINED> instruction: 0x97b496b4
4000ff40:	a2b4a1b4 	adcsge	sl, r4, #180, 2	; 0x2d
4000ff44:	a9b4a5b4 	ldmibge	r4!, {r2, r4, r5, r7, r8, sl, sp, pc}
4000ff48:	b1b4acb4 			; <UNDEFINED> instruction: 0xb1b4acb4
4000ff4c:	b5b4b3b4 	ldrlt	fp, [r4, #948]!	; 0x3b4
4000ff50:	bbb4b7b4 	bllt	3ed3de28 <GPM4DAT+0x2dd3db44>
4000ff54:	c1b4bdb4 			; <UNDEFINED> instruction: 0xc1b4bdb4
4000ff58:	c9b4c5b4 	ldmibgt	r4!, {r2, r4, r5, r7, r8, sl, lr, pc}
4000ff5c:	e1b4d3b4 			; <UNDEFINED> instruction: 0xe1b4d3b4
4000ff60:	e5b4e2b4 	ldr	lr, [r4, #692]!	; 0x2b4
4000ff64:	e8b4e6b4 	ldm	r4!, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
4000ff68:	eab4e9b4 	b	3ed4a640 <GPM4DAT+0x2dd4a35c>
4000ff6c:	f1b4ebb4 			; <UNDEFINED> instruction: 0xf1b4ebb4
4000ff70:	f4b4f3b4 			; <UNDEFINED> instruction: 0xf4b4f3b4
4000ff74:	f6b4f5b4 			; <UNDEFINED> instruction: 0xf6b4f5b4
4000ff78:	f8b4f7b4 			; <UNDEFINED> instruction: 0xf8b4f7b4
4000ff7c:	fcb4fab4 	ldc2	10, cr15, [r4], #720	; 0x2d0
4000ff80:	42b541b5 	adcsmi	r4, r5, #1073741869	; 0x4000002d
4000ff84:	49b545b5 	ldmibmi	r5!, {r0, r2, r4, r5, r7, r8, sl, lr}
4000ff88:	53b551b5 			; <UNDEFINED> instruction: 0x53b551b5
4000ff8c:	57b555b5 			; <UNDEFINED> instruction: 0x57b555b5
4000ff90:	62b561b5 	adcsvs	r6, r5, #1073741869	; 0x4000002d
4000ff94:	65b563b5 	ldrvs	r6, [r5, #949]!	; 0x3b5
4000ff98:	6bb569b5 	blvs	3ed6a674 <GPM4DAT+0x2dd6a390>
4000ff9c:	71b56cb5 			; <UNDEFINED> instruction: 0x71b56cb5
4000ffa0:	74b573b5 	ldrtvc	r7, [r5], #949	; 0x3b5
4000ffa4:	76b575b5 			; <UNDEFINED> instruction: 0x76b575b5
4000ffa8:	7bb577b5 	blvc	3ed6de84 <GPM4DAT+0x2dd6dba0>
4000ffac:	7db57cb5 	ldcvc	12, cr7, [r5, #724]!	; 0x2d4
4000ffb0:	85b581b5 	ldrhi	r8, [r5, #437]!	; 0x1b5
4000ffb4:	91b589b5 			; <UNDEFINED> instruction: 0x91b589b5
4000ffb8:	95b593b5 	ldrls	r9, [r5, #949]!	; 0x3b5
4000ffbc:	a1b596b5 			; <UNDEFINED> instruction: 0xa1b596b5
4000ffc0:	a5b5a2b5 	ldrge	sl, [r5, #693]!	; 0x2b5
4000ffc4:	aab5a9b5 	bge	3ed7a6a0 <GPM4DAT+0x2dd7a3bc>
4000ffc8:	adb5abb5 	ldcge	11, cr10, [r5, #724]!	; 0x2d4
4000ffcc:	b1b5b0b5 	ldrhlt	fp, [r5, r5]!
4000ffd0:	b5b5b3b5 	ldrlt	fp, [r5, #949]!	; 0x3b5
4000ffd4:	b9b5b7b5 	ldmiblt	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
4000ffd8:	c2b5c1b5 	adcsgt	ip, r5, #1073741869	; 0x4000002d
4000ffdc:	c9b5c5b5 	ldmibgt	r5!, {r0, r2, r4, r5, r7, r8, sl, lr, pc}
4000ffe0:	d3b5d1b5 			; <UNDEFINED> instruction: 0xd3b5d1b5
4000ffe4:	d6b5d5b5 			; <UNDEFINED> instruction: 0xd6b5d5b5
4000ffe8:	e1b5d7b5 			; <UNDEFINED> instruction: 0xe1b5d7b5
4000ffec:	e5b5e2b5 	ldr	lr, [r5, #693]!	; 0x2b5
4000fff0:	f5b5f1b5 			; <UNDEFINED> instruction: 0xf5b5f1b5
4000fff4:	41b6f7b5 			; <UNDEFINED> instruction: 0x41b6f7b5
4000fff8:	45b642b6 	ldrmi	r4, [r6, #694]!	; 0x2b6
4000fffc:	51b649b6 			; <UNDEFINED> instruction: 0x51b649b6
40010000:	55b653b6 	ldrpl	r5, [r6, #950]!	; 0x3b6
40010004:	61b657b6 			; <UNDEFINED> instruction: 0x61b657b6
40010008:	65b662b6 	ldrvs	r6, [r6, #694]!	; 0x2b6
4001000c:	71b669b6 			; <UNDEFINED> instruction: 0x71b669b6
40010010:	75b673b6 	ldrvc	r7, [r6, #950]!	; 0x3b6
40010014:	81b677b6 			; <UNDEFINED> instruction: 0x81b677b6
40010018:	85b682b6 	ldrhi	r8, [r6, #694]!	; 0x2b6
4001001c:	8ab689b6 	bhi	3edb26fc <GPM4DAT+0x2ddb2418>
40010020:	91b68bb6 			; <UNDEFINED> instruction: 0x91b68bb6
40010024:	95b693b6 	ldrls	r9, [r6, #950]!	; 0x3b6
40010028:	a1b697b6 			; <UNDEFINED> instruction: 0xa1b697b6
4001002c:	a5b6a2b6 	ldrge	sl, [r6, #694]!	; 0x2b6
40010030:	b1b6a9b6 			; <UNDEFINED> instruction: 0xb1b6a9b6
40010034:	b6b6b3b6 			; <UNDEFINED> instruction: 0xb6b6b3b6
40010038:	c1b6b7b6 			; <UNDEFINED> instruction: 0xc1b6b7b6
4001003c:	c5b6c2b6 	ldrgt	ip, [r6, #694]!	; 0x2b6
40010040:	d1b6c9b6 			; <UNDEFINED> instruction: 0xd1b6c9b6
40010044:	d7b6d3b6 			; <UNDEFINED> instruction: 0xd7b6d3b6
40010048:	e2b6e1b6 	adcs	lr, r6, #-2147483603	; 0x8000002d
4001004c:	e9b6e5b6 	ldmib	r6!, {r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
40010050:	f3b6f1b6 	vsra.u64	d15, d22, #10
40010054:	f7b6f5b6 			; <UNDEFINED> instruction: 0xf7b6f5b6
40010058:	42b741b7 	adcsmi	r4, r7, #-1073741779	; 0xc000002d
4001005c:	49b745b7 	ldmibmi	r7!, {r0, r1, r2, r4, r5, r7, r8, sl, lr}
40010060:	53b751b7 			; <UNDEFINED> instruction: 0x53b751b7
40010064:	57b755b7 			; <UNDEFINED> instruction: 0x57b755b7
40010068:	61b759b7 			; <UNDEFINED> instruction: 0x61b759b7
4001006c:	65b762b7 	ldrvs	r6, [r7, #695]!	; 0x2b7
40010070:	6fb769b7 	svcvs	0x00b769b7
40010074:	73b771b7 			; <UNDEFINED> instruction: 0x73b771b7
40010078:	77b775b7 			; <UNDEFINED> instruction: 0x77b775b7
4001007c:	79b778b7 	ldmibvc	r7!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr}
40010080:	7bb77ab7 	blvc	3edeeb64 <GPM4DAT+0x2ddee880>
40010084:	7db77cb7 	ldcvc	12, cr7, [r7, #732]!	; 0x2dc
40010088:	85b781b7 	ldrhi	r8, [r7, #439]!	; 0x1b7
4001008c:	91b789b7 			; <UNDEFINED> instruction: 0x91b789b7
40010090:	a1b795b7 			; <UNDEFINED> instruction: 0xa1b795b7
40010094:	a5b7a2b7 	ldrge	sl, [r7, #695]!	; 0x2b7
40010098:	aab7a9b7 	bge	3edfa77c <GPM4DAT+0x2ddfa498>
4001009c:	b0b7abb7 	ldrhtlt	sl, [r7], r7
400100a0:	b3b7b1b7 			; <UNDEFINED> instruction: 0xb3b7b1b7
400100a4:	b6b7b5b7 			; <UNDEFINED> instruction: 0xb6b7b5b7
400100a8:	b8b7b7b7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400100ac:	61b8bcb7 			; <UNDEFINED> instruction: 0x61b8bcb7
400100b0:	65b862b8 	ldrvs	r6, [r8, #696]!	; 0x2b8
400100b4:	68b867b8 	ldmvs	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, lr}
400100b8:	6bb869b8 	blvs	3ee2a7a0 <GPM4DAT+0x2de2a4bc>
400100bc:	73b871b8 			; <UNDEFINED> instruction: 0x73b871b8
400100c0:	76b875b8 			; <UNDEFINED> instruction: 0x76b875b8
400100c4:	78b877b8 	ldmvc	r8!, {r3, r4, r5, r7, r8, r9, sl, ip, sp, lr}
400100c8:	82b881b8 	adcshi	r8, r8, #184, 2	; 0x2e
400100cc:	89b885b8 	ldmibhi	r8!, {r3, r4, r5, r7, r8, sl, pc}
400100d0:	93b891b8 			; <UNDEFINED> instruction: 0x93b891b8
400100d4:	96b895b8 			; <UNDEFINED> instruction: 0x96b895b8
400100d8:	a1b897b8 			; <UNDEFINED> instruction: 0xa1b897b8
400100dc:	a5b8a2b8 	ldrge	sl, [r8, #696]!	; 0x2b8
400100e0:	a9b8a7b8 	ldmibge	r8!, {r3, r4, r5, r7, r8, r9, sl, sp, pc}
400100e4:	b7b8b1b8 			; <UNDEFINED> instruction: 0xb7b8b1b8
400100e8:	c5b8c1b8 	ldrgt	ip, [r8, #440]!	; 0x1b8
400100ec:	e1b8c9b8 			; <UNDEFINED> instruction: 0xe1b8c9b8
400100f0:	e5b8e2b8 	ldr	lr, [r8, #696]!	; 0x2b8
400100f4:	ebb8e9b8 	bl	3ee4a7dc <GPM4DAT+0x2de4a4f8>
400100f8:	f3b8f1b8 	vsra.u64	d15, d24, #8
400100fc:	f7b8f5b8 			; <UNDEFINED> instruction: 0xf7b8f5b8
40010100:	41b9f8b8 			; <UNDEFINED> instruction: 0x41b9f8b8
40010104:	45b942b9 	ldrmi	r4, [r9, #697]!	; 0x2b9
40010108:	51b949b9 			; <UNDEFINED> instruction: 0x51b949b9
4001010c:	55b953b9 	ldrpl	r5, [r9, #953]!	; 0x3b9
40010110:	61b957b9 			; <UNDEFINED> instruction: 0x61b957b9
40010114:	69b965b9 	ldmibvs	r9!, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
40010118:	73b971b9 			; <UNDEFINED> instruction: 0x73b971b9
4001011c:	77b976b9 			; <UNDEFINED> instruction: 0x77b976b9
40010120:	a1b981b9 			; <UNDEFINED> instruction: 0xa1b981b9
40010124:	a5b9a2b9 	ldrge	sl, [r9, #697]!	; 0x2b9
40010128:	abb9a9b9 	blge	3ee7a814 <GPM4DAT+0x2de7a530>
4001012c:	b3b9b1b9 			; <UNDEFINED> instruction: 0xb3b9b1b9
40010130:	b7b9b5b9 			; <UNDEFINED> instruction: 0xb7b9b5b9
40010134:	b9b9b8b9 	ldmiblt	r9!, {r0, r3, r4, r5, r7, fp, ip, sp, pc}
40010138:	c1b9bdb9 			; <UNDEFINED> instruction: 0xc1b9bdb9
4001013c:	c9b9c2b9 	ldmibgt	r9!, {r0, r3, r4, r5, r7, r9, lr, pc}
40010140:	d5b9d3b9 	ldrle	sp, [r9, #953]!	; 0x3b9
40010144:	e1b9d7b9 			; <UNDEFINED> instruction: 0xe1b9d7b9
40010148:	f7b9f6b9 			; <UNDEFINED> instruction: 0xf7b9f6b9
4001014c:	45ba41ba 	ldrmi	r4, [sl, #442]!	; 0x1ba
40010150:	51ba49ba 			; <UNDEFINED> instruction: 0x51ba49ba
40010154:	55ba53ba 	ldrpl	r5, [sl, #954]!	; 0x3ba
40010158:	61ba57ba 			; <UNDEFINED> instruction: 0x61ba57ba
4001015c:	65ba62ba 	ldrvs	r6, [sl, #698]!	; 0x2ba
40010160:	81ba77ba 			; <UNDEFINED> instruction: 0x81ba77ba
40010164:	85ba82ba 	ldrhi	r8, [sl, #698]!	; 0x2ba
40010168:	8aba89ba 	bhi	3eeb2858 <GPM4DAT+0x2deb2574>
4001016c:	91ba8bba 			; <UNDEFINED> instruction: 0x91ba8bba
40010170:	95ba93ba 	ldrls	r9, [sl, #954]!	; 0x3ba
40010174:	a1ba97ba 			; <UNDEFINED> instruction: 0xa1ba97ba
40010178:	c1bab6ba 			; <UNDEFINED> instruction: 0xc1bab6ba
4001017c:	e2bae1ba 	adcs	lr, sl, #-2147483602	; 0x8000002e
40010180:	e9bae5ba 	ldmib	sl!, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
40010184:	f3baf1ba 	vsra.u64	d15, d26, #6
40010188:	41bbf5ba 			; <UNDEFINED> instruction: 0x41bbf5ba
4001018c:	49bb45bb 	ldmibmi	fp!, {r0, r1, r3, r4, r5, r7, r8, sl, lr}
40010190:	61bb51bb 			; <UNDEFINED> instruction: 0x61bb51bb
40010194:	65bb62bb 	ldrvs	r6, [fp, #699]!	; 0x2bb
40010198:	71bb69bb 			; <UNDEFINED> instruction: 0x71bb69bb
4001019c:	75bb73bb 	ldrvc	r7, [fp, #955]!	; 0x3bb
400101a0:	a1bb77bb 			; <UNDEFINED> instruction: 0xa1bb77bb
400101a4:	a5bba2bb 	ldrge	sl, [fp, #699]!	; 0x2bb
400101a8:	a9bba8bb 	ldmibge	fp!, {r0, r1, r3, r4, r5, r7, fp, sp, pc}
400101ac:	b1bbabbb 			; <UNDEFINED> instruction: 0xb1bbabbb
400101b0:	b5bbb3bb 	ldrlt	fp, [fp, #955]!	; 0x3bb
400101b4:	b8bbb7bb 	ldmlt	fp!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, ip, sp, pc}
400101b8:	bcbbbbbb 	fldmiaxlt	fp!, {d11-d103}	;@ Deprecated
400101bc:	62bc61bc 	adcsvs	r6, ip, #188, 2	; 0x2f
400101c0:	67bc65bc 			; <UNDEFINED> instruction: 0x67bc65bc
400101c4:	6cbc69bc 	ldcvs	9, cr6, [ip], #752	; 0x2f0
400101c8:	73bc71bc 			; <UNDEFINED> instruction: 0x73bc71bc
400101cc:	76bc75bc 			; <UNDEFINED> instruction: 0x76bc75bc
400101d0:	81bc77bc 			; <UNDEFINED> instruction: 0x81bc77bc
400101d4:	85bc82bc 	ldrhi	r8, [ip, #700]!	; 0x2bc
400101d8:	91bc89bc 			; <UNDEFINED> instruction: 0x91bc89bc
400101dc:	95bc93bc 	ldrls	r9, [ip, #956]!	; 0x3bc
400101e0:	97bc96bc 			; <UNDEFINED> instruction: 0x97bc96bc
400101e4:	a5bca1bc 	ldrge	sl, [ip, #444]!	; 0x1bc
400101e8:	e1bcb7bc 			; <UNDEFINED> instruction: 0xe1bcb7bc
400101ec:	e5bce2bc 	ldr	lr, [ip, #700]!	; 0x2bc
400101f0:	f1bce9bc 			; <UNDEFINED> instruction: 0xf1bce9bc
400101f4:	f5bcf3bc 			; <UNDEFINED> instruction: 0xf5bcf3bc
400101f8:	f7bcf6bc 			; <UNDEFINED> instruction: 0xf7bcf6bc
400101fc:	57bd41bd 			; <UNDEFINED> instruction: 0x57bd41bd
40010200:	76bd61bd 			; <UNDEFINED> instruction: 0x76bd61bd
40010204:	a2bda1bd 	adcsge	sl, sp, #1073741871	; 0x4000002f
40010208:	a9bda5bd 	ldmibge	sp!, {r0, r2, r3, r4, r5, r7, r8, sl, sp, pc}
4001020c:	b3bdb1bd 			; <UNDEFINED> instruction: 0xb3bdb1bd
40010210:	b7bdb5bd 			; <UNDEFINED> instruction: 0xb7bdb5bd
40010214:	c1bdb9bd 			; <UNDEFINED> instruction: 0xc1bdb9bd
40010218:	c9bdc2bd 	ldmibgt	sp!, {r0, r2, r3, r4, r5, r7, r9, lr, pc}
4001021c:	e1bdd6bd 			; <UNDEFINED> instruction: 0xe1bdd6bd
40010220:	41bef6bd 			; <UNDEFINED> instruction: 0x41bef6bd
40010224:	49be45be 	ldmibmi	lr!, {r1, r2, r3, r4, r5, r7, r8, sl, lr}
40010228:	53be51be 			; <UNDEFINED> instruction: 0x53be51be
4001022c:	81be77be 			; <UNDEFINED> instruction: 0x81be77be
40010230:	85be82be 	ldrhi	r8, [lr, #702]!	; 0x2be
40010234:	91be89be 			; <UNDEFINED> instruction: 0x91be89be
40010238:	97be93be 			; <UNDEFINED> instruction: 0x97be93be
4001023c:	b6bea1be 			; <UNDEFINED> instruction: 0xb6bea1be
40010240:	e1beb7be 			; <UNDEFINED> instruction: 0xe1beb7be
40010244:	61bf41bf 			; <UNDEFINED> instruction: 0x61bf41bf
40010248:	75bf71bf 	ldrvc	r7, [pc, #447]!	; 4001040f <HanTable+0x1a97>
4001024c:	a1bf77bf 			; <UNDEFINED> instruction: 0xa1bf77bf
40010250:	a5bfa2bf 	ldrge	sl, [pc, #703]!	; 40010517 <HanTable+0x1b9f>
40010254:	b1bfa9bf 			; <UNDEFINED> instruction: 0xb1bfa9bf
40010258:	b7bfb3bf 			; <UNDEFINED> instruction: 0xb7bfb3bf
4001025c:	bdbfb8bf 	ldclt	8, cr11, [pc, #764]!	; 40010560 <HanTable+0x1be8>
40010260:	62c061c0 	sbcvs	r6, r0, #192, 2	; 0x30
40010264:	67c065c0 	strbvs	r6, [r0, r0, asr #11]
40010268:	71c069c0 	bicvc	r6, r0, r0, asr #19
4001026c:	75c073c0 	strbvc	r7, [r0, #960]	; 0x3c0
40010270:	77c076c0 	strbvc	r7, [r0, r0, asr #13]
40010274:	81c078c0 	bichi	r7, r0, r0, asr #17
40010278:	85c082c0 	strbhi	r8, [r0, #704]	; 0x2c0
4001027c:	91c089c0 	bicls	r8, r0, r0, asr #19
40010280:	95c093c0 	strbls	r9, [r0, #960]	; 0x3c0
40010284:	97c096c0 	strbls	r9, [r0, r0, asr #13]
40010288:	a5c0a1c0 	strbge	sl, [r0, #448]	; 0x1c0
4001028c:	a9c0a7c0 	stmibge	r0, {r6, r7, r8, r9, sl, sp, pc}^
40010290:	b7c0b1c0 	strblt	fp, [r0, r0, asr #3]
40010294:	e2c0e1c0 	sbc	lr, r0, #192, 2	; 0x30
40010298:	e9c0e5c0 	stmib	r0, {r6, r7, r8, sl, sp, lr, pc}^
4001029c:	f3c0f1c0 	vmla.f<illegal width 8>	<illegal reg q15.5>, q8, d0[0]
400102a0:	f6c0f5c0 			; <UNDEFINED> instruction: 0xf6c0f5c0
400102a4:	41c1f7c0 	bicmi	pc, r1, r0, asr #15
400102a8:	45c142c1 	strbmi	r4, [r1, #705]	; 0x2c1
400102ac:	51c149c1 	bicpl	r4, r1, r1, asr #19
400102b0:	55c153c1 	strbpl	r5, [r1, #961]	; 0x3c1
400102b4:	61c157c1 	bicvs	r5, r1, r1, asr #15
400102b8:	76c165c1 	strbvc	r6, [r1], r1, asr #11
400102bc:	85c181c1 	strbhi	r8, [r1, #449]	; 0x1c1
400102c0:	a1c197c1 	bicge	r9, r1, r1, asr #15
400102c4:	a5c1a2c1 	strbge	sl, [r1, #705]	; 0x2c1
400102c8:	b1c1a9c1 	biclt	sl, r1, r1, asr #19
400102cc:	b5c1b3c1 	strblt	fp, [r1, #961]	; 0x3c1
400102d0:	c1c1b7c1 	bicgt	fp, r1, r1, asr #15
400102d4:	c9c1c5c1 	stmibgt	r1, {r0, r6, r7, r8, sl, lr, pc}^
400102d8:	41c2d7c1 	bicmi	sp, r2, r1, asr #15
400102dc:	49c245c2 	stmibmi	r2, {r1, r6, r7, r8, sl, lr}^
400102e0:	53c251c2 	bicpl	r5, r2, #-2147483600	; 0x80000030
400102e4:	57c255c2 	strbpl	r5, [r2, r2, asr #11]
400102e8:	71c261c2 	bicvc	r6, r2, r2, asr #3
400102ec:	82c281c2 	sbchi	r8, r2, #-2147483600	; 0x80000030
400102f0:	89c285c2 	stmibhi	r2, {r1, r6, r7, r8, sl, pc}^
400102f4:	93c291c2 	bicls	r9, r2, #-2147483600	; 0x80000030
400102f8:	97c295c2 	strbls	r9, [r2, r2, asr #11]
400102fc:	b6c2a1c2 	strblt	sl, [r2], r2, asr #3
40010300:	c5c2c1c2 	strbgt	ip, [r2, #450]	; 0x1c2
40010304:	e5c2e1c2 	strb	lr, [r2, #450]	; 0x1c2
40010308:	f1c2e9c2 			; <UNDEFINED> instruction: 0xf1c2e9c2
4001030c:	f5c2f3c2 			; <UNDEFINED> instruction: 0xf5c2f3c2
40010310:	41c3f7c2 	bicmi	pc, r3, r2, asr #15
40010314:	49c345c3 	stmibmi	r3, {r0, r1, r6, r7, r8, sl, lr}^
40010318:	57c351c3 	strbpl	r5, [r3, r3, asr #3]
4001031c:	62c361c3 	sbcvs	r6, r3, #-1073741776	; 0xc0000030
40010320:	69c365c3 	stmibvs	r3, {r0, r1, r6, r7, r8, sl, sp, lr}^
40010324:	73c371c3 	bicvc	r7, r3, #-1073741776	; 0xc0000030
40010328:	77c375c3 	strbvc	r7, [r3, r3, asr #11]
4001032c:	a2c3a1c3 	sbcge	sl, r3, #-1073741776	; 0xc0000030
40010330:	a8c3a5c3 	stmiage	r3, {r0, r1, r6, r7, r8, sl, sp, pc}^
40010334:	aac3a9c3 	bge	3f0faa48 <GPM4DAT+0x2e0fa764>
40010338:	b3c3b1c3 	biclt	fp, r3, #-1073741776	; 0xc0000030
4001033c:	b7c3b5c3 	strblt	fp, [r3, r3, asr #11]
40010340:	62c461c4 	sbcvs	r6, r4, #196, 2	; 0x31
40010344:	69c465c4 	stmibvs	r4, {r2, r6, r7, r8, sl, sp, lr}^
40010348:	73c471c4 	bicvc	r7, r4, #196, 2	; 0x31
4001034c:	77c475c4 	strbvc	r7, [r4, r4, asr #11]
40010350:	82c481c4 	sbchi	r8, r4, #196, 2	; 0x31
40010354:	89c485c4 	stmibhi	r4, {r2, r6, r7, r8, sl, pc}^
40010358:	93c491c4 	bicls	r9, r4, #196, 2	; 0x31
4001035c:	96c495c4 	strbls	r9, [r4], r4, asr #11
40010360:	a1c497c4 	bicge	r9, r4, r4, asr #15
40010364:	b7c4a2c4 	strblt	sl, [r4, r4, asr #5]
40010368:	e2c4e1c4 	sbc	lr, r4, #196, 2	; 0x31
4001036c:	e8c4e5c4 	stmia	r4, {r2, r6, r7, r8, sl, sp, lr, pc}^
40010370:	f1c4e9c4 			; <UNDEFINED> instruction: 0xf1c4e9c4
40010374:	f5c4f3c4 			; <UNDEFINED> instruction: 0xf5c4f3c4
40010378:	f7c4f6c4 			; <UNDEFINED> instruction: 0xf7c4f6c4
4001037c:	42c541c5 	sbcmi	r4, r5, #1073741873	; 0x40000031
40010380:	49c545c5 	stmibmi	r5, {r0, r2, r6, r7, r8, sl, lr}^
40010384:	53c551c5 	bicpl	r5, r5, #1073741873	; 0x40000031
40010388:	57c555c5 	strbpl	r5, [r5, r5, asr #11]
4001038c:	65c561c5 	strbvs	r6, [r5, #453]	; 0x1c5
40010390:	71c569c5 	bicvc	r6, r5, r5, asr #19
40010394:	75c573c5 	strbvc	r7, [r5, #965]	; 0x3c5
40010398:	77c576c5 	strbvc	r7, [r5, r5, asr #13]
4001039c:	a1c581c5 	bicge	r8, r5, r5, asr #3
400103a0:	a5c5a2c5 	strbge	sl, [r5, #709]	; 0x2c5
400103a4:	b1c5a9c5 	biclt	sl, r5, r5, asr #19
400103a8:	b5c5b3c5 	strblt	fp, [r5, #965]	; 0x3c5
400103ac:	c1c5b7c5 	bicgt	fp, r5, r5, asr #15
400103b0:	c5c5c2c5 	strbgt	ip, [r5, #709]	; 0x2c5
400103b4:	d1c5c9c5 	bicle	ip, r5, r5, asr #19
400103b8:	e1c5d7c5 	bic	sp, r5, r5, asr #15
400103bc:	41c6f7c5 	bicmi	pc, r6, r5, asr #15
400103c0:	61c649c6 	bicvs	r4, r6, r6, asr #19
400103c4:	82c681c6 	sbchi	r8, r6, #-2147483599	; 0x80000031
400103c8:	89c685c6 	stmibhi	r6, {r1, r2, r6, r7, r8, sl, pc}^
400103cc:	93c691c6 	bicls	r9, r6, #-2147483599	; 0x80000031
400103d0:	97c695c6 	strbls	r9, [r6, r6, asr #11]
400103d4:	a5c6a1c6 	strbge	sl, [r6, #454]	; 0x1c6
400103d8:	b7c6a9c6 	strblt	sl, [r6, r6, asr #19]
400103dc:	d7c6c1c6 	strble	ip, [r6, r6, asr #3]
400103e0:	e2c6e1c6 	sbc	lr, r6, #-2147483599	; 0x80000031
400103e4:	e9c6e5c6 	stmib	r6, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
400103e8:	f3c6f1c6 	vmla.f<illegal width 8>	<illegal reg q15.5>, q11, d2[1]
400103ec:	f7c6f5c6 			; <UNDEFINED> instruction: 0xf7c6f5c6
400103f0:	45c741c7 	strbmi	r4, [r7, #455]	; 0x1c7
400103f4:	51c749c7 	bicpl	r4, r7, r7, asr #19
400103f8:	62c761c7 	sbcvs	r6, r7, #-1073741775	; 0xc0000031
400103fc:	69c765c7 	stmibvs	r7, {r0, r1, r2, r6, r7, r8, sl, sp, lr}^
40010400:	73c771c7 	bicvc	r7, r7, #-1073741775	; 0xc0000031
40010404:	a1c777c7 	bicge	r7, r7, r7, asr #15
40010408:	a5c7a2c7 	strbge	sl, [r7, #711]	; 0x2c7
4001040c:	b1c7a9c7 	biclt	sl, r7, r7, asr #19
40010410:	b5c7b3c7 	strblt	fp, [r7, #967]	; 0x3c7
40010414:	61c8b7c7 	bicvs	fp, r8, r7, asr #15
40010418:	65c862c8 	strbvs	r6, [r8, #712]	; 0x2c8
4001041c:	6ac869c8 	bvs	3f22ab44 <GPM4DAT+0x2e22a860>
40010420:	73c871c8 	bicvc	r7, r8, #200, 2	; 0x32
40010424:	76c875c8 	strbvc	r7, [r8], r8, asr #11
40010428:	81c877c8 	bichi	r7, r8, r8, asr #15
4001042c:	85c882c8 	strbhi	r8, [r8, #712]	; 0x2c8
40010430:	91c889c8 	bicls	r8, r8, r8, asr #19
40010434:	95c893c8 	strbls	r9, [r8, #968]	; 0x3c8
40010438:	97c896c8 	strbls	r9, [r8, r8, asr #13]
4001043c:	b7c8a1c8 	strblt	sl, [r8, r8, asr #3]
40010440:	e2c8e1c8 	sbc	lr, r8, #200, 2	; 0x32
40010444:	e9c8e5c8 	stmib	r8, {r3, r6, r7, r8, sl, sp, lr, pc}^
40010448:	f1c8ebc8 			; <UNDEFINED> instruction: 0xf1c8ebc8
4001044c:	f5c8f3c8 			; <UNDEFINED> instruction: 0xf5c8f3c8
40010450:	f7c8f6c8 			; <UNDEFINED> instruction: 0xf7c8f6c8
40010454:	42c941c9 	sbcmi	r4, r9, #1073741874	; 0x40000032
40010458:	49c945c9 	stmibmi	r9, {r0, r3, r6, r7, r8, sl, lr}^
4001045c:	53c951c9 	bicpl	r5, r9, #1073741874	; 0x40000032
40010460:	57c955c9 	strbpl	r5, [r9, r9, asr #11]
40010464:	65c961c9 	strbvs	r6, [r9, #457]	; 0x1c9
40010468:	81c976c9 	bichi	r7, r9, r9, asr #13
4001046c:	a1c985c9 	bicge	r8, r9, r9, asr #11
40010470:	a5c9a2c9 	strbge	sl, [r9, #713]	; 0x2c9
40010474:	b1c9a9c9 	biclt	sl, r9, r9, asr #19
40010478:	b5c9b3c9 	strblt	fp, [r9, #969]	; 0x3c9
4001047c:	bcc9b7c9 	stcllt	7, cr11, [r9], {201}	; 0xc9
40010480:	c5c9c1c9 	strbgt	ip, [r9, #457]	; 0x1c9
40010484:	41cae1c9 	bicmi	lr, sl, r9, asr #3
40010488:	55ca45ca 	strbpl	r4, [sl, #1482]	; 0x5ca
4001048c:	61ca57ca 	bicvs	r5, sl, sl, asr #15
40010490:	82ca81ca 	sbchi	r8, sl, #-2147483598	; 0x80000032
40010494:	89ca85ca 	stmibhi	sl, {r1, r3, r6, r7, r8, sl, pc}^
40010498:	93ca91ca 	bicls	r9, sl, #-2147483598	; 0x80000032
4001049c:	97ca95ca 	strbls	r9, [sl, sl, asr #11]
400104a0:	b6caa1ca 	strblt	sl, [sl], sl, asr #3
400104a4:	e1cac1ca 	bic	ip, sl, sl, asr #3
400104a8:	e5cae2ca 	strb	lr, [sl, #714]	; 0x2ca
400104ac:	f1cae9ca 			; <UNDEFINED> instruction: 0xf1cae9ca
400104b0:	f7caf3ca 			; <UNDEFINED> instruction: 0xf7caf3ca
400104b4:	45cb41cb 	strbmi	r4, [fp, #459]	; 0x1cb
400104b8:	51cb49cb 	bicpl	r4, fp, fp, asr #19
400104bc:	61cb57cb 	bicvs	r5, fp, fp, asr #15
400104c0:	65cb62cb 	strbvs	r6, [fp, #715]	; 0x2cb
400104c4:	69cb68cb 	stmibvs	fp, {r0, r1, r3, r6, r7, fp, sp, lr}^
400104c8:	71cb6bcb 	bicvc	r6, fp, fp, asr #23
400104cc:	75cb73cb 	strbvc	r7, [fp, #971]	; 0x3cb
400104d0:	85cb81cb 	strbhi	r8, [fp, #459]	; 0x1cb
400104d4:	91cb89cb 	bicls	r8, fp, fp, asr #19
400104d8:	a1cb93cb 	bicge	r9, fp, fp, asr #7
400104dc:	a5cba2cb 	strbge	sl, [fp, #715]	; 0x2cb
400104e0:	b1cba9cb 	biclt	sl, fp, fp, asr #19
400104e4:	b5cbb3cb 	strblt	fp, [fp, #971]	; 0x3cb
400104e8:	61ccb7cb 	bicvs	fp, ip, fp, asr #15
400104ec:	63cc62cc 	bicvs	r6, ip, #204, 4	; 0xc000000c
400104f0:	69cc65cc 	stmibvs	ip, {r2, r3, r6, r7, r8, sl, sp, lr}^
400104f4:	71cc6bcc 	bicvc	r6, ip, ip, asr #23
400104f8:	75cc73cc 	strbvc	r7, [ip, #972]	; 0x3cc
400104fc:	77cc76cc 	strbvc	r7, [ip, ip, asr #13]
40010500:	81cc7bcc 	bichi	r7, ip, ip, asr #23
40010504:	85cc82cc 	strbhi	r8, [ip, #716]	; 0x2cc
40010508:	91cc89cc 	bicls	r8, ip, ip, asr #19
4001050c:	95cc93cc 	strbls	r9, [ip, #972]	; 0x3cc
40010510:	97cc96cc 	strbls	r9, [ip, ip, asr #13]
40010514:	a2cca1cc 	sbcge	sl, ip, #204, 2	; 0x33
40010518:	e2cce1cc 	sbc	lr, ip, #204, 2	; 0x33
4001051c:	e9cce5cc 	stmib	ip, {r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010520:	f3ccf1cc 	vmla.f<illegal width 8>	<illegal reg q15.5>, q14, d0[3]
40010524:	f6ccf5cc 			; <UNDEFINED> instruction: 0xf6ccf5cc
40010528:	41cdf7cc 	bicmi	pc, sp, ip, asr #15
4001052c:	45cd42cd 	strbmi	r4, [sp, #717]	; 0x2cd
40010530:	51cd49cd 	bicpl	r4, sp, sp, asr #19
40010534:	55cd53cd 	strbpl	r5, [sp, #973]	; 0x3cd
40010538:	61cd57cd 	bicvs	r5, sp, sp, asr #15
4001053c:	69cd65cd 	stmibvs	sp, {r0, r2, r3, r6, r7, r8, sl, sp, lr}^
40010540:	73cd71cd 	bicvc	r7, sp, #1073741875	; 0x40000033
40010544:	77cd76cd 	strbvc	r7, [sp, sp, asr #13]
40010548:	89cd81cd 	stmibhi	sp, {r0, r2, r3, r6, r7, r8, pc}^
4001054c:	95cd93cd 	strbls	r9, [sp, #973]	; 0x3cd
40010550:	a2cda1cd 	sbcge	sl, sp, #1073741875	; 0x40000033
40010554:	a9cda5cd 	stmibge	sp, {r0, r2, r3, r6, r7, r8, sl, sp, pc}^
40010558:	b3cdb1cd 	biclt	fp, sp, #1073741875	; 0x40000033
4001055c:	b7cdb5cd 	strblt	fp, [sp, sp, asr #11]
40010560:	d7cdc1cd 	strble	ip, [sp, sp, asr #3]
40010564:	45ce41ce 	strbmi	r4, [lr, #462]	; 0x1ce
40010568:	65ce61ce 	strbvs	r6, [lr, #462]	; 0x1ce
4001056c:	73ce69ce 	bicvc	r6, lr, #3375104	; 0x338000
40010570:	81ce75ce 	bichi	r7, lr, lr, asr #11
40010574:	85ce82ce 	strbhi	r8, [lr, #718]	; 0x2ce
40010578:	89ce88ce 	stmibhi	lr, {r1, r2, r3, r6, r7, fp, pc}^
4001057c:	91ce8bce 	bicls	r8, lr, lr, asr #23
40010580:	95ce93ce 	strbls	r9, [lr, #974]	; 0x3ce
40010584:	a1ce97ce 	bicge	r9, lr, lr, asr #15
40010588:	e1ceb7ce 	bic	fp, lr, lr, asr #15
4001058c:	e9cee5ce 	stmib	lr, {r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}^
40010590:	f5cef1ce 			; <UNDEFINED> instruction: 0xf5cef1ce
40010594:	45cf41cf 	strbmi	r4, [pc, #463]	; 4001076b <HanTable+0x1df3>
40010598:	51cf49cf 	bicpl	r4, pc, pc, asr #19
4001059c:	57cf55cf 	strbpl	r5, [pc, pc, asr #11]
400105a0:	65cf61cf 	strbvs	r6, [pc, #463]	; 40010777 <HanTable+0x1dff>
400105a4:	71cf69cf 	bicvc	r6, pc, pc, asr #19
400105a8:	75cf73cf 	strbvc	r7, [pc, #975]	; 4001097f <HanTable+0x2007>
400105ac:	a2cfa1cf 	sbcge	sl, pc, #-1073741773	; 0xc0000033
400105b0:	a9cfa5cf 	stmibge	pc, {r0, r1, r2, r3, r6, r7, r8, sl, sp, pc}^	; <UNPREDICTABLE>
400105b4:	b3cfb1cf 	biclt	fp, pc, #-1073741773	; 0xc0000033
400105b8:	b7cfb5cf 	strblt	fp, [pc, pc, asr #11]
400105bc:	62d061d0 	sbcsvs	r6, r0, #208, 2	; 0x34
400105c0:	69d065d0 	ldmibvs	r0, {r4, r6, r7, r8, sl, sp, lr}^
400105c4:	71d06ed0 	ldrsbvc	r6, [r0, #224]	; 0xe0
400105c8:	75d073d0 	ldrbvc	r7, [r0, #976]	; 0x3d0
400105cc:	81d077d0 	ldrsbhi	r7, [r0, #112]	; 0x70
400105d0:	85d082d0 	ldrbhi	r8, [r0, #720]	; 0x2d0
400105d4:	91d089d0 	ldrsbls	r8, [r0, #144]	; 0x90
400105d8:	95d093d0 	ldrbls	r9, [r0, #976]	; 0x3d0
400105dc:	97d096d0 			; <UNDEFINED> instruction: 0x97d096d0
400105e0:	b7d0a1d0 			; <UNDEFINED> instruction: 0xb7d0a1d0
400105e4:	e2d0e1d0 	sbcs	lr, r0, #208, 2	; 0x34
400105e8:	e9d0e5d0 	ldmib	r0, {r4, r6, r7, r8, sl, sp, lr, pc}^
400105ec:	f1d0ebd0 			; <UNDEFINED> instruction: 0xf1d0ebd0
400105f0:	f5d0f3d0 	pld	[r0, #976]	; 0x3d0
400105f4:	41d1f7d0 	ldrsbmi	pc, [r1, #112]	; 0x70	; <UNPREDICTABLE>
400105f8:	45d142d1 	ldrbmi	r4, [r1, #721]	; 0x2d1
400105fc:	51d149d1 	ldrsbpl	r4, [r1, #145]	; 0x91
40010600:	55d153d1 	ldrbpl	r5, [r1, #977]	; 0x3d1
40010604:	61d157d1 	ldrsbvs	r5, [r1, #113]	; 0x71
40010608:	65d162d1 	ldrbvs	r6, [r1, #721]	; 0x2d1
4001060c:	71d169d1 	ldrsbvc	r6, [r1, #145]	; 0x91
40010610:	75d173d1 	ldrbvc	r7, [r1, #977]	; 0x3d1
40010614:	77d176d1 			; <UNDEFINED> instruction: 0x77d176d1
40010618:	85d181d1 	ldrbhi	r8, [r1, #465]	; 0x1d1
4001061c:	93d189d1 	bicsls	r8, r1, #3424256	; 0x344000
40010620:	a2d1a1d1 	sbcsge	sl, r1, #1073741876	; 0x40000034
40010624:	a9d1a5d1 	ldmibge	r1, {r0, r4, r6, r7, r8, sl, sp, pc}^
40010628:	b1d1aed1 	ldrsblt	sl, [r1, #225]	; 0xe1
4001062c:	b5d1b3d1 	ldrblt	fp, [r1, #977]	; 0x3d1
40010630:	bbd1b7d1 	bllt	3f47e57c <GPM4DAT+0x2e47e298>
40010634:	c2d1c1d1 	sbcsgt	ip, r1, #1073741876	; 0x40000034
40010638:	c9d1c5d1 	ldmibgt	r1, {r0, r4, r6, r7, r8, sl, lr, pc}^
4001063c:	d7d1d5d1 			; <UNDEFINED> instruction: 0xd7d1d5d1
40010640:	e2d1e1d1 	sbcs	lr, r1, #1073741876	; 0x40000034
40010644:	f5d1e5d1 			; <UNDEFINED> instruction: 0xf5d1e5d1
40010648:	41d2f7d1 	ldrsbmi	pc, [r2, #113]	; 0x71	; <UNPREDICTABLE>
4001064c:	45d242d2 	ldrbmi	r4, [r2, #722]	; 0x2d2
40010650:	53d249d2 	bicspl	r4, r2, #3440640	; 0x348000
40010654:	57d255d2 			; <UNDEFINED> instruction: 0x57d255d2
40010658:	65d261d2 	ldrbvs	r6, [r2, #466]	; 0x1d2
4001065c:	73d269d2 	bicsvc	r6, r2, #3440640	; 0x348000
40010660:	81d275d2 	ldrsbhi	r7, [r2, #82]	; 0x52
40010664:	85d282d2 	ldrbhi	r8, [r2, #722]	; 0x2d2
40010668:	8ed289d2 	mrchi	9, 6, r8, cr2, cr2, {6}
4001066c:	95d291d2 	ldrbls	r9, [r2, #466]	; 0x1d2
40010670:	a1d297d2 	ldrsbge	r9, [r2, #114]	; 0x72
40010674:	a9d2a5d2 	ldmibge	r2, {r1, r4, r6, r7, r8, sl, sp, pc}^
40010678:	b7d2b1d2 			; <UNDEFINED> instruction: 0xb7d2b1d2
4001067c:	c2d2c1d2 	sbcsgt	ip, r2, #-2147483596	; 0x80000034
40010680:	c9d2c5d2 	ldmibgt	r2, {r1, r4, r6, r7, r8, sl, lr, pc}^
40010684:	e1d2d7d2 	ldrsb	sp, [r2, #114]	; 0x72
40010688:	e5d2e2d2 	ldrb	lr, [r2, #722]	; 0x2d2
4001068c:	f1d2e9d2 			; <UNDEFINED> instruction: 0xf1d2e9d2
40010690:	f5d2f3d2 	pld	[r2, #978]	; 0x3d2
40010694:	41d3f7d2 	ldrsbmi	pc, [r3, #114]	; 0x72	; <UNPREDICTABLE>
40010698:	45d342d3 	ldrbmi	r4, [r3, #723]	; 0x2d3
4001069c:	51d349d3 	ldrsbpl	r4, [r3, #147]	; 0x93
400106a0:	57d355d3 			; <UNDEFINED> instruction: 0x57d355d3
400106a4:	62d361d3 	sbcsvs	r6, r3, #-1073741772	; 0xc0000034
400106a8:	67d365d3 			; <UNDEFINED> instruction: 0x67d365d3
400106ac:	69d368d3 	ldmibvs	r3, {r0, r1, r4, r6, r7, fp, sp, lr}^
400106b0:	71d36ad3 	ldrsbvc	r6, [r3, #163]	; 0xa3
400106b4:	75d373d3 	ldrbvc	r7, [r3, #979]	; 0x3d3
400106b8:	7bd377d3 	blvc	3f4ee60c <GPM4DAT+0x2e4ee328>
400106bc:	85d381d3 	ldrbhi	r8, [r3, #467]	; 0x1d3
400106c0:	91d389d3 	ldrsbls	r8, [r3, #147]	; 0x93
400106c4:	97d393d3 			; <UNDEFINED> instruction: 0x97d393d3
400106c8:	a2d3a1d3 	sbcsge	sl, r3, #-1073741772	; 0xc0000034
400106cc:	a9d3a5d3 	ldmibge	r3, {r0, r1, r4, r6, r7, r8, sl, sp, pc}^
400106d0:	b3d3b1d3 	bicslt	fp, r3, #-1073741772	; 0xc0000034
400106d4:	b7d3b5d3 			; <UNDEFINED> instruction: 0xb7d3b5d3
400106d8:	39f0398a 	ldmibcc	r0!, {r1, r3, r7, r8, fp, ip, sp}^
400106dc:	3aac3a5a 	bcc	3eb1f04c <GPM4DAT+0x2db1ed68>
400106e0:	3b243ae0 	blcc	4091f268 <__ZI_LIMIT__+0x9071d8>
400106e4:	3ba63b64 	blcc	3e99f47c <GPM4DAT+0x2d99f198>
400106e8:	3c2a3bd0 	stccc	11, cr3, [sl], #-832	; 0xfffffcc0
400106ec:	3cac3c70 	stccc	12, cr3, [ip], #448	; 0x1c0
400106f0:	3d3e3cea 	ldccc	12, cr3, [lr, #-936]!	; 0xfffffc58
400106f4:	3db43d82 	ldccc	13, cr3, [r4, #520]!	; 0x208
400106f8:	3e283dea 	cdpcc	13, 2, cr3, cr8, cr10, {7}
400106fc:	3e6e3e4e 	cdpcc	14, 6, cr3, cr14, cr14, {2}
40010700:	3ede3e96 	mrccc	14, 6, r3, cr14, cr6, {4}
40010704:	3f5e3f20 	svccc	0x005e3f20
40010708:	3fe43f94 	svccc	0x00e43f94
4001070c:	40684024 	rsbmi	r4, r8, r4, lsr #32
40010710:	40e64096 	smlalmi	r4, r6, r6, r0
40010714:	4168412c 	cmnmi	r8, ip, lsr #2
40010718:	41d84198 			; <UNDEFINED> instruction: 0x41d84198
4001071c:	420c41f8 	andmi	r4, ip, #248, 2	; 0x3e
40010720:	4290422a 	addsmi	r4, r0, #-1610612734	; 0xa0000002
40010724:	433c42e8 	teqmi	ip, #232, 4	; 0x8000000e
40010728:	43a84370 			; <UNDEFINED> instruction: 0x43a84370
4001072c:	43f243ce 	mvnsmi	r4, #939524099	; 0x38000003
40010730:	448e441c 	strmi	r4, [lr], #1052	; 0x41c
40010734:	45664504 	strbmi	r4, [r6, #-1284]!	; 0xfffffafc
40010738:	461045bc 			; <UNDEFINED> instruction: 0x461045bc
4001073c:	4698465a 			; <UNDEFINED> instruction: 0x4698465a
40010740:	470a46ca 	strmi	r4, [sl, -sl, asr #13]
40010744:	47524730 	smmlarmi	r2, r0, r7, r4
40010748:	47b4476e 	ldrmi	r4, [r4, lr, ror #14]!
4001074c:	482047e8 	stmdami	r0!, {r3, r5, r6, r7, r8, r9, sl, lr}
40010750:	488a484e 	stmmi	sl, {r1, r2, r3, r6, fp, lr}
40010754:	48fe48cc 	ldmmi	lr!, {r2, r3, r6, r7, fp, lr}^
40010758:	49624924 	stmdbmi	r2!, {r2, r5, r8, fp, lr}^
4001075c:	49c24994 	stmibmi	r2, {r2, r4, r7, r8, fp, lr}^
40010760:	4a3849f8 	bmi	40e22f48 <__ZI_LIMIT__+0xe0aeb8>
40010764:	4aa24a72 	bmi	3e8a3134 <GPM4DAT+0x2d8a2e50>
40010768:	4b044aca 	blmi	40123298 <__ZI_LIMIT__+0x10b208>
4001076c:	4ba44b58 	blmi	3e9234d4 <GPM4DAT+0x2d9231f0>
40010770:	4cea4be6 	vstmiami	sl!, {d20-<overflow reg d70>}
40010774:	4cf94cef 	ldclmi	12, cr4, [r9], #956	; 0x3bc
40010778:	4d0a4d02 	stcmi	13, cr4, [sl, #-8]
4001077c:	4d1d4d14 	ldcmi	13, cr4, [sp, #-80]	; 0xffffffb0
40010780:	4d334d28 	ldcmi	13, cr4, [r3, #-160]!	; 0xffffff60
40010784:	4d544d4b 	ldclmi	13, cr4, [r4, #-300]	; 0xfffffed4
40010788:	4d6c4d5e 	stclmi	13, cr4, [ip, #-376]!	; 0xfffffe88
4001078c:	4d874d78 	stcmi	13, cr4, [r7, #480]	; 0x1e0
40010790:	4d9e4d93 	ldcmi	13, cr4, [lr, #588]	; 0x24c
40010794:	32e031e0 	rsccc	r3, r0, #224, 2	; 0x38
40010798:	34e033e0 	strbtcc	r3, [r0], #992	; 0x3e0
4001079c:	36e035e0 	strbtcc	r3, [r0], r0, ror #11
400107a0:	38e037e0 	stmiacc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp}^
400107a4:	3ae039e0 	bcc	3f81ef2c <GPM4DAT+0x2e81ec48>
400107a8:	3ce03be0 	vstmiacc	r0!, {d19-<overflow reg d66>}
400107ac:	3ee03de0 	cdpcc	13, 14, cr3, cr0, cr0, {7}
400107b0:	40e03fe0 	rscmi	r3, r0, r0, ror #31
400107b4:	42e041e0 	rscmi	r4, r0, #224, 2	; 0x38
400107b8:	44e043e0 	strbtmi	r4, [r0], #992	; 0x3e0
400107bc:	46e045e0 	strbtmi	r4, [r0], r0, ror #11
400107c0:	48e047e0 	stmiami	r0!, {r5, r6, r7, r8, r9, sl, lr}^
400107c4:	4ae049e0 	bmi	3f822f4c <GPM4DAT+0x2e822c68>
400107c8:	4ce04be0 	vstmiami	r0!, {d20-<overflow reg d67>}
400107cc:	4ee04de0 	cdpmi	13, 14, cr4, cr0, cr0, {7}
400107d0:	50e04fe0 	rscpl	r4, r0, r0, ror #31
400107d4:	52e051e0 	rscpl	r5, r0, #224, 2	; 0x38
400107d8:	54e053e0 	strbtpl	r5, [r0], #992	; 0x3e0
400107dc:	56e055e0 	strbtpl	r5, [r0], r0, ror #11
400107e0:	58e057e0 	stmiapl	r0!, {r5, r6, r7, r8, r9, sl, ip, lr}^
400107e4:	5ae059e0 	bpl	3f826f6c <GPM4DAT+0x2e826c88>
400107e8:	5ce05be0 	vstmiapl	r0!, {d21-<overflow reg d68>}
400107ec:	5ee05de0 	cdppl	13, 14, cr5, cr0, cr0, {7}
400107f0:	60e05fe0 	rscvs	r5, r0, r0, ror #31
400107f4:	62e061e0 	rscvs	r6, r0, #224, 2	; 0x38
400107f8:	64e063e0 	strbtvs	r6, [r0], #992	; 0x3e0
400107fc:	66e065e0 	strbtvs	r6, [r0], r0, ror #11
40010800:	68e067e0 	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr}^
40010804:	6ae069e0 	bvs	3f82af8c <GPM4DAT+0x2e82aca8>
40010808:	6ce06be0 	vstmiavs	r0!, {d22-<overflow reg d69>}
4001080c:	6ee06de0 	cdpvs	13, 14, cr6, cr0, cr0, {7}
40010810:	70e06fe0 	rscvc	r6, r0, r0, ror #31
40010814:	72e071e0 	rscvc	r7, r0, #224, 2	; 0x38
40010818:	74e073e0 	strbtvc	r7, [r0], #992	; 0x3e0
4001081c:	76e075e0 	strbtvc	r7, [r0], r0, ror #11
40010820:	78e077e0 	stmiavc	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010824:	7ae079e0 	bvc	3f82efac <GPM4DAT+0x2e82ecc8>
40010828:	7ce07be0 	vstmiavc	r0!, {d23-<overflow reg d70>}
4001082c:	7ee07de0 	cdpvc	13, 14, cr7, cr0, cr0, {7}
40010830:	92e091e0 	rscls	r9, r0, #224, 2	; 0x38
40010834:	94e093e0 	strbtls	r9, [r0], #992	; 0x3e0
40010838:	96e095e0 	strbtls	r9, [r0], r0, ror #11
4001083c:	98e097e0 	stmials	r0!, {r5, r6, r7, r8, r9, sl, ip, pc}^
40010840:	9ae099e0 	bls	3f836fc8 <GPM4DAT+0x2e836ce4>
40010844:	9ce09be0 	vstmials	r0!, {d25-<overflow reg d72>}
40010848:	9ee09de0 	cdpls	13, 14, cr9, cr0, cr0, {7}
4001084c:	a0e09fe0 	rscge	r9, r0, r0, ror #31
40010850:	a2e0a1e0 	rscge	sl, r0, #224, 2	; 0x38
40010854:	a4e0a3e0 	strbtge	sl, [r0], #992	; 0x3e0
40010858:	a6e0a5e0 	strbtge	sl, [r0], r0, ror #11
4001085c:	a8e0a7e0 	stmiage	r0!, {r5, r6, r7, r8, r9, sl, sp, pc}^
40010860:	aae0a9e0 	bge	3f83afe8 <GPM4DAT+0x2e83ad04>
40010864:	ace0abe0 	vstmiage	r0!, {d26-<overflow reg d73>}
40010868:	aee0ade0 	cdpge	13, 14, cr10, cr0, cr0, {7}
4001086c:	b0e0afe0 	rsclt	sl, r0, r0, ror #31
40010870:	b2e0b1e0 	rsclt	fp, r0, #224, 2	; 0x38
40010874:	b4e0b3e0 	strbtlt	fp, [r0], #992	; 0x3e0
40010878:	b6e0b5e0 	strbtlt	fp, [r0], r0, ror #11
4001087c:	b8e0b7e0 	stmialt	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010880:	bae0b9e0 	blt	3f83f008 <GPM4DAT+0x2e83ed24>
40010884:	bce0bbe0 	vstmialt	r0!, {d27-<overflow reg d74>}
40010888:	bee0bde0 	cdplt	13, 14, cr11, cr0, cr0, {7}
4001088c:	c0e0bfe0 	rscgt	fp, r0, r0, ror #31
40010890:	c2e0c1e0 	rscgt	ip, r0, #224, 2	; 0x38
40010894:	c4e0c3e0 	strbtgt	ip, [r0], #992	; 0x3e0
40010898:	c6e0c5e0 	strbtgt	ip, [r0], r0, ror #11
4001089c:	c8e0c7e0 	stmiagt	r0!, {r5, r6, r7, r8, r9, sl, lr, pc}^
400108a0:	cae0c9e0 	bgt	3f843028 <GPM4DAT+0x2e842d44>
400108a4:	cce0cbe0 	vstmiagt	r0!, {d28-<overflow reg d75>}
400108a8:	cee0cde0 	cdpgt	13, 14, cr12, cr0, cr0, {7}
400108ac:	d0e0cfe0 	rscle	ip, r0, r0, ror #31
400108b0:	d2e0d1e0 	rscle	sp, r0, #224, 2	; 0x38
400108b4:	d4e0d3e0 	strbtle	sp, [r0], #992	; 0x3e0
400108b8:	d6e0d5e0 	strbtle	sp, [r0], r0, ror #11
400108bc:	d8e0d7e0 	stmiale	r0!, {r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400108c0:	dae0d9e0 	ble	3f847048 <GPM4DAT+0x2e846d64>
400108c4:	dce0dbe0 	vstmiale	r0!, {d29-<overflow reg d76>}
400108c8:	dee0dde0 	cdple	13, 14, cr13, cr0, cr0, {7}
400108cc:	e0e0dfe0 	rsc	sp, r0, r0, ror #31
400108d0:	e2e0e1e0 	rsc	lr, r0, #224, 2	; 0x38
400108d4:	e4e0e3e0 	strbt	lr, [r0], #992	; 0x3e0
400108d8:	e6e0e5e0 	strbt	lr, [r0], r0, ror #11
400108dc:	e8e0e7e0 	stmia	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400108e0:	eae0e9e0 	b	3f84b068 <GPM4DAT+0x2e84ad84>
400108e4:	ece0ebe0 	vstmia	r0!, {d30-<overflow reg d77>}
400108e8:	eee0ede0 	cdp	13, 14, cr14, cr0, cr0, {7}
400108ec:	f0e0efe0 			; <UNDEFINED> instruction: 0xf0e0efe0
400108f0:	f2e0f1e0 	vmla.f32	d31, d16, d0[1]
400108f4:	f4e0f3e0 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r0], r0
400108f8:	f6e0f5e0 			; <UNDEFINED> instruction: 0xf6e0f5e0
400108fc:	f8e0f7e0 			; <UNDEFINED> instruction: 0xf8e0f7e0
40010900:	fae0f9e0 	blx	3f84f088 <GPM4DAT+0x2e84eda4>
40010904:	fce0fbe0 	stc2l	11, cr15, [r0], #896	; 0x380
40010908:	fee0fde0 	cdp2	13, 14, cr15, cr0, cr0, {7}
4001090c:	32e131e1 	rsccc	r3, r1, #1073741880	; 0x40000038
40010910:	34e133e1 	strbtcc	r3, [r1], #993	; 0x3e1
40010914:	36e135e1 	strbtcc	r3, [r1], r1, ror #11
40010918:	38e137e1 	stmiacc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp}^
4001091c:	3ae139e1 	bcc	3f85f0a8 <GPM4DAT+0x2e85edc4>
40010920:	3ce13be1 	fstmiaxcc	r1!, {d19-d130}	;@ Deprecated
40010924:	3ee13de1 	cdpcc	13, 14, cr3, cr1, cr1, {7}
40010928:	40e13fe1 	rscmi	r3, r1, r1, ror #31
4001092c:	42e141e1 	rscmi	r4, r1, #1073741880	; 0x40000038
40010930:	44e143e1 	strbtmi	r4, [r1], #993	; 0x3e1
40010934:	46e145e1 	strbtmi	r4, [r1], r1, ror #11
40010938:	48e147e1 	stmiami	r1!, {r0, r5, r6, r7, r8, r9, sl, lr}^
4001093c:	4ae149e1 	bmi	3f8630c8 <GPM4DAT+0x2e862de4>
40010940:	4ce14be1 	fstmiaxmi	r1!, {d20-d131}	;@ Deprecated
40010944:	4ee14de1 	cdpmi	13, 14, cr4, cr1, cr1, {7}
40010948:	50e14fe1 	rscpl	r4, r1, r1, ror #31
4001094c:	52e151e1 	rscpl	r5, r1, #1073741880	; 0x40000038
40010950:	54e153e1 	strbtpl	r5, [r1], #993	; 0x3e1
40010954:	56e155e1 	strbtpl	r5, [r1], r1, ror #11
40010958:	58e157e1 	stmiapl	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr}^
4001095c:	5ae159e1 	bpl	3f8670e8 <GPM4DAT+0x2e866e04>
40010960:	5ce15be1 	fstmiaxpl	r1!, {d21-d132}	;@ Deprecated
40010964:	5ee15de1 	cdppl	13, 14, cr5, cr1, cr1, {7}
40010968:	60e15fe1 	rscvs	r5, r1, r1, ror #31
4001096c:	62e161e1 	rscvs	r6, r1, #1073741880	; 0x40000038
40010970:	64e163e1 	strbtvs	r6, [r1], #993	; 0x3e1
40010974:	66e165e1 	strbtvs	r6, [r1], r1, ror #11
40010978:	68e167e1 	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr}^
4001097c:	6ae169e1 	bvs	3f86b108 <GPM4DAT+0x2e86ae24>
40010980:	6ce16be1 	fstmiaxvs	r1!, {d22-d133}	;@ Deprecated
40010984:	6ee16de1 	cdpvs	13, 14, cr6, cr1, cr1, {7}
40010988:	70e16fe1 	rscvc	r6, r1, r1, ror #31
4001098c:	72e171e1 	rscvc	r7, r1, #1073741880	; 0x40000038
40010990:	74e173e1 	strbtvc	r7, [r1], #993	; 0x3e1
40010994:	76e175e1 	strbtvc	r7, [r1], r1, ror #11
40010998:	78e177e1 	stmiavc	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001099c:	7ae179e1 	bvc	3f86f128 <GPM4DAT+0x2e86ee44>
400109a0:	7ce17be1 	fstmiaxvc	r1!, {d23-d134}	;@ Deprecated
400109a4:	7ee17de1 	cdpvc	13, 14, cr7, cr1, cr1, {7}
400109a8:	92e191e1 	rscls	r9, r1, #1073741880	; 0x40000038
400109ac:	94e193e1 	strbtls	r9, [r1], #993	; 0x3e1
400109b0:	96e195e1 	strbtls	r9, [r1], r1, ror #11
400109b4:	98e197e1 	stmials	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, pc}^
400109b8:	9ae199e1 	bls	3f877144 <GPM4DAT+0x2e876e60>
400109bc:	9ce19be1 	fstmiaxls	r1!, {d25-d136}	;@ Deprecated
400109c0:	9ee19de1 	cdpls	13, 14, cr9, cr1, cr1, {7}
400109c4:	a0e19fe1 	rscge	r9, r1, r1, ror #31
400109c8:	a2e1a1e1 	rscge	sl, r1, #1073741880	; 0x40000038
400109cc:	a4e1a3e1 	strbtge	sl, [r1], #993	; 0x3e1
400109d0:	a6e1a5e1 	strbtge	sl, [r1], r1, ror #11
400109d4:	a8e1a7e1 	stmiage	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, pc}^
400109d8:	aae1a9e1 	bge	3f87b164 <GPM4DAT+0x2e87ae80>
400109dc:	ace1abe1 	fstmiaxge	r1!, {d26-d137}	;@ Deprecated
400109e0:	aee1ade1 	cdpge	13, 14, cr10, cr1, cr1, {7}
400109e4:	b0e1afe1 	rsclt	sl, r1, r1, ror #31
400109e8:	b2e1b1e1 	rsclt	fp, r1, #1073741880	; 0x40000038
400109ec:	b4e1b3e1 	strbtlt	fp, [r1], #993	; 0x3e1
400109f0:	b6e1b5e1 	strbtlt	fp, [r1], r1, ror #11
400109f4:	b8e1b7e1 	stmialt	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400109f8:	bae1b9e1 	blt	3f87f184 <GPM4DAT+0x2e87eea0>
400109fc:	bce1bbe1 	fstmiaxlt	r1!, {d27-d138}	;@ Deprecated
40010a00:	bee1bde1 	cdplt	13, 14, cr11, cr1, cr1, {7}
40010a04:	c0e1bfe1 	rscgt	fp, r1, r1, ror #31
40010a08:	c2e1c1e1 	rscgt	ip, r1, #1073741880	; 0x40000038
40010a0c:	c4e1c3e1 	strbtgt	ip, [r1], #993	; 0x3e1
40010a10:	c6e1c5e1 	strbtgt	ip, [r1], r1, ror #11
40010a14:	c8e1c7e1 	stmiagt	r1!, {r0, r5, r6, r7, r8, r9, sl, lr, pc}^
40010a18:	cae1c9e1 	bgt	3f8831a4 <GPM4DAT+0x2e882ec0>
40010a1c:	cce1cbe1 	fstmiaxgt	r1!, {d28-d139}	;@ Deprecated
40010a20:	cee1cde1 	cdpgt	13, 14, cr12, cr1, cr1, {7}
40010a24:	d0e1cfe1 	rscle	ip, r1, r1, ror #31
40010a28:	d2e1d1e1 	rscle	sp, r1, #1073741880	; 0x40000038
40010a2c:	d4e1d3e1 	strbtle	sp, [r1], #993	; 0x3e1
40010a30:	d6e1d5e1 	strbtle	sp, [r1], r1, ror #11
40010a34:	d8e1d7e1 	stmiale	r1!, {r0, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010a38:	dae1d9e1 	ble	3f8871c4 <GPM4DAT+0x2e886ee0>
40010a3c:	dce1dbe1 	fstmiaxle	r1!, {d29-d140}	;@ Deprecated
40010a40:	dee1dde1 	cdple	13, 14, cr13, cr1, cr1, {7}
40010a44:	e0e1dfe1 	rsc	sp, r1, r1, ror #31
40010a48:	e2e1e1e1 	rsc	lr, r1, #1073741880	; 0x40000038
40010a4c:	e4e1e3e1 	strbt	lr, [r1], #993	; 0x3e1
40010a50:	e6e1e5e1 	strbt	lr, [r1], r1, ror #11
40010a54:	e8e1e7e1 	stmia	r1!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010a58:	eae1e9e1 	b	3f88b1e4 <GPM4DAT+0x2e88af00>
40010a5c:	ece1ebe1 	fstmiax	r1!, {d30-d141}	;@ Deprecated
40010a60:	eee1ede1 	cdp	13, 14, cr14, cr1, cr1, {7}
40010a64:	f0e1efe1 			; <UNDEFINED> instruction: 0xf0e1efe1
40010a68:	f2e1f1e1 	vmla.f32	d31, d17, d1[1]
40010a6c:	f4e1f3e1 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r1], r1
40010a70:	f6e1f5e1 			; <UNDEFINED> instruction: 0xf6e1f5e1
40010a74:	f8e1f7e1 			; <UNDEFINED> instruction: 0xf8e1f7e1
40010a78:	fae1f9e1 	blx	3f88f204 <GPM4DAT+0x2e88ef20>
40010a7c:	fce1fbe1 	stc2l	11, cr15, [r1], #900	; 0x384
40010a80:	fee1fde1 	cdp2	13, 14, cr15, cr1, cr1, {7}
40010a84:	32e231e2 	rsccc	r3, r2, #-2147483592	; 0x80000038
40010a88:	34e233e2 	strbtcc	r3, [r2], #994	; 0x3e2
40010a8c:	36e235e2 	strbtcc	r3, [r2], r2, ror #11
40010a90:	38e237e2 	stmiacc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40010a94:	3ae239e2 	bcc	3f89f224 <GPM4DAT+0x2e89ef40>
40010a98:	3ce23be2 	vstmiacc	r2!, {d19-<overflow reg d67>}
40010a9c:	3ee23de2 	cdpcc	13, 14, cr3, cr2, cr2, {7}
40010aa0:	40e23fe2 	rscmi	r3, r2, r2, ror #31
40010aa4:	42e241e2 	rscmi	r4, r2, #-2147483592	; 0x80000038
40010aa8:	44e243e2 	strbtmi	r4, [r2], #994	; 0x3e2
40010aac:	46e245e2 	strbtmi	r4, [r2], r2, ror #11
40010ab0:	48e247e2 	stmiami	r2!, {r1, r5, r6, r7, r8, r9, sl, lr}^
40010ab4:	4ae249e2 	bmi	3f8a3244 <GPM4DAT+0x2e8a2f60>
40010ab8:	4ce24be2 	vstmiami	r2!, {d20-<overflow reg d68>}
40010abc:	4ee24de2 	cdpmi	13, 14, cr4, cr2, cr2, {7}
40010ac0:	50e24fe2 	rscpl	r4, r2, r2, ror #31
40010ac4:	52e251e2 	rscpl	r5, r2, #-2147483592	; 0x80000038
40010ac8:	54e253e2 	strbtpl	r5, [r2], #994	; 0x3e2
40010acc:	56e255e2 	strbtpl	r5, [r2], r2, ror #11
40010ad0:	58e257e2 	stmiapl	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40010ad4:	5ae259e2 	bpl	3f8a7264 <GPM4DAT+0x2e8a6f80>
40010ad8:	5ce25be2 	vstmiapl	r2!, {d21-<overflow reg d69>}
40010adc:	5ee25de2 	cdppl	13, 14, cr5, cr2, cr2, {7}
40010ae0:	60e25fe2 	rscvs	r5, r2, r2, ror #31
40010ae4:	62e261e2 	rscvs	r6, r2, #-2147483592	; 0x80000038
40010ae8:	64e263e2 	strbtvs	r6, [r2], #994	; 0x3e2
40010aec:	66e265e2 	strbtvs	r6, [r2], r2, ror #11
40010af0:	68e267e2 	stmiavs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40010af4:	6ae269e2 	bvs	3f8ab284 <GPM4DAT+0x2e8aafa0>
40010af8:	6ce26be2 	vstmiavs	r2!, {d22-<overflow reg d70>}
40010afc:	6ee26de2 	cdpvs	13, 14, cr6, cr2, cr2, {7}
40010b00:	70e26fe2 	rscvc	r6, r2, r2, ror #31
40010b04:	72e271e2 	rscvc	r7, r2, #-2147483592	; 0x80000038
40010b08:	74e273e2 	strbtvc	r7, [r2], #994	; 0x3e2
40010b0c:	76e275e2 	strbtvc	r7, [r2], r2, ror #11
40010b10:	78e277e2 	stmiavc	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010b14:	7ae279e2 	bvc	3f8af2a4 <GPM4DAT+0x2e8aefc0>
40010b18:	7ce27be2 	vstmiavc	r2!, {d23-<overflow reg d71>}
40010b1c:	7ee27de2 	cdpvc	13, 14, cr7, cr2, cr2, {7}
40010b20:	92e291e2 	rscls	r9, r2, #-2147483592	; 0x80000038
40010b24:	94e293e2 	strbtls	r9, [r2], #994	; 0x3e2
40010b28:	96e295e2 	strbtls	r9, [r2], r2, ror #11
40010b2c:	98e297e2 	stmials	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40010b30:	9ae299e2 	bls	3f8b72c0 <GPM4DAT+0x2e8b6fdc>
40010b34:	9ce29be2 	vstmials	r2!, {d25-<overflow reg d73>}
40010b38:	9ee29de2 	cdpls	13, 14, cr9, cr2, cr2, {7}
40010b3c:	a0e29fe2 	rscge	r9, r2, r2, ror #31
40010b40:	a2e2a1e2 	rscge	sl, r2, #-2147483592	; 0x80000038
40010b44:	a4e2a3e2 	strbtge	sl, [r2], #994	; 0x3e2
40010b48:	a6e2a5e2 	strbtge	sl, [r2], r2, ror #11
40010b4c:	a8e2a7e2 	stmiage	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40010b50:	aae2a9e2 	bge	3f8bb2e0 <GPM4DAT+0x2e8baffc>
40010b54:	ace2abe2 	vstmiage	r2!, {d26-<overflow reg d74>}
40010b58:	aee2ade2 	cdpge	13, 14, cr10, cr2, cr2, {7}
40010b5c:	b0e2afe2 	rsclt	sl, r2, r2, ror #31
40010b60:	b2e2b1e2 	rsclt	fp, r2, #-2147483592	; 0x80000038
40010b64:	b4e2b3e2 	strbtlt	fp, [r2], #994	; 0x3e2
40010b68:	b6e2b5e2 	strbtlt	fp, [r2], r2, ror #11
40010b6c:	b8e2b7e2 	stmialt	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010b70:	bae2b9e2 	blt	3f8bf300 <GPM4DAT+0x2e8bf01c>
40010b74:	bce2bbe2 	vstmialt	r2!, {d27-<overflow reg d75>}
40010b78:	bee2bde2 	cdplt	13, 14, cr11, cr2, cr2, {7}
40010b7c:	c0e2bfe2 	rscgt	fp, r2, r2, ror #31
40010b80:	c2e2c1e2 	rscgt	ip, r2, #-2147483592	; 0x80000038
40010b84:	c4e2c3e2 	strbtgt	ip, [r2], #994	; 0x3e2
40010b88:	c6e2c5e2 	strbtgt	ip, [r2], r2, ror #11
40010b8c:	c8e2c7e2 	stmiagt	r2!, {r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010b90:	cae2c9e2 	bgt	3f8c3320 <GPM4DAT+0x2e8c303c>
40010b94:	cce2cbe2 	vstmiagt	r2!, {d28-<overflow reg d76>}
40010b98:	cee2cde2 	cdpgt	13, 14, cr12, cr2, cr2, {7}
40010b9c:	d0e2cfe2 	rscle	ip, r2, r2, ror #31
40010ba0:	d2e2d1e2 	rscle	sp, r2, #-2147483592	; 0x80000038
40010ba4:	d4e2d3e2 	strbtle	sp, [r2], #994	; 0x3e2
40010ba8:	d6e2d5e2 	strbtle	sp, [r2], r2, ror #11
40010bac:	d8e2d7e2 	stmiale	r2!, {r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010bb0:	dae2d9e2 	ble	3f8c7340 <GPM4DAT+0x2e8c705c>
40010bb4:	dce2dbe2 	vstmiale	r2!, {d29-<overflow reg d77>}
40010bb8:	dee2dde2 	cdple	13, 14, cr13, cr2, cr2, {7}
40010bbc:	e0e2dfe2 	rsc	sp, r2, r2, ror #31
40010bc0:	e2e2e1e2 	rsc	lr, r2, #-2147483592	; 0x80000038
40010bc4:	e4e2e3e2 	strbt	lr, [r2], #994	; 0x3e2
40010bc8:	e6e2e5e2 	strbt	lr, [r2], r2, ror #11
40010bcc:	e8e2e7e2 	stmia	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010bd0:	eae2e9e2 	b	3f8cb360 <GPM4DAT+0x2e8cb07c>
40010bd4:	ece2ebe2 	vstmia	r2!, {d30-<overflow reg d78>}
40010bd8:	eee2ede2 	cdp	13, 14, cr14, cr2, cr2, {7}
40010bdc:	f0e2efe2 			; <UNDEFINED> instruction: 0xf0e2efe2
40010be0:	f2e2f1e2 	vmla.f32	d31, d18, d2[1]
40010be4:	f4e2f3e2 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r2], r2
40010be8:	f6e2f5e2 			; <UNDEFINED> instruction: 0xf6e2f5e2
40010bec:	f8e2f7e2 			; <UNDEFINED> instruction: 0xf8e2f7e2
40010bf0:	fae2f9e2 	blx	3f8cf380 <GPM4DAT+0x2e8cf09c>
40010bf4:	fce2fbe2 	stc2l	11, cr15, [r2], #904	; 0x388
40010bf8:	fee2fde2 	cdp2	13, 14, cr15, cr2, cr2, {7}
40010bfc:	32e331e3 	rsccc	r3, r3, #-1073741768	; 0xc0000038
40010c00:	34e333e3 	strbtcc	r3, [r3], #995	; 0x3e3
40010c04:	36e335e3 	strbtcc	r3, [r3], r3, ror #11
40010c08:	38e337e3 	stmiacc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp}^
40010c0c:	3ae339e3 	bcc	3f8df3a0 <GPM4DAT+0x2e8df0bc>
40010c10:	3ce33be3 	fstmiaxcc	r3!, {d19-d131}	;@ Deprecated
40010c14:	3ee33de3 	cdpcc	13, 14, cr3, cr3, cr3, {7}
40010c18:	40e33fe3 	rscmi	r3, r3, r3, ror #31
40010c1c:	42e341e3 	rscmi	r4, r3, #-1073741768	; 0xc0000038
40010c20:	44e343e3 	strbtmi	r4, [r3], #995	; 0x3e3
40010c24:	46e345e3 	strbtmi	r4, [r3], r3, ror #11
40010c28:	48e347e3 	stmiami	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr}^
40010c2c:	4ae349e3 	bmi	3f8e33c0 <GPM4DAT+0x2e8e30dc>
40010c30:	4ce34be3 	fstmiaxmi	r3!, {d20-d132}	;@ Deprecated
40010c34:	4ee34de3 	cdpmi	13, 14, cr4, cr3, cr3, {7}
40010c38:	50e34fe3 	rscpl	r4, r3, r3, ror #31
40010c3c:	52e351e3 	rscpl	r5, r3, #-1073741768	; 0xc0000038
40010c40:	54e353e3 	strbtpl	r5, [r3], #995	; 0x3e3
40010c44:	56e355e3 	strbtpl	r5, [r3], r3, ror #11
40010c48:	58e357e3 	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr}^
40010c4c:	5ae359e3 	bpl	3f8e73e0 <GPM4DAT+0x2e8e70fc>
40010c50:	5ce35be3 	fstmiaxpl	r3!, {d21-d133}	;@ Deprecated
40010c54:	5ee35de3 	cdppl	13, 14, cr5, cr3, cr3, {7}
40010c58:	60e35fe3 	rscvs	r5, r3, r3, ror #31
40010c5c:	62e361e3 	rscvs	r6, r3, #-1073741768	; 0xc0000038
40010c60:	64e363e3 	strbtvs	r6, [r3], #995	; 0x3e3
40010c64:	66e365e3 	strbtvs	r6, [r3], r3, ror #11
40010c68:	68e367e3 	stmiavs	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}^
40010c6c:	6ae369e3 	bvs	3f8eb400 <GPM4DAT+0x2e8eb11c>
40010c70:	6ce36be3 	fstmiaxvs	r3!, {d22-d134}	;@ Deprecated
40010c74:	6ee36de3 	cdpvs	13, 14, cr6, cr3, cr3, {7}
40010c78:	70e36fe3 	rscvc	r6, r3, r3, ror #31
40010c7c:	72e371e3 	rscvc	r7, r3, #-1073741768	; 0xc0000038
40010c80:	74e373e3 	strbtvc	r7, [r3], #995	; 0x3e3
40010c84:	76e375e3 	strbtvc	r7, [r3], r3, ror #11
40010c88:	78e377e3 	stmiavc	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010c8c:	7ae379e3 	bvc	3f8ef420 <GPM4DAT+0x2e8ef13c>
40010c90:	7ce37be3 	fstmiaxvc	r3!, {d23-d135}	;@ Deprecated
40010c94:	7ee37de3 	cdpvc	13, 14, cr7, cr3, cr3, {7}
40010c98:	92e391e3 	rscls	r9, r3, #-1073741768	; 0xc0000038
40010c9c:	94e393e3 	strbtls	r9, [r3], #995	; 0x3e3
40010ca0:	96e395e3 	strbtls	r9, [r3], r3, ror #11
40010ca4:	98e397e3 	stmials	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, pc}^
40010ca8:	9ae399e3 	bls	3f8f743c <GPM4DAT+0x2e8f7158>
40010cac:	9ce39be3 	fstmiaxls	r3!, {d25-d137}	;@ Deprecated
40010cb0:	9ee39de3 	cdpls	13, 14, cr9, cr3, cr3, {7}
40010cb4:	a0e39fe3 	rscge	r9, r3, r3, ror #31
40010cb8:	a2e3a1e3 	rscge	sl, r3, #-1073741768	; 0xc0000038
40010cbc:	a4e3a3e3 	strbtge	sl, [r3], #995	; 0x3e3
40010cc0:	a6e3a5e3 	strbtge	sl, [r3], r3, ror #11
40010cc4:	a8e3a7e3 	stmiage	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, pc}^
40010cc8:	aae3a9e3 	bge	3f8fb45c <GPM4DAT+0x2e8fb178>
40010ccc:	ace3abe3 	fstmiaxge	r3!, {d26-d138}	;@ Deprecated
40010cd0:	aee3ade3 	cdpge	13, 14, cr10, cr3, cr3, {7}
40010cd4:	b0e3afe3 	rsclt	sl, r3, r3, ror #31
40010cd8:	b2e3b1e3 	rsclt	fp, r3, #-1073741768	; 0xc0000038
40010cdc:	b4e3b3e3 	strbtlt	fp, [r3], #995	; 0x3e3
40010ce0:	b6e3b5e3 	strbtlt	fp, [r3], r3, ror #11
40010ce4:	b8e3b7e3 	stmialt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010ce8:	bae3b9e3 	blt	3f8ff47c <GPM4DAT+0x2e8ff198>
40010cec:	bce3bbe3 	fstmiaxlt	r3!, {d27-d139}	;@ Deprecated
40010cf0:	bee3bde3 	cdplt	13, 14, cr11, cr3, cr3, {7}
40010cf4:	c0e3bfe3 	rscgt	fp, r3, r3, ror #31
40010cf8:	c2e3c1e3 	rscgt	ip, r3, #-1073741768	; 0xc0000038
40010cfc:	c4e3c3e3 	strbtgt	ip, [r3], #995	; 0x3e3
40010d00:	c6e3c5e3 	strbtgt	ip, [r3], r3, ror #11
40010d04:	c8e3c7e3 	stmiagt	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, lr, pc}^
40010d08:	cae3c9e3 	bgt	3f90349c <GPM4DAT+0x2e9031b8>
40010d0c:	cce3cbe3 	fstmiaxgt	r3!, {d28-d140}	;@ Deprecated
40010d10:	cee3cde3 	cdpgt	13, 14, cr12, cr3, cr3, {7}
40010d14:	d0e3cfe3 	rscle	ip, r3, r3, ror #31
40010d18:	d2e3d1e3 	rscle	sp, r3, #-1073741768	; 0xc0000038
40010d1c:	d4e3d3e3 	strbtle	sp, [r3], #995	; 0x3e3
40010d20:	d6e3d5e3 	strbtle	sp, [r3], r3, ror #11
40010d24:	d8e3d7e3 	stmiale	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010d28:	dae3d9e3 	ble	3f9074bc <GPM4DAT+0x2e9071d8>
40010d2c:	dce3dbe3 	fstmiaxle	r3!, {d29-d141}	;@ Deprecated
40010d30:	dee3dde3 	cdple	13, 14, cr13, cr3, cr3, {7}
40010d34:	e0e3dfe3 	rsc	sp, r3, r3, ror #31
40010d38:	e2e3e1e3 	rsc	lr, r3, #-1073741768	; 0xc0000038
40010d3c:	e4e3e3e3 	strbt	lr, [r3], #995	; 0x3e3
40010d40:	e6e3e5e3 	strbt	lr, [r3], r3, ror #11
40010d44:	e8e3e7e3 	stmia	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010d48:	eae3e9e3 	b	3f90b4dc <GPM4DAT+0x2e90b1f8>
40010d4c:	ece3ebe3 	fstmiax	r3!, {d30-d142}	;@ Deprecated
40010d50:	eee3ede3 	cdp	13, 14, cr14, cr3, cr3, {7}
40010d54:	f0e3efe3 			; <UNDEFINED> instruction: 0xf0e3efe3
40010d58:	f2e3f1e3 	vmla.f32	d31, d19, d3[1]
40010d5c:	f4e3f3e3 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r3], r3
40010d60:	f6e3f5e3 			; <UNDEFINED> instruction: 0xf6e3f5e3
40010d64:	f8e3f7e3 			; <UNDEFINED> instruction: 0xf8e3f7e3
40010d68:	fae3f9e3 	blx	3f90f4fc <GPM4DAT+0x2e90f218>
40010d6c:	fce3fbe3 	stc2l	11, cr15, [r3], #908	; 0x38c
40010d70:	fee3fde3 	cdp2	13, 14, cr15, cr3, cr3, {7}
40010d74:	32e431e4 	rsccc	r3, r4, #228, 2	; 0x39
40010d78:	34e433e4 	strbtcc	r3, [r4], #996	; 0x3e4
40010d7c:	36e435e4 	strbtcc	r3, [r4], r4, ror #11
40010d80:	38e437e4 	stmiacc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010d84:	3ae439e4 	bcc	3f91f51c <GPM4DAT+0x2e91f238>
40010d88:	3ce43be4 	vstmiacc	r4!, {d19-<overflow reg d68>}
40010d8c:	3ee43de4 	cdpcc	13, 14, cr3, cr4, cr4, {7}
40010d90:	40e43fe4 	rscmi	r3, r4, r4, ror #31
40010d94:	42e441e4 	rscmi	r4, r4, #228, 2	; 0x39
40010d98:	44e443e4 	strbtmi	r4, [r4], #996	; 0x3e4
40010d9c:	46e445e4 	strbtmi	r4, [r4], r4, ror #11
40010da0:	48e447e4 	stmiami	r4!, {r2, r5, r6, r7, r8, r9, sl, lr}^
40010da4:	4ae449e4 	bmi	3f92353c <GPM4DAT+0x2e923258>
40010da8:	4ce44be4 	vstmiami	r4!, {d20-<overflow reg d69>}
40010dac:	4ee44de4 	cdpmi	13, 14, cr4, cr4, cr4, {7}
40010db0:	50e44fe4 	rscpl	r4, r4, r4, ror #31
40010db4:	52e451e4 	rscpl	r5, r4, #228, 2	; 0x39
40010db8:	54e453e4 	strbtpl	r5, [r4], #996	; 0x3e4
40010dbc:	56e455e4 	strbtpl	r5, [r4], r4, ror #11
40010dc0:	58e457e4 	stmiapl	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010dc4:	5ae459e4 	bpl	3f92755c <GPM4DAT+0x2e927278>
40010dc8:	5ce45be4 	vstmiapl	r4!, {d21-<overflow reg d70>}
40010dcc:	5ee45de4 	cdppl	13, 14, cr5, cr4, cr4, {7}
40010dd0:	60e45fe4 	rscvs	r5, r4, r4, ror #31
40010dd4:	62e461e4 	rscvs	r6, r4, #228, 2	; 0x39
40010dd8:	64e463e4 	strbtvs	r6, [r4], #996	; 0x3e4
40010ddc:	66e465e4 	strbtvs	r6, [r4], r4, ror #11
40010de0:	68e467e4 	stmiavs	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010de4:	6ae469e4 	bvs	3f92b57c <GPM4DAT+0x2e92b298>
40010de8:	6ce46be4 	vstmiavs	r4!, {d22-<overflow reg d71>}
40010dec:	6ee46de4 	cdpvs	13, 14, cr6, cr4, cr4, {7}
40010df0:	70e46fe4 	rscvc	r6, r4, r4, ror #31
40010df4:	72e471e4 	rscvc	r7, r4, #228, 2	; 0x39
40010df8:	74e473e4 	strbtvc	r7, [r4], #996	; 0x3e4
40010dfc:	76e475e4 	strbtvc	r7, [r4], r4, ror #11
40010e00:	78e477e4 	stmiavc	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010e04:	7ae479e4 	bvc	3f92f59c <GPM4DAT+0x2e92f2b8>
40010e08:	7ce47be4 	vstmiavc	r4!, {d23-<overflow reg d72>}
40010e0c:	7ee47de4 	cdpvc	13, 14, cr7, cr4, cr4, {7}
40010e10:	92e491e4 	rscls	r9, r4, #228, 2	; 0x39
40010e14:	94e493e4 	strbtls	r9, [r4], #996	; 0x3e4
40010e18:	96e495e4 	strbtls	r9, [r4], r4, ror #11
40010e1c:	98e497e4 	stmials	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010e20:	9ae499e4 	bls	3f9375b8 <GPM4DAT+0x2e9372d4>
40010e24:	9ce49be4 	vstmials	r4!, {d25-<overflow reg d74>}
40010e28:	9ee49de4 	cdpls	13, 14, cr9, cr4, cr4, {7}
40010e2c:	a0e49fe4 	rscge	r9, r4, r4, ror #31
40010e30:	a2e4a1e4 	rscge	sl, r4, #228, 2	; 0x39
40010e34:	a4e4a3e4 	strbtge	sl, [r4], #996	; 0x3e4
40010e38:	a6e4a5e4 	strbtge	sl, [r4], r4, ror #11
40010e3c:	a8e4a7e4 	stmiage	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010e40:	aae4a9e4 	bge	3f93b5d8 <GPM4DAT+0x2e93b2f4>
40010e44:	ace4abe4 	vstmiage	r4!, {d26-<overflow reg d75>}
40010e48:	aee4ade4 	cdpge	13, 14, cr10, cr4, cr4, {7}
40010e4c:	b0e4afe4 	rsclt	sl, r4, r4, ror #31
40010e50:	b2e4b1e4 	rsclt	fp, r4, #228, 2	; 0x39
40010e54:	b4e4b3e4 	strbtlt	fp, [r4], #996	; 0x3e4
40010e58:	b6e4b5e4 	strbtlt	fp, [r4], r4, ror #11
40010e5c:	b8e4b7e4 	stmialt	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010e60:	bae4b9e4 	blt	3f93f5f8 <GPM4DAT+0x2e93f314>
40010e64:	bce4bbe4 	vstmialt	r4!, {d27-<overflow reg d76>}
40010e68:	bee4bde4 	cdplt	13, 14, cr11, cr4, cr4, {7}
40010e6c:	c0e4bfe4 	rscgt	fp, r4, r4, ror #31
40010e70:	c2e4c1e4 	rscgt	ip, r4, #228, 2	; 0x39
40010e74:	c4e4c3e4 	strbtgt	ip, [r4], #996	; 0x3e4
40010e78:	c6e4c5e4 	strbtgt	ip, [r4], r4, ror #11
40010e7c:	c8e4c7e4 	stmiagt	r4!, {r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010e80:	cae4c9e4 	bgt	3f943618 <GPM4DAT+0x2e943334>
40010e84:	cce4cbe4 	vstmiagt	r4!, {d28-<overflow reg d77>}
40010e88:	cee4cde4 	cdpgt	13, 14, cr12, cr4, cr4, {7}
40010e8c:	d0e4cfe4 	rscle	ip, r4, r4, ror #31
40010e90:	d2e4d1e4 	rscle	sp, r4, #228, 2	; 0x39
40010e94:	d4e4d3e4 	strbtle	sp, [r4], #996	; 0x3e4
40010e98:	d6e4d5e4 	strbtle	sp, [r4], r4, ror #11
40010e9c:	d8e4d7e4 	stmiale	r4!, {r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40010ea0:	dae4d9e4 	ble	3f947638 <GPM4DAT+0x2e947354>
40010ea4:	dce4dbe4 	vstmiale	r4!, {d29-<overflow reg d78>}
40010ea8:	dee4dde4 	cdple	13, 14, cr13, cr4, cr4, {7}
40010eac:	e0e4dfe4 	rsc	sp, r4, r4, ror #31
40010eb0:	e2e4e1e4 	rsc	lr, r4, #228, 2	; 0x39
40010eb4:	e4e4e3e4 	strbt	lr, [r4], #996	; 0x3e4
40010eb8:	e6e4e5e4 	strbt	lr, [r4], r4, ror #11
40010ebc:	e8e4e7e4 	stmia	r4!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40010ec0:	eae4e9e4 	b	3f94b658 <GPM4DAT+0x2e94b374>
40010ec4:	ece4ebe4 	vstmia	r4!, {d30-<overflow reg d79>}
40010ec8:	eee4ede4 	cdp	13, 14, cr14, cr4, cr4, {7}
40010ecc:	f0e4efe4 			; <UNDEFINED> instruction: 0xf0e4efe4
40010ed0:	f2e4f1e4 	vmla.f32	d31, d20, d4[1]
40010ed4:	f4e4f3e4 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r4], r4
40010ed8:	f6e4f5e4 			; <UNDEFINED> instruction: 0xf6e4f5e4
40010edc:	f8e4f7e4 			; <UNDEFINED> instruction: 0xf8e4f7e4
40010ee0:	fae4f9e4 	blx	3f94f678 <GPM4DAT+0x2e94f394>
40010ee4:	fce4fbe4 	stc2l	11, cr15, [r4], #912	; 0x390
40010ee8:	fee4fde4 	cdp2	13, 14, cr15, cr4, cr4, {7}
40010eec:	32e531e5 	rsccc	r3, r5, #1073741881	; 0x40000039
40010ef0:	34e533e5 	strbtcc	r3, [r5], #997	; 0x3e5
40010ef4:	36e535e5 	strbtcc	r3, [r5], r5, ror #11
40010ef8:	38e537e5 	stmiacc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40010efc:	3ae539e5 	bcc	3f95f698 <GPM4DAT+0x2e95f3b4>
40010f00:	3ce53be5 	fstmiaxcc	r5!, {d19-d132}	;@ Deprecated
40010f04:	3ee53de5 	cdpcc	13, 14, cr3, cr5, cr5, {7}
40010f08:	40e53fe5 	rscmi	r3, r5, r5, ror #31
40010f0c:	42e541e5 	rscmi	r4, r5, #1073741881	; 0x40000039
40010f10:	44e543e5 	strbtmi	r4, [r5], #997	; 0x3e5
40010f14:	46e545e5 	strbtmi	r4, [r5], r5, ror #11
40010f18:	48e547e5 	stmiami	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr}^
40010f1c:	4ae549e5 	bmi	3f9636b8 <GPM4DAT+0x2e9633d4>
40010f20:	4ce54be5 	fstmiaxmi	r5!, {d20-d133}	;@ Deprecated
40010f24:	4ee54de5 	cdpmi	13, 14, cr4, cr5, cr5, {7}
40010f28:	50e54fe5 	rscpl	r4, r5, r5, ror #31
40010f2c:	52e551e5 	rscpl	r5, r5, #1073741881	; 0x40000039
40010f30:	54e553e5 	strbtpl	r5, [r5], #997	; 0x3e5
40010f34:	56e555e5 	strbtpl	r5, [r5], r5, ror #11
40010f38:	58e557e5 	stmiapl	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
40010f3c:	5ae559e5 	bpl	3f9676d8 <GPM4DAT+0x2e9673f4>
40010f40:	5ce55be5 	fstmiaxpl	r5!, {d21-d134}	;@ Deprecated
40010f44:	5ee55de5 	cdppl	13, 14, cr5, cr5, cr5, {7}
40010f48:	60e55fe5 	rscvs	r5, r5, r5, ror #31
40010f4c:	62e561e5 	rscvs	r6, r5, #1073741881	; 0x40000039
40010f50:	64e563e5 	strbtvs	r6, [r5], #997	; 0x3e5
40010f54:	66e565e5 	strbtvs	r6, [r5], r5, ror #11
40010f58:	68e567e5 	stmiavs	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
40010f5c:	6ae569e5 	bvs	3f96b6f8 <GPM4DAT+0x2e96b414>
40010f60:	6ce56be5 	fstmiaxvs	r5!, {d22-d135}	;@ Deprecated
40010f64:	6ee56de5 	cdpvs	13, 14, cr6, cr5, cr5, {7}
40010f68:	70e56fe5 	rscvc	r6, r5, r5, ror #31
40010f6c:	72e571e5 	rscvc	r7, r5, #1073741881	; 0x40000039
40010f70:	74e573e5 	strbtvc	r7, [r5], #997	; 0x3e5
40010f74:	76e575e5 	strbtvc	r7, [r5], r5, ror #11
40010f78:	78e577e5 	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40010f7c:	7ae579e5 	bvc	3f96f718 <GPM4DAT+0x2e96f434>
40010f80:	7ce57be5 	fstmiaxvc	r5!, {d23-d136}	;@ Deprecated
40010f84:	7ee57de5 	cdpvc	13, 14, cr7, cr5, cr5, {7}
40010f88:	92e591e5 	rscls	r9, r5, #1073741881	; 0x40000039
40010f8c:	94e593e5 	strbtls	r9, [r5], #997	; 0x3e5
40010f90:	96e595e5 	strbtls	r9, [r5], r5, ror #11
40010f94:	98e597e5 	stmials	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40010f98:	9ae599e5 	bls	3f977734 <GPM4DAT+0x2e977450>
40010f9c:	9ce59be5 	fstmiaxls	r5!, {d25-d138}	;@ Deprecated
40010fa0:	9ee59de5 	cdpls	13, 14, cr9, cr5, cr5, {7}
40010fa4:	a0e59fe5 	rscge	r9, r5, r5, ror #31
40010fa8:	a2e5a1e5 	rscge	sl, r5, #1073741881	; 0x40000039
40010fac:	a4e5a3e5 	strbtge	sl, [r5], #997	; 0x3e5
40010fb0:	a6e5a5e5 	strbtge	sl, [r5], r5, ror #11
40010fb4:	a8e5a7e5 	stmiage	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40010fb8:	aae5a9e5 	bge	3f97b754 <GPM4DAT+0x2e97b470>
40010fbc:	ace5abe5 	fstmiaxge	r5!, {d26-d139}	;@ Deprecated
40010fc0:	aee5ade5 	cdpge	13, 14, cr10, cr5, cr5, {7}
40010fc4:	b0e5afe5 	rsclt	sl, r5, r5, ror #31
40010fc8:	b2e5b1e5 	rsclt	fp, r5, #1073741881	; 0x40000039
40010fcc:	b4e5b3e5 	strbtlt	fp, [r5], #997	; 0x3e5
40010fd0:	b6e5b5e5 	strbtlt	fp, [r5], r5, ror #11
40010fd4:	b8e5b7e5 	stmialt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40010fd8:	bae5b9e5 	blt	3f97f774 <GPM4DAT+0x2e97f490>
40010fdc:	bce5bbe5 	fstmiaxlt	r5!, {d27-d140}	;@ Deprecated
40010fe0:	bee5bde5 	cdplt	13, 14, cr11, cr5, cr5, {7}
40010fe4:	c0e5bfe5 	rscgt	fp, r5, r5, ror #31
40010fe8:	c2e5c1e5 	rscgt	ip, r5, #1073741881	; 0x40000039
40010fec:	c4e5c3e5 	strbtgt	ip, [r5], #997	; 0x3e5
40010ff0:	c6e5c5e5 	strbtgt	ip, [r5], r5, ror #11
40010ff4:	c8e5c7e5 	stmiagt	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40010ff8:	cae5c9e5 	bgt	3f983794 <GPM4DAT+0x2e9834b0>
40010ffc:	cce5cbe5 	fstmiaxgt	r5!, {d28-d141}	;@ Deprecated
40011000:	cee5cde5 	cdpgt	13, 14, cr12, cr5, cr5, {7}
40011004:	d0e5cfe5 	rscle	ip, r5, r5, ror #31
40011008:	d2e5d1e5 	rscle	sp, r5, #1073741881	; 0x40000039
4001100c:	d4e5d3e5 	strbtle	sp, [r5], #997	; 0x3e5
40011010:	d6e5d5e5 	strbtle	sp, [r5], r5, ror #11
40011014:	d8e5d7e5 	stmiale	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011018:	dae5d9e5 	ble	3f9877b4 <GPM4DAT+0x2e9874d0>
4001101c:	dce5dbe5 	fstmiaxle	r5!, {d29-d142}	;@ Deprecated
40011020:	dee5dde5 	cdple	13, 14, cr13, cr5, cr5, {7}
40011024:	e0e5dfe5 	rsc	sp, r5, r5, ror #31
40011028:	e2e5e1e5 	rsc	lr, r5, #1073741881	; 0x40000039
4001102c:	e4e5e3e5 	strbt	lr, [r5], #997	; 0x3e5
40011030:	e6e5e5e5 	strbt	lr, [r5], r5, ror #11
40011034:	e8e5e7e5 	stmia	r5!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011038:	eae5e9e5 	b	3f98b7d4 <GPM4DAT+0x2e98b4f0>
4001103c:	ece5ebe5 	fstmiax	r5!, {d30-d143}	;@ Deprecated
40011040:	eee5ede5 	cdp	13, 14, cr14, cr5, cr5, {7}
40011044:	f0e5efe5 			; <UNDEFINED> instruction: 0xf0e5efe5
40011048:	f2e5f1e5 	vmla.f32	d31, d21, d5[1]
4001104c:	f4e5f3e5 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r5], r5
40011050:	f6e5f5e5 			; <UNDEFINED> instruction: 0xf6e5f5e5
40011054:	f8e5f7e5 			; <UNDEFINED> instruction: 0xf8e5f7e5
40011058:	fae5f9e5 	blx	3f98f7f4 <GPM4DAT+0x2e98f510>
4001105c:	fce5fbe5 	stc2l	11, cr15, [r5], #916	; 0x394
40011060:	fee5fde5 	cdp2	13, 14, cr15, cr5, cr5, {7}
40011064:	32e631e6 	rsccc	r3, r6, #-2147483591	; 0x80000039
40011068:	34e633e6 	strbtcc	r3, [r6], #998	; 0x3e6
4001106c:	36e635e6 	strbtcc	r3, [r6], r6, ror #11
40011070:	38e637e6 	stmiacc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
40011074:	3ae639e6 	bcc	3f99f814 <GPM4DAT+0x2e99f530>
40011078:	3ce63be6 	vstmiacc	r6!, {d19-<overflow reg d69>}
4001107c:	3ee63de6 	cdpcc	13, 14, cr3, cr6, cr6, {7}
40011080:	40e63fe6 	rscmi	r3, r6, r6, ror #31
40011084:	42e641e6 	rscmi	r4, r6, #-2147483591	; 0x80000039
40011088:	44e643e6 	strbtmi	r4, [r6], #998	; 0x3e6
4001108c:	46e645e6 	strbtmi	r4, [r6], r6, ror #11
40011090:	48e647e6 	stmiami	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr}^
40011094:	4ae649e6 	bmi	3f9a3834 <GPM4DAT+0x2e9a3550>
40011098:	4ce64be6 	vstmiami	r6!, {d20-<overflow reg d70>}
4001109c:	4ee64de6 	cdpmi	13, 14, cr4, cr6, cr6, {7}
400110a0:	50e64fe6 	rscpl	r4, r6, r6, ror #31
400110a4:	52e651e6 	rscpl	r5, r6, #-2147483591	; 0x80000039
400110a8:	54e653e6 	strbtpl	r5, [r6], #998	; 0x3e6
400110ac:	56e655e6 	strbtpl	r5, [r6], r6, ror #11
400110b0:	58e657e6 	stmiapl	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
400110b4:	5ae659e6 	bpl	3f9a7854 <GPM4DAT+0x2e9a7570>
400110b8:	5ce65be6 	vstmiapl	r6!, {d21-<overflow reg d71>}
400110bc:	5ee65de6 	cdppl	13, 14, cr5, cr6, cr6, {7}
400110c0:	60e65fe6 	rscvs	r5, r6, r6, ror #31
400110c4:	62e661e6 	rscvs	r6, r6, #-2147483591	; 0x80000039
400110c8:	64e663e6 	strbtvs	r6, [r6], #998	; 0x3e6
400110cc:	66e665e6 	strbtvs	r6, [r6], r6, ror #11
400110d0:	68e667e6 	stmiavs	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
400110d4:	6ae669e6 	bvs	3f9ab874 <GPM4DAT+0x2e9ab590>
400110d8:	6ce66be6 	vstmiavs	r6!, {d22-<overflow reg d72>}
400110dc:	6ee66de6 	cdpvs	13, 14, cr6, cr6, cr6, {7}
400110e0:	70e66fe6 	rscvc	r6, r6, r6, ror #31
400110e4:	72e671e6 	rscvc	r7, r6, #-2147483591	; 0x80000039
400110e8:	74e673e6 	strbtvc	r7, [r6], #998	; 0x3e6
400110ec:	76e675e6 	strbtvc	r7, [r6], r6, ror #11
400110f0:	78e677e6 	stmiavc	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400110f4:	7ae679e6 	bvc	3f9af894 <GPM4DAT+0x2e9af5b0>
400110f8:	7ce67be6 	vstmiavc	r6!, {d23-<overflow reg d73>}
400110fc:	7ee67de6 	cdpvc	13, 14, cr7, cr6, cr6, {7}
40011100:	92e691e6 	rscls	r9, r6, #-2147483591	; 0x80000039
40011104:	94e693e6 	strbtls	r9, [r6], #998	; 0x3e6
40011108:	96e695e6 	strbtls	r9, [r6], r6, ror #11
4001110c:	98e697e6 	stmials	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011110:	9ae699e6 	bls	3f9b78b0 <GPM4DAT+0x2e9b75cc>
40011114:	9ce69be6 	vstmials	r6!, {d25-<overflow reg d75>}
40011118:	9ee69de6 	cdpls	13, 14, cr9, cr6, cr6, {7}
4001111c:	a0e69fe6 	rscge	r9, r6, r6, ror #31
40011120:	a2e6a1e6 	rscge	sl, r6, #-2147483591	; 0x80000039
40011124:	a4e6a3e6 	strbtge	sl, [r6], #998	; 0x3e6
40011128:	a6e6a5e6 	strbtge	sl, [r6], r6, ror #11
4001112c:	a8e6a7e6 	stmiage	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
40011130:	aae6a9e6 	bge	3f9bb8d0 <GPM4DAT+0x2e9bb5ec>
40011134:	ace6abe6 	vstmiage	r6!, {d26-<overflow reg d76>}
40011138:	aee6ade6 	cdpge	13, 14, cr10, cr6, cr6, {7}
4001113c:	b0e6afe6 	rsclt	sl, r6, r6, ror #31
40011140:	b2e6b1e6 	rsclt	fp, r6, #-2147483591	; 0x80000039
40011144:	b4e6b3e6 	strbtlt	fp, [r6], #998	; 0x3e6
40011148:	b6e6b5e6 	strbtlt	fp, [r6], r6, ror #11
4001114c:	b8e6b7e6 	stmialt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011150:	bae6b9e6 	blt	3f9bf8f0 <GPM4DAT+0x2e9bf60c>
40011154:	bce6bbe6 	vstmialt	r6!, {d27-<overflow reg d77>}
40011158:	bee6bde6 	cdplt	13, 14, cr11, cr6, cr6, {7}
4001115c:	c0e6bfe6 	rscgt	fp, r6, r6, ror #31
40011160:	c2e6c1e6 	rscgt	ip, r6, #-2147483591	; 0x80000039
40011164:	c4e6c3e6 	strbtgt	ip, [r6], #998	; 0x3e6
40011168:	c6e6c5e6 	strbtgt	ip, [r6], r6, ror #11
4001116c:	c8e6c7e6 	stmiagt	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
40011170:	cae6c9e6 	bgt	3f9c3910 <GPM4DAT+0x2e9c362c>
40011174:	cce6cbe6 	vstmiagt	r6!, {d28-<overflow reg d78>}
40011178:	cee6cde6 	cdpgt	13, 14, cr12, cr6, cr6, {7}
4001117c:	d0e6cfe6 	rscle	ip, r6, r6, ror #31
40011180:	d2e6d1e6 	rscle	sp, r6, #-2147483591	; 0x80000039
40011184:	d4e6d3e6 	strbtle	sp, [r6], #998	; 0x3e6
40011188:	d6e6d5e6 	strbtle	sp, [r6], r6, ror #11
4001118c:	d8e6d7e6 	stmiale	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011190:	dae6d9e6 	ble	3f9c7930 <GPM4DAT+0x2e9c764c>
40011194:	dce6dbe6 	vstmiale	r6!, {d29-<overflow reg d79>}
40011198:	dee6dde6 	cdple	13, 14, cr13, cr6, cr6, {7}
4001119c:	e0e6dfe6 	rsc	sp, r6, r6, ror #31
400111a0:	e2e6e1e6 	rsc	lr, r6, #-2147483591	; 0x80000039
400111a4:	e4e6e3e6 	strbt	lr, [r6], #998	; 0x3e6
400111a8:	e6e6e5e6 	strbt	lr, [r6], r6, ror #11
400111ac:	e8e6e7e6 	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400111b0:	eae6e9e6 	b	3f9cb950 <GPM4DAT+0x2e9cb66c>
400111b4:	ece6ebe6 	vstmia	r6!, {d30-<overflow reg d80>}
400111b8:	eee6ede6 	cdp	13, 14, cr14, cr6, cr6, {7}
400111bc:	f0e6efe6 			; <UNDEFINED> instruction: 0xf0e6efe6
400111c0:	f2e6f1e6 	vmla.f32	d31, d22, d6[1]
400111c4:	f4e6f3e6 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r6], r6
400111c8:	f6e6f5e6 			; <UNDEFINED> instruction: 0xf6e6f5e6
400111cc:	f8e6f7e6 			; <UNDEFINED> instruction: 0xf8e6f7e6
400111d0:	fae6f9e6 	blx	3f9cf970 <GPM4DAT+0x2e9cf68c>
400111d4:	fce6fbe6 	stc2l	11, cr15, [r6], #920	; 0x398
400111d8:	fee6fde6 	cdp2	13, 14, cr15, cr6, cr6, {7}
400111dc:	32e731e7 	rsccc	r3, r7, #-1073741767	; 0xc0000039
400111e0:	34e733e7 	strbtcc	r3, [r7], #999	; 0x3e7
400111e4:	36e735e7 	strbtcc	r3, [r7], r7, ror #11
400111e8:	38e737e7 	stmiacc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp}^
400111ec:	3ae739e7 	bcc	3f9df990 <GPM4DAT+0x2e9df6ac>
400111f0:	3ce73be7 	fstmiaxcc	r7!, {d19-d133}	;@ Deprecated
400111f4:	3ee73de7 	cdpcc	13, 14, cr3, cr7, cr7, {7}
400111f8:	40e73fe7 	rscmi	r3, r7, r7, ror #31
400111fc:	42e741e7 	rscmi	r4, r7, #-1073741767	; 0xc0000039
40011200:	44e743e7 	strbtmi	r4, [r7], #999	; 0x3e7
40011204:	46e745e7 	strbtmi	r4, [r7], r7, ror #11
40011208:	48e747e7 	stmiami	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}^
4001120c:	4ae749e7 	bmi	3f9e39b0 <GPM4DAT+0x2e9e36cc>
40011210:	4ce74be7 	fstmiaxmi	r7!, {d20-d134}	;@ Deprecated
40011214:	4ee74de7 	cdpmi	13, 14, cr4, cr7, cr7, {7}
40011218:	50e74fe7 	rscpl	r4, r7, r7, ror #31
4001121c:	52e751e7 	rscpl	r5, r7, #-1073741767	; 0xc0000039
40011220:	54e753e7 	strbtpl	r5, [r7], #999	; 0x3e7
40011224:	56e755e7 	strbtpl	r5, [r7], r7, ror #11
40011228:	58e757e7 	stmiapl	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr}^
4001122c:	5ae759e7 	bpl	3f9e79d0 <GPM4DAT+0x2e9e76ec>
40011230:	5ce75be7 	fstmiaxpl	r7!, {d21-d135}	;@ Deprecated
40011234:	5ee75de7 	cdppl	13, 14, cr5, cr7, cr7, {7}
40011238:	60e75fe7 	rscvs	r5, r7, r7, ror #31
4001123c:	62e761e7 	rscvs	r6, r7, #-1073741767	; 0xc0000039
40011240:	64e763e7 	strbtvs	r6, [r7], #999	; 0x3e7
40011244:	66e765e7 	strbtvs	r6, [r7], r7, ror #11
40011248:	68e767e7 	stmiavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr}^
4001124c:	6ae769e7 	bvs	3f9eb9f0 <GPM4DAT+0x2e9eb70c>
40011250:	6ce76be7 	fstmiaxvs	r7!, {d22-d136}	;@ Deprecated
40011254:	6ee76de7 	cdpvs	13, 14, cr6, cr7, cr7, {7}
40011258:	70e76fe7 	rscvc	r6, r7, r7, ror #31
4001125c:	72e771e7 	rscvc	r7, r7, #-1073741767	; 0xc0000039
40011260:	74e773e7 	strbtvc	r7, [r7], #999	; 0x3e7
40011264:	76e775e7 	strbtvc	r7, [r7], r7, ror #11
40011268:	78e777e7 	stmiavc	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001126c:	7ae779e7 	bvc	3f9efa10 <GPM4DAT+0x2e9ef72c>
40011270:	7ce77be7 	fstmiaxvc	r7!, {d23-d137}	;@ Deprecated
40011274:	7ee77de7 	cdpvc	13, 14, cr7, cr7, cr7, {7}
40011278:	92e791e7 	rscls	r9, r7, #-1073741767	; 0xc0000039
4001127c:	94e793e7 	strbtls	r9, [r7], #999	; 0x3e7
40011280:	96e795e7 	strbtls	r9, [r7], r7, ror #11
40011284:	98e797e7 	stmials	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, pc}^
40011288:	9ae799e7 	bls	3f9f7a2c <GPM4DAT+0x2e9f7748>
4001128c:	9ce79be7 	fstmiaxls	r7!, {d25-d139}	;@ Deprecated
40011290:	9ee79de7 	cdpls	13, 14, cr9, cr7, cr7, {7}
40011294:	a0e79fe7 	rscge	r9, r7, r7, ror #31
40011298:	a2e7a1e7 	rscge	sl, r7, #-1073741767	; 0xc0000039
4001129c:	a4e7a3e7 	strbtge	sl, [r7], #999	; 0x3e7
400112a0:	a6e7a5e7 	strbtge	sl, [r7], r7, ror #11
400112a4:	a8e7a7e7 	stmiage	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, pc}^
400112a8:	aae7a9e7 	bge	3f9fba4c <GPM4DAT+0x2e9fb768>
400112ac:	ace7abe7 	fstmiaxge	r7!, {d26-d140}	;@ Deprecated
400112b0:	aee7ade7 	cdpge	13, 14, cr10, cr7, cr7, {7}
400112b4:	b0e7afe7 	rsclt	sl, r7, r7, ror #31
400112b8:	b2e7b1e7 	rsclt	fp, r7, #-1073741767	; 0xc0000039
400112bc:	b4e7b3e7 	strbtlt	fp, [r7], #999	; 0x3e7
400112c0:	b6e7b5e7 	strbtlt	fp, [r7], r7, ror #11
400112c4:	b8e7b7e7 	stmialt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400112c8:	bae7b9e7 	blt	3f9ffa6c <GPM4DAT+0x2e9ff788>
400112cc:	bce7bbe7 	fstmiaxlt	r7!, {d27-d141}	;@ Deprecated
400112d0:	bee7bde7 	cdplt	13, 14, cr11, cr7, cr7, {7}
400112d4:	c0e7bfe7 	rscgt	fp, r7, r7, ror #31
400112d8:	c2e7c1e7 	rscgt	ip, r7, #-1073741767	; 0xc0000039
400112dc:	c4e7c3e7 	strbtgt	ip, [r7], #999	; 0x3e7
400112e0:	c6e7c5e7 	strbtgt	ip, [r7], r7, ror #11
400112e4:	c8e7c7e7 	stmiagt	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr, pc}^
400112e8:	cae7c9e7 	bgt	3fa03a8c <GPM4DAT+0x2ea037a8>
400112ec:	cce7cbe7 	fstmiaxgt	r7!, {d28-d142}	;@ Deprecated
400112f0:	cee7cde7 	cdpgt	13, 14, cr12, cr7, cr7, {7}
400112f4:	d0e7cfe7 	rscle	ip, r7, r7, ror #31
400112f8:	d2e7d1e7 	rscle	sp, r7, #-1073741767	; 0xc0000039
400112fc:	d4e7d3e7 	strbtle	sp, [r7], #999	; 0x3e7
40011300:	d6e7d5e7 	strbtle	sp, [r7], r7, ror #11
40011304:	d8e7d7e7 	stmiale	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011308:	dae7d9e7 	ble	3fa07aac <GPM4DAT+0x2ea077c8>
4001130c:	dce7dbe7 	fstmiaxle	r7!, {d29-d143}	;@ Deprecated
40011310:	dee7dde7 	cdple	13, 14, cr13, cr7, cr7, {7}
40011314:	e0e7dfe7 	rsc	sp, r7, r7, ror #31
40011318:	e2e7e1e7 	rsc	lr, r7, #-1073741767	; 0xc0000039
4001131c:	e4e7e3e7 	strbt	lr, [r7], #999	; 0x3e7
40011320:	e6e7e5e7 	strbt	lr, [r7], r7, ror #11
40011324:	e8e7e7e7 	stmia	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011328:	eae7e9e7 	b	3fa0bacc <GPM4DAT+0x2ea0b7e8>
4001132c:	ece7ebe7 	fstmiax	r7!, {d30-d144}	;@ Deprecated
40011330:	eee7ede7 	cdp	13, 14, cr14, cr7, cr7, {7}
40011334:	f0e7efe7 			; <UNDEFINED> instruction: 0xf0e7efe7
40011338:	f2e7f1e7 	vmla.f32	d31, d23, d7[1]
4001133c:	f4e7f3e7 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r7], r7
40011340:	f6e7f5e7 			; <UNDEFINED> instruction: 0xf6e7f5e7
40011344:	f8e7f7e7 			; <UNDEFINED> instruction: 0xf8e7f7e7
40011348:	fae7f9e7 	blx	3fa0faec <GPM4DAT+0x2ea0f808>
4001134c:	fce7fbe7 	stc2l	11, cr15, [r7], #924	; 0x39c
40011350:	fee7fde7 	cdp2	13, 14, cr15, cr7, cr7, {7}
40011354:	32e831e8 	rsccc	r3, r8, #232, 2	; 0x3a
40011358:	34e833e8 	strbtcc	r3, [r8], #1000	; 0x3e8
4001135c:	36e835e8 	strbtcc	r3, [r8], r8, ror #11
40011360:	38e837e8 	stmiacc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011364:	3ae839e8 	bcc	3fa1fb0c <GPM4DAT+0x2ea1f828>
40011368:	3ce83be8 	vstmiacc	r8!, {d19-<overflow reg d70>}
4001136c:	3ee83de8 	cdpcc	13, 14, cr3, cr8, cr8, {7}
40011370:	40e83fe8 	rscmi	r3, r8, r8, ror #31
40011374:	42e841e8 	rscmi	r4, r8, #232, 2	; 0x3a
40011378:	44e843e8 	strbtmi	r4, [r8], #1000	; 0x3e8
4001137c:	46e845e8 	strbtmi	r4, [r8], r8, ror #11
40011380:	48e847e8 	stmiami	r8!, {r3, r5, r6, r7, r8, r9, sl, lr}^
40011384:	4ae849e8 	bmi	3fa23b2c <GPM4DAT+0x2ea23848>
40011388:	4ce84be8 	vstmiami	r8!, {d20-<overflow reg d71>}
4001138c:	4ee84de8 	cdpmi	13, 14, cr4, cr8, cr8, {7}
40011390:	50e84fe8 	rscpl	r4, r8, r8, ror #31
40011394:	52e851e8 	rscpl	r5, r8, #232, 2	; 0x3a
40011398:	54e853e8 	strbtpl	r5, [r8], #1000	; 0x3e8
4001139c:	56e855e8 	strbtpl	r5, [r8], r8, ror #11
400113a0:	58e857e8 	stmiapl	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr}^
400113a4:	5ae859e8 	bpl	3fa27b4c <GPM4DAT+0x2ea27868>
400113a8:	5ce85be8 	vstmiapl	r8!, {d21-<overflow reg d72>}
400113ac:	5ee85de8 	cdppl	13, 14, cr5, cr8, cr8, {7}
400113b0:	60e85fe8 	rscvs	r5, r8, r8, ror #31
400113b4:	62e861e8 	rscvs	r6, r8, #232, 2	; 0x3a
400113b8:	64e863e8 	strbtvs	r6, [r8], #1000	; 0x3e8
400113bc:	66e865e8 	strbtvs	r6, [r8], r8, ror #11
400113c0:	68e867e8 	stmiavs	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400113c4:	6ae869e8 	bvs	3fa2bb6c <GPM4DAT+0x2ea2b888>
400113c8:	6ce86be8 	vstmiavs	r8!, {d22-<overflow reg d73>}
400113cc:	6ee86de8 	cdpvs	13, 14, cr6, cr8, cr8, {7}
400113d0:	70e86fe8 	rscvc	r6, r8, r8, ror #31
400113d4:	72e871e8 	rscvc	r7, r8, #232, 2	; 0x3a
400113d8:	74e873e8 	strbtvc	r7, [r8], #1000	; 0x3e8
400113dc:	76e875e8 	strbtvc	r7, [r8], r8, ror #11
400113e0:	78e877e8 	stmiavc	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400113e4:	7ae879e8 	bvc	3fa2fb8c <GPM4DAT+0x2ea2f8a8>
400113e8:	7ce87be8 	vstmiavc	r8!, {d23-<overflow reg d74>}
400113ec:	7ee87de8 	cdpvc	13, 14, cr7, cr8, cr8, {7}
400113f0:	92e891e8 	rscls	r9, r8, #232, 2	; 0x3a
400113f4:	94e893e8 	strbtls	r9, [r8], #1000	; 0x3e8
400113f8:	96e895e8 	strbtls	r9, [r8], r8, ror #11
400113fc:	98e897e8 	stmials	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011400:	9ae899e8 	bls	3fa37ba8 <GPM4DAT+0x2ea378c4>
40011404:	9ce89be8 	vstmials	r8!, {d25-<overflow reg d76>}
40011408:	9ee89de8 	cdpls	13, 14, cr9, cr8, cr8, {7}
4001140c:	a0e89fe8 	rscge	r9, r8, r8, ror #31
40011410:	a2e8a1e8 	rscge	sl, r8, #232, 2	; 0x3a
40011414:	a4e8a3e8 	strbtge	sl, [r8], #1000	; 0x3e8
40011418:	a6e8a5e8 	strbtge	sl, [r8], r8, ror #11
4001141c:	a8e8a7e8 	stmiage	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011420:	aae8a9e8 	bge	3fa3bbc8 <GPM4DAT+0x2ea3b8e4>
40011424:	ace8abe8 	vstmiage	r8!, {d26-<overflow reg d77>}
40011428:	aee8ade8 	cdpge	13, 14, cr10, cr8, cr8, {7}
4001142c:	b0e8afe8 	rsclt	sl, r8, r8, ror #31
40011430:	b2e8b1e8 	rsclt	fp, r8, #232, 2	; 0x3a
40011434:	b4e8b3e8 	strbtlt	fp, [r8], #1000	; 0x3e8
40011438:	b6e8b5e8 	strbtlt	fp, [r8], r8, ror #11
4001143c:	b8e8b7e8 	stmialt	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011440:	bae8b9e8 	blt	3fa3fbe8 <GPM4DAT+0x2ea3f904>
40011444:	bce8bbe8 	vstmialt	r8!, {d27-<overflow reg d78>}
40011448:	bee8bde8 	cdplt	13, 14, cr11, cr8, cr8, {7}
4001144c:	c0e8bfe8 	rscgt	fp, r8, r8, ror #31
40011450:	c2e8c1e8 	rscgt	ip, r8, #232, 2	; 0x3a
40011454:	c4e8c3e8 	strbtgt	ip, [r8], #1000	; 0x3e8
40011458:	c6e8c5e8 	strbtgt	ip, [r8], r8, ror #11
4001145c:	c8e8c7e8 	stmiagt	r8!, {r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011460:	cae8c9e8 	bgt	3fa43c08 <GPM4DAT+0x2ea43924>
40011464:	cce8cbe8 	vstmiagt	r8!, {d28-<overflow reg d79>}
40011468:	cee8cde8 	cdpgt	13, 14, cr12, cr8, cr8, {7}
4001146c:	d0e8cfe8 	rscle	ip, r8, r8, ror #31
40011470:	d2e8d1e8 	rscle	sp, r8, #232, 2	; 0x3a
40011474:	d4e8d3e8 	strbtle	sp, [r8], #1000	; 0x3e8
40011478:	d6e8d5e8 	strbtle	sp, [r8], r8, ror #11
4001147c:	d8e8d7e8 	stmiale	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011480:	dae8d9e8 	ble	3fa47c28 <GPM4DAT+0x2ea47944>
40011484:	dce8dbe8 	vstmiale	r8!, {d29-<overflow reg d80>}
40011488:	dee8dde8 	cdple	13, 14, cr13, cr8, cr8, {7}
4001148c:	e0e8dfe8 	rsc	sp, r8, r8, ror #31
40011490:	e2e8e1e8 	rsc	lr, r8, #232, 2	; 0x3a
40011494:	e4e8e3e8 	strbt	lr, [r8], #1000	; 0x3e8
40011498:	e6e8e5e8 	strbt	lr, [r8], r8, ror #11
4001149c:	e8e8e7e8 	stmia	r8!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400114a0:	eae8e9e8 	b	3fa4bc48 <GPM4DAT+0x2ea4b964>
400114a4:	ece8ebe8 	vstmia	r8!, {d30-<overflow reg d81>}
400114a8:	eee8ede8 	cdp	13, 14, cr14, cr8, cr8, {7}
400114ac:	f0e8efe8 			; <UNDEFINED> instruction: 0xf0e8efe8
400114b0:	f2e8f1e8 	vmla.f32	d31, d24, d8[1]
400114b4:	f4e8f3e8 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r8], r8
400114b8:	f6e8f5e8 			; <UNDEFINED> instruction: 0xf6e8f5e8
400114bc:	f8e8f7e8 			; <UNDEFINED> instruction: 0xf8e8f7e8
400114c0:	fae8f9e8 	blx	3fa4fc68 <GPM4DAT+0x2ea4f984>
400114c4:	fce8fbe8 	stc2l	11, cr15, [r8], #928	; 0x3a0
400114c8:	fee8fde8 	cdp2	13, 14, cr15, cr8, cr8, {7}
400114cc:	32e931e9 	rsccc	r3, r9, #1073741882	; 0x4000003a
400114d0:	34e933e9 	strbtcc	r3, [r9], #1001	; 0x3e9
400114d4:	36e935e9 	strbtcc	r3, [r9], r9, ror #11
400114d8:	38e937e9 	stmiacc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400114dc:	3ae939e9 	bcc	3fa5fc88 <GPM4DAT+0x2ea5f9a4>
400114e0:	3ce93be9 	fstmiaxcc	r9!, {d19-d134}	;@ Deprecated
400114e4:	3ee93de9 	cdpcc	13, 14, cr3, cr9, cr9, {7}
400114e8:	40e93fe9 	rscmi	r3, r9, r9, ror #31
400114ec:	42e941e9 	rscmi	r4, r9, #1073741882	; 0x4000003a
400114f0:	44e943e9 	strbtmi	r4, [r9], #1001	; 0x3e9
400114f4:	46e945e9 	strbtmi	r4, [r9], r9, ror #11
400114f8:	48e947e9 	stmiami	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr}^
400114fc:	4ae949e9 	bmi	3fa63ca8 <GPM4DAT+0x2ea639c4>
40011500:	4ce94be9 	fstmiaxmi	r9!, {d20-d135}	;@ Deprecated
40011504:	4ee94de9 	cdpmi	13, 14, cr4, cr9, cr9, {7}
40011508:	50e94fe9 	rscpl	r4, r9, r9, ror #31
4001150c:	52e951e9 	rscpl	r5, r9, #1073741882	; 0x4000003a
40011510:	54e953e9 	strbtpl	r5, [r9], #1001	; 0x3e9
40011514:	56e955e9 	strbtpl	r5, [r9], r9, ror #11
40011518:	58e957e9 	stmiapl	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001151c:	5ae959e9 	bpl	3fa67cc8 <GPM4DAT+0x2ea679e4>
40011520:	5ce95be9 	fstmiaxpl	r9!, {d21-d136}	;@ Deprecated
40011524:	5ee95de9 	cdppl	13, 14, cr5, cr9, cr9, {7}
40011528:	60e95fe9 	rscvs	r5, r9, r9, ror #31
4001152c:	62e961e9 	rscvs	r6, r9, #1073741882	; 0x4000003a
40011530:	64e963e9 	strbtvs	r6, [r9], #1001	; 0x3e9
40011534:	66e965e9 	strbtvs	r6, [r9], r9, ror #11
40011538:	68e967e9 	stmiavs	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001153c:	6ae969e9 	bvs	3fa6bce8 <GPM4DAT+0x2ea6ba04>
40011540:	6ce96be9 	fstmiaxvs	r9!, {d22-d137}	;@ Deprecated
40011544:	6ee96de9 	cdpvs	13, 14, cr6, cr9, cr9, {7}
40011548:	70e96fe9 	rscvc	r6, r9, r9, ror #31
4001154c:	72e971e9 	rscvc	r7, r9, #1073741882	; 0x4000003a
40011550:	74e973e9 	strbtvc	r7, [r9], #1001	; 0x3e9
40011554:	76e975e9 	strbtvc	r7, [r9], r9, ror #11
40011558:	78e977e9 	stmiavc	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001155c:	7ae979e9 	bvc	3fa6fd08 <GPM4DAT+0x2ea6fa24>
40011560:	7ce97be9 	fstmiaxvc	r9!, {d23-d138}	;@ Deprecated
40011564:	7ee97de9 	cdpvc	13, 14, cr7, cr9, cr9, {7}
40011568:	92e991e9 	rscls	r9, r9, #1073741882	; 0x4000003a
4001156c:	94e993e9 	strbtls	r9, [r9], #1001	; 0x3e9
40011570:	96e995e9 	strbtls	r9, [r9], r9, ror #11
40011574:	98e997e9 	stmials	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011578:	9ae999e9 	bls	3fa77d24 <GPM4DAT+0x2ea77a40>
4001157c:	9ce99be9 	fstmiaxls	r9!, {d25-d140}	;@ Deprecated
40011580:	9ee99de9 	cdpls	13, 14, cr9, cr9, cr9, {7}
40011584:	a0e99fe9 	rscge	r9, r9, r9, ror #31
40011588:	a2e9a1e9 	rscge	sl, r9, #1073741882	; 0x4000003a
4001158c:	a4e9a3e9 	strbtge	sl, [r9], #1001	; 0x3e9
40011590:	a6e9a5e9 	strbtge	sl, [r9], r9, ror #11
40011594:	a8e9a7e9 	stmiage	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011598:	aae9a9e9 	bge	3fa7bd44 <GPM4DAT+0x2ea7ba60>
4001159c:	ace9abe9 	fstmiaxge	r9!, {d26-d141}	;@ Deprecated
400115a0:	aee9ade9 	cdpge	13, 14, cr10, cr9, cr9, {7}
400115a4:	b0e9afe9 	rsclt	sl, r9, r9, ror #31
400115a8:	b2e9b1e9 	rsclt	fp, r9, #1073741882	; 0x4000003a
400115ac:	b4e9b3e9 	strbtlt	fp, [r9], #1001	; 0x3e9
400115b0:	b6e9b5e9 	strbtlt	fp, [r9], r9, ror #11
400115b4:	b8e9b7e9 	stmialt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400115b8:	bae9b9e9 	blt	3fa7fd64 <GPM4DAT+0x2ea7fa80>
400115bc:	bce9bbe9 	fstmiaxlt	r9!, {d27-d142}	;@ Deprecated
400115c0:	bee9bde9 	cdplt	13, 14, cr11, cr9, cr9, {7}
400115c4:	c0e9bfe9 	rscgt	fp, r9, r9, ror #31
400115c8:	c2e9c1e9 	rscgt	ip, r9, #1073741882	; 0x4000003a
400115cc:	c4e9c3e9 	strbtgt	ip, [r9], #1001	; 0x3e9
400115d0:	c6e9c5e9 	strbtgt	ip, [r9], r9, ror #11
400115d4:	c8e9c7e9 	stmiagt	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400115d8:	cae9c9e9 	bgt	3fa83d84 <GPM4DAT+0x2ea83aa0>
400115dc:	cce9cbe9 	fstmiaxgt	r9!, {d28-d143}	;@ Deprecated
400115e0:	cee9cde9 	cdpgt	13, 14, cr12, cr9, cr9, {7}
400115e4:	d0e9cfe9 	rscle	ip, r9, r9, ror #31
400115e8:	d2e9d1e9 	rscle	sp, r9, #1073741882	; 0x4000003a
400115ec:	d4e9d3e9 	strbtle	sp, [r9], #1001	; 0x3e9
400115f0:	d6e9d5e9 	strbtle	sp, [r9], r9, ror #11
400115f4:	d8e9d7e9 	stmiale	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400115f8:	dae9d9e9 	ble	3fa87da4 <GPM4DAT+0x2ea87ac0>
400115fc:	dce9dbe9 	fstmiaxle	r9!, {d29-d144}	;@ Deprecated
40011600:	dee9dde9 	cdple	13, 14, cr13, cr9, cr9, {7}
40011604:	e0e9dfe9 	rsc	sp, r9, r9, ror #31
40011608:	e2e9e1e9 	rsc	lr, r9, #1073741882	; 0x4000003a
4001160c:	e4e9e3e9 	strbt	lr, [r9], #1001	; 0x3e9
40011610:	e6e9e5e9 	strbt	lr, [r9], r9, ror #11
40011614:	e8e9e7e9 	stmia	r9!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011618:	eae9e9e9 	b	3fa8bdc4 <GPM4DAT+0x2ea8bae0>
4001161c:	ece9ebe9 	fstmiax	r9!, {d30-d145}	;@ Deprecated
40011620:	eee9ede9 	cdp	13, 14, cr14, cr9, cr9, {7}
40011624:	f0e9efe9 			; <UNDEFINED> instruction: 0xf0e9efe9
40011628:	f2e9f1e9 	vmla.f32	d31, d25, d9[1]
4001162c:	f4e9f3e9 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [r9], r9
40011630:	f6e9f5e9 			; <UNDEFINED> instruction: 0xf6e9f5e9
40011634:	f8e9f7e9 			; <UNDEFINED> instruction: 0xf8e9f7e9
40011638:	fae9f9e9 	blx	3fa8fde4 <GPM4DAT+0x2ea8fb00>
4001163c:	fce9fbe9 	stc2l	11, cr15, [r9], #932	; 0x3a4
40011640:	fee9fde9 	cdp2	13, 14, cr15, cr9, cr9, {7}
40011644:	32ea31ea 	rsccc	r3, sl, #-2147483590	; 0x8000003a
40011648:	34ea33ea 	strbtcc	r3, [sl], #1002	; 0x3ea
4001164c:	36ea35ea 	strbtcc	r3, [sl], sl, ror #11
40011650:	38ea37ea 	stmiacc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011654:	3aea39ea 	bcc	3fa9fe04 <GPM4DAT+0x2ea9fb20>
40011658:	3cea3bea 	vstmiacc	sl!, {d19-<overflow reg d71>}
4001165c:	3eea3dea 	cdpcc	13, 14, cr3, cr10, cr10, {7}
40011660:	40ea3fea 	rscmi	r3, sl, sl, ror #31
40011664:	42ea41ea 	rscmi	r4, sl, #-2147483590	; 0x8000003a
40011668:	44ea43ea 	strbtmi	r4, [sl], #1002	; 0x3ea
4001166c:	46ea45ea 	strbtmi	r4, [sl], sl, ror #11
40011670:	48ea47ea 	stmiami	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr}^
40011674:	4aea49ea 	bmi	3faa3e24 <GPM4DAT+0x2eaa3b40>
40011678:	4cea4bea 	vstmiami	sl!, {d20-<overflow reg d72>}
4001167c:	4eea4dea 	cdpmi	13, 14, cr4, cr10, cr10, {7}
40011680:	50ea4fea 	rscpl	r4, sl, sl, ror #31
40011684:	52ea51ea 	rscpl	r5, sl, #-2147483590	; 0x8000003a
40011688:	54ea53ea 	strbtpl	r5, [sl], #1002	; 0x3ea
4001168c:	56ea55ea 	strbtpl	r5, [sl], sl, ror #11
40011690:	58ea57ea 	stmiapl	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011694:	5aea59ea 	bpl	3faa7e44 <GPM4DAT+0x2eaa7b60>
40011698:	5cea5bea 	vstmiapl	sl!, {d21-<overflow reg d73>}
4001169c:	5eea5dea 	cdppl	13, 14, cr5, cr10, cr10, {7}
400116a0:	60ea5fea 	rscvs	r5, sl, sl, ror #31
400116a4:	62ea61ea 	rscvs	r6, sl, #-2147483590	; 0x8000003a
400116a8:	64ea63ea 	strbtvs	r6, [sl], #1002	; 0x3ea
400116ac:	66ea65ea 	strbtvs	r6, [sl], sl, ror #11
400116b0:	68ea67ea 	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400116b4:	6aea69ea 	bvs	3faabe64 <GPM4DAT+0x2eaabb80>
400116b8:	6cea6bea 	vstmiavs	sl!, {d22-<overflow reg d74>}
400116bc:	6eea6dea 	cdpvs	13, 14, cr6, cr10, cr10, {7}
400116c0:	70ea6fea 	rscvc	r6, sl, sl, ror #31
400116c4:	72ea71ea 	rscvc	r7, sl, #-2147483590	; 0x8000003a
400116c8:	74ea73ea 	strbtvc	r7, [sl], #1002	; 0x3ea
400116cc:	76ea75ea 	strbtvc	r7, [sl], sl, ror #11
400116d0:	78ea77ea 	stmiavc	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400116d4:	7aea79ea 	bvc	3faafe84 <GPM4DAT+0x2eaafba0>
400116d8:	7cea7bea 	vstmiavc	sl!, {d23-<overflow reg d75>}
400116dc:	7eea7dea 	cdpvc	13, 14, cr7, cr10, cr10, {7}
400116e0:	92ea91ea 	rscls	r9, sl, #-2147483590	; 0x8000003a
400116e4:	94ea93ea 	strbtls	r9, [sl], #1002	; 0x3ea
400116e8:	96ea95ea 	strbtls	r9, [sl], sl, ror #11
400116ec:	98ea97ea 	stmials	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400116f0:	9aea99ea 	bls	3fab7ea0 <GPM4DAT+0x2eab7bbc>
400116f4:	9cea9bea 	vstmials	sl!, {d25-<overflow reg d77>}
400116f8:	9eea9dea 	cdpls	13, 14, cr9, cr10, cr10, {7}
400116fc:	a0ea9fea 	rscge	r9, sl, sl, ror #31
40011700:	a2eaa1ea 	rscge	sl, sl, #-2147483590	; 0x8000003a
40011704:	a4eaa3ea 	strbtge	sl, [sl], #1002	; 0x3ea
40011708:	a6eaa5ea 	strbtge	sl, [sl], sl, ror #11
4001170c:	a8eaa7ea 	stmiage	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011710:	aaeaa9ea 	bge	3fabbec0 <GPM4DAT+0x2eabbbdc>
40011714:	aceaabea 	vstmiage	sl!, {d26-<overflow reg d78>}
40011718:	aeeaadea 	cdpge	13, 14, cr10, cr10, cr10, {7}
4001171c:	b0eaafea 	rsclt	sl, sl, sl, ror #31
40011720:	b2eab1ea 	rsclt	fp, sl, #-2147483590	; 0x8000003a
40011724:	b4eab3ea 	strbtlt	fp, [sl], #1002	; 0x3ea
40011728:	b6eab5ea 	strbtlt	fp, [sl], sl, ror #11
4001172c:	b8eab7ea 	stmialt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011730:	baeab9ea 	blt	3fabfee0 <GPM4DAT+0x2eabfbfc>
40011734:	bceabbea 	vstmialt	sl!, {d27-<overflow reg d79>}
40011738:	beeabdea 	cdplt	13, 14, cr11, cr10, cr10, {7}
4001173c:	c0eabfea 	rscgt	fp, sl, sl, ror #31
40011740:	c2eac1ea 	rscgt	ip, sl, #-2147483590	; 0x8000003a
40011744:	c4eac3ea 	strbtgt	ip, [sl], #1002	; 0x3ea
40011748:	c6eac5ea 	strbtgt	ip, [sl], sl, ror #11
4001174c:	c8eac7ea 	stmiagt	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011750:	caeac9ea 	bgt	3fac3f00 <GPM4DAT+0x2eac3c1c>
40011754:	cceacbea 	vstmiagt	sl!, {d28-<overflow reg d80>}
40011758:	ceeacdea 	cdpgt	13, 14, cr12, cr10, cr10, {7}
4001175c:	d0eacfea 	rscle	ip, sl, sl, ror #31
40011760:	d2ead1ea 	rscle	sp, sl, #-2147483590	; 0x8000003a
40011764:	d4ead3ea 	strbtle	sp, [sl], #1002	; 0x3ea
40011768:	d6ead5ea 	strbtle	sp, [sl], sl, ror #11
4001176c:	d8ead7ea 	stmiale	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011770:	daead9ea 	ble	3fac7f20 <GPM4DAT+0x2eac7c3c>
40011774:	dceadbea 	vstmiale	sl!, {d29-<overflow reg d81>}
40011778:	deeaddea 	cdple	13, 14, cr13, cr10, cr10, {7}
4001177c:	e0eadfea 	rsc	sp, sl, sl, ror #31
40011780:	e2eae1ea 	rsc	lr, sl, #-2147483590	; 0x8000003a
40011784:	e4eae3ea 	strbt	lr, [sl], #1002	; 0x3ea
40011788:	e6eae5ea 	strbt	lr, [sl], sl, ror #11
4001178c:	e8eae7ea 	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011790:	eaeae9ea 	b	3facbf40 <GPM4DAT+0x2eacbc5c>
40011794:	eceaebea 	vstmia	sl!, {d30-<overflow reg d82>}
40011798:	eeeaedea 	cdp	13, 14, cr14, cr10, cr10, {7}
4001179c:	f0eaefea 			; <UNDEFINED> instruction: 0xf0eaefea
400117a0:	f2eaf1ea 	vmla.f32	d31, d26, d10[1]
400117a4:	f4eaf3ea 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sl], sl
400117a8:	f6eaf5ea 			; <UNDEFINED> instruction: 0xf6eaf5ea
400117ac:	f8eaf7ea 			; <UNDEFINED> instruction: 0xf8eaf7ea
400117b0:	faeaf9ea 	blx	3facff60 <GPM4DAT+0x2eacfc7c>
400117b4:	fceafbea 	stc2l	11, cr15, [sl], #936	; 0x3a8
400117b8:	feeafdea 	cdp2	13, 14, cr15, cr10, cr10, {7}
400117bc:	32eb31eb 	rsccc	r3, fp, #-1073741766	; 0xc000003a
400117c0:	34eb33eb 	strbtcc	r3, [fp], #1003	; 0x3eb
400117c4:	36eb35eb 	strbtcc	r3, [fp], fp, ror #11
400117c8:	38eb37eb 	stmiacc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
400117cc:	3aeb39eb 	bcc	3fadff80 <GPM4DAT+0x2eadfc9c>
400117d0:	3ceb3beb 	fstmiaxcc	fp!, {d19-d135}	;@ Deprecated
400117d4:	3eeb3deb 	cdpcc	13, 14, cr3, cr11, cr11, {7}
400117d8:	40eb3feb 	rscmi	r3, fp, fp, ror #31
400117dc:	42eb41eb 	rscmi	r4, fp, #-1073741766	; 0xc000003a
400117e0:	44eb43eb 	strbtmi	r4, [fp], #1003	; 0x3eb
400117e4:	46eb45eb 	strbtmi	r4, [fp], fp, ror #11
400117e8:	48eb47eb 	stmiami	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr}^
400117ec:	4aeb49eb 	bmi	3fae3fa0 <GPM4DAT+0x2eae3cbc>
400117f0:	4ceb4beb 	fstmiaxmi	fp!, {d20-d136}	;@ Deprecated
400117f4:	4eeb4deb 	cdpmi	13, 14, cr4, cr11, cr11, {7}
400117f8:	50eb4feb 	rscpl	r4, fp, fp, ror #31
400117fc:	52eb51eb 	rscpl	r5, fp, #-1073741766	; 0xc000003a
40011800:	54eb53eb 	strbtpl	r5, [fp], #1003	; 0x3eb
40011804:	56eb55eb 	strbtpl	r5, [fp], fp, ror #11
40011808:	58eb57eb 	stmiapl	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
4001180c:	5aeb59eb 	bpl	3fae7fc0 <GPM4DAT+0x2eae7cdc>
40011810:	5ceb5beb 	fstmiaxpl	fp!, {d21-d137}	;@ Deprecated
40011814:	5eeb5deb 	cdppl	13, 14, cr5, cr11, cr11, {7}
40011818:	60eb5feb 	rscvs	r5, fp, fp, ror #31
4001181c:	62eb61eb 	rscvs	r6, fp, #-1073741766	; 0xc000003a
40011820:	64eb63eb 	strbtvs	r6, [fp], #1003	; 0x3eb
40011824:	66eb65eb 	strbtvs	r6, [fp], fp, ror #11
40011828:	68eb67eb 	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
4001182c:	6aeb69eb 	bvs	3faebfe0 <GPM4DAT+0x2eaebcfc>
40011830:	6ceb6beb 	fstmiaxvs	fp!, {d22-d138}	;@ Deprecated
40011834:	6eeb6deb 	cdpvs	13, 14, cr6, cr11, cr11, {7}
40011838:	70eb6feb 	rscvc	r6, fp, fp, ror #31
4001183c:	72eb71eb 	rscvc	r7, fp, #-1073741766	; 0xc000003a
40011840:	74eb73eb 	strbtvc	r7, [fp], #1003	; 0x3eb
40011844:	76eb75eb 	strbtvc	r7, [fp], fp, ror #11
40011848:	78eb77eb 	stmiavc	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001184c:	7aeb79eb 	bvc	3faf0000 <GPM4DAT+0x2eaefd1c>
40011850:	7ceb7beb 	fstmiaxvc	fp!, {d23-d139}	;@ Deprecated
40011854:	7eeb7deb 	cdpvc	13, 14, cr7, cr11, cr11, {7}
40011858:	92eb91eb 	rscls	r9, fp, #-1073741766	; 0xc000003a
4001185c:	94eb93eb 	strbtls	r9, [fp], #1003	; 0x3eb
40011860:	96eb95eb 	strbtls	r9, [fp], fp, ror #11
40011864:	98eb97eb 	stmials	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011868:	9aeb99eb 	bls	3faf801c <GPM4DAT+0x2eaf7d38>
4001186c:	9ceb9beb 	fstmiaxls	fp!, {d25-d141}	;@ Deprecated
40011870:	9eeb9deb 	cdpls	13, 14, cr9, cr11, cr11, {7}
40011874:	a0eb9feb 	rscge	r9, fp, fp, ror #31
40011878:	a2eba1eb 	rscge	sl, fp, #-1073741766	; 0xc000003a
4001187c:	a4eba3eb 	strbtge	sl, [fp], #1003	; 0x3eb
40011880:	a6eba5eb 	strbtge	sl, [fp], fp, ror #11
40011884:	a8eba7eb 	stmiage	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011888:	aaeba9eb 	bge	3fafc03c <GPM4DAT+0x2eafbd58>
4001188c:	acebabeb 	fstmiaxge	fp!, {d26-d142}	;@ Deprecated
40011890:	aeebadeb 	cdpge	13, 14, cr10, cr11, cr11, {7}
40011894:	b0ebafeb 	rsclt	sl, fp, fp, ror #31
40011898:	b2ebb1eb 	rsclt	fp, fp, #-1073741766	; 0xc000003a
4001189c:	b4ebb3eb 	strbtlt	fp, [fp], #1003	; 0x3eb
400118a0:	b6ebb5eb 	strbtlt	fp, [fp], fp, ror #11
400118a4:	b8ebb7eb 	stmialt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400118a8:	baebb9eb 	blt	3fb0005c <GPM4DAT+0x2eaffd78>
400118ac:	bcebbbeb 	fstmiaxlt	fp!, {d27-d143}	;@ Deprecated
400118b0:	beebbdeb 	cdplt	13, 14, cr11, cr11, cr11, {7}
400118b4:	c0ebbfeb 	rscgt	fp, fp, fp, ror #31
400118b8:	c2ebc1eb 	rscgt	ip, fp, #-1073741766	; 0xc000003a
400118bc:	c4ebc3eb 	strbtgt	ip, [fp], #1003	; 0x3eb
400118c0:	c6ebc5eb 	strbtgt	ip, [fp], fp, ror #11
400118c4:	c8ebc7eb 	stmiagt	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
400118c8:	caebc9eb 	bgt	3fb0407c <GPM4DAT+0x2eb03d98>
400118cc:	ccebcbeb 	fstmiaxgt	fp!, {d28-d144}	;@ Deprecated
400118d0:	ceebcdeb 	cdpgt	13, 14, cr12, cr11, cr11, {7}
400118d4:	d0ebcfeb 	rscle	ip, fp, fp, ror #31
400118d8:	d2ebd1eb 	rscle	sp, fp, #-1073741766	; 0xc000003a
400118dc:	d4ebd3eb 	strbtle	sp, [fp], #1003	; 0x3eb
400118e0:	d6ebd5eb 	strbtle	sp, [fp], fp, ror #11
400118e4:	d8ebd7eb 	stmiale	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400118e8:	daebd9eb 	ble	3fb0809c <GPM4DAT+0x2eb07db8>
400118ec:	dcebdbeb 	fstmiaxle	fp!, {d29-d145}	;@ Deprecated
400118f0:	deebddeb 	cdple	13, 14, cr13, cr11, cr11, {7}
400118f4:	e0ebdfeb 	rsc	sp, fp, fp, ror #31
400118f8:	e2ebe1eb 	rsc	lr, fp, #-1073741766	; 0xc000003a
400118fc:	e4ebe3eb 	strbt	lr, [fp], #1003	; 0x3eb
40011900:	e6ebe5eb 	strbt	lr, [fp], fp, ror #11
40011904:	e8ebe7eb 	stmia	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011908:	eaebe9eb 	b	3fb0c0bc <GPM4DAT+0x2eb0bdd8>
4001190c:	ecebebeb 	fstmiax	fp!, {d30-d146}	;@ Deprecated
40011910:	eeebedeb 	cdp	13, 14, cr14, cr11, cr11, {7}
40011914:	f0ebefeb 			; <UNDEFINED> instruction: 0xf0ebefeb
40011918:	f2ebf1eb 	vmla.f32	d31, d27, d11[1]
4001191c:	f4ebf3eb 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [fp], fp
40011920:	f6ebf5eb 			; <UNDEFINED> instruction: 0xf6ebf5eb
40011924:	f8ebf7eb 			; <UNDEFINED> instruction: 0xf8ebf7eb
40011928:	faebf9eb 	blx	3fb100dc <GPM4DAT+0x2eb0fdf8>
4001192c:	fcebfbeb 	stc2l	11, cr15, [fp], #940	; 0x3ac
40011930:	feebfdeb 	cdp2	13, 14, cr15, cr11, cr11, {7}
40011934:	32ec31ec 	rsccc	r3, ip, #236, 2	; 0x3b
40011938:	34ec33ec 	strbtcc	r3, [ip], #1004	; 0x3ec
4001193c:	36ec35ec 	strbtcc	r3, [ip], ip, ror #11
40011940:	38ec37ec 	stmiacc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011944:	3aec39ec 	bcc	3fb200fc <GPM4DAT+0x2eb1fe18>
40011948:	3cec3bec 	vstmiacc	ip!, {d19-<overflow reg d72>}
4001194c:	3eec3dec 	cdpcc	13, 14, cr3, cr12, cr12, {7}
40011950:	40ec3fec 	rscmi	r3, ip, ip, ror #31
40011954:	42ec41ec 	rscmi	r4, ip, #236, 2	; 0x3b
40011958:	44ec43ec 	strbtmi	r4, [ip], #1004	; 0x3ec
4001195c:	46ec45ec 	strbtmi	r4, [ip], ip, ror #11
40011960:	48ec47ec 	stmiami	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40011964:	4aec49ec 	bmi	3fb2411c <GPM4DAT+0x2eb23e38>
40011968:	4cec4bec 	vstmiami	ip!, {d20-<overflow reg d73>}
4001196c:	4eec4dec 	cdpmi	13, 14, cr4, cr12, cr12, {7}
40011970:	50ec4fec 	rscpl	r4, ip, ip, ror #31
40011974:	52ec51ec 	rscpl	r5, ip, #236, 2	; 0x3b
40011978:	54ec53ec 	strbtpl	r5, [ip], #1004	; 0x3ec
4001197c:	56ec55ec 	strbtpl	r5, [ip], ip, ror #11
40011980:	58ec57ec 	stmiapl	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011984:	5aec59ec 	bpl	3fb2813c <GPM4DAT+0x2eb27e58>
40011988:	5cec5bec 	vstmiapl	ip!, {d21-<overflow reg d74>}
4001198c:	5eec5dec 	cdppl	13, 14, cr5, cr12, cr12, {7}
40011990:	60ec5fec 	rscvs	r5, ip, ip, ror #31
40011994:	62ec61ec 	rscvs	r6, ip, #236, 2	; 0x3b
40011998:	64ec63ec 	strbtvs	r6, [ip], #1004	; 0x3ec
4001199c:	66ec65ec 	strbtvs	r6, [ip], ip, ror #11
400119a0:	68ec67ec 	stmiavs	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
400119a4:	6aec69ec 	bvs	3fb2c15c <GPM4DAT+0x2eb2be78>
400119a8:	6cec6bec 	vstmiavs	ip!, {d22-<overflow reg d75>}
400119ac:	6eec6dec 	cdpvs	13, 14, cr6, cr12, cr12, {7}
400119b0:	70ec6fec 	rscvc	r6, ip, ip, ror #31
400119b4:	72ec71ec 	rscvc	r7, ip, #236, 2	; 0x3b
400119b8:	74ec73ec 	strbtvc	r7, [ip], #1004	; 0x3ec
400119bc:	76ec75ec 	strbtvc	r7, [ip], ip, ror #11
400119c0:	78ec77ec 	stmiavc	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400119c4:	7aec79ec 	bvc	3fb3017c <GPM4DAT+0x2eb2fe98>
400119c8:	7cec7bec 	vstmiavc	ip!, {d23-<overflow reg d76>}
400119cc:	7eec7dec 	cdpvc	13, 14, cr7, cr12, cr12, {7}
400119d0:	92ec91ec 	rscls	r9, ip, #236, 2	; 0x3b
400119d4:	94ec93ec 	strbtls	r9, [ip], #1004	; 0x3ec
400119d8:	96ec95ec 	strbtls	r9, [ip], ip, ror #11
400119dc:	98ec97ec 	stmials	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
400119e0:	9aec99ec 	bls	3fb38198 <GPM4DAT+0x2eb37eb4>
400119e4:	9cec9bec 	vstmials	ip!, {d25-<overflow reg d78>}
400119e8:	9eec9dec 	cdpls	13, 14, cr9, cr12, cr12, {7}
400119ec:	a0ec9fec 	rscge	r9, ip, ip, ror #31
400119f0:	a2eca1ec 	rscge	sl, ip, #236, 2	; 0x3b
400119f4:	a4eca3ec 	strbtge	sl, [ip], #1004	; 0x3ec
400119f8:	a6eca5ec 	strbtge	sl, [ip], ip, ror #11
400119fc:	a8eca7ec 	stmiage	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011a00:	aaeca9ec 	bge	3fb3c1b8 <GPM4DAT+0x2eb3bed4>
40011a04:	acecabec 	vstmiage	ip!, {d26-<overflow reg d79>}
40011a08:	aeecadec 	cdpge	13, 14, cr10, cr12, cr12, {7}
40011a0c:	b0ecafec 	rsclt	sl, ip, ip, ror #31
40011a10:	b2ecb1ec 	rsclt	fp, ip, #236, 2	; 0x3b
40011a14:	b4ecb3ec 	strbtlt	fp, [ip], #1004	; 0x3ec
40011a18:	b6ecb5ec 	strbtlt	fp, [ip], ip, ror #11
40011a1c:	b8ecb7ec 	stmialt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011a20:	baecb9ec 	blt	3fb401d8 <GPM4DAT+0x2eb3fef4>
40011a24:	bcecbbec 	vstmialt	ip!, {d27-<overflow reg d80>}
40011a28:	beecbdec 	cdplt	13, 14, cr11, cr12, cr12, {7}
40011a2c:	c0ecbfec 	rscgt	fp, ip, ip, ror #31
40011a30:	c2ecc1ec 	rscgt	ip, ip, #236, 2	; 0x3b
40011a34:	c4ecc3ec 	strbtgt	ip, [ip], #1004	; 0x3ec
40011a38:	c6ecc5ec 	strbtgt	ip, [ip], ip, ror #11
40011a3c:	c8ecc7ec 	stmiagt	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011a40:	caecc9ec 	bgt	3fb441f8 <GPM4DAT+0x2eb43f14>
40011a44:	cceccbec 	vstmiagt	ip!, {d28-<overflow reg d81>}
40011a48:	ceeccdec 	cdpgt	13, 14, cr12, cr12, cr12, {7}
40011a4c:	d0eccfec 	rscle	ip, ip, ip, ror #31
40011a50:	d2ecd1ec 	rscle	sp, ip, #236, 2	; 0x3b
40011a54:	d4ecd3ec 	strbtle	sp, [ip], #1004	; 0x3ec
40011a58:	d6ecd5ec 	strbtle	sp, [ip], ip, ror #11
40011a5c:	d8ecd7ec 	stmiale	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011a60:	daecd9ec 	ble	3fb48218 <GPM4DAT+0x2eb47f34>
40011a64:	dcecdbec 	vstmiale	ip!, {d29-<overflow reg d82>}
40011a68:	deecddec 	cdple	13, 14, cr13, cr12, cr12, {7}
40011a6c:	e0ecdfec 	rsc	sp, ip, ip, ror #31
40011a70:	e2ece1ec 	rsc	lr, ip, #236, 2	; 0x3b
40011a74:	e4ece3ec 	strbt	lr, [ip], #1004	; 0x3ec
40011a78:	e6ece5ec 	strbt	lr, [ip], ip, ror #11
40011a7c:	e8ece7ec 	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011a80:	eaece9ec 	b	3fb4c238 <GPM4DAT+0x2eb4bf54>
40011a84:	ececebec 	vstmia	ip!, {d30-<overflow reg d83>}
40011a88:	eeecedec 	cdp	13, 14, cr14, cr12, cr12, {7}
40011a8c:	f0ecefec 			; <UNDEFINED> instruction: 0xf0ecefec
40011a90:	f2ecf1ec 	vmla.f32	d31, d28, d12[1]
40011a94:	f4ecf3ec 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [ip], ip
40011a98:	f6ecf5ec 			; <UNDEFINED> instruction: 0xf6ecf5ec
40011a9c:	f8ecf7ec 			; <UNDEFINED> instruction: 0xf8ecf7ec
40011aa0:	faecf9ec 	blx	3fb50258 <GPM4DAT+0x2eb4ff74>
40011aa4:	fcecfbec 	stc2l	11, cr15, [ip], #944	; 0x3b0
40011aa8:	feecfdec 	cdp2	13, 14, cr15, cr12, cr12, {7}
40011aac:	32ed31ed 	rsccc	r3, sp, #1073741883	; 0x4000003b
40011ab0:	34ed33ed 	strbtcc	r3, [sp], #1005	; 0x3ed
40011ab4:	36ed35ed 	strbtcc	r3, [sp], sp, ror #11
40011ab8:	38ed37ed 	stmiacc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011abc:	3aed39ed 	bcc	3fb60278 <GPM4DAT+0x2eb5ff94>
40011ac0:	3ced3bed 	fstmiaxcc	sp!, {d19-d136}	;@ Deprecated
40011ac4:	3eed3ded 	cdpcc	13, 14, cr3, cr13, cr13, {7}
40011ac8:	40ed3fed 	rscmi	r3, sp, sp, ror #31
40011acc:	42ed41ed 	rscmi	r4, sp, #1073741883	; 0x4000003b
40011ad0:	44ed43ed 	strbtmi	r4, [sp], #1005	; 0x3ed
40011ad4:	46ed45ed 	strbtmi	r4, [sp], sp, ror #11
40011ad8:	48ed47ed 	stmiami	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40011adc:	4aed49ed 	bmi	3fb64298 <GPM4DAT+0x2eb63fb4>
40011ae0:	4ced4bed 	fstmiaxmi	sp!, {d20-d137}	;@ Deprecated
40011ae4:	4eed4ded 	cdpmi	13, 14, cr4, cr13, cr13, {7}
40011ae8:	50ed4fed 	rscpl	r4, sp, sp, ror #31
40011aec:	52ed51ed 	rscpl	r5, sp, #1073741883	; 0x4000003b
40011af0:	54ed53ed 	strbtpl	r5, [sp], #1005	; 0x3ed
40011af4:	56ed55ed 	strbtpl	r5, [sp], sp, ror #11
40011af8:	58ed57ed 	stmiapl	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011afc:	5aed59ed 	bpl	3fb682b8 <GPM4DAT+0x2eb67fd4>
40011b00:	5ced5bed 	fstmiaxpl	sp!, {d21-d138}	;@ Deprecated
40011b04:	5eed5ded 	cdppl	13, 14, cr5, cr13, cr13, {7}
40011b08:	60ed5fed 	rscvs	r5, sp, sp, ror #31
40011b0c:	62ed61ed 	rscvs	r6, sp, #1073741883	; 0x4000003b
40011b10:	64ed63ed 	strbtvs	r6, [sp], #1005	; 0x3ed
40011b14:	66ed65ed 	strbtvs	r6, [sp], sp, ror #11
40011b18:	68ed67ed 	stmiavs	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011b1c:	6aed69ed 	bvs	3fb6c2d8 <GPM4DAT+0x2eb6bff4>
40011b20:	6ced6bed 	fstmiaxvs	sp!, {d22-d139}	;@ Deprecated
40011b24:	6eed6ded 	cdpvs	13, 14, cr6, cr13, cr13, {7}
40011b28:	70ed6fed 	rscvc	r6, sp, sp, ror #31
40011b2c:	72ed71ed 	rscvc	r7, sp, #1073741883	; 0x4000003b
40011b30:	74ed73ed 	strbtvc	r7, [sp], #1005	; 0x3ed
40011b34:	76ed75ed 	strbtvc	r7, [sp], sp, ror #11
40011b38:	78ed77ed 	stmiavc	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011b3c:	7aed79ed 	bvc	3fb702f8 <GPM4DAT+0x2eb70014>
40011b40:	7ced7bed 	fstmiaxvc	sp!, {d23-d140}	;@ Deprecated
40011b44:	7eed7ded 	cdpvc	13, 14, cr7, cr13, cr13, {7}
40011b48:	92ed91ed 	rscls	r9, sp, #1073741883	; 0x4000003b
40011b4c:	94ed93ed 	strbtls	r9, [sp], #1005	; 0x3ed
40011b50:	96ed95ed 	strbtls	r9, [sp], sp, ror #11
40011b54:	98ed97ed 	stmials	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011b58:	9aed99ed 	bls	3fb78314 <GPM4DAT+0x2eb78030>
40011b5c:	9ced9bed 	fstmiaxls	sp!, {d25-d142}	;@ Deprecated
40011b60:	9eed9ded 	cdpls	13, 14, cr9, cr13, cr13, {7}
40011b64:	a0ed9fed 	rscge	r9, sp, sp, ror #31
40011b68:	a2eda1ed 	rscge	sl, sp, #1073741883	; 0x4000003b
40011b6c:	a4eda3ed 	strbtge	sl, [sp], #1005	; 0x3ed
40011b70:	a6eda5ed 	strbtge	sl, [sp], sp, ror #11
40011b74:	a8eda7ed 	stmiage	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011b78:	aaeda9ed 	bge	3fb7c334 <GPM4DAT+0x2eb7c050>
40011b7c:	acedabed 	fstmiaxge	sp!, {d26-d143}	;@ Deprecated
40011b80:	aeedaded 	cdpge	13, 14, cr10, cr13, cr13, {7}
40011b84:	b0edafed 	rsclt	sl, sp, sp, ror #31
40011b88:	b2edb1ed 	rsclt	fp, sp, #1073741883	; 0x4000003b
40011b8c:	b4edb3ed 	strbtlt	fp, [sp], #1005	; 0x3ed
40011b90:	b6edb5ed 	strbtlt	fp, [sp], sp, ror #11
40011b94:	b8edb7ed 	stmialt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011b98:	baedb9ed 	blt	3fb80354 <GPM4DAT+0x2eb80070>
40011b9c:	bcedbbed 	fstmiaxlt	sp!, {d27-d144}	;@ Deprecated
40011ba0:	beedbded 	cdplt	13, 14, cr11, cr13, cr13, {7}
40011ba4:	c0edbfed 	rscgt	fp, sp, sp, ror #31
40011ba8:	c2edc1ed 	rscgt	ip, sp, #1073741883	; 0x4000003b
40011bac:	c4edc3ed 	strbtgt	ip, [sp], #1005	; 0x3ed
40011bb0:	c6edc5ed 	strbtgt	ip, [sp], sp, ror #11
40011bb4:	c8edc7ed 	stmiagt	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011bb8:	caedc9ed 	bgt	3fb84374 <GPM4DAT+0x2eb84090>
40011bbc:	ccedcbed 	fstmiaxgt	sp!, {d28-d145}	;@ Deprecated
40011bc0:	ceedcded 	cdpgt	13, 14, cr12, cr13, cr13, {7}
40011bc4:	d0edcfed 	rscle	ip, sp, sp, ror #31
40011bc8:	d2edd1ed 	rscle	sp, sp, #1073741883	; 0x4000003b
40011bcc:	d4edd3ed 	strbtle	sp, [sp], #1005	; 0x3ed
40011bd0:	d6edd5ed 	strbtle	sp, [sp], sp, ror #11
40011bd4:	d8edd7ed 	stmiale	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011bd8:	daedd9ed 	ble	3fb88394 <GPM4DAT+0x2eb880b0>
40011bdc:	dceddbed 	fstmiaxle	sp!, {d29-d146}	;@ Deprecated
40011be0:	deeddded 	cdple	13, 14, cr13, cr13, cr13, {7}
40011be4:	e0eddfed 	rsc	sp, sp, sp, ror #31
40011be8:	e2ede1ed 	rsc	lr, sp, #1073741883	; 0x4000003b
40011bec:	e4ede3ed 	strbt	lr, [sp], #1005	; 0x3ed
40011bf0:	e6ede5ed 	strbt	lr, [sp], sp, ror #11
40011bf4:	e8ede7ed 	stmia	sp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011bf8:	eaede9ed 	b	3fb8c3b4 <GPM4DAT+0x2eb8c0d0>
40011bfc:	ecedebed 	fstmiax	sp!, {d30-d147}	;@ Deprecated
40011c00:	eeededed 	cdp	13, 14, cr14, cr13, cr13, {7}
40011c04:	f0edefed 			; <UNDEFINED> instruction: 0xf0edefed
40011c08:	f2edf1ed 	vmla.f32	d31, d29, d13[1]
40011c0c:	f4edf3ed 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [sp]!
40011c10:	f6edf5ed 			; <UNDEFINED> instruction: 0xf6edf5ed
40011c14:	f8edf7ed 			; <UNDEFINED> instruction: 0xf8edf7ed
40011c18:	faedf9ed 	blx	3fb903d4 <GPM4DAT+0x2eb900f0>
40011c1c:	fcedfbed 	stc2l	11, cr15, [sp], #948	; 0x3b4
40011c20:	feedfded 	cdp2	13, 14, cr15, cr13, cr13, {7}
40011c24:	32ee31ee 	rsccc	r3, lr, #-2147483589	; 0x8000003b
40011c28:	34ee33ee 	strbtcc	r3, [lr], #1006	; 0x3ee
40011c2c:	36ee35ee 	strbtcc	r3, [lr], lr, ror #11
40011c30:	38ee37ee 	stmiacc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^
40011c34:	3aee39ee 	bcc	3fba03f4 <GPM4DAT+0x2eba0110>
40011c38:	3cee3bee 	vstmiacc	lr!, {d19-<overflow reg d73>}
40011c3c:	3eee3dee 	cdpcc	13, 14, cr3, cr14, cr14, {7}
40011c40:	40ee3fee 	rscmi	r3, lr, lr, ror #31
40011c44:	42ee41ee 	rscmi	r4, lr, #-2147483589	; 0x8000003b
40011c48:	44ee43ee 	strbtmi	r4, [lr], #1006	; 0x3ee
40011c4c:	46ee45ee 	strbtmi	r4, [lr], lr, ror #11
40011c50:	48ee47ee 	stmiami	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^
40011c54:	4aee49ee 	bmi	3fba4414 <GPM4DAT+0x2eba4130>
40011c58:	4cee4bee 	vstmiami	lr!, {d20-<overflow reg d74>}
40011c5c:	4eee4dee 	cdpmi	13, 14, cr4, cr14, cr14, {7}
40011c60:	50ee4fee 	rscpl	r4, lr, lr, ror #31
40011c64:	52ee51ee 	rscpl	r5, lr, #-2147483589	; 0x8000003b
40011c68:	54ee53ee 	strbtpl	r5, [lr], #1006	; 0x3ee
40011c6c:	56ee55ee 	strbtpl	r5, [lr], lr, ror #11
40011c70:	58ee57ee 	stmiapl	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^
40011c74:	5aee59ee 	bpl	3fba8434 <GPM4DAT+0x2eba8150>
40011c78:	5cee5bee 	vstmiapl	lr!, {d21-<overflow reg d75>}
40011c7c:	5eee5dee 	cdppl	13, 14, cr5, cr14, cr14, {7}
40011c80:	60ee5fee 	rscvs	r5, lr, lr, ror #31
40011c84:	62ee61ee 	rscvs	r6, lr, #-2147483589	; 0x8000003b
40011c88:	64ee63ee 	strbtvs	r6, [lr], #1006	; 0x3ee
40011c8c:	66ee65ee 	strbtvs	r6, [lr], lr, ror #11
40011c90:	68ee67ee 	stmiavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^
40011c94:	6aee69ee 	bvs	3fbac454 <GPM4DAT+0x2ebac170>
40011c98:	6cee6bee 	vstmiavs	lr!, {d22-<overflow reg d76>}
40011c9c:	6eee6dee 	cdpvs	13, 14, cr6, cr14, cr14, {7}
40011ca0:	70ee6fee 	rscvc	r6, lr, lr, ror #31
40011ca4:	72ee71ee 	rscvc	r7, lr, #-2147483589	; 0x8000003b
40011ca8:	74ee73ee 	strbtvc	r7, [lr], #1006	; 0x3ee
40011cac:	76ee75ee 	strbtvc	r7, [lr], lr, ror #11
40011cb0:	78ee77ee 	stmiavc	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011cb4:	7aee79ee 	bvc	3fbb0474 <GPM4DAT+0x2ebb0190>
40011cb8:	7cee7bee 	vstmiavc	lr!, {d23-<overflow reg d77>}
40011cbc:	7eee7dee 	cdpvc	13, 14, cr7, cr14, cr14, {7}
40011cc0:	92ee91ee 	rscls	r9, lr, #-2147483589	; 0x8000003b
40011cc4:	94ee93ee 	strbtls	r9, [lr], #1006	; 0x3ee
40011cc8:	96ee95ee 	strbtls	r9, [lr], lr, ror #11
40011ccc:	98ee97ee 	stmials	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^
40011cd0:	9aee99ee 	bls	3fbb8490 <GPM4DAT+0x2ebb81ac>
40011cd4:	9cee9bee 	vstmials	lr!, {d25-<overflow reg d79>}
40011cd8:	9eee9dee 	cdpls	13, 14, cr9, cr14, cr14, {7}
40011cdc:	a0ee9fee 	rscge	r9, lr, lr, ror #31
40011ce0:	a2eea1ee 	rscge	sl, lr, #-2147483589	; 0x8000003b
40011ce4:	a4eea3ee 	strbtge	sl, [lr], #1006	; 0x3ee
40011ce8:	a6eea5ee 	strbtge	sl, [lr], lr, ror #11
40011cec:	a8eea7ee 	stmiage	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^
40011cf0:	aaeea9ee 	bge	3fbbc4b0 <GPM4DAT+0x2ebbc1cc>
40011cf4:	aceeabee 	vstmiage	lr!, {d26-<overflow reg d80>}
40011cf8:	aeeeadee 	cdpge	13, 14, cr10, cr14, cr14, {7}
40011cfc:	b0eeafee 	rsclt	sl, lr, lr, ror #31
40011d00:	b2eeb1ee 	rsclt	fp, lr, #-2147483589	; 0x8000003b
40011d04:	b4eeb3ee 	strbtlt	fp, [lr], #1006	; 0x3ee
40011d08:	b6eeb5ee 	strbtlt	fp, [lr], lr, ror #11
40011d0c:	b8eeb7ee 	stmialt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40011d10:	baeeb9ee 	blt	3fbc04d0 <GPM4DAT+0x2ebc01ec>
40011d14:	bceebbee 	vstmialt	lr!, {d27-<overflow reg d81>}
40011d18:	beeebdee 	cdplt	13, 14, cr11, cr14, cr14, {7}
40011d1c:	c0eebfee 	rscgt	fp, lr, lr, ror #31
40011d20:	c2eec1ee 	rscgt	ip, lr, #-2147483589	; 0x8000003b
40011d24:	c4eec3ee 	strbtgt	ip, [lr], #1006	; 0x3ee
40011d28:	c6eec5ee 	strbtgt	ip, [lr], lr, ror #11
40011d2c:	c8eec7ee 	stmiagt	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^
40011d30:	caeec9ee 	bgt	3fbc44f0 <GPM4DAT+0x2ebc420c>
40011d34:	cceecbee 	vstmiagt	lr!, {d28-<overflow reg d82>}
40011d38:	ceeecdee 	cdpgt	13, 14, cr12, cr14, cr14, {7}
40011d3c:	d0eecfee 	rscle	ip, lr, lr, ror #31
40011d40:	d2eed1ee 	rscle	sp, lr, #-2147483589	; 0x8000003b
40011d44:	d4eed3ee 	strbtle	sp, [lr], #1006	; 0x3ee
40011d48:	d6eed5ee 	strbtle	sp, [lr], lr, ror #11
40011d4c:	d8eed7ee 	stmiale	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40011d50:	daeed9ee 	ble	3fbc8510 <GPM4DAT+0x2ebc822c>
40011d54:	dceedbee 	vstmiale	lr!, {d29-<overflow reg d83>}
40011d58:	deeeddee 	cdple	13, 14, cr13, cr14, cr14, {7}
40011d5c:	e0eedfee 	rsc	sp, lr, lr, ror #31
40011d60:	e2eee1ee 	rsc	lr, lr, #-2147483589	; 0x8000003b
40011d64:	e4eee3ee 	strbt	lr, [lr], #1006	; 0x3ee
40011d68:	e6eee5ee 	strbt	lr, [lr], lr, ror #11
40011d6c:	e8eee7ee 	stmia	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40011d70:	eaeee9ee 	b	3fbcc530 <GPM4DAT+0x2ebcc24c>
40011d74:	eceeebee 	vstmia	lr!, {d30-<overflow reg d84>}
40011d78:	eeeeedee 	cdp	13, 14, cr14, cr14, cr14, {7}
40011d7c:	f0eeefee 			; <UNDEFINED> instruction: 0xf0eeefee
40011d80:	f2eef1ee 	vmla.f32	d31, d30, d14[1]
40011d84:	f4eef3ee 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [lr], lr
40011d88:	f6eef5ee 			; <UNDEFINED> instruction: 0xf6eef5ee
40011d8c:	f8eef7ee 			; <UNDEFINED> instruction: 0xf8eef7ee
40011d90:	faeef9ee 	blx	3fbd0550 <GPM4DAT+0x2ebd026c>
40011d94:	fceefbee 	stc2l	11, cr15, [lr], #952	; 0x3b8
40011d98:	feeefdee 	cdp2	13, 14, cr15, cr14, cr14, {7}
40011d9c:	32ef31ef 	rsccc	r3, pc, #-1073741765	; 0xc000003b
40011da0:	34ef33ef 	strbtcc	r3, [pc], #1007	; 40011da8 <HanTable+0x3430>
40011da4:	36ef35ef 	strbtcc	r3, [pc], pc, ror #11
40011da8:	38ef37ef 	stmiacc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
40011dac:	3aef39ef 	bcc	3fbe0570 <GPM4DAT+0x2ebe028c>
40011db0:	3cef3bef 	fstmiaxcc	pc!, {d19-d137}	;@ Deprecated
40011db4:	3eef3def 	cdpcc	13, 14, cr3, cr15, cr15, {7}
40011db8:	40ef3fef 	rscmi	r3, pc, pc, ror #31
40011dbc:	42ef41ef 	rscmi	r4, pc, #-1073741765	; 0xc000003b
40011dc0:	44ef43ef 	strbtmi	r4, [pc], #1007	; 40011dc8 <HanTable+0x3450>
40011dc4:	46ef45ef 	strbtmi	r4, [pc], pc, ror #11
40011dc8:	48ef47ef 	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
40011dcc:	4aef49ef 	bmi	3fbe4590 <GPM4DAT+0x2ebe42ac>
40011dd0:	4cef4bef 	fstmiaxmi	pc!, {d20-d138}	;@ Deprecated
40011dd4:	4eef4def 	cdpmi	13, 14, cr4, cr15, cr15, {7}
40011dd8:	50ef4fef 	rscpl	r4, pc, pc, ror #31
40011ddc:	52ef51ef 	rscpl	r5, pc, #-1073741765	; 0xc000003b
40011de0:	54ef53ef 	strbtpl	r5, [pc], #1007	; 40011de8 <HanTable+0x3470>
40011de4:	56ef55ef 	strbtpl	r5, [pc], pc, ror #11
40011de8:	58ef57ef 	stmiapl	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr}^	; <UNPREDICTABLE>
40011dec:	5aef59ef 	bpl	3fbe85b0 <GPM4DAT+0x2ebe82cc>
40011df0:	5cef5bef 	fstmiaxpl	pc!, {d21-d139}	;@ Deprecated
40011df4:	5eef5def 	cdppl	13, 14, cr5, cr15, cr15, {7}
40011df8:	60ef5fef 	rscvs	r5, pc, pc, ror #31
40011dfc:	62ef61ef 	rscvs	r6, pc, #-1073741765	; 0xc000003b
40011e00:	64ef63ef 	strbtvs	r6, [pc], #1007	; 40011e08 <HanTable+0x3490>
40011e04:	66ef65ef 	strbtvs	r6, [pc], pc, ror #11
40011e08:	68ef67ef 	stmiavs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
40011e0c:	6aef69ef 	bvs	3fbec5d0 <GPM4DAT+0x2ebec2ec>
40011e10:	6cef6bef 	fstmiaxvs	pc!, {d22-d140}	;@ Deprecated
40011e14:	6eef6def 	cdpvs	13, 14, cr6, cr15, cr15, {7}
40011e18:	70ef6fef 	rscvc	r6, pc, pc, ror #31
40011e1c:	72ef71ef 	rscvc	r7, pc, #-1073741765	; 0xc000003b
40011e20:	74ef73ef 	strbtvc	r7, [pc], #1007	; 40011e28 <HanTable+0x34b0>
40011e24:	76ef75ef 	strbtvc	r7, [pc], pc, ror #11
40011e28:	78ef77ef 	stmiavc	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>
40011e2c:	7aef79ef 	bvc	3fbf05f0 <GPM4DAT+0x2ebf030c>
40011e30:	7cef7bef 	fstmiaxvc	pc!, {d23-d141}	;@ Deprecated
40011e34:	7eef7def 	cdpvc	13, 14, cr7, cr15, cr15, {7}
40011e38:	92ef91ef 	rscls	r9, pc, #-1073741765	; 0xc000003b
40011e3c:	94ef93ef 	strbtls	r9, [pc], #1007	; 40011e44 <HanTable+0x34cc>
40011e40:	96ef95ef 	strbtls	r9, [pc], pc, ror #11
40011e44:	98ef97ef 	stmials	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
40011e48:	9aef99ef 	bls	3fbf860c <GPM4DAT+0x2ebf8328>
40011e4c:	9cef9bef 	fstmiaxls	pc!, {d25-d143}	;@ Deprecated
40011e50:	9eef9def 	cdpls	13, 14, cr9, cr15, cr15, {7}
40011e54:	a0ef9fef 	rscge	r9, pc, pc, ror #31
40011e58:	a2efa1ef 	rscge	sl, pc, #-1073741765	; 0xc000003b
40011e5c:	a4efa3ef 	strbtge	sl, [pc], #1007	; 40011e64 <HanTable+0x34ec>
40011e60:	a6efa5ef 	strbtge	sl, [pc], pc, ror #11
40011e64:	a8efa7ef 	stmiage	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, pc}^	; <UNPREDICTABLE>
40011e68:	aaefa9ef 	bge	3fbfc62c <GPM4DAT+0x2ebfc348>
40011e6c:	acefabef 	fstmiaxge	pc!, {d26-d144}	;@ Deprecated
40011e70:	aeefadef 	cdpge	13, 14, cr10, cr15, cr15, {7}
40011e74:	b0efafef 	rsclt	sl, pc, pc, ror #31
40011e78:	b2efb1ef 	rsclt	fp, pc, #-1073741765	; 0xc000003b
40011e7c:	b4efb3ef 	strbtlt	fp, [pc], #1007	; 40011e84 <HanTable+0x350c>
40011e80:	b6efb5ef 	strbtlt	fp, [pc], pc, ror #11
40011e84:	b8efb7ef 	stmialt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, pc}^	; <UNPREDICTABLE>
40011e88:	baefb9ef 	blt	3fc0064c <GPM4DAT+0x2ec00368>
40011e8c:	bcefbbef 	fstmiaxlt	pc!, {d27-d145}	;@ Deprecated
40011e90:	beefbdef 	cdplt	13, 14, cr11, cr15, cr15, {7}
40011e94:	c0efbfef 	rscgt	fp, pc, pc, ror #31
40011e98:	c2efc1ef 	rscgt	ip, pc, #-1073741765	; 0xc000003b
40011e9c:	c4efc3ef 	strbtgt	ip, [pc], #1007	; 40011ea4 <HanTable+0x352c>
40011ea0:	c6efc5ef 	strbtgt	ip, [pc], pc, ror #11
40011ea4:	c8efc7ef 	stmiagt	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, lr, pc}^	; <UNPREDICTABLE>
40011ea8:	caefc9ef 	bgt	3fc0466c <GPM4DAT+0x2ec04388>
40011eac:	ccefcbef 	fstmiaxgt	pc!, {d28-d146}	;@ Deprecated
40011eb0:	ceefcdef 	cdpgt	13, 14, cr12, cr15, cr15, {7}
40011eb4:	d0efcfef 	rscle	ip, pc, pc, ror #31
40011eb8:	d2efd1ef 	rscle	sp, pc, #-1073741765	; 0xc000003b
40011ebc:	d4efd3ef 	strbtle	sp, [pc], #1007	; 40011ec4 <HanTable+0x354c>
40011ec0:	d6efd5ef 	strbtle	sp, [pc], pc, ror #11
40011ec4:	d8efd7ef 	stmiale	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}^	; <UNPREDICTABLE>
40011ec8:	daefd9ef 	ble	3fc0868c <GPM4DAT+0x2ec083a8>
40011ecc:	dcefdbef 	fstmiaxle	pc!, {d29-d147}	;@ Deprecated
40011ed0:	deefddef 	cdple	13, 14, cr13, cr15, cr15, {7}
40011ed4:	e0efdfef 	rsc	sp, pc, pc, ror #31
40011ed8:	e2efe1ef 	rsc	lr, pc, #-1073741765	; 0xc000003b
40011edc:	e4efe3ef 	strbt	lr, [pc], #1007	; 40011ee4 <HanTable+0x356c>
40011ee0:	e6efe5ef 	strbt	lr, [pc], pc, ror #11
40011ee4:	e8efe7ef 	stmia	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
40011ee8:	eaefe9ef 	b	3fc0c6ac <GPM4DAT+0x2ec0c3c8>
40011eec:	ecefebef 	fstmiax	pc!, {d30-d148}	;@ Deprecated
40011ef0:	eeefedef 	cdp	13, 14, cr14, cr15, cr15, {7}
40011ef4:	f0efefef 			; <UNDEFINED> instruction: 0xf0efefef
40011ef8:	f2eff1ef 	vmla.f32	d31, d31, d15[1]
40011efc:	f4eff3ef 	vld4.8	{d31[7],d32[7],d33[7],d34[7]}, [pc]
40011f00:	f6eff5ef 			; <UNDEFINED> instruction: 0xf6eff5ef
40011f04:	f8eff7ef 			; <UNDEFINED> instruction: 0xf8eff7ef
40011f08:	faeff9ef 	blx	3fc106cc <GPM4DAT+0x2ec103e8>
40011f0c:	fceffbef 	stc2l	11, cr15, [pc], #956	; 400122d0 <HanTable+0x3958>
40011f10:	feeffdef 	cdp2	13, 14, cr15, cr15, cr15, {7}
40011f14:	32f031f0 	rscscc	r3, r0, #240, 2	; 0x3c
40011f18:	34f033f0 	ldrbtcc	r3, [r0], #1008	; 0x3f0
40011f1c:	36f035f0 			; <UNDEFINED> instruction: 0x36f035f0
40011f20:	38f037f0 	ldmcc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40011f24:	3af039f0 	bcc	3fc206ec <GPM4DAT+0x2ec20408>
40011f28:	3cf03bf0 	vldmiacc	r0!, {d19-<overflow reg d74>}
40011f2c:	3ef03df0 	mrccc	13, 7, r3, cr0, cr0, {7}
40011f30:	40f03ff0 	ldrshtmi	r3, [r0], #240	; 0xf0
40011f34:	42f041f0 	rscsmi	r4, r0, #240, 2	; 0x3c
40011f38:	44f043f0 	ldrbtmi	r4, [r0], #1008	; 0x3f0
40011f3c:	46f045f0 			; <UNDEFINED> instruction: 0x46f045f0
40011f40:	48f047f0 	ldmmi	r0!, {r4, r5, r6, r7, r8, r9, sl, lr}^
40011f44:	4af049f0 	bmi	3fc2470c <GPM4DAT+0x2ec24428>
40011f48:	4cf04bf0 	vldmiami	r0!, {d20-<overflow reg d75>}
40011f4c:	4ef04df0 	mrcmi	13, 7, r4, cr0, cr0, {7}
40011f50:	50f04ff0 	ldrshtpl	r4, [r0], #240	; 0xf0
40011f54:	52f051f0 	rscspl	r5, r0, #240, 2	; 0x3c
40011f58:	54f053f0 	ldrbtpl	r5, [r0], #1008	; 0x3f0
40011f5c:	56f055f0 			; <UNDEFINED> instruction: 0x56f055f0
40011f60:	58f057f0 	ldmpl	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40011f64:	5af059f0 	bpl	3fc2872c <GPM4DAT+0x2ec28448>
40011f68:	5cf05bf0 	vldmiapl	r0!, {d21-<overflow reg d76>}
40011f6c:	5ef05df0 	mrcpl	13, 7, r5, cr0, cr0, {7}
40011f70:	60f05ff0 	ldrshtvs	r5, [r0], #240	; 0xf0
40011f74:	62f061f0 	rscsvs	r6, r0, #240, 2	; 0x3c
40011f78:	64f063f0 	ldrbtvs	r6, [r0], #1008	; 0x3f0
40011f7c:	66f065f0 			; <UNDEFINED> instruction: 0x66f065f0
40011f80:	68f067f0 	ldmvs	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40011f84:	6af069f0 	bvs	3fc2c74c <GPM4DAT+0x2ec2c468>
40011f88:	6cf06bf0 	vldmiavs	r0!, {d22-<overflow reg d77>}
40011f8c:	6ef06df0 	mrcvs	13, 7, r6, cr0, cr0, {7}
40011f90:	70f06ff0 	ldrshtvc	r6, [r0], #240	; 0xf0
40011f94:	72f071f0 	rscsvc	r7, r0, #240, 2	; 0x3c
40011f98:	74f073f0 	ldrbtvc	r7, [r0], #1008	; 0x3f0
40011f9c:	76f075f0 			; <UNDEFINED> instruction: 0x76f075f0
40011fa0:	78f077f0 	ldmvc	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40011fa4:	7af079f0 	bvc	3fc3076c <GPM4DAT+0x2ec30488>
40011fa8:	7cf07bf0 	vldmiavc	r0!, {d23-<overflow reg d78>}
40011fac:	7ef07df0 	mrcvc	13, 7, r7, cr0, cr0, {7}
40011fb0:	92f091f0 	rscsls	r9, r0, #240, 2	; 0x3c
40011fb4:	94f093f0 	ldrbtls	r9, [r0], #1008	; 0x3f0
40011fb8:	96f095f0 			; <UNDEFINED> instruction: 0x96f095f0
40011fbc:	98f097f0 	ldmls	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40011fc0:	9af099f0 	bls	3fc38788 <GPM4DAT+0x2ec384a4>
40011fc4:	9cf09bf0 	vldmials	r0!, {d25-<overflow reg d80>}
40011fc8:	9ef09df0 	mrcls	13, 7, r9, cr0, cr0, {7}
40011fcc:	a0f09ff0 	ldrshtge	r9, [r0], #240	; 0xf0
40011fd0:	a2f0a1f0 	rscsge	sl, r0, #240, 2	; 0x3c
40011fd4:	a4f0a3f0 	ldrbtge	sl, [r0], #1008	; 0x3f0
40011fd8:	a6f0a5f0 			; <UNDEFINED> instruction: 0xa6f0a5f0
40011fdc:	a8f0a7f0 	ldmge	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40011fe0:	aaf0a9f0 	bge	3fc3c7a8 <GPM4DAT+0x2ec3c4c4>
40011fe4:	acf0abf0 	vldmiage	r0!, {d26-<overflow reg d81>}
40011fe8:	aef0adf0 	mrcge	13, 7, sl, cr0, cr0, {7}
40011fec:	b0f0aff0 	ldrshtlt	sl, [r0], #240	; 0xf0
40011ff0:	b2f0b1f0 	rscslt	fp, r0, #240, 2	; 0x3c
40011ff4:	b4f0b3f0 	ldrbtlt	fp, [r0], #1008	; 0x3f0
40011ff8:	b6f0b5f0 			; <UNDEFINED> instruction: 0xb6f0b5f0
40011ffc:	b8f0b7f0 	ldmlt	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012000:	baf0b9f0 	blt	3fc407c8 <GPM4DAT+0x2ec404e4>
40012004:	bcf0bbf0 	vldmialt	r0!, {d27-<overflow reg d82>}
40012008:	bef0bdf0 	mrclt	13, 7, fp, cr0, cr0, {7}
4001200c:	c0f0bff0 	ldrshtgt	fp, [r0], #240	; 0xf0
40012010:	c2f0c1f0 	rscsgt	ip, r0, #240, 2	; 0x3c
40012014:	c4f0c3f0 	ldrbtgt	ip, [r0], #1008	; 0x3f0
40012018:	c6f0c5f0 			; <UNDEFINED> instruction: 0xc6f0c5f0
4001201c:	c8f0c7f0 	ldmgt	r0!, {r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012020:	caf0c9f0 	bgt	3fc447e8 <GPM4DAT+0x2ec44504>
40012024:	ccf0cbf0 	vldmiagt	r0!, {d28-<overflow reg d83>}
40012028:	cef0cdf0 	mrcgt	13, 7, ip, cr0, cr0, {7}
4001202c:	d0f0cff0 	ldrshtle	ip, [r0], #240	; 0xf0
40012030:	d2f0d1f0 	rscsle	sp, r0, #240, 2	; 0x3c
40012034:	d4f0d3f0 	ldrbtle	sp, [r0], #1008	; 0x3f0
40012038:	d6f0d5f0 			; <UNDEFINED> instruction: 0xd6f0d5f0
4001203c:	d8f0d7f0 	ldmle	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012040:	daf0d9f0 	ble	3fc48808 <GPM4DAT+0x2ec48524>
40012044:	dcf0dbf0 	vldmiale	r0!, {d29-<overflow reg d84>}
40012048:	def0ddf0 	mrcle	13, 7, sp, cr0, cr0, {7}
4001204c:	e0f0dff0 	ldrsht	sp, [r0], #240	; 0xf0
40012050:	e2f0e1f0 	rscs	lr, r0, #240, 2	; 0x3c
40012054:	e4f0e3f0 	ldrbt	lr, [r0], #1008	; 0x3f0
40012058:	e6f0e5f0 			; <UNDEFINED> instruction: 0xe6f0e5f0
4001205c:	e8f0e7f0 	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012060:	eaf0e9f0 	b	3fc4c828 <GPM4DAT+0x2ec4c544>
40012064:	ecf0ebf0 	vldmia	r0!, {d30-<overflow reg d85>}
40012068:	eef0edf0 	mrc	13, 7, lr, cr0, cr0, {7}
4001206c:	f0f0eff0 			; <UNDEFINED> instruction: 0xf0f0eff0
40012070:	f2f0f1f0 	vsra.s64	<illegal reg q15.5>, q8, #16
40012074:	f4f0f3f0 			; <UNDEFINED> instruction: 0xf4f0f3f0
40012078:	f6f0f5f0 			; <UNDEFINED> instruction: 0xf6f0f5f0
4001207c:	f8f0f7f0 			; <UNDEFINED> instruction: 0xf8f0f7f0
40012080:	faf0f9f0 	blx	3fc50848 <GPM4DAT+0x2ec50564>
40012084:	fcf0fbf0 	ldc2l	11, cr15, [r0], #960	; 0x3c0
40012088:	fef0fdf0 	mrc2	13, 7, pc, cr0, cr0, {7}
4001208c:	32f131f1 	rscscc	r3, r1, #1073741884	; 0x4000003c
40012090:	34f133f1 	ldrbtcc	r3, [r1], #1009	; 0x3f1
40012094:	36f135f1 			; <UNDEFINED> instruction: 0x36f135f1
40012098:	38f137f1 	ldmcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001209c:	3af139f1 	bcc	3fc60868 <GPM4DAT+0x2ec60584>
400120a0:	3cf13bf1 	fldmiaxcc	r1!, {d19-d138}	;@ Deprecated
400120a4:	3ef13df1 	mrccc	13, 7, r3, cr1, cr1, {7}
400120a8:	40f13ff1 	ldrshtmi	r3, [r1], #241	; 0xf1
400120ac:	42f141f1 	rscsmi	r4, r1, #1073741884	; 0x4000003c
400120b0:	44f143f1 	ldrbtmi	r4, [r1], #1009	; 0x3f1
400120b4:	46f145f1 			; <UNDEFINED> instruction: 0x46f145f1
400120b8:	48f147f1 	ldmmi	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr}^
400120bc:	4af149f1 	bmi	3fc64888 <GPM4DAT+0x2ec645a4>
400120c0:	4cf14bf1 	fldmiaxmi	r1!, {d20-d139}	;@ Deprecated
400120c4:	4ef14df1 	mrcmi	13, 7, r4, cr1, cr1, {7}
400120c8:	50f14ff1 	ldrshtpl	r4, [r1], #241	; 0xf1
400120cc:	52f151f1 	rscspl	r5, r1, #1073741884	; 0x4000003c
400120d0:	54f153f1 	ldrbtpl	r5, [r1], #1009	; 0x3f1
400120d4:	56f155f1 			; <UNDEFINED> instruction: 0x56f155f1
400120d8:	58f157f1 	ldmpl	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400120dc:	5af159f1 	bpl	3fc688a8 <GPM4DAT+0x2ec685c4>
400120e0:	5cf15bf1 	fldmiaxpl	r1!, {d21-d140}	;@ Deprecated
400120e4:	5ef15df1 	mrcpl	13, 7, r5, cr1, cr1, {7}
400120e8:	60f15ff1 	ldrshtvs	r5, [r1], #241	; 0xf1
400120ec:	62f161f1 	rscsvs	r6, r1, #1073741884	; 0x4000003c
400120f0:	64f163f1 	ldrbtvs	r6, [r1], #1009	; 0x3f1
400120f4:	66f165f1 			; <UNDEFINED> instruction: 0x66f165f1
400120f8:	68f167f1 	ldmvs	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400120fc:	6af169f1 	bvs	3fc6c8c8 <GPM4DAT+0x2ec6c5e4>
40012100:	6cf16bf1 	fldmiaxvs	r1!, {d22-d141}	;@ Deprecated
40012104:	6ef16df1 	mrcvs	13, 7, r6, cr1, cr1, {7}
40012108:	70f16ff1 	ldrshtvc	r6, [r1], #241	; 0xf1
4001210c:	72f171f1 	rscsvc	r7, r1, #1073741884	; 0x4000003c
40012110:	74f173f1 	ldrbtvc	r7, [r1], #1009	; 0x3f1
40012114:	76f175f1 			; <UNDEFINED> instruction: 0x76f175f1
40012118:	78f177f1 	ldmvc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001211c:	7af179f1 	bvc	3fc708e8 <GPM4DAT+0x2ec70604>
40012120:	7cf17bf1 	fldmiaxvc	r1!, {d23-d142}	;@ Deprecated
40012124:	7ef17df1 	mrcvc	13, 7, r7, cr1, cr1, {7}
40012128:	92f191f1 	rscsls	r9, r1, #1073741884	; 0x4000003c
4001212c:	94f193f1 	ldrbtls	r9, [r1], #1009	; 0x3f1
40012130:	96f195f1 			; <UNDEFINED> instruction: 0x96f195f1
40012134:	98f197f1 	ldmls	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012138:	9af199f1 	bls	3fc78904 <GPM4DAT+0x2ec78620>
4001213c:	9cf19bf1 	fldmiaxls	r1!, {d25-d144}	;@ Deprecated
40012140:	9ef19df1 	mrcls	13, 7, r9, cr1, cr1, {7}
40012144:	a0f19ff1 	ldrshtge	r9, [r1], #241	; 0xf1
40012148:	a2f1a1f1 	rscsge	sl, r1, #1073741884	; 0x4000003c
4001214c:	a4f1a3f1 	ldrbtge	sl, [r1], #1009	; 0x3f1
40012150:	a6f1a5f1 			; <UNDEFINED> instruction: 0xa6f1a5f1
40012154:	a8f1a7f1 	ldmge	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012158:	aaf1a9f1 	bge	3fc7c924 <GPM4DAT+0x2ec7c640>
4001215c:	acf1abf1 	fldmiaxge	r1!, {d26-d145}	;@ Deprecated
40012160:	aef1adf1 	mrcge	13, 7, sl, cr1, cr1, {7}
40012164:	b0f1aff1 	ldrshtlt	sl, [r1], #241	; 0xf1
40012168:	b2f1b1f1 	rscslt	fp, r1, #1073741884	; 0x4000003c
4001216c:	b4f1b3f1 	ldrbtlt	fp, [r1], #1009	; 0x3f1
40012170:	b6f1b5f1 			; <UNDEFINED> instruction: 0xb6f1b5f1
40012174:	b8f1b7f1 	ldmlt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012178:	baf1b9f1 	blt	3fc80944 <GPM4DAT+0x2ec80660>
4001217c:	bcf1bbf1 	fldmiaxlt	r1!, {d27-d146}	;@ Deprecated
40012180:	bef1bdf1 	mrclt	13, 7, fp, cr1, cr1, {7}
40012184:	c0f1bff1 	ldrshtgt	fp, [r1], #241	; 0xf1
40012188:	c2f1c1f1 	rscsgt	ip, r1, #1073741884	; 0x4000003c
4001218c:	c4f1c3f1 	ldrbtgt	ip, [r1], #1009	; 0x3f1
40012190:	c6f1c5f1 			; <UNDEFINED> instruction: 0xc6f1c5f1
40012194:	c8f1c7f1 	ldmgt	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012198:	caf1c9f1 	bgt	3fc84964 <GPM4DAT+0x2ec84680>
4001219c:	ccf1cbf1 	fldmiaxgt	r1!, {d28-d147}	;@ Deprecated
400121a0:	cef1cdf1 	mrcgt	13, 7, ip, cr1, cr1, {7}
400121a4:	d0f1cff1 	ldrshtle	ip, [r1], #241	; 0xf1
400121a8:	d2f1d1f1 	rscsle	sp, r1, #1073741884	; 0x4000003c
400121ac:	d4f1d3f1 	ldrbtle	sp, [r1], #1009	; 0x3f1
400121b0:	d6f1d5f1 			; <UNDEFINED> instruction: 0xd6f1d5f1
400121b4:	d8f1d7f1 	ldmle	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400121b8:	daf1d9f1 	ble	3fc88984 <GPM4DAT+0x2ec886a0>
400121bc:	dcf1dbf1 	fldmiaxle	r1!, {d29-d148}	;@ Deprecated
400121c0:	def1ddf1 	mrcle	13, 7, sp, cr1, cr1, {7}
400121c4:	e0f1dff1 	ldrsht	sp, [r1], #241	; 0xf1
400121c8:	e2f1e1f1 	rscs	lr, r1, #1073741884	; 0x4000003c
400121cc:	e4f1e3f1 	ldrbt	lr, [r1], #1009	; 0x3f1
400121d0:	e6f1e5f1 			; <UNDEFINED> instruction: 0xe6f1e5f1
400121d4:	e8f1e7f1 	ldm	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400121d8:	eaf1e9f1 	b	3fc8c9a4 <GPM4DAT+0x2ec8c6c0>
400121dc:	ecf1ebf1 	fldmiax	r1!, {d30-d149}	;@ Deprecated
400121e0:	eef1edf1 	mrc	13, 7, lr, cr1, cr1, {7}
400121e4:	f0f1eff1 			; <UNDEFINED> instruction: 0xf0f1eff1
400121e8:	f2f1f1f1 	vsra.s64	<illegal reg q15.5>, <illegal reg q8.5>, #15
400121ec:	f4f1f3f1 			; <UNDEFINED> instruction: 0xf4f1f3f1
400121f0:	f6f1f5f1 			; <UNDEFINED> instruction: 0xf6f1f5f1
400121f4:	f8f1f7f1 			; <UNDEFINED> instruction: 0xf8f1f7f1
400121f8:	faf1f9f1 	blx	3fc909c4 <GPM4DAT+0x2ec906e0>
400121fc:	fcf1fbf1 	ldc2l	11, cr15, [r1], #964	; 0x3c4
40012200:	fef1fdf1 	mrc2	13, 7, pc, cr1, cr1, {7}
40012204:	32f231f2 	rscscc	r3, r2, #-2147483588	; 0x8000003c
40012208:	34f233f2 	ldrbtcc	r3, [r2], #1010	; 0x3f2
4001220c:	36f235f2 			; <UNDEFINED> instruction: 0x36f235f2
40012210:	38f237f2 	ldmcc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012214:	3af239f2 	bcc	3fca09e4 <GPM4DAT+0x2eca0700>
40012218:	3cf23bf2 	vldmiacc	r2!, {d19-<overflow reg d75>}
4001221c:	3ef23df2 	mrccc	13, 7, r3, cr2, cr2, {7}
40012220:	40f23ff2 	ldrshtmi	r3, [r2], #242	; 0xf2
40012224:	42f241f2 	rscsmi	r4, r2, #-2147483588	; 0x8000003c
40012228:	44f243f2 	ldrbtmi	r4, [r2], #1010	; 0x3f2
4001222c:	46f245f2 			; <UNDEFINED> instruction: 0x46f245f2
40012230:	48f247f2 	ldmmi	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr}^
40012234:	4af249f2 	bmi	3fca4a04 <GPM4DAT+0x2eca4720>
40012238:	4cf24bf2 	vldmiami	r2!, {d20-<overflow reg d76>}
4001223c:	4ef24df2 	mrcmi	13, 7, r4, cr2, cr2, {7}
40012240:	50f24ff2 	ldrshtpl	r4, [r2], #242	; 0xf2
40012244:	52f251f2 	rscspl	r5, r2, #-2147483588	; 0x8000003c
40012248:	54f253f2 	ldrbtpl	r5, [r2], #1010	; 0x3f2
4001224c:	56f255f2 			; <UNDEFINED> instruction: 0x56f255f2
40012250:	58f257f2 	ldmpl	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012254:	5af259f2 	bpl	3fca8a24 <GPM4DAT+0x2eca8740>
40012258:	5cf25bf2 	vldmiapl	r2!, {d21-<overflow reg d77>}
4001225c:	5ef25df2 	mrcpl	13, 7, r5, cr2, cr2, {7}
40012260:	60f25ff2 	ldrshtvs	r5, [r2], #242	; 0xf2
40012264:	62f261f2 	rscsvs	r6, r2, #-2147483588	; 0x8000003c
40012268:	64f263f2 	ldrbtvs	r6, [r2], #1010	; 0x3f2
4001226c:	66f265f2 			; <UNDEFINED> instruction: 0x66f265f2
40012270:	68f267f2 	ldmvs	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012274:	6af269f2 	bvs	3fcaca44 <GPM4DAT+0x2ecac760>
40012278:	6cf26bf2 	vldmiavs	r2!, {d22-<overflow reg d78>}
4001227c:	6ef26df2 	mrcvs	13, 7, r6, cr2, cr2, {7}
40012280:	70f26ff2 	ldrshtvc	r6, [r2], #242	; 0xf2
40012284:	72f271f2 	rscsvc	r7, r2, #-2147483588	; 0x8000003c
40012288:	74f273f2 	ldrbtvc	r7, [r2], #1010	; 0x3f2
4001228c:	76f275f2 			; <UNDEFINED> instruction: 0x76f275f2
40012290:	78f277f2 	ldmvc	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012294:	7af279f2 	bvc	3fcb0a64 <GPM4DAT+0x2ecb0780>
40012298:	7cf27bf2 	vldmiavc	r2!, {d23-<overflow reg d79>}
4001229c:	7ef27df2 	mrcvc	13, 7, r7, cr2, cr2, {7}
400122a0:	92f291f2 	rscsls	r9, r2, #-2147483588	; 0x8000003c
400122a4:	94f293f2 	ldrbtls	r9, [r2], #1010	; 0x3f2
400122a8:	96f295f2 			; <UNDEFINED> instruction: 0x96f295f2
400122ac:	98f297f2 	ldmls	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400122b0:	9af299f2 	bls	3fcb8a80 <GPM4DAT+0x2ecb879c>
400122b4:	9cf29bf2 	vldmials	r2!, {d25-<overflow reg d81>}
400122b8:	9ef29df2 	mrcls	13, 7, r9, cr2, cr2, {7}
400122bc:	a0f29ff2 	ldrshtge	r9, [r2], #242	; 0xf2
400122c0:	a2f2a1f2 	rscsge	sl, r2, #-2147483588	; 0x8000003c
400122c4:	a4f2a3f2 	ldrbtge	sl, [r2], #1010	; 0x3f2
400122c8:	a6f2a5f2 			; <UNDEFINED> instruction: 0xa6f2a5f2
400122cc:	a8f2a7f2 	ldmge	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400122d0:	aaf2a9f2 	bge	3fcbcaa0 <GPM4DAT+0x2ecbc7bc>
400122d4:	acf2abf2 	vldmiage	r2!, {d26-<overflow reg d82>}
400122d8:	aef2adf2 	mrcge	13, 7, sl, cr2, cr2, {7}
400122dc:	b0f2aff2 	ldrshtlt	sl, [r2], #242	; 0xf2
400122e0:	b2f2b1f2 	rscslt	fp, r2, #-2147483588	; 0x8000003c
400122e4:	b4f2b3f2 	ldrbtlt	fp, [r2], #1010	; 0x3f2
400122e8:	b6f2b5f2 			; <UNDEFINED> instruction: 0xb6f2b5f2
400122ec:	b8f2b7f2 	ldmlt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400122f0:	baf2b9f2 	blt	3fcc0ac0 <GPM4DAT+0x2ecc07dc>
400122f4:	bcf2bbf2 	vldmialt	r2!, {d27-<overflow reg d83>}
400122f8:	bef2bdf2 	mrclt	13, 7, fp, cr2, cr2, {7}
400122fc:	c0f2bff2 	ldrshtgt	fp, [r2], #242	; 0xf2
40012300:	c2f2c1f2 	rscsgt	ip, r2, #-2147483588	; 0x8000003c
40012304:	c4f2c3f2 	ldrbtgt	ip, [r2], #1010	; 0x3f2
40012308:	c6f2c5f2 			; <UNDEFINED> instruction: 0xc6f2c5f2
4001230c:	c8f2c7f2 	ldmgt	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012310:	caf2c9f2 	bgt	3fcc4ae0 <GPM4DAT+0x2ecc47fc>
40012314:	ccf2cbf2 	vldmiagt	r2!, {d28-<overflow reg d84>}
40012318:	cef2cdf2 	mrcgt	13, 7, ip, cr2, cr2, {7}
4001231c:	d0f2cff2 	ldrshtle	ip, [r2], #242	; 0xf2
40012320:	d2f2d1f2 	rscsle	sp, r2, #-2147483588	; 0x8000003c
40012324:	d4f2d3f2 	ldrbtle	sp, [r2], #1010	; 0x3f2
40012328:	d6f2d5f2 			; <UNDEFINED> instruction: 0xd6f2d5f2
4001232c:	d8f2d7f2 	ldmle	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012330:	daf2d9f2 	ble	3fcc8b00 <GPM4DAT+0x2ecc881c>
40012334:	dcf2dbf2 	vldmiale	r2!, {d29-<overflow reg d85>}
40012338:	def2ddf2 	mrcle	13, 7, sp, cr2, cr2, {7}
4001233c:	e0f2dff2 	ldrsht	sp, [r2], #242	; 0xf2
40012340:	e2f2e1f2 	rscs	lr, r2, #-2147483588	; 0x8000003c
40012344:	e4f2e3f2 	ldrbt	lr, [r2], #1010	; 0x3f2
40012348:	e6f2e5f2 			; <UNDEFINED> instruction: 0xe6f2e5f2
4001234c:	e8f2e7f2 	ldm	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012350:	eaf2e9f2 	b	3fcccb20 <GPM4DAT+0x2eccc83c>
40012354:	ecf2ebf2 	vldmia	r2!, {d30-<overflow reg d86>}
40012358:	eef2edf2 	mrc	13, 7, lr, cr2, cr2, {7}
4001235c:	f0f2eff2 			; <UNDEFINED> instruction: 0xf0f2eff2
40012360:	f2f2f1f2 	vsra.s64	<illegal reg q15.5>, q9, #14
40012364:	f4f2f3f2 			; <UNDEFINED> instruction: 0xf4f2f3f2
40012368:	f6f2f5f2 			; <UNDEFINED> instruction: 0xf6f2f5f2
4001236c:	f8f2f7f2 			; <UNDEFINED> instruction: 0xf8f2f7f2
40012370:	faf2f9f2 	blx	3fcd0b40 <GPM4DAT+0x2ecd085c>
40012374:	fcf2fbf2 	ldc2l	11, cr15, [r2], #968	; 0x3c8
40012378:	fef2fdf2 	mrc2	13, 7, pc, cr2, cr2, {7}
4001237c:	32f331f3 	rscscc	r3, r3, #-1073741764	; 0xc000003c
40012380:	34f333f3 	ldrbtcc	r3, [r3], #1011	; 0x3f3
40012384:	36f335f3 			; <UNDEFINED> instruction: 0x36f335f3
40012388:	38f337f3 	ldmcc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001238c:	3af339f3 	bcc	3fce0b60 <GPM4DAT+0x2ece087c>
40012390:	3cf33bf3 	fldmiaxcc	r3!, {d19-d139}	;@ Deprecated
40012394:	3ef33df3 	mrccc	13, 7, r3, cr3, cr3, {7}
40012398:	40f33ff3 	ldrshtmi	r3, [r3], #243	; 0xf3
4001239c:	42f341f3 	rscsmi	r4, r3, #-1073741764	; 0xc000003c
400123a0:	44f343f3 	ldrbtmi	r4, [r3], #1011	; 0x3f3
400123a4:	46f345f3 			; <UNDEFINED> instruction: 0x46f345f3
400123a8:	48f347f3 	ldmmi	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}^
400123ac:	4af349f3 	bmi	3fce4b80 <GPM4DAT+0x2ece489c>
400123b0:	4cf34bf3 	fldmiaxmi	r3!, {d20-d140}	;@ Deprecated
400123b4:	4ef34df3 	mrcmi	13, 7, r4, cr3, cr3, {7}
400123b8:	50f34ff3 	ldrshtpl	r4, [r3], #243	; 0xf3
400123bc:	52f351f3 	rscspl	r5, r3, #-1073741764	; 0xc000003c
400123c0:	54f353f3 	ldrbtpl	r5, [r3], #1011	; 0x3f3
400123c4:	56f355f3 			; <UNDEFINED> instruction: 0x56f355f3
400123c8:	58f357f3 	ldmpl	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400123cc:	5af359f3 	bpl	3fce8ba0 <GPM4DAT+0x2ece88bc>
400123d0:	5cf35bf3 	fldmiaxpl	r3!, {d21-d141}	;@ Deprecated
400123d4:	5ef35df3 	mrcpl	13, 7, r5, cr3, cr3, {7}
400123d8:	60f35ff3 	ldrshtvs	r5, [r3], #243	; 0xf3
400123dc:	62f361f3 	rscsvs	r6, r3, #-1073741764	; 0xc000003c
400123e0:	64f363f3 	ldrbtvs	r6, [r3], #1011	; 0x3f3
400123e4:	66f365f3 			; <UNDEFINED> instruction: 0x66f365f3
400123e8:	68f367f3 	ldmvs	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400123ec:	6af369f3 	bvs	3fcecbc0 <GPM4DAT+0x2ecec8dc>
400123f0:	6cf36bf3 	fldmiaxvs	r3!, {d22-d142}	;@ Deprecated
400123f4:	6ef36df3 	mrcvs	13, 7, r6, cr3, cr3, {7}
400123f8:	70f36ff3 	ldrshtvc	r6, [r3], #243	; 0xf3
400123fc:	72f371f3 	rscsvc	r7, r3, #-1073741764	; 0xc000003c
40012400:	74f373f3 	ldrbtvc	r7, [r3], #1011	; 0x3f3
40012404:	76f375f3 			; <UNDEFINED> instruction: 0x76f375f3
40012408:	78f377f3 	ldmvc	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
4001240c:	7af379f3 	bvc	3fcf0be0 <GPM4DAT+0x2ecf08fc>
40012410:	7cf37bf3 	fldmiaxvc	r3!, {d23-d143}	;@ Deprecated
40012414:	7ef37df3 	mrcvc	13, 7, r7, cr3, cr3, {7}
40012418:	92f391f3 	rscsls	r9, r3, #-1073741764	; 0xc000003c
4001241c:	94f393f3 	ldrbtls	r9, [r3], #1011	; 0x3f3
40012420:	96f395f3 			; <UNDEFINED> instruction: 0x96f395f3
40012424:	98f397f3 	ldmls	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012428:	9af399f3 	bls	3fcf8bfc <GPM4DAT+0x2ecf8918>
4001242c:	9cf39bf3 	fldmiaxls	r3!, {d25-d145}	;@ Deprecated
40012430:	9ef39df3 	mrcls	13, 7, r9, cr3, cr3, {7}
40012434:	a0f39ff3 	ldrshtge	r9, [r3], #243	; 0xf3
40012438:	a2f3a1f3 	rscsge	sl, r3, #-1073741764	; 0xc000003c
4001243c:	a4f3a3f3 	ldrbtge	sl, [r3], #1011	; 0x3f3
40012440:	a6f3a5f3 			; <UNDEFINED> instruction: 0xa6f3a5f3
40012444:	a8f3a7f3 	ldmge	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012448:	aaf3a9f3 	bge	3fcfcc1c <GPM4DAT+0x2ecfc938>
4001244c:	acf3abf3 	fldmiaxge	r3!, {d26-d146}	;@ Deprecated
40012450:	aef3adf3 	mrcge	13, 7, sl, cr3, cr3, {7}
40012454:	b0f3aff3 	ldrshtlt	sl, [r3], #243	; 0xf3
40012458:	b2f3b1f3 	rscslt	fp, r3, #-1073741764	; 0xc000003c
4001245c:	b4f3b3f3 	ldrbtlt	fp, [r3], #1011	; 0x3f3
40012460:	b6f3b5f3 			; <UNDEFINED> instruction: 0xb6f3b5f3
40012464:	b8f3b7f3 	ldmlt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012468:	baf3b9f3 	blt	3fd00c3c <GPM4DAT+0x2ed00958>
4001246c:	bcf3bbf3 	fldmiaxlt	r3!, {d27-d147}	;@ Deprecated
40012470:	bef3bdf3 	mrclt	13, 7, fp, cr3, cr3, {7}
40012474:	c0f3bff3 	ldrshtgt	fp, [r3], #243	; 0xf3
40012478:	c2f3c1f3 	rscsgt	ip, r3, #-1073741764	; 0xc000003c
4001247c:	c4f3c3f3 	ldrbtgt	ip, [r3], #1011	; 0x3f3
40012480:	c6f3c5f3 			; <UNDEFINED> instruction: 0xc6f3c5f3
40012484:	c8f3c7f3 	ldmgt	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012488:	caf3c9f3 	bgt	3fd04c5c <GPM4DAT+0x2ed04978>
4001248c:	ccf3cbf3 	fldmiaxgt	r3!, {d28-d148}	;@ Deprecated
40012490:	cef3cdf3 	mrcgt	13, 7, ip, cr3, cr3, {7}
40012494:	d0f3cff3 	ldrshtle	ip, [r3], #243	; 0xf3
40012498:	d2f3d1f3 	rscsle	sp, r3, #-1073741764	; 0xc000003c
4001249c:	d4f3d3f3 	ldrbtle	sp, [r3], #1011	; 0x3f3
400124a0:	d6f3d5f3 			; <UNDEFINED> instruction: 0xd6f3d5f3
400124a4:	d8f3d7f3 	ldmle	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
400124a8:	daf3d9f3 	ble	3fd08c7c <GPM4DAT+0x2ed08998>
400124ac:	dcf3dbf3 	fldmiaxle	r3!, {d29-d149}	;@ Deprecated
400124b0:	def3ddf3 	mrcle	13, 7, sp, cr3, cr3, {7}
400124b4:	e0f3dff3 	ldrsht	sp, [r3], #243	; 0xf3
400124b8:	e2f3e1f3 	rscs	lr, r3, #-1073741764	; 0xc000003c
400124bc:	e4f3e3f3 	ldrbt	lr, [r3], #1011	; 0x3f3
400124c0:	e6f3e5f3 			; <UNDEFINED> instruction: 0xe6f3e5f3
400124c4:	e8f3e7f3 	ldm	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400124c8:	eaf3e9f3 	b	3fd0cc9c <GPM4DAT+0x2ed0c9b8>
400124cc:	ecf3ebf3 	fldmiax	r3!, {d30-d150}	;@ Deprecated
400124d0:	eef3edf3 	mrc	13, 7, lr, cr3, cr3, {7}
400124d4:	f0f3eff3 			; <UNDEFINED> instruction: 0xf0f3eff3
400124d8:	f2f3f1f3 	vsra.s64	<illegal reg q15.5>, <illegal reg q9.5>, #13
400124dc:	f4f3f3f3 			; <UNDEFINED> instruction: 0xf4f3f3f3
400124e0:	f6f3f5f3 			; <UNDEFINED> instruction: 0xf6f3f5f3
400124e4:	f8f3f7f3 			; <UNDEFINED> instruction: 0xf8f3f7f3
400124e8:	faf3f9f3 	blx	3fd10cbc <GPM4DAT+0x2ed109d8>
400124ec:	fcf3fbf3 	ldc2l	11, cr15, [r3], #972	; 0x3cc
400124f0:	fef3fdf3 	mrc2	13, 7, pc, cr3, cr3, {7}
400124f4:	32f431f4 	rscscc	r3, r4, #244, 2	; 0x3d
400124f8:	34f433f4 	ldrbtcc	r3, [r4], #1012	; 0x3f4
400124fc:	36f435f4 			; <UNDEFINED> instruction: 0x36f435f4
40012500:	38f437f4 	ldmcc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012504:	3af439f4 	bcc	3fd20cdc <GPM4DAT+0x2ed209f8>
40012508:	3cf43bf4 	vldmiacc	r4!, {d19-<overflow reg d76>}
4001250c:	3ef43df4 	mrccc	13, 7, r3, cr4, cr4, {7}
40012510:	40f43ff4 	ldrshtmi	r3, [r4], #244	; 0xf4
40012514:	42f441f4 	rscsmi	r4, r4, #244, 2	; 0x3d
40012518:	44f443f4 	ldrbtmi	r4, [r4], #1012	; 0x3f4
4001251c:	46f445f4 			; <UNDEFINED> instruction: 0x46f445f4
40012520:	48f447f4 	ldmmi	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012524:	4af449f4 	bmi	3fd24cfc <GPM4DAT+0x2ed24a18>
40012528:	4cf44bf4 	vldmiami	r4!, {d20-<overflow reg d77>}
4001252c:	4ef44df4 	mrcmi	13, 7, r4, cr4, cr4, {7}
40012530:	50f44ff4 	ldrshtpl	r4, [r4], #244	; 0xf4
40012534:	52f451f4 	rscspl	r5, r4, #244, 2	; 0x3d
40012538:	54f453f4 	ldrbtpl	r5, [r4], #1012	; 0x3f4
4001253c:	56f455f4 			; <UNDEFINED> instruction: 0x56f455f4
40012540:	58f457f4 	ldmpl	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012544:	5af459f4 	bpl	3fd28d1c <GPM4DAT+0x2ed28a38>
40012548:	5cf45bf4 	vldmiapl	r4!, {d21-<overflow reg d78>}
4001254c:	5ef45df4 	mrcpl	13, 7, r5, cr4, cr4, {7}
40012550:	60f45ff4 	ldrshtvs	r5, [r4], #244	; 0xf4
40012554:	62f461f4 	rscsvs	r6, r4, #244, 2	; 0x3d
40012558:	64f463f4 	ldrbtvs	r6, [r4], #1012	; 0x3f4
4001255c:	66f465f4 			; <UNDEFINED> instruction: 0x66f465f4
40012560:	68f467f4 	ldmvs	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012564:	6af469f4 	bvs	3fd2cd3c <GPM4DAT+0x2ed2ca58>
40012568:	6cf46bf4 	vldmiavs	r4!, {d22-<overflow reg d79>}
4001256c:	6ef46df4 	mrcvs	13, 7, r6, cr4, cr4, {7}
40012570:	70f46ff4 	ldrshtvc	r6, [r4], #244	; 0xf4
40012574:	72f471f4 	rscsvc	r7, r4, #244, 2	; 0x3d
40012578:	74f473f4 	ldrbtvc	r7, [r4], #1012	; 0x3f4
4001257c:	76f475f4 			; <UNDEFINED> instruction: 0x76f475f4
40012580:	78f477f4 	ldmvc	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012584:	7af479f4 	bvc	3fd30d5c <GPM4DAT+0x2ed30a78>
40012588:	7cf47bf4 	vldmiavc	r4!, {d23-<overflow reg d80>}
4001258c:	7ef47df4 	mrcvc	13, 7, r7, cr4, cr4, {7}
40012590:	92f491f4 	rscsls	r9, r4, #244, 2	; 0x3d
40012594:	94f493f4 	ldrbtls	r9, [r4], #1012	; 0x3f4
40012598:	96f495f4 			; <UNDEFINED> instruction: 0x96f495f4
4001259c:	98f497f4 	ldmls	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
400125a0:	9af499f4 	bls	3fd38d78 <GPM4DAT+0x2ed38a94>
400125a4:	9cf49bf4 	vldmials	r4!, {d25-<overflow reg d82>}
400125a8:	9ef49df4 	mrcls	13, 7, r9, cr4, cr4, {7}
400125ac:	a0f49ff4 	ldrshtge	r9, [r4], #244	; 0xf4
400125b0:	a2f4a1f4 	rscsge	sl, r4, #244, 2	; 0x3d
400125b4:	a4f4a3f4 	ldrbtge	sl, [r4], #1012	; 0x3f4
400125b8:	a6f4a5f4 			; <UNDEFINED> instruction: 0xa6f4a5f4
400125bc:	a8f4a7f4 	ldmge	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400125c0:	aaf4a9f4 	bge	3fd3cd98 <GPM4DAT+0x2ed3cab4>
400125c4:	acf4abf4 	vldmiage	r4!, {d26-<overflow reg d83>}
400125c8:	aef4adf4 	mrcge	13, 7, sl, cr4, cr4, {7}
400125cc:	b0f4aff4 	ldrshtlt	sl, [r4], #244	; 0xf4
400125d0:	b2f4b1f4 	rscslt	fp, r4, #244, 2	; 0x3d
400125d4:	b4f4b3f4 	ldrbtlt	fp, [r4], #1012	; 0x3f4
400125d8:	b6f4b5f4 			; <UNDEFINED> instruction: 0xb6f4b5f4
400125dc:	b8f4b7f4 	ldmlt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400125e0:	baf4b9f4 	blt	3fd40db8 <GPM4DAT+0x2ed40ad4>
400125e4:	bcf4bbf4 	vldmialt	r4!, {d27-<overflow reg d84>}
400125e8:	bef4bdf4 	mrclt	13, 7, fp, cr4, cr4, {7}
400125ec:	c0f4bff4 	ldrshtgt	fp, [r4], #244	; 0xf4
400125f0:	c2f4c1f4 	rscsgt	ip, r4, #244, 2	; 0x3d
400125f4:	c4f4c3f4 	ldrbtgt	ip, [r4], #1012	; 0x3f4
400125f8:	c6f4c5f4 			; <UNDEFINED> instruction: 0xc6f4c5f4
400125fc:	c8f4c7f4 	ldmgt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012600:	caf4c9f4 	bgt	3fd44dd8 <GPM4DAT+0x2ed44af4>
40012604:	ccf4cbf4 	vldmiagt	r4!, {d28-<overflow reg d85>}
40012608:	cef4cdf4 	mrcgt	13, 7, ip, cr4, cr4, {7}
4001260c:	d0f4cff4 	ldrshtle	ip, [r4], #244	; 0xf4
40012610:	d2f4d1f4 	rscsle	sp, r4, #244, 2	; 0x3d
40012614:	d4f4d3f4 	ldrbtle	sp, [r4], #1012	; 0x3f4
40012618:	d6f4d5f4 			; <UNDEFINED> instruction: 0xd6f4d5f4
4001261c:	d8f4d7f4 	ldmle	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012620:	daf4d9f4 	ble	3fd48df8 <GPM4DAT+0x2ed48b14>
40012624:	dcf4dbf4 	vldmiale	r4!, {d29-<overflow reg d86>}
40012628:	def4ddf4 	mrcle	13, 7, sp, cr4, cr4, {7}
4001262c:	e0f4dff4 	ldrsht	sp, [r4], #244	; 0xf4
40012630:	e2f4e1f4 	rscs	lr, r4, #244, 2	; 0x3d
40012634:	e4f4e3f4 	ldrbt	lr, [r4], #1012	; 0x3f4
40012638:	e6f4e5f4 			; <UNDEFINED> instruction: 0xe6f4e5f4
4001263c:	e8f4e7f4 	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012640:	eaf4e9f4 	b	3fd4ce18 <GPM4DAT+0x2ed4cb34>
40012644:	ecf4ebf4 	vldmia	r4!, {d30-<overflow reg d87>}
40012648:	eef4edf4 	mrc	13, 7, lr, cr4, cr4, {7}
4001264c:	f0f4eff4 			; <UNDEFINED> instruction: 0xf0f4eff4
40012650:	f2f4f1f4 	vsra.s64	<illegal reg q15.5>, q10, #12
40012654:	f4f4f3f4 			; <UNDEFINED> instruction: 0xf4f4f3f4
40012658:	f6f4f5f4 			; <UNDEFINED> instruction: 0xf6f4f5f4
4001265c:	f8f4f7f4 			; <UNDEFINED> instruction: 0xf8f4f7f4
40012660:	faf4f9f4 	blx	3fd50e38 <GPM4DAT+0x2ed50b54>
40012664:	fcf4fbf4 	ldc2l	11, cr15, [r4], #976	; 0x3d0
40012668:	fef4fdf4 	mrc2	13, 7, pc, cr4, cr4, {7}
4001266c:	32f531f5 	rscscc	r3, r5, #1073741885	; 0x4000003d
40012670:	34f533f5 	ldrbtcc	r3, [r5], #1013	; 0x3f5
40012674:	36f535f5 			; <UNDEFINED> instruction: 0x36f535f5
40012678:	38f537f5 	ldmcc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001267c:	3af539f5 	bcc	3fd60e58 <GPM4DAT+0x2ed60b74>
40012680:	3cf53bf5 	fldmiaxcc	r5!, {d19-d140}	;@ Deprecated
40012684:	3ef53df5 	mrccc	13, 7, r3, cr5, cr5, {7}
40012688:	40f53ff5 	ldrshtmi	r3, [r5], #245	; 0xf5
4001268c:	42f541f5 	rscsmi	r4, r5, #1073741885	; 0x4000003d
40012690:	44f543f5 	ldrbtmi	r4, [r5], #1013	; 0x3f5
40012694:	46f545f5 			; <UNDEFINED> instruction: 0x46f545f5
40012698:	48f547f5 	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001269c:	4af549f5 	bmi	3fd64e78 <GPM4DAT+0x2ed64b94>
400126a0:	4cf54bf5 	fldmiaxmi	r5!, {d20-d141}	;@ Deprecated
400126a4:	4ef54df5 	mrcmi	13, 7, r4, cr5, cr5, {7}
400126a8:	50f54ff5 	ldrshtpl	r4, [r5], #245	; 0xf5
400126ac:	52f551f5 	rscspl	r5, r5, #1073741885	; 0x4000003d
400126b0:	54f553f5 	ldrbtpl	r5, [r5], #1013	; 0x3f5
400126b4:	56f555f5 			; <UNDEFINED> instruction: 0x56f555f5
400126b8:	58f557f5 	ldmpl	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400126bc:	5af559f5 	bpl	3fd68e98 <GPM4DAT+0x2ed68bb4>
400126c0:	5cf55bf5 	fldmiaxpl	r5!, {d21-d142}	;@ Deprecated
400126c4:	5ef55df5 	mrcpl	13, 7, r5, cr5, cr5, {7}
400126c8:	60f55ff5 	ldrshtvs	r5, [r5], #245	; 0xf5
400126cc:	62f561f5 	rscsvs	r6, r5, #1073741885	; 0x4000003d
400126d0:	64f563f5 	ldrbtvs	r6, [r5], #1013	; 0x3f5
400126d4:	66f565f5 			; <UNDEFINED> instruction: 0x66f565f5
400126d8:	68f567f5 	ldmvs	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400126dc:	6af569f5 	bvs	3fd6ceb8 <GPM4DAT+0x2ed6cbd4>
400126e0:	6cf56bf5 	fldmiaxvs	r5!, {d22-d143}	;@ Deprecated
400126e4:	6ef56df5 	mrcvs	13, 7, r6, cr5, cr5, {7}
400126e8:	70f56ff5 	ldrshtvc	r6, [r5], #245	; 0xf5
400126ec:	72f571f5 	rscsvc	r7, r5, #1073741885	; 0x4000003d
400126f0:	74f573f5 	ldrbtvc	r7, [r5], #1013	; 0x3f5
400126f4:	76f575f5 			; <UNDEFINED> instruction: 0x76f575f5
400126f8:	78f577f5 	ldmvc	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400126fc:	7af579f5 	bvc	3fd70ed8 <GPM4DAT+0x2ed70bf4>
40012700:	7cf57bf5 	fldmiaxvc	r5!, {d23-d144}	;@ Deprecated
40012704:	7ef57df5 	mrcvc	13, 7, r7, cr5, cr5, {7}
40012708:	92f591f5 	rscsls	r9, r5, #1073741885	; 0x4000003d
4001270c:	94f593f5 	ldrbtls	r9, [r5], #1013	; 0x3f5
40012710:	96f595f5 			; <UNDEFINED> instruction: 0x96f595f5
40012714:	98f597f5 	ldmls	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012718:	9af599f5 	bls	3fd78ef4 <GPM4DAT+0x2ed78c10>
4001271c:	9cf59bf5 	fldmiaxls	r5!, {d25-d146}	;@ Deprecated
40012720:	9ef59df5 	mrcls	13, 7, r9, cr5, cr5, {7}
40012724:	a0f59ff5 	ldrshtge	r9, [r5], #245	; 0xf5
40012728:	a2f5a1f5 	rscsge	sl, r5, #1073741885	; 0x4000003d
4001272c:	a4f5a3f5 	ldrbtge	sl, [r5], #1013	; 0x3f5
40012730:	a6f5a5f5 			; <UNDEFINED> instruction: 0xa6f5a5f5
40012734:	a8f5a7f5 	ldmge	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012738:	aaf5a9f5 	bge	3fd7cf14 <GPM4DAT+0x2ed7cc30>
4001273c:	acf5abf5 	fldmiaxge	r5!, {d26-d147}	;@ Deprecated
40012740:	aef5adf5 	mrcge	13, 7, sl, cr5, cr5, {7}
40012744:	b0f5aff5 	ldrshtlt	sl, [r5], #245	; 0xf5
40012748:	b2f5b1f5 	rscslt	fp, r5, #1073741885	; 0x4000003d
4001274c:	b4f5b3f5 	ldrbtlt	fp, [r5], #1013	; 0x3f5
40012750:	b6f5b5f5 			; <UNDEFINED> instruction: 0xb6f5b5f5
40012754:	b8f5b7f5 	ldmlt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012758:	baf5b9f5 	blt	3fd80f34 <GPM4DAT+0x2ed80c50>
4001275c:	bcf5bbf5 	fldmiaxlt	r5!, {d27-d148}	;@ Deprecated
40012760:	bef5bdf5 	mrclt	13, 7, fp, cr5, cr5, {7}
40012764:	c0f5bff5 	ldrshtgt	fp, [r5], #245	; 0xf5
40012768:	c2f5c1f5 	rscsgt	ip, r5, #1073741885	; 0x4000003d
4001276c:	c4f5c3f5 	ldrbtgt	ip, [r5], #1013	; 0x3f5
40012770:	c6f5c5f5 			; <UNDEFINED> instruction: 0xc6f5c5f5
40012774:	c8f5c7f5 	ldmgt	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012778:	caf5c9f5 	bgt	3fd84f54 <GPM4DAT+0x2ed84c70>
4001277c:	ccf5cbf5 	fldmiaxgt	r5!, {d28-d149}	;@ Deprecated
40012780:	cef5cdf5 	mrcgt	13, 7, ip, cr5, cr5, {7}
40012784:	d0f5cff5 	ldrshtle	ip, [r5], #245	; 0xf5
40012788:	d2f5d1f5 	rscsle	sp, r5, #1073741885	; 0x4000003d
4001278c:	d4f5d3f5 	ldrbtle	sp, [r5], #1013	; 0x3f5
40012790:	d6f5d5f5 			; <UNDEFINED> instruction: 0xd6f5d5f5
40012794:	d8f5d7f5 	ldmle	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012798:	daf5d9f5 	ble	3fd88f74 <GPM4DAT+0x2ed88c90>
4001279c:	dcf5dbf5 	fldmiaxle	r5!, {d29-d150}	;@ Deprecated
400127a0:	def5ddf5 	mrcle	13, 7, sp, cr5, cr5, {7}
400127a4:	e0f5dff5 	ldrsht	sp, [r5], #245	; 0xf5
400127a8:	e2f5e1f5 	rscs	lr, r5, #1073741885	; 0x4000003d
400127ac:	e4f5e3f5 	ldrbt	lr, [r5], #1013	; 0x3f5
400127b0:	e6f5e5f5 			; <UNDEFINED> instruction: 0xe6f5e5f5
400127b4:	e8f5e7f5 	ldm	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
400127b8:	eaf5e9f5 	b	3fd8cf94 <GPM4DAT+0x2ed8ccb0>
400127bc:	ecf5ebf5 	fldmiax	r5!, {d30-d151}	;@ Deprecated
400127c0:	eef5edf5 	mrc	13, 7, lr, cr5, cr5, {7}
400127c4:	f0f5eff5 			; <UNDEFINED> instruction: 0xf0f5eff5
400127c8:	f2f5f1f5 	vsra.s64	<illegal reg q15.5>, <illegal reg q10.5>, #11
400127cc:	f4f5f3f5 			; <UNDEFINED> instruction: 0xf4f5f3f5
400127d0:	f6f5f5f5 			; <UNDEFINED> instruction: 0xf6f5f5f5
400127d4:	f8f5f7f5 			; <UNDEFINED> instruction: 0xf8f5f7f5
400127d8:	faf5f9f5 	blx	3fd90fb4 <GPM4DAT+0x2ed90cd0>
400127dc:	fcf5fbf5 	ldc2l	11, cr15, [r5], #980	; 0x3d4
400127e0:	fef5fdf5 	mrc2	13, 7, pc, cr5, cr5, {7}
400127e4:	32f631f6 	rscscc	r3, r6, #-2147483587	; 0x8000003d
400127e8:	34f633f6 	ldrbtcc	r3, [r6], #1014	; 0x3f6
400127ec:	36f635f6 			; <UNDEFINED> instruction: 0x36f635f6
400127f0:	38f637f6 	ldmcc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
400127f4:	3af639f6 	bcc	3fda0fd4 <GPM4DAT+0x2eda0cf0>
400127f8:	3cf63bf6 	vldmiacc	r6!, {d19-<overflow reg d77>}
400127fc:	3ef63df6 	mrccc	13, 7, r3, cr6, cr6, {7}
40012800:	40f63ff6 	ldrshtmi	r3, [r6], #246	; 0xf6
40012804:	42f641f6 	rscsmi	r4, r6, #-2147483587	; 0x8000003d
40012808:	44f643f6 	ldrbtmi	r4, [r6], #1014	; 0x3f6
4001280c:	46f645f6 			; <UNDEFINED> instruction: 0x46f645f6
40012810:	48f647f6 	ldmmi	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
40012814:	4af649f6 	bmi	3fda4ff4 <GPM4DAT+0x2eda4d10>
40012818:	4cf64bf6 	vldmiami	r6!, {d20-<overflow reg d78>}
4001281c:	4ef64df6 	mrcmi	13, 7, r4, cr6, cr6, {7}
40012820:	50f64ff6 	ldrshtpl	r4, [r6], #246	; 0xf6
40012824:	52f651f6 	rscspl	r5, r6, #-2147483587	; 0x8000003d
40012828:	54f653f6 	ldrbtpl	r5, [r6], #1014	; 0x3f6
4001282c:	56f655f6 			; <UNDEFINED> instruction: 0x56f655f6
40012830:	58f657f6 	ldmpl	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012834:	5af659f6 	bpl	3fda9014 <GPM4DAT+0x2eda8d30>
40012838:	5cf65bf6 	vldmiapl	r6!, {d21-<overflow reg d79>}
4001283c:	5ef65df6 	mrcpl	13, 7, r5, cr6, cr6, {7}
40012840:	60f65ff6 	ldrshtvs	r5, [r6], #246	; 0xf6
40012844:	62f661f6 	rscsvs	r6, r6, #-2147483587	; 0x8000003d
40012848:	64f663f6 	ldrbtvs	r6, [r6], #1014	; 0x3f6
4001284c:	66f665f6 			; <UNDEFINED> instruction: 0x66f665f6
40012850:	68f667f6 	ldmvs	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012854:	6af669f6 	bvs	3fdad034 <GPM4DAT+0x2edacd50>
40012858:	6cf66bf6 	vldmiavs	r6!, {d22-<overflow reg d80>}
4001285c:	6ef66df6 	mrcvs	13, 7, r6, cr6, cr6, {7}
40012860:	70f66ff6 	ldrshtvc	r6, [r6], #246	; 0xf6
40012864:	72f671f6 	rscsvc	r7, r6, #-2147483587	; 0x8000003d
40012868:	74f673f6 	ldrbtvc	r7, [r6], #1014	; 0x3f6
4001286c:	76f675f6 			; <UNDEFINED> instruction: 0x76f675f6
40012870:	78f677f6 	ldmvc	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012874:	7af679f6 	bvc	3fdb1054 <GPM4DAT+0x2edb0d70>
40012878:	7cf67bf6 	vldmiavc	r6!, {d23-<overflow reg d81>}
4001287c:	7ef67df6 	mrcvc	13, 7, r7, cr6, cr6, {7}
40012880:	92f691f6 	rscsls	r9, r6, #-2147483587	; 0x8000003d
40012884:	94f693f6 	ldrbtls	r9, [r6], #1014	; 0x3f6
40012888:	96f695f6 			; <UNDEFINED> instruction: 0x96f695f6
4001288c:	98f697f6 	ldmls	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012890:	9af699f6 	bls	3fdb9070 <GPM4DAT+0x2edb8d8c>
40012894:	9cf69bf6 	vldmials	r6!, {d25-<overflow reg d83>}
40012898:	9ef69df6 	mrcls	13, 7, r9, cr6, cr6, {7}
4001289c:	a0f69ff6 	ldrshtge	r9, [r6], #246	; 0xf6
400128a0:	a2f6a1f6 	rscsge	sl, r6, #-2147483587	; 0x8000003d
400128a4:	a4f6a3f6 	ldrbtge	sl, [r6], #1014	; 0x3f6
400128a8:	a6f6a5f6 			; <UNDEFINED> instruction: 0xa6f6a5f6
400128ac:	a8f6a7f6 	ldmge	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
400128b0:	aaf6a9f6 	bge	3fdbd090 <GPM4DAT+0x2edbcdac>
400128b4:	acf6abf6 	vldmiage	r6!, {d26-<overflow reg d84>}
400128b8:	aef6adf6 	mrcge	13, 7, sl, cr6, cr6, {7}
400128bc:	b0f6aff6 	ldrshtlt	sl, [r6], #246	; 0xf6
400128c0:	b2f6b1f6 	rscslt	fp, r6, #-2147483587	; 0x8000003d
400128c4:	b4f6b3f6 	ldrbtlt	fp, [r6], #1014	; 0x3f6
400128c8:	b6f6b5f6 			; <UNDEFINED> instruction: 0xb6f6b5f6
400128cc:	b8f6b7f6 	ldmlt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
400128d0:	baf6b9f6 	blt	3fdc10b0 <GPM4DAT+0x2edc0dcc>
400128d4:	bcf6bbf6 	vldmialt	r6!, {d27-<overflow reg d85>}
400128d8:	bef6bdf6 	mrclt	13, 7, fp, cr6, cr6, {7}
400128dc:	c0f6bff6 	ldrshtgt	fp, [r6], #246	; 0xf6
400128e0:	c2f6c1f6 	rscsgt	ip, r6, #-2147483587	; 0x8000003d
400128e4:	c4f6c3f6 	ldrbtgt	ip, [r6], #1014	; 0x3f6
400128e8:	c6f6c5f6 			; <UNDEFINED> instruction: 0xc6f6c5f6
400128ec:	c8f6c7f6 	ldmgt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
400128f0:	caf6c9f6 	bgt	3fdc50d0 <GPM4DAT+0x2edc4dec>
400128f4:	ccf6cbf6 	vldmiagt	r6!, {d28-<overflow reg d86>}
400128f8:	cef6cdf6 	mrcgt	13, 7, ip, cr6, cr6, {7}
400128fc:	d0f6cff6 	ldrshtle	ip, [r6], #246	; 0xf6
40012900:	d2f6d1f6 	rscsle	sp, r6, #-2147483587	; 0x8000003d
40012904:	d4f6d3f6 	ldrbtle	sp, [r6], #1014	; 0x3f6
40012908:	d6f6d5f6 			; <UNDEFINED> instruction: 0xd6f6d5f6
4001290c:	d8f6d7f6 	ldmle	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012910:	daf6d9f6 	ble	3fdc90f0 <GPM4DAT+0x2edc8e0c>
40012914:	dcf6dbf6 	vldmiale	r6!, {d29-<overflow reg d87>}
40012918:	def6ddf6 	mrcle	13, 7, sp, cr6, cr6, {7}
4001291c:	e0f6dff6 	ldrsht	sp, [r6], #246	; 0xf6
40012920:	e2f6e1f6 	rscs	lr, r6, #-2147483587	; 0x8000003d
40012924:	e4f6e3f6 	ldrbt	lr, [r6], #1014	; 0x3f6
40012928:	e6f6e5f6 			; <UNDEFINED> instruction: 0xe6f6e5f6
4001292c:	e8f6e7f6 	ldm	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012930:	eaf6e9f6 	b	3fdcd110 <GPM4DAT+0x2edcce2c>
40012934:	ecf6ebf6 	vldmia	r6!, {d30-<overflow reg d88>}
40012938:	eef6edf6 	mrc	13, 7, lr, cr6, cr6, {7}
4001293c:	f0f6eff6 			; <UNDEFINED> instruction: 0xf0f6eff6
40012940:	f2f6f1f6 	vsra.s64	<illegal reg q15.5>, q11, #10
40012944:	f4f6f3f6 			; <UNDEFINED> instruction: 0xf4f6f3f6
40012948:	f6f6f5f6 			; <UNDEFINED> instruction: 0xf6f6f5f6
4001294c:	f8f6f7f6 			; <UNDEFINED> instruction: 0xf8f6f7f6
40012950:	faf6f9f6 	blx	3fdd1130 <GPM4DAT+0x2edd0e4c>
40012954:	fcf6fbf6 	ldc2l	11, cr15, [r6], #984	; 0x3d8
40012958:	fef6fdf6 	mrc2	13, 7, pc, cr6, cr6, {7}
4001295c:	32f731f7 	rscscc	r3, r7, #-1073741763	; 0xc000003d

40012960 <.LANCHOR1>:
40012960:	34f733f7 	ldrbtcc	r3, [r7], #1015	; 0x3f7
40012964:	36f735f7 			; <UNDEFINED> instruction: 0x36f735f7
40012968:	38f737f7 	ldmcc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
4001296c:	3af739f7 	bcc	3fde1150 <GPM4DAT+0x2ede0e6c>
40012970:	3cf73bf7 	fldmiaxcc	r7!, {d19-d141}	;@ Deprecated
40012974:	3ef73df7 	mrccc	13, 7, r3, cr7, cr7, {7}
40012978:	40f73ff7 	ldrshtmi	r3, [r7], #247	; 0xf7
4001297c:	42f741f7 	rscsmi	r4, r7, #-1073741763	; 0xc000003d
40012980:	44f743f7 	ldrbtmi	r4, [r7], #1015	; 0x3f7
40012984:	46f745f7 			; <UNDEFINED> instruction: 0x46f745f7
40012988:	48f747f7 	ldmmi	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr}^
4001298c:	4af749f7 	bmi	3fde5170 <GPM4DAT+0x2ede4e8c>
40012990:	4cf74bf7 	fldmiaxmi	r7!, {d20-d142}	;@ Deprecated
40012994:	4ef74df7 	mrcmi	13, 7, r4, cr7, cr7, {7}
40012998:	50f74ff7 	ldrshtpl	r4, [r7], #247	; 0xf7
4001299c:	52f751f7 	rscspl	r5, r7, #-1073741763	; 0xc000003d
400129a0:	54f753f7 	ldrbtpl	r5, [r7], #1015	; 0x3f7
400129a4:	56f755f7 			; <UNDEFINED> instruction: 0x56f755f7
400129a8:	58f757f7 	ldmpl	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
400129ac:	5af759f7 	bpl	3fde9190 <GPM4DAT+0x2ede8eac>
400129b0:	5cf75bf7 	fldmiaxpl	r7!, {d21-d143}	;@ Deprecated
400129b4:	5ef75df7 	mrcpl	13, 7, r5, cr7, cr7, {7}
400129b8:	60f75ff7 	ldrshtvs	r5, [r7], #247	; 0xf7
400129bc:	62f761f7 	rscsvs	r6, r7, #-1073741763	; 0xc000003d
400129c0:	64f763f7 	ldrbtvs	r6, [r7], #1015	; 0x3f7
400129c4:	66f765f7 			; <UNDEFINED> instruction: 0x66f765f7
400129c8:	68f767f7 	ldmvs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
400129cc:	6af769f7 	bvs	3fded1b0 <GPM4DAT+0x2edececc>
400129d0:	6cf76bf7 	fldmiaxvs	r7!, {d22-d144}	;@ Deprecated
400129d4:	6ef76df7 	mrcvs	13, 7, r6, cr7, cr7, {7}
400129d8:	70f76ff7 	ldrshtvc	r6, [r7], #247	; 0xf7
400129dc:	72f771f7 	rscsvc	r7, r7, #-1073741763	; 0xc000003d
400129e0:	74f773f7 	ldrbtvc	r7, [r7], #1015	; 0x3f7
400129e4:	76f775f7 			; <UNDEFINED> instruction: 0x76f775f7
400129e8:	78f777f7 	ldmvc	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
400129ec:	7af779f7 	bvc	3fdf11d0 <GPM4DAT+0x2edf0eec>
400129f0:	7cf77bf7 	fldmiaxvc	r7!, {d23-d145}	;@ Deprecated
400129f4:	7ef77df7 	mrcvc	13, 7, r7, cr7, cr7, {7}
400129f8:	92f791f7 	rscsls	r9, r7, #-1073741763	; 0xc000003d
400129fc:	94f793f7 	ldrbtls	r9, [r7], #1015	; 0x3f7
40012a00:	96f795f7 			; <UNDEFINED> instruction: 0x96f795f7
40012a04:	98f797f7 	ldmls	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012a08:	9af799f7 	bls	3fdf91ec <GPM4DAT+0x2edf8f08>
40012a0c:	9cf79bf7 	fldmiaxls	r7!, {d25-d147}	;@ Deprecated
40012a10:	9ef79df7 	mrcls	13, 7, r9, cr7, cr7, {7}
40012a14:	a0f79ff7 	ldrshtge	r9, [r7], #247	; 0xf7
40012a18:	a2f7a1f7 	rscsge	sl, r7, #-1073741763	; 0xc000003d
40012a1c:	a4f7a3f7 	ldrbtge	sl, [r7], #1015	; 0x3f7
40012a20:	a6f7a5f7 			; <UNDEFINED> instruction: 0xa6f7a5f7
40012a24:	a8f7a7f7 	ldmge	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012a28:	aaf7a9f7 	bge	3fdfd20c <GPM4DAT+0x2edfcf28>
40012a2c:	acf7abf7 	fldmiaxge	r7!, {d26-d148}	;@ Deprecated
40012a30:	aef7adf7 	mrcge	13, 7, sl, cr7, cr7, {7}
40012a34:	b0f7aff7 	ldrshtlt	sl, [r7], #247	; 0xf7
40012a38:	b2f7b1f7 	rscslt	fp, r7, #-1073741763	; 0xc000003d
40012a3c:	b4f7b3f7 	ldrbtlt	fp, [r7], #1015	; 0x3f7
40012a40:	b6f7b5f7 			; <UNDEFINED> instruction: 0xb6f7b5f7
40012a44:	b8f7b7f7 	ldmlt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012a48:	baf7b9f7 	blt	3fe0122c <GPM4DAT+0x2ee00f48>
40012a4c:	bcf7bbf7 	fldmiaxlt	r7!, {d27-d149}	;@ Deprecated
40012a50:	bef7bdf7 	mrclt	13, 7, fp, cr7, cr7, {7}
40012a54:	c0f7bff7 	ldrshtgt	fp, [r7], #247	; 0xf7
40012a58:	c2f7c1f7 	rscsgt	ip, r7, #-1073741763	; 0xc000003d
40012a5c:	c4f7c3f7 	ldrbtgt	ip, [r7], #1015	; 0x3f7
40012a60:	c6f7c5f7 			; <UNDEFINED> instruction: 0xc6f7c5f7
40012a64:	c8f7c7f7 	ldmgt	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012a68:	caf7c9f7 	bgt	3fe0524c <GPM4DAT+0x2ee04f68>
40012a6c:	ccf7cbf7 	fldmiaxgt	r7!, {d28-d150}	;@ Deprecated
40012a70:	cef7cdf7 	mrcgt	13, 7, ip, cr7, cr7, {7}
40012a74:	d0f7cff7 	ldrshtle	ip, [r7], #247	; 0xf7
40012a78:	d2f7d1f7 	rscsle	sp, r7, #-1073741763	; 0xc000003d
40012a7c:	d4f7d3f7 	ldrbtle	sp, [r7], #1015	; 0x3f7
40012a80:	d6f7d5f7 			; <UNDEFINED> instruction: 0xd6f7d5f7
40012a84:	d8f7d7f7 	ldmle	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012a88:	daf7d9f7 	ble	3fe0926c <GPM4DAT+0x2ee08f88>
40012a8c:	dcf7dbf7 	fldmiaxle	r7!, {d29-d151}	;@ Deprecated
40012a90:	def7ddf7 	mrcle	13, 7, sp, cr7, cr7, {7}
40012a94:	e0f7dff7 	ldrsht	sp, [r7], #247	; 0xf7
40012a98:	e2f7e1f7 	rscs	lr, r7, #-1073741763	; 0xc000003d
40012a9c:	e4f7e3f7 	ldrbt	lr, [r7], #1015	; 0x3f7
40012aa0:	e6f7e5f7 			; <UNDEFINED> instruction: 0xe6f7e5f7
40012aa4:	e8f7e7f7 	ldm	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012aa8:	eaf7e9f7 	b	3fe0d28c <GPM4DAT+0x2ee0cfa8>
40012aac:	ecf7ebf7 	fldmiax	r7!, {d30-d152}	;@ Deprecated
40012ab0:	eef7edf7 	mrc	13, 7, lr, cr7, cr7, {7}
40012ab4:	f0f7eff7 			; <UNDEFINED> instruction: 0xf0f7eff7
40012ab8:	f2f7f1f7 	vsra.s64	<illegal reg q15.5>, <illegal reg q11.5>, #9
40012abc:	f4f7f3f7 			; <UNDEFINED> instruction: 0xf4f7f3f7
40012ac0:	f6f7f5f7 			; <UNDEFINED> instruction: 0xf6f7f5f7
40012ac4:	f8f7f7f7 			; <UNDEFINED> instruction: 0xf8f7f7f7
40012ac8:	faf7f9f7 	blx	3fe112ac <GPM4DAT+0x2ee10fc8>
40012acc:	fcf7fbf7 	ldc2l	11, cr15, [r7], #988	; 0x3dc
40012ad0:	fef7fdf7 	mrc2	13, 7, pc, cr7, cr7, {7}
40012ad4:	32f831f8 	rscscc	r3, r8, #248, 2	; 0x3e
40012ad8:	34f833f8 	ldrbtcc	r3, [r8], #1016	; 0x3f8
40012adc:	36f835f8 			; <UNDEFINED> instruction: 0x36f835f8
40012ae0:	38f837f8 	ldmcc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012ae4:	3af839f8 	bcc	3fe212cc <GPM4DAT+0x2ee20fe8>
40012ae8:	3cf83bf8 	vldmiacc	r8!, {d19-<overflow reg d78>}
40012aec:	3ef83df8 	mrccc	13, 7, r3, cr8, cr8, {7}
40012af0:	40f83ff8 	ldrshtmi	r3, [r8], #248	; 0xf8
40012af4:	42f841f8 	rscsmi	r4, r8, #248, 2	; 0x3e
40012af8:	44f843f8 	ldrbtmi	r4, [r8], #1016	; 0x3f8
40012afc:	46f845f8 			; <UNDEFINED> instruction: 0x46f845f8
40012b00:	48f847f8 	ldmmi	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40012b04:	4af849f8 	bmi	3fe252ec <GPM4DAT+0x2ee25008>
40012b08:	4cf84bf8 	vldmiami	r8!, {d20-<overflow reg d79>}
40012b0c:	4ef84df8 	mrcmi	13, 7, r4, cr8, cr8, {7}
40012b10:	50f84ff8 	ldrshtpl	r4, [r8], #248	; 0xf8
40012b14:	52f851f8 	rscspl	r5, r8, #248, 2	; 0x3e
40012b18:	54f853f8 	ldrbtpl	r5, [r8], #1016	; 0x3f8
40012b1c:	56f855f8 			; <UNDEFINED> instruction: 0x56f855f8
40012b20:	58f857f8 	ldmpl	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012b24:	5af859f8 	bpl	3fe2930c <GPM4DAT+0x2ee29028>
40012b28:	5cf85bf8 	vldmiapl	r8!, {d21-<overflow reg d80>}
40012b2c:	5ef85df8 	mrcpl	13, 7, r5, cr8, cr8, {7}
40012b30:	60f85ff8 	ldrshtvs	r5, [r8], #248	; 0xf8
40012b34:	62f861f8 	rscsvs	r6, r8, #248, 2	; 0x3e
40012b38:	64f863f8 	ldrbtvs	r6, [r8], #1016	; 0x3f8
40012b3c:	66f865f8 			; <UNDEFINED> instruction: 0x66f865f8
40012b40:	68f867f8 	ldmvs	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012b44:	6af869f8 	bvs	3fe2d32c <GPM4DAT+0x2ee2d048>
40012b48:	6cf86bf8 	vldmiavs	r8!, {d22-<overflow reg d81>}
40012b4c:	6ef86df8 	mrcvs	13, 7, r6, cr8, cr8, {7}
40012b50:	70f86ff8 	ldrshtvc	r6, [r8], #248	; 0xf8
40012b54:	72f871f8 	rscsvc	r7, r8, #248, 2	; 0x3e
40012b58:	74f873f8 	ldrbtvc	r7, [r8], #1016	; 0x3f8
40012b5c:	76f875f8 			; <UNDEFINED> instruction: 0x76f875f8
40012b60:	78f877f8 	ldmvc	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012b64:	7af879f8 	bvc	3fe3134c <GPM4DAT+0x2ee31068>
40012b68:	7cf87bf8 	vldmiavc	r8!, {d23-<overflow reg d82>}
40012b6c:	7ef87df8 	mrcvc	13, 7, r7, cr8, cr8, {7}
40012b70:	92f891f8 	rscsls	r9, r8, #248, 2	; 0x3e
40012b74:	94f893f8 	ldrbtls	r9, [r8], #1016	; 0x3f8
40012b78:	96f895f8 			; <UNDEFINED> instruction: 0x96f895f8
40012b7c:	98f897f8 	ldmls	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012b80:	9af899f8 	bls	3fe39368 <GPM4DAT+0x2ee39084>
40012b84:	9cf89bf8 	vldmials	r8!, {d25-<overflow reg d84>}
40012b88:	9ef89df8 	mrcls	13, 7, r9, cr8, cr8, {7}
40012b8c:	a0f89ff8 	ldrshtge	r9, [r8], #248	; 0xf8
40012b90:	a2f8a1f8 	rscsge	sl, r8, #248, 2	; 0x3e
40012b94:	a4f8a3f8 	ldrbtge	sl, [r8], #1016	; 0x3f8
40012b98:	a6f8a5f8 			; <UNDEFINED> instruction: 0xa6f8a5f8
40012b9c:	a8f8a7f8 	ldmge	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012ba0:	aaf8a9f8 	bge	3fe3d388 <GPM4DAT+0x2ee3d0a4>
40012ba4:	acf8abf8 	vldmiage	r8!, {d26-<overflow reg d85>}
40012ba8:	aef8adf8 	mrcge	13, 7, sl, cr8, cr8, {7}
40012bac:	b0f8aff8 	ldrshtlt	sl, [r8], #248	; 0xf8
40012bb0:	b2f8b1f8 	rscslt	fp, r8, #248, 2	; 0x3e
40012bb4:	b4f8b3f8 	ldrbtlt	fp, [r8], #1016	; 0x3f8
40012bb8:	b6f8b5f8 			; <UNDEFINED> instruction: 0xb6f8b5f8
40012bbc:	b8f8b7f8 	ldmlt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012bc0:	baf8b9f8 	blt	3fe413a8 <GPM4DAT+0x2ee410c4>
40012bc4:	bcf8bbf8 	vldmialt	r8!, {d27-<overflow reg d86>}
40012bc8:	bef8bdf8 	mrclt	13, 7, fp, cr8, cr8, {7}
40012bcc:	c0f8bff8 	ldrshtgt	fp, [r8], #248	; 0xf8
40012bd0:	c2f8c1f8 	rscsgt	ip, r8, #248, 2	; 0x3e
40012bd4:	c4f8c3f8 	ldrbtgt	ip, [r8], #1016	; 0x3f8
40012bd8:	c6f8c5f8 			; <UNDEFINED> instruction: 0xc6f8c5f8
40012bdc:	c8f8c7f8 	ldmgt	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012be0:	caf8c9f8 	bgt	3fe453c8 <GPM4DAT+0x2ee450e4>
40012be4:	ccf8cbf8 	vldmiagt	r8!, {d28-<overflow reg d87>}
40012be8:	cef8cdf8 	mrcgt	13, 7, ip, cr8, cr8, {7}
40012bec:	d0f8cff8 	ldrshtle	ip, [r8], #248	; 0xf8
40012bf0:	d2f8d1f8 	rscsle	sp, r8, #248, 2	; 0x3e
40012bf4:	d4f8d3f8 	ldrbtle	sp, [r8], #1016	; 0x3f8
40012bf8:	d6f8d5f8 			; <UNDEFINED> instruction: 0xd6f8d5f8
40012bfc:	d8f8d7f8 	ldmle	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012c00:	daf8d9f8 	ble	3fe493e8 <GPM4DAT+0x2ee49104>
40012c04:	dcf8dbf8 	vldmiale	r8!, {d29-<overflow reg d88>}
40012c08:	def8ddf8 	mrcle	13, 7, sp, cr8, cr8, {7}
40012c0c:	e0f8dff8 	ldrsht	sp, [r8], #248	; 0xf8
40012c10:	e2f8e1f8 	rscs	lr, r8, #248, 2	; 0x3e
40012c14:	e4f8e3f8 	ldrbt	lr, [r8], #1016	; 0x3f8
40012c18:	e6f8e5f8 			; <UNDEFINED> instruction: 0xe6f8e5f8
40012c1c:	e8f8e7f8 	ldm	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012c20:	eaf8e9f8 	b	3fe4d408 <GPM4DAT+0x2ee4d124>
40012c24:	ecf8ebf8 	vldmia	r8!, {d30-<overflow reg d89>}
40012c28:	eef8edf8 	mrc	13, 7, lr, cr8, cr8, {7}
40012c2c:	f0f8eff8 			; <UNDEFINED> instruction: 0xf0f8eff8
40012c30:	f2f8f1f8 	vsra.s64	<illegal reg q15.5>, q12, #8
40012c34:	f4f8f3f8 			; <UNDEFINED> instruction: 0xf4f8f3f8
40012c38:	f6f8f5f8 			; <UNDEFINED> instruction: 0xf6f8f5f8
40012c3c:	f8f8f7f8 			; <UNDEFINED> instruction: 0xf8f8f7f8
40012c40:	faf8f9f8 	blx	3fe51428 <GPM4DAT+0x2ee51144>
40012c44:	fcf8fbf8 	ldc2l	11, cr15, [r8], #992	; 0x3e0
40012c48:	fef8fdf8 	mrc2	13, 7, pc, cr8, cr8, {7}
40012c4c:	32f931f9 	rscscc	r3, r9, #1073741886	; 0x4000003e
40012c50:	34f933f9 	ldrbtcc	r3, [r9], #1017	; 0x3f9
40012c54:	36f935f9 			; <UNDEFINED> instruction: 0x36f935f9
40012c58:	38f937f9 	ldmcc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
40012c5c:	3af939f9 	bcc	3fe61448 <GPM4DAT+0x2ee61164>
40012c60:	3cf93bf9 	fldmiaxcc	r9!, {d19-d142}	;@ Deprecated
40012c64:	3ef93df9 	mrccc	13, 7, r3, cr9, cr9, {7}
40012c68:	40f93ff9 	ldrshtmi	r3, [r9], #249	; 0xf9
40012c6c:	42f941f9 	rscsmi	r4, r9, #1073741886	; 0x4000003e
40012c70:	44f943f9 	ldrbtmi	r4, [r9], #1017	; 0x3f9
40012c74:	46f945f9 			; <UNDEFINED> instruction: 0x46f945f9
40012c78:	48f947f9 	ldmmi	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr}^
40012c7c:	4af949f9 	bmi	3fe65468 <GPM4DAT+0x2ee65184>
40012c80:	4cf94bf9 	fldmiaxmi	r9!, {d20-d143}	;@ Deprecated
40012c84:	4ef94df9 	mrcmi	13, 7, r4, cr9, cr9, {7}
40012c88:	50f94ff9 	ldrshtpl	r4, [r9], #249	; 0xf9
40012c8c:	52f951f9 	rscspl	r5, r9, #1073741886	; 0x4000003e
40012c90:	54f953f9 	ldrbtpl	r5, [r9], #1017	; 0x3f9
40012c94:	56f955f9 			; <UNDEFINED> instruction: 0x56f955f9
40012c98:	58f957f9 	ldmpl	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}^
40012c9c:	5af959f9 	bpl	3fe69488 <GPM4DAT+0x2ee691a4>
40012ca0:	5cf95bf9 	fldmiaxpl	r9!, {d21-d144}	;@ Deprecated
40012ca4:	5ef95df9 	mrcpl	13, 7, r5, cr9, cr9, {7}
40012ca8:	60f95ff9 	ldrshtvs	r5, [r9], #249	; 0xf9
40012cac:	62f961f9 	rscsvs	r6, r9, #1073741886	; 0x4000003e
40012cb0:	64f963f9 	ldrbtvs	r6, [r9], #1017	; 0x3f9
40012cb4:	66f965f9 			; <UNDEFINED> instruction: 0x66f965f9
40012cb8:	68f967f9 	ldmvs	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr}^
40012cbc:	6af969f9 	bvs	3fe6d4a8 <GPM4DAT+0x2ee6d1c4>
40012cc0:	6cf96bf9 	fldmiaxvs	r9!, {d22-d145}	;@ Deprecated
40012cc4:	6ef96df9 	mrcvs	13, 7, r6, cr9, cr9, {7}
40012cc8:	70f96ff9 	ldrshtvc	r6, [r9], #249	; 0xf9
40012ccc:	72f971f9 	rscsvc	r7, r9, #1073741886	; 0x4000003e
40012cd0:	74f973f9 	ldrbtvc	r7, [r9], #1017	; 0x3f9
40012cd4:	76f975f9 			; <UNDEFINED> instruction: 0x76f975f9
40012cd8:	78f977f9 	ldmvc	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
40012cdc:	7af979f9 	bvc	3fe714c8 <GPM4DAT+0x2ee711e4>
40012ce0:	7cf97bf9 	fldmiaxvc	r9!, {d23-d146}	;@ Deprecated
40012ce4:	7ef97df9 	mrcvc	13, 7, r7, cr9, cr9, {7}
40012ce8:	92f991f9 	rscsls	r9, r9, #1073741886	; 0x4000003e
40012cec:	94f993f9 	ldrbtls	r9, [r9], #1017	; 0x3f9
40012cf0:	96f995f9 			; <UNDEFINED> instruction: 0x96f995f9
40012cf4:	98f997f9 	ldmls	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, pc}^
40012cf8:	9af999f9 	bls	3fe794e4 <GPM4DAT+0x2ee79200>
40012cfc:	9cf99bf9 	fldmiaxls	r9!, {d25-d148}	;@ Deprecated
40012d00:	9ef99df9 	mrcls	13, 7, r9, cr9, cr9, {7}
40012d04:	a0f99ff9 	ldrshtge	r9, [r9], #249	; 0xf9
40012d08:	a2f9a1f9 	rscsge	sl, r9, #1073741886	; 0x4000003e
40012d0c:	a4f9a3f9 	ldrbtge	sl, [r9], #1017	; 0x3f9
40012d10:	a6f9a5f9 			; <UNDEFINED> instruction: 0xa6f9a5f9
40012d14:	a8f9a7f9 	ldmge	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, pc}^
40012d18:	aaf9a9f9 	bge	3fe7d504 <GPM4DAT+0x2ee7d220>
40012d1c:	acf9abf9 	fldmiaxge	r9!, {d26-d149}	;@ Deprecated
40012d20:	aef9adf9 	mrcge	13, 7, sl, cr9, cr9, {7}
40012d24:	b0f9aff9 	ldrshtlt	sl, [r9], #249	; 0xf9
40012d28:	b2f9b1f9 	rscslt	fp, r9, #1073741886	; 0x4000003e
40012d2c:	b4f9b3f9 	ldrbtlt	fp, [r9], #1017	; 0x3f9
40012d30:	b6f9b5f9 			; <UNDEFINED> instruction: 0xb6f9b5f9
40012d34:	b8f9b7f9 	ldmlt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, pc}^
40012d38:	baf9b9f9 	blt	3fe81524 <GPM4DAT+0x2ee81240>
40012d3c:	bcf9bbf9 	fldmiaxlt	r9!, {d27-d150}	;@ Deprecated
40012d40:	bef9bdf9 	mrclt	13, 7, fp, cr9, cr9, {7}
40012d44:	c0f9bff9 	ldrshtgt	fp, [r9], #249	; 0xf9
40012d48:	c2f9c1f9 	rscsgt	ip, r9, #1073741886	; 0x4000003e
40012d4c:	c4f9c3f9 	ldrbtgt	ip, [r9], #1017	; 0x3f9
40012d50:	c6f9c5f9 			; <UNDEFINED> instruction: 0xc6f9c5f9
40012d54:	c8f9c7f9 	ldmgt	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, lr, pc}^
40012d58:	caf9c9f9 	bgt	3fe85544 <GPM4DAT+0x2ee85260>
40012d5c:	ccf9cbf9 	fldmiaxgt	r9!, {d28-d151}	;@ Deprecated
40012d60:	cef9cdf9 	mrcgt	13, 7, ip, cr9, cr9, {7}
40012d64:	d0f9cff9 	ldrshtle	ip, [r9], #249	; 0xf9
40012d68:	d2f9d1f9 	rscsle	sp, r9, #1073741886	; 0x4000003e
40012d6c:	d4f9d3f9 	ldrbtle	sp, [r9], #1017	; 0x3f9
40012d70:	d6f9d5f9 			; <UNDEFINED> instruction: 0xd6f9d5f9
40012d74:	d8f9d7f9 	ldmle	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr, pc}^
40012d78:	daf9d9f9 	ble	3fe89564 <GPM4DAT+0x2ee89280>
40012d7c:	dcf9dbf9 	fldmiaxle	r9!, {d29-d152}	;@ Deprecated
40012d80:	def9ddf9 	mrcle	13, 7, sp, cr9, cr9, {7}
40012d84:	e0f9dff9 	ldrsht	sp, [r9], #249	; 0xf9
40012d88:	e2f9e1f9 	rscs	lr, r9, #1073741886	; 0x4000003e
40012d8c:	e4f9e3f9 	ldrbt	lr, [r9], #1017	; 0x3f9
40012d90:	e6f9e5f9 			; <UNDEFINED> instruction: 0xe6f9e5f9
40012d94:	e8f9e7f9 	ldm	r9!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
40012d98:	eaf9e9f9 	b	3fe8d584 <GPM4DAT+0x2ee8d2a0>
40012d9c:	ecf9ebf9 	fldmiax	r9!, {d30-d153}	;@ Deprecated
40012da0:	eef9edf9 	mrc	13, 7, lr, cr9, cr9, {7}
40012da4:	f0f9eff9 			; <UNDEFINED> instruction: 0xf0f9eff9
40012da8:	f2f9f1f9 	vsra.s64	<illegal reg q15.5>, <illegal reg q12.5>, #7
40012dac:	f4f9f3f9 			; <UNDEFINED> instruction: 0xf4f9f3f9
40012db0:	f6f9f5f9 			; <UNDEFINED> instruction: 0xf6f9f5f9
40012db4:	f8f9f7f9 			; <UNDEFINED> instruction: 0xf8f9f7f9
40012db8:	faf9f9f9 	blx	3fe915a4 <GPM4DAT+0x2ee912c0>
40012dbc:	fcf9fbf9 	ldc2l	11, cr15, [r9], #996	; 0x3e4
40012dc0:	fef9fdf9 	mrc2	13, 7, pc, cr9, cr9, {7}
40012dc4:	d9a0d9fe 	stmible	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
40012dc8:	daa0dafe 	ble	3e8499c8 <GPM4DAT+0x2d8496e4>
40012dcc:	dba0dbfe 	blle	3e849dcc <GPM4DAT+0x2d849ae8>
40012dd0:	dca0dcfe 	stcle	12, cr13, [r0], #1016	; 0x3f8
40012dd4:	dda0ddfe 	stcle	13, cr13, [r0, #1016]!	; 0x3f8
40012dd8:	dea0defe 	mcrle	14, 5, sp, cr0, cr14, {7}
40012ddc:	dfa0dffe 	svcle	0x00a0dffe
40012de0:	89a0e0fe 	stmibhi	r0!, {r1, r2, r3, r4, r5, r6, r7, sp, lr, pc}
40012de4:	8f918ccb 	svchi	0x00918ccb
40012de8:	94539277 	ldrbls	r9, [r3], #-631	; 0xfffffd89
40012dec:	9c6998f3 	stclls	8, cr9, [r9], #-972	; 0xfffffc34
40012df0:	a2539f7d 	subsge	r9, r3, #500	; 0x1f4
40012df4:	a8f5a441 	ldmge	r5!, {r0, r6, sl, sp, pc}^
40012df8:	aea1ac65 	cdpge	12, 10, cr10, cr1, cr5, {3}
40012dfc:	b445b297 	strblt	fp, [r5], #-663	; 0xfffffd69
40012e00:	b8c1b6fc 	stmialt	r1, {r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, pc}^
40012e04:	c0b5bbeb 	adcsgt	fp, r5, fp, ror #23
40012e08:	c677c375 			; <UNDEFINED> instruction: 0xc677c375
40012e0c:	cdb6cae9 	ldcgt	10, cr12, [r6, #932]!	; 0x3a4
40012e10:	d385d1b7 	orrle	sp, r5, #-1073741779	; 0xc000002d
40012e14:	e04d9eb7 	strh	r9, [sp], #-231	; 0xffffff19
40012e18:	e1fee0a0 	mvns	lr, r0, lsr #1
40012e1c:	e2fee1a0 	rscs	lr, lr, #160, 2	; 0x28
40012e20:	e3fee2a0 	mvns	lr, #160, 4
40012e24:	e4fee3a0 	ldrbt	lr, [lr], #928	; 0x3a0
40012e28:	e5fee4a0 	ldrb	lr, [lr, #1184]!	; 0x4a0
40012e2c:	e6fee5a0 	ldrbt	lr, [lr], r0, lsr #11
40012e30:	e7fee6a0 	ldrb	lr, [lr, r0, lsr #13]!
40012e34:	e8fee7a0 	ldm	lr!, {r5, r7, r8, r9, sl, sp, lr, pc}^
40012e38:	e9fee8a0 	ldmib	lr!, {r5, r7, fp, sp, lr, pc}^
40012e3c:	eafee9a0 	b	3ffcd4c4 <GPM4DAT+0x2efcd1e0>
40012e40:	ebfeeaa0 	bl	3ffcd8c8 <GPM4DAT+0x2efcd5e4>
40012e44:	ecfeeba0 	vldmia	lr!, {d30-<overflow reg d45>}
40012e48:	edfeeca0 	ldcl	12, cr14, [lr, #640]!	; 0x280
40012e4c:	eefeeda0 	cdp	13, 15, cr14, cr14, cr0, {5}
40012e50:	effeeea0 	svc	0x00feeea0
40012e54:	f0feefa0 			; <UNDEFINED> instruction: 0xf0feefa0
40012e58:	f1fef0a0 			; <UNDEFINED> instruction: 0xf1fef0a0
40012e5c:	f2fef1a0 	vext.8	d31, d30, d16, #1
40012e60:	f3fef2a0 	vqmovn.s<illegal width 128>	d31, q8
40012e64:	f4fef3a0 			; <UNDEFINED> instruction: 0xf4fef3a0
40012e68:	f5fef4a0 			; <UNDEFINED> instruction: 0xf5fef4a0
40012e6c:	f6fef5a0 			; <UNDEFINED> instruction: 0xf6fef5a0
40012e70:	f7fef6a0 			; <UNDEFINED> instruction: 0xf7fef6a0
40012e74:	f8fef7a0 			; <UNDEFINED> instruction: 0xf8fef7a0
40012e78:	f9fef8a0 			; <UNDEFINED> instruction: 0xf9fef8a0
40012e7c:	fefef9a0 	cdp2	9, 15, cr15, cr14, cr0, {5}

40012e80 <_first>:
40012e80:	02010000 	andeq	r0, r1, #0
40012e84:	06050403 	streq	r0, [r5], -r3, lsl #8
40012e88:	0a090807 	beq	40254eac <__ZI_LIMIT__+0x23ce1c>
40012e8c:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012e90:	1211100f 	andsne	r1, r1, #15
40012e94:	00000013 	andeq	r0, r0, r3, lsl r0

40012e98 <_middle>:
40012e98:	01000000 	mrseq	r0, (UNDEF: 0)
40012e9c:	05040302 	streq	r0, [r4, #-770]	; 0xfffffcfe
40012ea0:	07060000 	streq	r0, [r6, -r0]
40012ea4:	0b0a0908 	bleq	402952cc <__ZI_LIMIT__+0x27d23c>
40012ea8:	0d0c0000 	stceq	0, cr0, [ip, #-0]
40012eac:	11100f0e 	tstne	r0, lr, lsl #30
40012eb0:	13120000 	tstne	r2, #0
40012eb4:	00001514 	andeq	r1, r0, r4, lsl r5

40012eb8 <_last>:
40012eb8:	02010000 	andeq	r0, r1, #0
40012ebc:	06050403 	streq	r0, [r5], -r3, lsl #8
40012ec0:	0a090807 	beq	40254ee4 <__ZI_LIMIT__+0x23ce54>
40012ec4:	0e0d0c0b 	cdpeq	12, 0, cr0, cr13, cr11, {0}
40012ec8:	1100100f 	tstne	r0, pc
40012ecc:	15141312 	ldrne	r1, [r4, #-786]	; 0xfffffcee
40012ed0:	19181716 	ldmdbne	r8, {r1, r2, r4, r8, r9, sl, ip}
40012ed4:	00001b1a 	andeq	r1, r0, sl, lsl fp

40012ed8 <han16x16>:
	...
40012efc:	803f0000 	eorshi	r0, pc, r0
40012f00:	80018001 	andhi	r8, r1, r1
40012f04:	00060003 	andeq	r0, r6, r3
40012f08:	0030000c 	eorseq	r0, r0, ip
	...
40012f1c:	807f0000 	rsbshi	r0, pc, r0
40012f20:	800d800d 	andhi	r8, sp, sp
40012f24:	001b001b 	andseq	r0, fp, fp, lsl r0
40012f28:	00480036 	subeq	r0, r8, r6, lsr r0
	...
40012f3c:	00700000 	rsbseq	r0, r0, r0
40012f40:	00300030 	eorseq	r0, r0, r0, lsr r0
40012f44:	00300030 	eorseq	r0, r0, r0, lsr r0
40012f48:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012f5c:	007f0000 	rsbseq	r0, pc, r0
40012f60:	00300030 	eorseq	r0, r0, r0, lsr r0
40012f64:	00300030 	eorseq	r0, r0, r0, lsr r0
40012f68:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012f7c:	807f0000 	rsbshi	r0, pc, r0
40012f80:	00360036 	eorseq	r0, r6, r6, lsr r0
40012f84:	00360036 	eorseq	r0, r6, r6, lsr r0
40012f88:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40012f9c:	803f0000 	eorshi	r0, pc, r0
40012fa0:	80018001 	andhi	r8, r1, r1
40012fa4:	0030803f 	eorseq	r8, r0, pc, lsr r0
40012fa8:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40012fbc:	807f0000 	rsbshi	r0, pc, r0
40012fc0:	80318031 	eorshi	r8, r1, r1, lsr r0
40012fc4:	80318031 	eorshi	r8, r1, r1, lsr r0
40012fc8:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012fdc:	80030000 	andhi	r0, r3, r0
40012fe0:	80318071 	eorshi	r8, r1, r1, ror r0
40012fe4:	8031803f 	eorshi	r8, r1, pc, lsr r0
40012fe8:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40012ffc:	80030000 	andhi	r0, r3, r0
40013000:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40013004:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013008:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
4001301c:	0006000e 	andeq	r0, r6, lr
40013020:	00060006 	andeq	r0, r6, r6
40013024:	000b000e 	andeq	r0, fp, lr
40013028:	c0608019 	rsbgt	r8, r0, r9, lsl r0
	...
4001303c:	00330000 	eorseq	r0, r3, r0
40013040:	00330033 	eorseq	r0, r3, r3, lsr r0
40013044:	002d0033 	eoreq	r0, sp, r3, lsr r0
40013048:	c0cc806d 	sbcgt	r8, ip, sp, rrx
	...
4001305c:	001e0000 	andseq	r0, lr, r0
40013060:	80610033 	rsbhi	r0, r1, r3, lsr r0
40013064:	80618061 	rsbhi	r8, r1, r1, rrx
40013068:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
4001307c:	007f0000 	rsbseq	r0, pc, r0
40013080:	00030003 	andeq	r0, r3, r3
40013084:	000c0006 	andeq	r0, ip, r6
40013088:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
4001309c:	807f0000 	rsbshi	r0, pc, r0
400130a0:	800d800d 	andhi	r8, sp, sp
400130a4:	003f001b 	eorseq	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
400130a8:	c0d8806d 	sbcsgt	r8, r8, sp, rrx
	...
400130bc:	0000001e 	andeq	r0, r0, lr, lsl r0
400130c0:	0003007f 	andeq	r0, r3, pc, ror r0
400130c4:	000e0006 	andeq	r0, lr, r6
400130c8:	8061001b 	rsbhi	r0, r1, fp, lsl r0
	...
400130dc:	807f0000 	rsbshi	r0, pc, r0
400130e0:	807f8001 	rsbshi	r8, pc, r1
400130e4:	00060003 	andeq	r0, r6, r3
400130e8:	0070000c 	rsbseq	r0, r0, ip
	...
400130fc:	807f0000 	rsbshi	r0, pc, r0
40013100:	00300030 	eorseq	r0, r0, r0, lsr r0
40013104:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013108:	c01f0030 	andsgt	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
4001311c:	c0ff0000 	rscsgt	r0, pc, r0
40013120:	00330033 	eorseq	r0, r3, r3, lsr r0
40013124:	00330033 	eorseq	r0, r3, r3, lsr r0
40013128:	c0ff0033 	rscsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
4001313c:	c07f000e 	rsbsgt	r0, pc, lr
40013140:	001f0000 	andseq	r0, pc, r0
40013144:	80318031 	eorshi	r8, r1, r1, lsr r0
40013148:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
4001317c:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013180:	30003000 	andcc	r3, r0, r0
40013184:	20003000 	andcs	r3, r0, r0
	...
4001319c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400131a0:	18031803 	stmdane	r3, {r0, r1, fp, ip}
400131a4:	10021803 	andne	r1, r2, r3, lsl #16
	...
400131bc:	00180038 	andseq	r0, r8, r8, lsr r0
400131c0:	00180018 	andseq	r0, r8, r8, lsl r0
400131c4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400131dc:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400131e0:	00180018 	andseq	r0, r8, r8, lsl r0
400131e4:	0000f00f 	andeq	pc, r0, pc
	...
400131fc:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013200:	c018c018 	andsgt	ip, r8, r8, lsl r0
40013204:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001321c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013220:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013224:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001323c:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013240:	30183018 	andscc	r3, r8, r8, lsl r0
40013244:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001325c:	30187038 	andscc	r7, r8, r8, lsr r0
40013260:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
40013264:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
4001327c:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013280:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013284:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
4001329c:	80018003 	andhi	r8, r1, r3
400132a0:	3006c003 	andcc	ip, r6, r3
400132a4:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
400132bc:	600c600c 	andvs	r6, ip, ip
400132c0:	f01a600e 			; <UNDEFINED> instruction: 0xf01a600e
400132c4:	0c639831 	stcleq	8, cr9, [r3], #-196	; 0xffffff3c
	...
400132dc:	3018e00f 	andscc	lr, r8, pc
400132e0:	30183018 	andscc	r3, r8, r8, lsl r0
400132e4:	0000e00f 	andeq	lr, r0, pc
	...
400132fc:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013300:	6003c000 	andvs	ip, r3, r0
40013304:	0c30180c 	ldceq	8, cr1, [r0], #-48	; 0xffffffd0
	...
4001331c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013320:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013324:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013338:	c0030000 	andgt	r0, r3, r0
4001333c:	f81f0000 			; <UNDEFINED> instruction: 0xf81f0000
40013340:	6003c001 	andvs	ip, r3, r1
40013344:	0c30180e 	ldceq	8, cr1, [r0], #-56	; 0xffffffc8
	...
4001335c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013360:	f81f1800 			; <UNDEFINED> instruction: 0xf81f1800
40013364:	18001800 	stmdane	r0, {fp, ip}
40013368:	00001000 	andeq	r1, r0, r0
	...
4001337c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013380:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013384:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001339c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
400133a0:	60066006 	andvs	r6, r6, r6
400133a4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
400133b8:	c0030000 	andgt	r0, r3, r0
400133bc:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
400133c0:	300c300c 	andcc	r3, ip, ip
400133c4:	0000e007 	andeq	lr, r0, r7
	...
400133fc:	3000f01f 	andcc	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013400:	30003000 	andcc	r3, r0, r0
40013404:	20003000 	andcs	r3, r0, r0
	...
4001341c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013420:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40013424:	00001002 	andeq	r1, r0, r2
	...
4001343c:	00180038 	andseq	r0, r8, r8, lsr r0
40013440:	00180018 	andseq	r0, r8, r8, lsl r0
40013444:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001345c:	0018f03f 	andseq	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
40013460:	00180018 	andseq	r0, r8, r8, lsl r0
40013464:	0000f00f 	andeq	pc, r0, pc
	...
4001347c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013480:	c018c018 	andsgt	ip, r8, r8, lsl r0
40013484:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001349c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400134a0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
400134a4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
400134bc:	3018f03f 	andscc	pc, r8, pc, lsr r0	; <UNPREDICTABLE>
400134c0:	30183018 	andscc	r3, r8, r8, lsl r0
400134c4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400134dc:	30187038 	andscc	r7, r8, r8, lsr r0
400134e0:	3018f01f 	andscc	pc, r8, pc, lsl r0	; <UNPREDICTABLE>
400134e4:	0000f01f 	andeq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
	...
400134fc:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013500:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013504:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013518:	80030000 	andhi	r0, r3, r0
4001351c:	c0038001 	andgt	r8, r3, r1
40013520:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013524:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013538:	600c0000 	andvs	r0, ip, r0
4001353c:	e00e600c 	and	r6, lr, ip
40013540:	1831b01a 	ldmdane	r1!, {r1, r3, r4, ip, sp, pc}
40013544:	00000c61 	andeq	r0, r0, r1, ror #24
	...
40013558:	e0070000 	and	r0, r7, r0
4001355c:	300c300c 	andcc	r3, ip, ip
40013560:	e007300c 	and	r3, r7, ip
	...
40013578:	f01f0000 			; <UNDEFINED> instruction: 0xf01f0000
4001357c:	c0006000 	andgt	r6, r0, r0
40013580:	180c6003 	stmdane	ip, {r0, r1, sp, lr}
40013584:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
4001359c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
400135a0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
400135a4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
400135b8:	c0030000 	andgt	r0, r3, r0
400135bc:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
400135c0:	180e6003 	stmdane	lr, {r0, r1, sp, lr}
400135c4:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
400135dc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400135e0:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
400135e4:	10001800 	andne	r1, r0, r0, lsl #16
	...
400135fc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013600:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013604:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001361c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40013620:	60066006 	andvs	r6, r6, r6
40013624:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013638:	c0030000 	andgt	r0, r3, r0
4001363c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40013640:	300c300c 	andcc	r3, ip, ip
40013644:	0000e007 	andeq	lr, r0, r7
	...
4001367c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013680:	80018001 	andhi	r8, r1, r1
40013684:	00018001 	andeq	r8, r1, r1
	...
4001369c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
400136a0:	c00cc00c 	andgt	ip, ip, ip
400136a4:	8008c00c 	andhi	ip, r8, ip
	...
400136bc:	00300070 	eorseq	r0, r0, r0, ror r0
400136c0:	00300030 	eorseq	r0, r0, r0, lsr r0
400136c4:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
400136dc:	0030807f 	eorseq	r8, r0, pc, ror r0
400136e0:	00300030 	eorseq	r0, r0, r0, lsr r0
400136e4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400136fc:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013700:	00330033 	eorseq	r0, r3, r3, lsr r0
40013704:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001371c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013720:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013724:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001373c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013740:	80318031 	eorshi	r8, r1, r1, lsr r0
40013744:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001375c:	80318073 	eorshi	r8, r1, r3, ror r0
40013760:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013764:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001377c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013780:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013784:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
4001379c:	0006000e 	andeq	r0, r6, lr
400137a0:	8019000e 	andshi	r0, r9, lr
400137a4:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
400137bc:	80198019 	andshi	r8, r9, r9, lsl r0
400137c0:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
400137c4:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
400137dc:	8031001f 	eorshi	r0, r1, pc, lsl r0
400137e0:	80318031 	eorshi	r8, r1, r1, lsr r0
400137e4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400137fc:	0003803f 	andeq	r8, r3, pc, lsr r0
40013800:	800d0006 	andhi	r0, sp, r6
40013804:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
4001381c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013820:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013824:	0000c064 	andeq	ip, r0, r4, rrx
	...
4001383c:	803f000e 	eorshi	r0, pc, lr
40013840:	00060003 	andeq	r0, r6, r3
40013844:	c030800d 	eorsgt	r8, r0, sp
	...
4001385c:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013860:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013864:	8000c000 	andhi	ip, r0, r0
	...
4001387c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013880:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013884:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001389c:	8019c03f 	andshi	ip, r9, pc, lsr r0
400138a0:	80198019 	andshi	r8, r9, r9, lsl r0
400138a4:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
400138b8:	000e0000 	andeq	r0, lr, r0
400138bc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400138c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400138c4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400138fc:	8001803f 	andhi	r8, r1, pc, lsr r0
40013900:	80018001 	andhi	r8, r1, r1
40013904:	00018001 	andeq	r8, r1, r1
	...
4001391c:	c00cc03f 	andgt	ip, ip, pc, lsr r0
40013920:	c00cc00c 	andgt	ip, ip, ip
40013924:	8008c00c 	andhi	ip, r8, ip
	...
4001393c:	00300070 	eorseq	r0, r0, r0, ror r0
40013940:	00300030 	eorseq	r0, r0, r0, lsr r0
40013944:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
4001395c:	0030807f 	eorseq	r8, r0, pc, ror r0
40013960:	00300030 	eorseq	r0, r0, r0, lsr r0
40013964:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001397c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013980:	00330033 	eorseq	r0, r3, r3, lsr r0
40013984:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001399c:	8001803f 	andhi	r8, r1, pc, lsr r0
400139a0:	0030803f 	eorseq	r8, r0, pc, lsr r0
400139a4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400139bc:	8031807f 	eorshi	r8, r1, pc, ror r0
400139c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400139c4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400139dc:	80318073 	eorshi	r8, r1, r3, ror r0
400139e0:	8031803f 	eorshi	r8, r1, pc, lsr r0
400139e4:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
400139fc:	c036c076 	eorsgt	ip, r6, r6, ror r0
40013a00:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40013a04:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013a1c:	0006000e 	andeq	r0, r6, lr
40013a20:	8019000e 	andshi	r0, r9, lr
40013a24:	6040c030 	subvs	ip, r0, r0, lsr r0
	...
40013a3c:	80198019 	andshi	r8, r9, r9, lsl r0
40013a40:	801f8019 	andshi	r8, pc, r9, lsl r0	; <UNPREDICTABLE>
40013a44:	6066c036 	rsbvs	ip, r6, r6, lsr r0
	...
40013a5c:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013a60:	80318031 	eorshi	r8, r1, r1, lsr r0
40013a64:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013a7c:	0003803f 	andeq	r8, r3, pc, lsr r0
40013a80:	800d0006 	andhi	r0, sp, r6
40013a84:	0000c030 	andeq	ip, r0, r0, lsr r0
	...
40013a9c:	800dc03f 	andhi	ip, sp, pc, lsr r0
40013aa0:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40013aa4:	0000c064 	andeq	ip, r0, r4, rrx
	...
40013abc:	803f000e 	eorshi	r0, pc, lr
40013ac0:	00060003 	andeq	r0, r6, r3
40013ac4:	c030800d 	eorsgt	r8, r0, sp
	...
40013adc:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013ae0:	c000c03f 	andgt	ip, r0, pc, lsr r0
40013ae4:	8000c000 	andhi	ip, r0, r0
	...
40013afc:	0030807f 	eorseq	r8, r0, pc, ror r0
40013b00:	0030803f 	eorseq	r8, r0, pc, lsr r0
40013b04:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013b1c:	8019c03f 	andshi	ip, r9, pc, lsr r0
40013b20:	80198019 	andshi	r8, r9, r9, lsl r0
40013b24:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40013b38:	000e0000 	andeq	r0, lr, r0
40013b3c:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
40013b40:	80318031 	eorshi	r8, r1, r1, lsr r0
40013b44:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
40013b7c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013b80:	00038001 	andeq	r8, r3, r1
40013b84:	000c0006 	andeq	r0, ip, r6
40013b88:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40013b9c:	800d807f 	andhi	r8, sp, pc, ror r0
40013ba0:	001b800d 	andseq	r8, fp, sp
40013ba4:	0036001b 	eorseq	r0, r6, fp, lsl r0
40013ba8:	00000048 	andeq	r0, r0, r8, asr #32
	...
40013bbc:	00300070 	eorseq	r0, r0, r0, ror r0
40013bc0:	00300030 	eorseq	r0, r0, r0, lsr r0
40013bc4:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013bdc:	0030007f 	eorseq	r0, r0, pc, ror r0
40013be0:	00300030 	eorseq	r0, r0, r0, lsr r0
40013be4:	801f0030 	andshi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
	...
40013bfc:	0036807f 	eorseq	r8, r6, pc, ror r0
40013c00:	00360036 	eorseq	r0, r6, r6, lsr r0
40013c04:	c01b0036 	andsgt	r0, fp, r6, lsr r0
	...
40013c1c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013c20:	803f8001 	eorshi	r8, pc, r1
40013c24:	00300030 	eorseq	r0, r0, r0, lsr r0
40013c28:	0000c01f 	andeq	ip, r0, pc, lsl r0
	...
40013c3c:	8031807f 	eorshi	r8, r1, pc, ror r0
40013c40:	80318031 	eorshi	r8, r1, r1, lsr r0
40013c44:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013c5c:	80318073 	eorshi	r8, r1, r3, ror r0
40013c60:	8031803f 	eorshi	r8, r1, pc, lsr r0
40013c64:	803f8031 	eorshi	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013c7c:	806d80ed 	rsbhi	r8, sp, sp, ror #1
40013c80:	806d807f 	rsbhi	r8, sp, pc, ror r0
40013c84:	807f806d 	rsbshi	r8, pc, sp, rrx
	...
40013c9c:	0006000e 	andeq	r0, r6, lr
40013ca0:	000e0006 	andeq	r0, lr, r6
40013ca4:	8019000b 	andshi	r0, r9, fp
40013ca8:	0000c060 	andeq	ip, r0, r0, rrx
	...
40013cbc:	001b001b 	andseq	r0, fp, fp, lsl r0
40013cc0:	0015001b 	andseq	r0, r5, fp, lsl r0
40013cc4:	c0648035 	rsbgt	r8, r4, r5, lsr r0
	...
40013cdc:	8031001f 	eorshi	r0, r1, pc, lsl r0
40013ce0:	80318031 	eorshi	r8, r1, r1, lsr r0
40013ce4:	001f8031 	andseq	r8, pc, r1, lsr r0	; <UNPREDICTABLE>
	...
40013cfc:	8001803f 	andhi	r8, r1, pc, lsr r0
40013d00:	00060003 	andeq	r0, r6, r3
40013d04:	c030800d 	eorsgt	r8, r0, sp
	...
40013d1c:	800d807f 	andhi	r8, sp, pc, ror r0
40013d20:	001b800d 	andseq	r8, fp, sp
40013d24:	806d003f 	rsbhi	r0, sp, pc, lsr r0
40013d28:	0000c018 	andeq	ip, r0, r8, lsl r0
	...
40013d3c:	007f001c 	rsbseq	r0, pc, ip, lsl r0	; <UNPREDICTABLE>
40013d40:	00060003 	andeq	r0, r6, r3
40013d44:	001b000e 	andseq	r0, fp, lr
40013d48:	00008061 	andeq	r8, r0, r1, rrx
	...
40013d5c:	8001803f 	andhi	r8, r1, pc, lsr r0
40013d60:	0003803f 	andeq	r8, r3, pc, lsr r0
40013d64:	000c0006 	andeq	r0, ip, r6
40013d68:	00000030 	andeq	r0, r0, r0, lsr r0
	...
40013d7c:	0030007f 	eorseq	r0, r0, pc, ror r0
40013d80:	003f0030 	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
40013d84:	00300030 	eorseq	r0, r0, r0, lsr r0
40013d88:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
40013d9c:	0033c07f 	eorseq	ip, r3, pc, ror r0
40013da0:	00330033 	eorseq	r0, r3, r3, lsr r0
40013da4:	c07f0033 	rsbsgt	r0, pc, r3, lsr r0	; <UNPREDICTABLE>
	...
40013db8:	000c0000 	andeq	r0, ip, r0
40013dbc:	001e807f 	andseq	r8, lr, pc, ror r0
40013dc0:	00330033 	eorseq	r0, r3, r3, lsr r0
40013dc4:	001e0033 	andseq	r0, lr, r3, lsr r0
	...
40013dfc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013e00:	18001800 	stmdane	r0, {fp, ip}
40013e04:	00001000 	andeq	r1, r0, r0
	...
40013e1c:	1806f83f 	stmdane	r6, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
40013e20:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40013e24:	00001004 	andeq	r1, r0, r4
	...
40013e3c:	00180038 	andseq	r0, r8, r8, lsr r0
40013e40:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013e5c:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013e60:	f80f0018 			; <UNDEFINED> instruction: 0xf80f0018
	...
40013e7c:	c018f83f 	andsgt	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40013e80:	780fc018 	stmdavc	pc, {r3, r4, lr, pc}	; <UNPREDICTABLE>
	...
40013e9c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013ea0:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40013ea4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40013ebc:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013ec0:	f80f180c 			; <UNDEFINED> instruction: 0xf80f180c
	...
40013edc:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40013ee0:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013ee4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013efc:	98199839 	ldmdals	r9, {r0, r3, r4, r5, fp, ip, pc}
40013f00:	9819f81f 	ldmdals	r9, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013f04:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40013f18:	80030000 	andhi	r0, r3, r0
40013f1c:	c0038001 	andgt	r8, r3, r1
40013f20:	180c3006 	stmdane	ip, {r1, r2, ip, sp}
40013f24:	00000c30 	andeq	r0, r0, r0, lsr ip
	...
40013f38:	600c0000 	andvs	r0, ip, r0
40013f3c:	600e600c 	andvs	r6, lr, ip
40013f40:	9831f01b 	ldmdals	r1!, {r0, r1, r3, r4, ip, sp, lr, pc}
40013f44:	00008c61 	andeq	r8, r0, r1, ror #24
	...
40013f5c:	300ce007 	andcc	lr, ip, r7
40013f60:	300c300c 	andcc	r3, ip, ip
40013f64:	0000e007 	andeq	lr, r0, r7
	...
40013f7c:	6000f01f 	andvs	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
40013f80:	6003c000 	andvs	ip, r3, r0
40013f84:	0000181c 	andeq	r1, r0, ip, lsl r8
	...
40013f9c:	6006f83f 	andvs	pc, r6, pc, lsr r8	; <UNPREDICTABLE>
40013fa0:	9819700e 	ldmdals	r9, {r1, r2, r3, ip, sp, lr}
40013fa4:	00008c31 	andeq	r8, r0, r1, lsr ip
	...
40013fb8:	c0010000 	andgt	r0, r1, r0
40013fbc:	c001f81f 	andgt	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40013fc0:	30066003 	andcc	r6, r6, r3
40013fc4:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
40013fdc:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013fe0:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40013fe4:	00001000 	andeq	r1, r0, r0
	...
40013ffc:	0018f83f 	andseq	pc, r8, pc, lsr r8	; <UNPREDICTABLE>
40014000:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40014004:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001401c:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40014020:	60066006 	andvs	r6, r6, r6
40014024:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40014038:	c0030000 	andgt	r0, r3, r0
4001403c:	e007f81f 	and	pc, r7, pc, lsl r8	; <UNPREDICTABLE>
40014040:	300c300c 	andcc	r3, ip, ip
40014044:	0000e007 	andeq	lr, r0, r7
	...
4001407c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014080:	80018001 	andhi	r8, r1, r1
40014084:	00000001 	andeq	r0, r0, r1
	...
4001409c:	8019807f 	andshi	r8, r9, pc, ror r0
400140a0:	80198019 	andshi	r8, r9, r9, lsl r0
400140a4:	00000011 	andeq	r0, r0, r1, lsl r0
	...
400140bc:	00300070 	eorseq	r0, r0, r0, ror r0
400140c0:	00300030 	eorseq	r0, r0, r0, lsr r0
400140c4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400140dc:	0030807f 	eorseq	r8, r0, pc, ror r0
400140e0:	00300030 	eorseq	r0, r0, r0, lsr r0
400140e4:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
400140fc:	0033c07f 	eorseq	ip, r3, pc, ror r0
40014100:	00330033 	eorseq	r0, r3, r3, lsr r0
40014104:	0000c01d 	andeq	ip, r0, sp, lsl r0
	...
4001411c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014120:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014124:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001413c:	8031807f 	eorshi	r8, r1, pc, ror r0
40014140:	80318031 	eorshi	r8, r1, r1, lsr r0
40014144:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001415c:	80318073 	eorshi	r8, r1, r3, ror r0
40014160:	8031803f 	eorshi	r8, r1, pc, lsr r0
40014164:	0000803f 	andeq	r8, r0, pc, lsr r0
	...
4001417c:	c036c076 	eorsgt	ip, r6, r6, ror r0
40014180:	c036c03f 	eorsgt	ip, r6, pc, lsr r0
40014184:	0000c03f 	andeq	ip, r0, pc, lsr r0
	...
40014198:	000e0000 	andeq	r0, lr, r0
4001419c:	000e0006 	andeq	r0, lr, r6
400141a0:	c0308019 	eorsgt	r8, r0, r9, lsl r0
400141a4:	00004040 	andeq	r4, r0, r0, asr #32
	...
400141bc:	80198019 	andshi	r8, r9, r9, lsl r0
400141c0:	c036801f 	eorsgt	r8, r6, pc, lsl r0
400141c4:	00006066 	andeq	r6, r0, r6, rrx
	...
400141dc:	8031001f 	eorshi	r0, r1, pc, lsl r0
400141e0:	80318031 	eorshi	r8, r1, r1, lsr r0
400141e4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400141fc:	0003803f 	andeq	r8, r3, pc, lsr r0
40014200:	80190006 	andshi	r0, r9, r6
40014204:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001421c:	800dc07f 	andhi	ip, sp, pc, ror r0
40014220:	803f001b 	eorshi	r0, pc, fp, lsl r0	; <UNPREDICTABLE>
40014224:	0000c064 	andeq	ip, r0, r4, rrx
	...
40014238:	000e0000 	andeq	r0, lr, r0
4001423c:	0003807f 	andeq	r8, r3, pc, ror r0
40014240:	80190006 	andshi	r0, r9, r6
40014244:	0000c060 	andeq	ip, r0, r0, rrx
	...
4001425c:	8001803f 	andhi	r8, r1, pc, lsr r0
40014260:	8001803f 	andhi	r8, r1, pc, lsr r0
40014264:	00018001 	andeq	r8, r1, r1
	...
4001427c:	0030807f 	eorseq	r8, r0, pc, ror r0
40014280:	0030803f 	eorseq	r8, r0, pc, lsr r0
40014284:	0000801f 	andeq	r8, r0, pc, lsl r0
	...
4001429c:	0033807f 	eorseq	r8, r3, pc, ror r0
400142a0:	00330033 	eorseq	r0, r3, r3, lsr r0
400142a4:	0000807f 	andeq	r8, r0, pc, ror r0
	...
400142b8:	000e0000 	andeq	r0, lr, r0
400142bc:	001fc07f 	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
400142c0:	80318031 	eorshi	r8, r1, r1, lsr r0
400142c4:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400142f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400142fc:	18001800 	stmdane	r0, {fp, ip}
40014300:	18001800 	stmdane	r0, {fp, ip}
40014304:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014308:	18001800 	stmdane	r0, {fp, ip}
4001430c:	18001800 	stmdane	r0, {fp, ip}
40014310:	18001800 	stmdane	r0, {fp, ip}
40014314:	00001000 	andeq	r1, r0, r0
40014318:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001431c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014320:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014324:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014328:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001432c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014330:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014334:	00000400 	andeq	r0, r0, r0, lsl #8
40014338:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001433c:	18001800 	stmdane	r0, {fp, ip}
40014340:	1f001800 	svcne	0x00001800
40014344:	18001800 	stmdane	r0, {fp, ip}
40014348:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001434c:	18001800 	stmdane	r0, {fp, ip}
40014350:	18001800 	stmdane	r0, {fp, ip}
40014354:	00001000 	andeq	r1, r0, r0
40014358:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001435c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014360:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014364:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014368:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001436c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014370:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014374:	00000400 	andeq	r0, r0, r0, lsl #8
40014378:	1c000000 	stcne	0, cr0, [r0], {-0}
4001437c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014380:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014384:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014388:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001438c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014390:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014394:	00000800 	andeq	r0, r0, r0, lsl #16
40014398:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001439c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143a0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143a4:	3600f600 	strcc	pc, [r0], -r0, lsl #12
400143a8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143ac:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143b0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400143b4:	00000400 	andeq	r0, r0, r0, lsl #8
400143b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400143bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143c0:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400143c4:	7c000c00 	stcvc	12, cr0, [r0], {-0}
400143c8:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143cc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400143d4:	00000800 	andeq	r0, r0, r0, lsl #16
400143d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400143dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400143e0:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
400143e4:	f6013600 			; <UNDEFINED> instruction: 0xf6013600
400143e8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143ec:	36003600 	strcc	r3, [r0], -r0, lsl #12
400143f0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400143f4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40014408:	80018001 	andhi	r8, r1, r1
4001440c:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
40014418:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001441c:	18001800 	stmdane	r0, {fp, ip}
40014420:	18001800 	stmdane	r0, {fp, ip}
40014424:	1f001800 	svcne	0x00001800
40014428:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
4001442c:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
40014430:	18001800 	stmdane	r0, {fp, ip}
40014434:	00001000 	andeq	r1, r0, r0
40014438:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001443c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014440:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014444:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014448:	36183618 			; <UNDEFINED> instruction: 0x36183618
4001444c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014450:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014454:	00000400 	andeq	r0, r0, r0, lsl #8
40014458:	1c000000 	stcne	0, cr0, [r0], {-0}
4001445c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014460:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014464:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014468:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001446c:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014470:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014474:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014488:	600ce00c 	andvs	lr, ip, ip
4001448c:	fe7f600c 	cdp2	0, 7, cr6, cr15, cr12, {0}
	...
400144a8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
400144ac:	80018001 	andhi	r8, r1, r1
400144b0:	80018001 	andhi	r8, r1, r1
400144b4:	00000001 	andeq	r0, r0, r1
400144b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400144bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400144c8:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400144cc:	0c067c06 	stceq	12, cr7, [r6], {6}
400144d0:	0c040c06 	stceq	12, cr0, [r4], {6}
400144d4:	00000800 	andeq	r0, r0, r0, lsl #16
400144d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400144dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400144e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400144e4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400144e8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400144ec:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
400144f0:	2608360c 	strcs	r3, [r8], -ip, lsl #12
400144f4:	00000400 	andeq	r0, r0, r0, lsl #8
400144f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400144fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014500:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014504:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014508:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001450c:	0c060c06 	stceq	12, cr0, [r6], {6}
40014510:	0c040c06 	stceq	12, cr0, [r4], {6}
40014514:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014528:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
4001452c:	60066006 	andvs	r6, r6, r6
40014530:	60066006 	andvs	r6, r6, r6
40014534:	00004004 	andeq	r4, r0, r4
	...
4001454c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014558:	1c000000 	stcne	0, cr0, [r0], {-0}
4001455c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014560:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014564:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014568:	ec000c00 	stc	12, cr0, [r0], {-0}
4001456c:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014570:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014574:	00000800 	andeq	r0, r0, r0, lsl #16
40014578:	1c000000 	stcne	0, cr0, [r0], {-0}
4001457c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014580:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014584:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014588:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001458c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014590:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014594:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400145b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400145bc:	18001800 	stmdane	r0, {fp, ip}
400145c0:	18001800 	stmdane	r0, {fp, ip}
400145c4:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400145c8:	18001800 	stmdane	r0, {fp, ip}
400145cc:	18001800 	stmdane	r0, {fp, ip}
400145d0:	18001800 	stmdane	r0, {fp, ip}
400145d4:	00001000 	andeq	r1, r0, r0
400145d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400145dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400145e0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400145e4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400145e8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400145ec:	36003600 	strcc	r3, [r0], -r0, lsl #12
400145f0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400145f4:	00000400 	andeq	r0, r0, r0, lsl #8
400145f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400145fc:	18001800 	stmdane	r0, {fp, ip}
40014600:	1f001800 	svcne	0x00001800
40014604:	18001800 	stmdane	r0, {fp, ip}
40014608:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
4001460c:	18001800 	stmdane	r0, {fp, ip}
40014610:	18001800 	stmdane	r0, {fp, ip}
40014614:	00001000 	andeq	r1, r0, r0
40014618:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001461c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014620:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014624:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014628:	36003e00 	strcc	r3, [r0], -r0, lsl #28
4001462c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014630:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014634:	00000400 	andeq	r0, r0, r0, lsl #8
40014638:	1c000000 	stcne	0, cr0, [r0], {-0}
4001463c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014640:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014644:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014648:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001464c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014650:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014654:	00000800 	andeq	r0, r0, r0, lsl #16
40014658:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001465c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014660:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014664:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014668:	36003600 	strcc	r3, [r0], -r0, lsl #12
4001466c:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014670:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014674:	00000400 	andeq	r0, r0, r0, lsl #8
40014678:	1c000000 	stcne	0, cr0, [r0], {-0}
4001467c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014680:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014684:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014688:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001468c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014690:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014694:	00000800 	andeq	r0, r0, r0, lsl #16
40014698:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001469c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400146a0:	76003600 	strvc	r3, [r0], -r0, lsl #12
400146a4:	76003600 	strvc	r3, [r0], -r0, lsl #12
400146a8:	36003600 	strcc	r3, [r0], -r0, lsl #12
400146ac:	36003600 	strcc	r3, [r0], -r0, lsl #12
400146b0:	26003600 	strcs	r3, [r0], -r0, lsl #12
400146b4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400146c8:	80018001 	andhi	r8, r1, r1
400146cc:	fe7f8001 	cdp2	0, 7, cr8, cr15, cr1, {0}
	...
400146d8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400146dc:	18001800 	stmdane	r0, {fp, ip}
400146e0:	18001800 	stmdane	r0, {fp, ip}
400146e4:	1f001800 	svcne	0x00001800
400146e8:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400146ec:	1800d87f 	stmdane	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
400146f0:	18001800 	stmdane	r0, {fp, ip}
400146f4:	00001000 	andeq	r1, r0, r0
400146f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400146fc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014700:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014704:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014708:	360c360c 	strcc	r3, [ip], -ip, lsl #12
4001470c:	3600b67f 			; <UNDEFINED> instruction: 0x3600b67f
40014710:	26003600 	strcs	r3, [r0], -r0, lsl #12
40014714:	00000400 	andeq	r0, r0, r0, lsl #8
40014718:	1c000000 	stcne	0, cr0, [r0], {-0}
4001471c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014720:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014724:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014728:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
4001472c:	0c00ec7f 	stceq	12, cr14, [r0], {127}	; 0x7f
40014730:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014734:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014748:	60066006 	andvs	r6, r6, r6
4001474c:	fe7f6006 	cdp2	0, 7, cr6, cr15, cr6, {0}
	...
40014768:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
4001476c:	80018001 	andhi	r8, r1, r1
40014770:	80018001 	andhi	r8, r1, r1
40014774:	00000001 	andeq	r0, r0, r1
40014778:	1c000000 	stcne	0, cr0, [r0], {-0}
4001477c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014780:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014784:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014788:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
4001478c:	0c067c06 	stceq	12, cr7, [r6], {6}
40014790:	0c040c06 	stceq	12, cr0, [r4], {6}
40014794:	00000800 	andeq	r0, r0, r0, lsl #16
40014798:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001479c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400147a0:	36003600 	strcc	r3, [r0], -r0, lsl #12
400147a4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400147a8:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
400147ac:	360cf60d 	strcc	pc, [ip], -sp, lsl #12
400147b0:	26003618 			; <UNDEFINED> instruction: 0x26003618
400147b4:	00000400 	andeq	r0, r0, r0, lsl #8
400147b8:	1c000000 	stcne	0, cr0, [r0], {-0}
400147bc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400147c0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400147c4:	0c000c00 	stceq	12, cr0, [r0], {-0}
400147c8:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
400147cc:	0c060c06 	stceq	12, cr0, [r6], {6}
400147d0:	0c040c06 	stceq	12, cr0, [r4], {6}
400147d4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400147e8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
400147ec:	60066006 	andvs	r6, r6, r6
400147f0:	60066006 	andvs	r6, r6, r6
400147f4:	00004004 	andeq	r4, r0, r4
	...
4001480c:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
	...
40014818:	1c000000 	stcne	0, cr0, [r0], {-0}
4001481c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014820:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014824:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014828:	ec000c00 	stc	12, cr0, [r0], {-0}
4001482c:	0c000c7f 	stceq	12, cr0, [r0], {127}	; 0x7f
40014830:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014834:	00000800 	andeq	r0, r0, r0, lsl #16
40014838:	1c000000 	stcne	0, cr0, [r0], {-0}
4001483c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014840:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014844:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014848:	0c000c00 	stceq	12, cr0, [r0], {-0}
4001484c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014850:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014854:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40014878:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001487c:	18001800 	stmdane	r0, {fp, ip}
40014880:	1f001800 	svcne	0x00001800
40014884:	18001800 	stmdane	r0, {fp, ip}
40014888:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014898:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001489c:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148a0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400148a4:	36003600 	strcc	r3, [r0], -r0, lsl #12
400148a8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400148b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
400148bc:	18001800 	stmdane	r0, {fp, ip}
400148c0:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400148c4:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
400148c8:	10001800 	andne	r1, r0, r0, lsl #16
	...
400148d8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400148dc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400148e0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400148e4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
400148e8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
400148f8:	1c000000 	stcne	0, cr0, [r0], {-0}
400148fc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014900:	fc000c00 	stc2	12, cr0, [r0], {-0}
40014904:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014908:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014918:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001491c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014920:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40014924:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014928:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014938:	1c000000 	stcne	0, cr0, [r0], {-0}
4001493c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014940:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014944:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014948:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014958:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
4001495c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014960:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014964:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014968:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014984:	80018001 	andhi	r8, r1, r1
40014988:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014998:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
4001499c:	18001800 	stmdane	r0, {fp, ip}
400149a0:	1f001800 	svcne	0x00001800
400149a4:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
400149a8:	1000d87f 	andne	sp, r0, pc, ror r8
	...
400149b8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
400149bc:	36007600 	strcc	r7, [r0], -r0, lsl #12
400149c0:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
400149c4:	36183618 			; <UNDEFINED> instruction: 0x36183618
400149c8:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
400149d8:	1c000000 	stcne	0, cr0, [r0], {-0}
400149dc:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149e0:	0c000c00 	stceq	12, cr0, [r0], {-0}
400149e4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
400149e8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014a04:	600c600c 	andvs	r6, ip, ip
40014a08:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014a24:	fe7f0000 	cdp2	0, 7, cr0, cr15, cr0, {0}
40014a28:	00018001 	andeq	r8, r1, r1
	...
40014a3c:	0c001c00 	stceq	12, cr1, [r0], {-0}
40014a40:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014a44:	0c06ec7f 	stceq	12, cr14, [r6], {127}	; 0x7f
40014a48:	0c067c06 	stceq	12, cr7, [r6], {6}
40014a4c:	00000804 	andeq	r0, r0, r4, lsl #16
	...
40014a58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a5c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014a60:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014a64:	3600f600 	strcc	pc, [r0], -r0, lsl #12
40014a68:	360cb67f 			; <UNDEFINED> instruction: 0x360cb67f
40014a6c:	00002408 	andeq	r2, r0, r8, lsl #8
	...
40014a78:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014a7c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014a80:	06000600 	streq	r0, [r0], -r0, lsl #12
40014a84:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014a88:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40014aa8:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014ac8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014ad8:	1c000000 	stcne	0, cr0, [r0], {-0}
40014adc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ae0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ae4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ae8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014af8:	1c000000 	stcne	0, cr0, [r0], {-0}
40014afc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b00:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b04:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014b08:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014b38:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014b3c:	18001800 	stmdane	r0, {fp, ip}
40014b40:	1f001800 	svcne	0x00001800
40014b44:	18001800 	stmdane	r0, {fp, ip}
40014b48:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014b58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014b5c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014b60:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014b64:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014b68:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014b78:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014b7c:	18001800 	stmdane	r0, {fp, ip}
40014b80:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014b84:	18001f00 	stmdane	r0, {r8, r9, sl, fp, ip}
40014b88:	10001800 	andne	r1, r0, r0, lsl #16
	...
40014b98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014b9c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014ba0:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014ba4:	36003e00 	strcc	r3, [r0], -r0, lsl #28
40014ba8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014bb8:	1c000000 	stcne	0, cr0, [r0], {-0}
40014bbc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bc0:	7c000c00 	stcvc	12, cr0, [r0], {-0}
40014bc4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014bc8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014bd8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014bdc:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014be0:	76003600 	strvc	r3, [r0], -r0, lsl #12
40014be4:	36003600 	strcc	r3, [r0], -r0, lsl #12
40014be8:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014bf8:	1c000000 	stcne	0, cr0, [r0], {-0}
40014bfc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014c00:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014c04:	0c007c00 	stceq	12, cr7, [r0], {-0}
40014c08:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014c18:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014c1c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c20:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c24:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c28:	24003600 	strcs	r3, [r0], #-1536	; 0xfffffa00
	...
40014c44:	80018001 	andhi	r8, r1, r1
40014c48:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014c58:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
40014c5c:	18001800 	stmdane	r0, {fp, ip}
40014c60:	1f001800 	svcne	0x00001800
40014c64:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40014c68:	1000d87f 	andne	sp, r0, pc, ror r8
	...
40014c78:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014c7c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014c80:	3e003600 	cfmadd32cc	mvax0, mvfx3, mvfx0, mvfx0
40014c84:	360c360c 	strcc	r3, [ip], -ip, lsl #12
40014c88:	0400a67f 	streq	sl, [r0], #-1663	; 0xfffff981
	...
40014c98:	1c000000 	stcne	0, cr0, [r0], {-0}
40014c9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ca0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014ca4:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40014ca8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014cc4:	60066006 	andvs	r6, r6, r6
40014cc8:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014ce8:	8001fe7f 	andhi	pc, r1, pc, ror lr	; <UNPREDICTABLE>
	...
40014cf8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014cfc:	06000600 	streq	r0, [r0], -r0, lsl #12
40014d00:	06000600 	streq	r0, [r0], -r0, lsl #12
40014d04:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014d08:	06061e06 	streq	r1, [r6], -r6, lsl #28
	...
40014d18:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014d1c:	36007600 	strcc	r7, [r0], -r0, lsl #12
40014d20:	f6003600 			; <UNDEFINED> instruction: 0xf6003600
40014d24:	b67f3600 	ldrbtlt	r3, [pc], -r0, lsl #12
40014d28:	2408360c 	strcs	r3, [r8], #-1548	; 0xfffff9f4
	...
40014d38:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
40014d3c:	06000600 	streq	r0, [r0], -r0, lsl #12
40014d40:	06000600 	streq	r0, [r0], -r0, lsl #12
40014d44:	e63f0600 	ldrt	r0, [pc], -r0, lsl #12
40014d48:	04060606 	streq	r0, [r6], #-1542	; 0xfffff9fa
	...
40014d68:	6006fe7f 	andvs	pc, r6, pc, ror lr	; <UNPREDICTABLE>
	...
40014d88:	0000fe7f 	andeq	pc, r0, pc, ror lr	; <UNPREDICTABLE>
	...
40014d98:	1c000000 	stcne	0, cr0, [r0], {-0}
40014d9c:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014da0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014da4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014da8:	0800ec7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
	...
40014db8:	1c000000 	stcne	0, cr0, [r0], {-0}
40014dbc:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dc0:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dc4:	0c000c00 	stceq	12, cr0, [r0], {-0}
40014dc8:	08000c00 	stmdaeq	r0, {sl, fp}
	...
40014e0c:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014e10:	18001800 	stmdane	r0, {fp, ip}
40014e14:	00001000 	andeq	r1, r0, r0
	...
40014e2c:	1803f81f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40014e30:	18031803 	stmdane	r3, {r0, r1, fp, ip}
40014e34:	00001002 	andeq	r1, r0, r2
	...
40014e4c:	3003301f 	andcc	r3, r3, pc, lsl r0
40014e50:	6c033803 	stcvs	8, cr3, [r3], {3}
40014e54:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
40014e6c:	00030007 	andeq	r0, r3, r7
40014e70:	00030003 	andeq	r0, r3, r3
40014e74:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
40014e8c:	300cfc1c 	andcc	pc, ip, ip, lsl ip	; <UNPREDICTABLE>
40014e90:	780c300c 	stmdavc	ip, {r2, r3, ip, sp}
40014e94:	0000cc07 	andeq	ip, r0, r7, lsl #24
	...
40014eac:	fc0c301c 	stc2	0, cr3, [ip], {28}
40014eb0:	cc0c780c 	stcgt	8, cr7, [ip], {12}
40014eb4:	00007807 	andeq	r7, r0, r7, lsl #16
	...
40014ecc:	0006f80f 	andeq	pc, r6, pc, lsl #16
40014ed0:	00060006 	andeq	r0, r6, r6
40014ed4:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
40014eec:	1800f80f 	stmdane	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014ef0:	000cf80f 	andeq	pc, ip, pc, lsl #16
40014ef4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40014f0c:	1803781f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
40014f10:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40014f14:	0000100f 	andeq	r1, r0, pc
	...
40014f2c:	6c037c1f 	stcvs	12, cr7, [r3], {31}
40014f30:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014f34:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f4c:	6c036c1f 	stcvs	12, cr6, [r3], {31}
40014f50:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
40014f54:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014f6c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40014f70:	3c0c980f 	stccc	8, cr9, [ip], {15}
40014f74:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
40014f8c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40014f90:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40014f94:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40014fac:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40014fb0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40014fb4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40014fcc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40014fd0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40014fd4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
40014fec:	1806f80f 	stmdane	r6, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
40014ff0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40014ff4:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001500c:	1806380e 	stmdane	r6, {r1, r2, r3, fp, ip, sp}
40015010:	1806f807 	stmdane	r6, {r0, r1, r2, fp, ip, sp, lr, pc}
40015014:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
4001502c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015030:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015034:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001504c:	c000c000 	andgt	ip, r0, r0
40015050:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
40015054:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001506c:	30033003 	andcc	r3, r3, r3
40015070:	cc0cf807 	stcgt	8, cr15, [ip], {7}
40015074:	00008619 	andeq	r8, r0, r9, lsl r6
	...
4001508c:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015090:	18061806 	stmdane	r6, {r1, r2, fp, ip}
40015094:	0000f003 	andeq	pc, r0, r3
	...
400150ac:	c000fc0f 	andgt	pc, r0, pc, lsl #24
400150b0:	3003e001 	andcc	lr, r3, r1
400150b4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400150cc:	fc0fc000 	stc2	0, cr12, [pc], {-0}
400150d0:	3003e001 	andcc	lr, r3, r1
400150d4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400150ec:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
400150f0:	1800f807 	stmdane	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
400150f4:	00001000 	andeq	r1, r0, r0
	...
4001510c:	0006f80f 	andeq	pc, r6, pc, lsl #16
40015110:	0006f807 	andeq	pc, r6, r7, lsl #16
40015114:	0000f803 	andeq	pc, r0, r3, lsl #16
	...
4001512c:	3003fc0f 	andcc	pc, r3, pc, lsl #24
40015130:	30033003 	andcc	r3, r3, r3
40015134:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
4001514c:	fc0fe001 	stc2	0, cr14, [pc], {1}
40015150:	1806f003 	stmdane	r6, {r0, r1, ip, sp, lr, pc}
40015154:	0000f003 	andeq	pc, r0, r3
	...
4001518c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015190:	0c000c00 	stceq	12, cr0, [r0], {-0}
40015194:	00000800 	andeq	r0, r0, r0, lsl #16
	...
400151ac:	8c01fc0f 	stchi	12, cr15, [r1], {15}
400151b0:	8c018c01 	stchi	12, cr8, [r1], {1}
400151b4:	00000801 	andeq	r0, r0, r1, lsl #16
	...
400151cc:	3003301f 	andcc	r3, r3, pc, lsl r0
400151d0:	6c033803 	stcvs	8, cr3, [r3], {3}
400151d4:	0000cc02 	andeq	ip, r0, r2, lsl #24
	...
400151ec:	00030007 	andeq	r0, r3, r7
400151f0:	00030003 	andeq	r0, r3, r3
400151f4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001520c:	18067e0e 	stmdane	r6, {r1, r2, r3, r9, sl, fp, ip, sp, lr}
40015210:	3c061806 	stccc	8, cr1, [r6], {6}
40015214:	0000e603 	andeq	lr, r0, r3, lsl #12
	...
4001522c:	7e06180e 	cdpvc	8, 0, cr1, cr6, cr14, {0}
40015230:	66063c06 	strvs	r3, [r6], -r6, lsl #24
40015234:	0000bc03 	andeq	fp, r0, r3, lsl #24
	...
4001524c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015250:	00030003 	andeq	r0, r3, r3
40015254:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
4001526c:	0c00fc07 	stceq	12, cr15, [r0], {7}
40015270:	0006fc07 	andeq	pc, r6, r7, lsl #24
40015274:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001528c:	8c01bc0f 	stchi	12, cr11, [r1], {15}
40015290:	0c0c8c0f 	stceq	12, cr8, [ip], {15}
40015294:	00008807 	andeq	r8, r0, r7, lsl #16
	...
400152ac:	6c037c1f 	stcvs	12, cr7, [r3], {31}
400152b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400152b4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400152cc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400152d0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400152d4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400152ec:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
400152f0:	3c0c980f 	stccc	8, cr9, [ip], {15}
400152f4:	0000a607 	andeq	sl, r0, r7, lsl #12
	...
4001530c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015310:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015314:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
4001532c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015330:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015334:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
4001534c:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
40015350:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
40015354:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
4001536c:	0c03fc07 	stceq	12, cr15, [r3], {7}
40015370:	0c030c03 	stceq	12, cr0, [r3], {3}
40015374:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
4001538c:	0c031c07 	stceq	12, cr1, [r3], {7}
40015390:	0c03fc03 	stceq	12, cr15, [r3], {3}
40015394:	0000fc03 	andeq	pc, r0, r3, lsl #24
	...
400153ac:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
400153b0:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
400153b4:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
400153cc:	c000c000 	andgt	ip, r0, r0
400153d0:	1803b001 	stmdane	r3, {r0, ip, sp, pc}
400153d4:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
400153ec:	98019801 	stmdals	r1, {r0, fp, ip, pc}
400153f0:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
400153f4:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001540c:	0c03f801 	stceq	8, cr15, [r3], {1}
40015410:	0c030c03 	stceq	12, cr0, [r3], {3}
40015414:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001542c:	c000fc0f 	andgt	pc, r0, pc, lsl #24
40015430:	3003e001 	andcc	lr, r3, r1
40015434:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001544c:	fc0fc000 	stc2	0, cr12, [pc], {-0}
40015450:	3003e001 	andcc	lr, r3, r1
40015454:	00000c0c 	andeq	r0, r0, ip, lsl #24
	...
4001546c:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015470:	0c00fc03 	stceq	12, cr15, [r0], {3}
40015474:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001548c:	0003fc07 	andeq	pc, r3, r7, lsl #24
40015490:	0003fc03 	andeq	pc, r3, r3, lsl #24
40015494:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400154ac:	3003fc0f 	andcc	pc, r3, pc, lsl #24
400154b0:	30033003 	andcc	r3, r3, r3
400154b4:	0000fc0f 	andeq	pc, r0, pc, lsl #24
	...
400154cc:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
400154d0:	0c03f801 	stceq	8, cr15, [r3], {1}
400154d4:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001550c:	0600fe07 	streq	pc, [r0], -r7, lsl #28
40015510:	06000600 	streq	r0, [r0], -r0, lsl #12
40015514:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001552c:	c600fe0f 	strgt	pc, [r0], -pc, lsl #28
40015530:	c600c600 	strgt	ip, [r0], -r0, lsl #12
40015534:	00008400 	andeq	r8, r0, r0, lsl #8
	...
4001554c:	9801980f 	stmdals	r1, {r0, r1, r2, r3, fp, ip, pc}
40015550:	b6019c01 	strlt	r9, [r1], -r1, lsl #24
40015554:	00006601 	andeq	r6, r0, r1, lsl #12
	...
4001556c:	00030007 	andeq	r0, r3, r7
40015570:	00030003 	andeq	r0, r3, r3
40015574:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001558c:	180c7e1c 	stmdane	ip, {r2, r3, r4, r9, sl, fp, ip, sp, lr}
40015590:	3c0c180c 	stccc	8, cr1, [ip], {12}
40015594:	00006607 	andeq	r6, r0, r7, lsl #12
	...
400155ac:	7e0c181c 	mcrvc	8, 0, r1, cr12, cr12, {0}
400155b0:	660c3c0c 	strvs	r3, [ip], -ip, lsl #24
400155b4:	0000bc07 	andeq	fp, r0, r7, lsl #24
	...
400155cc:	0003fc07 	andeq	pc, r3, r7, lsl #24
400155d0:	00030003 	andeq	r0, r3, r3
400155d4:	0000fc01 	andeq	pc, r0, r1, lsl #24
	...
400155ec:	0600fe03 	streq	pc, [r0], -r3, lsl #28
400155f0:	0003fe03 	andeq	pc, r3, r3, lsl #28
400155f4:	0000fe01 	andeq	pc, r0, r1, lsl #28
	...
4001560c:	c600de07 	strgt	sp, [r0], -r7, lsl #28
40015610:	0606c607 	streq	ip, [r6], -r7, lsl #12
40015614:	0000c403 	andeq	ip, r0, r3, lsl #8
	...
4001562c:	b601be0f 	strlt	fp, [r1], -pc, lsl #28
40015630:	360cb60f 	strcc	fp, [ip], -pc, lsl #12
40015634:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001564c:	b601b60f 	strlt	fp, [r1], -pc, lsl #12
40015650:	360cbe0f 	strcc	fp, [ip], -pc, lsl #28
40015654:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
4001566c:	cc00cc07 	stcgt	12, cr12, [r0], {7}
40015670:	1e06cc07 	cdpne	12, 0, cr12, cr6, cr7, {0}
40015674:	0000d303 	andeq	sp, r0, r3, lsl #6
	...
4001568c:	b001be0f 	andlt	fp, r1, pc, lsl #28
40015690:	300cbe0f 	andcc	fp, ip, pc, lsl #28
40015694:	0000be07 	andeq	fp, r0, r7, lsl #28
	...
400156ac:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
400156b0:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
400156b4:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
400156cc:	7e03181f 	mcrvc	8, 0, r1, cr3, cr15, {0}
400156d0:	66183c1f 			; <UNDEFINED> instruction: 0x66183c1f
400156d4:	00003c0f 	andeq	r3, r0, pc, lsl #24
	...
400156ec:	0603fe07 	streq	pc, [r3], -r7, lsl #28
400156f0:	06030603 	streq	r0, [r3], -r3, lsl #12
400156f4:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001570c:	06030e07 	streq	r0, [r3], -r7, lsl #28
40015710:	0603fe03 	streq	pc, [r3], -r3, lsl #28
40015714:	0000fe03 	andeq	pc, r0, r3, lsl #28
	...
4001572c:	980d980d 	stmdals	sp, {r0, r2, r3, fp, ip, pc}
40015730:	be0d980f 	cdplt	8, 0, cr9, cr13, cr15, {0}
40015734:	0000e60f 	andeq	lr, r0, pc, lsl #12
	...
4001574c:	60006000 	andvs	r6, r0, r0
40015750:	8c01d800 	stchi	8, cr13, [r1], {-0}
40015754:	00000606 	andeq	r0, r0, r6, lsl #12
	...
4001576c:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015770:	6606fc03 	strvs	pc, [r6], -r3, lsl #24
40015774:	0000c30c 	andeq	ip, r0, ip, lsl #6
	...
4001578c:	8601fc00 	strhi	pc, [r1], -r0, lsl #24
40015790:	86018601 	strhi	r8, [r1], -r1, lsl #12
40015794:	0000fc00 	andeq	pc, r0, r0, lsl #24
	...
400157ac:	6000fe07 	andvs	pc, r0, r7, lsl #28
400157b0:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
400157b4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400157cc:	fe076000 	cdp2	0, 0, cr6, cr7, cr0, {0}
400157d0:	9801f000 	stmdals	r1, {ip, sp, lr, pc}
400157d4:	00000606 	andeq	r0, r0, r6, lsl #12
	...
400157ec:	0600fe03 	streq	pc, [r0], -r3, lsl #28
400157f0:	0600fe03 	streq	pc, [r0], -r3, lsl #28
400157f4:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001580c:	8001fe03 	andhi	pc, r1, r3, lsl #28
40015810:	8001fe01 	andhi	pc, r1, r1, lsl #28
40015814:	0000fe00 	andeq	pc, r0, r0, lsl #28
	...
4001582c:	9801fe07 	stmdals	r1, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
40015830:	98019801 	stmdals	r1, {r0, fp, ip, pc}
40015834:	0000fe07 	andeq	pc, r0, r7, lsl #28
	...
4001584c:	fe07f000 	cdp2	0, 0, cr15, cr7, cr0, {0}
40015850:	0c03f801 	stceq	8, cr15, [r3], {1}
40015854:	0000f801 	andeq	pc, r0, r1, lsl #16
	...
4001588c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015890:	18001800 	stmdane	r0, {fp, ip}
40015894:	00001000 	andeq	r1, r0, r0
	...
400158ac:	1806f83e 	stmdane	r6, {r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
400158b0:	18061806 	stmdane	r6, {r1, r2, fp, ip}
400158b4:	00001004 	andeq	r1, r0, r4
	...
400158cc:	cc00cc0f 	stcgt	12, cr12, [r0], {15}
400158d0:	db00ce00 	blle	400490d8 <__ZI_LIMIT__+0x31048>
400158d4:	0000b300 	andeq	fp, r0, r0, lsl #6
	...
400158ec:	00180038 	andseq	r0, r8, r8, lsr r0
400158f0:	00180018 	andseq	r0, r8, r8, lsl r0
400158f4:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001590c:	3018fc38 	andscc	pc, r8, r8, lsr ip	; <UNPREDICTABLE>
40015910:	78183018 	ldmdavc	r8, {r3, r4, ip, sp}
40015914:	0000cc0e 	andeq	ip, r0, lr, lsl #24
	...
4001592c:	fc183038 	ldc2	0, cr3, [r8], {56}	; 0x38
40015930:	cc187818 	ldcgt	8, cr7, [r8], {24}
40015934:	0000780f 	andeq	r7, r0, pc, lsl #16
	...
4001594c:	f83f0000 			; <UNDEFINED> instruction: 0xf83f0000
40015950:	00180018 	andseq	r0, r8, r8, lsl r0
40015954:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001596c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015970:	0018f81f 	andseq	pc, r8, pc, lsl r8	; <UNPREDICTABLE>
40015974:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
4001598c:	0c037c1f 	stceq	12, cr7, [r3], {31}
40015990:	0c180c1f 	ldceq	12, cr0, [r8], {31}
40015994:	0000080f 	andeq	r0, r0, pc, lsl #16
	...
400159ac:	cc06fc3e 	stcgt	12, cr15, [r6], {62}	; 0x3e
400159b0:	cc30cc3e 	ldcgt	12, cr12, [r0], #-248	; 0xffffff08
400159b4:	0000fc1e 	andeq	pc, r0, lr, lsl ip	; <UNPREDICTABLE>
	...
400159cc:	6c036c1f 	stcvs	12, cr6, [r3], {31}
400159d0:	6c187c1f 	ldcvs	12, cr7, [r8], {31}
400159d4:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
400159ec:	1803181f 	stmdane	r3, {r0, r1, r2, r3, r4, fp, ip}
400159f0:	3c18181f 	ldccc	8, cr1, [r8], {31}
400159f4:	0000660f 	andeq	r6, r0, pc, lsl #12
	...
40015a0c:	60037c1f 	andvs	r7, r3, pc, lsl ip
40015a10:	60187c1f 	andsvs	r7, r8, pc, lsl ip
40015a14:	00007c0f 	andeq	r7, r0, pc, lsl #24
	...
40015a2c:	6c03fe1e 	stcvs	14, cr15, [r3], {30}
40015a30:	6c186c1f 	ldcvs	12, cr6, [r8], {31}
40015a34:	0000fe0e 	andeq	pc, r0, lr, lsl #28
	...
40015a4c:	fc06303e 	stc2	0, cr3, [r6], {62}	; 0x3e
40015a50:	cc30783e 	ldcgt	8, cr7, [r0], #-248	; 0xffffff08
40015a54:	0000781e 	andeq	r7, r0, lr, lsl r8
	...
40015a6c:	180cf81f 	stmdane	ip, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015a70:	180c180c 	stmdane	ip, {r2, r3, fp, ip}
40015a74:	0000f80f 	andeq	pc, r0, pc, lsl #16
	...
40015a8c:	18183838 	ldmdane	r8, {r3, r4, r5, fp, ip, sp}
40015a90:	1818f81f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015a94:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40015aac:	301b301b 	andscc	r3, fp, fp, lsl r0
40015ab0:	7c1b301f 	ldcvc	0, cr3, [fp], {31}
40015ab4:	0000cc1f 	andeq	ip, r0, pc, lsl ip
	...
40015acc:	80018001 	andhi	r8, r1, r1
40015ad0:	30066003 	andcc	r6, r6, r3
40015ad4:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40015aec:	300c300c 	andcc	r3, ip, ip
40015af0:	cc33781e 	ldcgt	8, cr7, [r3], #-120	; 0xffffff88
40015af4:	00008661 	andeq	r8, r0, r1, ror #12
	...
40015b0c:	300ce007 	andcc	lr, ip, r7
40015b10:	300c300c 	andcc	r3, ip, ip
40015b14:	0000e007 	andeq	lr, r0, r7
	...
40015b2c:	8001f81f 	andhi	pc, r1, pc, lsl r8	; <UNPREDICTABLE>
40015b30:	6006c003 	andvs	ip, r6, r3
40015b34:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40015b4c:	f81f8001 			; <UNDEFINED> instruction: 0xf81f8001
40015b50:	6006c003 	andvs	ip, r6, r3
40015b54:	00001818 	andeq	r1, r0, r8, lsl r8
	...
40015b6c:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015b70:	1800f81f 	stmdane	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
40015b74:	00001000 	andeq	r1, r0, r0
	...
40015b8c:	000cf81f 	andeq	pc, ip, pc, lsl r8	; <UNPREDICTABLE>
40015b90:	000cf80f 	andeq	pc, ip, pc, lsl #16
40015b94:	0000f807 	andeq	pc, r0, r7, lsl #16
	...
40015bac:	6006f81f 	andvs	pc, r6, pc, lsl r8	; <UNPREDICTABLE>
40015bb0:	60066006 	andvs	r6, r6, r6
40015bb4:	0000f81f 	andeq	pc, r0, pc, lsl r8	; <UNPREDICTABLE>
	...
40015bcc:	f81fc003 			; <UNDEFINED> instruction: 0xf81fc003
40015bd0:	300ce007 	andcc	lr, ip, r7
40015bd4:	0000e007 	andeq	lr, r0, r7
40015bd8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40015bdc:	00000000 	andeq	r0, r0, r0

40015be0 <cho>:
	...
40015be8:	03030100 	movweq	r0, #12544	; 0x3100
40015bec:	04020103 	streq	r0, [r2], #-259	; 0xfffffefd
40015bf0:	01020404 	tsteq	r2, r4, lsl #8
40015bf4:	00000003 	andeq	r0, r0, r3

40015bf8 <cho2>:
40015bf8:	05050500 	streq	r0, [r5, #-1280]	; 0xfffffb00
40015bfc:	05050505 	streq	r0, [r5, #-1285]	; 0xfffffafb
40015c00:	07070605 	streq	r0, [r7, -r5, lsl #12]
40015c04:	07060607 	streq	r0, [r6, -r7, lsl #12]
40015c08:	06060707 	streq	r0, [r6], -r7, lsl #14
40015c0c:	00000507 	andeq	r0, r0, r7, lsl #10

40015c10 <jong>:
40015c10:	00020000 	andeq	r0, r2, r0
40015c14:	01020102 	tsteq	r2, r2, lsl #2
40015c18:	02000302 	andeq	r0, r0, #134217728	; 0x8000000
40015c1c:	01030301 	tsteq	r3, r1, lsl #6
40015c20:	03030102 	movweq	r0, #12546	; 0x3102
40015c24:	00000101 	andeq	r0, r0, r1, lsl #2

40015c28 <eng8x16>:
	...
40015c38:	423c0000 	eorsmi	r0, ip, #0
40015c3c:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
40015c40:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
40015c44:	0000003c 	andeq	r0, r0, ip, lsr r0
40015c48:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
40015c4c:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
40015c50:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
40015c54:	0000003c 	andeq	r0, r0, ip, lsr r0
40015c58:	7f360000 	svcvc	0x00360000
40015c5c:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
40015c60:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40015c64:	00000008 	andeq	r0, r0, r8
40015c68:	1c080000 	stcne	0, cr0, [r8], {-0}
40015c6c:	7f3e3e1c 	svcvc	0x003e3e1c
40015c70:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
40015c74:	00000008 	andeq	r0, r0, r8
40015c78:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
40015c7c:	7f7f1c1c 	svcvc	0x007f1c1c
40015c80:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
40015c84:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c88:	1c080000 	stcne	0, cr0, [r8], {-0}
40015c8c:	7f7f3e3e 	svcvc	0x007f3e3e
40015c90:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
40015c94:	0000003e 	andeq	r0, r0, lr, lsr r0
40015c98:	00000000 	andeq	r0, r0, r0
40015c9c:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40015ca0:	0000183c 	andeq	r1, r0, ip, lsr r8
40015ca4:	00000000 	andeq	r0, r0, r0
40015ca8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40015cac:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
40015cb0:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
40015cb4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015cb8:	00000000 	andeq	r0, r0, r0
40015cbc:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40015cc0:	003c6666 	eorseq	r6, ip, r6, ror #12
40015cc4:	00000000 	andeq	r0, r0, r0
40015cc8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40015ccc:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
40015cd0:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
40015cd4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40015cd8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015cdc:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
40015ce0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40015ce4:	0000003c 	andeq	r0, r0, ip, lsr r0
40015ce8:	663c0000 	ldrtvs	r0, [ip], -r0
40015cec:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
40015cf0:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
40015cf4:	00000018 	andeq	r0, r0, r8, lsl r0
40015cf8:	1b1e0000 	blne	40795d00 <__ZI_LIMIT__+0x77dc70>
40015cfc:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
40015d00:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
40015d04:	00000030 	andeq	r0, r0, r0, lsr r0
40015d08:	333f0000 	teqcc	pc, #0
40015d0c:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
40015d10:	6ff77333 	svcvs	0x00f77333
40015d14:	00000006 	andeq	r0, r0, r6
40015d18:	db180000 	blle	40615d20 <__ZI_LIMIT__+0x5fdc90>
40015d1c:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
40015d20:	db7e3c66 	blle	41fa4ec0 <__ZI_LIMIT__+0x1f8ce30>
40015d24:	00000018 	andeq	r0, r0, r8, lsl r0
40015d28:	60400000 	subvs	r0, r0, r0
40015d2c:	7f7c7870 	svcvc	0x007c7870
40015d30:	6070787c 	rsbsvs	r7, r0, ip, ror r8
40015d34:	00000040 	andeq	r0, r0, r0, asr #32
40015d38:	03010000 	movweq	r0, #4096	; 0x1000
40015d3c:	7f1f0f07 	svcvc	0x001f0f07
40015d40:	03070f1f 	movweq	r0, #32543	; 0x7f1f
40015d44:	00000001 	andeq	r0, r0, r1
40015d48:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015d4c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015d50:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015d54:	00000018 	andeq	r0, r0, r8, lsl r0
40015d58:	66660000 	strbtvs	r0, [r6], -r0
40015d5c:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40015d60:	66006666 	strvs	r6, [r0], -r6, ror #12
40015d64:	00000066 	andeq	r0, r0, r6, rrx
40015d68:	db7f0000 	blle	41fd5d70 <__ZI_LIMIT__+0x1fbdce0>
40015d6c:	7bdbdbdb 	blvc	3f70cce0 <GPM4DAT+0x2e70c9fc>
40015d70:	1b1b1b1b 	blne	406dc9e4 <__ZI_LIMIT__+0x6c4954>
40015d74:	0000001b 	andeq	r0, r0, fp, lsl r0
40015d78:	60633e00 	rsbvs	r3, r3, r0, lsl #28
40015d7c:	63633e60 	cmnvs	r3, #96, 28	; 0x600
40015d80:	03033e63 	movweq	r3, #15971	; 0x3e63
40015d84:	00003e63 	andeq	r3, r0, r3, ror #28
	...
40015d90:	7f7f7f7f 	svcvc	0x007f7f7f
40015d94:	0000007f 	andeq	r0, r0, pc, ror r0
40015d98:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015d9c:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015da0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015da4:	00007e18 	andeq	r7, r0, r8, lsl lr
40015da8:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015dac:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
40015db0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015db4:	00000018 	andeq	r0, r0, r8, lsl r0
40015db8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015dbc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015dc0:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
40015dc4:	00000018 	andeq	r0, r0, r8, lsl r0
40015dc8:	00000000 	andeq	r0, r0, r0
40015dcc:	7f0e0c08 	svcvc	0x000e0c08
40015dd0:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
40015ddc:	7f381808 	svcvc	0x00381808
40015de0:	00081838 	andeq	r1, r8, r8, lsr r8
	...
40015df0:	60606060 	rsbvs	r6, r0, r0, rrx
40015df4:	0000007f 	andeq	r0, r0, pc, ror r0
40015df8:	00000000 	andeq	r0, r0, r0
40015dfc:	ff763410 			; <UNDEFINED> instruction: 0xff763410
40015e00:	00082c6e 	andeq	r2, r8, lr, ror #24
40015e04:	00000000 	andeq	r0, r0, r0
40015e08:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
40015e0c:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
40015e10:	7f3e3e3e 	svcvc	0x003e3e3e
40015e14:	0000007f 	andeq	r0, r0, pc, ror r0
40015e18:	7f7f0000 	svcvc	0x007f0000
40015e1c:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
40015e20:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
40015e24:	00000008 	andeq	r0, r0, r8
	...
40015e38:	3c180000 	ldccc	0, cr0, [r8], {-0}
40015e3c:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
40015e40:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40015e44:	00000018 	andeq	r0, r0, r8, lsl r0
40015e48:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40015e4c:	00000066 	andeq	r0, r0, r6, rrx
	...
40015e58:	36360000 	ldrtcc	r0, [r6], -r0
40015e5c:	36367f36 	shasxcc	r7, r6, r6
40015e60:	36367f36 	shasxcc	r7, r6, r6
40015e64:	00000036 	andeq	r0, r0, r6, lsr r0
40015e68:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
40015e6c:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40015e70:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
40015e74:	00001c1c 	andeq	r1, r0, ip, lsl ip
40015e78:	63630000 	cmnvs	r3, #0
40015e7c:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
40015e80:	63333318 	teqvs	r3, #24, 6	; 0x60000000
40015e84:	00000063 	andeq	r0, r0, r3, rrx
40015e88:	6c380000 	ldcvs	0, cr0, [r8], #-0
40015e8c:	3b386c6c 	blcc	40e31044 <__ZI_LIMIT__+0xe18fb4>
40015e90:	6f66666f 	svcvs	0x0066666f
40015e94:	0000003b 	andeq	r0, r0, fp, lsr r0
40015e98:	18181800 	ldmdane	r8, {fp, ip}
40015e9c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40015ea8:	180c0600 	stmdane	ip, {r9, sl}
40015eac:	30303018 	eorscc	r3, r0, r8, lsl r0
40015eb0:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
40015eb4:	0000060c 	andeq	r0, r0, ip, lsl #12
40015eb8:	0c183000 	ldceq	0, cr3, [r8], {-0}
40015ebc:	0606060c 	streq	r0, [r6], -ip, lsl #12
40015ec0:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015ec4:	00003018 	andeq	r3, r0, r8, lsl r0
40015ec8:	00000000 	andeq	r0, r0, r0
40015ecc:	7f1c3663 	svcvc	0x001c3663
40015ed0:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
40015edc:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40015ee0:	00181818 	andseq	r1, r8, r8, lsl r8
	...
40015ef0:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015ef4:	00301818 	eorseq	r1, r0, r8, lsl r8
40015ef8:	00000000 	andeq	r0, r0, r0
40015efc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40015f10:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
40015f14:	00000018 	andeq	r0, r0, r8, lsl r0
40015f18:	03030000 	movweq	r0, #12288	; 0x3000
40015f1c:	0c0c0606 	stceq	6, cr0, [ip], {6}
40015f20:	30301818 	eorscc	r1, r0, r8, lsl r8
40015f24:	00000060 	andeq	r0, r0, r0, rrx
40015f28:	633e0000 	teqvs	lr, #0
40015f2c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f30:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f34:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f38:	1c0c0000 	stcne	0, cr0, [ip], {-0}
40015f3c:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015f40:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40015f44:	0000001e 	andeq	r0, r0, lr, lsl r0
40015f48:	633e0000 	teqvs	lr, #0
40015f4c:	0c060303 	stceq	3, cr0, [r6], {3}
40015f50:	60603018 	rsbvs	r3, r0, r8, lsl r0
40015f54:	0000007f 	andeq	r0, r0, pc, ror r0
40015f58:	633e0000 	teqvs	lr, #0
40015f5c:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
40015f60:	63030303 	movwvs	r0, #13059	; 0x3303
40015f64:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f68:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
40015f6c:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
40015f70:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
40015f74:	00000006 	andeq	r0, r0, r6
40015f78:	607f0000 	rsbsvs	r0, pc, r0
40015f7c:	037e6060 	cmneq	lr, #96	; 0x60
40015f80:	63030303 	movwvs	r0, #13059	; 0x3303
40015f84:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f88:	603e0000 	eorsvs	r0, lr, r0
40015f8c:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
40015f90:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015f94:	0000003e 	andeq	r0, r0, lr, lsr r0
40015f98:	637f0000 	cmnvs	pc, #0
40015f9c:	0c060303 	stceq	3, cr0, [r6], {3}
40015fa0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40015fa4:	00000018 	andeq	r0, r0, r8, lsl r0
40015fa8:	633e0000 	teqvs	lr, #0
40015fac:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
40015fb0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40015fb4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015fb8:	633e0000 	teqvs	lr, #0
40015fbc:	3f636363 	svccc	0x00636363
40015fc0:	63030303 	movwvs	r0, #13059	; 0x3303
40015fc4:	0000003e 	andeq	r0, r0, lr, lsr r0
40015fc8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015fcc:	00001818 	andeq	r1, r0, r8, lsl r8
40015fd0:	18181800 	ldmdane	r8, {fp, ip}
40015fd4:	00000000 	andeq	r0, r0, r0
40015fd8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40015fdc:	00001818 	andeq	r1, r0, r8, lsl r8
40015fe0:	18181800 	ldmdane	r8, {fp, ip}
40015fe4:	00003018 	andeq	r3, r0, r8, lsl r0
40015fe8:	06030000 	streq	r0, [r3], -r0
40015fec:	6030180c 	eorsvs	r1, r0, ip, lsl #16
40015ff0:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
40015ff4:	00000003 	andeq	r0, r0, r3
40015ff8:	00000000 	andeq	r0, r0, r0
40015ffc:	007f0000 	rsbseq	r0, pc, r0
40016000:	00007f00 	andeq	r7, r0, r0, lsl #30
40016004:	00000000 	andeq	r0, r0, r0
40016008:	30600000 	rsbcc	r0, r0, r0
4001600c:	03060c18 	movweq	r0, #27672	; 0x6c18
40016010:	30180c06 	andscc	r0, r8, r6, lsl #24
40016014:	00000060 	andeq	r0, r0, r0, rrx
40016018:	633e0000 	teqvs	lr, #0
4001601c:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
40016020:	18001818 	stmdane	r0, {r3, r4, fp, ip}
40016024:	00000018 	andeq	r0, r0, r8, lsl r0
40016028:	633e0000 	teqvs	lr, #0
4001602c:	6f6f6f63 	svcvs	0x006f6f63
40016030:	60606e6e 	rsbvs	r6, r0, lr, ror #28
40016034:	0000003e 	andeq	r0, r0, lr, lsr r0
40016038:	1c080000 	stcne	0, cr0, [r8], {-0}
4001603c:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
40016040:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016044:	00000063 	andeq	r0, r0, r3, rrx
40016048:	637e0000 	cmnvs	lr, #0
4001604c:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
40016050:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016054:	0000007e 	andeq	r0, r0, lr, ror r0
40016058:	633e0000 	teqvs	lr, #0
4001605c:	60606063 	rsbvs	r6, r0, r3, rrx
40016060:	63636060 	cmnvs	r3, #96	; 0x60
40016064:	0000003e 	andeq	r0, r0, lr, lsr r0
40016068:	667c0000 	ldrbtvs	r0, [ip], -r0
4001606c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016070:	66636363 	strbtvs	r6, [r3], -r3, ror #6
40016074:	0000007c 	andeq	r0, r0, ip, ror r0
40016078:	607f0000 	rsbsvs	r0, pc, r0
4001607c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016080:	60606060 	rsbvs	r6, r0, r0, rrx
40016084:	0000007f 	andeq	r0, r0, pc, ror r0
40016088:	607f0000 	rsbsvs	r0, pc, r0
4001608c:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
40016090:	60606060 	rsbvs	r6, r0, r0, rrx
40016094:	00000060 	andeq	r0, r0, r0, rrx
40016098:	633e0000 	teqvs	lr, #0
4001609c:	60606063 	rsbvs	r6, r0, r3, rrx
400160a0:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
400160a4:	0000003b 	andeq	r0, r0, fp, lsr r0
400160a8:	63630000 	cmnvs	r3, #0
400160ac:	7f636363 	svcvc	0x00636363
400160b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400160b4:	00000063 	andeq	r0, r0, r3, rrx
400160b8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400160bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400160c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400160c4:	00000018 	andeq	r0, r0, r8, lsl r0
400160c8:	03030000 	movweq	r0, #12288	; 0x3000
400160cc:	03030303 	movweq	r0, #13059	; 0x3303
400160d0:	63630303 	cmnvs	r3, #201326592	; 0xc000000
400160d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400160d8:	63630000 	cmnvs	r3, #0
400160dc:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
400160e0:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
400160e4:	00000063 	andeq	r0, r0, r3, rrx
400160e8:	60600000 	rsbvs	r0, r0, r0
400160ec:	60606060 	rsbvs	r6, r0, r0, rrx
400160f0:	60606060 	rsbvs	r6, r0, r0, rrx
400160f4:	0000007f 	andeq	r0, r0, pc, ror r0
400160f8:	63630000 	cmnvs	r3, #0
400160fc:	6b7f7f77 	blvs	41ff5ee0 <__ZI_LIMIT__+0x1fdde50>
40016100:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016104:	00000063 	andeq	r0, r0, r3, rrx
40016108:	63630000 	cmnvs	r3, #0
4001610c:	6b7b7373 	blvs	41ef2ee0 <__ZI_LIMIT__+0x1edae50>
40016110:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016114:	00000063 	andeq	r0, r0, r3, rrx
40016118:	633e0000 	teqvs	lr, #0
4001611c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016120:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016124:	0000003e 	andeq	r0, r0, lr, lsr r0
40016128:	337e0000 	cmncc	lr, #0
4001612c:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
40016130:	30303030 	eorscc	r3, r0, r0, lsr r0
40016134:	00000078 	andeq	r0, r0, r8, ror r0
40016138:	633e0000 	teqvs	lr, #0
4001613c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016140:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
40016144:	0007063e 	andeq	r0, r7, lr, lsr r6
40016148:	637e0000 	cmnvs	lr, #0
4001614c:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40016150:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
40016154:	00000063 	andeq	r0, r0, r3, rrx
40016158:	633e0000 	teqvs	lr, #0
4001615c:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
40016160:	63630303 	cmnvs	r3, #201326592	; 0xc000000
40016164:	0000003e 	andeq	r0, r0, lr, lsr r0
40016168:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
4001616c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016170:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016174:	00000018 	andeq	r0, r0, r8, lsl r0
40016178:	63630000 	cmnvs	r3, #0
4001617c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016180:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016184:	0000003e 	andeq	r0, r0, lr, lsr r0
40016188:	63630000 	cmnvs	r3, #0
4001618c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016190:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016194:	00000008 	andeq	r0, r0, r8
40016198:	63630000 	cmnvs	r3, #0
4001619c:	6b636363 	blvs	418eef30 <__ZI_LIMIT__+0x18d6ea0>
400161a0:	63777f7f 	cmnvs	r7, #508	; 0x1fc
400161a4:	00000063 	andeq	r0, r0, r3, rrx
400161a8:	63630000 	cmnvs	r3, #0
400161ac:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
400161b0:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
400161b4:	00000063 	andeq	r0, r0, r3, rrx
400161b8:	c3c30000 	bicgt	r0, r3, #0
400161bc:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
400161c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400161c4:	0000003c 	andeq	r0, r0, ip, lsr r0
400161c8:	437f0000 	cmnmi	pc, #0
400161cc:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
400161d0:	7f606030 	svcvc	0x00606030
400161d4:	0000007f 	andeq	r0, r0, pc, ror r0
400161d8:	303e0000 	eorscc	r0, lr, r0
400161dc:	30303030 	eorscc	r3, r0, r0, lsr r0
400161e0:	30303030 	eorscc	r3, r0, r0, lsr r0
400161e4:	0000003e 	andeq	r0, r0, lr, lsr r0
400161e8:	60600000 	rsbvs	r0, r0, r0
400161ec:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
400161f0:	06060c0c 	streq	r0, [r6], -ip, lsl #24
400161f4:	00000003 	andeq	r0, r0, r3
400161f8:	063e0000 	ldrteq	r0, [lr], -r0
400161fc:	06060606 	streq	r0, [r6], -r6, lsl #12
40016200:	06060606 	streq	r0, [r6], -r6, lsl #12
40016204:	0000003e 	andeq	r0, r0, lr, lsr r0
40016208:	1c080000 	stcne	0, cr0, [r8], {-0}
4001620c:	00006336 	andeq	r6, r0, r6, lsr r3
	...
40016224:	0000ff00 	andeq	pc, r0, r0, lsl #30
40016228:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
4001622c:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
4001623c:	03633e00 	cmneq	r3, #0, 28
40016240:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016244:	0000003f 	andeq	r0, r0, pc, lsr r0
40016248:	60600000 	rsbvs	r0, r0, r0
4001624c:	63637e60 	cmnvs	r3, #96, 28	; 0x600
40016250:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016254:	0000007e 	andeq	r0, r0, lr, ror r0
40016258:	00000000 	andeq	r0, r0, r0
4001625c:	63633e00 	cmnvs	r3, #0, 28
40016260:	63636060 	cmnvs	r3, #96	; 0x60
40016264:	0000003e 	andeq	r0, r0, lr, lsr r0
40016268:	03030000 	movweq	r0, #12288	; 0x3000
4001626c:	63633f03 	cmnvs	r3, #3, 30
40016270:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016274:	0000003f 	andeq	r0, r0, pc, lsr r0
40016278:	00000000 	andeq	r0, r0, r0
4001627c:	63633e00 	cmnvs	r3, #0, 28
40016280:	6363607f 	cmnvs	r3, #127	; 0x7f
40016284:	0000003e 	andeq	r0, r0, lr, lsr r0
40016288:	331e0000 	tstcc	lr, #0
4001628c:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
40016290:	30303030 	eorscc	r3, r0, r0, lsr r0
40016294:	00000030 	andeq	r0, r0, r0, lsr r0
40016298:	00000000 	andeq	r0, r0, r0
4001629c:	63633e00 	cmnvs	r3, #0, 28
400162a0:	3f636363 	svccc	0x00636363
400162a4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400162a8:	60600000 	rsbvs	r0, r0, r0
400162ac:	63637e60 	cmnvs	r3, #96, 28	; 0x600
400162b0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400162b4:	00000063 	andeq	r0, r0, r3, rrx
400162b8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400162bc:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400162c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162c4:	00000018 	andeq	r0, r0, r8, lsl r0
400162c8:	06060000 	streq	r0, [r6], -r0
400162cc:	06060000 	streq	r0, [r6], -r0
400162d0:	06060606 	streq	r0, [r6], -r6, lsl #12
400162d4:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
400162d8:	60600000 	rsbvs	r0, r0, r0
400162dc:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
400162e0:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
400162e4:	00000063 	andeq	r0, r0, r3, rrx
400162e8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400162ec:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400162f4:	00000018 	andeq	r0, r0, r8, lsl r0
400162f8:	00000000 	andeq	r0, r0, r0
400162fc:	6b7f7600 	blvs	41ff3b04 <__ZI_LIMIT__+0x1fdba74>
40016300:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
40016304:	00000063 	andeq	r0, r0, r3, rrx
40016308:	00000000 	andeq	r0, r0, r0
4001630c:	63637e00 	cmnvs	r3, #0, 28
40016310:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016314:	00000063 	andeq	r0, r0, r3, rrx
40016318:	00000000 	andeq	r0, r0, r0
4001631c:	63633e00 	cmnvs	r3, #0, 28
40016320:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016324:	0000003e 	andeq	r0, r0, lr, lsr r0
40016328:	00000000 	andeq	r0, r0, r0
4001632c:	63637e00 	cmnvs	r3, #0, 28
40016330:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
40016334:	60606060 	rsbvs	r6, r0, r0, rrx
40016338:	00000000 	andeq	r0, r0, r0
4001633c:	63633f00 	cmnvs	r3, #0, 30
40016340:	3f636363 	svccc	0x00636363
40016344:	03030303 	movweq	r0, #13059	; 0x3303
40016348:	00000000 	andeq	r0, r0, r0
4001634c:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
40016350:	60606060 	rsbvs	r6, r0, r0, rrx
40016354:	00000060 	andeq	r0, r0, r0, rrx
40016358:	00000000 	andeq	r0, r0, r0
4001635c:	63633e00 	cmnvs	r3, #0, 28
40016360:	63630e38 	cmnvs	r3, #56, 28	; 0x380
40016364:	0000003e 	andeq	r0, r0, lr, lsr r0
40016368:	30300000 	eorscc	r0, r0, r0
4001636c:	30307e30 	eorscc	r7, r0, r0, lsr lr
40016370:	33333030 	teqcc	r3, #48	; 0x30
40016374:	0000001e 	andeq	r0, r0, lr, lsl r0
40016378:	00000000 	andeq	r0, r0, r0
4001637c:	63636300 	cmnvs	r3, #0, 6
40016380:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016384:	0000003f 	andeq	r0, r0, pc, lsr r0
40016388:	00000000 	andeq	r0, r0, r0
4001638c:	63636300 	cmnvs	r3, #0, 6
40016390:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
40016394:	00000008 	andeq	r0, r0, r8
40016398:	00000000 	andeq	r0, r0, r0
4001639c:	63636300 	cmnvs	r3, #0, 6
400163a0:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
400163a4:	00000063 	andeq	r0, r0, r3, rrx
400163a8:	00000000 	andeq	r0, r0, r0
400163ac:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
400163b0:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
400163b4:	00000063 	andeq	r0, r0, r3, rrx
400163b8:	00000000 	andeq	r0, r0, r0
400163bc:	63636300 	cmnvs	r3, #0, 6
400163c0:	3f636363 	svccc	0x00636363
400163c4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400163c8:	00000000 	andeq	r0, r0, r0
400163cc:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
400163d0:	6130180c 	teqvs	r0, ip, lsl #16
400163d4:	0000007f 	andeq	r0, r0, pc, ror r0
400163d8:	18180e00 	ldmdane	r8, {r9, sl, fp}
400163dc:	70181818 	andsvc	r1, r8, r8, lsl r8
400163e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163e4:	00000e18 	andeq	r0, r0, r8, lsl lr
400163e8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400163ec:	00181818 	andseq	r1, r8, r8, lsl r8
400163f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400163f4:	00000018 	andeq	r0, r0, r8, lsl r0
400163f8:	18187000 	ldmdane	r8, {ip, sp, lr}
400163fc:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
40016400:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016404:	00007018 	andeq	r7, r0, r8, lsl r0
40016408:	00000000 	andeq	r0, r0, r0
4001640c:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
40016418:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
4001641c:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
40016420:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016424:	0000007f 	andeq	r0, r0, pc, ror r0
40016428:	633e0000 	teqvs	lr, #0
4001642c:	60606063 	rsbvs	r6, r0, r3, rrx
40016430:	63636060 	cmnvs	r3, #96	; 0x60
40016434:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
40016438:	63630000 	cmnvs	r3, #0
4001643c:	63636300 	cmnvs	r3, #0, 6
40016440:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016444:	0000003f 	andeq	r0, r0, pc, lsr r0
40016448:	180c0600 	stmdane	ip, {r9, sl}
4001644c:	63633e00 	cmnvs	r3, #0, 28
40016450:	6360607f 	cmnvs	r0, #127	; 0x7f
40016454:	0000003e 	andeq	r0, r0, lr, lsr r0
40016458:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001645c:	03633e00 	cmneq	r3, #0, 28
40016460:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016464:	0000003f 	andeq	r0, r0, pc, lsr r0
40016468:	36360000 	ldrtcc	r0, [r6], -r0
4001646c:	03633e00 	cmneq	r3, #0, 28
40016470:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016474:	0000003f 	andeq	r0, r0, pc, lsr r0
40016478:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001647c:	03633e00 	cmneq	r3, #0, 28
40016480:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016484:	0000003f 	andeq	r0, r0, pc, lsr r0
40016488:	1c361c00 	ldcne	12, cr1, [r6], #-0
4001648c:	03633e00 	cmneq	r3, #0, 28
40016490:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
40016494:	0000003f 	andeq	r0, r0, pc, lsr r0
40016498:	00000000 	andeq	r0, r0, r0
4001649c:	63633e00 	cmnvs	r3, #0, 28
400164a0:	63606060 	cmnvs	r0, #96	; 0x60
400164a4:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
400164a8:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
400164ac:	63633e00 	cmnvs	r3, #0, 28
400164b0:	6360607f 	cmnvs	r0, #127	; 0x7f
400164b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400164b8:	36360000 	ldrtcc	r0, [r6], -r0
400164bc:	63633e00 	cmnvs	r3, #0, 28
400164c0:	6360607f 	cmnvs	r0, #127	; 0x7f
400164c4:	0000003e 	andeq	r0, r0, lr, lsr r0
400164c8:	0c183000 	ldceq	0, cr3, [r8], {-0}
400164cc:	63633e00 	cmnvs	r3, #0, 28
400164d0:	6360607f 	cmnvs	r0, #127	; 0x7f
400164d4:	0000003e 	andeq	r0, r0, lr, lsr r0
400164d8:	66660000 	strbtvs	r0, [r6], -r0
400164dc:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400164e0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164e4:	00000018 	andeq	r0, r0, r8, lsl r0
400164e8:	3c180000 	ldccc	0, cr0, [r8], {-0}
400164ec:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
400164f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400164f4:	00000018 	andeq	r0, r0, r8, lsl r0
400164f8:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
400164fc:	1818000c 	ldmdane	r8, {r2, r3}
40016500:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016504:	00000018 	andeq	r0, r0, r8, lsl r0
40016508:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
4001650c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016510:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016514:	00000063 	andeq	r0, r0, r3, rrx
40016518:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
4001651c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016520:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
40016524:	00000063 	andeq	r0, r0, r3, rrx
40016528:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
4001652c:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
40016530:	63636060 	cmnvs	r3, #96	; 0x60
40016534:	0000007f 	andeq	r0, r0, pc, ror r0
40016538:	00000000 	andeq	r0, r0, r0
4001653c:	1b3b6e00 	blne	40ef1d44 <__ZI_LIMIT__+0xed9cb4>
40016540:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
40016544:	00000077 	andeq	r0, r0, r7, ror r0
40016548:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 40016550 <eng8x16+0x928>
4001654c:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
40016550:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
40016554:	0000006f 	andeq	r0, r0, pc, rrx
40016558:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
4001655c:	63633e00 	cmnvs	r3, #0, 28
40016560:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016564:	0000003e 	andeq	r0, r0, lr, lsr r0
40016568:	36360000 	ldrtcc	r0, [r6], -r0
4001656c:	63633e00 	cmnvs	r3, #0, 28
40016570:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016574:	0000003e 	andeq	r0, r0, lr, lsr r0
40016578:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001657c:	63633e00 	cmnvs	r3, #0, 28
40016580:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016584:	0000003e 	andeq	r0, r0, lr, lsr r0
40016588:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
4001658c:	63636300 	cmnvs	r3, #0, 6
40016590:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016594:	0000003f 	andeq	r0, r0, pc, lsr r0
40016598:	0c183000 	ldceq	0, cr3, [r8], {-0}
4001659c:	63636300 	cmnvs	r3, #0, 6
400165a0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400165a4:	0000003f 	andeq	r0, r0, pc, lsr r0
400165a8:	36360000 	ldrtcc	r0, [r6], -r0
400165ac:	63636300 	cmnvs	r3, #0, 6
400165b0:	3f636363 	svccc	0x00636363
400165b4:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
400165b8:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
400165bc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400165c0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400165c4:	0000003e 	andeq	r0, r0, lr, lsr r0
400165c8:	63006363 	movwvs	r6, #867	; 0x363
400165cc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400165d0:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
400165d4:	0000003f 	andeq	r0, r0, pc, lsr r0
400165d8:	0c0c0000 	stceq	0, cr0, [ip], {-0}
400165dc:	6063633e 	rsbvs	r6, r3, lr, lsr r3
400165e0:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
400165e4:	0000000c 	andeq	r0, r0, ip
400165e8:	361c0000 	ldrcc	r0, [ip], -r0
400165ec:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
400165f0:	73303030 	teqvc	r0, #48	; 0x30
400165f4:	0000007e 	andeq	r0, r0, lr, ror r0
400165f8:	c3c30000 	bicgt	r0, r3, #0
400165fc:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
40016600:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
40016604:	0000003c 	andeq	r0, r0, ip, lsr r0
40016608:	66fc0000 	ldrbtvs	r0, [ip], r0
4001660c:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
40016610:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
40016614:	000000f3 	strdeq	r0, [r0], -r3
40016618:	1b0e0000 	blne	40396620 <__ZI_LIMIT__+0x37e590>
4001661c:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
40016620:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016624:	00000070 	andeq	r0, r0, r0, ror r0
40016628:	30180c00 	andscc	r0, r8, r0, lsl #24
4001662c:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
40016630:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
40016634:	0000003b 	andeq	r0, r0, fp, lsr r0
40016638:	30180c00 	andscc	r0, r8, r0, lsl #24
4001663c:	18183800 	ldmdane	r8, {fp, ip, sp}
40016640:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016644:	0000003c 	andeq	r0, r0, ip, lsr r0
40016648:	180c0600 	stmdane	ip, {r9, sl}
4001664c:	63633e00 	cmnvs	r3, #0, 28
40016650:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016654:	0000003e 	andeq	r0, r0, lr, lsr r0
40016658:	30180c00 	andscc	r0, r8, r0, lsl #24
4001665c:	63636300 	cmnvs	r3, #0, 6
40016660:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016664:	0000003f 	andeq	r0, r0, pc, lsr r0
40016668:	3b6e0000 	blcc	41b96670 <__ZI_LIMIT__+0x1b7e5e0>
4001666c:	63637e00 	cmnvs	r3, #0, 28
40016670:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016674:	00000063 	andeq	r0, r0, r3, rrx
40016678:	63006e3b 	movwvs	r6, #3643	; 0xe3b
4001667c:	6b7b7373 	blvs	41ef3450 <__ZI_LIMIT__+0x1edb3c0>
40016680:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
40016684:	00000063 	andeq	r0, r0, r3, rrx
40016688:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
4001668c:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
40016698:	6c6c3800 	stclvs	8, cr3, [ip], #-0
4001669c:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
400166a8:	0c0c0000 	stceq	0, cr0, [ip], {-0}
400166ac:	180c0c00 	stmdane	ip, {sl, fp}
400166b0:	63636030 	cmnvs	r3, #48	; 0x30
400166b4:	0000003e 	andeq	r0, r0, lr, lsr r0
400166b8:	00000000 	andeq	r0, r0, r0
400166bc:	7f000000 	svcvc	0x00000000
400166c0:	60606060 	rsbvs	r6, r0, r0, rrx
400166c4:	00000060 	andeq	r0, r0, r0, rrx
400166c8:	00000000 	andeq	r0, r0, r0
400166cc:	7f000000 	svcvc	0x00000000
400166d0:	03030303 	movweq	r0, #13059	; 0x3303
400166d4:	00000003 	andeq	r0, r0, r3
400166d8:	63e06000 	mvnvs	r6, #0
400166dc:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
400166e0:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
400166e4:	0000001f 	andeq	r0, r0, pc, lsl r0
400166e8:	63e06000 	mvnvs	r6, #0
400166ec:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
400166f0:	3f36de6e 	svccc	0x0036de6e
400166f4:	00000006 	andeq	r0, r0, r6
400166f8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
400166fc:	18181800 	ldmdane	r8, {fp, ip}
40016700:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
40016704:	00000018 	andeq	r0, r0, r8, lsl r0
40016708:	1b090000 	blne	40256710 <__ZI_LIMIT__+0x23e680>
4001670c:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
40016710:	1b1b3636 	blne	406e3ff0 <__ZI_LIMIT__+0x6cbf60>
40016714:	00000009 	andeq	r0, r0, r9
40016718:	6c480000 	marvs	acc0, r0, r8
4001671c:	1b36366c 	blne	40da40d4 <__ZI_LIMIT__+0xd8c044>
40016720:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
40016724:	00000048 	andeq	r0, r0, r8, asr #32
40016728:	11441144 	cmpne	r4, r4, asr #2
4001672c:	11441144 	cmpne	r4, r4, asr #2
40016730:	11441144 	cmpne	r4, r4, asr #2
40016734:	11441144 	cmpne	r4, r4, asr #2
40016738:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
4001673c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016740:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016744:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
40016748:	bbeebbee 	bllt	3fbc5708 <GPM4DAT+0x2ebc5424>
4001674c:	bbeebbee 	bllt	3fbc570c <GPM4DAT+0x2ebc5428>
40016750:	bbeebbee 	bllt	3fbc5710 <GPM4DAT+0x2ebc542c>
40016754:	bbeebbee 	bllt	3fbc5714 <GPM4DAT+0x2ebc5430>
40016758:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001675c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016760:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016764:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016768:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001676c:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
40016770:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016774:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016778:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001677c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016780:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
40016784:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016788:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001678c:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
40016790:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016794:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016798:	00000000 	andeq	r0, r0, r0
4001679c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
400167a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167a8:	00000000 	andeq	r0, r0, r0
400167ac:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
400167b0:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
400167b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400167b8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167bc:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
400167c0:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
400167c4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167c8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167cc:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167d0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167d4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167d8:	00000000 	andeq	r0, r0, r0
400167dc:	06fe0000 	ldrbteq	r0, [lr], r0
400167e0:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
400167e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167ec:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
400167f0:	000000fe 	strdeq	r0, [r0], -lr
400167f4:	00000000 	andeq	r0, r0, r0
400167f8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400167fc:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
40016808:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001680c:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
40016810:	000000f8 	strdeq	r0, [r0], -r8
	...
4001681c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
40016820:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016824:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016828:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001682c:	1f181818 	svcne	0x00181818
	...
40016838:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001683c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
4001684c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
40016850:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016854:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016858:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001685c:	1f181818 	svcne	0x00181818
40016860:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016864:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016868:	00000000 	andeq	r0, r0, r0
4001686c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
40016878:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001687c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016880:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016884:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016888:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001688c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016890:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016894:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016898:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001689c:	37363636 			; <UNDEFINED> instruction: 0x37363636
400168a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168a8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168ac:	30373636 	eorscc	r3, r7, r6, lsr r6
400168b0:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
400168bc:	303f0000 	eorscc	r0, pc, r0
400168c0:	36363637 			; <UNDEFINED> instruction: 0x36363637
400168c4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168c8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168cc:	00f73636 	rscseq	r3, r7, r6, lsr r6
400168d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
400168dc:	00ff0000 	rscseq	r0, pc, r0
400168e0:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
400168e4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168ec:	36373636 			; <UNDEFINED> instruction: 0x36373636
400168f0:	36363637 			; <UNDEFINED> instruction: 0x36363637
400168f4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400168f8:	00000000 	andeq	r0, r0, r0
400168fc:	00ff0000 	rscseq	r0, pc, r0
40016900:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016904:	00000000 	andeq	r0, r0, r0
40016908:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001690c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
40016910:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016914:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016918:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001691c:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
40016920:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016924:	00000000 	andeq	r0, r0, r0
40016928:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001692c:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
4001693c:	00ff0000 	rscseq	r0, pc, r0
40016940:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
40016944:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016948:	00000000 	andeq	r0, r0, r0
4001694c:	ff000000 			; <UNDEFINED> instruction: 0xff000000

40016950 <.LANCHOR2>:
40016950:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016954:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016958:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001695c:	3f363636 	svccc	0x00363636
	...
40016968:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
4001696c:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
40016970:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
4001697c:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
40016980:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
40016984:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016988:	00000000 	andeq	r0, r0, r0
4001698c:	3f000000 	svccc	0x00000000
40016990:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016994:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016998:	36363636 			; <UNDEFINED> instruction: 0x36363636
4001699c:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
400169a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
400169a4:	36363636 			; <UNDEFINED> instruction: 0x36363636
400169a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400169ac:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
400169b0:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
400169b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400169b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400169bc:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
400169cc:	1f000000 	svcne	0x00000000
400169d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400169d4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
400169d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400169f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169f8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
400169fc:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016a00:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016a04:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
40016a08:	0f0f0f0f 	svceq	0x000f0f0f
40016a0c:	0f0f0f0f 	svceq	0x000f0f0f
40016a10:	0f0f0f0f 	svceq	0x000f0f0f
40016a14:	0f0f0f0f 	svceq	0x000f0f0f
40016a18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016a2c:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
40016a30:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
40016a34:	0000003b 	andeq	r0, r0, fp, lsr r0
40016a38:	663c0000 	ldrtvs	r0, [ip], -r0
40016a3c:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
40016a40:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016a44:	6060607c 	rsbvs	r6, r0, ip, ror r0
40016a48:	637f0000 	cmnvs	pc, #0
40016a4c:	60606063 	rsbvs	r6, r0, r3, rrx
40016a50:	60606060 	rsbvs	r6, r0, r0, rrx
40016a54:	00000060 	andeq	r0, r0, r0, rrx
40016a58:	00000000 	andeq	r0, r0, r0
40016a5c:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
40016a60:	36363636 			; <UNDEFINED> instruction: 0x36363636
40016a64:	00000036 	andeq	r0, r0, r6, lsr r0
40016a68:	637f0000 	cmnvs	pc, #0
40016a6c:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
40016a70:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
40016a74:	0000007f 	andeq	r0, r0, pc, ror r0
40016a78:	00000000 	andeq	r0, r0, r0
40016a7c:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
40016a80:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016a84:	0000003c 	andeq	r0, r0, ip, lsr r0
40016a88:	00000000 	andeq	r0, r0, r0
40016a8c:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
40016a90:	76666666 	strbtvc	r6, [r6], -r6, ror #12
40016a94:	6060607f 	rsbvs	r6, r0, pc, ror r0
40016a98:	00000000 	andeq	r0, r0, r0
40016a9c:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
40016aa0:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016aa4:	0000000c 	andeq	r0, r0, ip
40016aa8:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
40016aac:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
40016ab0:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
40016ab4:	0000007e 	andeq	r0, r0, lr, ror r0
40016ab8:	663c0000 	ldrtvs	r0, [ip], -r0
40016abc:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
40016ac0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016ac4:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ac8:	633e0000 	teqvs	lr, #0
40016acc:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016ad0:	36363677 			; <UNDEFINED> instruction: 0x36363677
40016ad4:	00000077 	andeq	r0, r0, r7, ror r0
40016ad8:	1b0e0000 	blne	40396ae0 <__ZI_LIMIT__+0x37ea50>
40016adc:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
40016ae0:	66666666 	strbtvs	r6, [r6], -r6, ror #12
40016ae4:	0000003c 	andeq	r0, r0, ip, lsr r0
40016ae8:	00000000 	andeq	r0, r0, r0
40016aec:	6b7f3600 	blvs	41fe42f4 <__ZI_LIMIT__+0x1fcc264>
40016af0:	0000367f 	andeq	r3, r0, pc, ror r6
40016af4:	00000000 	andeq	r0, r0, r0
40016af8:	06060000 	streq	r0, [r6], -r0
40016afc:	6f673e1e 	svcvs	0x00673e1e
40016b00:	3e737b7f 	vmovcc.s8	r7, d3[7]
40016b04:	0030303c 	eorseq	r3, r0, ip, lsr r0
40016b08:	1f000000 	svcne	0x00000000
40016b0c:	7f606030 	svcvc	0x00606030
40016b10:	1f306060 	svcne	0x00306060
40016b14:	00000000 	andeq	r0, r0, r0
40016b18:	633e0000 	teqvs	lr, #0
40016b1c:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b20:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
40016b24:	00000063 	andeq	r0, r0, r3, rrx
40016b28:	00000000 	andeq	r0, r0, r0
40016b2c:	7f00007f 	svcvc	0x0000007f
40016b30:	007f0000 	rsbseq	r0, pc, r0
	...
40016b3c:	ff181818 			; <UNDEFINED> instruction: 0xff181818
40016b40:	00181818 	andseq	r1, r8, r8, lsl r8
40016b44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40016b48:	30600000 	rsbcc	r0, r0, r0
40016b4c:	0c060c18 	stceq	12, cr0, [r6], {24}
40016b50:	00603018 	rsbeq	r3, r0, r8, lsl r0
40016b54:	0000007e 	andeq	r0, r0, lr, ror r0
40016b58:	0c060000 	stceq	0, cr0, [r6], {-0}
40016b5c:	30603018 	rsbcc	r3, r0, r8, lsl r0
40016b60:	00060c18 	andeq	r0, r6, r8, lsl ip
40016b64:	0000007e 	andeq	r0, r0, lr, ror r0
40016b68:	1b0e0000 	blne	40396b70 <__ZI_LIMIT__+0x37eae0>
40016b6c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b70:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b74:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b78:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b7c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
40016b80:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
40016b84:	00000070 	andeq	r0, r0, r0, ror r0
40016b88:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
40016b8c:	ff000018 			; <UNDEFINED> instruction: 0xff000018
40016b90:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
40016b9c:	700edb70 	andvc	sp, lr, r0, ror fp
40016ba0:	00000edb 	ldrdeq	r0, [r0], -fp
40016ba4:	00000000 	andeq	r0, r0, r0
40016ba8:	361c0000 	ldrcc	r0, [ip], -r0
40016bac:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
40016bbc:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
40016bc0:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
40016bcc:	3c3c1800 	ldccc	8, cr1, [ip], #-0
40016bd0:	00000018 	andeq	r0, r0, r8, lsl r0
40016bd4:	00000000 	andeq	r0, r0, r0
40016bd8:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
40016bdc:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
40016be0:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
40016be4:	0000000c 	andeq	r0, r0, ip
40016be8:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
40016bec:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
40016bf8:	0c6c3800 	stcleq	8, cr3, [ip], #-0
40016bfc:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
40016c0c:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
40016c10:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

40016c28 <_ctype_>:
40016c28:	20202000 	eorcs	r2, r0, r0
40016c2c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c30:	28282020 	stmdacs	r8!, {r5, sp}
40016c34:	20282828 	eorcs	r2, r8, r8, lsr #16
40016c38:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c3c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c40:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c44:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c48:	10108820 	andsne	r8, r0, r0, lsr #16
40016c4c:	10101010 	andsne	r1, r0, r0, lsl r0
40016c50:	10101010 	andsne	r1, r0, r0, lsl r0
40016c54:	10101010 	andsne	r1, r0, r0, lsl r0
40016c58:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
40016c5c:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
40016c60:	10040404 	andne	r0, r4, r4, lsl #8
40016c64:	10101010 	andsne	r1, r0, r0, lsl r0
40016c68:	41411010 	cmpmi	r1, r0, lsl r0
40016c6c:	41414141 	cmpmi	r1, r1, asr #2
40016c70:	01010101 	tsteq	r1, r1, lsl #2
40016c74:	01010101 	tsteq	r1, r1, lsl #2
40016c78:	01010101 	tsteq	r1, r1, lsl #2
40016c7c:	01010101 	tsteq	r1, r1, lsl #2
40016c80:	01010101 	tsteq	r1, r1, lsl #2
40016c84:	10101010 	andsne	r1, r0, r0, lsl r0
40016c88:	42421010 	submi	r1, r2, #16
40016c8c:	42424242 	submi	r4, r2, #536870916	; 0x20000004
40016c90:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016c94:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016c98:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016c9c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016ca0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016ca4:	10101010 	andsne	r1, r0, r0, lsl r0
40016ca8:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40016d2c <_global_impure_ptr>:
40016d2c:	400175f0 	strdmi	r7, [r1], -r0

40016d30 <blanks.6744>:
40016d30:	20202020 	eorcs	r2, r0, r0, lsr #32
40016d34:	20202020 	eorcs	r2, r0, r0, lsr #32
40016d38:	20202020 	eorcs	r2, r0, r0, lsr #32
40016d3c:	20202020 	eorcs	r2, r0, r0, lsr #32

40016d40 <zeroes.6745>:
40016d40:	30303030 	eorscc	r3, r0, r0, lsr r0
40016d44:	30303030 	eorscc	r3, r0, r0, lsr r0
40016d48:	30303030 	eorscc	r3, r0, r0, lsr r0
40016d4c:	30303030 	eorscc	r3, r0, r0, lsr r0

40016d50 <p05.5289>:
40016d50:	00000005 	andeq	r0, r0, r5
40016d54:	00000019 	andeq	r0, r0, r9, lsl r0
40016d58:	0000007d 	andeq	r0, r0, sp, ror r0
40016d5c:	00000000 	andeq	r0, r0, r0

40016d60 <__mprec_tens>:
40016d60:	00000000 	andeq	r0, r0, r0
40016d64:	3ff00000 	svccc	0x00f00000	; IMB
40016d68:	00000000 	andeq	r0, r0, r0
40016d6c:	40240000 	eormi	r0, r4, r0
40016d70:	00000000 	andeq	r0, r0, r0
40016d74:	40590000 	subsmi	r0, r9, r0
40016d78:	00000000 	andeq	r0, r0, r0
40016d7c:	408f4000 	addmi	r4, pc, r0
40016d80:	00000000 	andeq	r0, r0, r0
40016d84:	40c38800 	sbcmi	r8, r3, r0, lsl #16
40016d88:	00000000 	andeq	r0, r0, r0
40016d8c:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
40016d90:	00000000 	andeq	r0, r0, r0
40016d94:	412e8480 	smlawbmi	lr, r0, r4, r8
40016d98:	00000000 	andeq	r0, r0, r0
40016d9c:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
40016da0:	00000000 	andeq	r0, r0, r0
40016da4:	4197d784 	orrsmi	sp, r7, r4, lsl #15
40016da8:	00000000 	andeq	r0, r0, r0
40016dac:	41cdcd65 	bicmi	ip, sp, r5, ror #26
40016db0:	20000000 	andcs	r0, r0, r0
40016db4:	4202a05f 	andmi	sl, r2, #95	; 0x5f
40016db8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
40016dbc:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
40016dc0:	a2000000 	andge	r0, r0, #0
40016dc4:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
40016dc8:	e5400000 	strb	r0, [r0, #-0]
40016dcc:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
40016dd0:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
40016dd4:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
40016dd8:	26340000 	ldrtcs	r0, [r4], -r0
40016ddc:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
40016de0:	37e08000 	strbcc	r8, [r0, r0]!
40016de4:	4341c379 	movtmi	ip, #4985	; 0x1379
40016de8:	85d8a000 	ldrbhi	sl, [r8]
40016dec:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
40016df0:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
40016df4:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
40016df8:	60913d00 	addsvs	r3, r1, r0, lsl #26
40016dfc:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
40016e00:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
40016e04:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
40016e08:	d6e2ef50 	usatle	lr, #2, r0, asr #30
40016e0c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
40016e10:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
40016e14:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
40016e18:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
40016e1c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
40016e20:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
40016e24:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

40016e28 <__mprec_tinytens>:
40016e28:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
40016e2c:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
40016e30:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
40016e34:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
40016e38:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
40016e3c:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
40016e40:	cf8c979d 	svcgt	0x008c979d
40016e44:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
40016e48:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
40016e4c:	0ac80628 	beq	3f2186f4 <GPM4DAT+0x2e218410>

40016e50 <__mprec_bigtens>:
40016e50:	37e08000 	strbcc	r8, [r0, r0]!
40016e54:	4341c379 	movtmi	ip, #4985	; 0x1379
40016e58:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
40016e5c:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
40016e60:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
40016e64:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
40016e68:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
40016e6c:	5a827748 	bpl	3e0b4b94 <GPM4DAT+0x2d0b48b0>
40016e70:	7f73bf3c 	svcvc	0x0073bf3c
40016e74:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

40016e78 <blanks.6688>:
40016e78:	20202020 	eorcs	r2, r0, r0, lsr #32
40016e7c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016e80:	20202020 	eorcs	r2, r0, r0, lsr #32
40016e84:	20202020 	eorcs	r2, r0, r0, lsr #32

40016e88 <zeroes.6689>:
40016e88:	30303030 	eorscc	r3, r0, r0, lsr r0
40016e8c:	30303030 	eorscc	r3, r0, r0, lsr r0
40016e90:	30303030 	eorscc	r3, r0, r0, lsr r0
40016e94:	30303030 	eorscc	r3, r0, r0, lsr r0
40016e98:	61766e49 	cmnvs	r6, r9, asr #28
40016e9c:	5f64696c 	svcpl	0x0064696c
40016ea0:	0a525349 	beq	414abbcc <__ZI_LIMIT__+0x1493b3c>
40016ea4:	00000000 	andeq	r0, r0, r0
40016ea8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
40016eac:	3e3d2031 	mrccc	0, 1, r2, cr13, cr1, {1}
40016eb0:	0a632520 	beq	418e0338 <__ZI_LIMIT__+0x18c82a8>
40016eb4:	00000000 	andeq	r0, r0, r0
40016eb8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
40016ebc:	495f3072 	ldmdbmi	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
40016ec0:	63205253 	teqvs	r0, #805306373	; 0x30000005
40016ec4:	656c6c61 	strbvs	r6, [ip, #-3169]!	; 0xfffff39f
40016ec8:	00000a64 	andeq	r0, r0, r4, ror #20
40016ecc:	2d444e55 	stclcs	14, cr4, [r4, #-340]	; 0xfffffeac
40016ed0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
40016ed4:	6f697470 	svcvs	0x00697470
40016ed8:	5b40206e 	blpl	4101f098 <__ZI_LIMIT__+0x1007008>
40016edc:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016ee0:	6f4d0a5d 	svcvs	0x004d0a5d
40016ee4:	305b6564 	subscc	r6, fp, r4, ror #10
40016ee8:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016eec:	0000000a 	andeq	r0, r0, sl
40016ef0:	65646e55 	strbvs	r6, [r4, #-3669]!	; 0xfffff1ab
40016ef4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
40016ef8:	6f432064 	svcvs	0x00432064
40016efc:	56206564 	strtpl	r6, [r0], -r4, ror #10
40016f00:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
40016f04:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016f08:	000a5d58 	andeq	r5, sl, r8, asr sp
40016f0c:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016f10:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016f14:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016f18:	40206e6f 	eormi	r6, r0, pc, ror #28
40016f1c:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016f20:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016f24:	5b65646f 	blpl	419700e8 <__ZI_LIMIT__+0x1958058>
40016f28:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016f2c:	00000a5d 	andeq	r0, r0, sp, asr sl
40016f30:	54424144 	strbpl	r4, [r2], #-324	; 0xfffffebc
40016f34:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016f38:	4120746c 	teqmi	r0, ip, ror #8
40016f3c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016f40:	305b7373 	subscc	r7, fp, r3, ror r3
40016f44:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016f48:	0000000a 	andeq	r0, r0, sl
40016f4c:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016f50:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016f54:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016f58:	6d6f440a 	cfstrdvs	mvd4, [pc, #-40]!	; 40016f38 <zeroes.6689+0xb0>
40016f5c:	5b6e6961 	blpl	41bb14e8 <__ZI_LIMIT__+0x1b99458>
40016f60:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016f64:	65520a5d 	ldrbvs	r0, [r2, #-2653]	; 0xfffff5a3
40016f68:	30286461 	eorcc	r6, r8, r1, ror #8
40016f6c:	72572f29 	subsvc	r2, r7, #41, 30	; 0xa4
40016f70:	28657469 	stmdacs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^
40016f74:	255b2931 	ldrbcs	r2, [fp, #-2353]	; 0xfffff6cf
40016f78:	410a5d64 	tstmi	sl, r4, ror #26
40016f7c:	442d4958 	strtmi	r4, [sp], #-2392	; 0xfffff6a8
40016f80:	646f6365 	strbtvs	r6, [pc], #-869	; 40016f88 <zeroes.6689+0x100>
40016f84:	29302865 	ldmdbcs	r0!, {r0, r2, r5, r6, fp, sp}
40016f88:	616c532f 	cmnvs	ip, pc, lsr #6
40016f8c:	31286576 	teqcc	r8, r6, ror r5
40016f90:	64255b29 	strtvs	r5, [r5], #-2857	; 0xfffff4d7
40016f94:	00000a5d 	andeq	r0, r0, sp, asr sl
40016f98:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016f9c:	6378452d 	cmnvs	r8, #188743680	; 0xb400000
40016fa0:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
40016fa4:	40206e6f 	eormi	r6, r0, pc, ror #28
40016fa8:	2578305b 	ldrbcs	r3, [r8, #-91]!	; 0xffffffa5
40016fac:	4d0a5d58 	stcmi	13, cr5, [sl, #-352]	; 0xfffffea0
40016fb0:	5b65646f 	blpl	41970174 <__ZI_LIMIT__+0x19580e4>
40016fb4:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40016fb8:	00000a5d 	andeq	r0, r0, sp, asr sl
40016fbc:	54424150 	strbpl	r4, [r2], #-336	; 0xfffffeb0
40016fc0:	7561462d 	strbvc	r4, [r1, #-1581]!	; 0xfffff9d3
40016fc4:	4120746c 	teqmi	r0, ip, ror #8
40016fc8:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
40016fcc:	305b7373 	subscc	r7, fp, r3, ror r3
40016fd0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016fd4:	0000000a 	andeq	r0, r0, sl
40016fd8:	73616552 	cmnvc	r1, #343932928	; 0x14800000
40016fdc:	305b6e6f 	subscc	r6, fp, pc, ror #28
40016fe0:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40016fe4:	4958410a 	ldmdbmi	r8, {r1, r3, r8, lr}^
40016fe8:	6365442d 	cmnvs	r5, #754974720	; 0x2d000000
40016fec:	2865646f 	stmdacs	r5!, {r0, r1, r2, r3, r5, r6, sl, sp, lr}^
40016ff0:	532f2930 	teqpl	pc, #48, 18	; 0xc0000
40016ff4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
40016ff8:	5b293128 	blpl	40a634a0 <__ZI_LIMIT__+0xa4b410>
40016ffc:	0a5d6425 	beq	41770098 <__ZI_LIMIT__+0x1758008>
40017000:	00000000 	andeq	r0, r0, r0
40017004:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
40017008:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
4001700c:	6f697470 	svcvs	0x00697470
40017010:	5b40206e 	blpl	4101f1d0 <__ZI_LIMIT__+0x1007140>
40017014:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40017018:	6f4d0a5d 	svcvs	0x004d0a5d
4001701c:	305b6564 	subscc	r6, fp, r4, ror #10
40017020:	5d582578 	cfldr64pl	mvdx2, [r8, #-480]	; 0xfffffe20
40017024:	0000000a 	andeq	r0, r0, sl
40017028:	2d435653 	stclcs	6, cr5, [r3, #-332]	; 0xfffffeb4
4001702c:	255b4449 	ldrbcs	r4, [fp, #-1097]	; 0xfffffbb7
40017030:	000a5d75 	andeq	r5, sl, r5, ror sp
40017034:	20646964 	rsbcs	r6, r4, r4, ror #18
40017038:	72207469 	eorvc	r7, r0, #1761607680	; 0x69000000
4001703c:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
40017040:	51524920 	cmppl	r2, r0, lsr #18
40017044:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
40017048:	74786574 	ldrbtvc	r6, [r8], #-1396	; 0xfffffa8c
4001704c:	6977535f 	ldmdbvs	r7!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
40017050:	3f686374 	svccc	0x00686374
40017054:	0000000a 	andeq	r0, r0, sl
40017058:	41727563 	cmnmi	r2, r3, ror #10
4001705c:	3a646973 	bcc	41931630 <__ZI_LIMIT__+0x19195a0>
40017060:	0a642520 	beq	419204e8 <__ZI_LIMIT__+0x1908458>
40017064:	00000000 	andeq	r0, r0, r0
40017068:	20657270 	rsbcs	r7, r5, r0, ror r2
4001706c:	7563202d 	strbvc	r2, [r3, #-45]!	; 0xffffffd3
40017070:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
40017074:	63705f74 	cmnvs	r0, #116, 30	; 0x1d0
40017078:	65722062 	ldrbvs	r2, [r2, #-98]!	; 0xffffff9e
4001707c:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0xfffff699
40017080:	25207265 	strcs	r7, [r0, #-613]!	; 0xfffffd9b
40017084:	203a2064 	eorscs	r2, sl, r4, rrx
40017088:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001708c:	0000000a 	andeq	r0, r0, sl
40017090:	74736f70 	ldrbtvc	r6, [r3], #-3952	; 0xfffff090
40017094:	63202d20 	teqvs	r0, #32, 26	; 0x800
40017098:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
4001709c:	705f746e 	subsvc	r7, pc, lr, ror #8
400170a0:	72206263 	eorvc	r6, r0, #805306374	; 0x30000006
400170a4:	73696765 	cmnvc	r9, #26476544	; 0x1940000
400170a8:	20726574 	rsbscs	r6, r2, r4, ror r5
400170ac:	3a206425 	bcc	40830148 <__ZI_LIMIT__+0x8180b8>
400170b0:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
400170b4:	00000a78 	andeq	r0, r0, r8, ror sl
400170b8:	5f626370 	svcpl	0x00626370
400170bc:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
400170c0:	5d64255b 	cfstr64pl	mvdx2, [r4, #-364]!	; 0xfffffe94
400170c4:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
400170c8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
400170cc:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
400170d0:	30203a20 	eorcc	r3, r0, r0, lsr #20
400170d4:	0a782578 	beq	41e206bc <__ZI_LIMIT__+0x1e0862c>
400170d8:	00000000 	andeq	r0, r0, r0
400170dc:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
400170e0:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
400170e4:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
400170e8:	0000000a 	andeq	r0, r0, sl
400170ec:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
400170f0:	65725020 	ldrbvs	r5, [r2, #-32]!	; 0xffffffe0
400170f4:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
400170f8:	0000000a 	andeq	r0, r0, sl
400170fc:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017100:	62656420 	rsbvs	r6, r5, #32, 8	; 0x20000000
40017104:	0a306775 	beq	40c30ee0 <__ZI_LIMIT__+0xc18e50>
40017108:	00000000 	andeq	r0, r0, r0
4001710c:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017110:	62656420 	rsbvs	r6, r5, #32, 8	; 0x20000000
40017114:	0a316775 	beq	40c70ef0 <__ZI_LIMIT__+0xc58e60>
40017118:	00000000 	andeq	r0, r0, r0
4001711c:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017120:	62656420 	rsbvs	r6, r5, #32, 8	; 0x20000000
40017124:	20316775 	eorscs	r6, r1, r5, ror r7
40017128:	5341202d 	movtpl	r2, #4141	; 0x102d
4001712c:	203a4449 	eorscs	r4, sl, r9, asr #8
40017130:	000a6425 	andeq	r6, sl, r5, lsr #8
40017134:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017138:	62656420 	rsbvs	r6, r5, #32, 8	; 0x20000000
4001713c:	0a326775 	beq	40cb0f18 <__ZI_LIMIT__+0xc98e88>
40017140:	00000000 	andeq	r0, r0, r0
40017144:	3479654b 	ldrbtcc	r6, [r9], #-1355	; 0xfffffab5
40017148:	62656420 	rsbvs	r6, r5, #32, 8	; 0x20000000
4001714c:	20326775 	eorscs	r6, r2, r5, ror r7
40017150:	5341202d 	movtpl	r2, #4141	; 0x102d
40017154:	203a4449 	eorscs	r4, sl, r9, asr #8
40017158:	000a6425 	andeq	r6, sl, r5, lsr #8
4001715c:	30505041 	subscc	r5, r0, r1, asr #32
40017160:	41545320 	cmpmi	r4, r0, lsr #6
40017164:	74204b43 	strtvc	r4, [r0], #-2883	; 0xfffff4bd
40017168:	00747365 	rsbseq	r7, r4, r5, ror #6
4001716c:	253d7066 	ldrcs	r7, [sp, #-102]!	; 0xffffff9a
40017170:	202c7823 	eorcs	r7, ip, r3, lsr #16
40017174:	3d776172 	ldfcce	f6, [r7, #-456]!	; 0xfffffe38
40017178:	2c782325 	ldclcs	3, cr2, [r8], #-148	; 0xffffff6c
4001717c:	253d7720 	ldrcs	r7, [sp, #-1824]!	; 0xfffff8e0
40017180:	68202c64 	stmdavs	r0!, {r2, r5, r6, sl, fp, sp}
40017184:	0a64253d 	beq	41920680 <__ZI_LIMIT__+0x19085f0>
40017188:	00000000 	andeq	r0, r0, r0
4001718c:	5454700a 	ldrbpl	r7, [r4], #-10
40017190:	25203a20 	strcs	r3, [r0, #-2592]!	; 0xfffff5e0
40017194:	00000a70 	andeq	r0, r0, r0, ror sl
40017198:	54702a0a 	ldrbtpl	r2, [r0], #-2570	; 0xfffff5f6
4001719c:	203a2054 	eorscs	r2, sl, r4, asr r0
400171a0:	000a5825 	andeq	r5, sl, r5, lsr #16
400171a4:	6863200a 	stmdavs	r3!, {r1, r3, sp}^
400171a8:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
400171ac:	702a2064 	eorvc	r2, sl, r4, rrx
400171b0:	3a205454 	bcc	4082c308 <__ZI_LIMIT__+0x814278>
400171b4:	0a582520 	beq	4162063c <__ZI_LIMIT__+0x16085ac>
400171b8:	00000000 	andeq	r0, r0, r0
400171bc:	5050410a 	subspl	r4, r0, sl, lsl #2
400171c0:	55522030 	ldrbpl	r2, [r2, #-48]	; 0xffffffd0
400171c4:	00000a4e 	andeq	r0, r0, lr, asr #20
400171c8:	44495341 	strbmi	r5, [r9], #-833	; 0xfffffcbf
400171cc:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
400171d0:	0000000a 	andeq	r0, r0, sl
400171d4:	5454200a 	ldrbpl	r2, [r4], #-10
400171d8:	20305242 	eorscs	r5, r0, r2, asr #4
400171dc:	5825203a 	stmdapl	r5!, {r1, r3, r4, r5, sp}
400171e0:	00000000 	andeq	r0, r0, r0
400171e4:	5050410a 	subspl	r4, r0, sl, lsl #2
400171e8:	55522031 	ldrbpl	r2, [r2, #-49]	; 0xffffffcf
400171ec:	00000a4e 	andeq	r0, r0, lr, asr #20
400171f0:	5454200a 	ldrbpl	r2, [r4], #-10
400171f4:	20315242 	eorscs	r5, r1, r2, asr #4
400171f8:	5825203a 	stmdapl	r5!, {r1, r3, r4, r5, sp}
400171fc:	00000000 	andeq	r0, r0, r0
40017200:	20534f0a 	subscs	r4, r3, sl, lsl #30
40017204:	706d6554 	rsbvc	r6, sp, r4, asr r5
40017208:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
4001720c:	0000000a 	andeq	r0, r0, sl
40017210:	3d3d3d0a 	ldccc	13, cr3, [sp, #-40]!	; 0xffffffd8
40017214:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
40017218:	0a3d3d3d 	beq	40f66714 <__ZI_LIMIT__+0xf4e684>
4001721c:	00000000 	andeq	r0, r0, r0
40017220:	5f626370 	svcpl	0x00626370
40017224:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
40017228:	205d305b 	subscs	r3, sp, fp, asr r0
4001722c:	20642572 	rsbcs	r2, r4, r2, ror r5
40017230:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40017234:	0a207825 	beq	408352d0 <__ZI_LIMIT__+0x81d240>
40017238:	00000000 	andeq	r0, r0, r0
4001723c:	5f626370 	svcpl	0x00626370
40017240:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
40017244:	205d315b 	subscs	r3, sp, fp, asr r1
40017248:	20642572 	rsbcs	r2, r4, r2, ror r5
4001724c:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
40017250:	0a207825 	beq	408352ec <__ZI_LIMIT__+0x81d25c>
40017254:	00000000 	andeq	r0, r0, r0
40017258:	5050410a 	subspl	r4, r0, sl, lsl #2
4001725c:	5d315b20 	vldmdbpl	r1!, {d5-d20}
40017260:	30505041 	subscc	r5, r0, r1, asr #32
40017264:	325b202c 	subscc	r2, fp, #44	; 0x2c
40017268:	5050415d 	subspl	r4, r0, sp, asr r1
4001726c:	3e3e2031 	mrccc	0, 1, r2, cr14, cr1, {1}
40017270:	00000020 	andeq	r0, r0, r0, lsr #32
40017274:	00082008 	andeq	r2, r8, r8
40017278:	00000043 	andeq	r0, r0, r3, asr #32
4001727c:	00464e49 	subeq	r4, r6, r9, asr #28
40017280:	00666e69 	rsbeq	r6, r6, r9, ror #28
40017284:	004e414e 	subeq	r4, lr, lr, asr #2
40017288:	006e616e 	rsbeq	r6, lr, lr, ror #2
4001728c:	33323130 	teqcc	r2, #48, 2
40017290:	37363534 			; <UNDEFINED> instruction: 0x37363534
40017294:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
40017298:	46454443 	strbmi	r4, [r5], -r3, asr #8
4001729c:	00000000 	andeq	r0, r0, r0
400172a0:	33323130 	teqcc	r2, #48, 2
400172a4:	37363534 			; <UNDEFINED> instruction: 0x37363534
400172a8:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
400172ac:	66656463 	strbtvs	r6, [r5], -r3, ror #8
400172b0:	00000000 	andeq	r0, r0, r0
400172b4:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
400172b8:	0000296c 	andeq	r2, r0, ip, ror #18
400172bc:	00000030 	andeq	r0, r0, r0, lsr r0
400172c0:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
400172c4:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
400172c8:	00000000 	andeq	r0, r0, r0
400172cc:	004e614e 	subeq	r6, lr, lr, asr #2
400172d0:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
400172d4:	00000058 	andeq	r0, r0, r8, asr r0
400172d8:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .ARM.exidx:

400172dc <.ARM.exidx>:
400172dc:	7fff6d0c 	svcvc	0x00ff6d0c
400172e0:	00000001 	andeq	r0, r0, r1

Disassembly of section .data:

400172e8 <ISR_Vector>:
400172e8:	40000194 	mulmi	r0, r4, r1
400172ec:	40000194 	mulmi	r0, r4, r1
400172f0:	40000194 	mulmi	r0, r4, r1
400172f4:	40000194 	mulmi	r0, r4, r1
400172f8:	40000194 	mulmi	r0, r4, r1
400172fc:	40000194 	mulmi	r0, r4, r1
40017300:	40000194 	mulmi	r0, r4, r1
40017304:	40000194 	mulmi	r0, r4, r1
40017308:	40000194 	mulmi	r0, r4, r1
4001730c:	40000194 	mulmi	r0, r4, r1
40017310:	40000194 	mulmi	r0, r4, r1
40017314:	40000194 	mulmi	r0, r4, r1
40017318:	40000194 	mulmi	r0, r4, r1
4001731c:	40000194 	mulmi	r0, r4, r1
40017320:	40000194 	mulmi	r0, r4, r1
40017324:	40000194 	mulmi	r0, r4, r1
40017328:	40000194 	mulmi	r0, r4, r1
4001732c:	40000194 	mulmi	r0, r4, r1
40017330:	40000194 	mulmi	r0, r4, r1
40017334:	40000194 	mulmi	r0, r4, r1
40017338:	40000194 	mulmi	r0, r4, r1
4001733c:	40000194 	mulmi	r0, r4, r1
40017340:	40000194 	mulmi	r0, r4, r1
40017344:	40000194 	mulmi	r0, r4, r1
40017348:	40000194 	mulmi	r0, r4, r1
4001734c:	40000194 	mulmi	r0, r4, r1
40017350:	40000194 	mulmi	r0, r4, r1
40017354:	40000194 	mulmi	r0, r4, r1
40017358:	40000194 	mulmi	r0, r4, r1
4001735c:	40000194 	mulmi	r0, r4, r1
40017360:	40000194 	mulmi	r0, r4, r1
40017364:	40000194 	mulmi	r0, r4, r1
40017368:	40000194 	mulmi	r0, r4, r1
4001736c:	40000194 	mulmi	r0, r4, r1
40017370:	40000194 	mulmi	r0, r4, r1
40017374:	40000194 	mulmi	r0, r4, r1
40017378:	40000194 	mulmi	r0, r4, r1
4001737c:	40000194 	mulmi	r0, r4, r1
40017380:	40000194 	mulmi	r0, r4, r1
40017384:	40000194 	mulmi	r0, r4, r1
40017388:	40000194 	mulmi	r0, r4, r1
4001738c:	40000194 	mulmi	r0, r4, r1
40017390:	40000194 	mulmi	r0, r4, r1
40017394:	40000194 	mulmi	r0, r4, r1
40017398:	40000194 	mulmi	r0, r4, r1
4001739c:	40000194 	mulmi	r0, r4, r1
400173a0:	40000194 	mulmi	r0, r4, r1
400173a4:	40000194 	mulmi	r0, r4, r1
400173a8:	40000194 	mulmi	r0, r4, r1
400173ac:	40000194 	mulmi	r0, r4, r1
400173b0:	40000194 	mulmi	r0, r4, r1
400173b4:	40005930 	andmi	r5, r0, r0, lsr r9
400173b8:	40005930 	andmi	r5, r0, r0, lsr r9
400173bc:	40000194 	mulmi	r0, r4, r1
400173c0:	40000194 	mulmi	r0, r4, r1
400173c4:	40000194 	mulmi	r0, r4, r1
400173c8:	40000194 	mulmi	r0, r4, r1
400173cc:	40000194 	mulmi	r0, r4, r1
400173d0:	40000194 	mulmi	r0, r4, r1
400173d4:	40000194 	mulmi	r0, r4, r1
400173d8:	40000194 	mulmi	r0, r4, r1
400173dc:	40000194 	mulmi	r0, r4, r1
400173e0:	40000194 	mulmi	r0, r4, r1
400173e4:	40000194 	mulmi	r0, r4, r1
400173e8:	40000194 	mulmi	r0, r4, r1
400173ec:	40000194 	mulmi	r0, r4, r1
400173f0:	40000194 	mulmi	r0, r4, r1
400173f4:	40000194 	mulmi	r0, r4, r1
400173f8:	40000194 	mulmi	r0, r4, r1
400173fc:	400002dc 	ldrdmi	r0, [r0], -ip
40017400:	40000194 	mulmi	r0, r4, r1
40017404:	40000194 	mulmi	r0, r4, r1
40017408:	40000194 	mulmi	r0, r4, r1
4001740c:	40000194 	mulmi	r0, r4, r1
40017410:	40000194 	mulmi	r0, r4, r1
40017414:	40000194 	mulmi	r0, r4, r1
40017418:	40000194 	mulmi	r0, r4, r1
4001741c:	40000194 	mulmi	r0, r4, r1
40017420:	40000194 	mulmi	r0, r4, r1
40017424:	40000194 	mulmi	r0, r4, r1
40017428:	40000194 	mulmi	r0, r4, r1
4001742c:	40000194 	mulmi	r0, r4, r1
40017430:	40000194 	mulmi	r0, r4, r1
40017434:	40000194 	mulmi	r0, r4, r1
40017438:	40000194 	mulmi	r0, r4, r1
4001743c:	4000028c 	andmi	r0, r0, ip, lsl #5
40017440:	40000194 	mulmi	r0, r4, r1
40017444:	40000194 	mulmi	r0, r4, r1
40017448:	40000194 	mulmi	r0, r4, r1
4001744c:	40000194 	mulmi	r0, r4, r1
40017450:	40000194 	mulmi	r0, r4, r1
40017454:	40000194 	mulmi	r0, r4, r1
40017458:	40000194 	mulmi	r0, r4, r1
4001745c:	40000194 	mulmi	r0, r4, r1
40017460:	40000194 	mulmi	r0, r4, r1
40017464:	40000194 	mulmi	r0, r4, r1
40017468:	40000194 	mulmi	r0, r4, r1
4001746c:	40000194 	mulmi	r0, r4, r1
40017470:	40000194 	mulmi	r0, r4, r1
40017474:	40000194 	mulmi	r0, r4, r1
40017478:	40000194 	mulmi	r0, r4, r1
4001747c:	40000194 	mulmi	r0, r4, r1
40017480:	40000194 	mulmi	r0, r4, r1
40017484:	40000194 	mulmi	r0, r4, r1
40017488:	40000194 	mulmi	r0, r4, r1
4001748c:	40000194 	mulmi	r0, r4, r1
40017490:	40000194 	mulmi	r0, r4, r1
40017494:	400001a0 	andmi	r0, r0, r0, lsr #3
40017498:	40000194 	mulmi	r0, r4, r1
4001749c:	40000194 	mulmi	r0, r4, r1
400174a0:	40000194 	mulmi	r0, r4, r1
400174a4:	40000194 	mulmi	r0, r4, r1
400174a8:	40000194 	mulmi	r0, r4, r1
400174ac:	40000194 	mulmi	r0, r4, r1
400174b0:	40000194 	mulmi	r0, r4, r1
400174b4:	40000194 	mulmi	r0, r4, r1
400174b8:	40000194 	mulmi	r0, r4, r1
400174bc:	40000194 	mulmi	r0, r4, r1
400174c0:	40000194 	mulmi	r0, r4, r1
400174c4:	40000194 	mulmi	r0, r4, r1

400174c8 <ICCICR>:
400174c8:	10480000 	subne	r0, r8, r0
400174cc:	10484000 	subne	r4, r8, r0
400174d0:	10488000 	subne	r8, r8, r0
400174d4:	1048c000 	subne	ip, r8, r0

400174d8 <ICCPMR>:
400174d8:	10480004 	subne	r0, r8, r4
400174dc:	10484004 	subne	r4, r8, r4
400174e0:	10488004 	subne	r8, r8, r4
400174e4:	1048c004 	subne	ip, r8, r4

400174e8 <ICDISER0>:
400174e8:	10490100 	subne	r0, r9, r0, lsl #2
400174ec:	10494100 	subne	r4, r9, r0, lsl #2
400174f0:	10498100 	subne	r8, r9, r0, lsl #2
400174f4:	1049c100 	subne	ip, r9, r0, lsl #2

400174f8 <ICDISERn>:
400174f8:	00000000 	andeq	r0, r0, r0
400174fc:	10490104 	subne	r0, r9, r4, lsl #2
40017500:	10490108 	subne	r0, r9, r8, lsl #2
40017504:	1049010c 	subne	r0, r9, ip, lsl #2

40017508 <ICDICER0>:
40017508:	10490180 	subne	r0, r9, r0, lsl #3
4001750c:	10494180 	subne	r4, r9, r0, lsl #3
40017510:	10498180 	subne	r8, r9, r0, lsl #3
40017514:	1049c180 	subne	ip, r9, r0, lsl #3

40017518 <ICDICERn>:
40017518:	00000000 	andeq	r0, r0, r0
4001751c:	10490184 	subne	r0, r9, r4, lsl #3
40017520:	10490188 	subne	r0, r9, r8, lsl #3
40017524:	1049018c 	subne	r0, r9, ip, lsl #3

40017528 <ICDIPR0>:
40017528:	10490400 	subne	r0, r9, r0, lsl #8
4001752c:	10494400 	subne	r4, r9, r0, lsl #8
40017530:	10498400 	subne	r8, r9, r0, lsl #8
40017534:	1049c400 	subne	ip, r9, r0, lsl #8

40017538 <ICDIPTR0>:
40017538:	10490800 	subne	r0, r9, r0, lsl #16
4001753c:	10494800 	subne	r4, r9, r0, lsl #16
40017540:	10498800 	subne	r8, r9, r0, lsl #16
40017544:	1049c800 	subne	ip, r9, r0, lsl #16

40017548 <ICDICPR0>:
40017548:	10490280 	subne	r0, r9, r0, lsl #5
4001754c:	10494280 	subne	r4, r9, r0, lsl #5
40017550:	10498280 	subne	r8, r9, r0, lsl #5
40017554:	1049c280 	subne	ip, r9, r0, lsl #5

40017558 <ICCIAR>:
40017558:	1048000c 	subne	r0, r8, ip
4001755c:	1048400c 	subne	r4, r8, ip
40017560:	1048800c 	subne	r8, r8, ip
40017564:	1048c00c 	subne	ip, r8, ip

40017568 <ICCEOIR>:
40017568:	10480010 	subne	r0, r8, r0, lsl r0
4001756c:	10484010 	subne	r4, r8, r0, lsl r0
40017570:	10488010 	subne	r8, r8, r0, lsl r0
40017574:	1048c010 	subne	ip, r8, r0, lsl r0

40017578 <ArrFbSel>:
40017578:	4b000000 	blmi	40017580 <ArrFbSel+0x8>
4001757c:	4b400000 	blmi	41017584 <__ZI_LIMIT__+0xfff4f4>
40017580:	4b800000 	blmi	3e017588 <GPM4DAT+0x2d0172a4>
40017584:	4bc00000 	blmi	3f01758c <GPM4DAT+0x2e0172a8>
40017588:	4c000000 	stcmi	0, cr0, [r0], {-0}
4001758c:	4c400000 	marmi	acc0, r0, r0
40017590:	4c800000 	stcmi	0, cr0, [r0], {0}
40017594:	4cc00000 	stclmi	0, cr0, [r0], {0}
40017598:	4d000000 	stcmi	0, cr0, [r0, #-0]
4001759c:	4d400000 	stclmi	0, cr0, [r0, #-0]

400175a0 <info_app_0>:
400175a0:	44100000 	ldrmi	r0, [r0], #-0
400175a4:	444fffff 	strbmi	pc, [pc], #-4095	; 400175ac <info_app_0+0xc>	; <UNPREDICTABLE>
400175a8:	44100000 	ldrmi	r0, [r0], #-0
400175ac:	00021c0e 	andeq	r1, r2, lr, lsl #24

400175b0 <info_stack_app_0>:
400175b0:	44900000 	ldrmi	r0, [r0], #0
400175b4:	449fffff 	ldrmi	pc, [pc], #4095	; 400175bc <info_stack_app_0+0xc>
400175b8:	44900000 	ldrmi	r0, [r0], #0
400175bc:	00001c0e 	andeq	r1, r0, lr, lsl #24

400175c0 <info_app_1>:
400175c0:	44100000 	ldrmi	r0, [r0], #-0
400175c4:	444fffff 	strbmi	pc, [pc], #-4095	; 400175cc <info_app_1+0xc>	; <UNPREDICTABLE>
400175c8:	44500000 	ldrbmi	r0, [r0], #-0
400175cc:	00021c0e 	andeq	r1, r2, lr, lsl #24

400175d0 <info_stack_app_1>:
400175d0:	44a00000 	strtmi	r0, [r0], #0
400175d4:	44afffff 	strtmi	pc, [pc], #4095	; 400175dc <info_stack_app_1+0xc>
400175d8:	44a00000 	strtmi	r0, [r0], #0
400175dc:	00001c0e 	andeq	r1, r0, lr, lsl #24

400175e0 <__ctype_ptr__>:
400175e0:	40016c28 	andmi	r6, r1, r8, lsr #24
400175e4:	00000000 	andeq	r0, r0, r0

400175e8 <_impure_ptr>:
400175e8:	400175f0 	strdmi	r7, [r1], -r0
400175ec:	00000000 	andeq	r0, r0, r0

400175f0 <impure_data>:
400175f0:	00000000 	andeq	r0, r0, r0
400175f4:	400178dc 	ldrdmi	r7, [r1], -ip
400175f8:	40017944 	andmi	r7, r1, r4, asr #18
400175fc:	400179ac 	andmi	r7, r1, ip, lsr #19
	...
40017624:	40017278 	andmi	r7, r1, r8, ror r2
	...
40017698:	00000001 	andeq	r0, r0, r1
4001769c:	00000000 	andeq	r0, r0, r0
400176a0:	abcd330e 	blge	3f3642e0 <GPM4DAT+0x2e363ffc>
400176a4:	e66d1234 			; <UNDEFINED> instruction: 0xe66d1234
400176a8:	0005deec 	andeq	sp, r5, ip, ror #29
400176ac:	0000000b 	andeq	r0, r0, fp
	...

40017a18 <lc_ctype_charset>:
40017a18:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017a1c:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017a38 <__mb_cur_max>:
40017a38:	00000001 	andeq	r0, r0, r1

40017a3c <lc_message_charset>:
40017a3c:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
40017a40:	00000049 	andeq	r0, r0, r9, asr #32
	...

40017a5c <lconv>:
40017a5c:	400172d8 	ldrdmi	r7, [r1], -r8
40017a60:	40017238 	andmi	r7, r1, r8, lsr r2
40017a64:	40017238 	andmi	r7, r1, r8, lsr r2
40017a68:	40017238 	andmi	r7, r1, r8, lsr r2
40017a6c:	40017238 	andmi	r7, r1, r8, lsr r2
40017a70:	40017238 	andmi	r7, r1, r8, lsr r2
40017a74:	40017238 	andmi	r7, r1, r8, lsr r2
40017a78:	40017238 	andmi	r7, r1, r8, lsr r2
40017a7c:	40017238 	andmi	r7, r1, r8, lsr r2
40017a80:	40017238 	andmi	r7, r1, r8, lsr r2
40017a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a90:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

40017a94 <__malloc_av_>:
	...
40017a9c:	40017a94 	mulmi	r1, r4, sl
40017aa0:	40017a94 	mulmi	r1, r4, sl
40017aa4:	40017a9c 	mulmi	r1, ip, sl
40017aa8:	40017a9c 	mulmi	r1, ip, sl
40017aac:	40017aa4 	andmi	r7, r1, r4, lsr #21
40017ab0:	40017aa4 	andmi	r7, r1, r4, lsr #21
40017ab4:	40017aac 	andmi	r7, r1, ip, lsr #21
40017ab8:	40017aac 	andmi	r7, r1, ip, lsr #21
40017abc:	40017ab4 			; <UNDEFINED> instruction: 0x40017ab4
40017ac0:	40017ab4 			; <UNDEFINED> instruction: 0x40017ab4
40017ac4:	40017abc 			; <UNDEFINED> instruction: 0x40017abc
40017ac8:	40017abc 			; <UNDEFINED> instruction: 0x40017abc
40017acc:	40017ac4 	andmi	r7, r1, r4, asr #21
40017ad0:	40017ac4 	andmi	r7, r1, r4, asr #21
40017ad4:	40017acc 	andmi	r7, r1, ip, asr #21
40017ad8:	40017acc 	andmi	r7, r1, ip, asr #21
40017adc:	40017ad4 	ldrdmi	r7, [r1], -r4
40017ae0:	40017ad4 	ldrdmi	r7, [r1], -r4
40017ae4:	40017adc 	ldrdmi	r7, [r1], -ip
40017ae8:	40017adc 	ldrdmi	r7, [r1], -ip
40017aec:	40017ae4 	andmi	r7, r1, r4, ror #21
40017af0:	40017ae4 	andmi	r7, r1, r4, ror #21
40017af4:	40017aec 	andmi	r7, r1, ip, ror #21
40017af8:	40017aec 	andmi	r7, r1, ip, ror #21
40017afc:	40017af4 	strdmi	r7, [r1], -r4
40017b00:	40017af4 	strdmi	r7, [r1], -r4
40017b04:	40017afc 	strdmi	r7, [r1], -ip
40017b08:	40017afc 	strdmi	r7, [r1], -ip
40017b0c:	40017b04 	andmi	r7, r1, r4, lsl #22
40017b10:	40017b04 	andmi	r7, r1, r4, lsl #22
40017b14:	40017b0c 	andmi	r7, r1, ip, lsl #22
40017b18:	40017b0c 	andmi	r7, r1, ip, lsl #22
40017b1c:	40017b14 	andmi	r7, r1, r4, lsl fp
40017b20:	40017b14 	andmi	r7, r1, r4, lsl fp
40017b24:	40017b1c 	andmi	r7, r1, ip, lsl fp
40017b28:	40017b1c 	andmi	r7, r1, ip, lsl fp
40017b2c:	40017b24 	andmi	r7, r1, r4, lsr #22
40017b30:	40017b24 	andmi	r7, r1, r4, lsr #22
40017b34:	40017b2c 	andmi	r7, r1, ip, lsr #22
40017b38:	40017b2c 	andmi	r7, r1, ip, lsr #22
40017b3c:	40017b34 	andmi	r7, r1, r4, lsr fp
40017b40:	40017b34 	andmi	r7, r1, r4, lsr fp
40017b44:	40017b3c 	andmi	r7, r1, ip, lsr fp
40017b48:	40017b3c 	andmi	r7, r1, ip, lsr fp
40017b4c:	40017b44 	andmi	r7, r1, r4, asr #22
40017b50:	40017b44 	andmi	r7, r1, r4, asr #22
40017b54:	40017b4c 	andmi	r7, r1, ip, asr #22
40017b58:	40017b4c 	andmi	r7, r1, ip, asr #22
40017b5c:	40017b54 	andmi	r7, r1, r4, asr fp
40017b60:	40017b54 	andmi	r7, r1, r4, asr fp
40017b64:	40017b5c 	andmi	r7, r1, ip, asr fp
40017b68:	40017b5c 	andmi	r7, r1, ip, asr fp
40017b6c:	40017b64 	andmi	r7, r1, r4, ror #22
40017b70:	40017b64 	andmi	r7, r1, r4, ror #22
40017b74:	40017b6c 	andmi	r7, r1, ip, ror #22
40017b78:	40017b6c 	andmi	r7, r1, ip, ror #22
40017b7c:	40017b74 	andmi	r7, r1, r4, ror fp
40017b80:	40017b74 	andmi	r7, r1, r4, ror fp
40017b84:	40017b7c 	andmi	r7, r1, ip, ror fp
40017b88:	40017b7c 	andmi	r7, r1, ip, ror fp
40017b8c:	40017b84 	andmi	r7, r1, r4, lsl #23
40017b90:	40017b84 	andmi	r7, r1, r4, lsl #23
40017b94:	40017b8c 	andmi	r7, r1, ip, lsl #23
40017b98:	40017b8c 	andmi	r7, r1, ip, lsl #23
40017b9c:	40017b94 	mulmi	r1, r4, fp
40017ba0:	40017b94 	mulmi	r1, r4, fp
40017ba4:	40017b9c 	mulmi	r1, ip, fp
40017ba8:	40017b9c 	mulmi	r1, ip, fp
40017bac:	40017ba4 	andmi	r7, r1, r4, lsr #23
40017bb0:	40017ba4 	andmi	r7, r1, r4, lsr #23
40017bb4:	40017bac 	andmi	r7, r1, ip, lsr #23
40017bb8:	40017bac 	andmi	r7, r1, ip, lsr #23
40017bbc:	40017bb4 			; <UNDEFINED> instruction: 0x40017bb4
40017bc0:	40017bb4 			; <UNDEFINED> instruction: 0x40017bb4
40017bc4:	40017bbc 			; <UNDEFINED> instruction: 0x40017bbc
40017bc8:	40017bbc 			; <UNDEFINED> instruction: 0x40017bbc
40017bcc:	40017bc4 	andmi	r7, r1, r4, asr #23
40017bd0:	40017bc4 	andmi	r7, r1, r4, asr #23
40017bd4:	40017bcc 	andmi	r7, r1, ip, asr #23
40017bd8:	40017bcc 	andmi	r7, r1, ip, asr #23
40017bdc:	40017bd4 	ldrdmi	r7, [r1], -r4
40017be0:	40017bd4 	ldrdmi	r7, [r1], -r4
40017be4:	40017bdc 	ldrdmi	r7, [r1], -ip
40017be8:	40017bdc 	ldrdmi	r7, [r1], -ip
40017bec:	40017be4 	andmi	r7, r1, r4, ror #23
40017bf0:	40017be4 	andmi	r7, r1, r4, ror #23
40017bf4:	40017bec 	andmi	r7, r1, ip, ror #23
40017bf8:	40017bec 	andmi	r7, r1, ip, ror #23
40017bfc:	40017bf4 	strdmi	r7, [r1], -r4
40017c00:	40017bf4 	strdmi	r7, [r1], -r4
40017c04:	40017bfc 	strdmi	r7, [r1], -ip
40017c08:	40017bfc 	strdmi	r7, [r1], -ip
40017c0c:	40017c04 	andmi	r7, r1, r4, lsl #24
40017c10:	40017c04 	andmi	r7, r1, r4, lsl #24
40017c14:	40017c0c 	andmi	r7, r1, ip, lsl #24
40017c18:	40017c0c 	andmi	r7, r1, ip, lsl #24
40017c1c:	40017c14 	andmi	r7, r1, r4, lsl ip
40017c20:	40017c14 	andmi	r7, r1, r4, lsl ip
40017c24:	40017c1c 	andmi	r7, r1, ip, lsl ip
40017c28:	40017c1c 	andmi	r7, r1, ip, lsl ip
40017c2c:	40017c24 	andmi	r7, r1, r4, lsr #24
40017c30:	40017c24 	andmi	r7, r1, r4, lsr #24
40017c34:	40017c2c 	andmi	r7, r1, ip, lsr #24
40017c38:	40017c2c 	andmi	r7, r1, ip, lsr #24
40017c3c:	40017c34 	andmi	r7, r1, r4, lsr ip
40017c40:	40017c34 	andmi	r7, r1, r4, lsr ip
40017c44:	40017c3c 	andmi	r7, r1, ip, lsr ip
40017c48:	40017c3c 	andmi	r7, r1, ip, lsr ip
40017c4c:	40017c44 	andmi	r7, r1, r4, asr #24
40017c50:	40017c44 	andmi	r7, r1, r4, asr #24
40017c54:	40017c4c 	andmi	r7, r1, ip, asr #24
40017c58:	40017c4c 	andmi	r7, r1, ip, asr #24
40017c5c:	40017c54 	andmi	r7, r1, r4, asr ip
40017c60:	40017c54 	andmi	r7, r1, r4, asr ip
40017c64:	40017c5c 	andmi	r7, r1, ip, asr ip
40017c68:	40017c5c 	andmi	r7, r1, ip, asr ip
40017c6c:	40017c64 	andmi	r7, r1, r4, ror #24
40017c70:	40017c64 	andmi	r7, r1, r4, ror #24
40017c74:	40017c6c 	andmi	r7, r1, ip, ror #24
40017c78:	40017c6c 	andmi	r7, r1, ip, ror #24
40017c7c:	40017c74 	andmi	r7, r1, r4, ror ip
40017c80:	40017c74 	andmi	r7, r1, r4, ror ip
40017c84:	40017c7c 	andmi	r7, r1, ip, ror ip
40017c88:	40017c7c 	andmi	r7, r1, ip, ror ip
40017c8c:	40017c84 	andmi	r7, r1, r4, lsl #25
40017c90:	40017c84 	andmi	r7, r1, r4, lsl #25
40017c94:	40017c8c 	andmi	r7, r1, ip, lsl #25
40017c98:	40017c8c 	andmi	r7, r1, ip, lsl #25
40017c9c:	40017c94 	mulmi	r1, r4, ip
40017ca0:	40017c94 	mulmi	r1, r4, ip
40017ca4:	40017c9c 	mulmi	r1, ip, ip
40017ca8:	40017c9c 	mulmi	r1, ip, ip
40017cac:	40017ca4 	andmi	r7, r1, r4, lsr #25
40017cb0:	40017ca4 	andmi	r7, r1, r4, lsr #25
40017cb4:	40017cac 	andmi	r7, r1, ip, lsr #25
40017cb8:	40017cac 	andmi	r7, r1, ip, lsr #25
40017cbc:	40017cb4 			; <UNDEFINED> instruction: 0x40017cb4
40017cc0:	40017cb4 			; <UNDEFINED> instruction: 0x40017cb4
40017cc4:	40017cbc 			; <UNDEFINED> instruction: 0x40017cbc
40017cc8:	40017cbc 			; <UNDEFINED> instruction: 0x40017cbc
40017ccc:	40017cc4 	andmi	r7, r1, r4, asr #25
40017cd0:	40017cc4 	andmi	r7, r1, r4, asr #25
40017cd4:	40017ccc 	andmi	r7, r1, ip, asr #25
40017cd8:	40017ccc 	andmi	r7, r1, ip, asr #25
40017cdc:	40017cd4 	ldrdmi	r7, [r1], -r4
40017ce0:	40017cd4 	ldrdmi	r7, [r1], -r4
40017ce4:	40017cdc 	ldrdmi	r7, [r1], -ip
40017ce8:	40017cdc 	ldrdmi	r7, [r1], -ip
40017cec:	40017ce4 	andmi	r7, r1, r4, ror #25
40017cf0:	40017ce4 	andmi	r7, r1, r4, ror #25
40017cf4:	40017cec 	andmi	r7, r1, ip, ror #25
40017cf8:	40017cec 	andmi	r7, r1, ip, ror #25
40017cfc:	40017cf4 	strdmi	r7, [r1], -r4
40017d00:	40017cf4 	strdmi	r7, [r1], -r4
40017d04:	40017cfc 	strdmi	r7, [r1], -ip
40017d08:	40017cfc 	strdmi	r7, [r1], -ip
40017d0c:	40017d04 	andmi	r7, r1, r4, lsl #26
40017d10:	40017d04 	andmi	r7, r1, r4, lsl #26
40017d14:	40017d0c 	andmi	r7, r1, ip, lsl #26
40017d18:	40017d0c 	andmi	r7, r1, ip, lsl #26
40017d1c:	40017d14 	andmi	r7, r1, r4, lsl sp
40017d20:	40017d14 	andmi	r7, r1, r4, lsl sp
40017d24:	40017d1c 	andmi	r7, r1, ip, lsl sp
40017d28:	40017d1c 	andmi	r7, r1, ip, lsl sp
40017d2c:	40017d24 	andmi	r7, r1, r4, lsr #26
40017d30:	40017d24 	andmi	r7, r1, r4, lsr #26
40017d34:	40017d2c 	andmi	r7, r1, ip, lsr #26
40017d38:	40017d2c 	andmi	r7, r1, ip, lsr #26
40017d3c:	40017d34 	andmi	r7, r1, r4, lsr sp
40017d40:	40017d34 	andmi	r7, r1, r4, lsr sp
40017d44:	40017d3c 	andmi	r7, r1, ip, lsr sp
40017d48:	40017d3c 	andmi	r7, r1, ip, lsr sp
40017d4c:	40017d44 	andmi	r7, r1, r4, asr #26
40017d50:	40017d44 	andmi	r7, r1, r4, asr #26
40017d54:	40017d4c 	andmi	r7, r1, ip, asr #26
40017d58:	40017d4c 	andmi	r7, r1, ip, asr #26
40017d5c:	40017d54 	andmi	r7, r1, r4, asr sp
40017d60:	40017d54 	andmi	r7, r1, r4, asr sp
40017d64:	40017d5c 	andmi	r7, r1, ip, asr sp
40017d68:	40017d5c 	andmi	r7, r1, ip, asr sp
40017d6c:	40017d64 	andmi	r7, r1, r4, ror #26
40017d70:	40017d64 	andmi	r7, r1, r4, ror #26
40017d74:	40017d6c 	andmi	r7, r1, ip, ror #26
40017d78:	40017d6c 	andmi	r7, r1, ip, ror #26
40017d7c:	40017d74 	andmi	r7, r1, r4, ror sp
40017d80:	40017d74 	andmi	r7, r1, r4, ror sp
40017d84:	40017d7c 	andmi	r7, r1, ip, ror sp
40017d88:	40017d7c 	andmi	r7, r1, ip, ror sp
40017d8c:	40017d84 	andmi	r7, r1, r4, lsl #27
40017d90:	40017d84 	andmi	r7, r1, r4, lsl #27
40017d94:	40017d8c 	andmi	r7, r1, ip, lsl #27
40017d98:	40017d8c 	andmi	r7, r1, ip, lsl #27
40017d9c:	40017d94 	mulmi	r1, r4, sp
40017da0:	40017d94 	mulmi	r1, r4, sp
40017da4:	40017d9c 	mulmi	r1, ip, sp
40017da8:	40017d9c 	mulmi	r1, ip, sp
40017dac:	40017da4 	andmi	r7, r1, r4, lsr #27
40017db0:	40017da4 	andmi	r7, r1, r4, lsr #27
40017db4:	40017dac 	andmi	r7, r1, ip, lsr #27
40017db8:	40017dac 	andmi	r7, r1, ip, lsr #27
40017dbc:	40017db4 			; <UNDEFINED> instruction: 0x40017db4
40017dc0:	40017db4 			; <UNDEFINED> instruction: 0x40017db4
40017dc4:	40017dbc 			; <UNDEFINED> instruction: 0x40017dbc
40017dc8:	40017dbc 			; <UNDEFINED> instruction: 0x40017dbc
40017dcc:	40017dc4 	andmi	r7, r1, r4, asr #27
40017dd0:	40017dc4 	andmi	r7, r1, r4, asr #27
40017dd4:	40017dcc 	andmi	r7, r1, ip, asr #27
40017dd8:	40017dcc 	andmi	r7, r1, ip, asr #27
40017ddc:	40017dd4 	ldrdmi	r7, [r1], -r4
40017de0:	40017dd4 	ldrdmi	r7, [r1], -r4
40017de4:	40017ddc 	ldrdmi	r7, [r1], -ip
40017de8:	40017ddc 	ldrdmi	r7, [r1], -ip
40017dec:	40017de4 	andmi	r7, r1, r4, ror #27
40017df0:	40017de4 	andmi	r7, r1, r4, ror #27
40017df4:	40017dec 	andmi	r7, r1, ip, ror #27
40017df8:	40017dec 	andmi	r7, r1, ip, ror #27
40017dfc:	40017df4 	strdmi	r7, [r1], -r4
40017e00:	40017df4 	strdmi	r7, [r1], -r4
40017e04:	40017dfc 	strdmi	r7, [r1], -ip
40017e08:	40017dfc 	strdmi	r7, [r1], -ip
40017e0c:	40017e04 	andmi	r7, r1, r4, lsl #28
40017e10:	40017e04 	andmi	r7, r1, r4, lsl #28
40017e14:	40017e0c 	andmi	r7, r1, ip, lsl #28
40017e18:	40017e0c 	andmi	r7, r1, ip, lsl #28
40017e1c:	40017e14 	andmi	r7, r1, r4, lsl lr
40017e20:	40017e14 	andmi	r7, r1, r4, lsl lr
40017e24:	40017e1c 	andmi	r7, r1, ip, lsl lr
40017e28:	40017e1c 	andmi	r7, r1, ip, lsl lr
40017e2c:	40017e24 	andmi	r7, r1, r4, lsr #28
40017e30:	40017e24 	andmi	r7, r1, r4, lsr #28
40017e34:	40017e2c 	andmi	r7, r1, ip, lsr #28
40017e38:	40017e2c 	andmi	r7, r1, ip, lsr #28
40017e3c:	40017e34 	andmi	r7, r1, r4, lsr lr
40017e40:	40017e34 	andmi	r7, r1, r4, lsr lr
40017e44:	40017e3c 	andmi	r7, r1, ip, lsr lr
40017e48:	40017e3c 	andmi	r7, r1, ip, lsr lr
40017e4c:	40017e44 	andmi	r7, r1, r4, asr #28
40017e50:	40017e44 	andmi	r7, r1, r4, asr #28
40017e54:	40017e4c 	andmi	r7, r1, ip, asr #28
40017e58:	40017e4c 	andmi	r7, r1, ip, asr #28
40017e5c:	40017e54 	andmi	r7, r1, r4, asr lr
40017e60:	40017e54 	andmi	r7, r1, r4, asr lr
40017e64:	40017e5c 	andmi	r7, r1, ip, asr lr
40017e68:	40017e5c 	andmi	r7, r1, ip, asr lr
40017e6c:	40017e64 	andmi	r7, r1, r4, ror #28
40017e70:	40017e64 	andmi	r7, r1, r4, ror #28
40017e74:	40017e6c 	andmi	r7, r1, ip, ror #28
40017e78:	40017e6c 	andmi	r7, r1, ip, ror #28
40017e7c:	40017e74 	andmi	r7, r1, r4, ror lr
40017e80:	40017e74 	andmi	r7, r1, r4, ror lr
40017e84:	40017e7c 	andmi	r7, r1, ip, ror lr
40017e88:	40017e7c 	andmi	r7, r1, ip, ror lr
40017e8c:	40017e84 	andmi	r7, r1, r4, lsl #29
40017e90:	40017e84 	andmi	r7, r1, r4, lsl #29
40017e94:	40017e8c 	andmi	r7, r1, ip, lsl #29
40017e98:	40017e8c 	andmi	r7, r1, ip, lsl #29

40017e9c <__malloc_sbrk_base>:
40017e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

40017ea0 <__malloc_trim_threshold>:
40017ea0:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

40017ea8 <__ZI_BASE__>:
40017ea8:	00000000 	andeq	r0, r0, r0

40017eac <sd_rd_buffer_flag>:
40017eac:	00000000 	andeq	r0, r0, r0

40017eb0 <sd_wr_buffer_flag>:
40017eb0:	00000000 	andeq	r0, r0, r0

40017eb4 <sd_tr_flag>:
40017eb4:	00000000 	andeq	r0, r0, r0

40017eb8 <sd_command_complete_flag>:
40017eb8:	00000000 	andeq	r0, r0, r0

40017ebc <value.6736>:
40017ebc:	00000000 	andeq	r0, r0, r0

40017ec0 <pLcdFb>:
40017ec0:	00000000 	andeq	r0, r0, r0

40017ec4 <ArrWinInfo>:
	...

40017f64 <Selected_win>:
40017f64:	00000000 	andeq	r0, r0, r0

40017f68 <Selected_frame>:
	...

40017f70 <Display_frame>:
	...

40017f78 <pcb_list>:
	...

40018000 <current_pcb>:
	...

40018048 <heap>:
40018048:	00000000 	andeq	r0, r0, r0

4001804c <sd_rca>:
4001804c:	00000000 	andeq	r0, r0, r0

40018050 <_PathLocale>:
40018050:	00000000 	andeq	r0, r0, r0

40018054 <__mlocale_changed>:
40018054:	00000000 	andeq	r0, r0, r0

40018058 <__nlocale_changed>:
40018058:	00000000 	andeq	r0, r0, r0

4001805c <__malloc_top_pad>:
4001805c:	00000000 	andeq	r0, r0, r0

40018060 <__malloc_current_mallinfo>:
	...

40018088 <__malloc_max_sbrked_mem>:
40018088:	00000000 	andeq	r0, r0, r0

4001808c <__malloc_max_total_mem>:
4001808c:	00000000 	andeq	r0, r0, r0

40018090 <__ZI_LIMIT__>:
40018090:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000865 	andeq	r0, r0, r5, ror #16
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      10:	0000d801 	andeq	sp, r0, r1, lsl #16
      14:	0000e400 	andeq	lr, r0, r0, lsl #8
      18:	00019400 	andeq	r9, r1, r0, lsl #8
      1c:	00055840 	andeq	r5, r5, r0, asr #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000ad 	andeq	r0, r0, sp, lsr #1
      2c:	ab080102 	blge	20043c <IRQ_STACK_SIZE+0x1f843c>
      30:	02000000 	andeq	r0, r0, #0
      34:	02cf0502 	sbceq	r0, pc, #8388608	; 0x800000
      38:	02020000 	andeq	r0, r2, #0
      3c:	00003f07 	andeq	r3, r0, r7, lsl #30
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00746e69 	rsbseq	r6, r4, r9, ror #28
      48:	ab070402 	blge	1c1058 <IRQ_STACK_SIZE+0x1b9058>
      4c:	02000001 	andeq	r0, r0, #1
      50:	029d0508 	addseq	r0, sp, #8, 10	; 0x2000000
      54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      58:	0001a107 	andeq	sl, r1, r7, lsl #2
      5c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      60:	000002a2 	andeq	r0, r0, r2, lsr #5
      64:	89070402 	stmdbhi	r7, {r1, sl}
      68:	02000002 	andeq	r0, r0, #2
      6c:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
      70:	04040000 	streq	r0, [r4], #-0
      74:	00000078 	andeq	r0, r0, r8, ror r0
      78:	08010205 	stmdaeq	r1, {r0, r2, r9}
      7c:	000000b4 	strheq	r0, [r0], -r4
      80:	00860404 	addeq	r0, r6, r4, lsl #8
      84:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	000001c4 	andeq	r0, r0, r4, asr #3
      90:	01943c01 	orrseq	r3, r4, r1, lsl #24
      94:	000c4000 	andeq	r4, ip, r0
      98:	9c010000 	stcls	0, cr0, [r1], {-0}
      9c:	000000b4 	strheq	r0, [r0], -r4
      a0:	0001a008 	andeq	sl, r1, r8
      a4:	0007b940 	andeq	fp, r7, r0, asr #18
      a8:	50010900 	andpl	r0, r1, r0, lsl #18
      ac:	6e980305 	cdpvs	3, 9, cr0, cr8, cr5, {0}
      b0:	00004001 	andeq	r4, r0, r1
      b4:	00031007 	andeq	r1, r3, r7
      b8:	a0470100 	subge	r0, r7, r0, lsl #2
      bc:	ec400001 	mcrr	0, 0, r0, r0, cr1
      c0:	01000000 	mrseq	r0, (UNDEF: 0)
      c4:	0001069c 	muleq	r1, ip, r6
      c8:	6d740a00 	vldmdbvs	r4!, {s1-s0}
      cc:	49010070 	stmdbmi	r1, {r4, r5, r6}
      d0:	00000106 	andeq	r0, r0, r6, lsl #2
      d4:	0b6c9102 	bleq	1b244e4 <STACK_SIZE+0x13244e4>
      d8:	40000278 	andmi	r0, r0, r8, ror r2
      dc:	000007cb 	andeq	r0, r0, fp, asr #15
      e0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      e4:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
      e8:	01096b08 	tsteq	r9, r8, lsl #22
      ec:	00300150 	eorseq	r0, r0, r0, asr r1
      f0:	0002840c 	andeq	r8, r2, ip, lsl #8
      f4:	0007e140 	andeq	lr, r7, r0, asr #2
      f8:	51010900 	tstpl	r1, r0, lsl #18
      fc:	096b0802 	stmdbeq	fp!, {r1, fp}^
     100:	30015001 	andcc	r5, r1, r1
     104:	480d0000 	stmdami	sp, {}	; <UNPREDICTABLE>
     108:	07000000 	streq	r0, [r0, -r0]
     10c:	00000000 	andeq	r0, r0, r0
     110:	028c5e01 	addeq	r5, ip, #1, 28
     114:	00504000 	subseq	r4, r0, r0
     118:	9c010000 	stcls	0, cr0, [r1], {-0}
     11c:	00000166 	andeq	r0, r0, r6, ror #2
     120:	0002b80b 	andeq	fp, r2, fp, lsl #16
     124:	0007cb40 	andeq	ip, r7, r0, asr #22
     128:	00013900 	andeq	r3, r1, r0, lsl #18
     12c:	51010900 	tstpl	r1, r0, lsl #18
     130:	09550802 	ldmdbeq	r5, {r1, fp}^
     134:	30015001 	andcc	r5, r1, r1
     138:	02c40b00 	sbceq	r0, r4, #0, 22
     13c:	07e14000 	strbeq	r4, [r1, r0]!
     140:	01520000 	cmpeq	r2, r0
     144:	01090000 	mrseq	r0, (UNDEF: 9)
     148:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
     14c:	01500109 	cmpeq	r0, r9, lsl #2
     150:	dc080030 	stcle	0, cr0, [r8], {48}	; 0x30
     154:	b9400002 	stmdblt	r0, {r1}^
     158:	09000007 	stmdbeq	r0, {r0, r1, r2}
     15c:	03055001 	movweq	r5, #20481	; 0x5001
     160:	40016ea8 	andmi	r6, r1, r8, lsr #29
     164:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     168:	01000001 	tsteq	r0, r1
     16c:	0002dcaa 	andeq	sp, r2, sl, lsr #25
     170:	00007840 	andeq	r7, r0, r0, asr #16
     174:	df9c0100 	svcle	0x009c0100
     178:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     17c:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
     180:	0041ac01 	subeq	sl, r1, r1, lsl #24
     184:	03050000 	movweq	r0, #20480	; 0x5000
     188:	40017ebc 			; <UNDEFINED> instruction: 0x40017ebc
     18c:	0003100b 	andeq	r1, r3, fp
     190:	0007cb40 	andeq	ip, r7, r0, asr #22
     194:	0001a500 	andeq	sl, r1, r0, lsl #10
     198:	51010900 	tstpl	r1, r0, lsl #18
     19c:	09450802 	stmdbeq	r5, {r1, fp}^
     1a0:	30015001 	andcc	r5, r1, r1
     1a4:	031c0b00 	tsteq	ip, #0, 22
     1a8:	07e14000 	strbeq	r4, [r1, r0]!
     1ac:	01be0000 			; <UNDEFINED> instruction: 0x01be0000
     1b0:	01090000 	mrseq	r0, (UNDEF: 9)
     1b4:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
     1b8:	01500109 	cmpeq	r0, r9, lsl #2
     1bc:	280b0030 	stmdacs	fp, {r4, r5}
     1c0:	b9400003 	stmdblt	r0, {r0, r1}^
     1c4:	d5000007 	strle	r0, [r0, #-7]
     1c8:	09000001 	stmdbeq	r0, {r0}
     1cc:	03055001 	movweq	r5, #20481	; 0x5001
     1d0:	40016eb8 			; <UNDEFINED> instruction: 0x40016eb8
     1d4:	03300f00 	teqeq	r0, #0, 30
     1d8:	07f74000 	ldrbeq	r4, [r7, r0]!
     1dc:	07000000 	streq	r0, [r0, -r0]
     1e0:	0000009d 	muleq	r0, sp, r0
     1e4:	03540301 	cmpeq	r4, #67108864	; 0x4000000
     1e8:	00384000 	eorseq	r4, r8, r0
     1ec:	9c010000 	stcls	0, cr0, [r1], {-0}
     1f0:	0000024a 	andeq	r0, r0, sl, asr #4
     1f4:	000bfa10 	andeq	pc, fp, r0, lsl sl	; <UNPREDICTABLE>
     1f8:	48030100 	stmdami	r3, {r8}
     1fc:	00000000 	andeq	r0, r0, r0
     200:	10000000 	andne	r0, r0, r0
     204:	00000a3b 	andeq	r0, r0, fp, lsr sl
     208:	00480301 	subeq	r0, r8, r1, lsl #6
     20c:	001e0000 	andseq	r0, lr, r0
     210:	780b0000 	stmdavc	fp, {}	; <UNPREDICTABLE>
     214:	b9400003 	stmdblt	r0, {r0, r1}^
     218:	36000007 	strcc	r0, [r0], -r7
     21c:	09000002 	stmdbeq	r0, {r1}
     220:	f3035201 	vhsub.u8	d5, d3, d1
     224:	01095101 	tsteq	r9, r1, lsl #2
     228:	00740251 	rsbseq	r0, r4, r1, asr r2
     22c:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     230:	016ecc03 	cmneq	lr, r3, lsl #24
     234:	880c0040 	stmdahi	ip, {r6}
     238:	b9400003 	stmdblt	r0, {r0, r1}^
     23c:	09000007 	stmdbeq	r0, {r0, r1, r2}
     240:	03055001 	movweq	r5, #20481	; 0x5001
     244:	40016ef0 	strdmi	r6, [r1], -r0
     248:	52070000 	andpl	r0, r7, #0
     24c:	01000000 	mrseq	r0, (UNDEF: 0)
     250:	00038c0a 	andeq	r8, r3, sl, lsl #24
     254:	00007440 	andeq	r7, r0, r0, asr #8
     258:	219c0100 	orrscs	r0, ip, r0, lsl #2
     25c:	10000003 	andne	r0, r0, r3
     260:	00000bfa 	strdeq	r0, [r0], -sl
     264:	00480a01 	subeq	r0, r8, r1, lsl #20
     268:	004a0000 	subeq	r0, sl, r0
     26c:	3b100000 	blcc	400274 <IRQ_STACK_SIZE+0x3f8274>
     270:	0100000a 	tsteq	r0, sl
     274:	0000480a 	andeq	r4, r0, sl, lsl #16
     278:	00007600 	andeq	r7, r0, r0, lsl #12
     27c:	00721100 	rsbseq	r1, r2, r0, lsl #2
     280:	00480c01 	subeq	r0, r8, r1, lsl #24
     284:	00a20000 	adceq	r0, r2, r0
     288:	64110000 	ldrvs	r0, [r1], #-0
     28c:	480c0100 	stmdami	ip, {r8}
     290:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     294:	11000000 	mrsne	r0, (UNDEF: 0)
     298:	0c010073 	stceq	0, cr0, [r1], {115}	; 0x73
     29c:	00000048 	andeq	r0, r0, r8, asr #32
     2a0:	000000f1 	strdeq	r0, [r0], -r1
     2a4:	01007711 	tsteq	r0, r1, lsl r7
     2a8:	0000480c 	andeq	r4, r0, ip, lsl #16
     2ac:	00010a00 	andeq	r0, r1, r0, lsl #20
     2b0:	64731100 	ldrbtvs	r1, [r3], #-256	; 0xffffff00
     2b4:	480c0100 	stmdami	ip, {r8}
     2b8:	23000000 	movwcs	r0, #0
     2bc:	0b000001 	bleq	2c8 <NOINT+0x208>
     2c0:	400003b4 			; <UNDEFINED> instruction: 0x400003b4
     2c4:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     2c8:	000002e4 	andeq	r0, r0, r4, ror #5
     2cc:	03520109 	cmpeq	r2, #1073741826	; 0x40000002
     2d0:	095101f3 	ldmdbeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
     2d4:	f3035101 	vrhadd.u8	d5, d3, d1
     2d8:	01095001 	tsteq	r9, r1
     2dc:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
     2e0:	0040016f 	subeq	r0, r0, pc, ror #2
     2e4:	0003b80f 	andeq	fp, r3, pc, lsl #16
     2e8:	00080840 	andeq	r0, r8, r0, asr #16
     2ec:	03c80b00 	biceq	r0, r8, #0, 22
     2f0:	07b94000 	ldreq	r4, [r9, r0]!
     2f4:	03040000 	movweq	r0, #16384	; 0x4000
     2f8:	01090000 	mrseq	r0, (UNDEF: 9)
     2fc:	30030550 	andcc	r0, r3, r0, asr r5
     300:	0040016f 	subeq	r0, r0, pc, ror #2
     304:	0003cc0f 	andeq	ip, r3, pc, lsl #24
     308:	00081340 	andeq	r1, r8, r0, asr #6
     30c:	03f80c00 	mvnseq	r0, #0, 24
     310:	07b94000 	ldreq	r4, [r9, r0]!
     314:	01090000 	mrseq	r0, (UNDEF: 9)
     318:	4c030550 	cfstr32mi	mvfx0, [r3], {80}	; 0x50
     31c:	0040016f 	subeq	r0, r0, pc, ror #2
     320:	02ed0700 	rsceq	r0, sp, #0, 14
     324:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     328:	40000400 	andmi	r0, r0, r0, lsl #8
     32c:	00000060 	andeq	r0, r0, r0, rrx
     330:	03de9c01 	bicseq	r9, lr, #256	; 0x100
     334:	fa100000 	blx	40033c <IRQ_STACK_SIZE+0x3f833c>
     338:	0100000b 	tsteq	r0, fp
     33c:	0000481e 	andeq	r4, r0, lr, lsl r8
     340:	00015200 	andeq	r5, r1, r0, lsl #4
     344:	0a3b1000 	beq	ec434c <STACK_SIZE+0x6c434c>
     348:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     34c:	00000048 	andeq	r0, r0, r8, asr #32
     350:	0000017e 	andeq	r0, r0, lr, ror r1
     354:	01007211 	tsteq	r0, r1, lsl r2
     358:	00004820 	andeq	r4, r0, r0, lsr #16
     35c:	0001aa00 	andeq	sl, r1, r0, lsl #20
     360:	00731100 	rsbseq	r1, r3, r0, lsl #2
     364:	00482001 	subeq	r2, r8, r1
     368:	01c80000 	biceq	r0, r8, r0
     36c:	73110000 	tstvc	r1, #0
     370:	20010064 	andcs	r0, r1, r4, rrx
     374:	00000048 	andeq	r0, r0, r8, asr #32
     378:	000001e1 	andeq	r0, r0, r1, ror #3
     37c:	0004240b 	andeq	r2, r4, fp, lsl #8
     380:	0007b940 	andeq	fp, r7, r0, asr #18
     384:	0003a100 	andeq	sl, r3, r0, lsl #2
     388:	52010900 	andpl	r0, r1, #0, 18
     38c:	5101f303 	tstpl	r1, r3, lsl #6
     390:	03510109 	cmpeq	r1, #1073741826	; 0x40000002
     394:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
     398:	03055001 	movweq	r5, #20481	; 0x5001
     39c:	40016f98 	mulmi	r1, r8, pc	; <UNPREDICTABLE>
     3a0:	04280f00 	strteq	r0, [r8], #-3840	; 0xfffff100
     3a4:	081e4000 	ldmdaeq	lr, {lr}
     3a8:	380b0000 	stmdacc	fp, {}	; <UNPREDICTABLE>
     3ac:	b9400004 	stmdblt	r0, {r2}^
     3b0:	c1000007 	tstgt	r0, r7
     3b4:	09000003 	stmdbeq	r0, {r0, r1}
     3b8:	03055001 	movweq	r5, #20481	; 0x5001
     3bc:	40016fbc 			; <UNDEFINED> instruction: 0x40016fbc
     3c0:	043c0f00 	ldrteq	r0, [ip], #-3840	; 0xfffff100
     3c4:	08294000 	stmdaeq	r9!, {lr}
     3c8:	5c0c0000 	stcpl	0, cr0, [ip], {-0}
     3cc:	b9400004 	stmdblt	r0, {r2}^
     3d0:	09000007 	stmdbeq	r0, {r0, r1, r2}
     3d4:	03055001 	movweq	r5, #20481	; 0x5001
     3d8:	40016fd8 	ldrdmi	r6, [r1], -r8
     3dc:	ab070000 	blge	1c03e4 <IRQ_STACK_SIZE+0x1b83e4>
     3e0:	01000002 	tsteq	r0, r2
     3e4:	0004602d 	andeq	r6, r4, sp, lsr #32
     3e8:	00004040 	andeq	r4, r0, r0, asr #32
     3ec:	499c0100 	ldmibmi	ip, {r8}
     3f0:	10000004 	andne	r0, r0, r4
     3f4:	00000bfa 	strdeq	r0, [r0], -sl
     3f8:	00482d01 	subeq	r2, r8, r1, lsl #26
     3fc:	02100000 	andseq	r0, r0, #0
     400:	3b100000 	blcc	400408 <IRQ_STACK_SIZE+0x3f8408>
     404:	0100000a 	tsteq	r0, sl
     408:	0000482d 	andeq	r4, r0, sp, lsr #16
     40c:	00023c00 	andeq	r3, r2, r0, lsl #24
     410:	04840b00 	streq	r0, [r4], #2816	; 0xb00
     414:	07b94000 	ldreq	r4, [r9, r0]!
     418:	04350000 	ldrteq	r0, [r5], #-0
     41c:	01090000 	mrseq	r0, (UNDEF: 9)
     420:	01f30352 	mvnseq	r0, r2, asr r3
     424:	51010951 	tstpl	r1, r1, asr r9
     428:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
     42c:	03055001 	movweq	r5, #20481	; 0x5001
     430:	40017004 	andmi	r7, r1, r4
     434:	04a00800 	strteq	r0, [r0], #2048	; 0x800
     438:	07b94000 	ldreq	r4, [r9, r0]!
     43c:	01090000 	mrseq	r0, (UNDEF: 9)
     440:	28030550 	stmdacs	r3, {r4, r6, r8, sl}
     444:	00400170 	subeq	r0, r0, r0, ror r1
     448:	015b0700 	cmpeq	fp, r0, lsl #14
     44c:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
     450:	400004a0 	andmi	r0, r0, r0, lsr #9
     454:	00000164 	andeq	r0, r0, r4, ror #2
     458:	05b09c01 	ldreq	r9, [r0, #3073]!	; 0xc01
     45c:	69110000 	ldmdbvs	r1, {}	; <UNPREDICTABLE>
     460:	41710100 	cmnmi	r1, r0, lsl #2
     464:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     468:	12000002 	andne	r0, r0, #2
     46c:	0000016e 	andeq	r0, r0, lr, ror #2
     470:	00487201 	subeq	r7, r8, r1, lsl #4
     474:	02aa0000 	adceq	r0, sl, #0
     478:	c40b0000 	strgt	r0, [fp], #-0
     47c:	b9400004 	stmdblt	r0, {r2}^
     480:	91000007 	tstls	r0, r7
     484:	09000004 	stmdbeq	r0, {r2}
     488:	03055001 	movweq	r5, #20481	; 0x5001
     48c:	40017034 	andmi	r7, r1, r4, lsr r0
     490:	04e00b00 	strbteq	r0, [r0], #2816	; 0xb00
     494:	07cb4000 	strbeq	r4, [fp, r0]
     498:	04ab0000 	strteq	r0, [fp], #0
     49c:	01090000 	mrseq	r0, (UNDEF: 9)
     4a0:	33080251 	movwcc	r0, #33361	; 0x8251
     4a4:	02500109 	subseq	r0, r0, #1073741826	; 0x40000002
     4a8:	0b000074 	bleq	680 <ABORT_STACK_SIZE+0x280>
     4ac:	400004ec 	andmi	r0, r0, ip, ror #9
     4b0:	000007e1 	andeq	r0, r0, r1, ror #15
     4b4:	000004c5 	andeq	r0, r0, r5, asr #9
     4b8:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     4bc:	01093308 	tsteq	r9, r8, lsl #6
     4c0:	00740250 	rsbseq	r0, r4, r0, asr r2
     4c4:	04f00f00 	ldrbteq	r0, [r0], #3840	; 0xf00
     4c8:	08344000 	ldmdaeq	r4!, {lr}
     4cc:	040b0000 	streq	r0, [fp], #-0
     4d0:	b9400005 	stmdblt	r0, {r0, r2}^
     4d4:	eb000007 	bl	4f8 <ABORT_STACK_SIZE+0xf8>
     4d8:	09000004 	stmdbeq	r0, {r2}
     4dc:	77025101 	strvc	r5, [r2, -r1, lsl #2]
     4e0:	50010900 	andpl	r0, r1, r0, lsl #18
     4e4:	70580305 	subsvc	r0, r8, r5, lsl #6
     4e8:	0b004001 	bleq	104f4 <IRQ_STACK_SIZE+0x84f4>
     4ec:	40000554 	andmi	r0, r0, r4, asr r5
     4f0:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     4f4:	00000508 	andeq	r0, r0, r8, lsl #10
     4f8:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     4fc:	01090075 	tsteq	r9, r5, ror r0
     500:	68030550 	stmdavs	r3, {r4, r6, r8, sl}
     504:	00400170 	subeq	r0, r0, r0, ror r1
     508:	0005700b 	andeq	r7, r5, fp
     50c:	0007b940 	andeq	fp, r7, r0, asr #18
     510:	00052500 	andeq	r2, r5, r0, lsl #10
     514:	51010900 	tstpl	r1, r0, lsl #18
     518:	09007502 	stmdbeq	r0, {r1, r8, sl, ip, sp, lr}
     51c:	03055001 	movweq	r5, #20481	; 0x5001
     520:	40017090 	mulmi	r1, r0, r0
     524:	05880b00 	streq	r0, [r8, #2816]	; 0xb00
     528:	07b94000 	ldreq	r4, [r9, r0]!
     52c:	05480000 	strbeq	r0, [r8, #-0]
     530:	01090000 	mrseq	r0, (UNDEF: 9)
     534:	00750252 	rsbseq	r0, r5, r2, asr r2
     538:	02510109 	subseq	r0, r1, #1073741826	; 0x40000002
     53c:	0109007a 	tsteq	r9, sl, ror r0
     540:	b8030550 	stmdalt	r3, {r4, r6, r8, sl}
     544:	00400170 	subeq	r0, r0, r0, ror r1
     548:	0005a40b 	andeq	sl, r5, fp, lsl #8
     54c:	0007b940 	andeq	fp, r7, r0, asr #18
     550:	00056b00 	andeq	r6, r5, r0, lsl #22
     554:	52010900 	andpl	r0, r1, #0, 18
     558:	097f7502 	ldmdbeq	pc!, {r1, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     55c:	79025101 	stmdbvc	r2, {r0, r8, ip, lr}
     560:	50010900 	andpl	r0, r1, r0, lsl #18
     564:	70b80305 	adcsvc	r0, r8, r5, lsl #6
     568:	0f004001 	svceq	0x00004001
     56c:	400005c0 	andmi	r0, r0, r0, asr #11
     570:	0000083f 	andeq	r0, r0, pc, lsr r8
     574:	0005c40f 	andeq	ip, r5, pc, lsl #8
     578:	00083440 	andeq	r3, r8, r0, asr #8
     57c:	05d40b00 	ldrbeq	r0, [r4, #2816]	; 0xb00
     580:	07b94000 	ldreq	r4, [r9, r0]!
     584:	05940000 	ldreq	r0, [r4]
     588:	01090000 	mrseq	r0, (UNDEF: 9)
     58c:	58030550 	stmdapl	r3, {r4, r6, r8, sl}
     590:	00400170 	subeq	r0, r0, r0, ror r1
     594:	0005d80f 	andeq	sp, r5, pc, lsl #16
     598:	00083440 	andeq	r3, r8, r0, asr #8
     59c:	05f80f00 	ldrbeq	r0, [r8, #3840]!	; 0xf00
     5a0:	08504000 	ldmdaeq	r0, {lr}^
     5a4:	04130000 	ldreq	r0, [r3], #-0
     5a8:	61400006 	cmpvs	r0, r6
     5ac:	00000008 	andeq	r0, r0, r8
     5b0:	0002e407 	andeq	lr, r2, r7, lsl #8
     5b4:	04850100 	streq	r0, [r5], #256	; 0x100
     5b8:	44400006 	strbmi	r0, [r0], #-6
     5bc:	01000000 	mrseq	r0, (UNDEF: 0)
     5c0:	00060b9c 	muleq	r6, ip, fp
     5c4:	06280b00 	strteq	r0, [r8], -r0, lsl #22
     5c8:	07b94000 	ldreq	r4, [r9, r0]!
     5cc:	05dc0000 	ldrbeq	r0, [ip]
     5d0:	01090000 	mrseq	r0, (UNDEF: 9)
     5d4:	dc030550 	cfstr32le	mvfx0, [r3], {80}	; 0x50
     5d8:	00400170 	subeq	r0, r0, r0, ror r1
     5dc:	0006340b 	andeq	r3, r6, fp, lsl #8
     5e0:	0007cb40 	andeq	ip, r7, r0, asr #22
     5e4:	0005f500 	andeq	pc, r5, r0, lsl #10
     5e8:	51010900 	tstpl	r1, r0, lsl #18
     5ec:	09330802 	ldmdbeq	r3!, {r1, fp}
     5f0:	30015001 	andcc	r5, r1, r1
     5f4:	06480800 	strbeq	r0, [r8], -r0, lsl #16
     5f8:	07e14000 	strbeq	r4, [r1, r0]!
     5fc:	01090000 	mrseq	r0, (UNDEF: 9)
     600:	33080251 	movwcc	r0, #33361	; 0x8251
     604:	01500109 	cmpeq	r0, r9, lsl #2
     608:	07000030 	smladxeq	r0, r0, r0, r0
     60c:	00000152 	andeq	r0, r0, r2, asr r1
     610:	06489501 	strbeq	r9, [r8], -r1, lsl #10
     614:	00a44000 	adceq	r4, r4, r0
     618:	9c010000 	stcls	0, cr0, [r1], {-0}
     61c:	00000707 	andeq	r0, r0, r7, lsl #14
     620:	00066c0b 	andeq	r6, r6, fp, lsl #24
     624:	0007b940 	andeq	fp, r7, r0, asr #18
     628:	00063700 	andeq	r3, r6, r0, lsl #14
     62c:	50010900 	andpl	r0, r1, r0, lsl #18
     630:	70ec0305 	rscvc	r0, ip, r5, lsl #6
     634:	0b004001 	bleq	10640 <IRQ_STACK_SIZE+0x8640>
     638:	40000678 	andmi	r0, r0, r8, ror r6
     63c:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     640:	0000064e 	andeq	r0, r0, lr, asr #12
     644:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     648:	0170fc03 	cmneq	r0, r3, lsl #24
     64c:	840f0040 	strhi	r0, [pc], #-64	; 654 <ABORT_STACK_SIZE+0x254>
     650:	50400006 	subpl	r0, r0, r6
     654:	0b000008 	bleq	67c <ABORT_STACK_SIZE+0x27c>
     658:	40000690 	mulmi	r0, r0, r6
     65c:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     660:	0000066e 	andeq	r0, r0, lr, ror #12
     664:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     668:	01710c03 	cmneq	r1, r3, lsl #24
     66c:	940f0040 	strls	r0, [pc], #-64	; 674 <ABORT_STACK_SIZE+0x274>
     670:	34400006 	strbcc	r0, [r0], #-6
     674:	0b000008 	bleq	69c <ABORT_STACK_SIZE+0x29c>
     678:	400006a4 	andmi	r0, r0, r4, lsr #13
     67c:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     680:	0000068e 	andeq	r0, r0, lr, lsl #13
     684:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     688:	01711c03 	cmneq	r1, r3, lsl #24
     68c:	ac0b0040 	stcge	0, cr0, [fp], {64}	; 0x40
     690:	3f400006 	svccc	0x00400006
     694:	a1000008 	tstge	r0, r8
     698:	09000006 	stmdbeq	r0, {r1, r2}
     69c:	32015001 	andcc	r5, r1, #1
     6a0:	06b80b00 	ldrteq	r0, [r8], r0, lsl #22
     6a4:	07b94000 	ldreq	r4, [r9, r0]!
     6a8:	06b80000 	ldrteq	r0, [r8], r0
     6ac:	01090000 	mrseq	r0, (UNDEF: 9)
     6b0:	34030550 	strcc	r0, [r3], #-1360	; 0xfffffab0
     6b4:	00400171 	subeq	r0, r0, r1, ror r1
     6b8:	0006bc0f 	andeq	fp, r6, pc, lsl #24
     6bc:	00083440 	andeq	r3, r8, r0, asr #8
     6c0:	06cc0b00 	strbeq	r0, [ip], r0, lsl #22
     6c4:	07b94000 	ldreq	r4, [r9, r0]!
     6c8:	06d80000 	ldrbeq	r0, [r8], r0
     6cc:	01090000 	mrseq	r0, (UNDEF: 9)
     6d0:	44030550 	strmi	r0, [r3], #-1360	; 0xfffffab0
     6d4:	00400171 	subeq	r0, r0, r1, ror r1
     6d8:	0006d80b 	andeq	sp, r6, fp, lsl #16
     6dc:	0007cb40 	andeq	ip, r7, r0, asr #22
     6e0:	0006f100 	andeq	pc, r6, r0, lsl #2
     6e4:	51010900 	tstpl	r1, r0, lsl #18
     6e8:	09340802 	ldmdbeq	r4!, {r1, fp}
     6ec:	30015001 	andcc	r5, r1, r1
     6f0:	06ec0800 	strbteq	r0, [ip], r0, lsl #16
     6f4:	07e14000 	strbeq	r4, [r1, r0]!
     6f8:	01090000 	mrseq	r0, (UNDEF: 9)
     6fc:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
     700:	01500109 	cmpeq	r0, r9, lsl #2
     704:	14000030 	strne	r0, [r0], #-48	; 0xffffffd0
     708:	00000048 	andeq	r0, r0, r8, asr #32
     70c:	0000071d 	andeq	r0, r0, sp, lsl r7
     710:	00006415 	andeq	r6, r0, r5, lsl r4
     714:	64150100 	ldrvs	r0, [r5], #-256	; 0xffffff00
     718:	10000000 	andne	r0, r0, r0
     71c:	00361600 	eorseq	r1, r6, r0, lsl #12
     720:	04020000 	streq	r0, [r2], #-0
     724:	00000707 	andeq	r0, r0, r7, lsl #14
     728:	00004814 	andeq	r4, r0, r4, lsl r8
     72c:	00073800 	andeq	r3, r7, r0, lsl #16
     730:	00641500 	rsbeq	r1, r4, r0, lsl #10
     734:	00100000 	andseq	r0, r0, r0
     738:	00001c16 	andeq	r1, r0, r6, lsl ip
     73c:	28050200 	stmdacs	r5, {r9}
     740:	17000007 	strne	r0, [r0, -r7]
     744:	00000073 	andeq	r0, r0, r3, ror r0
     748:	01064101 	tsteq	r6, r1, lsl #2
     74c:	03050000 	movweq	r0, #20480	; 0x5000
     750:	40017ea8 	andmi	r7, r1, r8, lsr #29
     754:	00031917 	andeq	r1, r3, r7, lsl r9
     758:	06420100 	strbeq	r0, [r2], -r0, lsl #2
     75c:	05000001 	streq	r0, [r0, #-1]
     760:	017eb803 	cmneq	lr, r3, lsl #16
     764:	00611740 	rsbeq	r1, r1, r0, asr #14
     768:	43010000 	movwmi	r0, #4096	; 0x1000
     76c:	00000106 	andeq	r0, r0, r6, lsl #2
     770:	7eac0305 	cdpvc	3, 10, cr0, cr12, cr5, {0}
     774:	40174001 	andsmi	r4, r7, r1
     778:	01000001 	tsteq	r0, r1
     77c:	00010644 	andeq	r0, r1, r4, asr #12
     780:	b0030500 	andlt	r0, r3, r0, lsl #10
     784:	1740017e 	smlsldxne	r0, r0, lr, r1	; <UNPREDICTABLE>
     788:	00000292 	muleq	r0, r2, r2
     78c:	01064501 	tsteq	r6, r1, lsl #10
     790:	03050000 	movweq	r0, #20480	; 0x5000
     794:	40017eb4 			; <UNDEFINED> instruction: 0x40017eb4
     798:	00007214 	andeq	r7, r0, r4, lsl r2
     79c:	0007a800 	andeq	sl, r7, r0, lsl #16
     7a0:	00641500 	rsbeq	r1, r4, r0, lsl #10
     7a4:	00770000 	rsbseq	r0, r7, r0
     7a8:	0002d917 	andeq	sp, r2, r7, lsl r9
     7ac:	98b80100 	ldmls	r8!, {r8}
     7b0:	05000007 	streq	r0, [r0, #-7]
     7b4:	0172e803 	cmneq	r2, r3, lsl #16
     7b8:	01331840 	teqeq	r3, r0, asr #16
     7bc:	24030000 	strcs	r0, [r3], #-0
     7c0:	000007cb 	andeq	r0, r0, fp, asr #15
     7c4:	00008019 	andeq	r8, r0, r9, lsl r0
     7c8:	18001a00 	stmdane	r0, {r9, fp, ip}
     7cc:	00000189 	andeq	r0, r0, r9, lsl #3
     7d0:	07e15103 	strbeq	r5, [r1, r3, lsl #2]!
     7d4:	41190000 	tstmi	r9, r0
     7d8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     7dc:	00000041 	andeq	r0, r0, r1, asr #32
     7e0:	00281800 	eoreq	r1, r8, r0, lsl #16
     7e4:	54030000 	strpl	r0, [r3], #-0
     7e8:	000007f7 	strdeq	r0, [r0], -r7
     7ec:	00004119 	andeq	r4, r0, r9, lsl r1
     7f0:	00411900 	subeq	r1, r1, r0, lsl #18
     7f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     7f8:	000000cc 	andeq	r0, r0, ip, asr #1
     7fc:	08081b03 	stmdaeq	r8, {r0, r1, r8, r9, fp, ip}
     800:	41190000 	tstmi	r9, r0
     804:	00000000 	andeq	r0, r0, r0
     808:	0000b91b 	andeq	fp, r0, fp, lsl r9
     80c:	482e0300 	stmdami	lr!, {r8, r9}
     810:	1b000000 	blne	818 <ABORT_STACK_SIZE+0x418>
     814:	0000000a 	andeq	r0, r0, sl
     818:	00482d03 	subeq	r2, r8, r3, lsl #26
     81c:	761b0000 	ldrvc	r0, [fp], -r0
     820:	03000001 	movweq	r0, #1
     824:	0000482c 	andeq	r4, r0, ip, lsr #16
     828:	02bd1b00 	adcseq	r1, sp, #0, 22
     82c:	2b030000 	blcs	c0834 <IRQ_STACK_SIZE+0xb8834>
     830:	00000048 	andeq	r0, r0, r8, asr #32
     834:	0002fc1b 	andeq	pc, r2, fp, lsl ip	; <UNPREDICTABLE>
     838:	48aa0400 	stmiami	sl!, {sl}
     83c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     840:	00000306 	andeq	r0, r0, r6, lsl #6
     844:	0850a904 	ldmdaeq	r0, {r2, r8, fp, sp, pc}^
     848:	48190000 	ldmdami	r9, {}	; <UNPREDICTABLE>
     84c:	00000000 	andeq	r0, r0, r0
     850:	0001b818 	andeq	fp, r1, r8, lsl r8
     854:	61a70400 			; <UNDEFINED> instruction: 0x61a70400
     858:	19000008 	stmdbne	r0, {r3}
     85c:	00000048 	andeq	r0, r0, r8, asr #32
     860:	00821c00 	addeq	r1, r2, r0, lsl #24
     864:	35030000 	strcc	r0, [r3, #-0]
     868:	00162100 	andseq	r2, r6, r0, lsl #2
     86c:	6f000400 	svcvs	0x00000400
     870:	04000001 	streq	r0, [r0], #-1
     874:	0001d001 	andeq	sp, r1, r1
     878:	04cf0100 	strbeq	r0, [pc], #256	; 880 <ABORT_STACK_SIZE+0x480>
     87c:	00e40000 	rsceq	r0, r4, r0
     880:	06ec0000 	strbteq	r0, [ip], r0
     884:	18444000 	stmdane	r4, {lr}^
     888:	015a0000 	cmpeq	sl, r0
     88c:	b1020000 	mrslt	r0, (UNDEF: 2)
     890:	01000004 	tsteq	r0, r4
     894:	003c0150 	eorseq	r0, ip, r0, asr r1
     898:	70030000 	andvc	r0, r3, r0
     89c:	50010061 	andpl	r0, r1, r1, rrx
     8a0:	0000003c 	andeq	r0, r0, ip, lsr r0
     8a4:	07040400 	streq	r0, [r4, -r0, lsl #8]
     8a8:	000001ab 	andeq	r0, r0, fp, lsr #3
     8ac:	00042402 	andeq	r2, r4, r2, lsl #8
     8b0:	01640100 	cmneq	r4, r0, lsl #2
     8b4:	0000005a 	andeq	r0, r0, sl, asr r0
     8b8:	00617003 	rsbeq	r7, r1, r3
     8bc:	003c6401 	eorseq	r6, ip, r1, lsl #8
     8c0:	02000000 	andeq	r0, r0, #0
     8c4:	000003ae 	andeq	r0, r0, lr, lsr #7
     8c8:	71017e01 	tstvc	r1, r1, lsl #28
     8cc:	03000000 	movweq	r0, #0
     8d0:	01006170 	tsteq	r0, r0, ror r1
     8d4:	00003c7e 	andeq	r3, r0, lr, ror ip
     8d8:	d5020000 	strle	r0, [r2, #-0]
     8dc:	01000005 	tsteq	r0, r5
     8e0:	00c90191 	smulleq	r0, r9, r1, r1
     8e4:	03050000 	movweq	r0, #20480	; 0x5000
     8e8:	01000004 	tsteq	r0, r4
     8ec:	00003c91 	muleq	r0, r1, ip
     8f0:	04490500 	strbeq	r0, [r9], #-1280	; 0xfffffb00
     8f4:	91010000 	mrsls	r0, (UNDEF: 1)
     8f8:	0000003c 	andeq	r0, r0, ip, lsr r0
     8fc:	00056005 	andeq	r6, r5, r5
     900:	3c910100 	ldfccs	f0, [r1], {0}
     904:	05000000 	streq	r0, [r0, #-0]
     908:	00000444 	andeq	r0, r0, r4, asr #8
     90c:	003c9101 	eorseq	r9, ip, r1, lsl #2
     910:	69060000 	stmdbvs	r6, {}	; <UNPREDICTABLE>
     914:	c9930100 	ldmibgt	r3, {r8}
     918:	06000000 	streq	r0, [r0], -r0
     91c:	00545470 	subseq	r5, r4, r0, ror r4
     920:	00d09401 	sbcseq	r9, r0, r1, lsl #8
     924:	a4070000 	strge	r0, [r7], #-0
     928:	01000003 	tsteq	r0, r3
     92c:	00003c95 	muleq	r0, r5, ip
     930:	04080000 	streq	r0, [r8], #-0
     934:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     938:	3c040900 	stccc	9, cr0, [r4], {-0}
     93c:	0a000000 	beq	944 <ABORT_STACK_SIZE+0x544>
     940:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
     944:	0b017701 	bleq	5e550 <IRQ_STACK_SIZE+0x56550>
     948:	000003f6 	strdeq	r0, [r0], -r6
     94c:	ec014101 	stfs	f4, [r1], {1}
     950:	44400006 	strbmi	r0, [r0], #-6
     954:	01000008 	tsteq	r0, r8
     958:	00060d9c 	muleq	r6, ip, sp
     95c:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     960:	07000000 	streq	r0, [r0, -r0]
     964:	00004000 	andeq	r4, r0, r0
     968:	43010000 	movwmi	r0, #4096	; 0x1000
     96c:	00014301 	andeq	r4, r1, r1, lsl #6
     970:	009e0d00 	addseq	r0, lr, r0, lsl #26
     974:	0c220000 	stceq	0, cr0, [r2], #-0
     978:	0000930e 	andeq	r9, r0, lr, lsl #6
     97c:	880f0000 	stmdahi	pc, {}	; <UNPREDICTABLE>
     980:	ff000000 			; <UNDEFINED> instruction: 0xff000000
     984:	0e0cdfff 	mcreq	15, 0, sp, cr12, cr15, {7}
     988:	0000007d 	andeq	r0, r0, sp, ror r0
     98c:	00001000 	andeq	r1, r0, r0
     990:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     994:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     998:	11000002 	tstne	r0, r2
     99c:	000000b2 	strheq	r0, [r0], -r2
     9a0:	00000317 	andeq	r0, r0, r7, lsl r3
     9a4:	0000bd12 	andeq	fp, r0, r2, lsl sp
     9a8:	0000cd00 	andeq	ip, r0, r0, lsl #26
     9ac:	00007113 	andeq	r7, r0, r3, lsl r1
     9b0:	0007ec00 	andeq	lr, r7, r0, lsl #24
     9b4:	0000ec40 	andeq	lr, r0, r0, asr #24
     9b8:	01440100 	mrseq	r0, (UNDEF: 84)
     9bc:	0000018d 	andeq	r0, r0, sp, lsl #3
     9c0:	00009e14 	andeq	r9, r0, r4, lsl lr
     9c4:	00931400 	addseq	r1, r3, r0, lsl #8
     9c8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     9cc:	14000000 	strne	r0, [r0], #-0
     9d0:	0000007d 	andeq	r0, r0, sp, ror r0
     9d4:	0007ec15 	andeq	lr, r7, r5, lsl ip
     9d8:	0000ec40 	andeq	lr, r0, r0, asr #24
     9dc:	00a91100 	adceq	r1, r9, r0, lsl #2
     9e0:	03520000 	cmpeq	r2, #0
     9e4:	b2110000 	andslt	r0, r1, #0
     9e8:	95000000 	strls	r0, [r0, #-0]
     9ec:	16000003 	strne	r0, [r0], -r3
     9f0:	000000bd 	strheq	r0, [r0], -sp
     9f4:	710c0000 	mrsvc	r0, (UNDEF: 12)
     9f8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     9fc:	18400008 	stmdane	r0, {r3}^
     a00:	01000000 	mrseq	r0, (UNDEF: 0)
     a04:	01d30145 	bicseq	r0, r3, r5, asr #2
     a08:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     a0c:	14000000 	strne	r0, [r0], #-0
     a10:	00000093 	muleq	r0, r3, r0
     a14:	00008814 	andeq	r8, r0, r4, lsl r8
     a18:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     a1c:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
     a20:	11000000 	mrsne	r0, (UNDEF: 0)
     a24:	000000a9 	andeq	r0, r0, r9, lsr #1
     a28:	000003e9 	andeq	r0, r0, r9, ror #7
     a2c:	0000b211 	andeq	fp, r0, r1, lsl r2
     a30:	00042c00 	andeq	r2, r4, r0, lsl #24
     a34:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	0000710c 	andeq	r7, r0, ip, lsl #2
     a40:	0009d400 	andeq	sp, r9, r0, lsl #8
     a44:	00003840 	andeq	r3, r0, r0, asr #16
     a48:	01460100 	mrseq	r0, (UNDEF: 86)
     a4c:	00000219 	andeq	r0, r0, r9, lsl r2
     a50:	00009e14 	andeq	r9, r0, r4, lsl lr
     a54:	00931400 	addseq	r1, r3, r0, lsl #8
     a58:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     a5c:	14000000 	strne	r0, [r0], #-0
     a60:	0000007d 	andeq	r0, r0, sp, ror r0
     a64:	00003810 	andeq	r3, r0, r0, lsl r8
     a68:	00a91100 	adceq	r1, r9, r0, lsl #2
     a6c:	04590000 	ldrbeq	r0, [r9], #-0
     a70:	b2110000 	andslt	r0, r1, #0
     a74:	84000000 	strhi	r0, [r0], #-0
     a78:	16000004 	strne	r0, [r0], -r4
     a7c:	000000bd 	strheq	r0, [r0], -sp
     a80:	71130000 	tstvc	r3, r0
     a84:	04000000 	streq	r0, [r0], #-0
     a88:	2040000a 	subcs	r0, r0, sl
     a8c:	01000000 	mrseq	r0, (UNDEF: 0)
     a90:	02630147 	rsbeq	r0, r3, #-1073741807	; 0xc0000011
     a94:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     a98:	14000000 	strne	r0, [r0], #-0
     a9c:	00000093 	muleq	r0, r3, r0
     aa0:	00008814 	andeq	r8, r0, r4, lsl r8
     aa4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     aa8:	04150000 	ldreq	r0, [r5], #-0
     aac:	2040000a 	subcs	r0, r0, sl
     ab0:	11000000 	mrsne	r0, (UNDEF: 0)
     ab4:	000000a9 	andeq	r0, r0, r9, lsr #1
     ab8:	00000497 	muleq	r0, r7, r4
     abc:	0000b217 	andeq	fp, r0, r7, lsl r2
     ac0:	00110400 	andseq	r0, r1, r0, lsl #8
     ac4:	00bd1644 	adcseq	r1, sp, r4, asr #12
     ac8:	00000000 	andeq	r0, r0, r0
     acc:	00007113 	andeq	r7, r0, r3, lsl r1
     ad0:	000a2400 	andeq	r2, sl, r0, lsl #8
     ad4:	0000e840 	andeq	lr, r0, r0, asr #16
     ad8:	014a0100 	mrseq	r0, (UNDEF: 90)
     adc:	000002ad 	andeq	r0, r0, sp, lsr #5
     ae0:	00009e14 	andeq	r9, r0, r4, lsl lr
     ae4:	00931400 	addseq	r1, r3, r0, lsl #8
     ae8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     aec:	14000000 	strne	r0, [r0], #-0
     af0:	0000007d 	andeq	r0, r0, sp, ror r0
     af4:	000a2415 	andeq	r2, sl, r5, lsl r4
     af8:	0000e840 	andeq	lr, r0, r0, asr #16
     afc:	00a91100 	adceq	r1, r9, r0, lsl #2
     b00:	04b70000 	ldrteq	r0, [r7], #0
     b04:	b2110000 	andslt	r0, r1, #0
     b08:	06000000 	streq	r0, [r0], -r0
     b0c:	16000005 	strne	r0, [r0], -r5
     b10:	000000bd 	strheq	r0, [r0], -sp
     b14:	710c0000 	mrsvc	r0, (UNDEF: 12)
     b18:	0c000000 	stceq	0, cr0, [r0], {-0}
     b1c:	5840000b 	stmdapl	r0, {r0, r1, r3}^
     b20:	01000000 	mrseq	r0, (UNDEF: 0)
     b24:	02f30156 	rscseq	r0, r3, #-2147483627	; 0x80000015
     b28:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     b2c:	14000000 	strne	r0, [r0], #-0
     b30:	00000093 	muleq	r0, r3, r0
     b34:	00008814 	andeq	r8, r0, r4, lsl r8
     b38:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     b3c:	58100000 	ldmdapl	r0, {}	; <UNPREDICTABLE>
     b40:	11000000 	mrsne	r0, (UNDEF: 0)
     b44:	000000a9 	andeq	r0, r0, r9, lsr #1
     b48:	00000577 	andeq	r0, r0, r7, ror r5
     b4c:	0000b211 	andeq	fp, r0, r1, lsl r2
     b50:	0005bb00 	andeq	fp, r5, r0, lsl #22
     b54:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     b58:	00000000 	andeq	r0, r0, r0
     b5c:	0000710c 	andeq	r7, r0, ip, lsl #2
     b60:	000b1000 	andeq	r1, fp, r0
     b64:	0000b040 	andeq	fp, r0, r0, asr #32
     b68:	014d0100 	mrseq	r0, (UNDEF: 93)
     b6c:	00000339 	andeq	r0, r0, r9, lsr r3
     b70:	00009e14 	andeq	r9, r0, r4, lsl lr
     b74:	00931400 	addseq	r1, r3, r0, lsl #8
     b78:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     b7c:	14000000 	strne	r0, [r0], #-0
     b80:	0000007d 	andeq	r0, r0, sp, ror r0
     b84:	0000b010 	andeq	fp, r0, r0, lsl r0
     b88:	00a91100 	adceq	r1, r9, r0, lsl #2
     b8c:	06030000 	streq	r0, [r3], -r0
     b90:	b2110000 	andslt	r0, r1, #0
     b94:	3b000000 	blcc	b9c <ABORT_STACK_SIZE+0x79c>
     b98:	16000006 	strne	r0, [r0], -r6
     b9c:	000000bd 	strheq	r0, [r0], -sp
     ba0:	710c0000 	mrsvc	r0, (UNDEF: 12)
     ba4:	30000000 	andcc	r0, r0, r0
     ba8:	f840000b 			; <UNDEFINED> instruction: 0xf840000b
     bac:	01000000 	mrseq	r0, (UNDEF: 0)
     bb0:	037f014e 	cmneq	pc, #-2147483629	; 0x80000013
     bb4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     bb8:	14000000 	strne	r0, [r0], #-0
     bbc:	00000093 	muleq	r0, r3, r0
     bc0:	00008814 	andeq	r8, r0, r4, lsl r8
     bc4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     bc8:	f8100000 			; <UNDEFINED> instruction: 0xf8100000
     bcc:	11000000 	mrsne	r0, (UNDEF: 0)
     bd0:	000000a9 	andeq	r0, r0, r9, lsr #1
     bd4:	00000683 	andeq	r0, r0, r3, lsl #13
     bd8:	0000b211 	andeq	fp, r0, r1, lsl r2
     bdc:	0006a300 	andeq	sl, r6, r0, lsl #6
     be0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     be4:	00000000 	andeq	r0, r0, r0
     be8:	0000710c 	andeq	r7, r0, ip, lsl #2
     bec:	000b4000 	andeq	r4, fp, r0
     bf0:	00013840 	andeq	r3, r1, r0, asr #16
     bf4:	014f0100 	mrseq	r0, (UNDEF: 95)
     bf8:	000003c5 	andeq	r0, r0, r5, asr #7
     bfc:	00009e14 	andeq	r9, r0, r4, lsl lr
     c00:	00931400 	addseq	r1, r3, r0, lsl #8
     c04:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c08:	14000000 	strne	r0, [r0], #-0
     c0c:	0000007d 	andeq	r0, r0, sp, ror r0
     c10:	00013810 	andeq	r3, r1, r0, lsl r8
     c14:	00a91100 	adceq	r1, r9, r0, lsl #2
     c18:	06cb0000 	strbeq	r0, [fp], r0
     c1c:	b2110000 	andslt	r0, r1, #0
     c20:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
     c24:	16000006 	strne	r0, [r0], -r6
     c28:	000000bd 	strheq	r0, [r0], -sp
     c2c:	710c0000 	mrsvc	r0, (UNDEF: 12)
     c30:	60000000 	andvs	r0, r0, r0
     c34:	8040000b 	subhi	r0, r0, fp
     c38:	01000001 	tsteq	r0, r1
     c3c:	040b0150 	streq	r0, [fp], #-336	; 0xfffffeb0
     c40:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     c44:	14000000 	strne	r0, [r0], #-0
     c48:	00000093 	muleq	r0, r3, r0
     c4c:	00008814 	andeq	r8, r0, r4, lsl r8
     c50:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     c54:	80100000 	andshi	r0, r0, r0
     c58:	11000001 	tstne	r0, r1
     c5c:	000000a9 	andeq	r0, r0, r9, lsr #1
     c60:	0000072f 	andeq	r0, r0, pc, lsr #14
     c64:	0000b211 	andeq	fp, r0, r1, lsl r2
     c68:	00076700 	andeq	r6, r7, r0, lsl #14
     c6c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     c70:	00000000 	andeq	r0, r0, r0
     c74:	0000710c 	andeq	r7, r0, ip, lsl #2
     c78:	000b8400 	andeq	r8, fp, r0, lsl #8
     c7c:	0001c840 	andeq	ip, r1, r0, asr #16
     c80:	01510100 	cmpeq	r1, r0, lsl #2
     c84:	00000451 	andeq	r0, r0, r1, asr r4
     c88:	00009e14 	andeq	r9, r0, r4, lsl lr
     c8c:	00931400 	addseq	r1, r3, r0, lsl #8
     c90:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     c94:	14000000 	strne	r0, [r0], #-0
     c98:	0000007d 	andeq	r0, r0, sp, ror r0
     c9c:	0001c810 	andeq	ip, r1, r0, lsl r8
     ca0:	00a91100 	adceq	r1, r9, r0, lsl #2
     ca4:	079f0000 	ldreq	r0, [pc, r0]
     ca8:	b2110000 	andslt	r0, r1, #0
     cac:	d7000000 	strle	r0, [r0, -r0]
     cb0:	16000007 	strne	r0, [r0], -r7
     cb4:	000000bd 	strheq	r0, [r0], -sp
     cb8:	710c0000 	mrsvc	r0, (UNDEF: 12)
     cbc:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     cc0:	1840000b 	stmdane	r0, {r0, r1, r3}^
     cc4:	01000002 	tsteq	r0, r2
     cc8:	04970152 	ldreq	r0, [r7], #338	; 0x152
     ccc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
     cd0:	14000000 	strne	r0, [r0], #-0
     cd4:	00000093 	muleq	r0, r3, r0
     cd8:	00008814 	andeq	r8, r0, r4, lsl r8
     cdc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
     ce0:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
     ce4:	11000002 	tstne	r0, r2
     ce8:	000000a9 	andeq	r0, r0, r9, lsr #1
     cec:	0000080f 	andeq	r0, r0, pc, lsl #16
     cf0:	0000b211 	andeq	fp, r0, r1, lsl r2
     cf4:	00085300 	andeq	r5, r8, r0, lsl #6
     cf8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
     cfc:	00000000 	andeq	r0, r0, r0
     d00:	0000710c 	andeq	r7, r0, ip, lsl #2
     d04:	000bc800 	andeq	ip, fp, r0, lsl #16
     d08:	00027040 	andeq	r7, r2, r0, asr #32
     d0c:	01530100 	cmpeq	r3, r0, lsl #2
     d10:	000004da 	ldrdeq	r0, [r0], -sl
     d14:	00009e14 	andeq	r9, r0, r4, lsl lr
     d18:	00931400 	addseq	r1, r3, r0, lsl #8
     d1c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
     d20:	14000000 	strne	r0, [r0], #-0
     d24:	0000007d 	andeq	r0, r0, sp, ror r0
     d28:	00027010 	andeq	r7, r2, r0, lsl r0
     d2c:	00a91200 	adceq	r1, r9, r0, lsl #4
     d30:	17040000 	strne	r0, [r4, -r0]
     d34:	000000b2 	strheq	r0, [r0], -r2
     d38:	44001330 	strmi	r1, [r0], #-816	; 0xfffffcd0
     d3c:	0000bd16 	andeq	fp, r0, r6, lsl sp
     d40:	0c000000 	stceq	0, cr0, [r0], {-0}
     d44:	00000071 	andeq	r0, r0, r1, ror r0
     d48:	40000bf8 	strdmi	r0, [r0], -r8
     d4c:	000002d8 	ldrdeq	r0, [r0], -r8
     d50:	20015401 	andcs	r5, r1, r1, lsl #8
     d54:	14000005 	strne	r0, [r0], #-5
     d58:	0000009e 	muleq	r0, lr, r0
     d5c:	00009314 	andeq	r9, r0, r4, lsl r3
     d60:	00881400 	addeq	r1, r8, r0, lsl #8
     d64:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     d68:	10000000 	andne	r0, r0, r0
     d6c:	000002d8 	ldrdeq	r0, [r0], -r8
     d70:	0000a911 	andeq	sl, r0, r1, lsl r9
     d74:	00089b00 	andeq	r9, r8, r0, lsl #22
     d78:	00b21100 	adcseq	r1, r2, r0, lsl #2
     d7c:	08d30000 	ldmeq	r3, {}^	; <UNPREDICTABLE>
     d80:	bd160000 	ldclt	0, cr0, [r6, #-0]
     d84:	00000000 	andeq	r0, r0, r0
     d88:	00710c00 	rsbseq	r0, r1, r0, lsl #24
     d8c:	0c800000 	stceq	0, cr0, [r0], {0}
     d90:	03384000 	teqeq	r8, #0
     d94:	55010000 	strpl	r0, [r1, #-0]
     d98:	00056601 	andeq	r6, r5, r1, lsl #12
     d9c:	009e1400 	addseq	r1, lr, r0, lsl #8
     da0:	93140000 	tstls	r4, #0
     da4:	14000000 	strne	r0, [r0], #-0
     da8:	00000088 	andeq	r0, r0, r8, lsl #1
     dac:	00007d14 	andeq	r7, r0, r4, lsl sp
     db0:	03381000 	teqeq	r8, #0
     db4:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     db8:	0b000000 	bleq	dc0 <ABORT_STACK_SIZE+0x9c0>
     dbc:	11000009 	tstne	r0, r9
     dc0:	000000b2 	strheq	r0, [r0], -r2
     dc4:	0000094f 	andeq	r0, r0, pc, asr #18
     dc8:	0000bd16 	andeq	fp, r0, r6, lsl sp
     dcc:	13000000 	movwne	r0, #0
     dd0:	00000071 	andeq	r0, r0, r1, ror r0
     dd4:	40000d18 	andmi	r0, r0, r8, lsl sp
     dd8:	00000114 	andeq	r0, r0, r4, lsl r1
     ddc:	b0015801 	andlt	r5, r1, r1, lsl #16
     de0:	14000005 	strne	r0, [r0], #-5
     de4:	0000009e 	muleq	r0, lr, r0
     de8:	00009314 	andeq	r9, r0, r4, lsl r3
     dec:	00881400 	addeq	r1, r8, r0, lsl #8
     df0:	7d140000 	ldcvc	0, cr0, [r4, #-0]
     df4:	15000000 	strne	r0, [r0, #-0]
     df8:	40000d18 	andmi	r0, r0, r8, lsl sp
     dfc:	00000114 	andeq	r0, r0, r4, lsl r1
     e00:	0000a911 	andeq	sl, r0, r1, lsl r9
     e04:	00099700 	andeq	r9, r9, r0, lsl #14
     e08:	00b21100 	adcseq	r1, r2, r0, lsl #2
     e0c:	09e60000 	stmibeq	r6!, {}^	; <UNPREDICTABLE>
     e10:	bd160000 	ldclt	0, cr0, [r6, #-0]
     e14:	00000000 	andeq	r0, r0, r0
     e18:	00711300 	rsbseq	r1, r1, r0, lsl #6
     e1c:	0e2c0000 	cdpeq	0, 2, cr0, cr12, cr0, {0}
     e20:	00e44000 	rsceq	r4, r4, r0
     e24:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
     e28:	0005fa01 	andeq	pc, r5, r1, lsl #20
     e2c:	009e1400 	addseq	r1, lr, r0, lsl #8
     e30:	93140000 	tstls	r4, #0
     e34:	14000000 	strne	r0, [r0], #-0
     e38:	00000088 	andeq	r0, r0, r8, lsl #1
     e3c:	00007d14 	andeq	r7, r0, r4, lsl sp
     e40:	0e2c1500 	cfsh64eq	mvdx1, mvdx12, #0
     e44:	00e44000 	rsceq	r4, r4, r0
     e48:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
     e4c:	57000000 	strpl	r0, [r0, -r0]
     e50:	1100000a 	tstne	r0, sl
     e54:	000000b2 	strheq	r0, [r0], -r2
     e58:	00000a9a 	muleq	r0, sl, sl
     e5c:	0000bd16 	andeq	fp, r0, r6, lsl sp
     e60:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     e64:	40000f1c 	andmi	r0, r0, ip, lsl pc
     e68:	0000151c 	andeq	r1, r0, ip, lsl r5
     e6c:	000f3019 	andeq	r3, pc, r9, lsl r0	; <UNPREDICTABLE>
     e70:	00152d40 	andseq	r2, r5, r0, asr #26
     e74:	661a0000 	ldrvs	r0, [sl], -r0
     e78:	01000003 	tsteq	r0, r3
     e7c:	00003c06 	andeq	r3, r0, r6, lsl #24
     e80:	063c0100 	ldrteq	r0, [ip], -r0, lsl #2
     e84:	76030000 	strvc	r0, [r3], -r0
     e88:	06010061 	streq	r0, [r1], -r1, rrx
     e8c:	0000003c 	andeq	r0, r0, ip, lsr r0
     e90:	000a3b05 	andeq	r3, sl, r5, lsl #22
     e94:	c9060100 	stmdbgt	r6, {r8}
     e98:	06000000 	streq	r0, [r0], -r0
     e9c:	08010072 	stmdaeq	r1, {r1, r4, r5, r6}
     ea0:	0000003c 	andeq	r0, r0, ip, lsr r0
     ea4:	060d1b00 	streq	r1, [sp], -r0, lsl #22
     ea8:	0f300000 	svceq	0x00300000
     eac:	00804000 	addeq	r4, r0, r0
     eb0:	9c010000 	stcls	0, cr0, [r1], {-0}
     eb4:	0000068f 	andeq	r0, r0, pc, lsl #13
     eb8:	00061d1c 	andeq	r1, r6, ip, lsl sp
     ebc:	000ac700 	andeq	ip, sl, r0, lsl #14
     ec0:	06271c00 	strteq	r1, [r7], -r0, lsl #24
     ec4:	0b4b0000 	bleq	12c0ecc <STACK_SIZE+0xac0ecc>
     ec8:	32110000 	andscc	r0, r1, #0
     ecc:	c2000006 	andgt	r0, r0, #6
     ed0:	1800000b 	stmdane	r0, {r0, r1, r3}
     ed4:	40000f60 	andmi	r0, r0, r0, ror #30
     ed8:	0000153e 	andeq	r1, r0, lr, lsr r5
     edc:	000f7c18 	andeq	r7, pc, r8, lsl ip	; <UNPREDICTABLE>
     ee0:	00155340 	andseq	r5, r5, r0, asr #6
     ee4:	0f9c1800 	svceq	0x009c1800
     ee8:	15684000 	strbne	r4, [r8, #-0]!
     eec:	a4180000 	ldrge	r0, [r8], #-0
     ef0:	7d40000f 	stclvc	0, cr0, [r0, #-60]	; 0xffffffc4
     ef4:	00000015 	andeq	r0, r0, r5, lsl r0
     ef8:	0006381d 	andeq	r3, r6, sp, lsl r8
     efc:	b0160100 	andslt	r0, r6, r0, lsl #2
     f00:	8840000f 	stmdahi	r0, {r0, r1, r2, r3}^
     f04:	01000000 	mrseq	r0, (UNDEF: 0)
     f08:	0007399c 	muleq	r7, ip, r9
     f0c:	61761e00 	cmnvs	r6, r0, lsl #28
     f10:	3c160100 	ldfccs	f0, [r6], {-0}
     f14:	32000000 	andcc	r0, r0, #0
     f18:	1f00000c 	svcne	0x0000000c
     f1c:	00000a3b 	andeq	r0, r0, fp, lsr sl
     f20:	00c91601 	sbceq	r1, r9, r1, lsl #12
     f24:	0cb60000 	ldceq	0, cr0, [r6]
     f28:	72060000 	andvc	r0, r6, #0
     f2c:	3c180100 	ldfccs	f0, [r8], {-0}
     f30:	20000000 	andcs	r0, r0, r0
     f34:	0000060d 	andeq	r0, r0, sp, lsl #12
     f38:	40000fc0 	andmi	r0, r0, r0, asr #31
     f3c:	00000370 	andeq	r0, r0, r0, ror r3
     f40:	07231801 	streq	r1, [r3, -r1, lsl #16]!
     f44:	271c0000 	ldrcs	r0, [ip, -r0]
     f48:	2d000006 	stccs	0, cr0, [r0, #-24]	; 0xffffffe8
     f4c:	1c00000d 	stcne	0, cr0, [r0], {13}
     f50:	0000061d 	andeq	r0, r0, sp, lsl r6
     f54:	00000da4 	andeq	r0, r0, r4, lsr #27
     f58:	00037010 	andeq	r7, r3, r0, lsl r0
     f5c:	06321100 	ldrteq	r1, [r2], -r0, lsl #2
     f60:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
     f64:	e0180000 	ands	r0, r8, r0
     f68:	3e40000f 	cdpcc	0, 4, cr0, cr0, cr15, {0}
     f6c:	18000015 	stmdane	r0, {r0, r2, r4}
     f70:	4000101c 	andmi	r1, r0, ip, lsl r0
     f74:	00001553 	andeq	r1, r0, r3, asr r5
     f78:	00102418 	andseq	r2, r0, r8, lsl r4
     f7c:	00157d40 	andseq	r7, r5, r0, asr #26
     f80:	102c1800 	eorne	r1, ip, r0, lsl #16
     f84:	15684000 	strbne	r4, [r8, #-0]!
     f88:	00000000 	andeq	r0, r0, r0
     f8c:	00002521 	andeq	r2, r0, r1, lsr #10
     f90:	000ffc00 	andeq	pc, pc, r0, lsl #24
     f94:	00001c40 	andeq	r1, r0, r0, asr #24
     f98:	141b0100 	ldrne	r0, [fp], #-256	; 0xffffff00
     f9c:	00000031 	andeq	r0, r0, r1, lsr r0
     fa0:	7c1d0000 	ldcvc	0, cr0, [sp], {-0}
     fa4:	01000006 	tsteq	r0, r6
     fa8:	0010381e 	andseq	r3, r0, lr, lsl r8
     fac:	00008840 	andeq	r8, r0, r0, asr #16
     fb0:	e39c0100 	orrs	r0, ip, #0, 2
     fb4:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
     fb8:	01006176 	tsteq	r0, r6, ror r1
     fbc:	00003c1e 	andeq	r3, r0, lr, lsl ip
     fc0:	000e9800 	andeq	r9, lr, r0, lsl #16
     fc4:	0a3b1f00 	beq	ec8bcc <STACK_SIZE+0x6c8bcc>
     fc8:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     fcc:	000000c9 	andeq	r0, r0, r9, asr #1
     fd0:	00000f1c 	andeq	r0, r0, ip, lsl pc
     fd4:	01007206 	tsteq	r0, r6, lsl #4
     fd8:	00003c20 	andeq	r3, r0, r0, lsr #24
     fdc:	060d2000 	streq	r2, [sp], -r0
     fe0:	10480000 	subne	r0, r8, r0
     fe4:	03884000 	orreq	r4, r8, #0
     fe8:	20010000 	andcs	r0, r1, r0
     fec:	000007cd 	andeq	r0, r0, sp, asr #15
     ff0:	0006271c 	andeq	r2, r6, ip, lsl r7
     ff4:	000f9300 	andeq	r9, pc, r0, lsl #6
     ff8:	061d1c00 	ldreq	r1, [sp], -r0, lsl #24
     ffc:	100a0000 	andne	r0, sl, r0
    1000:	88100000 	ldmdahi	r0, {}	; <UNPREDICTABLE>
    1004:	11000003 	tstne	r0, r3
    1008:	00000632 	andeq	r0, r0, r2, lsr r6
    100c:	0000108e 	andeq	r1, r0, lr, lsl #1
    1010:	00106818 	andseq	r6, r0, r8, lsl r8
    1014:	00153e40 	andseq	r3, r5, r0, asr #28
    1018:	10a41800 	adcne	r1, r4, r0, lsl #16
    101c:	15534000 	ldrbne	r4, [r3, #-0]
    1020:	ac180000 	ldcge	0, cr0, [r8], {-0}
    1024:	7d400010 	stclvc	0, cr0, [r0, #-64]	; 0xffffffc0
    1028:	18000015 	stmdane	r0, {r0, r2, r4}
    102c:	400010b4 	strhmi	r1, [r0], -r4
    1030:	00001568 	andeq	r1, r0, r8, ror #10
    1034:	43210000 	teqmi	r1, #0
    1038:	84000000 	strhi	r0, [r0], #-0
    103c:	1c400010 	mcrrne	0, 1, r0, r0, cr0
    1040:	01000000 	mrseq	r0, (UNDEF: 0)
    1044:	004f1423 	subeq	r1, pc, r3, lsr #8
    1048:	00000000 	andeq	r0, r0, r0
    104c:	0004671d 	andeq	r6, r4, sp, lsl r7
    1050:	c0260100 	eorgt	r0, r6, r0, lsl #2
    1054:	88400010 	stmdahi	r0, {r4}^
    1058:	01000000 	mrseq	r0, (UNDEF: 0)
    105c:	00088d9c 	muleq	r8, ip, sp
    1060:	61761e00 	cmnvs	r6, r0, lsl #28
    1064:	3c260100 	stfccs	f0, [r6], #-0
    1068:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    106c:	1f000010 	svcne	0x00000010
    1070:	00000a3b 	andeq	r0, r0, fp, lsr sl
    1074:	00c92601 	sbceq	r2, r9, r1, lsl #12
    1078:	11820000 	orrne	r0, r2, r0
    107c:	72060000 	andvc	r0, r6, #0
    1080:	3c280100 	stfccs	f0, [r8], #-0
    1084:	20000000 	andcs	r0, r0, r0
    1088:	0000060d 	andeq	r0, r0, sp, lsl #12
    108c:	400010d0 	ldrdmi	r1, [r0], -r0
    1090:	000003a0 	andeq	r0, r0, r0, lsr #7
    1094:	08772801 	ldmdaeq	r7!, {r0, fp, sp}^
    1098:	271c0000 	ldrcs	r0, [ip, -r0]
    109c:	f9000006 			; <UNDEFINED> instruction: 0xf9000006
    10a0:	1c000011 	stcne	0, cr0, [r0], {17}
    10a4:	0000061d 	andeq	r0, r0, sp, lsl r6
    10a8:	00001270 	andeq	r1, r0, r0, ror r2
    10ac:	0003a010 	andeq	sl, r3, r0, lsl r0
    10b0:	06321100 	ldrteq	r1, [r2], -r0, lsl #2
    10b4:	12f40000 	rscsne	r0, r4, #0
    10b8:	f0180000 			; <UNDEFINED> instruction: 0xf0180000
    10bc:	3e400010 	mcrcc	0, 2, r0, cr0, cr0, {0}
    10c0:	18000015 	stmdane	r0, {r0, r2, r4}
    10c4:	4000112c 	andmi	r1, r0, ip, lsr #2
    10c8:	00001553 	andeq	r1, r0, r3, asr r5
    10cc:	00113418 	andseq	r3, r1, r8, lsl r4
    10d0:	00157d40 	andseq	r7, r5, r0, asr #26
    10d4:	113c1800 	teqne	ip, r0, lsl #16
    10d8:	15684000 	strbne	r4, [r8, #-0]!
    10dc:	00000000 	andeq	r0, r0, r0
    10e0:	00005a21 	andeq	r5, r0, r1, lsr #20
    10e4:	00110c00 	andseq	r0, r1, r0, lsl #24
    10e8:	00001c40 	andeq	r1, r0, r0, asr #24
    10ec:	142b0100 	strtne	r0, [fp], #-256	; 0xffffff00
    10f0:	00000066 	andeq	r0, r0, r6, rrx
    10f4:	740a0000 	strvc	r0, [sl], #-0
    10f8:	01000003 	tsteq	r0, r3
    10fc:	8d1b012e 	ldfhis	f0, [fp, #-184]	; 0xffffff48
    1100:	48000008 	stmdami	r0, {r3}
    1104:	5c400011 	mcrrpl	0, 1, r0, r0, cr1
    1108:	01000000 	mrseq	r0, (UNDEF: 0)
    110c:	0009159c 	muleq	r9, ip, r5
    1110:	116c2200 	cmnne	ip, r0, lsl #4
    1114:	15924000 	ldrne	r4, [r2]
    1118:	08ca0000 	stmiaeq	sl, {}^	; <UNPREDICTABLE>
    111c:	01230000 	teqeq	r3, r0
    1120:	200a0352 	andcs	r0, sl, r2, asr r3
    1124:	51012301 	tstpl	r1, r1, lsl #6
    1128:	01100a03 	tsteq	r0, r3, lsl #20
    112c:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1130:	2200ea09 	andcs	lr, r0, #36864	; 0x9000
    1134:	40001184 	andmi	r1, r0, r4, lsl #3
    1138:	00001592 	muleq	r0, r2, r5
    113c:	000008e8 	andeq	r0, r0, r8, ror #17
    1140:	01530123 	cmpeq	r3, r3, lsr #2
    1144:	51012330 	tstpl	r1, r0, lsr r3
    1148:	01233001 	teqeq	r3, r1
    114c:	e9090250 	stmdb	r9, {r4, r6, r9}
    1150:	11982200 	orrsne	r2, r8, r0, lsl #4
    1154:	15924000 	ldrne	r4, [r2]
    1158:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    115c:	01230000 	teqeq	r3, r0
    1160:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1164:	30015201 	andcc	r5, r1, r1, lsl #4
    1168:	01510123 	cmpeq	r1, r3, lsr #2
    116c:	50012331 	andpl	r2, r1, r1, lsr r3
    1170:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    1174:	0011a419 	andseq	sl, r1, r9, lsl r4
    1178:	0015b240 	andseq	fp, r5, r0, asr #4
    117c:	c30a0000 	movwgt	r0, #40960	; 0xa000
    1180:	01000004 	tsteq	r0, r4
    1184:	151b013e 	ldrne	r0, [fp, #-318]	; 0xfffffec2
    1188:	a4000009 	strge	r0, [r0], #-9
    118c:	2c400011 	mcrrcs	0, 1, r0, r0, cr1
    1190:	01000000 	mrseq	r0, (UNDEF: 0)
    1194:	0009599c 	muleq	r9, ip, r9
    1198:	11b41800 			; <UNDEFINED> instruction: 0x11b41800
    119c:	15b94000 	ldrne	r4, [r9, #0]!
    11a0:	d0240000 	eorle	r0, r4, r0
    11a4:	92400011 	subls	r0, r0, #17
    11a8:	23000015 	movwcs	r0, #21
    11ac:	30015301 	andcc	r5, r1, r1, lsl #6
    11b0:	01520123 	cmpeq	r2, r3, lsr #2
    11b4:	51012330 	tstpl	r1, r0, lsr r3
    11b8:	01233001 	teqeq	r3, r1
    11bc:	eb090250 	bl	241b04 <IRQ_STACK_SIZE+0x239b04>
    11c0:	31250000 	teqcc	r5, r0
    11c4:	01000004 	tsteq	r0, r4
    11c8:	0011d049 	andseq	sp, r1, r9, asr #32
    11cc:	00003040 	andeq	r3, r0, r0, asr #32
    11d0:	1b9c0100 	blne	fe7015d8 <IRQ_STACK_BASE+0xba7015d8>
    11d4:	00000025 	andeq	r0, r0, r5, lsr #32
    11d8:	40001200 	andmi	r1, r0, r0, lsl #4
    11dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    11e0:	09879c01 	stmibeq	r7, {r0, sl, fp, ip, pc}
    11e4:	311c0000 	tstcc	ip, r0
    11e8:	64000000 	strvs	r0, [r0], #-0
    11ec:	00000013 	andeq	r0, r0, r3, lsl r0
    11f0:	0005a71d 	andeq	sl, r5, sp, lsl r7
    11f4:	1c560100 	ldfnee	f0, [r6], {-0}
    11f8:	34400012 	strbcc	r0, [r0], #-18	; 0xffffffee
    11fc:	01000000 	mrseq	r0, (UNDEF: 0)
    1200:	0009ac9c 	muleq	r9, ip, ip
    1204:	61771e00 	cmnvs	r7, r0, lsl #28
    1208:	56010079 			; <UNDEFINED> instruction: 0x56010079
    120c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1210:	00001385 	andeq	r1, r0, r5, lsl #7
    1214:	05f72500 	ldrbeq	r2, [r7, #1280]!	; 0x500
    1218:	5d010000 	stcpl	0, cr0, [r1, #-0]
    121c:	40001250 	andmi	r1, r0, r0, asr r2
    1220:	00000030 	andeq	r0, r0, r0, lsr r0
    1224:	431b9c01 	tstmi	fp, #256	; 0x100
    1228:	80000000 	andhi	r0, r0, r0
    122c:	1c400012 	mcrrne	0, 1, r0, r0, cr2
    1230:	01000000 	mrseq	r0, (UNDEF: 0)
    1234:	0009da9c 	muleq	r9, ip, sl
    1238:	004f1c00 	subeq	r1, pc, r0, lsl #24
    123c:	13a60000 			; <UNDEFINED> instruction: 0x13a60000
    1240:	1d000000 	stcne	0, cr0, [r0, #-0]
    1244:	00000569 	andeq	r0, r0, r9, ror #10
    1248:	129c6a01 	addsne	r6, ip, #4096	; 0x1000
    124c:	00204000 	eoreq	r4, r0, r0
    1250:	9c010000 	stcls	0, cr0, [r1], {-0}
    1254:	00000a0e 	andeq	r0, r0, lr, lsl #20
    1258:	7465731e 	strbtvc	r7, [r5], #-798	; 0xfffffce2
    125c:	3c6a0100 	stfcce	f0, [sl], #-0
    1260:	c7000000 	strgt	r0, [r0, -r0]
    1264:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1268:	00796177 	rsbseq	r6, r9, r7, ror r1
    126c:	003c6a01 	eorseq	r6, ip, r1, lsl #20
    1270:	13e80000 	mvnne	r0, #0
    1274:	1d000000 	stcne	0, cr0, [r0, #-0]
    1278:	00000507 	andeq	r0, r0, r7, lsl #10
    127c:	12bc7001 	adcsne	r7, ip, #1
    1280:	00344000 	eorseq	r4, r4, r0
    1284:	9c010000 	stcls	0, cr0, [r1], {-0}
    1288:	00000a33 	andeq	r0, r0, r3, lsr sl
    128c:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    1290:	3c700100 	ldfcce	f0, [r0], #-0
    1294:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1298:	00000014 	andeq	r0, r0, r4, lsl r0
    129c:	0000d626 	andeq	sp, r0, r6, lsr #12
    12a0:	0012f000 	andseq	pc, r2, r0
    12a4:	00003040 	andeq	r3, r0, r0, asr #32
    12a8:	1b9c0100 	blne	fe7016b0 <IRQ_STACK_BASE+0xba7016b0>
    12ac:	0000005a 	andeq	r0, r0, sl, asr r0
    12b0:	40001320 	andmi	r1, r0, r0, lsr #6
    12b4:	0000001c 	andeq	r0, r0, ip, lsl r0
    12b8:	0a5f9c01 	beq	17e82c4 <STACK_SIZE+0xfe82c4>
    12bc:	661c0000 	ldrvs	r0, [ip], -r0
    12c0:	2a000000 	bcs	12c8 <ABORT_STACK_SIZE+0xec8>
    12c4:	00000014 	andeq	r0, r0, r4, lsl r0
    12c8:	0003321d 	andeq	r3, r3, sp, lsl r2
    12cc:	3c840100 	stfccs	f0, [r4], {0}
    12d0:	20400013 	subcs	r0, r0, r3, lsl r0
    12d4:	01000000 	mrseq	r0, (UNDEF: 0)
    12d8:	000a939c 	muleq	sl, ip, r3
    12dc:	65731e00 	ldrbvs	r1, [r3, #-3584]!	; 0xfffff200
    12e0:	84010074 	strhi	r0, [r1], #-116	; 0xffffff8c
    12e4:	0000003c 	andeq	r0, r0, ip, lsr r0
    12e8:	0000144b 	andeq	r1, r0, fp, asr #8
    12ec:	7961771e 	stmdbvc	r1!, {r1, r2, r3, r4, r8, r9, sl, ip, sp, lr}^
    12f0:	3c840100 	stfccs	f0, [r4], {0}
    12f4:	6c000000 	stcvs	0, cr0, [r0], {-0}
    12f8:	00000014 	andeq	r0, r0, r4, lsl r0
    12fc:	0005451d 	andeq	r4, r5, sp, lsl r5
    1300:	5c8a0100 	stfpls	f0, [sl], {0}
    1304:	34400013 	strbcc	r0, [r0], #-19	; 0xffffffed
    1308:	01000000 	mrseq	r0, (UNDEF: 0)
    130c:	000ab89c 	muleq	sl, ip, r8
    1310:	61771e00 	cmnvs	r7, r0, lsl #28
    1314:	8a010079 	bhi	41500 <IRQ_STACK_SIZE+0x39500>
    1318:	0000003c 	andeq	r0, r0, ip, lsr r0
    131c:	0000148d 	andeq	r1, r0, sp, lsl #9
    1320:	00711b00 	rsbseq	r1, r1, r0, lsl #22
    1324:	13900000 	orrsne	r0, r0, #0
    1328:	00444000 	subeq	r4, r4, r0
    132c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1330:	00000b05 	andeq	r0, r0, r5, lsl #22
    1334:	00007d1c 	andeq	r7, r0, ip, lsl sp
    1338:	0014ae00 	andseq	sl, r4, r0, lsl #28
    133c:	00881c00 	addeq	r1, r8, r0, lsl #24
    1340:	14e20000 	strbtne	r0, [r2], #0
    1344:	931c0000 	tstls	ip, #0
    1348:	03000000 	movweq	r0, #0
    134c:	27000015 	smladcs	r0, r5, r0, r0
    1350:	0000009e 	muleq	r0, lr, r0
    1354:	a9115301 	ldmdbge	r1, {r0, r8, r9, ip, lr}
    1358:	41000000 	mrsmi	r0, (UNDEF: 0)
    135c:	28000015 	stmdacs	r0, {r0, r2, r4}
    1360:	000000b2 	strheq	r0, [r0], -r2
    1364:	bd285101 	stflts	f5, [r8, #-4]!
    1368:	01000000 	mrseq	r0, (UNDEF: 0)
    136c:	7a1d005c 	bvc	7414e4 <IRQ_STACK_SIZE+0x7394e4>
    1370:	01000005 	tsteq	r0, r5
    1374:	0013d4a6 	andseq	sp, r3, r6, lsr #9
    1378:	0000a840 	andeq	sl, r0, r0, asr #16
    137c:	ea9c0100 	b	fe701784 <IRQ_STACK_BASE+0xba701784>
    1380:	2900000b 	stmdbcs	r0, {r0, r1, r3}
    1384:	a8010069 	stmdage	r1, {r0, r3, r5, r6}
    1388:	000000c9 	andeq	r0, r0, r9, asr #1
    138c:	00001578 	andeq	r1, r0, r8, ror r5
    1390:	01006a29 	tsteq	r0, r9, lsr #20
    1394:	0000c9a8 	andeq	ip, r0, r8, lsr #19
    1398:	00158b00 	andseq	r8, r5, r0, lsl #22
    139c:	09152a00 	ldmdbeq	r5, {r9, fp, sp}
    13a0:	14180000 	ldrne	r0, [r8], #-0
    13a4:	00184000 	andseq	r4, r8, r0
    13a8:	b6010000 	strlt	r0, [r1], -r0
    13ac:	00000b70 	andeq	r0, r0, r0, ror fp
    13b0:	00141c18 	andseq	r1, r4, r8, lsl ip
    13b4:	0015b940 	andseq	fp, r5, r0, asr #18
    13b8:	14302b00 	ldrtne	r2, [r0], #-2816	; 0xfffff500
    13bc:	15924000 	ldrne	r4, [r2]
    13c0:	01230000 	teqeq	r3, r0
    13c4:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    13c8:	30015201 	andcc	r5, r1, r1, lsl #4
    13cc:	01510123 	cmpeq	r1, r3, lsr #2
    13d0:	50012330 	andpl	r2, r1, r0, lsr r3
    13d4:	00eb0902 	rsceq	r0, fp, r2, lsl #18
    13d8:	00d62c00 	sbcseq	r2, r6, r0, lsl #24
    13dc:	14300000 	ldrtne	r0, [r0], #-0
    13e0:	002c4000 	eoreq	r4, ip, r0
    13e4:	b7010000 	strlt	r0, [r1, -r0]
    13e8:	0013e418 	andseq	lr, r3, r8, lsl r4
    13ec:	0015c040 	andseq	ip, r5, r0, asr #32
    13f0:	13ec1800 	mvnne	r1, #0, 16
    13f4:	15c74000 	strbne	r4, [r7]
    13f8:	00220000 	eoreq	r0, r2, r0
    13fc:	ce400014 	mcrgt	0, 2, r0, cr0, cr4, {0}
    1400:	aa000015 	bge	145c <ABORT_STACK_SIZE+0x105c>
    1404:	2300000b 	movwcs	r0, #11
    1408:	74075001 	strvc	r5, [r7], #-1
    140c:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1410:	18002100 	stmdane	r0, {r8, sp}
    1414:	40001418 	andmi	r1, r0, r8, lsl r4
    1418:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    141c:	00146018 	andseq	r6, r4, r8, lsl r0
    1420:	0015e640 	andseq	lr, r5, r0, asr #12
    1424:	14641800 	strbtne	r1, [r4], #-2048	; 0xfffff800
    1428:	15ed4000 	strbne	r4, [sp, #0]!
    142c:	68180000 	ldmdavs	r8, {}	; <UNPREDICTABLE>
    1430:	f4400014 	vst4.8	{d16-d19}, [r0 :64], r4
    1434:	18000015 	stmdane	r0, {r0, r2, r4}
    1438:	4000146c 	andmi	r1, r0, ip, ror #8
    143c:	000015fb 	strdeq	r1, [r0], -fp
    1440:	00147018 	andseq	r7, r4, r8, lsl r0
    1444:	00160240 	andseq	r0, r6, r0, asr #4
    1448:	147c1900 	ldrbtne	r1, [ip], #-2304	; 0xfffff700
    144c:	16094000 	strne	r4, [r9], -r0
    1450:	2d000000 	stccs	0, cr0, [r0, #-0]
    1454:	000004ef 	andeq	r0, r0, pc, ror #9
    1458:	01012301 	tsteq	r1, r1, lsl #6
    145c:	0005e31d 	andeq	lr, r5, sp, lsl r3
    1460:	7cc10100 	stfvce	f0, [r1], {0}
    1464:	dc400014 	mcrrle	0, 1, r0, r0, cr4
    1468:	01000008 	tsteq	r0, r8
    146c:	0012109c 	mulseq	r2, ip, r0
    1470:	00692900 	rsbeq	r2, r9, r0, lsl #18
    1474:	00c9c301 	sbceq	ip, r9, r1, lsl #6
    1478:	15c20000 	strbne	r0, [r2]
    147c:	6a290000 	bvs	a41484 <STACK_SIZE+0x241484>
    1480:	c9c30100 	stmibgt	r3, {r8}^
    1484:	d5000000 	strle	r0, [r0, #-0]
    1488:	2a000015 	bcs	14e4 <ABORT_STACK_SIZE+0x10e4>
    148c:	00000915 	andeq	r0, r0, r5, lsl r9
    1490:	400014c4 	andmi	r1, r0, r4, asr #9
    1494:	00000018 	andeq	r0, r0, r8, lsl r0
    1498:	0c5ed101 	ldfeqp	f5, [lr], {1}
    149c:	c8180000 	ldmdagt	r8, {}	; <UNPREDICTABLE>
    14a0:	b9400014 	stmdblt	r0, {r2, r4}^
    14a4:	2b000015 	blcs	1500 <ABORT_STACK_SIZE+0x1100>
    14a8:	400014dc 	ldrdmi	r1, [r0], -ip
    14ac:	00001592 	muleq	r0, r2, r5
    14b0:	01530123 	cmpeq	r3, r3, lsr #2
    14b4:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    14b8:	01233001 	teqeq	r3, r1
    14bc:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    14c0:	09025001 	stmdbeq	r2, {r0, ip, lr}
    14c4:	2c0000eb 	stccs	0, cr0, [r0], {235}	; 0xeb
    14c8:	000000d6 	ldrdeq	r0, [r0], -r6
    14cc:	400014dc 	ldrdmi	r1, [r0], -ip
    14d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    14d4:	ea20d201 	b	835ce0 <STACK_SIZE+0x35ce0>
    14d8:	1800000b 	stmdane	r0, {r0, r1, r3}
    14dc:	b8400015 	stmdalt	r0, {r0, r2, r4}^
    14e0:	01000003 	tsteq	r0, r3
    14e4:	00119cd7 			; <UNDEFINED> instruction: 0x00119cd7
    14e8:	00710c00 	rsbseq	r0, r1, r0, lsl #24
    14ec:	15180000 	ldrne	r0, [r8, #-0]
    14f0:	03d04000 	bicseq	r4, r0, #0
    14f4:	25010000 	strcs	r0, [r1, #-0]
    14f8:	000ccf01 	andeq	ip, ip, r1, lsl #30
    14fc:	009e0d00 	addseq	r0, lr, r0, lsl #26
    1500:	0c220000 	stceq	0, cr0, [r2], #-0
    1504:	0000930e 	andeq	r9, r0, lr, lsl #6
    1508:	880f0000 	stmdahi	pc, {}	; <UNPREDICTABLE>
    150c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1510:	0e0cdfff 	mcreq	15, 0, sp, cr12, cr15, {7}
    1514:	0000007d 	andeq	r0, r0, sp, ror r0
    1518:	03d01000 	bicseq	r1, r0, #0
    151c:	a9110000 	ldmdbge	r1, {}	; <UNPREDICTABLE>
    1520:	0c000000 	stceq	0, cr0, [r0], {-0}
    1524:	11000016 	tstne	r0, r6, lsl r0
    1528:	000000b2 	strheq	r0, [r0], -r2
    152c:	0000165b 	andeq	r1, r0, fp, asr r6
    1530:	0000bd12 	andeq	fp, r0, r2, lsl sp
    1534:	0000cd00 	andeq	ip, r0, r0, lsl #26
    1538:	00007113 	andeq	r7, r0, r3, lsl r1
    153c:	00160400 	andseq	r0, r6, r0, lsl #8
    1540:	0000ec40 	andeq	lr, r0, r0, asr #24
    1544:	01260100 	teqeq	r6, r0, lsl #2
    1548:	00000d19 	andeq	r0, r0, r9, lsl sp
    154c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1550:	00931400 	addseq	r1, r3, r0, lsl #8
    1554:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1558:	14000000 	strne	r0, [r0], #-0
    155c:	0000007d 	andeq	r0, r0, sp, ror r0
    1560:	00160415 	andseq	r0, r6, r5, lsl r4
    1564:	0000ec40 	andeq	lr, r0, r0, asr #24
    1568:	00a91100 	adceq	r1, r9, r0, lsl #2
    156c:	16960000 	ldrne	r0, [r6], r0
    1570:	b2110000 	andslt	r0, r1, #0
    1574:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    1578:	16000016 			; <UNDEFINED> instruction: 0x16000016
    157c:	000000bd 	strheq	r0, [r0], -sp
    1580:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1584:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    1588:	e8400016 	stmda	r0, {r1, r2, r4}^
    158c:	01000003 	tsteq	r0, r3
    1590:	0d5f0127 	ldfeqe	f0, [pc, #-156]	; 14fc <ABORT_STACK_SIZE+0x10fc>
    1594:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1598:	14000000 	strne	r0, [r0], #-0
    159c:	00000093 	muleq	r0, r3, r0
    15a0:	00008814 	andeq	r8, r0, r4, lsl r8
    15a4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    15a8:	e8100000 	ldmda	r0, {}	; <UNPREDICTABLE>
    15ac:	11000003 	tstne	r0, r3
    15b0:	000000a9 	andeq	r0, r0, r9, lsr #1
    15b4:	0000172d 	andeq	r1, r0, sp, lsr #14
    15b8:	0000b211 	andeq	fp, r0, r1, lsl r2
    15bc:	00177000 	andseq	r7, r7, r0
    15c0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	0000710c 	andeq	r7, r0, ip, lsl #2
    15cc:	0017ec00 	andseq	lr, r7, r0, lsl #24
    15d0:	00040840 	andeq	r0, r4, r0, asr #16
    15d4:	01280100 	teqeq	r8, r0, lsl #2
    15d8:	00000da5 	andeq	r0, r0, r5, lsr #27
    15dc:	00009e14 	andeq	r9, r0, r4, lsl lr
    15e0:	00931400 	addseq	r1, r3, r0, lsl #8
    15e4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    15e8:	14000000 	strne	r0, [r0], #-0
    15ec:	0000007d 	andeq	r0, r0, sp, ror r0
    15f0:	00040810 	andeq	r0, r4, r0, lsl r8
    15f4:	00a91100 	adceq	r1, r9, r0, lsl #2
    15f8:	179d0000 	ldrne	r0, [sp, r0]
    15fc:	b2110000 	andslt	r0, r1, #0
    1600:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1604:	16000017 			; <UNDEFINED> instruction: 0x16000017
    1608:	000000bd 	strheq	r0, [r0], -sp
    160c:	71130000 	tstvc	r3, r0
    1610:	1c000000 	stcne	0, cr0, [r0], {-0}
    1614:	20400018 	subcs	r0, r0, r8, lsl r0
    1618:	01000000 	mrseq	r0, (UNDEF: 0)
    161c:	0def0129 	stfeqe	f0, [pc, #164]!	; 16c8 <ABORT_STACK_SIZE+0x12c8>
    1620:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1624:	14000000 	strne	r0, [r0], #-0
    1628:	00000093 	muleq	r0, r3, r0
    162c:	00008814 	andeq	r8, r0, r4, lsl r8
    1630:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1634:	1c150000 	ldcne	0, cr0, [r5], {-0}
    1638:	20400018 	subcs	r0, r0, r8, lsl r0
    163c:	11000000 	mrsne	r0, (UNDEF: 0)
    1640:	000000a9 	andeq	r0, r0, r9, lsr #1
    1644:	000017db 	ldrdeq	r1, [r0], -fp
    1648:	0000b217 	andeq	fp, r0, r7, lsl r2
    164c:	00110400 	andseq	r0, r1, r0, lsl #8
    1650:	00bd1644 	adcseq	r1, sp, r4, asr #12
    1654:	00000000 	andeq	r0, r0, r0
    1658:	00007113 	andeq	r7, r0, r3, lsl r1
    165c:	00183c00 	andseq	r3, r8, r0, lsl #24
    1660:	0000e840 	andeq	lr, r0, r0, asr #16
    1664:	012c0100 	teqeq	ip, r0, lsl #2
    1668:	00000e39 	andeq	r0, r0, r9, lsr lr
    166c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1670:	00931400 	addseq	r1, r3, r0, lsl #8
    1674:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1678:	14000000 	strne	r0, [r0], #-0
    167c:	0000007d 	andeq	r0, r0, sp, ror r0
    1680:	00183c15 	andseq	r3, r8, r5, lsl ip
    1684:	0000e840 	andeq	lr, r0, r0, asr #16
    1688:	00a91100 	adceq	r1, r9, r0, lsl #2
    168c:	17fb0000 	ldrbne	r0, [fp, r0]!
    1690:	b2110000 	andslt	r0, r1, #0
    1694:	4a000000 	bmi	169c <ABORT_STACK_SIZE+0x129c>
    1698:	16000018 			; <UNDEFINED> instruction: 0x16000018
    169c:	000000bd 	strheq	r0, [r0], -sp
    16a0:	710c0000 	mrsvc	r0, (UNDEF: 12)
    16a4:	24000000 	strcs	r0, [r0], #-0
    16a8:	28400019 	stmdacs	r0, {r0, r3, r4}^
    16ac:	01000004 	tsteq	r0, r4
    16b0:	0e7f0138 	mrceq	1, 3, r0, cr15, cr8, {1}
    16b4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    16b8:	14000000 	strne	r0, [r0], #-0
    16bc:	00000093 	muleq	r0, r3, r0
    16c0:	00008814 	andeq	r8, r0, r4, lsl r8
    16c4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    16c8:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    16cc:	11000004 	tstne	r0, r4
    16d0:	000000a9 	andeq	r0, r0, r9, lsr #1
    16d4:	000018bb 			; <UNDEFINED> instruction: 0x000018bb
    16d8:	0000b211 	andeq	fp, r0, r1, lsl r2
    16dc:	0018ff00 	andseq	pc, r8, r0, lsl #30
    16e0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    16e4:	00000000 	andeq	r0, r0, r0
    16e8:	0000710c 	andeq	r7, r0, ip, lsl #2
    16ec:	00192800 	andseq	r2, r9, r0, lsl #16
    16f0:	00048040 	andeq	r8, r4, r0, asr #32
    16f4:	012f0100 	teqeq	pc, r0, lsl #2
    16f8:	00000ec5 	andeq	r0, r0, r5, asr #29
    16fc:	00009e14 	andeq	r9, r0, r4, lsl lr
    1700:	00931400 	addseq	r1, r3, r0, lsl #8
    1704:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1708:	14000000 	strne	r0, [r0], #-0
    170c:	0000007d 	andeq	r0, r0, sp, ror r0
    1710:	00048010 	andeq	r8, r4, r0, lsl r0
    1714:	00a91100 	adceq	r1, r9, r0, lsl #2
    1718:	19470000 	stmdbne	r7, {}^	; <UNPREDICTABLE>
    171c:	b2110000 	andslt	r0, r1, #0
    1720:	8b000000 	blhi	1728 <ABORT_STACK_SIZE+0x1328>
    1724:	16000019 			; <UNDEFINED> instruction: 0x16000019
    1728:	000000bd 	strheq	r0, [r0], -sp
    172c:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1730:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1734:	d0400019 	suble	r0, r0, r9, lsl r0
    1738:	01000004 	tsteq	r0, r4
    173c:	0f0b0130 	svceq	0x000b0130
    1740:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1744:	14000000 	strne	r0, [r0], #-0
    1748:	00000093 	muleq	r0, r3, r0
    174c:	00008814 	andeq	r8, r0, r4, lsl r8
    1750:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1754:	d0100000 	andsle	r0, r0, r0
    1758:	11000004 	tstne	r0, r4
    175c:	000000a9 	andeq	r0, r0, r9, lsr #1
    1760:	000019d3 	ldrdeq	r1, [r0], -r3
    1764:	0000b211 	andeq	fp, r0, r1, lsl r2
    1768:	0019ff00 	andseq	pc, r9, r0, lsl #30
    176c:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1770:	00000000 	andeq	r0, r0, r0
    1774:	0000710c 	andeq	r7, r0, ip, lsl #2
    1778:	00195800 	andseq	r5, r9, r0, lsl #16
    177c:	00051040 	andeq	r1, r5, r0, asr #32
    1780:	01310100 	teqeq	r1, r0, lsl #2
    1784:	00000f51 	andeq	r0, r0, r1, asr pc
    1788:	00009e14 	andeq	r9, r0, r4, lsl lr
    178c:	00931400 	addseq	r1, r3, r0, lsl #8
    1790:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1794:	14000000 	strne	r0, [r0], #-0
    1798:	0000007d 	andeq	r0, r0, sp, ror r0
    179c:	00051010 	andeq	r1, r5, r0, lsl r0
    17a0:	00a91100 	adceq	r1, r9, r0, lsl #2
    17a4:	1a270000 	bne	9c17ac <STACK_SIZE+0x1c17ac>
    17a8:	b2110000 	andslt	r0, r1, #0
    17ac:	5f000000 	svcpl	0x00000000
    17b0:	1600001a 			; <UNDEFINED> instruction: 0x1600001a
    17b4:	000000bd 	strheq	r0, [r0], -sp
    17b8:	710c0000 	mrsvc	r0, (UNDEF: 12)
    17bc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    17c0:	50400019 	subpl	r0, r0, r9, lsl r0
    17c4:	01000005 	tsteq	r0, r5
    17c8:	0f970132 	svceq	0x00970132
    17cc:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    17d0:	14000000 	strne	r0, [r0], #-0
    17d4:	00000093 	muleq	r0, r3, r0
    17d8:	00008814 	andeq	r8, r0, r4, lsl r8
    17dc:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    17e0:	50100000 	andspl	r0, r0, r0
    17e4:	11000005 	tstne	r0, r5
    17e8:	000000a9 	andeq	r0, r0, r9, lsr #1
    17ec:	00001aa7 	andeq	r1, r0, r7, lsr #21
    17f0:	0000b211 	andeq	fp, r0, r1, lsl r2
    17f4:	001adf00 	andseq	sp, sl, r0, lsl #30
    17f8:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    17fc:	00000000 	andeq	r0, r0, r0
    1800:	0000710c 	andeq	r7, r0, ip, lsl #2
    1804:	00198c00 	andseq	r8, r9, r0, lsl #24
    1808:	0005b040 	andeq	fp, r5, r0, asr #32
    180c:	01330100 	teqeq	r3, r0, lsl #2
    1810:	00000fdd 	ldrdeq	r0, [r0], -sp
    1814:	00009e14 	andeq	r9, r0, r4, lsl lr
    1818:	00931400 	addseq	r1, r3, r0, lsl #8
    181c:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1820:	14000000 	strne	r0, [r0], #-0
    1824:	0000007d 	andeq	r0, r0, sp, ror r0
    1828:	0005b010 	andeq	fp, r5, r0, lsl r0
    182c:	00a91100 	adceq	r1, r9, r0, lsl #2
    1830:	1b170000 	blne	5c1838 <IRQ_STACK_SIZE+0x5b9838>
    1834:	b2110000 	andslt	r0, r1, #0
    1838:	4f000000 	svcmi	0x00000000
    183c:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    1840:	000000bd 	strheq	r0, [r0], -sp
    1844:	710c0000 	mrsvc	r0, (UNDEF: 12)
    1848:	90000000 	andls	r0, r0, r0
    184c:	08400019 	stmdaeq	r0, {r0, r3, r4}^
    1850:	01000006 	tsteq	r0, r6
    1854:	10230134 	eorne	r0, r3, r4, lsr r1
    1858:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    185c:	14000000 	strne	r0, [r0], #-0
    1860:	00000093 	muleq	r0, r3, r0
    1864:	00008814 	andeq	r8, r0, r4, lsl r8
    1868:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    186c:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    1870:	11000006 	tstne	r0, r6
    1874:	000000a9 	andeq	r0, r0, r9, lsr #1
    1878:	00001b87 	andeq	r1, r0, r7, lsl #23
    187c:	0000b211 	andeq	fp, r0, r1, lsl r2
    1880:	001bcb00 	andseq	ip, fp, r0, lsl #22
    1884:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1888:	00000000 	andeq	r0, r0, r0
    188c:	0000710c 	andeq	r7, r0, ip, lsl #2
    1890:	0019c000 	andseq	ip, r9, r0
    1894:	00066840 	andeq	r6, r6, r0, asr #16
    1898:	01350100 	teqeq	r5, r0, lsl #2
    189c:	00001069 	andeq	r1, r0, r9, rrx
    18a0:	00009e14 	andeq	r9, r0, r4, lsl lr
    18a4:	00931400 	addseq	r1, r3, r0, lsl #8
    18a8:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    18ac:	14000000 	strne	r0, [r0], #-0
    18b0:	0000007d 	andeq	r0, r0, sp, ror r0
    18b4:	00066810 	andeq	r6, r6, r0, lsl r8
    18b8:	00a91100 	adceq	r1, r9, r0, lsl #2
    18bc:	1c130000 	ldcne	0, cr0, [r3], {-0}
    18c0:	b2110000 	andslt	r0, r1, #0
    18c4:	4b000000 	blmi	18cc <ABORT_STACK_SIZE+0x14cc>
    18c8:	1600001c 			; <UNDEFINED> instruction: 0x1600001c
    18cc:	000000bd 	strheq	r0, [r0], -sp
    18d0:	710c0000 	mrsvc	r0, (UNDEF: 12)
    18d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    18d8:	d040001a 	suble	r0, r0, sl, lsl r0
    18dc:	01000006 	tsteq	r0, r6
    18e0:	10af0136 	adcne	r0, pc, r6, lsr r1	; <UNPREDICTABLE>
    18e4:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    18e8:	14000000 	strne	r0, [r0], #-0
    18ec:	00000093 	muleq	r0, r3, r0
    18f0:	00008814 	andeq	r8, r0, r4, lsl r8
    18f4:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    18f8:	d0100000 	andsle	r0, r0, r0
    18fc:	11000006 	tstne	r0, r6
    1900:	000000a9 	andeq	r0, r0, r9, lsr #1
    1904:	00001c83 	andeq	r1, r0, r3, lsl #25
    1908:	0000b211 	andeq	fp, r0, r1, lsl r2
    190c:	001cc700 	andseq	ip, ip, r0, lsl #14
    1910:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    1914:	00000000 	andeq	r0, r0, r0
    1918:	0000710c 	andeq	r7, r0, ip, lsl #2
    191c:	001a9c00 	andseq	r9, sl, r0, lsl #24
    1920:	00072840 	andeq	r2, r7, r0, asr #16
    1924:	01370100 	teqeq	r7, r0, lsl #2
    1928:	000010f5 	strdeq	r1, [r0], -r5
    192c:	00009e14 	andeq	r9, r0, r4, lsl lr
    1930:	00931400 	addseq	r1, r3, r0, lsl #8
    1934:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    1938:	14000000 	strne	r0, [r0], #-0
    193c:	0000007d 	andeq	r0, r0, sp, ror r0
    1940:	00072810 	andeq	r2, r7, r0, lsl r8
    1944:	00a91100 	adceq	r1, r9, r0, lsl #2
    1948:	1d0f0000 	stcne	0, cr0, [pc, #-0]	; 1950 <ABORT_STACK_SIZE+0x1550>
    194c:	b2110000 	andslt	r0, r1, #0
    1950:	53000000 	movwpl	r0, #0
    1954:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
    1958:	000000bd 	strheq	r0, [r0], -sp
    195c:	71130000 	tstvc	r3, r0
    1960:	30000000 	andcc	r0, r0, r0
    1964:	1440001b 	strbne	r0, [r0], #-27	; 0xffffffe5
    1968:	01000001 	tsteq	r0, r1
    196c:	113f013a 	teqne	pc, sl, lsr r1	; <UNPREDICTABLE>
    1970:	9e140000 	cdpls	0, 1, cr0, cr4, cr0, {0}
    1974:	14000000 	strne	r0, [r0], #-0
    1978:	00000093 	muleq	r0, r3, r0
    197c:	00008814 	andeq	r8, r0, r4, lsl r8
    1980:	007d1400 	rsbseq	r1, sp, r0, lsl #8
    1984:	30150000 	andscc	r0, r5, r0
    1988:	1440001b 	strbne	r0, [r0], #-27	; 0xffffffe5
    198c:	11000001 	tstne	r0, r1
    1990:	000000a9 	andeq	r0, r0, r9, lsr #1
    1994:	00001d9b 	muleq	r0, fp, sp
    1998:	0000b211 	andeq	fp, r0, r1, lsl r2
    199c:	001dea00 	andseq	lr, sp, r0, lsl #20
    19a0:	00bd1600 	adcseq	r1, sp, r0, lsl #12
    19a4:	00000000 	andeq	r0, r0, r0
    19a8:	00007113 	andeq	r7, r0, r3, lsl r1
    19ac:	001c4400 	andseq	r4, ip, r0, lsl #8
    19b0:	0000e440 	andeq	lr, r0, r0, asr #8
    19b4:	013b0100 	teqeq	fp, r0, lsl #2
    19b8:	00001189 	andeq	r1, r0, r9, lsl #3
    19bc:	00009e14 	andeq	r9, r0, r4, lsl lr
    19c0:	00931400 	addseq	r1, r3, r0, lsl #8
    19c4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    19c8:	14000000 	strne	r0, [r0], #-0
    19cc:	0000007d 	andeq	r0, r0, sp, ror r0
    19d0:	001c4415 	andseq	r4, ip, r5, lsl r4
    19d4:	0000e440 	andeq	lr, r0, r0, asr #8
    19d8:	00a91100 	adceq	r1, r9, r0, lsl #2
    19dc:	1e5b0000 	cdpne	0, 5, cr0, cr11, cr0, {0}
    19e0:	b2110000 	andslt	r0, r1, #0
    19e4:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    19e8:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    19ec:	000000bd 	strheq	r0, [r0], -sp
    19f0:	34180000 	ldrcc	r0, [r8], #-0
    19f4:	1c40001d 	mcrrne	0, 1, r0, r0, cr13
    19f8:	18000015 	stmdane	r0, {r0, r2, r4}
    19fc:	40001d40 	andmi	r1, r0, r0, asr #26
    1a00:	0000152d 	andeq	r1, r0, sp, lsr #10
    1a04:	14941800 	ldrne	r1, [r4], #2048	; 0x800
    1a08:	15c04000 	strbne	r4, [r0]
    1a0c:	98180000 	ldmdals	r8, {}	; <UNPREDICTABLE>
    1a10:	c7400014 	smlaldgt	r0, r0, r4, r0	; <UNPREDICTABLE>
    1a14:	22000015 	andcs	r0, r0, #21
    1a18:	400014ac 	andmi	r1, r0, ip, lsr #9
    1a1c:	000015ce 	andeq	r1, r0, lr, asr #11
    1a20:	000011c7 	andeq	r1, r0, r7, asr #3
    1a24:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1a28:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1a2c:	00210075 	eoreq	r0, r1, r5, ror r0
    1a30:	0014c418 	andseq	ip, r4, r8, lsl r4
    1a34:	0015df40 	andseq	sp, r5, r0, asr #30
    1a38:	150c1800 	strne	r1, [ip, #-2048]	; 0xfffff800
    1a3c:	15e64000 	strbne	r4, [r6, #0]!
    1a40:	10180000 	andsne	r0, r8, r0
    1a44:	ed400015 	stcl	0, cr0, [r0, #-84]	; 0xffffffac
    1a48:	18000015 	stmdane	r0, {r0, r2, r4}
    1a4c:	40001514 	andmi	r1, r0, r4, lsl r5
    1a50:	000015f4 	strdeq	r1, [r0], -r4
    1a54:	001d4418 	andseq	r4, sp, r8, lsl r4
    1a58:	0015fb40 	andseq	pc, r5, r0, asr #22
    1a5c:	1d481800 	stclne	8, cr1, [r8, #-0]
    1a60:	16024000 	strne	r4, [r2], -r0
    1a64:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    1a68:	1040001d 	subne	r0, r0, sp, lsl r0
    1a6c:	19000016 	stmdbne	r0, {r1, r2, r4}
    1a70:	40001d58 	andmi	r1, r0, r8, asr sp
    1a74:	00001609 	andeq	r1, r0, r9, lsl #12
    1a78:	03501d00 	cmpeq	r0, #0, 26
    1a7c:	df010000 	svcle	0x00010000
    1a80:	40001d58 	andmi	r1, r0, r8, asr sp
    1a84:	000000e0 	andeq	r0, r0, r0, ror #1
    1a88:	139b9c01 	orrsne	r9, fp, #256	; 0x100
    1a8c:	69290000 	stmdbvs	r9!, {}	; <UNPREDICTABLE>
    1a90:	c9e10100 	stmibgt	r1!, {r8}^
    1a94:	cb000000 	blgt	1a9c <ABORT_STACK_SIZE+0x169c>
    1a98:	2900001e 	stmdbcs	r0, {r1, r2, r3, r4}
    1a9c:	e101006a 	tst	r1, sl, rrx
    1aa0:	000000c9 	andeq	r0, r0, r9, asr #1
    1aa4:	00001ede 	ldrdeq	r1, [r0], -lr
    1aa8:	0009152a 	andeq	r1, r9, sl, lsr #10
    1aac:	001da000 	andseq	sl, sp, r0
    1ab0:	00001840 	andeq	r1, r0, r0, asr #16
    1ab4:	7bf00100 	blvc	ffc01ebc <IRQ_STACK_BASE+0xbbc01ebc>
    1ab8:	18000012 	stmdane	r0, {r1, r4}
    1abc:	40001da4 	andmi	r1, r0, r4, lsr #27
    1ac0:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    1ac4:	001db82b 	andseq	fp, sp, fp, lsr #16
    1ac8:	00159240 	andseq	r9, r5, r0, asr #4
    1acc:	53012300 	movwpl	r2, #4864	; 0x1300
    1ad0:	01233001 	teqeq	r3, r1
    1ad4:	23300152 	teqcs	r0, #-2147483628	; 0x80000014
    1ad8:	30015101 	andcc	r5, r1, r1, lsl #2
    1adc:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1ae0:	0000eb09 	andeq	lr, r0, r9, lsl #22
    1ae4:	00088d2a 	andeq	r8, r8, sl, lsr #26
    1ae8:	001ddc00 	andseq	sp, sp, r0, lsl #24
    1aec:	00004840 	andeq	r4, r0, r0, asr #16
    1af0:	fbfe0100 	blx	fff81efa <IRQ_STACK_BASE+0xbbf81efa>
    1af4:	22000012 	andcs	r0, r0, #18
    1af8:	40001df4 	strdmi	r1, [r0], -r4
    1afc:	00001592 	muleq	r0, r2, r5
    1b00:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    1b04:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    1b08:	2301200a 	movwcs	r2, #4106	; 0x100a
    1b0c:	0a035101 	beq	d5f18 <IRQ_STACK_SIZE+0xcdf18>
    1b10:	01230110 	teqeq	r3, r0, lsl r1
    1b14:	ea090250 	b	24245c <IRQ_STACK_SIZE+0x23a45c>
    1b18:	1e0c2200 	cdpne	2, 0, cr2, cr12, cr0, {0}
    1b1c:	15924000 	ldrne	r4, [r2]
    1b20:	12ce0000 	sbcne	r0, lr, #0
    1b24:	01230000 	teqeq	r3, r0
    1b28:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1b2c:	30015101 	andcc	r5, r1, r1, lsl #2
    1b30:	02500123 	subseq	r0, r0, #-1073741816	; 0xc0000008
    1b34:	2200e909 	andcs	lr, r0, #147456	; 0x24000
    1b38:	40001e20 	andmi	r1, r0, r0, lsr #28
    1b3c:	00001592 	muleq	r0, r2, r5
    1b40:	000012f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    1b44:	01530123 	cmpeq	r3, r3, lsr #2
    1b48:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1b4c:	01233001 	teqeq	r3, r1
    1b50:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1b54:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1b58:	241800eb 	ldrcs	r0, [r8], #-235	; 0xffffff15
    1b5c:	b240001e 	sublt	r0, r0, #30
    1b60:	00000015 	andeq	r0, r0, r5, lsl r0
    1b64:	001d6818 	andseq	r6, sp, r8, lsl r8
    1b68:	0015c040 	andseq	ip, r5, r0, asr #32
    1b6c:	1d701800 	ldclne	8, cr1, [r0, #-0]
    1b70:	15c74000 	strbne	r4, [r7]
    1b74:	74180000 	ldrvc	r0, [r8], #-0
    1b78:	e640001d 			; <UNDEFINED> instruction: 0xe640001d
    1b7c:	22000015 	andcs	r0, r0, #21
    1b80:	40001d88 	andmi	r1, r0, r8, lsl #27
    1b84:	00001617 	andeq	r1, r0, r7, lsl r6
    1b88:	0000132f 	andeq	r1, r0, pc, lsr #6
    1b8c:	07500123 	ldrbeq	r0, [r0, -r3, lsr #2]
    1b90:	24357f74 	ldrtcs	r7, [r5], #-3956	; 0xfffff08c
    1b94:	00210075 	eoreq	r0, r1, r5, ror r0
    1b98:	001da018 	andseq	sl, sp, r8, lsl r0
    1b9c:	0015df40 	andseq	sp, r5, r0, asr #30
    1ba0:	1dcc2200 	sfmne	f2, 2, [ip]
    1ba4:	15924000 	ldrne	r4, [r2]
    1ba8:	135b0000 	cmpne	fp, #0
    1bac:	01230000 	teqeq	r3, r0
    1bb0:	23300153 	teqcs	r0, #-1073741804	; 0xc0000014
    1bb4:	30015201 	andcc	r5, r1, r1, lsl #4
    1bb8:	01510123 	cmpeq	r1, r3, lsr #2
    1bbc:	50012330 	andpl	r2, r1, r0, lsr r3
    1bc0:	00e80902 	rsceq	r0, r8, r2, lsl #18
    1bc4:	001dd018 	andseq	sp, sp, r8, lsl r0
    1bc8:	0015ed40 	andseq	lr, r5, r0, asr #26
    1bcc:	1dd41800 	ldclne	8, cr1, [r4]
    1bd0:	15f44000 	ldrbne	r4, [r4, #0]!
    1bd4:	d8180000 	ldmdale	r8, {}	; <UNPREDICTABLE>
    1bd8:	de40001d 	mcrle	0, 2, r0, cr0, cr13, {0}
    1bdc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1be0:	40001ddc 	ldrdmi	r1, [r0], -ip
    1be4:	000015fb 	strdeq	r1, [r0], -fp
    1be8:	001e2818 	andseq	r2, lr, r8, lsl r8
    1bec:	00160240 	andseq	r0, r6, r0, asr #4
    1bf0:	1e2c1800 	cdpne	8, 2, cr1, cr12, cr0, {0}
    1bf4:	16104000 	ldrne	r4, [r0], -r0
    1bf8:	38190000 	ldmdacc	r9, {}	; <UNPREDICTABLE>
    1bfc:	0940001e 	stmdbeq	r0, {r1, r2, r3, r4}^
    1c00:	00000016 	andeq	r0, r0, r6, lsl r0
    1c04:	0005902e 	andeq	r9, r5, lr, lsr #32
    1c08:	01040100 	mrseq	r0, (UNDEF: 20)
    1c0c:	40001e38 	andmi	r1, r0, r8, lsr lr
    1c10:	000000f8 	strdeq	r0, [r0], -r8
    1c14:	151c9c01 	ldrne	r9, [ip, #-3073]	; 0xfffff3ff
    1c18:	692f0000 	stmdbvs	pc!, {}	; <UNPREDICTABLE>
    1c1c:	01060100 	mrseq	r0, (UNDEF: 22)
    1c20:	000000c9 	andeq	r0, r0, r9, asr #1
    1c24:	00001f15 	andeq	r1, r0, r5, lsl pc
    1c28:	01006a2f 	tsteq	r0, pc, lsr #20
    1c2c:	00c90106 	sbceq	r0, r9, r6, lsl #2
    1c30:	1f280000 	svcne	0x00280000
    1c34:	15130000 	ldrne	r0, [r3, #-0]
    1c38:	7c000009 	stcvc	0, cr0, [r0], {9}
    1c3c:	1840001e 	stmdane	r0, {r1, r2, r3, r4}^
    1c40:	01000000 	mrseq	r0, (UNDEF: 0)
    1c44:	140a0114 	strne	r0, [sl], #-276	; 0xfffffeec
    1c48:	80180000 	andshi	r0, r8, r0
    1c4c:	b940001e 	stmdblt	r0, {r1, r2, r3, r4}^
    1c50:	2b000015 	blcs	1cac <ABORT_STACK_SIZE+0x18ac>
    1c54:	40001e94 	mulmi	r0, r4, lr
    1c58:	00001592 	muleq	r0, r2, r5
    1c5c:	01530123 	cmpeq	r3, r3, lsr #2
    1c60:	52012330 	andpl	r2, r1, #48, 6	; 0xc0000000
    1c64:	01233001 	teqeq	r3, r1
    1c68:	23300151 	teqcs	r0, #1073741844	; 0x40000014
    1c6c:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1c70:	300000eb 	andcc	r0, r0, fp, ror #1
    1c74:	000000d6 	ldrdeq	r0, [r0], -r6
    1c78:	40001e94 	mulmi	r0, r4, lr
    1c7c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1c80:	13011501 	movwne	r1, #5377	; 0x1501
    1c84:	0000088d 	andeq	r0, r0, sp, lsl #17
    1c88:	40001ed4 	ldrdmi	r1, [r0], -r4
    1c8c:	00000048 	andeq	r0, r0, r8, asr #32
    1c90:	9f011d01 	svcls	0x00011d01
    1c94:	22000014 	andcs	r0, r0, #20
    1c98:	40001eec 	andmi	r1, r0, ip, ror #29
    1c9c:	00001592 	muleq	r0, r2, r5
    1ca0:	00001450 	andeq	r1, r0, r0, asr r4
    1ca4:	03520123 	cmpeq	r2, #-1073741816	; 0xc0000008
    1ca8:	2301200a 	movwcs	r2, #4106	; 0x100a
    1cac:	0a035101 	beq	d60b8 <IRQ_STACK_SIZE+0xce0b8>
    1cb0:	01230110 	teqeq	r3, r0, lsl r1
    1cb4:	ea090250 	b	2425fc <IRQ_STACK_SIZE+0x23a5fc>
    1cb8:	1f042200 	svcne	0x00042200
    1cbc:	15924000 	ldrne	r4, [r2]
    1cc0:	14700000 	ldrbtne	r0, [r0], #-0
    1cc4:	01230000 	teqeq	r3, r0
    1cc8:	00740253 	rsbseq	r0, r4, r3, asr r2
    1ccc:	02510123 	subseq	r0, r1, #-1073741816	; 0xc0000008
    1cd0:	01230074 	teqeq	r3, r4, ror r0
    1cd4:	e9090250 	stmdb	r9, {r4, r6, r9}
    1cd8:	1f182200 	svcne	0x00182200
    1cdc:	15924000 	ldrne	r4, [r2]
    1ce0:	14950000 	ldrne	r0, [r5], #0
    1ce4:	01230000 	teqeq	r3, r0
    1ce8:	00740253 	rsbseq	r0, r4, r3, asr r2
    1cec:	02520123 	subseq	r0, r2, #-1073741816	; 0xc0000008
    1cf0:	01230074 	teqeq	r3, r4, ror r0
    1cf4:	23310151 	teqcs	r1, #1073741844	; 0x40000014
    1cf8:	09025001 	stmdbeq	r2, {r0, ip, lr}
    1cfc:	1c1800eb 	ldcne	0, cr0, [r8], {235}	; 0xeb
    1d00:	b240001f 	sublt	r0, r0, #31
    1d04:	00000015 	andeq	r0, r0, r5, lsl r0
    1d08:	001e4818 	andseq	r4, lr, r8, lsl r8
    1d0c:	0015c040 	andseq	ip, r5, r0, asr #32
    1d10:	1e501800 	cdpne	8, 5, cr1, cr0, cr0, {0}
    1d14:	15c74000 	strbne	r4, [r7]
    1d18:	64220000 	strtvs	r0, [r2], #-0
    1d1c:	ce40001e 	mcrgt	0, 2, r0, cr0, cr14, {0}
    1d20:	ca000015 	bgt	1d7c <ABORT_STACK_SIZE+0x197c>
    1d24:	23000014 	movwcs	r0, #20
    1d28:	74075001 	strvc	r5, [r7], #-1
    1d2c:	7524357f 	strvc	r3, [r4, #-1407]!	; 0xfffffa81
    1d30:	18002100 	stmdane	r0, {r8, sp}
    1d34:	40001e7c 	andmi	r1, r0, ip, ror lr
    1d38:	000015df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1d3c:	001ec418 	andseq	ip, lr, r8, lsl r4
    1d40:	0015e640 	andseq	lr, r5, r0, asr #12
    1d44:	1ec81800 	cdpne	8, 12, cr1, cr8, cr0, {0}
    1d48:	15ed4000 	strbne	r4, [sp, #0]!
    1d4c:	cc180000 	ldcgt	0, cr0, [r8], {-0}
    1d50:	f440001e 	vst4.8	{d16-d19}, [r0 :64], lr
    1d54:	18000015 	stmdane	r0, {r0, r2, r4}
    1d58:	40001ed0 	ldrdmi	r1, [r0], -r0
    1d5c:	000000de 	ldrdeq	r0, [r0], -lr
    1d60:	001ed418 	andseq	sp, lr, r8, lsl r4
    1d64:	0015fb40 	andseq	pc, r5, r0, asr #22
    1d68:	1f201800 	svcne	0x00201800
    1d6c:	16024000 	strne	r4, [r2], -r0
    1d70:	24180000 	ldrcs	r0, [r8], #-0
    1d74:	1040001f 	subne	r0, r0, pc, lsl r0
    1d78:	19000016 	stmdbne	r0, {r1, r2, r4}
    1d7c:	40001f30 	andmi	r1, r0, r0, lsr pc
    1d80:	00001609 	andeq	r1, r0, r9, lsl #12
    1d84:	01b83100 			; <UNDEFINED> instruction: 0x01b83100
    1d88:	a7020000 	strge	r0, [r2, -r0]
    1d8c:	0000152d 	andeq	r1, r0, sp, lsr #10
    1d90:	00003c32 	andeq	r3, r0, r2, lsr ip
    1d94:	1d310000 	ldcne	0, cr0, [r1, #-0]
    1d98:	02000006 	andeq	r0, r0, #6
    1d9c:	00153eab 	andseq	r3, r5, fp, lsr #29
    1da0:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1da4:	33000000 	movwcc	r0, #0
    1da8:	000003d6 	ldrdeq	r0, [r0], -r6
    1dac:	003ccc02 	eorseq	ip, ip, r2, lsl #24
    1db0:	15530000 	ldrbne	r0, [r3, #-0]
    1db4:	3c320000 	ldccc	0, cr0, [r2], #-0
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	00051533 	andeq	r1, r5, r3, lsr r5
    1dc0:	3ccb0200 	sfmcc	f0, 2, [fp], {0}
    1dc4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1dc8:	32000015 	andcc	r0, r0, #21
    1dcc:	0000003c 	andeq	r0, r0, ip, lsr r0
    1dd0:	03c83300 	biceq	r3, r8, #0, 6
    1dd4:	c9020000 	stmdbgt	r2, {}	; <UNPREDICTABLE>
    1dd8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1ddc:	0000157d 	andeq	r1, r0, sp, ror r5
    1de0:	00003c32 	andeq	r3, r0, r2, lsr ip
    1de4:	4a330000 	bmi	cc1dec <STACK_SIZE+0x4c1dec>
    1de8:	02000006 	andeq	r0, r0, #6
    1dec:	00003cca 	andeq	r3, r0, sl, asr #25
    1df0:	00159200 	andseq	r9, r5, r0, lsl #4
    1df4:	003c3200 	eorseq	r3, ip, r0, lsl #4
    1df8:	31000000 	mrscc	r0, (UNDEF: 0)
    1dfc:	0000037f 	andeq	r0, r0, pc, ror r3
    1e00:	15b24102 	ldrne	r4, [r2, #258]!	; 0x102
    1e04:	3c320000 	ldccc	0, cr0, [r2], #-0
    1e08:	32000000 	andcc	r0, r0, #0
    1e0c:	000000c9 	andeq	r0, r0, r9, asr #1
    1e10:	0000c932 	andeq	ip, r0, r2, lsr r9
    1e14:	00c93200 	sbceq	r3, r9, r0, lsl #4
    1e18:	34000000 	strcc	r0, [r0], #-0
    1e1c:	00000450 	andeq	r0, r0, r0, asr r4
    1e20:	0c346e02 	ldceq	14, cr6, [r4], #-8
    1e24:	02000004 	andeq	r0, r0, #4
    1e28:	04a1346f 	strteq	r3, [r1], #1135	; 0x46f
    1e2c:	8d020000 	stchi	0, cr0, [r2, #-0]
    1e30:	00065934 	andeq	r5, r6, r4, lsr r9
    1e34:	318c0200 	orrcc	r0, ip, r0, lsl #4
    1e38:	00000481 	andeq	r0, r0, r1, lsl #9
    1e3c:	15df9d02 	ldrbne	r9, [pc, #3330]	; 2b46 <ABORT_STACK_SIZE+0x2746>
    1e40:	3c320000 	ldccc	0, cr0, [r2], #-0
    1e44:	00000000 	andeq	r0, r0, r0
    1e48:	00066934 	andeq	r6, r6, r4, lsr r9
    1e4c:	34940200 	ldrcc	r0, [r4], #512	; 0x200
    1e50:	000004fa 	strdeq	r0, [r0], -sl
    1e54:	3134a602 	teqcc	r4, r2, lsl #12
    1e58:	02000005 	andeq	r0, r0, #5
    1e5c:	038a34b2 	orreq	r3, sl, #-1308622848	; 0xb2000000
    1e60:	93020000 	movwls	r0, #8192	; 0x2000
    1e64:	00052534 	andeq	r2, r5, r4, lsr r5
    1e68:	34a50200 	strtcc	r0, [r5], #512	; 0x200
    1e6c:	00000629 	andeq	r0, r0, r9, lsr #12
    1e70:	d6348a02 	ldrtle	r8, [r4], -r2, lsl #20
    1e74:	02000004 	andeq	r0, r0, #4
    1e78:	03e73492 	mvneq	r3, #-1845493760	; 0x92000000
    1e7c:	8b020000 	blhi	81e84 <IRQ_STACK_SIZE+0x79e84>
    1e80:	00060535 	andeq	r0, r6, r5, lsr r5
    1e84:	32980200 	addscc	r0, r8, #0, 4
    1e88:	0000003c 	andeq	r0, r0, ip, lsr r0
    1e8c:	038c0000 	orreq	r0, ip, #0
    1e90:	00040000 	andeq	r0, r4, r0
    1e94:	0000045c 	andeq	r0, r0, ip, asr r4
    1e98:	01d00104 	bicseq	r0, r0, r4, lsl #2
    1e9c:	80010000 	andhi	r0, r1, r0
    1ea0:	e4000007 	str	r0, [r0], #-7
    1ea4:	30000000 	andcc	r0, r0, r0
    1ea8:	8040001f 	subhi	r0, r0, pc, lsl r0
    1eac:	e3000002 	movw	r0, #2
    1eb0:	02000003 	andeq	r0, r0, #3
    1eb4:	00ad0601 	adceq	r0, sp, r1, lsl #12
    1eb8:	01020000 	mrseq	r0, (UNDEF: 2)
    1ebc:	0000ab08 	andeq	sl, r0, r8, lsl #22
    1ec0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1ec4:	000002cf 	andeq	r0, r0, pc, asr #5
    1ec8:	3f070202 	svccc	0x00070202
    1ecc:	03000000 	movweq	r0, #0
    1ed0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1ed4:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    1ed8:	0001ab07 	andeq	sl, r1, r7, lsl #22
    1edc:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    1ee0:	0000029d 	muleq	r0, sp, r2
    1ee4:	a1070802 	tstge	r7, r2, lsl #16
    1ee8:	02000001 	andeq	r0, r0, #1
    1eec:	02a20504 	adceq	r0, r2, #4, 10	; 0x1000000
    1ef0:	04020000 	streq	r0, [r2], #-0
    1ef4:	00028907 	andeq	r8, r2, r7, lsl #18
    1ef8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1efc:	000001a6 	andeq	r0, r0, r6, lsr #3
    1f00:	b4080102 	strlt	r0, [r8], #-258	; 0xfffffefe
    1f04:	04000000 	streq	r0, [r0], #-0
    1f08:	00000796 	muleq	r0, r6, r7
    1f0c:	1f301501 	svcne	0x00301501
    1f10:	00184000 	andseq	r4, r8, r0
    1f14:	9c010000 	stcls	0, cr0, [r1], {-0}
    1f18:	0000009d 	muleq	r0, sp, r0
    1f1c:	006e6505 	rsbeq	r6, lr, r5, lsl #10
    1f20:	00411501 	subeq	r1, r1, r1, lsl #10
    1f24:	1f5f0000 	svcne	0x005f0000
    1f28:	04000000 	streq	r0, [r0], #-0
    1f2c:	000007c7 	andeq	r0, r0, r7, asr #15
    1f30:	1f481a01 	svcne	0x00481a01
    1f34:	00144000 	andseq	r4, r4, r0
    1f38:	9c010000 	stcls	0, cr0, [r1], {-0}
    1f3c:	000000cd 	andeq	r0, r0, sp, asr #1
    1f40:	00074c06 	andeq	r4, r7, r6, lsl #24
    1f44:	411a0100 	tstmi	sl, r0, lsl #2
    1f48:	01000000 	mrseq	r0, (UNDEF: 0)
    1f4c:	02b70650 	adcseq	r0, r7, #80, 12	; 0x5000000
    1f50:	1a010000 	bne	41f58 <IRQ_STACK_SIZE+0x39f58>
    1f54:	00000041 	andeq	r0, r0, r1, asr #32
    1f58:	04005101 	streq	r5, [r0], #-257	; 0xfffffeff
    1f5c:	000006a6 	andeq	r0, r0, r6, lsr #13
    1f60:	1f5c1f01 	svcne	0x005c1f01
    1f64:	00184000 	andseq	r4, r8, r0
    1f68:	9c010000 	stcls	0, cr0, [r1], {-0}
    1f6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1f70:	00074c07 	andeq	r4, r7, r7, lsl #24
    1f74:	411f0100 	tstmi	pc, r0, lsl #2
    1f78:	80000000 	andhi	r0, r0, r0
    1f7c:	0600001f 			; <UNDEFINED> instruction: 0x0600001f
    1f80:	0000069a 	muleq	r0, sl, r6
    1f84:	00411f01 	subeq	r1, r1, r1, lsl #30
    1f88:	51010000 	mrspl	r0, (UNDEF: 1)
    1f8c:	07520400 	ldrbeq	r0, [r2, -r0, lsl #8]
    1f90:	24010000 	strcs	r0, [r1], #-0
    1f94:	40001f74 	andmi	r1, r0, r4, ror pc
    1f98:	0000004c 	andeq	r0, r0, ip, asr #32
    1f9c:	01319c01 	teqeq	r1, r1, lsl #24
    1fa0:	4c060000 	stcmi	0, cr0, [r6], {-0}
    1fa4:	01000007 	tsteq	r0, r7
    1fa8:	00004124 	andeq	r4, r0, r4, lsr #2
    1fac:	07500100 	ldrbeq	r0, [r0, -r0, lsl #2]
    1fb0:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    1fb4:	00412401 	subeq	r2, r1, r1, lsl #8
    1fb8:	1fa10000 	svcne	0x00a10000
    1fbc:	04000000 	streq	r0, [r0], #-0
    1fc0:	00000704 	andeq	r0, r0, r4, lsl #14
    1fc4:	1fc03001 	svcne	0x00c03001
    1fc8:	004c4000 	subeq	r4, ip, r0
    1fcc:	9c010000 	stcls	0, cr0, [r1], {-0}
    1fd0:	00000163 	andeq	r0, r0, r3, ror #2
    1fd4:	00074c06 	andeq	r4, r7, r6, lsl #24
    1fd8:	41300100 	teqmi	r0, r0, lsl #2
    1fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    1fe0:	07b40750 	sbfxeq	r0, r0, #14, #21
    1fe4:	30010000 	andcc	r0, r1, r0
    1fe8:	00000041 	andeq	r0, r0, r1, asr #32
    1fec:	00001fdb 	ldrdeq	r1, [r0], -fp
    1ff0:	06e00400 	strbteq	r0, [r0], r0, lsl #8
    1ff4:	3c010000 	stccc	0, cr0, [r1], {-0}
    1ff8:	4000200c 	andmi	r2, r0, ip
    1ffc:	00000084 	andeq	r0, r0, r4, lsl #1
    2000:	01a69c01 			; <UNDEFINED> instruction: 0x01a69c01
    2004:	4c070000 	stcmi	0, cr0, [r7], {-0}
    2008:	01000007 	tsteq	r0, r7
    200c:	0000413c 	andeq	r4, r0, ip, lsr r1
    2010:	00201500 	eoreq	r1, r0, r0, lsl #10
    2014:	07b40700 	ldreq	r0, [r4, r0, lsl #14]!
    2018:	3c010000 	stccc	0, cr0, [r1], {-0}
    201c:	00000041 	andeq	r0, r0, r1, asr #32
    2020:	0000204f 	andeq	r2, r0, pc, asr #32
    2024:	00069a07 	andeq	r9, r6, r7, lsl #20
    2028:	413c0100 	teqmi	ip, r0, lsl #2
    202c:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    2030:	00000020 	andeq	r0, r0, r0, lsr #32
    2034:	00071a04 	andeq	r1, r7, r4, lsl #20
    2038:	90480100 	subls	r0, r8, r0, lsl #2
    203c:	8c400020 	mcrrhi	0, 2, r0, r0, cr0
    2040:	01000000 	mrseq	r0, (UNDEF: 0)
    2044:	0001e99c 	muleq	r1, ip, r9
    2048:	074c0700 	strbeq	r0, [ip, -r0, lsl #14]
    204c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    2050:	00000041 	andeq	r0, r0, r1, asr #32
    2054:	000020c3 	andeq	r2, r0, r3, asr #1
    2058:	0007b407 	andeq	fp, r7, r7, lsl #8
    205c:	41480100 	mrsmi	r0, (UNDEF: 88)
    2060:	fd000000 	stc2	0, cr0, [r0, #-0]
    2064:	07000020 	streq	r0, [r0, -r0, lsr #32]
    2068:	000007ad 	andeq	r0, r0, sp, lsr #15
    206c:	00414801 	subeq	r4, r1, r1, lsl #16
    2070:	21370000 	teqcs	r7, r0
    2074:	04000000 	streq	r0, [r0], #-0
    2078:	00000189 	andeq	r0, r0, r9, lsl #3
    207c:	211c5401 	tstcs	ip, r1, lsl #8
    2080:	00484000 	subeq	r4, r8, r0
    2084:	9c010000 	stcls	0, cr0, [r1], {-0}
    2088:	0000021d 	andeq	r0, r0, sp, lsl r2
    208c:	00074c07 	andeq	r4, r7, r7, lsl #24
    2090:	41540100 	cmpmi	r4, r0, lsl #2
    2094:	71000000 	mrsvc	r0, (UNDEF: 0)
    2098:	07000021 	streq	r0, [r0, -r1, lsr #32]
    209c:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    20a0:	00415401 	subeq	r5, r1, r1, lsl #8
    20a4:	219d0000 	orrscs	r0, sp, r0
    20a8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    20ac:	00000767 	andeq	r0, r0, r7, ror #14
    20b0:	00486001 	subeq	r6, r8, r1
    20b4:	21640000 	cmncs	r4, r0
    20b8:	001c4000 	andseq	r4, ip, r0
    20bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    20c0:	00000246 	andeq	r0, r0, r6, asr #4
    20c4:	00074c07 	andeq	r4, r7, r7, lsl #24
    20c8:	41600100 	cmnmi	r0, r0, lsl #2
    20cc:	d7000000 	strle	r0, [r0, -r0]
    20d0:	00000021 	andeq	r0, r0, r1, lsr #32
    20d4:	00002804 	andeq	r2, r0, r4, lsl #16
    20d8:	80650100 	rsbhi	r0, r5, r0, lsl #2
    20dc:	18400021 	stmdane	r0, {r0, r5}^
    20e0:	01000000 	mrseq	r0, (UNDEF: 0)
    20e4:	0002789c 	muleq	r2, ip, r8
    20e8:	074c0700 	strbeq	r0, [ip, -r0, lsl #14]
    20ec:	65010000 	strvs	r0, [r1, #-0]
    20f0:	00000041 	andeq	r0, r0, r1, asr #32
    20f4:	000021f8 	strdeq	r2, [r0], -r8
    20f8:	0006bc06 	andeq	fp, r6, r6, lsl #24
    20fc:	41650100 	cmnmi	r5, r0, lsl #2
    2100:	01000000 	mrseq	r0, (UNDEF: 0)
    2104:	89040051 	stmdbhi	r4, {r0, r4, r6}
    2108:	01000006 	tsteq	r0, r6
    210c:	0021986a 	eoreq	r9, r1, sl, ror #16
    2110:	00001840 	andeq	r1, r0, r0, asr #16
    2114:	b99c0100 	ldmiblt	ip, {r8}
    2118:	07000002 	streq	r0, [r0, -r2]
    211c:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
    2120:	00416a01 	subeq	r6, r1, r1, lsl #20
    2124:	22190000 	andscs	r0, r9, #0
    2128:	ad060000 	stcge	0, cr0, [r6, #-0]
    212c:	01000007 	tsteq	r0, r7
    2130:	0000416a 	andeq	r4, r0, sl, ror #2
    2134:	07510100 	ldrbeq	r0, [r1, -r0, lsl #2]
    2138:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    213c:	00416a01 	subeq	r6, r1, r1, lsl #20
    2140:	223a0000 	eorscs	r0, sl, #0
    2144:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2148:	000002c9 	andeq	r0, r0, r9, asr #5
    214c:	000002c9 	andeq	r0, r0, r9, asr #5
    2150:	0000640a 	andeq	r6, r0, sl, lsl #8
    2154:	0b000300 	bleq	2d5c <ABORT_STACK_SIZE+0x295c>
    2158:	0002cf04 	andeq	ip, r2, r4, lsl #30
    215c:	006b0c00 	rsbeq	r0, fp, r0, lsl #24
    2160:	c70d0000 	strgt	r0, [sp, -r0]
    2164:	01000006 	tsteq	r0, r6
    2168:	0002b903 	andeq	fp, r2, r3, lsl #18
    216c:	c8030500 	stmdagt	r3, {r8, sl}
    2170:	0d400174 	stfeqe	f0, [r0, #-464]	; 0xfffffe30
    2174:	000006ce 	andeq	r0, r0, lr, asr #13
    2178:	02b90501 	adcseq	r0, r9, #4194304	; 0x400000
    217c:	03050000 	movweq	r0, #20480	; 0x5000
    2180:	400174e8 	andmi	r7, r1, r8, ror #9
    2184:	0007770d 	andeq	r7, r7, sp, lsl #14
    2188:	b9060100 	stmdblt	r6, {r8}
    218c:	05000002 	streq	r0, [r0, #-2]
    2190:	0174f803 	cmneq	r4, r3, lsl #16
    2194:	07860d40 	streq	r0, [r6, r0, asr #26]
    2198:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    219c:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    21a0:	75080305 	strvc	r0, [r8, #-773]	; 0xfffffcfb
    21a4:	d70d4001 	strle	r4, [sp, -r1]
    21a8:	01000006 	tsteq	r0, r6
    21ac:	0002b909 	andeq	fp, r2, r9, lsl #18
    21b0:	18030500 	stmdane	r3, {r8, sl}
    21b4:	0d400175 	stfeqe	f0, [r0, #-468]	; 0xfffffe2c
    21b8:	0000073b 	andeq	r0, r0, fp, lsr r7
    21bc:	02b90b01 	adcseq	r0, r9, #1024	; 0x400
    21c0:	03050000 	movweq	r0, #20480	; 0x5000
    21c4:	40017538 	andmi	r7, r1, r8, lsr r5
    21c8:	0006fb0d 	andeq	pc, r6, sp, lsl #22
    21cc:	b90d0100 	stmdblt	sp, {r8}
    21d0:	05000002 	streq	r0, [r0, #-2]
    21d4:	01754803 	cmneq	r5, r3, lsl #16
    21d8:	07330d40 	ldreq	r0, [r3, -r0, asr #26]!
    21dc:	0f010000 	svceq	0x00010000
    21e0:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    21e4:	75280305 	strvc	r0, [r8, #-773]!	; 0xfffffcfb
    21e8:	8f0d4001 	svchi	0x000d4001
    21ec:	01000007 	tsteq	r0, r7
    21f0:	0002b910 	andeq	fp, r2, r0, lsl r9
    21f4:	d8030500 	stmdale	r3, {r8, sl}
    21f8:	0d400174 	stfeqe	f0, [r0, #-464]	; 0xfffffe30
    21fc:	00000744 	andeq	r0, r0, r4, asr #14
    2200:	02b91201 	adcseq	r1, r9, #268435456	; 0x10000000
    2204:	03050000 	movweq	r0, #20480	; 0x5000
    2208:	40017568 	andmi	r7, r1, r8, ror #10
    220c:	00069f0d 	andeq	r9, r6, sp, lsl #30
    2210:	b9130100 	ldmdblt	r3, {r8}
    2214:	05000002 	streq	r0, [r0, #-2]
    2218:	01755803 	cmneq	r5, r3, lsl #16
    221c:	16370040 	ldrtne	r0, [r7], -r0, asr #32
    2220:	00040000 	andeq	r0, r4, r0
    2224:	0000051c 	andeq	r0, r0, ip, lsl r5
    2228:	01d00104 	bicseq	r0, r0, r4, lsl #2
    222c:	a0010000 	andge	r0, r1, r0
    2230:	e4000008 	str	r0, [r0], #-8
    2234:	b0000000 	andlt	r0, r0, r0
    2238:	34400021 	strbcc	r0, [r0], #-33	; 0xffffffdf
    223c:	5800001c 	stmdapl	r0, {r2, r3, r4}
    2240:	02000004 	andeq	r0, r0, #4
    2244:	0ac50408 	beq	ff14326c <IRQ_STACK_BASE+0xbb14326c>
    2248:	04030000 	streq	r0, [r3], #-0
    224c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2250:	06010200 	streq	r0, [r1], -r0, lsl #4
    2254:	000000ad 	andeq	r0, r0, sp, lsr #1
    2258:	ab080102 	blge	202668 <IRQ_STACK_SIZE+0x1fa668>
    225c:	02000000 	andeq	r0, r0, #0
    2260:	02cf0502 	sbceq	r0, pc, #8388608	; 0x800000
    2264:	02020000 	andeq	r0, r2, #0
    2268:	00003f07 	andeq	r3, r0, r7, lsl #30
    226c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2270:	000001ab 	andeq	r0, r0, fp, lsr #3
    2274:	9d050802 	stcls	8, cr0, [r5, #-8]
    2278:	02000002 	andeq	r0, r0, #2
    227c:	01a10708 			; <UNDEFINED> instruction: 0x01a10708
    2280:	04020000 	streq	r0, [r2], #-0
    2284:	0002a205 	andeq	sl, r2, r5, lsl #4
    2288:	07040200 	streq	r0, [r4, -r0, lsl #4]
    228c:	00000289 	andeq	r0, r0, r9, lsl #5
    2290:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    2294:	0001a607 	andeq	sl, r1, r7, lsl #12
    2298:	3a040500 	bcc	1036a0 <IRQ_STACK_SIZE+0xfb6a0>
    229c:	05000000 	streq	r0, [r0, #-0]
    22a0:	00008704 	andeq	r8, r0, r4, lsl #14
    22a4:	08010200 	stmdaeq	r1, {r9}
    22a8:	000000b4 	strheq	r0, [r0], -r4
    22ac:	00940405 	addseq	r0, r4, r5, lsl #8
    22b0:	87060000 	strhi	r0, [r6, -r0]
    22b4:	07000000 	streq	r0, [r0, -r0]
    22b8:	00000902 	andeq	r0, r0, r2, lsl #18
    22bc:	00a42802 	adceq	r2, r4, r2, lsl #16
    22c0:	1e080000 	cdpne	0, 0, cr0, cr8, cr0, {0}
    22c4:	0400000a 	streq	r0, [r0], #-10
    22c8:	00bb0008 	adcseq	r0, fp, r8
    22cc:	91090000 	mrsls	r0, (UNDEF: 9)
    22d0:	72000009 	andvc	r0, r0, #9
    22d4:	00000000 	andeq	r0, r0, r0
    22d8:	0a200700 	beq	803ee0 <STACK_SIZE+0x3ee0>
    22dc:	62020000 	andvs	r0, r2, #0
    22e0:	00000099 	muleq	r0, r9, r0
    22e4:	6003200a 	andvs	r2, r3, sl
    22e8:	0000012f 	andeq	r0, r0, pc, lsr #2
    22ec:	000a950b 	andeq	r9, sl, fp, lsl #10
    22f0:	4f610300 	svcmi	0x00610300
    22f4:	00000000 	andeq	r0, r0, r0
    22f8:	000a9a0b 	andeq	r9, sl, fp, lsl #20
    22fc:	4f620300 	svcmi	0x00620300
    2300:	04000000 	streq	r0, [r0], #-0
    2304:	0008110b 	andeq	r1, r8, fp, lsl #2
    2308:	4f630300 	svcmi	0x00630300
    230c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2310:	0008190b 	andeq	r1, r8, fp, lsl #18
    2314:	4f640300 	svcmi	0x00640300
    2318:	0c000000 	stceq	0, cr0, [r0], {-0}
    231c:	00096a0b 	andeq	r6, r9, fp, lsl #20
    2320:	4f650300 	svcmi	0x00650300
    2324:	10000000 	andne	r0, r0, r0
    2328:	0009720b 	andeq	r7, r9, fp, lsl #4
    232c:	4f660300 	svcmi	0x00660300
    2330:	14000000 	strne	r0, [r0], #-0
    2334:	0008900b 	andeq	r9, r8, fp
    2338:	4f670300 	svcmi	0x00670300
    233c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2340:	000a370b 	andeq	r3, sl, fp, lsl #14
    2344:	4f680300 	svcmi	0x00680300
    2348:	1c000000 	stcne	0, cr0, [r0], {-0}
    234c:	09180700 	ldmdbeq	r8, {r8, r9, sl}
    2350:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
    2354:	000000c6 	andeq	r0, r0, r6, asr #1
    2358:	0009960c 	andeq	r9, r9, ip, lsl #12
    235c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    2360:	00000164 	andeq	r0, r0, r4, ror #2
    2364:	0100780d 	tsteq	r0, sp, lsl #16
    2368:	00002ca2 	andeq	r2, r0, r2, lsr #25
    236c:	00790d00 	rsbseq	r0, r9, r0, lsl #26
    2370:	002ca201 	eoreq	sl, ip, r1, lsl #4
    2374:	fa0e0000 	blx	38237c <IRQ_STACK_SIZE+0x37a37c>
    2378:	01000009 	tsteq	r0, r9
    237c:	000048a2 	andeq	r4, r0, r2, lsr #17
    2380:	0c0f0000 	stceq	0, cr0, [pc], {-0}
    2384:	01000008 	tsteq	r0, r8
    2388:	00250102 	eoreq	r0, r5, r2, lsl #2
    238c:	82030000 	andhi	r0, r3, #0
    2390:	10000001 	andne	r0, r0, r1
    2394:	0000097a 	andeq	r0, r0, sl, ror r9
    2398:	25010201 	strcs	r0, [r1, #-513]	; 0xfffffdff
    239c:	00000000 	andeq	r0, r0, r0
    23a0:	000acc11 	andeq	ip, sl, r1, lsl ip
    23a4:	01500100 	cmpeq	r0, r0, lsl #2
    23a8:	00026a01 	andeq	r6, r2, r1, lsl #20
    23ac:	00781200 	rsbseq	r1, r8, r0, lsl #4
    23b0:	2c015001 	stccs	0, cr5, [r1], {1}
    23b4:	12000000 	andne	r0, r0, #0
    23b8:	50010079 	andpl	r0, r1, r9, ror r0
    23bc:	00002c01 	andeq	r2, r0, r1, lsl #24
    23c0:	09fa1000 	ldmibeq	sl!, {ip}^
    23c4:	50010000 	andpl	r0, r1, r0
    23c8:	00002c01 	andeq	r2, r0, r1, lsl #24
    23cc:	09f81000 	ldmibeq	r8!, {ip}^
    23d0:	50010000 	andpl	r0, r1, r0
    23d4:	00002c01 	andeq	r2, r0, r1, lsl #24
    23d8:	097a1000 	ldmdbeq	sl!, {ip}^
    23dc:	50010000 	andpl	r0, r1, r0
    23e0:	00002c01 	andeq	r2, r0, r1, lsl #24
    23e4:	787a1200 	ldmdavc	sl!, {r9, ip}^
    23e8:	01500100 	cmpeq	r0, r0, lsl #2
    23ec:	0000002c 	andeq	r0, r0, ip, lsr #32
    23f0:	00797a12 	rsbseq	r7, r9, r2, lsl sl
    23f4:	2c015001 	stccs	0, cr5, [r1], {1}
    23f8:	13000000 	movwne	r0, #0
    23fc:	00000aa0 	andeq	r0, r0, r0, lsr #21
    2400:	4f015201 	svcmi	0x00015201
    2404:	13000000 	movwne	r0, #0
    2408:	00000955 	andeq	r0, r0, r5, asr r9
    240c:	4f015201 	svcmi	0x00015201
    2410:	13000000 	movwne	r0, #0
    2414:	000008ec 	andeq	r0, r0, ip, ror #17
    2418:	4f015201 	svcmi	0x00015201
    241c:	13000000 	movwne	r0, #0
    2420:	00000911 	andeq	r0, r0, r1, lsl r9
    2424:	4f015301 	svcmi	0x00015301
    2428:	13000000 	movwne	r0, #0
    242c:	000008f1 	strdeq	r0, [r0], -r1
    2430:	4f015301 	svcmi	0x00015301
    2434:	14000000 	strne	r0, [r0], #-0
    2438:	01007378 	tsteq	r0, r8, ror r3
    243c:	003a0154 	eorseq	r0, sl, r4, asr r1
    2440:	79140000 	ldmdbvc	r4, {}	; <UNPREDICTABLE>
    2444:	54010073 	strpl	r0, [r1], #-115	; 0xffffff8d
    2448:	00003a01 	andeq	r3, r0, r1, lsl #20
    244c:	78631400 	stmdavc	r3!, {sl, ip}^
    2450:	01540100 	cmpeq	r4, r0, lsl #2
    2454:	0000003a 	andeq	r0, r0, sl, lsr r0
    2458:	00796314 	rsbseq	r6, r9, r4, lsl r3
    245c:	3a015401 	bcc	57468 <IRQ_STACK_SIZE+0x4f468>
    2460:	13000000 	movwne	r0, #0
    2464:	00000a10 	andeq	r0, r0, r0, lsl sl
    2468:	6a015501 	bvs	57874 <IRQ_STACK_SIZE+0x4f874>
    246c:	13000002 	movwne	r0, #2
    2470:	000008e3 	andeq	r0, r0, r3, ror #17
    2474:	7a015601 	bvc	57c80 <IRQ_STACK_SIZE+0x4fc80>
    2478:	13000002 	movwne	r0, #2
    247c:	00000a15 	andeq	r0, r0, r5, lsl sl
    2480:	2c015701 	stccs	7, cr5, [r1], {1}
    2484:	00000000 	andeq	r0, r0, r0
    2488:	00003a15 	andeq	r3, r0, r5, lsl sl
    248c:	00027a00 	andeq	r7, r2, r0, lsl #20
    2490:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    2494:	001f0000 	andseq	r0, pc, r0
    2498:	00003a15 	andeq	r3, r0, r5, lsl sl
    249c:	00028a00 	andeq	r8, r2, r0, lsl #20
    24a0:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    24a4:	00070000 	andeq	r0, r7, r0
    24a8:	000a5811 	andeq	r5, sl, r1, lsl r8
    24ac:	01990100 	orrseq	r0, r9, r0, lsl #2
    24b0:	00034e01 	andeq	r4, r3, r1, lsl #28
    24b4:	00781200 	rsbseq	r1, r8, r0, lsl #4
    24b8:	2c019901 	stccs	9, cr9, [r1], {1}
    24bc:	12000000 	andne	r0, r0, #0
    24c0:	99010079 	stmdbls	r1, {r0, r3, r4, r5, r6}
    24c4:	00002c01 	andeq	r2, r0, r1, lsl #24
    24c8:	09fa1000 	ldmibeq	sl!, {ip}^
    24cc:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    24d0:	00002c01 	andeq	r2, r0, r1, lsl #24
    24d4:	09f81000 	ldmibeq	r8!, {ip}^
    24d8:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    24dc:	00002c01 	andeq	r2, r0, r1, lsl #24
    24e0:	097a1000 	ldmdbeq	sl!, {ip}^
    24e4:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    24e8:	00002c01 	andeq	r2, r0, r1, lsl #24
    24ec:	787a1200 	ldmdavc	sl!, {r9, ip}^
    24f0:	01990100 	orrseq	r0, r9, r0, lsl #2
    24f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    24f8:	00797a12 	rsbseq	r7, r9, r2, lsl sl
    24fc:	2c019901 	stccs	9, cr9, [r1], {1}
    2500:	13000000 	movwne	r0, #0
    2504:	00000911 	andeq	r0, r0, r1, lsl r9
    2508:	4f019b01 	svcmi	0x00019b01
    250c:	13000000 	movwne	r0, #0
    2510:	000008f1 	strdeq	r0, [r0], -r1
    2514:	4f019b01 	svcmi	0x00019b01
    2518:	14000000 	strne	r0, [r0], #-0
    251c:	01007379 	tsteq	r0, r9, ror r3
    2520:	003a019c 	mlaseq	sl, ip, r1, r0
    2524:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    2528:	9c010073 	stcls	0, cr0, [r1], {115}	; 0x73
    252c:	00003a01 	andeq	r3, r0, r1, lsl #20
    2530:	79631400 	stmdbvc	r3!, {sl, ip}^
    2534:	019c0100 	orrseq	r0, ip, r0, lsl #2
    2538:	0000003a 	andeq	r0, r0, sl, lsr r0
    253c:	00786314 	rsbseq	r6, r8, r4, lsl r3
    2540:	3a019c01 	bcc	6954c <IRQ_STACK_SIZE+0x6154c>
    2544:	13000000 	movwne	r0, #0
    2548:	00000a10 	andeq	r0, r0, r0, lsl sl
    254c:	6a019d01 	bvs	69958 <IRQ_STACK_SIZE+0x61958>
    2550:	13000002 	movwne	r0, #2
    2554:	000008e3 	andeq	r0, r0, r3, ror #17
    2558:	7a019e01 	bvc	69d64 <IRQ_STACK_SIZE+0x61d64>
    255c:	13000002 	movwne	r0, #2
    2560:	00000a15 	andeq	r0, r0, r5, lsl sl
    2564:	2c019f01 	stccs	15, cr9, [r1], {1}
    2568:	00000000 	andeq	r0, r0, r0
    256c:	0007e011 	andeq	lr, r7, r1, lsl r0
    2570:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    2574:	0003b601 	andeq	fp, r3, r1, lsl #12
    2578:	00781200 	rsbseq	r1, r8, r0, lsl #4
    257c:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    2580:	12000000 	andne	r0, r0, #0
    2584:	b4010079 	strlt	r0, [r1], #-121	; 0xffffff87
    2588:	00002c01 	andeq	r2, r0, r1, lsl #24
    258c:	09fa1000 	ldmibeq	sl!, {ip}^
    2590:	b4010000 	strlt	r0, [r1], #-0
    2594:	00002c01 	andeq	r2, r0, r1, lsl #24
    2598:	09f81000 	ldmibeq	r8!, {ip}^
    259c:	b4010000 	strlt	r0, [r1], #-0
    25a0:	00002c01 	andeq	r2, r0, r1, lsl #24
    25a4:	74731200 	ldrbtvc	r1, [r3], #-512	; 0xfffffe00
    25a8:	b4010072 	strlt	r0, [r1], #-114	; 0xffffff8e
    25ac:	00008101 	andeq	r8, r0, r1, lsl #2
    25b0:	787a1200 	ldmdavc	sl!, {r9, ip}^
    25b4:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    25b8:	0000002c 	andeq	r0, r0, ip, lsr #32
    25bc:	00797a12 	rsbseq	r7, r9, r2, lsl sl
    25c0:	2c01b401 	cfstrscs	mvf11, [r1], {1}
    25c4:	13000000 	movwne	r0, #0
    25c8:	0000097a 	andeq	r0, r0, sl, ror r9
    25cc:	4f01b601 	svcmi	0x0001b601
    25d0:	00000000 	andeq	r0, r0, r0
    25d4:	0009a411 	andeq	sl, r9, r1, lsl r4
    25d8:	02120100 	andseq	r0, r2, #0, 2
    25dc:	00042a01 	andeq	r2, r4, r1, lsl #20
    25e0:	00781200 	rsbseq	r1, r8, r0, lsl #4
    25e4:	2c021201 	sfmcs	f1, 4, [r2], {1}
    25e8:	12000000 	andne	r0, r0, #0
    25ec:	12010079 	andne	r0, r1, #121	; 0x79
    25f0:	00002c02 	andeq	r2, r0, r2, lsl #24
    25f4:	09fa1000 	ldmibeq	sl!, {ip}^
    25f8:	12010000 	andne	r0, r1, #0
    25fc:	00002c02 	andeq	r2, r0, r2, lsl #24
    2600:	09f81000 	ldmibeq	r8!, {ip}^
    2604:	12010000 	andne	r0, r1, #0
    2608:	00002c02 	andeq	r2, r0, r2, lsl #24
    260c:	787a1200 	ldmdavc	sl!, {r9, ip}^
    2610:	02120100 	andseq	r0, r2, #0, 2
    2614:	0000002c 	andeq	r0, r0, ip, lsr #32
    2618:	00797a12 	rsbseq	r7, r9, r2, lsl sl
    261c:	2c021201 	sfmcs	f1, 4, [r2], {1}
    2620:	12000000 	andne	r0, r0, #0
    2624:	00746d66 	rsbseq	r6, r4, r6, ror #26
    2628:	81021201 	tsthi	r2, r1, lsl #4
    262c:	17000000 	strne	r0, [r0, -r0]
    2630:	00706114 	rsbseq	r6, r0, r4, lsl r1
    2634:	bb021401 	bllt	87640 <IRQ_STACK_SIZE+0x7f640>
    2638:	13000000 	movwne	r0, #0
    263c:	0000095c 	andeq	r0, r0, ip, asr r9
    2640:	2a021501 	bcs	87a4c <IRQ_STACK_SIZE+0x7fa4c>
    2644:	00000004 	andeq	r0, r0, r4
    2648:	00008715 	andeq	r8, r0, r5, lsl r7
    264c:	00043a00 	andeq	r3, r4, r0, lsl #20
    2650:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    2654:	00ff0000 	rscseq	r0, pc, r0
    2658:	0003b618 	andeq	fp, r3, r8, lsl r6
    265c:	0021b000 	eoreq	fp, r1, r0
    2660:	0007c440 	andeq	ip, r7, r0, asr #8
    2664:	2c9c0100 	ldfcss	f0, [ip], {0}
    2668:	19000007 	stmdbne	r0, {r0, r1, r2}
    266c:	000003c3 	andeq	r0, r0, r3, asr #7
    2670:	0000225b 	andeq	r2, r0, fp, asr r2
    2674:	0003cd19 	andeq	ip, r3, r9, lsl sp
    2678:	00227c00 	eoreq	r7, r2, r0, lsl #24
    267c:	03d71900 	bicseq	r1, r7, #0, 18
    2680:	229d0000 	addscs	r0, sp, #0
    2684:	e3190000 	tst	r9, #0
    2688:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
    268c:	19000022 	stmdbne	r0, {r1, r5}
    2690:	000003ef 	andeq	r0, r0, pc, ror #7
    2694:	000022df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    2698:	0003fa1a 	andeq	pc, r3, sl, lsl sl	; <UNPREDICTABLE>
    269c:	04910200 	ldreq	r0, [r1], #512	; 0x200
    26a0:	0004051a 	andeq	r0, r4, sl, lsl r5
    26a4:	08910200 	ldmeq	r1, {r9}
    26a8:	04121b17 	ldreq	r1, [r2], #-2839	; 0xfffff4e9
    26ac:	91030000 	mrsls	r0, (UNDEF: 3)
    26b0:	1d1b7da4 	ldcne	13, cr7, [fp, #-656]	; 0xfffffd70
    26b4:	03000004 	movweq	r0, #4
    26b8:	1a7dd091 	bne	1f76904 <STACK_SIZE+0x1776904>
    26bc:	00000405 	andeq	r0, r0, r5, lsl #8
    26c0:	715c0306 	cmpvc	ip, r6, lsl #6
    26c4:	1c9f4001 	ldcne	0, cr4, [pc], {1}
    26c8:	000003fa 	strdeq	r0, [r0], -sl
    26cc:	03ef1c03 	mvneq	r1, #768	; 0x300
    26d0:	1c030000 	stcne	0, cr0, [r3], {-0}
    26d4:	000003e3 	andeq	r0, r0, r3, ror #7
    26d8:	03d71d00 	bicseq	r1, r7, #0, 26
    26dc:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    26e0:	0003cd1c 	andeq	ip, r3, ip, lsl sp
    26e4:	c31c0000 	tstgt	ip, #0
    26e8:	00000003 	andeq	r0, r0, r3
    26ec:	00034e1e 	andeq	r4, r3, lr, lsl lr
    26f0:	0021cc00 	eoreq	ip, r1, r0, lsl #24
    26f4:	00075840 	andeq	r5, r7, r0, asr #16
    26f8:	02190100 	andseq	r0, r9, #0, 2
    26fc:	0000070c 	andeq	r0, r0, ip, lsl #14
    2700:	00035b19 	andeq	r5, r3, r9, lsl fp
    2704:	00230b00 	eoreq	r0, r3, r0, lsl #22
    2708:	03651c00 	cmneq	r5, #0, 24
    270c:	1d000000 	stcne	0, cr0, [r0, #-0]
    2710:	0000036f 	andeq	r0, r0, pc, ror #6
    2714:	7b1cffff 	blvc	742718 <IRQ_STACK_SIZE+0x73a718>
    2718:	00000003 	andeq	r0, r0, r3
    271c:	0003931c 	andeq	r9, r3, ip, lsl r3
    2720:	9e1c0300 	cdpls	3, 1, cr0, cr12, cr0, {0}
    2724:	03000003 	movweq	r0, #3
    2728:	00038719 	andeq	r8, r3, r9, lsl r7
    272c:	00235c00 	eoreq	r5, r3, r0, lsl #24
    2730:	07581f00 	ldrbeq	r1, [r8, -r0, lsl #30]
    2734:	a9200000 	stmdbge	r0!, {}	; <UNPREDICTABLE>
    2738:	da000003 	ble	274c <ABORT_STACK_SIZE+0x234c>
    273c:	1e000023 	cdpne	0, 0, cr0, cr0, cr3, {1}
    2740:	00000182 	andeq	r0, r0, r2, lsl #3
    2744:	400021cc 	andmi	r2, r0, ip, asr #3
    2748:	00000790 	muleq	r0, r0, r7
    274c:	3f01bf01 	svccc	0x0001bf01
    2750:	19000006 	stmdbne	r0, {r1, r2}
    2754:	00000199 	muleq	r0, r9, r1
    2758:	00002424 	andeq	r2, r0, r4, lsr #8
    275c:	0001a319 	andeq	sl, r1, r9, lsl r3
    2760:	00244400 	eoreq	r4, r4, r0, lsl #8
    2764:	01af1900 			; <UNDEFINED> instruction: 0x01af1900
    2768:	24240000 	strtcs	r0, [r4], #-0
    276c:	c7190000 	ldrgt	r0, [r9, -r0]
    2770:	68000001 	stmdavs	r0, {r0}
    2774:	19000024 	stmdbne	r0, {r2, r5}
    2778:	000001d2 	ldrdeq	r0, [r0], -r2
    277c:	00002468 	andeq	r2, r0, r8, ror #8
    2780:	0001bb19 	andeq	fp, r1, r9, lsl fp
    2784:	00248800 	eoreq	r8, r4, r0, lsl #16
    2788:	018f1900 	orreq	r1, pc, r0, lsl #18
    278c:	24b80000 	ldrtcs	r0, [r8], #0
    2790:	901f0000 	andsls	r0, pc, r0
    2794:	20000007 	andcs	r0, r0, r7
    2798:	000001dd 	ldrdeq	r0, [r0], -sp
    279c:	000024da 	ldrdeq	r2, [r0], -sl
    27a0:	0001e920 	andeq	lr, r1, r0, lsr #18
    27a4:	00251200 	eoreq	r1, r5, r0, lsl #4
    27a8:	01f52000 	mvnseq	r2, r0
    27ac:	254a0000 	strbcs	r0, [sl, #-0]
    27b0:	01200000 	teqeq	r0, r0
    27b4:	72000002 	andvc	r0, r0, #2
    27b8:	20000025 	andcs	r0, r0, r5, lsr #32
    27bc:	0000020d 	andeq	r0, r0, sp, lsl #4
    27c0:	000025e0 	andeq	r2, r0, r0, ror #11
    27c4:	00021920 	andeq	r1, r2, r0, lsr #18
    27c8:	00260000 	eoreq	r0, r6, r0
    27cc:	02242000 	eoreq	r2, r4, #0
    27d0:	263e0000 	ldrtcs	r0, [lr], -r0
    27d4:	2f200000 	svccs	0x00200000
    27d8:	52000002 	andpl	r0, r0, #2
    27dc:	20000026 	andcs	r0, r0, r6, lsr #32
    27e0:	0000023a 	andeq	r0, r0, sl, lsr r2
    27e4:	0000273e 	andeq	r2, r0, lr, lsr r7
    27e8:	0002451b 	andeq	r4, r2, fp, lsl r5
    27ec:	b0910300 	addslt	r0, r1, r0, lsl #6
    27f0:	02511b7d 	subseq	r1, r1, #128000	; 0x1f400
    27f4:	91030000 	mrsls	r0, (UNDEF: 3)
    27f8:	5d217da8 	stcpl	13, cr7, [r1, #-672]!	; 0xfffffd60
    27fc:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    2800:	0000013a 	andeq	r0, r0, sl, lsr r1
    2804:	400023f8 	strdmi	r2, [r0], -r8
    2808:	000007c8 	andeq	r0, r0, r8, asr #15
    280c:	11018901 	tstne	r1, r1, lsl #18
    2810:	19000006 	stmdbne	r0, {r1, r2}
    2814:	00000158 	andeq	r0, r0, r8, asr r1
    2818:	0000279a 	muleq	r0, sl, r7
    281c:	00014f19 	andeq	r4, r1, r9, lsl pc
    2820:	0027c900 	eoreq	ip, r7, r0, lsl #18
    2824:	01461900 	cmpeq	r6, r0, lsl #18
    2828:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    282c:	22000000 	andcs	r0, r0, #0
    2830:	0000013a 	andeq	r0, r0, sl, lsr r1
    2834:	40002568 	andmi	r2, r0, r8, ror #10
    2838:	00000108 	andeq	r0, r0, r8, lsl #2
    283c:	19019201 	stmdbne	r1, {r0, r9, ip, pc}
    2840:	00000158 	andeq	r0, r0, r8, asr r1
    2844:	0000288d 	andeq	r2, r0, sp, lsl #17
    2848:	00014f19 	andeq	r4, r1, r9, lsl pc
    284c:	0028a000 	eoreq	sl, r8, r0
    2850:	01461900 	cmpeq	r6, r0, lsl #18
    2854:	28da0000 	ldmcs	sl, {}^	; <UNPREDICTABLE>
    2858:	00000000 	andeq	r0, r0, r0
    285c:	028a2300 	addeq	r2, sl, #0, 6
    2860:	21f80000 	mvnscs	r0, r0
    2864:	07f04000 	ldrbeq	r4, [r0, r0]!
    2868:	c4010000 	strgt	r0, [r1], #-0
    286c:	02a11901 	adceq	r1, r1, #16384	; 0x4000
    2870:	29440000 	stmdbcs	r4, {}^	; <UNPREDICTABLE>
    2874:	ab190000 	blge	64287c <IRQ_STACK_SIZE+0x63a87c>
    2878:	58000002 	stmdapl	r0, {r1}
    287c:	19000029 	stmdbne	r0, {r0, r3, r5}
    2880:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    2884:	00002944 	andeq	r2, r0, r4, asr #18
    2888:	0002cf19 	andeq	ip, r2, r9, lsl pc
    288c:	00296e00 	eoreq	r6, r9, r0, lsl #28
    2890:	02da1900 	sbcseq	r1, sl, #0, 18
    2894:	296e0000 	stmdbcs	lr!, {}^	; <UNPREDICTABLE>
    2898:	c3190000 	tstgt	r9, #0
    289c:	82000002 	andhi	r0, r0, #2
    28a0:	19000029 	stmdbne	r0, {r0, r3, r5}
    28a4:	00000297 	muleq	r0, r7, r2
    28a8:	00002995 	muleq	r0, r5, r9
    28ac:	0007f01f 	andeq	pc, r7, pc, lsl r0	; <UNPREDICTABLE>
    28b0:	02e52100 	rsceq	r2, r5, #0, 2
    28b4:	f1200000 			; <UNDEFINED> instruction: 0xf1200000
    28b8:	bb000002 	bllt	28c8 <ABORT_STACK_SIZE+0x24c8>
    28bc:	20000029 	andcs	r0, r0, r9, lsr #32
    28c0:	000002fd 	strdeq	r0, [r0], -sp
    28c4:	000029cf 	andeq	r2, r0, pc, asr #19
    28c8:	00030820 	andeq	r0, r3, r0, lsr #16
    28cc:	002a0100 	eoreq	r0, sl, r0, lsl #2
    28d0:	03132000 	tsteq	r3, #0
    28d4:	2a4b0000 	bcs	12c28dc <STACK_SIZE+0xac28dc>
    28d8:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    28dc:	83000003 	movwhi	r0, #3
    28e0:	1b00002a 	blne	2990 <ABORT_STACK_SIZE+0x2590>
    28e4:	00000329 	andeq	r0, r0, r9, lsr #6
    28e8:	7db09103 	ldfvcd	f1, [r0, #12]!
    28ec:	0003351b 	andeq	r3, r3, fp, lsl r5
    28f0:	a8910300 	ldmge	r1, {r8, r9}
    28f4:	0341217d 	movteq	r2, #4477	; 0x117d
    28f8:	3a230000 	bcc	8c2900 <STACK_SIZE+0xc2900>
    28fc:	60000001 	andvs	r0, r0, r1
    2900:	10400027 	subne	r0, r0, r7, lsr #32
    2904:	01000008 	tsteq	r0, r8
    2908:	581901ad 	ldmdapl	r9, {r0, r2, r3, r5, r7, r8}
    290c:	03000001 	movweq	r0, #1
    2910:	1900002b 	stmdbne	r0, {r0, r1, r3, r5}
    2914:	0000014f 	andeq	r0, r0, pc, asr #2
    2918:	00002b16 	andeq	r2, r0, r6, lsl fp
    291c:	00014619 	andeq	r4, r1, r9, lsl r6
    2920:	002b5d00 	eoreq	r5, fp, r0, lsl #26
    2924:	00000000 	andeq	r0, r0, r0
    2928:	f0240000 			; <UNDEFINED> instruction: 0xf0240000
    292c:	0d400021 	stcleq	0, cr0, [r0, #-132]	; 0xffffff7c
    2930:	25000016 	strcs	r0, [r0, #-22]	; 0xffffffea
    2934:	91025201 	tstls	r2, r1, lsl #4
    2938:	5101250c 	tstpl	r1, ip, lsl #10
    293c:	715c0305 	cmpvc	ip, r5, lsl #6
    2940:	01254001 	teqeq	r5, r1
    2944:	00740250 	rsbseq	r0, r4, r0, asr r2
    2948:	6c260000 	stcvs	0, cr0, [r6], #-0
    294c:	0100000a 	tsteq	r0, sl
    2950:	0029743a 	eoreq	r7, r9, sl, lsr r4
    2954:	00000440 	andeq	r0, r0, r0, asr #8
    2958:	5a9c0100 	bpl	fe702d60 <IRQ_STACK_BASE+0xba702d60>
    295c:	27000007 	strcs	r0, [r0, -r7]
    2960:	000008fd 	strdeq	r0, [r0], -sp
    2964:	00743a01 	rsbseq	r3, r4, r1, lsl #20
    2968:	50010000 	andpl	r0, r1, r0
    296c:	000a6628 	andeq	r6, sl, r8, lsr #12
    2970:	743c0100 	ldrtvc	r0, [ip], #-256	; 0xffffff00
    2974:	00000000 	andeq	r0, r0, r0
    2978:	00093c29 	andeq	r3, r9, r9, lsr #24
    297c:	01430100 	mrseq	r0, (UNDEF: 83)
    2980:	00075a2a 	andeq	r5, r7, sl, lsr #20
    2984:	00297800 	eoreq	r7, r9, r0, lsl #16
    2988:	00006840 	andeq	r6, r0, r0, asr #16
    298c:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    2990:	0000097f 	andeq	r0, r0, pc, ror r9
    2994:	29e04f01 	stmibcs	r0!, {r0, r8, r9, sl, fp, lr}^
    2998:	01c84000 	biceq	r4, r8, r0
    299c:	9c010000 	stcls	0, cr0, [r1], {-0}
    29a0:	00000796 	muleq	r0, r6, r7
    29a4:	00075a2b 	andeq	r5, r7, fp, lsr #20
    29a8:	0029e000 	eoreq	lr, r9, r0
    29ac:	00084040 	andeq	r4, r8, r0, asr #32
    29b0:	00510100 	subseq	r0, r1, r0, lsl #2
    29b4:	00082626 	andeq	r2, r8, r6, lsr #12
    29b8:	a87c0100 	ldmdage	ip!, {r8}^
    29bc:	7c40002b 	mcrrvc	0, 2, r0, r0, cr11
    29c0:	01000001 	tsteq	r0, r1
    29c4:	0007f39c 	muleq	r7, ip, r3
    29c8:	64692c00 	strbtvs	r2, [r9], #-3072	; 0xfffff400
    29cc:	2c7c0100 	ldfcse	f0, [ip], #-0
    29d0:	c7000000 	strgt	r0, [r0, -r0]
    29d4:	2d00002b 	stccs	0, cr0, [r0, #-172]	; 0xffffff54
    29d8:	01006e65 	tsteq	r0, r5, ror #28
    29dc:	00002c7c 	andeq	r2, r0, ip, ror ip
    29e0:	2e510100 	rdfcss	f0, f1, f0
    29e4:	00000a08 	andeq	r0, r0, r8, lsl #20
    29e8:	002c7e01 	eoreq	r7, ip, r1, lsl #28
    29ec:	2c130000 	ldccs	0, cr0, [r3], {-0}
    29f0:	4b2e0000 	blmi	b829f8 <STACK_SIZE+0x3829f8>
    29f4:	01000009 	tsteq	r0, r9
    29f8:	00002c7f 	andeq	r2, r0, pc, ror ip
    29fc:	002c3100 	eoreq	r3, ip, r0, lsl #2
    2a00:	09242e00 	stmdbeq	r4!, {r9, sl, fp, sp}
    2a04:	80010000 	andhi	r0, r1, r0
    2a08:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a0c:	00002c45 	andeq	r2, r0, r5, asr #24
    2a10:	013a1800 	teqeq	sl, r0, lsl #16
    2a14:	2d240000 	stccs	0, cr0, [r4, #-0]
    2a18:	00304000 	eorseq	r4, r0, r0
    2a1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a20:	0000081e 	andeq	r0, r0, lr, lsl r8
    2a24:	0001461a 	andeq	r4, r1, sl, lsl r6
    2a28:	19500100 	ldmdbne	r0, {r8}^
    2a2c:	0000014f 	andeq	r0, r0, pc, asr #2
    2a30:	00002c63 	andeq	r2, r0, r3, ror #24
    2a34:	0001581a 	andeq	r5, r1, sl, lsl r8
    2a38:	00520100 	subseq	r0, r2, r0, lsl #2
    2a3c:	0008732f 	andeq	r7, r8, pc, lsr #6
    2a40:	4fa70100 	svcmi	0x00a70100
    2a44:	54000000 	strpl	r0, [r0], #-0
    2a48:	2840002d 	stmdacs	r0, {r0, r2, r3, r5}^
    2a4c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a50:	0008529c 	muleq	r8, ip, r2
    2a54:	00782c00 	rsbseq	r2, r8, r0, lsl #24
    2a58:	002ca701 	eoreq	sl, ip, r1, lsl #14
    2a5c:	2c840000 	stccs	0, cr0, [r4], {0}
    2a60:	792c0000 	stmdbvc	ip!, {}	; <UNPREDICTABLE>
    2a64:	2ca70100 	stfcss	f0, [r7]
    2a68:	a5000000 	strge	r0, [r0, #-0]
    2a6c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a70:	000aaf2f 	andeq	sl, sl, pc, lsr #30
    2a74:	72ac0100 	adcvc	r0, ip, #0, 2
    2a78:	7c000000 	stcvc	0, cr0, [r0], {-0}
    2a7c:	2440002d 	strbcs	r0, [r0], #-45	; 0xffffffd3
    2a80:	01000000 	mrseq	r0, (UNDEF: 0)
    2a84:	0008849c 	muleq	r8, ip, r4
    2a88:	00782c00 	rsbseq	r2, r8, r0, lsl #24
    2a8c:	002cac01 	eoreq	sl, ip, r1, lsl #24
    2a90:	2cc60000 	stclcs	0, cr0, [r6], {0}
    2a94:	792d0000 	pushvc	{}	; <UNPREDICTABLE>
    2a98:	2cac0100 	stfcss	f0, [ip]
    2a9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2aa0:	fd260051 	stc2	0, cr0, [r6, #-324]!	; 0xfffffebc
    2aa4:	01000007 	tsteq	r0, r7
    2aa8:	002da0b1 	strhteq	sl, [sp], -r1
    2aac:	00008840 	andeq	r8, r0, r0, asr #16
    2ab0:	db9c0100 	blle	fe702eb8 <IRQ_STACK_BASE+0xba702eb8>
    2ab4:	30000008 	andcc	r0, r0, r8
    2ab8:	b3010078 	movwlt	r0, #4216	; 0x1078
    2abc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2ac0:	00002ce7 	andeq	r2, r0, r7, ror #25
    2ac4:	01007930 	tsteq	r0, r0, lsr r9
    2ac8:	00002cb3 			; <UNDEFINED> instruction: 0x00002cb3
    2acc:	002d0600 	eoreq	r0, sp, r0, lsl #12
    2ad0:	013a3100 	teqeq	sl, r0, lsl #2
    2ad4:	2de00000 	stclcs	0, cr0, [r0]
    2ad8:	08684000 	stmdaeq	r8!, {lr}^
    2adc:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2ae0:	00015819 	andeq	r5, r1, r9, lsl r8
    2ae4:	002d2500 	eoreq	r2, sp, r0, lsl #10
    2ae8:	014f3200 	mrseq	r3, (UNDEF: 111)
    2aec:	46190000 	ldrmi	r0, [r9], -r0
    2af0:	39000001 	stmdbcc	r0, {r0}
    2af4:	0000002d 	andeq	r0, r0, sp, lsr #32
    2af8:	08332600 	ldmdaeq	r3!, {r9, sl, sp}
    2afc:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    2b00:	40002e28 	andmi	r2, r0, r8, lsr #28
    2b04:	00000088 	andeq	r0, r0, r8, lsl #1
    2b08:	093d9c01 	ldmdbeq	sp!, {r0, sl, fp, ip, pc}
    2b0c:	fa330000 	blx	cc2b14 <STACK_SIZE+0x4c2b14>
    2b10:	01000009 	tsteq	r0, r9
    2b14:	00002cbe 			; <UNDEFINED> instruction: 0x00002cbe
    2b18:	002d5900 	eoreq	r5, sp, r0, lsl #18
    2b1c:	00783000 	rsbseq	r3, r8, r0
    2b20:	002cc001 	eoreq	ip, ip, r1
    2b24:	2d7a0000 	ldclcs	0, cr0, [sl, #-0]
    2b28:	79300000 	ldmdbvc	r0!, {}	; <UNPREDICTABLE>
    2b2c:	2cc00100 	stfcse	f0, [r0], {0}
    2b30:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    2b34:	3100002d 	tstcc	r0, sp, lsr #32
    2b38:	0000013a 	andeq	r0, r0, sl, lsr r1
    2b3c:	40002e68 	andmi	r2, r0, r8, ror #28
    2b40:	00000880 	andeq	r0, r0, r0, lsl #17
    2b44:	5832c601 	ldmdapl	r2!, {r0, r9, sl, lr, pc}
    2b48:	32000001 	andcc	r0, r0, #1
    2b4c:	0000014f 	andeq	r0, r0, pc, asr #2
    2b50:	00014619 	andeq	r4, r1, r9, lsl r6
    2b54:	002db800 	eoreq	fp, sp, r0, lsl #16
    2b58:	26000000 	strcs	r0, [r0], -r0
    2b5c:	000009af 	andeq	r0, r0, pc, lsr #19
    2b60:	2eb0cb01 	vmovcs.f64	d12, #1
    2b64:	00144000 	andseq	r4, r4, r0
    2b68:	9c010000 	stcls	0, cr0, [r1], {-0}
    2b6c:	00000975 	andeq	r0, r0, r5, ror r9
    2b70:	0100782d 	tsteq	r0, sp, lsr #16
    2b74:	000975cb 	andeq	r7, r9, fp, asr #11
    2b78:	2d500100 	ldfcse	f0, [r0, #-0]
    2b7c:	cb010079 	blgt	42d68 <IRQ_STACK_SIZE+0x3ad68>
    2b80:	00000975 	andeq	r0, r0, r5, ror r9
    2b84:	662d5101 	strtvs	r5, [sp], -r1, lsl #2
    2b88:	cb010070 	blgt	42d50 <IRQ_STACK_SIZE+0x3ad50>
    2b8c:	0000097b 	andeq	r0, r0, fp, ror r9
    2b90:	05005201 	streq	r5, [r0, #-513]	; 0xfffffdff
    2b94:	00002c04 	andeq	r2, r0, r4, lsl #24
    2b98:	81040500 	tsthi	r4, r0, lsl #10
    2b9c:	06000009 	streq	r0, [r0], -r9
    2ba0:	00000048 	andeq	r0, r0, r8, asr #32
    2ba4:	0008d126 	andeq	sp, r8, r6, lsr #2
    2ba8:	c4d10100 	ldrbgt	r0, [r1], #256	; 0x100
    2bac:	a440002e 	strbge	r0, [r0], #-46	; 0xffffffd2
    2bb0:	01000000 	mrseq	r0, (UNDEF: 0)
    2bb4:	000a239c 	muleq	sl, ip, r3
    2bb8:	00782d00 	rsbseq	r2, r8, r0, lsl #26
    2bbc:	002cd101 	eoreq	sp, ip, r1, lsl #2
    2bc0:	50010000 	andpl	r0, r1, r0
    2bc4:	0100792c 	tsteq	r0, ip, lsr #18
    2bc8:	00002cd1 	ldrdeq	r2, [r0], -r1
    2bcc:	002dd800 	eoreq	sp, sp, r0, lsl #16
    2bd0:	70662c00 	rsbvc	r2, r6, r0, lsl #24
    2bd4:	7bd10100 	blvc	ff442fdc <IRQ_STACK_BASE+0xbb442fdc>
    2bd8:	f7000009 			; <UNDEFINED> instruction: 0xf7000009
    2bdc:	2e00002d 	cdpcs	0, 0, cr0, cr0, cr13, {1}
    2be0:	00000929 	andeq	r0, r0, r9, lsr #18
    2be4:	002cd301 	eoreq	sp, ip, r1, lsl #6
    2be8:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    2bec:	c02e0000 	eorgt	r0, lr, r0
    2bf0:	01000009 	tsteq	r0, r9
    2bf4:	00002cd3 	ldrdeq	r2, [r0], -r3
    2bf8:	002e2b00 	eoreq	r2, lr, r0, lsl #22
    2bfc:	78783000 	ldmdavc	r8!, {ip, sp}^
    2c00:	2cd40100 	ldfcse	f0, [r4], {0}
    2c04:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2c08:	3000002e 	andcc	r0, r0, lr, lsr #32
    2c0c:	01007979 	tsteq	r0, r9, ror r9
    2c10:	00002cd4 	ldrdeq	r2, [r0], -r4
    2c14:	002e5d00 	eoreq	r5, lr, r0, lsl #26
    2c18:	013a3100 	teqeq	sl, r0, lsl #2
    2c1c:	2f100000 	svccs	0x00100000
    2c20:	08984000 	ldmeq	r8, {lr}
    2c24:	da010000 	ble	42c2c <IRQ_STACK_SIZE+0x3ac2c>
    2c28:	00015819 	andeq	r5, r1, r9, lsl r8
    2c2c:	002e7c00 	eoreq	r7, lr, r0, lsl #24
    2c30:	014f3200 	mrseq	r3, (UNDEF: 111)
    2c34:	46190000 	ldrmi	r0, [r9], -r0
    2c38:	a7000001 	strge	r0, [r0, -r1]
    2c3c:	0000002e 	andeq	r0, r0, lr, lsr #32
    2c40:	08812600 	stmeq	r1, {r9, sl, sp}
    2c44:	df010000 	svcle	0x00010000
    2c48:	40002f68 	andmi	r2, r0, r8, ror #30
    2c4c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2c50:	0ac39c01 	beq	ff0e9c5c <IRQ_STACK_BASE+0xbb0e9c5c>
    2c54:	782d0000 	stmdavc	sp!, {}	; <UNPREDICTABLE>
    2c58:	2cdf0100 	ldfcse	f0, [pc], {0}
    2c5c:	01000000 	mrseq	r0, (UNDEF: 0)
    2c60:	00792c50 	rsbseq	r2, r9, r0, asr ip
    2c64:	002cdf01 	eoreq	sp, ip, r1, lsl #30
    2c68:	2ecc0000 	cdpcs	0, 12, cr0, cr12, cr0, {0}
    2c6c:	662c0000 	strtvs	r0, [ip], -r0
    2c70:	df010070 	svcle	0x00010070
    2c74:	0000097b 	andeq	r0, r0, fp, ror r9
    2c78:	00002eed 	andeq	r2, r0, sp, ror #29
    2c7c:	00092933 	andeq	r2, r9, r3, lsr r9
    2c80:	2cdf0100 	ldfcse	f0, [pc], {0}
    2c84:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2c88:	2700002f 	strcs	r0, [r0, -pc, lsr #32]
    2c8c:	000009c0 	andeq	r0, r0, r0, asr #19
    2c90:	002cdf01 	eoreq	sp, ip, r1, lsl #30
    2c94:	91020000 	mrsls	r0, (UNDEF: 2)
    2c98:	78783000 	ldmdavc	r8!, {ip, sp}^
    2c9c:	2ce10100 	stfcse	f0, [r1]
    2ca0:	2f000000 	svccs	0x00000000
    2ca4:	3000002f 	andcc	r0, r0, pc, lsr #32
    2ca8:	01007979 	tsteq	r0, r9, ror r9
    2cac:	00002ce1 	andeq	r2, r0, r1, ror #25
    2cb0:	002f4300 	eoreq	r4, pc, r0, lsl #6
    2cb4:	013a3100 	teqeq	sl, r0, lsl #2
    2cb8:	2fa80000 	svccs	0x00a80000
    2cbc:	08b04000 	ldmeq	r0!, {lr}
    2cc0:	e7010000 	str	r0, [r1, -r0]
    2cc4:	00015819 	andeq	r5, r1, r9, lsl r8
    2cc8:	002f8c00 	eoreq	r8, pc, r0, lsl #24
    2ccc:	014f1900 	cmpeq	pc, r0, lsl #18
    2cd0:	2fab0000 	svccs	0x00ab0000
    2cd4:	46190000 	ldrmi	r0, [r9], -r0
    2cd8:	be000001 	cdplt	0, 0, cr0, cr0, cr1, {0}
    2cdc:	0000002f 	andeq	r0, r0, pc, lsr #32
    2ce0:	084d2600 	stmdaeq	sp, {r9, sl, sp}^
    2ce4:	ec010000 	stc	0, cr0, [r1], {-0}
    2ce8:	40002ff4 	strdmi	r2, [r0], -r4
    2cec:	00000028 	andeq	r0, r0, r8, lsr #32
    2cf0:	0af39c01 	beq	ffce9cfc <IRQ_STACK_BASE+0xbbce9cfc>
    2cf4:	63270000 	teqvs	r7, #0
    2cf8:	01000009 	tsteq	r0, r9
    2cfc:	00002cec 	andeq	r2, r0, ip, ror #25
    2d00:	27500100 	ldrbcs	r0, [r0, -r0, lsl #2]
    2d04:	000009e2 	andeq	r0, r0, r2, ror #19
    2d08:	002cec01 	eoreq	lr, ip, r1, lsl #24
    2d0c:	51010000 	mrspl	r0, (UNDEF: 1)
    2d10:	0a752600 	beq	1d4c518 <STACK_SIZE+0x154c518>
    2d14:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    2d18:	4000301c 	andmi	r3, r0, ip, lsl r0
    2d1c:	00000034 	andeq	r0, r0, r4, lsr r0
    2d20:	0b239c01 	bleq	8e9d2c <STACK_SIZE+0xe9d2c>
    2d24:	63270000 	teqvs	r7, #0
    2d28:	01000009 	tsteq	r0, r9
    2d2c:	00002cf4 	strdeq	r2, [r0], -r4
    2d30:	27500100 	ldrbcs	r0, [r0, -r0, lsl #2]
    2d34:	000009e2 	andeq	r0, r0, r2, ror #19
    2d38:	002cf401 	eoreq	pc, ip, r1, lsl #8
    2d3c:	51010000 	mrspl	r0, (UNDEF: 1)
    2d40:	01641800 	cmneq	r4, r0, lsl #16
    2d44:	30500000 	subscc	r0, r0, r0
    2d48:	001c4000 	andseq	r4, ip, r0
    2d4c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d50:	00000b40 	andeq	r0, r0, r0, asr #22
    2d54:	00017519 	andeq	r7, r1, r9, lsl r5
    2d58:	002fde00 	eoreq	sp, pc, r0, lsl #28
    2d5c:	ba340000 	blt	d02d64 <STACK_SIZE+0x502d64>
    2d60:	01000008 	tsteq	r0, r8
    2d64:	306c0107 	rsbcc	r0, ip, r7, lsl #2
    2d68:	00244000 	eoreq	r4, r4, r0
    2d6c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d70:	00000b65 	andeq	r0, r0, r5, ror #22
    2d74:	00084735 	andeq	r4, r8, r5, lsr r7
    2d78:	01070100 	mrseq	r0, (UNDEF: 23)
    2d7c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d80:	34005001 	strcc	r5, [r0], #-1
    2d84:	00000a40 	andeq	r0, r0, r0, asr #20
    2d88:	90011a01 	andls	r1, r1, r1, lsl #20
    2d8c:	44400030 	strbmi	r0, [r0], #-48	; 0xffffffd0
    2d90:	01000001 	tsteq	r0, r1
    2d94:	000c709c 	muleq	ip, ip, r0
    2d98:	00783600 	rsbseq	r3, r8, r0, lsl #12
    2d9c:	2c011a01 	stccs	10, cr1, [r1], {1}
    2da0:	05000000 	streq	r0, [r0, #-0]
    2da4:	36000030 			; <UNDEFINED> instruction: 0x36000030
    2da8:	1a010079 	bne	42f94 <IRQ_STACK_SIZE+0x3af94>
    2dac:	00002c01 	andeq	r2, r0, r1, lsl #24
    2db0:	00302300 	eorseq	r2, r0, r0, lsl #6
    2db4:	70663600 	rsbvc	r3, r6, r0, lsl #12
    2db8:	011a0100 	tsteq	sl, r0, lsl #2
    2dbc:	00000072 	andeq	r0, r0, r2, ror r0
    2dc0:	00003042 	andeq	r3, r0, r2, asr #32
    2dc4:	00787837 	rsbseq	r7, r8, r7, lsr r8
    2dc8:	2c011d01 	stccs	13, cr1, [r1], {1}
    2dcc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    2dd0:	37000030 	smladxcc	r0, r0, r0, r0
    2dd4:	01007979 	tsteq	r0, r9, ror r9
    2dd8:	002c011d 	eoreq	r0, ip, sp, lsl r1
    2ddc:	30a50000 	adccc	r0, r5, r0
    2de0:	70370000 	eorsvc	r0, r7, r0
    2de4:	011d0100 	tsteq	sp, r0, lsl #2
    2de8:	0000002c 	andeq	r0, r0, ip, lsr #32
    2dec:	000030d2 	ldrdeq	r3, [r0], -r2
    2df0:	01007437 	tsteq	r0, r7, lsr r4
    2df4:	007b011e 	rsbseq	r0, fp, lr, lsl r1
    2df8:	31360000 	teqcc	r6, r0
    2dfc:	72370000 	eorsvc	r0, r7, #0
    2e00:	01007761 	tsteq	r0, r1, ror #14
    2e04:	007b0120 	rsbseq	r0, fp, r0, lsr #2
    2e08:	31750000 	cmncc	r5, r0
    2e0c:	77380000 	ldrvc	r0, [r8, -r0]!
    2e10:	01210100 	teqeq	r1, r0, lsl #2
    2e14:	0000004f 	andeq	r0, r0, pc, asr #32
    2e18:	68375701 	ldmdavs	r7!, {r0, r8, r9, sl, ip, lr}
    2e1c:	01220100 	teqeq	r2, r0, lsl #2
    2e20:	0000004f 	andeq	r0, r0, pc, asr #32
    2e24:	000031b6 			; <UNDEFINED> instruction: 0x000031b6
    2e28:	64617037 	strbtvs	r7, [r1], #-55	; 0xffffffc9
    2e2c:	01230100 	teqeq	r3, r0, lsl #2
    2e30:	0000004f 	andeq	r0, r0, pc, asr #32
    2e34:	000031d6 	ldrdeq	r3, [r0], -r6
    2e38:	00013a1e 	andeq	r3, r1, lr, lsl sl
    2e3c:	00315c00 	eorseq	r5, r1, r0, lsl #24
    2e40:	0008d040 	andeq	sp, r8, r0, asr #32
    2e44:	01370100 	teqeq	r7, r0, lsl #2
    2e48:	00000c42 	andeq	r0, r0, r2, asr #24
    2e4c:	00015819 	andeq	r5, r1, r9, lsl r8
    2e50:	0031f500 	eorseq	pc, r1, r0, lsl #10
    2e54:	014f3200 	mrseq	r3, (UNDEF: 111)
    2e58:	46320000 	ldrtmi	r0, [r2], -r0
    2e5c:	00000001 	andeq	r0, r0, r1
    2e60:	00313024 	eorseq	r3, r1, r4, lsr #32
    2e64:	00162c40 	andseq	r2, r6, r0, asr #24
    2e68:	53012500 	movwpl	r2, #5376	; 0x1500
    2e6c:	25007702 	strcs	r7, [r0, #-1794]	; 0xfffff8fe
    2e70:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
    2e74:	51012500 	tstpl	r1, r0, lsl #10
    2e78:	5201f303 	andpl	pc, r1, #201326592	; 0xc000000
    2e7c:	05500125 	ldrbeq	r0, [r0, #-293]	; 0xfffffedb
    2e80:	01716c03 	cmneq	r1, r3, lsl #24
    2e84:	7d022540 	cfstr32vc	mvfx2, [r2, #-256]	; 0xffffff00
    2e88:	007a0200 	rsbseq	r0, sl, r0, lsl #4
    2e8c:	82180000 	andshi	r0, r8, #0
    2e90:	d4000001 	strle	r0, [r0], #-1
    2e94:	c8400031 	stmdagt	r0, {r0, r4, r5}^
    2e98:	01000003 	tsteq	r0, r3
    2e9c:	000d789c 	muleq	sp, ip, r8
    2ea0:	018f1900 	orreq	r1, pc, r0, lsl #18
    2ea4:	32080000 	andcc	r0, r8, #0
    2ea8:	99190000 	ldmdbls	r9, {}	; <UNPREDICTABLE>
    2eac:	28000001 	stmdacs	r0, {r0}
    2eb0:	19000032 	stmdbne	r0, {r1, r4, r5}
    2eb4:	000001a3 	andeq	r0, r0, r3, lsr #3
    2eb8:	0000325f 	andeq	r3, r0, pc, asr r2
    2ebc:	0001af19 	andeq	sl, r1, r9, lsl pc
    2ec0:	00327f00 	eorseq	r7, r2, r0, lsl #30
    2ec4:	01bb1900 			; <UNDEFINED> instruction: 0x01bb1900
    2ec8:	329f0000 	addscc	r0, pc, #0
    2ecc:	c71a0000 	ldrgt	r0, [sl, -r0]
    2ed0:	02000001 	andeq	r0, r0, #1
    2ed4:	d21a0491 	andsle	r0, sl, #-1862270976	; 0x91000000
    2ed8:	02000001 	andeq	r0, r0, #1
    2edc:	dd200891 	stcle	8, cr0, [r0, #-580]!	; 0xfffffdbc
    2ee0:	a6000001 	strge	r0, [r0], -r1
    2ee4:	20000033 	andcs	r0, r0, r3, lsr r0
    2ee8:	000001e9 	andeq	r0, r0, r9, ror #3
    2eec:	00003579 	andeq	r3, r0, r9, ror r5
    2ef0:	0001f520 	andeq	pc, r1, r0, lsr #10
    2ef4:	0037b500 	eorseq	fp, r7, r0, lsl #10
    2ef8:	02012000 	andeq	r2, r1, #0
    2efc:	390c0000 	stmdbcc	ip, {}	; <UNPREDICTABLE>
    2f00:	0d200000 	stceq	0, cr0, [r0, #-0]
    2f04:	6f000002 	svcvs	0x00000002
    2f08:	2000003c 	andcs	r0, r0, ip, lsr r0
    2f0c:	00000219 	andeq	r0, r0, r9, lsl r2
    2f10:	00003c8f 	andeq	r3, r0, pc, lsl #25
    2f14:	00022420 	andeq	r2, r2, r0, lsr #8
    2f18:	003ccd00 	eorseq	ip, ip, r0, lsl #26
    2f1c:	022f2000 	eoreq	r2, pc, #0
    2f20:	3ce10000 	stclcc	0, cr0, [r1]
    2f24:	3a200000 	bcc	802f2c <STACK_SIZE+0x2f2c>
    2f28:	47000002 	strmi	r0, [r0, -r2]
    2f2c:	1b00003d 	blne	3028 <ABORT_STACK_SIZE+0x2c28>
    2f30:	00000245 	andeq	r0, r0, r5, asr #4
    2f34:	1b409102 	blne	1027344 <STACK_SIZE+0x827344>
    2f38:	00000251 	andeq	r0, r0, r1, asr r2
    2f3c:	7fb89103 	svcvc	0x00b89103
    2f40:	00025d20 	andeq	r5, r2, r0, lsr #26
    2f44:	003dad00 	eorseq	sl, sp, r0, lsl #26
    2f48:	013a1e00 	teqeq	sl, r0, lsl #28
    2f4c:	33a00000 	movcc	r0, #0
    2f50:	09104000 	ldmdbeq	r0, {lr}
    2f54:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2f58:	000d5301 	andeq	r5, sp, r1, lsl #6
    2f5c:	01583200 	cmpeq	r8, r0, lsl #4
    2f60:	4f320000 	svcmi	0x00320000
    2f64:	19000001 	stmdbne	r0, {r0}
    2f68:	00000146 	andeq	r0, r0, r6, asr #2
    2f6c:	00003e35 	andeq	r3, r0, r5, lsr lr
    2f70:	013a2300 	teqeq	sl, r0, lsl #6
    2f74:	343c0000 	ldrtcc	r0, [ip], #-0
    2f78:	09304000 	ldmdbeq	r0!, {lr}
    2f7c:	92010000 	andls	r0, r1, #0
    2f80:	01583201 	cmpeq	r8, r1, lsl #4
    2f84:	4f320000 	svcmi	0x00320000
    2f88:	19000001 	stmdbne	r0, {r0}
    2f8c:	00000146 	andeq	r0, r0, r6, asr #2
    2f90:	00003e58 	andeq	r3, r0, r8, asr lr
    2f94:	8a180000 	bhi	602f9c <IRQ_STACK_SIZE+0x5faf9c>
    2f98:	9c000002 	stcls	0, cr0, [r0], {2}
    2f9c:	74400035 	strbvc	r0, [r0], #-53	; 0xffffffcb
    2fa0:	01000001 	tsteq	r0, r1
    2fa4:	000e399c 	muleq	lr, ip, r9
    2fa8:	02971900 	addseq	r1, r7, #0, 18
    2fac:	3e7b0000 	cdpcc	0, 7, cr0, cr11, cr0, {0}
    2fb0:	a1190000 	tstge	r9, r0
    2fb4:	9b000002 	blls	2fc4 <ABORT_STACK_SIZE+0x2bc4>
    2fb8:	1900003e 	stmdbne	r0, {r1, r2, r3, r4, r5}
    2fbc:	000002ab 	andeq	r0, r0, fp, lsr #5
    2fc0:	00003ed2 	ldrdeq	r3, [r0], -r2
    2fc4:	0002b719 	andeq	fp, r2, r9, lsl r7
    2fc8:	003ef200 	eorseq	pc, lr, r0, lsl #4
    2fcc:	02c31a00 	sbceq	r1, r3, #0, 20
    2fd0:	91020000 	mrsls	r0, (UNDEF: 2)
    2fd4:	02cf1a00 	sbceq	r1, pc, #0, 20
    2fd8:	91020000 	mrsls	r0, (UNDEF: 2)
    2fdc:	02da1a04 	sbcseq	r1, sl, #4, 20	; 0x4000
    2fe0:	91020000 	mrsls	r0, (UNDEF: 2)
    2fe4:	02e52008 	rsceq	r2, r5, #8
    2fe8:	3f120000 	svccc	0x00120000
    2fec:	f1390000 			; <UNDEFINED> instruction: 0xf1390000
    2ff0:	00000002 	andeq	r0, r0, r2
    2ff4:	0002fd20 	andeq	pc, r2, r0, lsr #26
    2ff8:	003f3a00 	eorseq	r3, pc, r0, lsl #20
    2ffc:	03082000 	movweq	r2, #32768	; 0x8000
    3000:	3f6c0000 	svccc	0x006c0000
    3004:	13200000 	teqne	r0, #0
    3008:	aa000003 	bge	301c <ABORT_STACK_SIZE+0x2c1c>
    300c:	2000003f 	andcs	r0, r0, pc, lsr r0
    3010:	0000031e 	andeq	r0, r0, lr, lsl r3
    3014:	00003fe1 	andeq	r3, r0, r1, ror #31
    3018:	0003291b 	andeq	r2, r3, fp, lsl r9
    301c:	40910200 	addsmi	r0, r1, r0, lsl #4
    3020:	0003351b 	andeq	r3, r3, fp, lsl r5
    3024:	b8910300 	ldmlt	r1, {r8, r9}
    3028:	0341207f 	movteq	r2, #4223	; 0x107f
    302c:	40180000 	andsmi	r0, r8, r0
    3030:	3a230000 	bcc	8c3038 <STACK_SIZE+0xc3038>
    3034:	94000001 	strls	r0, [r0], #-1
    3038:	50400036 	subpl	r0, r0, r6, lsr r0
    303c:	01000009 	tsteq	r0, r9
    3040:	583201ad 	ldmdapl	r2!, {r0, r2, r3, r5, r7, r8}
    3044:	32000001 	andcc	r0, r0, #1
    3048:	0000014f 	andeq	r0, r0, pc, asr #2
    304c:	00014619 	andeq	r4, r1, r9, lsl r6
    3050:	00407000 	subeq	r7, r0, r0
    3054:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3058:	0000034e 	andeq	r0, r0, lr, asr #6
    305c:	40003710 	andmi	r3, r0, r0, lsl r7
    3060:	0000021c 	andeq	r0, r0, ip, lsl r2
    3064:	0f7b9c01 	svceq	0x007b9c01
    3068:	5b190000 	blpl	643070 <IRQ_STACK_SIZE+0x63b070>
    306c:	93000003 	movwls	r0, #3
    3070:	19000040 	stmdbne	r0, {r6}
    3074:	00000365 	andeq	r0, r0, r5, ror #6
    3078:	000040cb 	andeq	r4, r0, fp, asr #1
    307c:	00036f19 	andeq	r6, r3, r9, lsl pc
    3080:	0040eb00 	subeq	lr, r0, r0, lsl #22
    3084:	037b1900 	cmneq	fp, #0, 18
    3088:	410b0000 	mrsmi	r0, (UNDEF: 11)
    308c:	87190000 	ldrhi	r0, [r9, -r0]
    3090:	2b000003 	blcs	30a4 <ABORT_STACK_SIZE+0x2ca4>
    3094:	1a000041 	bne	31a0 <ABORT_STACK_SIZE+0x2da0>
    3098:	00000393 	muleq	r0, r3, r3
    309c:	1a049102 	bne	1274ac <IRQ_STACK_SIZE+0x11f4ac>
    30a0:	0000039e 	muleq	r0, lr, r3
    30a4:	20089102 	andcs	r9, r8, r2, lsl #2
    30a8:	000003a9 	andeq	r0, r0, r9, lsr #7
    30ac:	000041a8 	andeq	r4, r0, r8, lsr #3
    30b0:	00028a1e 	andeq	r8, r2, lr, lsl sl
    30b4:	00375000 	eorseq	r5, r7, r0
    30b8:	00097040 	andeq	r7, r9, r0, asr #32
    30bc:	01c40100 	biceq	r0, r4, r0, lsl #2
    30c0:	00000f4a 	andeq	r0, r0, sl, asr #30
    30c4:	0002da32 	andeq	sp, r2, r2, lsr sl
    30c8:	02cf3200 	sbceq	r3, pc, #0, 4
    30cc:	c3190000 	tstgt	r9, #0
    30d0:	ec000002 	stc	0, cr0, [r0], {2}
    30d4:	32000041 	andcc	r0, r0, #65	; 0x41
    30d8:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    30dc:	0002ab32 	andeq	sl, r2, r2, lsr fp
    30e0:	02a11a00 	adceq	r1, r1, #0, 20
    30e4:	91030000 	mrsls	r0, (UNDEF: 3)
    30e8:	97197efc 			; <UNDEFINED> instruction: 0x97197efc
    30ec:	ff000002 			; <UNDEFINED> instruction: 0xff000002
    30f0:	1f000041 	svcne	0x00000041
    30f4:	00000970 	andeq	r0, r0, r0, ror r9
    30f8:	0002e521 	andeq	lr, r2, r1, lsr #10
    30fc:	02f13900 	rscseq	r3, r1, #0, 18
    3100:	20000000 	andcs	r0, r0, r0
    3104:	000002fd 	strdeq	r0, [r0], -sp
    3108:	00004214 	andeq	r4, r0, r4, lsl r2
    310c:	00030820 	andeq	r0, r3, r0, lsr #16
    3110:	00424600 	subeq	r4, r2, r0, lsl #12
    3114:	03132000 	tsteq	r3, #0
    3118:	42840000 	addmi	r0, r4, #0
    311c:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    3120:	bb000003 	bllt	3134 <ABORT_STACK_SIZE+0x2d34>
    3124:	1b000042 	blne	3234 <ABORT_STACK_SIZE+0x2e34>
    3128:	00000329 	andeq	r0, r0, r9, lsr #6
    312c:	7fb09103 	svcvc	0x00b09103
    3130:	0003351b 	andeq	r3, r3, fp, lsl r5
    3134:	a8910300 	ldmge	r1, {r8, r9}
    3138:	0341207f 	movteq	r2, #4223	; 0x107f
    313c:	42f20000 	rscsmi	r0, r2, #0
    3140:	3a230000 	bcc	8c3148 <STACK_SIZE+0xc3148>
    3144:	a4000001 	strge	r0, [r0], #-1
    3148:	90400038 	subls	r0, r0, r8, lsr r0
    314c:	01000009 	tsteq	r0, r9
    3150:	583201ad 	ldmdapl	r2!, {r0, r2, r3, r5, r7, r8}
    3154:	32000001 	andcc	r0, r0, #1
    3158:	0000014f 	andeq	r0, r0, pc, asr #2
    315c:	00014619 	andeq	r4, r1, r9, lsl r6
    3160:	00434a00 	subeq	r4, r3, r0, lsl #20
    3164:	00000000 	andeq	r0, r0, r0
    3168:	0037c824 	eorseq	ip, r7, r4, lsr #16
    316c:	00018240 	andeq	r8, r1, r0, asr #4
    3170:	53012500 	movwpl	r2, #5376	; 0x1500
    3174:	7f949104 	svcvc	0x00949104
    3178:	52012506 	andpl	r2, r1, #25165824	; 0x1800000
    317c:	7f989104 	svcvc	0x00989104
    3180:	51012506 	tstpl	r1, r6, lsl #10
    3184:	7efc9104 	nrmvce	f1, f4
    3188:	7d022506 	cfstr32vc	mvfx2, [r2, #-24]	; 0xffffffe8
    318c:	00790208 	rsbseq	r0, r9, r8, lsl #4
    3190:	047d0225 	ldrbteq	r0, [sp], #-549	; 0xfffffddb
    3194:	00007a02 	andeq	r7, r0, r2, lsl #20
    3198:	09d53400 	ldmibeq	r5, {sl, ip, sp}^
    319c:	ca010000 	bgt	431a4 <IRQ_STACK_SIZE+0x3b1a4>
    31a0:	00392c01 	eorseq	r2, r9, r1, lsl #24
    31a4:	00008040 	andeq	r8, r0, r0, asr #32
    31a8:	599c0100 	ldmibpl	ip, {r8}
    31ac:	36000010 			; <UNDEFINED> instruction: 0x36000010
    31b0:	01003178 	tsteq	r0, r8, ror r1
    31b4:	002c01ca 	eoreq	r0, ip, sl, asr #3
    31b8:	436d0000 	cmnmi	sp, #0
    31bc:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    31c0:	ca010031 	bgt	4328c <IRQ_STACK_SIZE+0x3b28c>
    31c4:	00002c01 	andeq	r2, r0, r1, lsl #24
    31c8:	00438e00 	subeq	r8, r3, r0, lsl #28
    31cc:	32783600 	rsbscc	r3, r8, #0, 12
    31d0:	01ca0100 	biceq	r0, sl, r0, lsl #2
    31d4:	0000002c 	andeq	r0, r0, ip, lsr #32
    31d8:	000043ba 			; <UNDEFINED> instruction: 0x000043ba
    31dc:	00327936 	eorseq	r7, r2, r6, lsr r9
    31e0:	2c01ca01 	stccs	10, cr12, [r1], {1}
    31e4:	db000000 	blle	31ec <ABORT_STACK_SIZE+0x2dec>
    31e8:	35000043 	strcc	r0, [r0, #-67]	; 0xffffffbd
    31ec:	000009fa 	strdeq	r0, [r0], -sl
    31f0:	2c01ca01 	stccs	10, cr12, [r1], {1}
    31f4:	02000000 	andeq	r0, r0, #0
    31f8:	69380091 	ldmdbvs	r8!, {r0, r4, r7}
    31fc:	01cc0100 	biceq	r0, ip, r0, lsl #2
    3200:	0000002c 	andeq	r0, r0, ip, lsr #32
    3204:	6a375101 	bvs	dd7610 <STACK_SIZE+0x5d7610>
    3208:	01cc0100 	biceq	r0, ip, r0, lsl #2
    320c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3210:	000043fc 	strdeq	r4, [r0], -ip
    3214:	31787838 	cmncc	r8, r8, lsr r8
    3218:	01cd0100 	biceq	r0, sp, r0, lsl #2
    321c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3220:	79375001 	ldmdbvc	r7!, {r0, ip, lr}
    3224:	01003179 	tsteq	r0, r9, ror r1
    3228:	002c01cd 	eoreq	r0, ip, sp, asr #3
    322c:	441a0000 	ldrmi	r0, [sl], #-0
    3230:	78380000 	ldmdavc	r8!, {}	; <UNPREDICTABLE>
    3234:	01003278 	tsteq	r0, r8, ror r2
    3238:	002c01cd 	eoreq	r0, ip, sp, asr #3
    323c:	52010000 	andpl	r0, r1, #0
    3240:	32797938 	rsbscc	r7, r9, #56, 18	; 0xe0000
    3244:	01cd0100 	biceq	r0, sp, r0, lsl #2
    3248:	0000002c 	andeq	r0, r0, ip, lsr #32
    324c:	3a235301 	bcc	8d7e58 <STACK_SIZE+0xd7e58>
    3250:	70000001 	andvc	r0, r0, r1
    3254:	b0400039 	sublt	r0, r0, r9, lsr r0
    3258:	01000009 	tsteq	r0, r9
    325c:	583201e9 	ldmdapl	r2!, {r0, r3, r5, r6, r7, r8}
    3260:	19000001 	stmdbne	r0, {r0}
    3264:	0000014f 	andeq	r0, r0, pc, asr #2
    3268:	0000442d 	andeq	r4, r0, sp, lsr #8
    326c:	00014619 	andeq	r4, r1, r9, lsl r6
    3270:	00444000 	subeq	r4, r4, r0
    3274:	34000000 	strcc	r0, [r0], #-0
    3278:	000009ea 	andeq	r0, r0, sl, ror #19
    327c:	ac01ee01 	stcge	14, cr14, [r1], {1}
    3280:	b4400039 	strblt	r0, [r0], #-57	; 0xffffffc7
    3284:	01000001 	tsteq	r0, r1
    3288:	00121a9c 	mulseq	r2, ip, sl
    328c:	31783600 	cmncc	r8, r0, lsl #12
    3290:	01ee0100 	mvneq	r0, r0, lsl #2
    3294:	0000002c 	andeq	r0, r0, ip, lsr #32
    3298:	00004460 	andeq	r4, r0, r0, ror #8
    329c:	00317936 	eorseq	r7, r1, r6, lsr r9
    32a0:	2c01ee01 	stccs	14, cr14, [r1], {1}
    32a4:	a5000000 	strge	r0, [r0, #-0]
    32a8:	36000044 	strcc	r0, [r0], -r4, asr #32
    32ac:	01003278 	tsteq	r0, r8, ror r2
    32b0:	002c01ee 	eoreq	r0, ip, lr, ror #3
    32b4:	44ea0000 	strbtmi	r0, [sl], #0
    32b8:	79360000 	ldmdbvc	r6!, {}	; <UNPREDICTABLE>
    32bc:	ee010032 	mcr	0, 0, r0, cr1, cr2, {1}
    32c0:	00002c01 	andeq	r2, r0, r1, lsl #24
    32c4:	00453b00 	subeq	r3, r5, r0, lsl #22
    32c8:	09fa3a00 	ldmibeq	sl!, {r9, fp, ip, sp}^
    32cc:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    32d0:	00002c01 	andeq	r2, r0, r1, lsl #24
    32d4:	00458c00 	subeq	r8, r5, r0, lsl #24
    32d8:	00793700 	rsbseq	r3, r9, r0, lsl #14
    32dc:	2501f001 	strcs	pc, [r1, #-1]
    32e0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    32e4:	38000045 	stmdacc	r0, {r0, r2, r6}
    32e8:	f0010078 			; <UNDEFINED> instruction: 0xf0010078
    32ec:	00002501 	andeq	r2, r0, r1, lsl #10
    32f0:	91900500 	orrsls	r0, r0, r0, lsl #10
    32f4:	37089302 	strcc	r9, [r8, -r2, lsl #6]
    32f8:	01007964 	tsteq	r0, r4, ror #18
    32fc:	002501f1 	strdeq	r0, [r5], -r1	; <UNPREDICTABLE>
    3300:	45de0000 	ldrbmi	r0, [lr]
    3304:	64370000 	ldrtvs	r0, [r7], #-0
    3308:	f1010078 	setend	le
    330c:	00002501 	andeq	r2, r0, r1, lsl #10
    3310:	00469100 	subeq	r9, r6, r0, lsl #2
    3314:	79653700 	stmdbvc	r5!, {r8, r9, sl, ip, sp}^
    3318:	01f20100 	mvnseq	r0, r0, lsl #2
    331c:	00000025 	andeq	r0, r0, r5, lsr #32
    3320:	00004703 	andeq	r4, r0, r3, lsl #14
    3324:	00786537 	rsbseq	r6, r8, r7, lsr r5
    3328:	2501f201 	strcs	pc, [r1, #-513]	; 0xfffffdff
    332c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    3330:	1e000047 	cdpne	0, 0, cr0, cr0, cr7, {2}
    3334:	00000164 	andeq	r0, r0, r4, ror #2
    3338:	400039d0 	ldrdmi	r3, [r0], -r0
    333c:	000009c8 	andeq	r0, r0, r8, asr #19
    3340:	3301f401 	movwcc	pc, #5121	; 0x1401	; <UNPREDICTABLE>
    3344:	19000011 	stmdbne	r0, {r0, r4}
    3348:	00000175 	andeq	r0, r0, r5, ror r1
    334c:	000045de 	ldrdeq	r4, [r0], -lr
    3350:	01641e00 	cmneq	r4, r0, lsl #28
    3354:	39dc0000 	ldmibcc	ip, {}^	; <UNPREDICTABLE>
    3358:	09e04000 	stmibeq	r0!, {lr}^
    335c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    3360:	00115101 	andseq	r5, r1, r1, lsl #2
    3364:	01751900 	cmneq	r5, r0, lsl #18
    3368:	46910000 	ldrmi	r0, [r1], r0
    336c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3370:	00000164 	andeq	r0, r0, r4, ror #2
    3374:	40003a00 	andmi	r3, r0, r0, lsl #20
    3378:	00000a08 	andeq	r0, r0, r8, lsl #20
    337c:	6f01f601 	svcvs	0x0001f601
    3380:	19000011 	stmdbne	r0, {r0, r4}
    3384:	00000175 	andeq	r0, r0, r5, ror r1
    3388:	00004754 	andeq	r4, r0, r4, asr r7
    338c:	013a1e00 	teqeq	sl, r0, lsl #28
    3390:	3a540000 	bcc	1503398 <STACK_SIZE+0xd03398>
    3394:	0a204000 	beq	81339c <STACK_SIZE+0x1339c>
    3398:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    339c:	00119f02 	andseq	r9, r1, r2, lsl #30
    33a0:	01581900 	cmpeq	r8, r0, lsl #18
    33a4:	476b0000 	strbmi	r0, [fp, -r0]!
    33a8:	4f190000 	svcmi	0x00190000
    33ac:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
    33b0:	19000047 	stmdbne	r0, {r0, r1, r2, r6}
    33b4:	00000146 	andeq	r0, r0, r6, asr #2
    33b8:	00004799 	muleq	r0, r9, r7
    33bc:	013a1e00 	teqeq	sl, r0, lsl #28
    33c0:	3a900000 	bcc	fe4033c8 <IRQ_STACK_BASE+0xba4033c8>
    33c4:	0a504000 	beq	14133cc <STACK_SIZE+0xc133cc>
    33c8:	0d010000 	stceq	0, cr0, [r1, #-0]
    33cc:	0011cf02 	andseq	ip, r1, r2, lsl #30
    33d0:	01581900 	cmpeq	r8, r0, lsl #18
    33d4:	47b40000 	ldrmi	r0, [r4, r0]!
    33d8:	4f190000 	svcmi	0x00190000
    33dc:	c7000001 	strgt	r0, [r0, -r1]
    33e0:	19000047 	stmdbne	r0, {r0, r1, r2, r6}
    33e4:	00000146 	andeq	r0, r0, r6, asr #2
    33e8:	000047e2 	andeq	r4, r0, r2, ror #15
    33ec:	013a1e00 	teqeq	sl, r0, lsl #28
    33f0:	3b140000 	blcc	5033f8 <IRQ_STACK_SIZE+0x4fb3f8>
    33f4:	0a784000 	beq	1e133fc <STACK_SIZE+0x16133fc>
    33f8:	fb010000 	blx	43402 <IRQ_STACK_SIZE+0x3b402>
    33fc:	0011ff01 	andseq	pc, r1, r1, lsl #30
    3400:	01581900 	cmpeq	r8, r0, lsl #18
    3404:	47fd0000 	ldrbmi	r0, [sp, r0]!
    3408:	4f190000 	svcmi	0x00190000
    340c:	10000001 	andne	r0, r0, r1
    3410:	19000048 	stmdbne	r0, {r3, r6}
    3414:	00000146 	andeq	r0, r0, r6, asr #2
    3418:	0000482b 	andeq	r4, r0, fp, lsr #16
    341c:	01642200 	cmneq	r4, r0, lsl #4
    3420:	3b540000 	blcc	1503428 <STACK_SIZE+0xd03428>
    3424:	00044000 	andeq	r4, r4, r0
    3428:	05010000 	streq	r0, [r1, #-0]
    342c:	01751902 	cmneq	r5, r2, lsl #18
    3430:	48460000 	stmdami	r6, {}^	; <UNPREDICTABLE>
    3434:	00000000 	andeq	r0, r0, r0
    3438:	0003b618 	andeq	fp, r3, r8, lsl r6
    343c:	003b6000 	eorseq	r6, fp, r0
    3440:	00023840 	andeq	r3, r2, r0, asr #16
    3444:	ea9c0100 	b	fe70384c <IRQ_STACK_BASE+0xba70384c>
    3448:	19000013 	stmdbne	r0, {r0, r1, r4}
    344c:	000003c3 	andeq	r0, r0, r3, asr #7
    3450:	00004871 	andeq	r4, r0, r1, ror r8
    3454:	0003cd19 	andeq	ip, r3, r9, lsl sp
    3458:	00489f00 	subeq	r9, r8, r0, lsl #30
    345c:	03d71900 	bicseq	r1, r7, #0, 18
    3460:	48bf0000 	ldmmi	pc!, {}	; <UNPREDICTABLE>
    3464:	e3190000 	tst	r9, #0
    3468:	df000003 	svcle	0x00000003
    346c:	19000048 	stmdbne	r0, {r3, r6}
    3470:	000003ef 	andeq	r0, r0, pc, ror #7
    3474:	000048ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    3478:	0003fa1a 	andeq	pc, r3, sl, lsl sl	; <UNPREDICTABLE>
    347c:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3480:	0004051a 	andeq	r0, r4, sl, lsl r5
    3484:	08910200 	ldmeq	r1, {r9}
    3488:	04121b17 	ldreq	r1, [r2], #-2839	; 0xfffff4e9
    348c:	91030000 	mrsls	r0, (UNDEF: 3)
    3490:	1d1b7da4 	ldcne	13, cr7, [fp, #-656]	; 0xfffffd70
    3494:	03000004 	movweq	r0, #4
    3498:	1e7dd091 	mrcne	0, 3, sp, cr13, cr1, {4}
    349c:	0000034e 	andeq	r0, r0, lr, asr #6
    34a0:	40003b8c 	andmi	r3, r0, ip, lsl #23
    34a4:	00000aa8 	andeq	r0, r0, r8, lsr #21
    34a8:	cb021901 	blgt	898b4 <IRQ_STACK_SIZE+0x818b4>
    34ac:	1a000013 	bne	3500 <ABORT_STACK_SIZE+0x3100>
    34b0:	0000039e 	muleq	r0, lr, r3
    34b4:	931a5901 	tstls	sl, #16384	; 0x4000
    34b8:	01000003 	tsteq	r0, r3
    34bc:	0387195a 	orreq	r1, r7, #1474560	; 0x168000
    34c0:	492b0000 	stmdbmi	fp!, {}	; <UNPREDICTABLE>
    34c4:	7b1a0000 	blvc	6834cc <IRQ_STACK_SIZE+0x67b4cc>
    34c8:	03000003 	movweq	r0, #3
    34cc:	1a7d9491 	bne	1f68718 <STACK_SIZE+0x1768718>
    34d0:	0000036f 	andeq	r0, r0, pc, ror #6
    34d4:	7d989103 	ldfvcd	f1, [r8, #12]
    34d8:	0003651a 	andeq	r6, r3, sl, lsl r5
    34dc:	f8910300 			; <UNDEFINED> instruction: 0xf8910300
    34e0:	035b197c 	cmpeq	fp, #124, 18	; 0x1f0000
    34e4:	497a0000 	ldmdbmi	sl!, {}^	; <UNPREDICTABLE>
    34e8:	a81f0000 	ldmdage	pc, {}	; <UNPREDICTABLE>
    34ec:	2000000a 	andcs	r0, r0, sl
    34f0:	000003a9 	andeq	r0, r0, r9, lsr #7
    34f4:	000049a7 	andeq	r4, r0, r7, lsr #19
    34f8:	00028a1e 	andeq	r8, r2, lr, lsl sl
    34fc:	003b8c00 	eorseq	r8, fp, r0, lsl #24
    3500:	000ad040 	andeq	sp, sl, r0, asr #32
    3504:	01c40100 	biceq	r0, r4, r0, lsl #2
    3508:	00001392 	muleq	r0, r2, r3
    350c:	0002da32 	andeq	sp, r2, r2, lsr sl
    3510:	02cf3200 	sbceq	r3, pc, #0, 4
    3514:	c3190000 	tstgt	r9, #0
    3518:	eb000002 	bl	3528 <ABORT_STACK_SIZE+0x3128>
    351c:	32000049 	andcc	r0, r0, #73	; 0x49
    3520:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    3524:	0002ab32 	andeq	sl, r2, r2, lsr fp
    3528:	02a11a00 	adceq	r1, r1, #0, 20
    352c:	91030000 	mrsls	r0, (UNDEF: 3)
    3530:	97197cf8 			; <UNDEFINED> instruction: 0x97197cf8
    3534:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    3538:	1f000049 	svcne	0x00000049
    353c:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3540:	0002e521 	andeq	lr, r2, r1, lsr #10
    3544:	02f13900 	rscseq	r3, r1, #0, 18
    3548:	20000000 	andcs	r0, r0, r0
    354c:	000002fd 	strdeq	r0, [r0], -sp
    3550:	00004a13 	andeq	r4, r0, r3, lsl sl
    3554:	00030820 	andeq	r0, r3, r0, lsr #16
    3558:	004a4500 	subeq	r4, sl, r0, lsl #10
    355c:	03132000 	tsteq	r3, #0
    3560:	4a830000 	bmi	fe0c3568 <IRQ_STACK_BASE+0xba0c3568>
    3564:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    3568:	ba000003 	blt	357c <ABORT_STACK_SIZE+0x317c>
    356c:	1b00004a 	blne	369c <ABORT_STACK_SIZE+0x329c>
    3570:	00000329 	andeq	r0, r0, r9, lsr #6
    3574:	7db09103 	ldfvcd	f1, [r0, #12]!
    3578:	0003351b 	andeq	r3, r3, fp, lsl r5
    357c:	a8910300 	ldmge	r1, {r8, r9}
    3580:	0341207d 	movteq	r2, #4221	; 0x107d
    3584:	4af10000 	bmi	ffc4358c <IRQ_STACK_BASE+0xbbc4358c>
    3588:	3a230000 	bcc	8c3590 <STACK_SIZE+0xc3590>
    358c:	10000001 	andne	r0, r0, r1
    3590:	f040003d 			; <UNDEFINED> instruction: 0xf040003d
    3594:	0100000a 	tsteq	r0, sl
    3598:	583201ad 	ldmdapl	r2!, {r0, r2, r3, r5, r7, r8}
    359c:	32000001 	andcc	r0, r0, #1
    35a0:	0000014f 	andeq	r0, r0, pc, asr #2
    35a4:	00014619 	andeq	r4, r1, r9, lsl r6
    35a8:	004b4900 	subeq	r4, fp, r0, lsl #18
    35ac:	00000000 	andeq	r0, r0, r0
    35b0:	003c3024 	eorseq	r3, ip, r4, lsr #32
    35b4:	00018240 	andeq	r8, r1, r0, asr #4
    35b8:	53012500 	movwpl	r2, #5376	; 0x1500
    35bc:	7d949104 	ldfvcd	f1, [r4, #16]
    35c0:	52012506 	andpl	r2, r1, #25165824	; 0x1800000
    35c4:	7d989104 	ldfvcd	f1, [r8, #16]
    35c8:	51012506 	tstpl	r1, r6, lsl #10
    35cc:	7cf89104 	ldfvcp	f1, [r8], #16
    35d0:	7d022506 	cfstr32vc	mvfx2, [r2, #-24]	; 0xffffffe8
    35d4:	00790208 	rsbseq	r0, r9, r8, lsl #4
    35d8:	047d0225 	ldrbteq	r0, [sp], #-549	; 0xfffffddb
    35dc:	25007a02 	strcs	r7, [r0, #-2562]	; 0xfffff5fe
    35e0:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    35e4:	00000075 	andeq	r0, r0, r5, ror r0
    35e8:	3bc02400 	blcc	ff00c5f0 <IRQ_STACK_BASE+0xbb00c5f0>
    35ec:	160d4000 	strne	r4, [sp], -r0
    35f0:	01250000 	teqeq	r5, r0
    35f4:	0c910252 	lfmeq	f0, 4, [r1], {82}	; 0x52
    35f8:	03510125 	cmpeq	r1, #1073741833	; 0x40000009
    35fc:	25060891 	strcs	r0, [r6, #-2193]	; 0xfffff76f
    3600:	91035001 	tstls	r3, r1
    3604:	00007dd0 	ldrdeq	r7, [r0], -r0
    3608:	0008ab34 	andeq	sl, r8, r4, lsr fp
    360c:	021d0100 	andseq	r0, sp, #0, 2
    3610:	40003d98 	mulmi	r0, r8, sp
    3614:	0000004c 	andeq	r0, r0, ip, asr #32
    3618:	143d9c01 	ldrtne	r9, [sp], #-3073	; 0xfffff3ff
    361c:	dc240000 	stcle	0, cr0, [r4], #-0
    3620:	3a40003d 	bcc	100371c <STACK_SIZE+0x80371c>
    3624:	25000004 	strcs	r0, [r0, #-4]
    3628:	30015301 	andcc	r5, r1, r1, lsl #6
    362c:	03520125 	cmpeq	r2, #1073741833	; 0x40000009
    3630:	25ffff0a 	ldrbcs	pc, [pc, #3850]!	; 4542 <SVC_STACK_SIZE+0x542>	; <UNPREDICTABLE>
    3634:	30015101 	andcc	r5, r1, r1, lsl #2
    3638:	01500125 	cmpeq	r0, r5, lsr #2
    363c:	7d022530 	cfstr32vc	mvfx2, [r2, #-192]	; 0xffffff40
    3640:	2531010c 	ldrcs	r0, [r1, #-268]!	; 0xfffffef4
    3644:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    3648:	01715c03 	cmneq	r1, r3, lsl #24
    364c:	7d022540 	cfstr32vc	mvfx2, [r2, #-256]	; 0xffffff00
    3650:	25330104 	ldrcs	r0, [r3, #-260]!	; 0xfffffefc
    3654:	01007d02 	tsteq	r0, r2, lsl #26
    3658:	15000033 	strne	r0, [r0, #-51]	; 0xffffffcd
    365c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3660:	0000144d 	andeq	r1, r0, sp, asr #8
    3664:	00006b16 	andeq	r6, r0, r6, lsl fp
    3668:	3b001400 	blcc	8670 <IRQ_STACK_SIZE+0x670>
    366c:	00000a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3670:	5f013f01 	svcpl	0x00013f01
    3674:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    3678:	012e8003 	teqeq	lr, r3
    367c:	143d0640 	ldrtne	r0, [sp], #-1600	; 0xfffff9c0
    3680:	3a150000 	bcc	543688 <IRQ_STACK_SIZE+0x53b688>
    3684:	74000000 	strvc	r0, [r0], #-0
    3688:	16000014 			; <UNDEFINED> instruction: 0x16000014
    368c:	0000006b 	andeq	r0, r0, fp, rrx
    3690:	543b001d 	ldrtpl	r0, [fp], #-29	; 0xffffffe3
    3694:	01000009 	tsteq	r0, r9
    3698:	14860140 	strne	r0, [r6], #320	; 0x140
    369c:	03050000 	movweq	r0, #20480	; 0x5000
    36a0:	40012e98 	mulmi	r1, r8, lr
    36a4:	00146406 	andseq	r6, r4, r6, lsl #8
    36a8:	08eb3b00 	stmiaeq	fp!, {r8, r9, fp, ip, sp}^
    36ac:	41010000 	mrsmi	r0, (UNDEF: 1)
    36b0:	00149d01 	andseq	r9, r4, r1, lsl #26
    36b4:	b8030500 	stmdalt	r3, {r8, sl}
    36b8:	0640012e 	strbeq	r0, [r0], -lr, lsr #2
    36bc:	00001464 	andeq	r1, r0, r4, ror #8
    36c0:	00003a15 	andeq	r3, r0, r5, lsl sl
    36c4:	0014b200 	andseq	fp, r4, r0, lsl #4
    36c8:	006b1600 	rsbeq	r1, fp, r0, lsl #12
    36cc:	00150000 	andseq	r0, r5, r0
    36d0:	6f686338 	svcvs	0x00686338
    36d4:	01420100 	mrseq	r0, (UNDEF: 82)
    36d8:	000014c4 	andeq	r1, r0, r4, asr #9
    36dc:	5be00305 	blpl	ff8042f8 <IRQ_STACK_BASE+0xbb8042f8>
    36e0:	a2064001 	andge	r4, r6, #1
    36e4:	3b000014 	blcc	373c <ABORT_STACK_SIZE+0x333c>
    36e8:	000008de 	ldrdeq	r0, [r0], -lr
    36ec:	db014301 	blle	542f8 <IRQ_STACK_SIZE+0x4c2f8>
    36f0:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    36f4:	015bf803 	cmpeq	fp, r3, lsl #16
    36f8:	14a20640 	strtne	r0, [r2], #1600	; 0x640
    36fc:	213b0000 	teqcs	fp, r0
    3700:	01000008 	tsteq	r0, r8
    3704:	14f20144 	ldrbtne	r0, [r2], #324	; 0x144
    3708:	03050000 	movweq	r0, #20480	; 0x5000
    370c:	40015c10 	andmi	r5, r1, r0, lsl ip
    3710:	0014a206 	andseq	sl, r4, r6, lsl #4
    3714:	004f1500 	subeq	r1, pc, r0, lsl #10
    3718:	15070000 	strne	r0, [r7, #-0]
    371c:	6b160000 	blvs	583724 <IRQ_STACK_SIZE+0x57b724>
    3720:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3724:	09883c00 	stmibeq	r8, {sl, fp, ip, sp}
    3728:	23010000 	movwcs	r0, #4096	; 0x1000
    372c:	000014f7 	strdeq	r1, [r0], -r7
    3730:	75780305 	ldrbvc	r0, [r8, #-773]!	; 0xfffffcfb
    3734:	2f154001 	svccs	0x00154001
    3738:	28000001 	stmdacs	r0, {r0}
    373c:	16000015 			; <UNDEFINED> instruction: 0x16000015
    3740:	0000006b 	andeq	r0, r0, fp, rrx
    3744:	f23c0004 	vhadd.s<illegal width 64>	d0, d12, d4
    3748:	01000007 	tsteq	r0, r7
    374c:	00151824 	andseq	r1, r5, r4, lsr #16
    3750:	c4030500 	strgt	r0, [r3], #-1280	; 0xfffffb00
    3754:	3c40017e 	stfcce	f0, [r0], {126}	; 0x7e
    3758:	0000092f 	andeq	r0, r0, pc, lsr #18
    375c:	004f2601 	subeq	r2, pc, r1, lsl #12
    3760:	03050000 	movweq	r0, #20480	; 0x5000
    3764:	40017f64 	andmi	r7, r1, r4, ror #30
    3768:	000a283c 	andeq	r2, sl, ip, lsr r8
    376c:	4f270100 	svcmi	0x00270100
    3770:	05000000 	streq	r0, [r0, #-0]
    3774:	017f6803 	cmneq	pc, r3, lsl #16
    3778:	004f1540 	subeq	r1, pc, r0, asr #10
    377c:	156b0000 	strbne	r0, [fp, #-0]!
    3780:	6b160000 	blvs	583788 <IRQ_STACK_SIZE+0x57b788>
    3784:	01000000 	mrseq	r0, (UNDEF: 0)
    3788:	09c73c00 	stmibeq	r7, {sl, fp, ip, sp}^
    378c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    3790:	0000155b 	andeq	r1, r0, fp, asr r5
    3794:	7f700305 	svcvc	0x00700305
    3798:	f63c4001 			; <UNDEFINED> instruction: 0xf63c4001
    379c:	01000008 	tsteq	r0, r8
    37a0:	00158d41 	andseq	r8, r5, r1, asr #26
    37a4:	c0030500 	andgt	r0, r3, r0, lsl #10
    37a8:	0540017e 	strbeq	r0, [r0, #-382]	; 0xfffffe82
    37ac:	00159304 	andseq	r9, r5, r4, lsl #6
    37b0:	00483d00 	subeq	r3, r8, r0, lsl #26
    37b4:	3a150000 	bcc	5437bc <IRQ_STACK_SIZE+0x53b7bc>
    37b8:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    37bc:	3e000015 	mcrcc	0, 0, r0, cr0, cr5, {0}
    37c0:	0000006b 	andeq	r0, r0, fp, rrx
    37c4:	3c000fff 	stccc	15, cr0, [r0], {255}	; 0xff
    37c8:	00000a00 	andeq	r0, r0, r0, lsl #20
    37cc:	15ba0104 	ldrne	r0, [sl, #260]!	; 0x104
    37d0:	03050000 	movweq	r0, #20480	; 0x5000
    37d4:	40015c28 	andmi	r5, r1, r8, lsr #24
    37d8:	00159806 	andseq	r9, r5, r6, lsl #16
    37dc:	003a1500 	eorseq	r1, sl, r0, lsl #10
    37e0:	15d00000 	ldrbne	r0, [r0]
    37e4:	6b3e0000 	blvs	f837ec <STACK_SIZE+0x7837ec>
    37e8:	00000000 	andeq	r0, r0, r0
    37ec:	a63c002d 	ldrtge	r0, [ip], -sp, lsr #32
    37f0:	0500000a 	streq	r0, [r0, #-10]
    37f4:	0015e101 	andseq	lr, r5, r1, lsl #2
    37f8:	d8030500 	stmdale	r3, {r8, sl}
    37fc:	0640012e 	strbeq	r0, [r0], -lr, lsr #2
    3800:	000015bf 			; <UNDEFINED> instruction: 0x000015bf
    3804:	00003a15 	andeq	r3, r0, r5, lsl sl
    3808:	0015f700 	andseq	pc, r5, r0, lsl #14
    380c:	006b3e00 	rsbeq	r3, fp, r0, lsl #28
    3810:	45070000 	strmi	r0, [r7, #-0]
    3814:	07e93c00 	strbeq	r3, [r9, r0, lsl #24]!
    3818:	01060000 	mrseq	r0, (UNDEF: 6)
    381c:	00001608 	andeq	r1, r0, r8, lsl #12
    3820:	e9780305 	ldmdb	r8!, {r0, r2, r8, r9}^
    3824:	e6064000 	str	r4, [r6], -r0
    3828:	3f000015 	svccc	0x00000015
    382c:	0000086a 	andeq	r0, r0, sl, ror #16
    3830:	002cdc07 	eoreq	sp, ip, r7, lsl #24
    3834:	162c0000 	strtne	r0, [ip], -r0
    3838:	81400000 	mrshi	r0, (UNDEF: 64)
    383c:	40000000 	andmi	r0, r0, r0
    3840:	0000008e 	andeq	r0, r0, lr, lsl #1
    3844:	00009940 	andeq	r9, r0, r0, asr #18
    3848:	33410000 	movtcc	r0, #4096	; 0x1000
    384c:	03000001 	movweq	r0, #1
    3850:	008e4024 	addeq	r4, lr, r4, lsr #32
    3854:	00170000 	andseq	r0, r7, r0
    3858:	00024000 	andeq	r4, r2, r0
    385c:	8c000400 	cfstrshi	mvf0, [r0], {-0}
    3860:	04000008 	streq	r0, [r0], #-8
    3864:	0001d001 	andeq	sp, r1, r1
    3868:	0b100100 	bleq	403c70 <IRQ_STACK_SIZE+0x3fbc70>
    386c:	00e40000 	rsceq	r0, r4, r0
    3870:	3de40000 	stclcc	0, cr0, [r4]
    3874:	01344000 	teqeq	r4, r0
    3878:	0bb30000 	bleq	fecc3880 <IRQ_STACK_BASE+0xbacc3880>
    387c:	01020000 	mrseq	r0, (UNDEF: 2)
    3880:	0000ad06 	andeq	sl, r0, r6, lsl #26
    3884:	08010200 	stmdaeq	r1, {r9}
    3888:	000000ab 	andeq	r0, r0, fp, lsr #1
    388c:	cf050202 	svcgt	0x00050202
    3890:	02000002 	andeq	r0, r0, #2
    3894:	003f0702 	eorseq	r0, pc, r2, lsl #14
    3898:	04030000 	streq	r0, [r3], #-0
    389c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    38a0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    38a4:	000001ab 	andeq	r0, r0, fp, lsr #3
    38a8:	9d050802 	stcls	8, cr0, [r5, #-8]
    38ac:	02000002 	andeq	r0, r0, #2
    38b0:	01a10708 			; <UNDEFINED> instruction: 0x01a10708
    38b4:	04020000 	streq	r0, [r2], #-0
    38b8:	0002a205 	andeq	sl, r2, r5, lsl #4
    38bc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    38c0:	00000289 	andeq	r0, r0, r9, lsl #5
    38c4:	a6070402 	strge	r0, [r7], -r2, lsl #8
    38c8:	02000001 	andeq	r0, r0, #1
    38cc:	00b40801 	adcseq	r0, r4, r1, lsl #16
    38d0:	16040000 	strne	r0, [r4], -r0
    38d4:	0100000b 	tsteq	r0, fp
    38d8:	003de407 	eorseq	lr, sp, r7, lsl #8
    38dc:	00001440 	andeq	r1, r0, r0, asr #8
    38e0:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    38e4:	00000aef 	andeq	r0, r0, pc, ror #21
    38e8:	00410c01 	subeq	r0, r1, r1, lsl #24
    38ec:	3df80000 	ldclcc	0, cr0, [r8]
    38f0:	00144000 	andseq	r4, r4, r0
    38f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    38f8:	000b2404 	andeq	r2, fp, r4, lsl #8
    38fc:	0c110100 	ldfeqs	f0, [r1], {-0}
    3900:	1840003e 	stmdane	r0, {r1, r2, r3, r4, r5}^
    3904:	01000000 	mrseq	r0, (UNDEF: 0)
    3908:	0ada069c 	beq	ff685380 <IRQ_STACK_BASE+0xbb685380>
    390c:	16010000 	strne	r0, [r1], -r0
    3910:	00000041 	andeq	r0, r0, r1, asr #32
    3914:	40003e24 	andmi	r3, r0, r4, lsr #28
    3918:	0000001c 	andeq	r0, r0, ip, lsl r0
    391c:	00d59c01 	sbcseq	r9, r5, r1, lsl #24
    3920:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    3924:	41180100 	tstmi	r8, r0, lsl #2
    3928:	01000000 	mrseq	r0, (UNDEF: 0)
    392c:	03040050 	movweq	r0, #16464	; 0x4050
    3930:	0100000b 	tsteq	r0, fp
    3934:	003e401e 	eorseq	r4, lr, lr, lsl r0
    3938:	00003040 	andeq	r3, r0, r0, asr #32
    393c:	089c0100 	ldmeq	ip, {r8}
    3940:	00000b3a 	andeq	r0, r0, sl, lsr fp
    3944:	3e702601 	cdpcc	6, 7, cr2, cr0, cr1, {0}
    3948:	00a84000 	adceq	r4, r8, r0
    394c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3950:	000001e5 	andeq	r0, r0, r5, ror #3
    3954:	006e6509 	rsbeq	r6, lr, r9, lsl #10
    3958:	00412601 	subeq	r2, r1, r1, lsl #12
    395c:	4b6c0000 	blmi	1b03964 <STACK_SIZE+0x1303964>
    3960:	8c0a0000 	stchi	0, cr0, [sl], {-0}
    3964:	e540003e 	strb	r0, [r0, #-62]	; 0xffffffc2
    3968:	23000001 	movwcs	r0, #1
    396c:	0b000001 	bleq	3978 <ABORT_STACK_SIZE+0x3578>
    3970:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3974:	50010b33 	andpl	r0, r1, r3, lsr fp
    3978:	00007402 	andeq	r7, r0, r2, lsl #8
    397c:	003ea00c 	eorseq	sl, lr, ip
    3980:	0001e540 	andeq	lr, r1, r0, asr #10
    3984:	00013e00 	andeq	r3, r1, r0, lsl #28
    3988:	51010b00 	tstpl	r1, r0, lsl #22
    398c:	0b340802 	bleq	d0599c <STACK_SIZE+0x50599c>
    3990:	f3035001 	vhadd.u8	d5, d3, d1
    3994:	0a005001 	beq	179a0 <IRQ_STACK_SIZE+0xf9a0>
    3998:	40003ec8 	andmi	r3, r0, r8, asr #29
    399c:	000001fb 	strdeq	r0, [r0], -fp
    39a0:	0000015c 	andeq	r0, r0, ip, asr r1
    39a4:	0152010b 	cmpeq	r2, fp, lsl #2
    39a8:	51010b30 	tstpl	r1, r0, lsr fp
    39ac:	0b330802 	bleq	cc59bc <STACK_SIZE+0x4c59bc>
    39b0:	30015001 	andcc	r5, r1, r1
    39b4:	3ed40a00 	vfnmscc.f32	s1, s8, s0
    39b8:	02164000 	andseq	r4, r6, #0
    39bc:	01750000 	cmneq	r5, r0
    39c0:	010b0000 	mrseq	r0, (UNDEF: 11)
    39c4:	33080251 	movwcc	r0, #33361	; 0x8251
    39c8:	0150010b 	cmpeq	r0, fp, lsl #2
    39cc:	e40a0030 	str	r0, [sl], #-48	; 0xffffffd0
    39d0:	2c40003e 	mcrrcs	0, 3, r0, r0, cr14
    39d4:	93000002 	movwls	r0, #2
    39d8:	0b000001 	bleq	39e4 <ABORT_STACK_SIZE+0x35e4>
    39dc:	31015201 	tstcc	r1, r1, lsl #4
    39e0:	0251010b 	subseq	r0, r1, #-1073741822	; 0xc0000002
    39e4:	010b3308 	tsteq	fp, r8, lsl #6
    39e8:	00300150 	eorseq	r0, r0, r0, asr r1
    39ec:	003ef40a 	eorseq	pc, lr, sl, lsl #8
    39f0:	0001fb40 	andeq	pc, r1, r0, asr #22
    39f4:	0001b100 	andeq	fp, r1, r0, lsl #2
    39f8:	52010b00 	andpl	r0, r1, #0, 22
    39fc:	010b3001 	tsteq	fp, r1
    3a00:	34080251 	strcc	r0, [r8], #-593	; 0xfffffdaf
    3a04:	0150010b 	cmpeq	r0, fp, lsl #2
    3a08:	000a0030 	andeq	r0, sl, r0, lsr r0
    3a0c:	1640003f 			; <UNDEFINED> instruction: 0x1640003f
    3a10:	ca000002 	bgt	3a20 <ABORT_STACK_SIZE+0x3620>
    3a14:	0b000001 	bleq	3a20 <ABORT_STACK_SIZE+0x3620>
    3a18:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3a1c:	50010b34 	andpl	r0, r1, r4, lsr fp
    3a20:	0d003001 	stceq	0, cr3, [r0, #-4]
    3a24:	40003f18 	andmi	r3, r0, r8, lsl pc
    3a28:	0000022c 	andeq	r0, r0, ip, lsr #4
    3a2c:	0152010b 	cmpeq	r2, fp, lsl #2
    3a30:	51010b31 	tstpl	r1, r1, lsr fp
    3a34:	0b340802 	bleq	d05a44 <STACK_SIZE+0x505a44>
    3a38:	30015001 	andcc	r5, r1, r1
    3a3c:	040e0000 	streq	r0, [lr], #-0
    3a40:	02000007 	andeq	r0, r0, #7
    3a44:	0001fb4d 	andeq	pc, r1, sp, asr #22
    3a48:	00410f00 	subeq	r0, r1, r0, lsl #30
    3a4c:	410f0000 	mrsmi	r0, CPSR
    3a50:	00000000 	andeq	r0, r0, r0
    3a54:	0006e00e 	andeq	lr, r6, lr
    3a58:	164e0200 	strbne	r0, [lr], -r0, lsl #4
    3a5c:	0f000002 	svceq	0x00000002
    3a60:	00000041 	andeq	r0, r0, r1, asr #32
    3a64:	0000410f 	andeq	r4, r0, pc, lsl #2
    3a68:	00410f00 	subeq	r0, r1, r0, lsl #30
    3a6c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3a70:	00000752 	andeq	r0, r0, r2, asr r7
    3a74:	022c4c02 	eoreq	r4, ip, #512	; 0x200
    3a78:	410f0000 	mrsmi	r0, CPSR
    3a7c:	0f000000 	svceq	0x00000000
    3a80:	00000041 	andeq	r0, r0, r1, asr #32
    3a84:	071a1000 	ldreq	r1, [sl, -r0]
    3a88:	50020000 	andpl	r0, r2, r0
    3a8c:	0000410f 	andeq	r4, r0, pc, lsl #2
    3a90:	00410f00 	subeq	r0, r1, r0, lsl #30
    3a94:	410f0000 	mrsmi	r0, CPSR
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	0000d300 	andeq	sp, r0, r0, lsl #6
    3aa0:	9e000400 	cfcpysls	mvf0, mvf0
    3aa4:	04000009 	streq	r0, [r0], #-9
    3aa8:	0001d001 	andeq	sp, r1, r1
    3aac:	0b520100 	bleq	1483eb4 <STACK_SIZE+0xc83eb4>
    3ab0:	00e40000 	rsceq	r0, r4, r0
    3ab4:	3f180000 	svccc	0x00180000
    3ab8:	00404000 	subeq	r4, r0, r0
    3abc:	0c300000 	ldceq	0, cr0, [r0], #-0
    3ac0:	01020000 	mrseq	r0, (UNDEF: 2)
    3ac4:	0000ad06 	andeq	sl, r0, r6, lsl #26
    3ac8:	08010200 	stmdaeq	r1, {r9}
    3acc:	000000ab 	andeq	r0, r0, fp, lsr #1
    3ad0:	cf050202 	svcgt	0x00050202
    3ad4:	02000002 	andeq	r0, r0, #2
    3ad8:	003f0702 	eorseq	r0, pc, r2, lsl #14
    3adc:	04030000 	streq	r0, [r3], #-0
    3ae0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    3ae4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3ae8:	000001ab 	andeq	r0, r0, fp, lsr #3
    3aec:	9d050802 	stcls	8, cr0, [r5, #-8]
    3af0:	02000002 	andeq	r0, r0, #2
    3af4:	01a10708 			; <UNDEFINED> instruction: 0x01a10708
    3af8:	04020000 	streq	r0, [r2], #-0
    3afc:	0002a205 	andeq	sl, r2, r5, lsl #4
    3b00:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3b04:	00000289 	andeq	r0, r0, r9, lsl #5
    3b08:	a6070402 	strge	r0, [r7], -r2, lsl #8
    3b0c:	02000001 	andeq	r0, r0, #1
    3b10:	00b40801 	adcseq	r0, r4, r1, lsl #16
    3b14:	cc040000 	stcgt	0, cr0, [r4], {-0}
    3b18:	01000000 	mrseq	r0, (UNDEF: 0)
    3b1c:	00910109 	addseq	r0, r1, r9, lsl #2
    3b20:	6c050000 	stcvs	0, cr0, [r5], {-0}
    3b24:	01006465 	tsteq	r0, r5, ror #8
    3b28:	00004109 	andeq	r4, r0, r9, lsl #2
    3b2c:	49060000 	stmdbmi	r6, {}	; <UNPREDICTABLE>
    3b30:	0100000b 	tsteq	r0, fp
    3b34:	003f1803 	eorseq	r1, pc, r3, lsl #16
    3b38:	00002440 	andeq	r2, r0, r0, asr #8
    3b3c:	bd9c0100 	ldflts	f0, [ip]
    3b40:	07000000 	streq	r0, [r0, -r0]
    3b44:	00000079 	andeq	r0, r0, r9, ror r0
    3b48:	40003f2c 	andmi	r3, r0, ip, lsr #30
    3b4c:	00000010 	andeq	r0, r0, r0, lsl r0
    3b50:	85080601 	strhi	r0, [r8, #-1537]	; 0xfffff9ff
    3b54:	00000000 	andeq	r0, r0, r0
    3b58:	79090000 	stmdbvc	r9, {}	; <UNPREDICTABLE>
    3b5c:	3c000000 	stccc	0, cr0, [r0], {-0}
    3b60:	1c40003f 	mcrrne	0, 3, r0, r0, cr15
    3b64:	01000000 	mrseq	r0, (UNDEF: 0)
    3b68:	00850a9c 	umulleq	r0, r5, ip, sl
    3b6c:	4bc70000 	blmi	ff1c3b74 <IRQ_STACK_BASE+0xbb1c3b74>
    3b70:	00000000 	andeq	r0, r0, r0
    3b74:	00000962 	andeq	r0, r0, r2, ror #18
    3b78:	0a330004 	beq	cc3b90 <STACK_SIZE+0x4c3b90>
    3b7c:	01040000 	mrseq	r0, (UNDEF: 4)
    3b80:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b84:	000bb901 	andeq	fp, fp, r1, lsl #18
    3b88:	0000e400 	andeq	lr, r0, r0, lsl #8
    3b8c:	003f5800 	eorseq	r5, pc, r0, lsl #16
    3b90:	00049c40 	andeq	r9, r4, r0, asr #24
    3b94:	000c6700 	andeq	r6, ip, r0, lsl #14
    3b98:	06010200 	streq	r0, [r1], -r0, lsl #4
    3b9c:	000000ad 	andeq	r0, r0, sp, lsr #1
    3ba0:	ab080102 	blge	203fb0 <IRQ_STACK_SIZE+0x1fbfb0>
    3ba4:	02000000 	andeq	r0, r0, #0
    3ba8:	02cf0502 	sbceq	r0, pc, #8388608	; 0x800000
    3bac:	02020000 	andeq	r0, r2, #0
    3bb0:	00003f07 	andeq	r3, r0, r7, lsl #30
    3bb4:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    3bb8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3bbc:	ab070402 	blge	1c4bcc <IRQ_STACK_SIZE+0x1bcbcc>
    3bc0:	02000001 	andeq	r0, r0, #1
    3bc4:	029d0508 	addseq	r0, sp, #8, 10	; 0x2000000
    3bc8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3bcc:	0001a107 	andeq	sl, r1, r7, lsl #2
    3bd0:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3bd4:	000002a2 	andeq	r0, r0, r2, lsr #5
    3bd8:	89070402 	stmdbhi	r7, {r1, sl}
    3bdc:	04000002 	streq	r0, [r0], #-2
    3be0:	07040204 	streq	r0, [r4, -r4, lsl #4]
    3be4:	000001a6 	andeq	r0, r0, r6, lsr #3
    3be8:	b4080102 	strlt	r0, [r8], #-258	; 0xfffffefe
    3bec:	05000000 	streq	r0, [r0, #-0]
    3bf0:	00008104 	andeq	r8, r0, r4, lsl #2
    3bf4:	00740600 	rsbseq	r0, r4, r0, lsl #12
    3bf8:	20070000 	andcs	r0, r7, r0
    3bfc:	00ef6002 	rsceq	r6, pc, r2
    3c00:	95080000 	strls	r0, [r8, #-0]
    3c04:	0200000a 	andeq	r0, r0, #10
    3c08:	00004861 	andeq	r4, r0, r1, ror #16
    3c0c:	9a080000 	bls	203c14 <IRQ_STACK_SIZE+0x1fbc14>
    3c10:	0200000a 	andeq	r0, r0, #10
    3c14:	00004862 	andeq	r4, r0, r2, ror #16
    3c18:	11080400 	tstne	r8, r0, lsl #8
    3c1c:	02000008 	andeq	r0, r0, #8
    3c20:	00004863 	andeq	r4, r0, r3, ror #16
    3c24:	19080800 	stmdbne	r8, {fp}
    3c28:	02000008 	andeq	r0, r0, #8
    3c2c:	00004864 	andeq	r4, r0, r4, ror #16
    3c30:	6a080c00 	bvs	206c38 <IRQ_STACK_SIZE+0x1fec38>
    3c34:	02000009 	andeq	r0, r0, #9
    3c38:	00004865 	andeq	r4, r0, r5, ror #16
    3c3c:	72081000 	andvc	r1, r8, #0
    3c40:	02000009 	andeq	r0, r0, #9
    3c44:	00004866 	andeq	r4, r0, r6, ror #16
    3c48:	90081400 	andls	r1, r8, r0, lsl #8
    3c4c:	02000008 	andeq	r0, r0, #8
    3c50:	00004867 	andeq	r4, r0, r7, ror #16
    3c54:	37081800 	strcc	r1, [r8, -r0, lsl #16]
    3c58:	0200000a 	andeq	r0, r0, #10
    3c5c:	00004868 	andeq	r4, r0, r8, ror #16
    3c60:	09001c00 	stmdbeq	r0, {sl, fp, ip}
    3c64:	00000918 	andeq	r0, r0, r8, lsl r9
    3c68:	00866902 	addeq	r6, r6, r2, lsl #18
    3c6c:	10070000 	andne	r0, r7, r0
    3c70:	01332301 	teqeq	r3, r1, lsl #6
    3c74:	03080000 	movweq	r0, #32768	; 0x8000
    3c78:	01000004 	tsteq	r0, r4
    3c7c:	00004824 	andeq	r4, r0, r4, lsr #16
    3c80:	49080000 	stmdbmi	r8, {}	; <UNPREDICTABLE>
    3c84:	01000004 	tsteq	r0, r4
    3c88:	00004825 	andeq	r4, r0, r5, lsr #16
    3c8c:	60080400 	andvs	r0, r8, r0, lsl #8
    3c90:	01000005 	tsteq	r0, r5
    3c94:	00004826 	andeq	r4, r0, r6, lsr #16
    3c98:	44080800 	strmi	r0, [r8], #-2048	; 0xfffff800
    3c9c:	01000004 	tsteq	r0, r4
    3ca0:	00004827 	andeq	r4, r0, r7, lsr #16
    3ca4:	09000c00 	stmdbeq	r0, {sl, fp}
    3ca8:	00000c34 	andeq	r0, r0, r4, lsr ip
    3cac:	00fa2801 	rscseq	r2, sl, r1, lsl #16
    3cb0:	1c0a0000 	stcne	0, cr0, [sl], {-0}
    3cb4:	0100000c 	tsteq	r0, ip
    3cb8:	003f582f 	eorseq	r5, pc, pc, lsr #16
    3cbc:	00008c40 	andeq	r8, r0, r0, asr #24
    3cc0:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    3cc4:	0b000001 	bleq	3cd0 <ABORT_STACK_SIZE+0x38d0>
    3cc8:	00000bf3 	strdeq	r0, [r0], -r3
    3ccc:	00482f01 	subeq	r2, r8, r1, lsl #30
    3cd0:	4be80000 	blmi	ffa03cd8 <IRQ_STACK_BASE+0xbba03cd8>
    3cd4:	370b0000 	strcc	r0, [fp, -r0]
    3cd8:	0100000c 	tsteq	r0, ip
    3cdc:	0001332f 	andeq	r3, r1, pc, lsr #6
    3ce0:	004c0900 	subeq	r0, ip, r0, lsl #18
    3ce4:	00690c00 	rsbeq	r0, r9, r0, lsl #24
    3ce8:	00413101 	subeq	r3, r1, r1, lsl #2
    3cec:	4c690000 	stclmi	0, cr0, [r9], #-0
    3cf0:	700c0000 	andvc	r0, ip, r0
    3cf4:	01005454 	tsteq	r0, r4, asr r4
    3cf8:	0001f032 	andeq	pc, r1, r2, lsr r0	; <UNPREDICTABLE>
    3cfc:	004ca000 	subeq	sl, ip, r0
    3d00:	03a40d00 			; <UNDEFINED> instruction: 0x03a40d00
    3d04:	33010000 	movwcc	r0, #4096	; 0x1000
    3d08:	00000048 	andeq	r0, r0, r8, asr #32
    3d0c:	a80e5601 	stmdage	lr, {r0, r9, sl, ip, lr}
    3d10:	ef40003f 	svc	0x0040003f
    3d14:	b7000007 	strlt	r0, [r0, -r7]
    3d18:	0f000001 	svceq	0x00000001
    3d1c:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    3d20:	50010f00 	andpl	r0, r1, r0, lsl #30
    3d24:	718c0305 	orrvc	r0, ip, r5, lsl #6
    3d28:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
    3d2c:	40003fb8 			; <UNDEFINED> instruction: 0x40003fb8
    3d30:	000007ef 	andeq	r0, r0, pc, ror #15
    3d34:	000001ce 	andeq	r0, r0, lr, asr #3
    3d38:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
    3d3c:	01719803 	cmneq	r1, r3, lsl #16
    3d40:	d4100040 	ldrle	r0, [r0], #-64	; 0xffffffc0
    3d44:	ef40003f 	svc	0x0040003f
    3d48:	0f000007 	svceq	0x00000007
    3d4c:	750a5101 	strvc	r5, [sl, #-257]	; 0xfffffeff
    3d50:	7724447f 			; <UNDEFINED> instruction: 0x7724447f
    3d54:	00782200 	rsbseq	r2, r8, r0, lsl #4
    3d58:	50010f21 	andpl	r0, r1, r1, lsr #30
    3d5c:	71a40305 			; <UNDEFINED> instruction: 0x71a40305
    3d60:	00004001 	andeq	r4, r0, r1
    3d64:	00480405 	subeq	r0, r8, r5, lsl #8
    3d68:	3c0a0000 	stccc	0, cr0, [sl], {-0}
    3d6c:	0100000c 	tsteq	r0, ip
    3d70:	003fe445 	eorseq	lr, pc, r5, asr #8
    3d74:	00004c40 	andeq	r4, r0, r0, asr #24
    3d78:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    3d7c:	0b000002 	bleq	3d8c <ABORT_STACK_SIZE+0x398c>
    3d80:	00000bc0 	andeq	r0, r0, r0, asr #23
    3d84:	00484501 	subeq	r4, r8, r1, lsl #10
    3d88:	4cdd0000 	ldclmi	0, cr0, [sp], {0}
    3d8c:	0b0b0000 	bleq	2c3d94 <IRQ_STACK_SIZE+0x2bbd94>
    3d90:	0100000a 	tsteq	r0, sl
    3d94:	00004845 	andeq	r4, r0, r5, asr #16
    3d98:	004cfe00 	subeq	pc, ip, r0, lsl #28
    3d9c:	0bfa0b00 	bleq	ffe869a4 <IRQ_STACK_BASE+0xbbe869a4>
    3da0:	45010000 	strmi	r0, [r1, #-0]
    3da4:	00000048 	andeq	r0, r0, r8, asr #32
    3da8:	00004d3b 	andeq	r4, r0, fp, lsr sp
    3dac:	0100690c 	tsteq	r0, ip, lsl #18
    3db0:	00004147 	andeq	r4, r0, r7, asr #2
    3db4:	004d5900 	subeq	r5, sp, r0, lsl #18
    3db8:	40201000 	eormi	r1, r0, r0
    3dbc:	08014000 	stmdaeq	r1, {lr}
    3dc0:	010f0000 	mrseq	r0, CPSR
    3dc4:	00750252 	rsbseq	r0, r5, r2, asr r2
    3dc8:	0151010f 	cmpeq	r1, pc, lsl #2
    3dcc:	50010f31 	andpl	r0, r1, r1, lsr pc
    3dd0:	007f7402 	rsbseq	r7, pc, r2, lsl #8
    3dd4:	0bc71100 	bleq	ff1c81dc <IRQ_STACK_BASE+0xbb1c81dc>
    3dd8:	50010000 	andpl	r0, r1, r0
    3ddc:	02611201 	rsbeq	r1, r1, #268435456	; 0x10000000
    3de0:	40300000 	eorsmi	r0, r0, r0
    3de4:	007c4000 	rsbseq	r4, ip, r0
    3de8:	9c010000 	stcls	0, cr0, [r1], {-0}
    3dec:	0000030f 	andeq	r0, r0, pc, lsl #6
    3df0:	0040500e 	subeq	r5, r0, lr
    3df4:	0007ef40 	andeq	lr, r7, r0, asr #30
    3df8:	00029800 	andeq	r9, r2, r0, lsl #16
    3dfc:	51010f00 	tstpl	r1, r0, lsl #30
    3e00:	010f3001 	tsteq	pc, r1
    3e04:	bc030550 	cfstr32lt	mvfx0, [r3], {80}	; 0x50
    3e08:	00400171 	subeq	r0, r0, r1, ror r1
    3e0c:	00405c0e 	subeq	r5, r0, lr, lsl #24
    3e10:	00081c40 	andeq	r1, r8, r0, asr #24
    3e14:	0002ab00 	andeq	sl, r2, r0, lsl #22
    3e18:	50010f00 	andpl	r0, r1, r0, lsl #30
    3e1c:	13003101 	movwne	r3, #257	; 0x101
    3e20:	40004060 	andmi	r4, r0, r0, rrx
    3e24:	0000082d 	andeq	r0, r0, sp, lsr #16
    3e28:	00406c0e 	subeq	r6, r0, lr, lsl #24
    3e2c:	0007ef40 	andeq	lr, r7, r0, asr #30
    3e30:	0002c800 	andeq	ip, r2, r0, lsl #16
    3e34:	50010f00 	andpl	r0, r1, r0, lsl #30
    3e38:	00007402 	andeq	r7, r0, r2, lsl #8
    3e3c:	00407013 	subeq	r7, r0, r3, lsl r0
    3e40:	00083840 	andeq	r3, r8, r0, asr #16
    3e44:	40800e00 	addmi	r0, r0, r0, lsl #28
    3e48:	07ef4000 	strbeq	r4, [pc, r0]!
    3e4c:	02e80000 	rsceq	r0, r8, #0
    3e50:	010f0000 	mrseq	r0, CPSR
    3e54:	d4030550 	strle	r0, [r3], #-1360	; 0xfffffab0
    3e58:	00400171 	subeq	r0, r0, r1, ror r1
    3e5c:	00408413 	subeq	r8, r0, r3, lsl r4
    3e60:	00082d40 	andeq	r2, r8, r0, asr #26
    3e64:	40900e00 	addsmi	r0, r0, r0, lsl #28
    3e68:	07ef4000 	strbeq	r4, [pc, r0]!
    3e6c:	03050000 	movweq	r0, #20480	; 0x5000
    3e70:	010f0000 	mrseq	r0, CPSR
    3e74:	00740250 	rsbseq	r0, r4, r0, asr r2
    3e78:	40ac1400 	adcmi	r1, ip, r0, lsl #8
    3e7c:	08434000 	stmdaeq	r3, {lr}^
    3e80:	11000000 	mrsne	r0, (UNDEF: 0)
    3e84:	00000bd3 	ldrdeq	r0, [r0], -r3
    3e88:	12016201 	andne	r6, r1, #268435456	; 0x10000000
    3e8c:	0000030f 	andeq	r0, r0, pc, lsl #6
    3e90:	400040ac 	andmi	r4, r0, ip, lsr #1
    3e94:	0000007c 	andeq	r0, r0, ip, ror r0
    3e98:	03bd9c01 			; <UNDEFINED> instruction: 0x03bd9c01
    3e9c:	cc0e0000 	stcgt	0, cr0, [lr], {-0}
    3ea0:	ef400040 	svc	0x00400040
    3ea4:	46000007 	strmi	r0, [r0], -r7
    3ea8:	0f000003 	svceq	0x00000003
    3eac:	31015101 	tstcc	r1, r1, lsl #2
    3eb0:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
    3eb4:	0171e403 	cmneq	r1, r3, lsl #8
    3eb8:	d80e0040 	stmdale	lr, {r6}
    3ebc:	1c400040 	mcrrne	0, 4, r0, r0, cr0
    3ec0:	59000008 	stmdbpl	r0, {r3}
    3ec4:	0f000003 	svceq	0x00000003
    3ec8:	32015001 	andcc	r5, r1, #1
    3ecc:	40dc1300 	sbcsmi	r1, ip, r0, lsl #6
    3ed0:	082d4000 	stmdaeq	sp!, {lr}
    3ed4:	e80e0000 	stmda	lr, {}	; <UNPREDICTABLE>
    3ed8:	ef400040 	svc	0x00400040
    3edc:	76000007 	strvc	r0, [r0], -r7
    3ee0:	0f000003 	svceq	0x00000003
    3ee4:	74025001 	strvc	r5, [r2], #-1
    3ee8:	ec130000 	ldc	0, cr0, [r3], {-0}
    3eec:	59400040 	stmdbpl	r0, {r6}^
    3ef0:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
    3ef4:	400040fc 	strdmi	r4, [r0], -ip
    3ef8:	000007ef 	andeq	r0, r0, pc, ror #15
    3efc:	00000396 	muleq	r0, r6, r3
    3f00:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
    3f04:	0171f003 	cmneq	r1, r3
    3f08:	00130040 	andseq	r0, r3, r0, asr #32
    3f0c:	2d400041 	stclcs	0, cr0, [r0, #-260]	; 0xfffffefc
    3f10:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
    3f14:	4000410c 	andmi	r4, r0, ip, lsl #2
    3f18:	000007ef 	andeq	r0, r0, pc, ror #15
    3f1c:	000003b3 			; <UNDEFINED> instruction: 0x000003b3
    3f20:	0250010f 	subseq	r0, r0, #-1073741821	; 0xc0000003
    3f24:	14000074 	strne	r0, [r0], #-116	; 0xffffff8c
    3f28:	40004128 	andmi	r4, r0, r8, lsr #2
    3f2c:	00000843 	andeq	r0, r0, r3, asr #16
    3f30:	0bdf0a00 	bleq	ff7c6738 <IRQ_STACK_BASE+0xbb7c6738>
    3f34:	73010000 	movwvc	r0, #4096	; 0x1000
    3f38:	40004128 	andmi	r4, r0, r8, lsr #2
    3f3c:	000002cc 	andeq	r0, r0, ip, asr #5
    3f40:	076f9c01 	strbeq	r9, [pc, -r1, lsl #24]!
    3f44:	690c0000 	stmdbvs	ip, {}	; <UNPREDICTABLE>
    3f48:	41b20100 			; <UNDEFINED> instruction: 0x41b20100
    3f4c:	9a000000 	bls	3f54 <ABORT_STACK_SIZE+0x3b54>
    3f50:	1500004d 	strne	r0, [r0, #-77]	; 0xffffffb3
    3f54:	400042f0 	strdmi	r4, [r0], -r0
    3f58:	00000104 	andeq	r0, r0, r4, lsl #2
    3f5c:	00000585 	andeq	r0, r0, r5, lsl #11
    3f60:	0100780c 	tsteq	r0, ip, lsl #16
    3f64:	00002cbb 			; <UNDEFINED> instruction: 0x00002cbb
    3f68:	004dd000 	subeq	sp, sp, r0
    3f6c:	02611600 	rsbeq	r1, r1, #0, 12
    3f70:	43180000 	tstmi	r8, #0
    3f74:	006c4000 	rsbeq	r4, ip, r0
    3f78:	c4010000 	strgt	r0, [r1], #-0
    3f7c:	000004a6 	andeq	r0, r0, r6, lsr #9
    3f80:	0043280e 	subeq	r2, r3, lr, lsl #16
    3f84:	0007ef40 	andeq	lr, r7, r0, asr #30
    3f88:	00042900 	andeq	r2, r4, r0, lsl #18
    3f8c:	51010f00 	tstpl	r1, r0, lsl #30
    3f90:	0f007502 	svceq	0x00007502
    3f94:	03055001 	movweq	r5, #20481	; 0x5001
    3f98:	400171bc 			; <UNDEFINED> instruction: 0x400171bc
    3f9c:	43300e00 	teqmi	r0, #0, 28
    3fa0:	081c4000 	ldmdaeq	ip, {lr}
    3fa4:	043c0000 	ldrteq	r0, [ip], #-0
    3fa8:	010f0000 	mrseq	r0, CPSR
    3fac:	00310150 	eorseq	r0, r1, r0, asr r1
    3fb0:	00433413 	subeq	r3, r3, r3, lsl r4
    3fb4:	00082d40 	andeq	r2, r8, r0, asr #26
    3fb8:	43440e00 	movtmi	r0, #19968	; 0x4e00
    3fbc:	07ef4000 	strbeq	r4, [pc, r0]!
    3fc0:	045c0000 	ldrbeq	r0, [ip], #-0
    3fc4:	010f0000 	mrseq	r0, CPSR
    3fc8:	c8030550 	stmdagt	r3, {r4, r6, r8, sl}
    3fcc:	00400171 	subeq	r0, r0, r1, ror r1
    3fd0:	00434813 	subeq	r4, r3, r3, lsl r8
    3fd4:	00083840 	andeq	r3, r8, r0, asr #16
    3fd8:	43580e00 	cmpmi	r8, #0, 28
    3fdc:	07ef4000 	strbeq	r4, [pc, r0]!
    3fe0:	047c0000 	ldrbteq	r0, [ip], #-0
    3fe4:	010f0000 	mrseq	r0, CPSR
    3fe8:	d4030550 	strle	r0, [r3], #-1360	; 0xfffffab0
    3fec:	00400171 	subeq	r0, r0, r1, ror r1
    3ff0:	00435c13 	subeq	r5, r3, r3, lsl ip
    3ff4:	00082d40 	andeq	r2, r8, r0, asr #26
    3ff8:	436c0e00 	cmnmi	ip, #0, 28
    3ffc:	07ef4000 	strbeq	r4, [pc, r0]!
    4000:	049c0000 	ldreq	r0, [ip], #0
    4004:	010f0000 	mrseq	r0, CPSR
    4008:	c8030550 	stmdagt	r3, {r4, r6, r8, sl}
    400c:	00400171 	subeq	r0, r0, r1, ror r1
    4010:	00438013 	subeq	r8, r3, r3, lsl r0
    4014:	00084340 	andeq	r4, r8, r0, asr #6
    4018:	0f160000 	svceq	0x00160000
    401c:	84000003 	strhi	r0, [r0], #-3
    4020:	70400043 	subvc	r0, r0, r3, asr #32
    4024:	01000000 	mrseq	r0, (UNDEF: 0)
    4028:	000552c9 	andeq	r5, r5, r9, asr #5
    402c:	43940e00 	orrsmi	r0, r4, #0, 28
    4030:	07ef4000 	strbeq	r4, [pc, r0]!
    4034:	04d50000 	ldrbeq	r0, [r5], #0
    4038:	010f0000 	mrseq	r0, CPSR
    403c:	0f310151 	svceq	0x00310151
    4040:	03055001 	movweq	r5, #20481	; 0x5001
    4044:	400171e4 	andmi	r7, r1, r4, ror #3
    4048:	439c0e00 	orrsmi	r0, ip, #0, 28
    404c:	081c4000 	ldmdaeq	ip, {lr}
    4050:	04e80000 	strbteq	r0, [r8], #0
    4054:	010f0000 	mrseq	r0, CPSR
    4058:	00320150 	eorseq	r0, r2, r0, asr r1
    405c:	0043a013 	subeq	sl, r3, r3, lsl r0
    4060:	00082d40 	andeq	r2, r8, r0, asr #26
    4064:	43b00e00 	movsmi	r0, #0, 28
    4068:	07ef4000 	strbeq	r4, [pc, r0]!
    406c:	05080000 	streq	r0, [r8, #-0]
    4070:	010f0000 	mrseq	r0, CPSR
    4074:	c8030550 	stmdagt	r3, {r4, r6, r8, sl}
    4078:	00400171 	subeq	r0, r0, r1, ror r1
    407c:	0043b413 	subeq	fp, r3, r3, lsl r4
    4080:	00085940 	andeq	r5, r8, r0, asr #18
    4084:	43c40e00 	bicmi	r0, r4, #0, 28
    4088:	07ef4000 	strbeq	r4, [pc, r0]!
    408c:	05280000 	streq	r0, [r8, #-0]!
    4090:	010f0000 	mrseq	r0, CPSR
    4094:	f0030550 			; <UNDEFINED> instruction: 0xf0030550
    4098:	00400171 	subeq	r0, r0, r1, ror r1
    409c:	0043c813 	subeq	ip, r3, r3, lsl r8
    40a0:	00082d40 	andeq	r2, r8, r0, asr #26
    40a4:	43d80e00 	bicsmi	r0, r8, #0, 28
    40a8:	07ef4000 	strbeq	r4, [pc, r0]!
    40ac:	05480000 	strbeq	r0, [r8, #-0]
    40b0:	010f0000 	mrseq	r0, CPSR
    40b4:	c8030550 	stmdagt	r3, {r4, r6, r8, sl}
    40b8:	00400171 	subeq	r0, r0, r1, ror r1
    40bc:	0043ec13 	subeq	lr, r3, r3, lsl ip
    40c0:	00084340 	andeq	r4, r8, r0, asr #6
    40c4:	fc130000 	ldc2	0, cr0, [r3], {-0}
    40c8:	2d400042 	stclcs	0, cr0, [r0, #-264]	; 0xfffffef8
    40cc:	13000008 	movwne	r0, #8
    40d0:	40004300 	andmi	r4, r0, r0, lsl #6
    40d4:	0000082d 	andeq	r0, r0, sp, lsr #16
    40d8:	00430c0e 	subeq	r0, r3, lr, lsl #24
    40dc:	0007ef40 	andeq	lr, r7, r0, asr #30
    40e0:	00057b00 	andeq	r7, r5, r0, lsl #22
    40e4:	50010f00 	andpl	r0, r1, r0, lsl #30
    40e8:	72580305 	subsvc	r0, r8, #335544320	; 0x14000000
    40ec:	13004001 	movwne	r4, #1
    40f0:	40004310 	andmi	r4, r0, r0, lsl r3
    40f4:	00000864 	andeq	r0, r0, r4, ror #16
    40f8:	41441300 	mrsmi	r1, SPSR_abt
    40fc:	086f4000 	stmdaeq	pc!, {lr}^	; <UNPREDICTABLE>
    4100:	58130000 	ldmdapl	r3, {}	; <UNPREDICTABLE>
    4104:	76400041 	strbvc	r0, [r0], -r1, asr #32
    4108:	13000008 	movwne	r0, #8
    410c:	4000415c 	andmi	r4, r0, ip, asr r1
    4110:	00000887 	andeq	r0, r0, r7, lsl #17
    4114:	00416013 	subeq	r6, r1, r3, lsl r0
    4118:	00088e40 	andeq	r8, r8, r0, asr #28
    411c:	416c0e00 	cmnmi	ip, r0, lsl #28
    4120:	08954000 	ldmeq	r5, {lr}
    4124:	05bc0000 	ldreq	r0, [ip, #0]!
    4128:	010f0000 	mrseq	r0, CPSR
    412c:	00310150 	eorseq	r0, r1, r0, asr r1
    4130:	0041780e 	subeq	r7, r1, lr, lsl #16
    4134:	0007ef40 	andeq	lr, r7, r0, asr #30
    4138:	0005d300 	andeq	sp, r5, r0, lsl #6
    413c:	50010f00 	andpl	r0, r1, r0, lsl #30
    4140:	72000305 	andvc	r0, r0, #335544320	; 0x14000000
    4144:	13004001 	movwne	r4, #1
    4148:	400041b4 			; <UNDEFINED> instruction: 0x400041b4
    414c:	000008a6 	andeq	r0, r0, r6, lsr #17
    4150:	0041c00e 	subeq	ip, r1, lr
    4154:	0008ad40 	andeq	sl, r8, r0, asr #26
    4158:	0005f500 	andeq	pc, r5, r0, lsl #10
    415c:	51010f00 	tstpl	r1, r0, lsl #30
    4160:	010f3101 	tsteq	pc, r1, lsl #2
    4164:	00750250 	rsbseq	r0, r5, r0, asr r2
    4168:	41c80e00 	bicmi	r0, r8, r0, lsl #28
    416c:	08c34000 	stmiaeq	r3, {lr}^
    4170:	06080000 	streq	r0, [r8], -r0
    4174:	010f0000 	mrseq	r0, CPSR
    4178:	00380150 	eorseq	r0, r8, r0, asr r1
    417c:	0041d40e 	subeq	sp, r1, lr, lsl #8
    4180:	0008d440 	andeq	sp, r8, r0, asr #8
    4184:	00062200 	andeq	r2, r6, r0, lsl #4
    4188:	51010f00 	tstpl	r1, r0, lsl #30
    418c:	0f007502 	svceq	0x00007502
    4190:	75025001 	strvc	r5, [r2, #-1]
    4194:	e00e0000 	and	r0, lr, r0
    4198:	ea400041 	b	10042a4 <STACK_SIZE+0x8042a4>
    419c:	3c000008 	stccc	0, cr0, [r0], {8}
    41a0:	0f000006 	svceq	0x00000006
    41a4:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
    41a8:	50010f00 	andpl	r0, r1, r0, lsl #30
    41ac:	00007502 	andeq	r7, r0, r2, lsl #10
    41b0:	0041e80e 	subeq	lr, r1, lr, lsl #16
    41b4:	00090040 	andeq	r0, r9, r0, asr #32
    41b8:	00065100 	andeq	r5, r6, r0, lsl #2
    41bc:	50010f00 	andpl	r0, r1, r0, lsl #30
    41c0:	07e00a03 	strbeq	r0, [r0, r3, lsl #20]!
    41c4:	41f40e00 	mvnsmi	r0, r0, lsl #28
    41c8:	09114000 	ldmdbeq	r1, {lr}
    41cc:	066a0000 	strbteq	r0, [sl], -r0
    41d0:	010f0000 	mrseq	r0, CPSR
    41d4:	0f310151 	svceq	0x00310151
    41d8:	75025001 	strvc	r5, [r2, #-1]
    41dc:	000e0000 	andeq	r0, lr, r0
    41e0:	27400042 	strbcs	r0, [r0, -r2, asr #32]
    41e4:	84000009 	strhi	r0, [r0], #-9
    41e8:	0f000006 	svceq	0x00000006
    41ec:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    41f0:	50010fff 	strdpl	r0, [r1], -pc	; <UNPREDICTABLE>
    41f4:	00007502 	andeq	r7, r0, r2, lsl #10
    41f8:	0042080e 	subeq	r0, r2, lr, lsl #16
    41fc:	00093d40 	andeq	r3, r9, r0, asr #26
    4200:	00069700 	andeq	r9, r6, r0, lsl #14
    4204:	50010f00 	andpl	r0, r1, r0, lsl #30
    4208:	0e003101 	adfeqs	f3, f0, f1
    420c:	40004214 	andmi	r4, r0, r4, lsl r2
    4210:	000007ef 	andeq	r0, r0, pc, ror #15
    4214:	000006ae 	andeq	r0, r0, lr, lsr #13
    4218:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
    421c:	01721003 	cmneq	r2, r3
    4220:	280e0040 	stmdacs	lr, {r6}
    4224:	3e400042 	cdpcc	0, 4, cr0, cr0, cr2, {2}
    4228:	c3000001 	movwgt	r0, #1
    422c:	0f000006 	svceq	0x00000006
    4230:	41035001 	tstmi	r3, r1
    4234:	0e00244a 	cdpeq	4, 0, cr2, cr0, cr10, {2}
    4238:	40004240 	andmi	r4, r0, r0, asr #4
    423c:	0000013e 	andeq	r0, r0, lr, lsr r1
    4240:	000006d8 	ldrdeq	r0, [r0], -r8
    4244:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    4248:	00244a41 	eoreq	r4, r4, r1, asr #20
    424c:	00424c0e 	subeq	r4, r2, lr, lsl #24
    4250:	0007ef40 	andeq	lr, r7, r0, asr #30
    4254:	0006ef00 	andeq	lr, r6, r0, lsl #30
    4258:	50010f00 	andpl	r0, r1, r0, lsl #30
    425c:	72100305 	andsvc	r0, r0, #335544320	; 0x14000000
    4260:	0e004001 	cdpeq	0, 0, cr4, cr0, cr1, {0}
    4264:	40004258 	andmi	r4, r0, r8, asr r2
    4268:	000007ef 	andeq	r0, r0, pc, ror #15
    426c:	00000706 	andeq	r0, r0, r6, lsl #14
    4270:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
    4274:	01721003 	cmneq	r2, r3
    4278:	78130040 	ldmdavc	r3, {r6}
    427c:	3e400042 	cdpcc	0, 4, cr0, cr0, cr2, {2}
    4280:	13000001 	movwne	r0, #1
    4284:	40004290 	mulmi	r0, r0, r2
    4288:	0000013e 	andeq	r0, r0, lr, lsr r1
    428c:	00429c0e 	subeq	r9, r2, lr, lsl #24
    4290:	0007ef40 	andeq	lr, r7, r0, asr #30
    4294:	00072f00 	andeq	r2, r7, r0, lsl #30
    4298:	50010f00 	andpl	r0, r1, r0, lsl #30
    429c:	72100305 	andsvc	r0, r0, #335544320	; 0x14000000
    42a0:	13004001 	movwne	r4, #1
    42a4:	400042b8 			; <UNDEFINED> instruction: 0x400042b8
    42a8:	0000094e 	andeq	r0, r0, lr, asr #18
    42ac:	0042cc0e 	subeq	ip, r2, lr, lsl #24
    42b0:	0007ef40 	andeq	lr, r7, r0, asr #30
    42b4:	00075500 	andeq	r5, r7, r0, lsl #10
    42b8:	51010f00 	tstpl	r1, r0, lsl #30
    42bc:	0f007602 	svceq	0x00007602
    42c0:	03055001 	movweq	r5, #20481	; 0x5001
    42c4:	40017220 	andmi	r7, r1, r0, lsr #4
    42c8:	42e41000 	rscmi	r1, r4, #0
    42cc:	07ef4000 	strbeq	r4, [pc, r0]!
    42d0:	010f0000 	mrseq	r0, CPSR
    42d4:	7f760251 	svcvc	0x00760251
    42d8:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
    42dc:	01723c03 	cmneq	r2, r3, lsl #24
    42e0:	17000040 	strne	r0, [r0, -r0, asr #32]
    42e4:	00000048 	andeq	r0, r0, r8, asr #32
    42e8:	00000785 	andeq	r0, r0, r5, lsl #15
    42ec:	00006418 	andeq	r6, r0, r8, lsl r4
    42f0:	64180100 	ldrvs	r0, [r8], #-256	; 0xffffff00
    42f4:	10000000 	andne	r0, r0, r0
    42f8:	00361900 	eorseq	r1, r6, r0, lsl #18
    42fc:	04030000 	streq	r0, [r3], #-0
    4300:	0000076f 	andeq	r0, r0, pc, ror #14
    4304:	0000ef17 	andeq	lr, r0, r7, lsl pc
    4308:	0007a000 	andeq	sl, r7, r0
    430c:	00641800 	rsbeq	r1, r4, r0, lsl #16
    4310:	00040000 	andeq	r0, r4, r0
    4314:	0007f219 	andeq	pc, r7, r9, lsl r2	; <UNPREDICTABLE>
    4318:	90030100 	andls	r0, r3, r0, lsl #2
    431c:	1a000007 	bne	4340 <SVC_STACK_SIZE+0x340>
    4320:	00000ba3 	andeq	r0, r0, r3, lsr #23
    4324:	01332a01 	teqeq	r3, r1, lsl #20
    4328:	03050000 	movweq	r0, #20480	; 0x5000
    432c:	400175a0 	andmi	r7, r1, r0, lsr #11
    4330:	000b811a 	andeq	r8, fp, sl, lsl r1
    4334:	332b0100 	teqcc	fp, #0, 2
    4338:	05000001 	streq	r0, [r0, #-1]
    433c:	0175b003 	cmneq	r5, r3
    4340:	0bae1a40 	bleq	feb8ac48 <IRQ_STACK_BASE+0xbab8ac48>
    4344:	2c010000 	stccs	0, cr0, [r1], {-0}
    4348:	00000133 	andeq	r0, r0, r3, lsr r1
    434c:	75c00305 	strbvc	r0, [r0, #773]	; 0x305
    4350:	921a4001 	andsls	r4, sl, #1
    4354:	0100000b 	tsteq	r0, fp
    4358:	0001332d 	andeq	r3, r1, sp, lsr #6
    435c:	d0030500 	andle	r0, r3, r0, lsl #10
    4360:	1b400175 	blne	100493c <STACK_SIZE+0x80493c>
    4364:	00000133 	andeq	r0, r0, r3, lsr r1
    4368:	08012402 	stmdaeq	r1, {r1, sl, sp}
    436c:	7b1c0000 	blvc	704374 <IRQ_STACK_SIZE+0x6fc374>
    4370:	1d000000 	stcne	0, cr0, [r0, #-0]
    4374:	0bff1b00 	bleq	fffcaf7c <IRQ_STACK_BASE+0xbbfcaf7c>
    4378:	5a020000 	bpl	84380 <IRQ_STACK_SIZE+0x7c380>
    437c:	0000081c 	andeq	r0, r0, ip, lsl r8
    4380:	0000411c 	andeq	r4, r0, ip, lsl r1
    4384:	00411c00 	subeq	r1, r1, r0, lsl #24
    4388:	6b1c0000 	blvs	704390 <IRQ_STACK_SIZE+0x6fc390>
    438c:	00000000 	andeq	r0, r0, r0
    4390:	0003061b 	andeq	r0, r3, fp, lsl r6
    4394:	2da90400 	cfstrscs	mvf0, [r9]
    4398:	1c000008 	stcne	0, cr0, [r0], {8}
    439c:	00000048 	andeq	r0, r0, r8, asr #32
    43a0:	02fc1e00 	rscseq	r1, ip, #0, 28
    43a4:	aa040000 	bge	1043ac <IRQ_STACK_SIZE+0xfc3ac>
    43a8:	00000048 	andeq	r0, r0, r8, asr #32
    43ac:	000b581e 	andeq	r5, fp, lr, lsl r8
    43b0:	48370200 	ldmdami	r7!, {r9}
    43b4:	1b000000 	blne	43bc <SVC_STACK_SIZE+0x3bc>
    43b8:	00000c2c 	andeq	r0, r0, ip, lsr #24
    43bc:	08593202 	ldmdaeq	r9, {r1, r9, ip, sp}^
    43c0:	481c0000 	ldmdami	ip, {}	; <UNPREDICTABLE>
    43c4:	1c000000 	stcne	0, cr0, [r0], {-0}
    43c8:	00000048 	andeq	r0, r0, r8, asr #32
    43cc:	0b671e00 	bleq	19cbbd4 <STACK_SIZE+0x11cbbd4>
    43d0:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
    43d4:	00000048 	andeq	r0, r0, r8, asr #32
    43d8:	000be41e 	andeq	lr, fp, lr, lsl r4
    43dc:	74250200 	strtvc	r0, [r5], #-512	; 0xfffffe00
    43e0:	1f000000 	svcne	0x00000000
    43e4:	00000350 	andeq	r0, r0, r0, asr r3
    43e8:	761b7a04 	ldrvc	r7, [fp], -r4, lsl #20
    43ec:	0200000b 	andeq	r0, r0, #11
    43f0:	00088721 	andeq	r8, r8, r1, lsr #14
    43f4:	00411c00 	subeq	r1, r1, r0, lsl #24
    43f8:	1f000000 	svcne	0x00000000
    43fc:	00000b49 	andeq	r0, r0, r9, asr #22
    4400:	031f1a02 	tsteq	pc, #8192	; 0x2000
    4404:	0200000b 	andeq	r0, r0, #11
    4408:	0b3a1b47 	bleq	e8b12c <STACK_SIZE+0x68b12c>
    440c:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
    4410:	000008a6 	andeq	r0, r0, r6, lsr #17
    4414:	0000411c 	andeq	r4, r0, ip, lsl r1
    4418:	7f1f0000 	svcvc	0x001f0000
    441c:	02000009 	andeq	r0, r0, #9
    4420:	08261b7e 	stmdaeq	r6!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, ip}
    4424:	7f020000 	svcvc	0x00020000
    4428:	000008c3 	andeq	r0, r0, r3, asr #17
    442c:	0000411c 	andeq	r4, r0, ip, lsl r1
    4430:	00411c00 	subeq	r1, r1, r0, lsl #24
    4434:	1b000000 	blne	443c <SVC_STACK_SIZE+0x43c>
    4438:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
    443c:	08d48b02 	ldmeq	r4, {r1, r8, r9, fp, pc}^
    4440:	411c0000 	tstmi	ip, r0
    4444:	00000000 	andeq	r0, r0, r0
    4448:	000a751b 	andeq	r7, sl, fp, lsl r5
    444c:	ea880200 	b	fe204c54 <IRQ_STACK_BASE+0xba204c54>
    4450:	1c000008 	stcne	0, cr0, [r0], {8}
    4454:	00000041 	andeq	r0, r0, r1, asr #32
    4458:	0000411c 	andeq	r4, r0, ip, lsl r1
    445c:	4d1b0000 	ldcmi	0, cr0, [fp, #-0]
    4460:	02000008 	andeq	r0, r0, #8
    4464:	00090087 	andeq	r0, r9, r7, lsl #1
    4468:	00411c00 	subeq	r1, r1, r0, lsl #24
    446c:	411c0000 	tstmi	ip, r0
    4470:	00000000 	andeq	r0, r0, r0
    4474:	0008331b 	andeq	r3, r8, fp, lsl r3
    4478:	11840200 	orrne	r0, r4, r0, lsl #4
    447c:	1c000009 	stcne	0, cr0, [r0], {9}
    4480:	00000041 	andeq	r0, r0, r1, asr #32
    4484:	07c71b00 	strbeq	r1, [r7, r0, lsl #22]
    4488:	52020000 	andpl	r0, r2, #0
    448c:	00000927 	andeq	r0, r0, r7, lsr #18
    4490:	0000411c 	andeq	r4, r0, ip, lsl r1
    4494:	00411c00 	subeq	r1, r1, r0, lsl #24
    4498:	1b000000 	blne	44a0 <SVC_STACK_SIZE+0x4a0>
    449c:	000006a6 	andeq	r0, r0, r6, lsr #13
    44a0:	093d4f02 	ldmdbeq	sp!, {r1, r8, r9, sl, fp, lr}
    44a4:	411c0000 	tstmi	ip, r0
    44a8:	1c000000 	stcne	0, cr0, [r0], {-0}
    44ac:	00000041 	andeq	r0, r0, r1, asr #32
    44b0:	07961b00 	ldreq	r1, [r6, r0, lsl #22]
    44b4:	4b020000 	blmi	844bc <IRQ_STACK_SIZE+0x7c4bc>
    44b8:	0000094e 	andeq	r0, r0, lr, asr #18
    44bc:	0000411c 	andeq	r4, r0, ip, lsl r1
    44c0:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    44c4:	0300000c 	movweq	r0, #12
    44c8:	00481c07 	subeq	r1, r8, r7, lsl #24
    44cc:	481c0000 	ldmdami	ip, {}	; <UNPREDICTABLE>
    44d0:	1c000000 	stcne	0, cr0, [r0], {-0}
    44d4:	00000048 	andeq	r0, r0, r8, asr #32
    44d8:	00b50000 	adcseq	r0, r5, r0
    44dc:	00040000 	andeq	r0, r4, r0
    44e0:	00000be8 	andeq	r0, r0, r8, ror #23
    44e4:	01d00104 	bicseq	r0, r0, r4, lsl #2
    44e8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    44ec:	e400000c 	str	r0, [r0], #-12
    44f0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    44f4:	1c400043 	mcrrne	0, 4, r0, r0, cr3
    44f8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    44fc:	0200000d 	andeq	r0, r0, #13
    4500:	00000c0e 	andeq	r0, r0, lr, lsl #24
    4504:	43f40601 	mvnsmi	r0, #1048576	; 0x100000
    4508:	001c4000 	andseq	r4, ip, r0
    450c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4510:	00000062 	andeq	r0, r0, r2, rrx
    4514:	000c4503 	andeq	r4, ip, r3, lsl #10
    4518:	62060100 	andvs	r0, r6, #0, 2
    451c:	01000000 	mrseq	r0, (UNDEF: 0)
    4520:	0c590350 	mrrceq	3, 5, r0, r9, cr0
    4524:	06010000 	streq	r0, [r1], -r0
    4528:	00000062 	andeq	r0, r0, r2, rrx
    452c:	69035101 	stmdbvs	r3, {r0, r8, ip, lr}
    4530:	0100000c 	tsteq	r0, ip
    4534:	00006206 	andeq	r6, r0, r6, lsl #4
    4538:	00520100 	subseq	r0, r2, r0, lsl #2
    453c:	ab070404 	blge	1c5554 <IRQ_STACK_SIZE+0x1bd554>
    4540:	05000001 	streq	r0, [r0, #-1]
    4544:	00000062 	andeq	r0, r0, r2, rrx
    4548:	0000007f 	andeq	r0, r0, pc, ror r0
    454c:	00007f06 	andeq	r7, r0, r6, lsl #30
    4550:	7f060100 	svcvc	0x00060100
    4554:	10000000 	andne	r0, r0, r0
    4558:	07040400 	streq	r0, [r4, -r0, lsl #8]
    455c:	00000289 	andeq	r0, r0, r9, lsl #5
    4560:	00003607 	andeq	r3, r0, r7, lsl #12
    4564:	69030100 	stmdbvs	r3, {r8}
    4568:	05000000 	streq	r0, [r0, #-0]
    456c:	017f7803 	cmneq	pc, r3, lsl #16
    4570:	00620540 	rsbeq	r0, r2, r0, asr #10
    4574:	00a70000 	adceq	r0, r7, r0
    4578:	7f060000 	svcvc	0x00060000
    457c:	10000000 	andne	r0, r0, r0
    4580:	001c0700 	andseq	r0, ip, r0, lsl #14
    4584:	04010000 	streq	r0, [r1], #-0
    4588:	00000097 	muleq	r0, r7, r0
    458c:	80000305 	andhi	r0, r0, r5, lsl #6
    4590:	6e004001 	cdpvs	0, 0, cr4, cr0, cr1, {0}
    4594:	04000001 	streq	r0, [r0], #-1
    4598:	000c5300 	andeq	r5, ip, r0, lsl #6
    459c:	d0010400 	andle	r0, r1, r0, lsl #8
    45a0:	01000001 	tsteq	r0, r1
    45a4:	00000c9e 	muleq	r0, lr, ip
    45a8:	000000e4 	andeq	r0, r0, r4, ror #1
    45ac:	40004410 	andmi	r4, r0, r0, lsl r4
    45b0:	000000b4 	strheq	r0, [r0], -r4
    45b4:	00000e04 	andeq	r0, r0, r4, lsl #28
    45b8:	ad060102 	stfges	f0, [r6, #-8]
    45bc:	02000000 	andeq	r0, r0, #0
    45c0:	00ab0801 	adceq	r0, fp, r1, lsl #16
    45c4:	02020000 	andeq	r0, r2, #0
    45c8:	0002cf05 	andeq	ip, r2, r5, lsl #30
    45cc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    45d0:	0000003f 	andeq	r0, r0, pc, lsr r0
    45d4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    45d8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    45dc:	01ab0704 			; <UNDEFINED> instruction: 0x01ab0704
    45e0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    45e4:	00029d05 	andeq	r9, r2, r5, lsl #26
    45e8:	07080200 	streq	r0, [r8, -r0, lsl #4]
    45ec:	000001a1 	andeq	r0, r0, r1, lsr #3
    45f0:	a2050402 	andge	r0, r5, #33554432	; 0x2000000
    45f4:	02000002 	andeq	r0, r0, #2
    45f8:	02890704 	addeq	r0, r9, #4, 14	; 0x100000
    45fc:	04020000 	streq	r0, [r2], #-0
    4600:	0001a607 	andeq	sl, r1, r7, lsl #12
    4604:	78040400 	stmdavc	r4, {sl}
    4608:	02000000 	andeq	r0, r0, #0
    460c:	00b40801 	adcseq	r0, r4, r1, lsl #16
    4610:	ad050000 	stcge	0, cr0, [r5, #-0]
    4614:	0200000c 	andeq	r0, r0, #12
    4618:	00007292 	muleq	r0, r2, r2
    461c:	0c790600 	ldcleq	6, cr0, [r9], #-0
    4620:	0a010000 	beq	44628 <IRQ_STACK_SIZE+0x3c628>
    4624:	0000007f 	andeq	r0, r0, pc, ror r0
    4628:	40004410 	andmi	r4, r0, r0, lsl r4
    462c:	0000004c 	andeq	r0, r0, ip, asr #32
    4630:	00cf9c01 	sbceq	r9, pc, r1, lsl #24
    4634:	69070000 	stmdbvs	r7, {}	; <UNPREDICTABLE>
    4638:	0100636e 	tsteq	r0, lr, ror #6
    463c:	0000410a 	andeq	r4, r0, sl, lsl #2
    4640:	004df900 	subeq	pc, sp, r0, lsl #18
    4644:	0cc40800 	stcleq	8, cr0, [r4], {0}
    4648:	0c010000 	stceq	0, cr0, [r1], {-0}
    464c:	0000007f 	andeq	r0, r0, pc, ror r0
    4650:	00004e27 	andeq	r4, r0, r7, lsr #28
    4654:	000ccd09 	andeq	ip, ip, r9, lsl #26
    4658:	7f0d0100 	svcvc	0x000d0100
    465c:	01000000 	mrseq	r0, (UNDEF: 0)
    4660:	b50a0051 	strlt	r0, [sl, #-81]	; 0xffffffaf
    4664:	0100000c 	tsteq	r0, ip
    4668:	0000481a 	andeq	r4, r0, sl, lsl r8
    466c:	00445c00 	subeq	r5, r4, r0, lsl #24
    4670:	00000840 	andeq	r0, r0, r0, asr #16
    4674:	0a9c0100 	beq	fe704a7c <IRQ_STACK_BASE+0xba704a7c>
    4678:	00000c8e 	andeq	r0, r0, lr, lsl #25
    467c:	00481f01 	subeq	r1, r8, r1, lsl #30
    4680:	44640000 	strbtmi	r0, [r4], #-0
    4684:	000c4000 	andeq	r4, ip, r0
    4688:	9c010000 	stcls	0, cr0, [r1], {-0}
    468c:	000cd60a 	andeq	sp, ip, sl, lsl #12
    4690:	48240100 	stmdami	r4!, {r8}
    4694:	70000000 	andvc	r0, r0, r0
    4698:	10400044 	subne	r0, r0, r4, asr #32
    469c:	01000000 	mrseq	r0, (UNDEF: 0)
    46a0:	0c7f0a9c 	ldcleq	10, cr0, [pc], #-624	; 4438 <SVC_STACK_SIZE+0x438>
    46a4:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    46a8:	00000048 	andeq	r0, r0, r8, asr #32
    46ac:	40004480 	andmi	r4, r0, r0, lsl #9
    46b0:	0000000c 	andeq	r0, r0, ip
    46b4:	2a0b9c01 	bcs	2eb6c0 <IRQ_STACK_SIZE+0x2e36c0>
    46b8:	0100000e 	tsteq	r0, lr
    46bc:	00448c2e 	subeq	r8, r4, lr, lsr #24
    46c0:	00003840 	andeq	r3, r0, r0, asr #16
    46c4:	509c0100 	addspl	r0, ip, r0, lsl #2
    46c8:	0c000001 	stceq	0, cr0, [r0], {1}
    46cc:	2e010076 	mcrcs	0, 0, r0, cr1, cr6, {3}
    46d0:	00000048 	andeq	r0, r0, r8, asr #32
    46d4:	690d5001 	stmdbvs	sp, {r0, ip, lr}
    46d8:	50300100 	eorspl	r0, r0, r0, lsl #2
    46dc:	02000001 	andeq	r0, r0, #1
    46e0:	0e007c91 	mcreq	12, 0, r7, cr0, cr1, {4}
    46e4:	00000041 	andeq	r0, r0, r1, asr #32
    46e8:	000ca809 	andeq	sl, ip, r9, lsl #16
    46ec:	7f080100 	svcvc	0x00080100
    46f0:	05000000 	streq	r0, [r0, #-0]
    46f4:	01804803 	orreq	r4, r0, r3, lsl #16
    46f8:	0ce40f40 	stcleq	15, cr0, [r4], #256	; 0x100
    46fc:	07010000 	streq	r0, [r1, -r0]
    4700:	0000002c 	andeq	r0, r0, ip, lsr #32
    4704:	00068f00 	andeq	r8, r6, r0, lsl #30
    4708:	46000400 	strmi	r0, [r0], -r0, lsl #8
    470c:	0400000d 	streq	r0, [r0], #-13
    4710:	0001d001 	andeq	sp, r1, r1
    4714:	0d6d0100 	stfeqe	f0, [sp, #-0]
    4718:	00e40000 	rsceq	r0, r4, r0
    471c:	44c40000 	strbmi	r0, [r4], #0
    4720:	0cc04000 	stcleq	0, cr4, [r0], {0}
    4724:	0ea50000 	cdpeq	0, 10, cr0, cr5, cr0, {0}
    4728:	01020000 	mrseq	r0, (UNDEF: 2)
    472c:	0000ad06 	andeq	sl, r0, r6, lsl #26
    4730:	08010200 	stmdaeq	r1, {r9}
    4734:	000000ab 	andeq	r0, r0, fp, lsr #1
    4738:	cf050202 	svcgt	0x00050202
    473c:	02000002 	andeq	r0, r0, #2
    4740:	003f0702 	eorseq	r0, pc, r2, lsl #14
    4744:	04030000 	streq	r0, [r3], #-0
    4748:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    474c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4750:	000001ab 	andeq	r0, r0, fp, lsr #3
    4754:	9d050802 	stcls	8, cr0, [r5, #-8]
    4758:	02000002 	andeq	r0, r0, #2
    475c:	01a10708 			; <UNDEFINED> instruction: 0x01a10708
    4760:	04020000 	streq	r0, [r2], #-0
    4764:	0002a205 	andeq	sl, r2, r5, lsl #4
    4768:	07040200 	streq	r0, [r4, -r0, lsl #4]
    476c:	00000289 	andeq	r0, r0, r9, lsl #5
    4770:	04020404 	streq	r0, [r2], #-1028	; 0xfffffbfc
    4774:	0001a607 	andeq	sl, r1, r7, lsl #12
    4778:	08010200 	stmdaeq	r1, {r9}
    477c:	000000b4 	strheq	r0, [r0], -r4
    4780:	000d7405 	andeq	r7, sp, r5, lsl #8
    4784:	01410100 	mrseq	r0, (UNDEF: 81)
    4788:	000d5906 	andeq	r5, sp, r6, lsl #18
    478c:	01700100 	cmneq	r0, r0, lsl #2
    4790:	0000009b 	muleq	r0, fp, r0
    4794:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    4798:	41720100 	cmnmi	r2, r0, lsl #2
    479c:	00000000 	andeq	r0, r0, r0
    47a0:	000dc505 	andeq	ip, sp, r5, lsl #10
    47a4:	01480100 	mrseq	r0, (UNDEF: 88)
    47a8:	000cf106 	andeq	pc, ip, r6, lsl #2
    47ac:	01550100 	cmpeq	r5, r0, lsl #2
    47b0:	000000bb 	strheq	r0, [r0], -fp
    47b4:	646d6307 	strbtvs	r6, [sp], #-775	; 0xfffffcf9
    47b8:	41570100 	cmpmi	r7, r0, lsl #2
    47bc:	00000000 	andeq	r0, r0, r0
    47c0:	000daa05 	andeq	sl, sp, r5, lsl #20
    47c4:	01fe0100 	mvnseq	r0, r0, lsl #2
    47c8:	000dd708 	andeq	sp, sp, r8, lsl #14
    47cc:	c4260100 	strtgt	r0, [r6], #-256	; 0xffffff00
    47d0:	a8400044 	stmdage	r0, {r2, r6}^
    47d4:	01000000 	mrseq	r0, (UNDEF: 0)
    47d8:	0000e89c 	muleq	r0, ip, r8
    47dc:	007b0900 	rsbseq	r0, fp, r0, lsl #18
    47e0:	44c40000 	strbmi	r0, [r4], #0
    47e4:	0b104000 	bleq	4147ec <IRQ_STACK_SIZE+0x40c7ec>
    47e8:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    47ec:	0e000a00 	vmlaeq.f32	s0, s0, s0
    47f0:	7b010000 	blvc	447f8 <IRQ_STACK_SIZE+0x3c7f8>
    47f4:	00000048 	andeq	r0, r0, r8, asr #32
    47f8:	00010401 	andeq	r0, r1, r1, lsl #8
    47fc:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4800:	7d010064 	stcvc	0, cr0, [r1, #-400]	; 0xfffffe70
    4804:	00000041 	andeq	r0, r0, r1, asr #32
    4808:	0d0b0600 	stceq	6, cr0, [fp, #-0]
    480c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    4810:	00011c01 	andeq	r1, r1, r1, lsl #24
    4814:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4818:	8b010064 	blhi	449b0 <IRQ_STACK_SIZE+0x3c9b0>
    481c:	00000041 	andeq	r0, r0, r1, asr #32
    4820:	0d150a00 	vldreq	s0, [r5, #-0]
    4824:	96010000 	strls	r0, [r1], -r0
    4828:	00000048 	andeq	r0, r0, r8, asr #32
    482c:	00013801 	andeq	r3, r1, r1, lsl #16
    4830:	6d630700 	stclvs	7, cr0, [r3, #-0]
    4834:	98010064 	stmdals	r1, {r2, r5, r6}
    4838:	00000041 	andeq	r0, r0, r1, asr #32
    483c:	0d1f0600 	ldceq	6, cr0, [pc, #-0]	; 4844 <SVC_STACK_SIZE+0x844>
    4840:	a6010000 	strge	r0, [r1], -r0
    4844:	00015a01 	andeq	r5, r1, r1, lsl #20
    4848:	6e650b00 	vmulvs.f64	d16, d5, d0
    484c:	48a60100 	stmiami	r6!, {r8}
    4850:	07000000 	streq	r0, [r0, -r0]
    4854:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4858:	0041a801 	subeq	sl, r1, r1, lsl #16
    485c:	06000000 	streq	r0, [r0], -r0
    4860:	00000d93 	muleq	r0, r3, sp
    4864:	7201be01 	andvc	fp, r1, #1, 28
    4868:	07000001 	streq	r0, [r0, -r1]
    486c:	00646d63 	rsbeq	r6, r4, r3, ror #26
    4870:	0041c001 	subeq	ip, r1, r1
    4874:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4878:	00000df1 	strdeq	r0, [r0], -r1
    487c:	456c3001 	strbmi	r3, [ip, #-1]!
    4880:	03104000 	tsteq	r0, #0
    4884:	9c010000 	stcls	0, cr0, [r1], {-0}
    4888:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    488c:	00009b09 	andeq	r9, r0, r9, lsl #22
    4890:	00456c00 	subeq	r6, r5, r0, lsl #24
    4894:	000b4840 	andeq	r4, fp, r0, asr #16
    4898:	0c320100 	ldfeqs	f0, [r2], #-0
    489c:	000000a3 	andeq	r0, r0, r3, lsr #1
    48a0:	400045a8 	andmi	r4, r0, r8, lsr #11
    48a4:	00000b68 	andeq	r0, r0, r8, ror #22
    48a8:	01b63701 			; <UNDEFINED> instruction: 0x01b63701
    48ac:	680d0000 	stmdavs	sp, {}	; <UNPREDICTABLE>
    48b0:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    48b4:	000000af 	andeq	r0, r0, pc, lsr #1
    48b8:	0c000000 	stceq	0, cr0, [r0], {-0}
    48bc:	000000e8 	andeq	r0, r0, r8, ror #1
    48c0:	4000461c 	andmi	r4, r0, ip, lsl r6
    48c4:	00000b90 	muleq	r0, r0, fp
    48c8:	01f03901 	mvnseq	r3, r1, lsl #18
    48cc:	900d0000 	andls	r0, sp, r0
    48d0:	0f00000b 	svceq	0x0000000b
    48d4:	000000f8 	strdeq	r0, [r0], -r8
    48d8:	00008310 	andeq	r8, r0, r0, lsl r3
    48dc:	00462400 	subeq	r2, r6, r0, lsl #8
    48e0:	000bb040 	andeq	fp, fp, r0, asr #32
    48e4:	0d7f0100 	ldfeqe	f0, [pc, #-0]	; 48ec <SVC_STACK_SIZE+0x8ec>
    48e8:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    48ec:	00008f0f 	andeq	r8, r0, pc, lsl #30
    48f0:	00000000 	andeq	r0, r0, r0
    48f4:	01040c00 	tsteq	r4, r0, lsl #24
    48f8:	46a00000 	strtmi	r0, [r0], r0
    48fc:	0bd04000 	bleq	ff414904 <IRQ_STACK_BASE+0xbb414904>
    4900:	3a010000 	bcc	44908 <IRQ_STACK_SIZE+0x3c908>
    4904:	0000020f 	andeq	r0, r0, pc, lsl #4
    4908:	000bd00d 	andeq	sp, fp, sp
    490c:	01100f00 	tsteq	r0, r0, lsl #30
    4910:	00000000 	andeq	r0, r0, r0
    4914:	00011c0c 	andeq	r1, r1, ip, lsl #24
    4918:	0046f000 	subeq	pc, r6, r0
    491c:	000be840 	andeq	lr, fp, r0, asr #16
    4920:	2f3b0100 	svccs	0x003b0100
    4924:	0d000002 	stceq	0, cr0, [r0, #-8]
    4928:	00000be8 	andeq	r0, r0, r8, ror #23
    492c:	00012c0e 	andeq	r2, r1, lr, lsl #24
    4930:	00000300 	andeq	r0, r0, r0, lsl #6
    4934:	0001380c 	andeq	r3, r1, ip, lsl #16
    4938:	00474800 	subeq	r4, r7, r0, lsl #16
    493c:	000c0840 	andeq	r0, ip, r0, asr #16
    4940:	553c0100 	ldrpl	r0, [ip, #-256]!	; 0xffffff00
    4944:	11000002 	tstne	r0, r2
    4948:	00000144 	andeq	r0, r0, r4, asr #2
    494c:	0c080d01 	stceq	13, cr0, [r8], {1}
    4950:	4e0e0000 	cdpmi	0, 0, cr0, cr14, cr0, {0}
    4954:	07000001 	streq	r0, [r0, -r1]
    4958:	bb100000 	bllt	404960 <IRQ_STACK_SIZE+0x3fc960>
    495c:	b4000000 	strlt	r0, [r0], #-0
    4960:	28400047 	stmdacs	r0, {r0, r1, r2, r6}^
    4964:	0100000c 	tsteq	r0, ip
    4968:	015a123e 	cmpeq	sl, lr, lsr r2
    496c:	47b40000 	ldrmi	r0, [r4, r0]!
    4970:	0c404000 	mareq	acc0, r4, r0
    4974:	00010000 	andeq	r0, r1, r0
    4978:	0c400d01 	mcrreq	13, 0, r0, r0, cr1
    497c:	660e0000 	strvs	r0, [lr], -r0
    4980:	06000001 	streq	r0, [r0], -r1
    4984:	00008310 	andeq	r8, r0, r0, lsl r3
    4988:	0047b400 	subeq	fp, r7, r0, lsl #8
    498c:	000c5840 	andeq	r5, ip, r0, asr #16
    4990:	0dc20100 	stfeqe	f0, [r2]
    4994:	00000c58 	andeq	r0, r0, r8, asr ip
    4998:	00008f0e 	andeq	r8, r0, lr, lsl #30
    499c:	00003700 	andeq	r3, r0, r0, lsl #14
    49a0:	00000000 	andeq	r0, r0, r0
    49a4:	00007b13 	andeq	r7, r0, r3, lsl fp
    49a8:	00487c00 	subeq	r7, r8, r0, lsl #24
    49ac:	00004040 	andeq	r4, r0, r0, asr #32
    49b0:	139c0100 	orrsne	r0, ip, #0, 2
    49b4:	0000009b 	muleq	r0, fp, r0
    49b8:	400048bc 			; <UNDEFINED> instruction: 0x400048bc
    49bc:	00000044 	andeq	r0, r0, r4, asr #32
    49c0:	fb149c01 	blx	52b9ce <IRQ_STACK_SIZE+0x5239ce>
    49c4:	0100000c 	tsteq	r0, ip
    49c8:	00490050 	subeq	r0, r9, r0, asr r0
    49cc:	00001840 	andeq	r1, r0, r0, asr #16
    49d0:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    49d4:	000000a3 	andeq	r0, r0, r3, lsr #1
    49d8:	40004918 	andmi	r4, r0, r8, lsl r9
    49dc:	00000060 	andeq	r0, r0, r0, rrx
    49e0:	02e89c01 	rsceq	r9, r8, #256	; 0x100
    49e4:	af0e0000 	svcge	0x000e0000
    49e8:	00000000 	andeq	r0, r0, r0
    49ec:	0d291600 	stceq	6, cr1, [r9, #-0]
    49f0:	61010000 	mrsvs	r0, (UNDEF: 1)
    49f4:	00000048 	andeq	r0, r0, r8, asr #32
    49f8:	40004978 	andmi	r4, r0, r8, ror r9
    49fc:	00000068 	andeq	r0, r0, r8, rrx
    4a00:	030e9c01 	movweq	r9, #60417	; 0xec01
    4a04:	63170000 	tstvs	r7, #0
    4a08:	0100646d 	tsteq	r0, sp, ror #8
    4a0c:	00004163 	andeq	r4, r0, r3, ror #2
    4a10:	15000800 	strne	r0, [r0, #-2048]	; 0xfffff800
    4a14:	00000083 	andeq	r0, r0, r3, lsl #1
    4a18:	400049e0 	andmi	r4, r0, r0, ror #19
    4a1c:	00000060 	andeq	r0, r0, r0, rrx
    4a20:	03289c01 	teqeq	r8, #256	; 0x100
    4a24:	8f0e0000 	svchi	0x000e0000
    4a28:	37000000 	strcc	r0, [r0, -r0]
    4a2c:	00e81500 	rsceq	r1, r8, r0, lsl #10
    4a30:	4a400000 	bmi	1004a38 <STACK_SIZE+0x804a38>
    4a34:	00bc4000 	adcseq	r4, ip, r0
    4a38:	9c010000 	stcls	0, cr0, [r1], {-0}
    4a3c:	0000035e 	andeq	r0, r0, lr, asr r3
    4a40:	0000f80e 	andeq	pc, r0, lr, lsl #16
    4a44:	83102900 	tsthi	r0, #0, 18
    4a48:	40000000 	andmi	r0, r0, r0
    4a4c:	8040004a 	subhi	r0, r0, sl, asr #32
    4a50:	0100000c 	tsteq	r0, ip
    4a54:	0c800d7f 	stceq	13, cr0, [r0], {127}	; 0x7f
    4a58:	8f0e0000 	svchi	0x000e0000
    4a5c:	37000000 	strcc	r0, [r0, -r0]
    4a60:	15000000 	strne	r0, [r0, #-0]
    4a64:	00000104 	andeq	r0, r0, r4, lsl #2
    4a68:	40004afc 	strdmi	r4, [r0], -ip
    4a6c:	00000068 	andeq	r0, r0, r8, rrx
    4a70:	03789c01 	cmneq	r8, #256	; 0x100
    4a74:	100e0000 	andne	r0, lr, r0
    4a78:	02000001 	andeq	r0, r0, #1
    4a7c:	011c1500 	tsteq	ip, r0, lsl #10
    4a80:	4b640000 	blmi	1904a88 <STACK_SIZE+0x1104a88>
    4a84:	006c4000 	rsbeq	r4, ip, r0
    4a88:	9c010000 	stcls	0, cr0, [r1], {-0}
    4a8c:	00000392 	muleq	r0, r2, r3
    4a90:	00012c0e 	andeq	r2, r1, lr, lsl #24
    4a94:	15000300 	strne	r0, [r0, #-768]	; 0xfffffd00
    4a98:	00000138 	andeq	r0, r0, r8, lsr r1
    4a9c:	40004bd0 	ldrdmi	r4, [r0], -r0
    4aa0:	00000088 	andeq	r0, r0, r8, lsl #1
    4aa4:	03b59c01 			; <UNDEFINED> instruction: 0x03b59c01
    4aa8:	44180000 	ldrmi	r0, [r8], #-0
    4aac:	3a000001 	bcc	4ab8 <SVC_STACK_SIZE+0xab8>
    4ab0:	0e00004e 	cdpeq	0, 0, cr0, cr0, cr14, {2}
    4ab4:	0000014e 	andeq	r0, r0, lr, asr #2
    4ab8:	5a150007 	bpl	544adc <IRQ_STACK_SIZE+0x53cadc>
    4abc:	58000001 	stmdapl	r0, {r0}
    4ac0:	c040004c 	subgt	r0, r0, ip, asr #32
    4ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ac8:	0003eb9c 	muleq	r3, ip, fp
    4acc:	01660e00 	cmneq	r6, r0, lsl #28
    4ad0:	10060000 	andne	r0, r6, r0
    4ad4:	00000083 	andeq	r0, r0, r3, lsl #1
    4ad8:	40004c58 	andmi	r4, r0, r8, asr ip
    4adc:	00000ca0 	andeq	r0, r0, r0, lsr #25
    4ae0:	a00dc201 	andge	ip, sp, r1, lsl #4
    4ae4:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    4ae8:	0000008f 	andeq	r0, r0, pc, lsl #1
    4aec:	00000037 	andeq	r0, r0, r7, lsr r0
    4af0:	000d3308 	andeq	r3, sp, r8, lsl #6
    4af4:	18cd0100 	stmiane	sp, {r8}^
    4af8:	e040004d 	sub	r0, r0, sp, asr #32
    4afc:	01000000 	mrseq	r0, (UNDEF: 0)
    4b00:	0004949c 	muleq	r4, ip, r4
    4b04:	6e651900 	cdpvs	9, 6, cr1, cr5, cr0, {0}
    4b08:	41cd0100 	bicmi	r0, sp, r0, lsl #2
    4b0c:	5b000000 	blpl	4b14 <SVC_STACK_SIZE+0xb14>
    4b10:	1a00004e 	bne	4c50 <SVC_STACK_SIZE+0xc50>
    4b14:	40004d84 	andmi	r4, r0, r4, lsl #27
    4b18:	0000061e 	andeq	r0, r0, lr, lsl r6
    4b1c:	00000429 	andeq	r0, r0, r9, lsr #8
    4b20:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4b24:	011b6b08 	tsteq	fp, r8, lsl #22
    4b28:	01f30350 	mvnseq	r0, r0, asr r3
    4b2c:	c41c0050 	ldrgt	r0, [ip], #-80	; 0xffffffb0
    4b30:	3440004d 	strbcc	r0, [r0], #-77	; 0xffffffb3
    4b34:	42000006 	andmi	r0, r0, #6
    4b38:	1b000004 	blne	4b50 <SVC_STACK_SIZE+0xb50>
    4b3c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    4b40:	50011b6b 	andpl	r1, r1, fp, ror #22
    4b44:	1c003001 	stcne	0, cr3, [r0], {1}
    4b48:	40004dd4 	ldrdmi	r4, [r0], -r4	; <UNPREDICTABLE>
    4b4c:	0000064a 	andeq	r0, r0, sl, asr #12
    4b50:	00000460 	andeq	r0, r0, r0, ror #8
    4b54:	0152011b 	cmpeq	r2, fp, lsl r1
    4b58:	51011b30 	tstpl	r1, r0, lsr fp
    4b5c:	1b6b0802 	blne	1ac6b6c <STACK_SIZE+0x12c6b6c>
    4b60:	30015001 	andcc	r5, r1, r1
    4b64:	4de01c00 	stclmi	12, cr1, [r0]
    4b68:	06654000 	strbteq	r4, [r5], -r0
    4b6c:	04790000 	ldrbteq	r0, [r9], #-0
    4b70:	011b0000 	tsteq	fp, r0
    4b74:	6b080251 	blvs	2054c0 <IRQ_STACK_SIZE+0x1fd4c0>
    4b78:	0150011b 	cmpeq	r0, fp, lsl r1
    4b7c:	f81d0030 			; <UNDEFINED> instruction: 0xf81d0030
    4b80:	7b40004d 	blvc	1004cbc <STACK_SIZE+0x804cbc>
    4b84:	1b000006 	blne	4ba4 <SVC_STACK_SIZE+0xba4>
    4b88:	31015201 	tstcc	r1, r1, lsl #4
    4b8c:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    4b90:	011b6b08 	tsteq	fp, r8, lsl #22
    4b94:	00300150 	eorseq	r0, r0, r0, asr r1
    4b98:	0d430800 	stcleq	8, cr0, [r3, #-0]
    4b9c:	e4010000 	str	r0, [r1], #-0
    4ba0:	40004df8 	strdmi	r4, [r0], -r8
    4ba4:	0000008c 	andeq	r0, r0, ip, lsl #1
    4ba8:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    4bac:	641e0000 	ldrvs	r0, [lr], #-0
    4bb0:	0100000d 	tsteq	r0, sp
    4bb4:	000048e6 	andeq	r4, r0, r6, ror #17
    4bb8:	004e9500 	subeq	r9, lr, r0, lsl #10
    4bbc:	bb150000 	bllt	544bc4 <IRQ_STACK_SIZE+0x53cbc4>
    4bc0:	84000000 	strhi	r0, [r0], #-0
    4bc4:	cc40004e 	mcrrgt	0, 4, r0, r0, cr14
    4bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    4bcc:	0005089c 	muleq	r5, ip, r8
    4bd0:	015a1f00 	cmpeq	sl, r0, lsl #30
    4bd4:	4e840000 	cdpmi	0, 8, cr0, cr4, cr0, {0}
    4bd8:	00bc4000 	adcseq	r4, ip, r0
    4bdc:	00010000 	andeq	r0, r1, r0
    4be0:	4e842001 	cdpmi	0, 8, cr2, cr4, cr1, {0}
    4be4:	00bc4000 	adcseq	r4, ip, r0
    4be8:	660f0000 	strvs	r0, [pc], -r0
    4bec:	10000001 	andne	r0, r0, r1
    4bf0:	00000083 	andeq	r0, r0, r3, lsl #1
    4bf4:	40004e84 	andmi	r4, r0, r4, lsl #29
    4bf8:	00000cc0 	andeq	r0, r0, r0, asr #25
    4bfc:	c00dc201 	andgt	ip, sp, r1, lsl #4
    4c00:	0f00000c 	svceq	0x0000000c
    4c04:	0000008f 	andeq	r0, r0, pc, lsl #1
    4c08:	00000000 	andeq	r0, r0, r0
    4c0c:	0bff2100 	bleq	fffcd014 <IRQ_STACK_BASE+0xbbfcd014>
    4c10:	04010000 	streq	r0, [r1], #-0
    4c14:	004f5001 	subeq	r5, pc, r1
    4c18:	00011040 	andeq	r1, r1, r0, asr #32
    4c1c:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    4c20:	22000005 	andcs	r0, r0, #5
    4c24:	00636573 	rsbeq	r6, r3, r3, ror r5
    4c28:	41010401 	tstmi	r1, r1, lsl #8
    4c2c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    4c30:	2200004e 	andcs	r0, r0, #78	; 0x4e
    4c34:	0401006e 	streq	r0, [r1], #-110	; 0xffffff92
    4c38:	00004101 	andeq	r4, r0, r1, lsl #2
    4c3c:	004ec900 	subeq	ip, lr, r0, lsl #18
    4c40:	75622200 	strbvc	r2, [r2, #-512]!	; 0xfffffe00
    4c44:	04010066 	streq	r0, [r1], #-102	; 0xffffff9a
    4c48:	00006b01 	andeq	r6, r0, r1, lsl #22
    4c4c:	004f0100 	subeq	r0, pc, r0, lsl #2
    4c50:	00692300 	rsbeq	r2, r9, r0, lsl #6
    4c54:	41010601 	tstmi	r1, r1, lsl #12
    4c58:	24000000 	strcs	r0, [r0], #-0
    4c5c:	00000de8 	andeq	r0, r0, r8, ror #27
    4c60:	67010701 	strvs	r0, [r1, -r1, lsl #14]
    4c64:	2d000005 	stccs	0, cr0, [r0, #-20]	; 0xffffffec
    4c68:	0000004f 	andeq	r0, r0, pc, asr #32
    4c6c:	00480425 	subeq	r0, r8, r5, lsr #8
    4c70:	83210000 	teqhi	r1, #0
    4c74:	0100000d 	tsteq	r0, sp
    4c78:	5060012f 	rsbpl	r0, r0, pc, lsr #2
    4c7c:	01244000 	teqeq	r4, r0
    4c80:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c84:	000005cc 	andeq	r0, r0, ip, asr #11
    4c88:	63657322 	cmnvs	r5, #-2013265920	; 0x88000000
    4c8c:	012f0100 	teqeq	pc, r0, lsl #2
    4c90:	00000041 	andeq	r0, r0, r1, asr #32
    4c94:	00004f4b 	andeq	r4, r0, fp, asr #30
    4c98:	01006e22 	tsteq	r0, r2, lsr #28
    4c9c:	0041012f 	subeq	r0, r1, pc, lsr #2
    4ca0:	4f6c0000 	svcmi	0x006c0000
    4ca4:	62220000 	eorvs	r0, r2, #0
    4ca8:	01006675 	tsteq	r0, r5, ror r6
    4cac:	006b012f 	rsbeq	r0, fp, pc, lsr #2
    4cb0:	4fa40000 	svcmi	0x00a40000
    4cb4:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    4cb8:	01310100 	teqeq	r1, r0, lsl #2
    4cbc:	00000041 	andeq	r0, r0, r1, asr #32
    4cc0:	000de124 	andeq	lr, sp, r4, lsr #2
    4cc4:	01320100 	teqeq	r2, r0, lsl #2
    4cc8:	00000567 	andeq	r0, r0, r7, ror #10
    4ccc:	00004fd0 	ldrdeq	r4, [r0], -r0
    4cd0:	0da32600 	stceq	6, cr2, [r3]
    4cd4:	07010000 	streq	r0, [r1, -r0]
    4cd8:	000005dd 	ldrdeq	r0, [r0], -sp
    4cdc:	804c0305 	subhi	r0, ip, r5, lsl #6
    4ce0:	3a274001 	bcc	9d4cec <STACK_SIZE+0x1d4cec>
    4ce4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4ce8:	00000073 	andeq	r0, r0, r3, ror r0
    4cec:	05ed1a01 	strbeq	r1, [sp, #2561]!	; 0xa01
    4cf0:	48270000 	stmdami	r7!, {}	; <UNPREDICTABLE>
    4cf4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4cf8:	00000319 	andeq	r0, r0, r9, lsl r3
    4cfc:	05ed1b01 	strbeq	r1, [sp, #2817]!	; 0xb01
    4d00:	61280000 	teqvs	r8, r0
    4d04:	01000000 	mrseq	r0, (UNDEF: 0)
    4d08:	0005ed1c 	andeq	lr, r5, ip, lsl sp
    4d0c:	01402800 	cmpeq	r0, r0, lsl #16
    4d10:	1d010000 	stcne	0, cr0, [r1, #-0]
    4d14:	000005ed 	andeq	r0, r0, sp, ror #11
    4d18:	00029228 	andeq	r9, r2, r8, lsr #4
    4d1c:	ed1e0100 	ldfs	f0, [lr, #-0]
    4d20:	29000005 	stmdbcs	r0, {r0, r2}
    4d24:	00000704 	andeq	r0, r0, r4, lsl #14
    4d28:	06344d02 	ldrteq	r4, [r4], -r2, lsl #26
    4d2c:	412a0000 	teqmi	sl, r0
    4d30:	2a000000 	bcs	4d38 <SVC_STACK_SIZE+0xd38>
    4d34:	00000041 	andeq	r0, r0, r1, asr #32
    4d38:	01892900 	orreq	r2, r9, r0, lsl #18
    4d3c:	51020000 	mrspl	r0, (UNDEF: 2)
    4d40:	0000064a 	andeq	r0, r0, sl, asr #12
    4d44:	0000412a 	andeq	r4, r0, sl, lsr #2
    4d48:	00412a00 	subeq	r2, r1, r0, lsl #20
    4d4c:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    4d50:	000006e0 	andeq	r0, r0, r0, ror #13
    4d54:	06654e02 	strbteq	r4, [r5], -r2, lsl #28
    4d58:	412a0000 	teqmi	sl, r0
    4d5c:	2a000000 	bcs	4d64 <SVC_STACK_SIZE+0xd64>
    4d60:	00000041 	andeq	r0, r0, r1, asr #32
    4d64:	0000412a 	andeq	r4, r0, sl, lsr #2
    4d68:	52290000 	eorpl	r0, r9, #0
    4d6c:	02000007 	andeq	r0, r0, #7
    4d70:	00067b4c 	andeq	r7, r6, ip, asr #22
    4d74:	00412a00 	subeq	r2, r1, r0, lsl #20
    4d78:	412a0000 	teqmi	sl, r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	00071a2b 	andeq	r1, r7, fp, lsr #20
    4d84:	2a500200 	bcs	140558c <STACK_SIZE+0xc0558c>
    4d88:	00000041 	andeq	r0, r0, r1, asr #32
    4d8c:	0000412a 	andeq	r4, r0, sl, lsr #2
    4d90:	00412a00 	subeq	r2, r1, r0, lsl #20
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	00000198 	muleq	r0, r8, r1
    4d9c:	0fbf0004 	svceq	0x00bf0004
    4da0:	01040000 	mrseq	r0, (UNDEF: 4)
    4da4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4da8:	000e3001 	andeq	r3, lr, r1
    4dac:	0000e400 	andeq	lr, r0, r0, lsl #8
    4db0:	00518400 	subseq	r8, r1, r0, lsl #8
    4db4:	00013c40 	andeq	r3, r1, r0, asr #24
    4db8:	0011d700 	andseq	sp, r1, r0, lsl #14
    4dbc:	06010200 	streq	r0, [r1], -r0, lsl #4
    4dc0:	000000ad 	andeq	r0, r0, sp, lsr #1
    4dc4:	ab080102 	blge	2051d4 <IRQ_STACK_SIZE+0x1fd1d4>
    4dc8:	02000000 	andeq	r0, r0, #0
    4dcc:	02cf0502 	sbceq	r0, pc, #8388608	; 0x800000
    4dd0:	02020000 	andeq	r0, r2, #0
    4dd4:	00003f07 	andeq	r3, r0, r7, lsl #30
    4dd8:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    4ddc:	00746e69 	rsbseq	r6, r4, r9, ror #28
    4de0:	ab070402 	blge	1c5df0 <IRQ_STACK_SIZE+0x1bddf0>
    4de4:	02000001 	andeq	r0, r0, #1
    4de8:	029d0508 	addseq	r0, sp, #8, 10	; 0x2000000
    4dec:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4df0:	0001a107 	andeq	sl, r1, r7, lsl #2
    4df4:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    4df8:	000002a2 	andeq	r0, r0, r2, lsr #5
    4dfc:	89070402 	stmdbhi	r7, {r1, sl}
    4e00:	02000002 	andeq	r0, r0, #2
    4e04:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
    4e08:	01020000 	mrseq	r0, (UNDEF: 2)
    4e0c:	0000b408 	andeq	fp, r0, r8, lsl #8
    4e10:	0e230400 	cdpeq	4, 2, cr0, cr3, cr0, {0}
    4e14:	03010000 	movweq	r0, #4096	; 0x1000
    4e18:	40005184 	andmi	r5, r0, r4, lsl #3
    4e1c:	00000084 	andeq	r0, r0, r4, lsl #1
    4e20:	009e9c01 	addseq	r9, lr, r1, lsl #24
    4e24:	0c050000 	stceq	0, cr0, [r5], {-0}
    4e28:	0100000e 	tsteq	r0, lr
    4e2c:	00004103 	andeq	r4, r0, r3, lsl #2
    4e30:	00500600 	subseq	r0, r0, r0, lsl #12
    4e34:	12040000 	andne	r0, r4, #0
    4e38:	0100000e 	tsteq	r0, lr
    4e3c:	00520812 	subseq	r0, r2, r2, lsl r8
    4e40:	0000b840 	andeq	fp, r0, r0, asr #16
    4e44:	3d9c0100 	ldfccs	f0, [ip]
    4e48:	06000001 	streq	r0, [r0], -r1
    4e4c:	01006e65 	tsteq	r0, r5, ror #28
    4e50:	00004112 	andeq	r4, r0, r2, lsl r1
    4e54:	00502700 	subseq	r2, r0, r0, lsl #14
    4e58:	0e0c0500 	cfsh32eq	mvfx0, mvfx12, #0
    4e5c:	12010000 	andne	r0, r1, #0
    4e60:	00000041 	andeq	r0, r0, r1, asr #32
    4e64:	00005061 	andeq	r5, r0, r1, rrx
    4e68:	00522c07 	subseq	r2, r2, r7, lsl #24
    4e6c:	00013d40 	andeq	r3, r1, r0, asr #26
    4e70:	0000eb00 	andeq	lr, r0, r0, lsl #22
    4e74:	51010800 	tstpl	r1, r0, lsl #16
    4e78:	08450802 	stmdaeq	r5, {r1, fp}^
    4e7c:	f3035001 	vhadd.u8	d5, d3, d1
    4e80:	09005001 	stmdbeq	r0, {r0, ip, lr}
    4e84:	4000529c 	mulmi	r0, ip, r2
    4e88:	00000153 	andeq	r0, r0, r3, asr r1
    4e8c:	00000109 	andeq	r0, r0, r9, lsl #2
    4e90:	01520108 	cmpeq	r2, r8, lsl #2
    4e94:	51010830 	tstpl	r1, r0, lsr r8
    4e98:	08450802 	stmdaeq	r5, {r1, fp}^
    4e9c:	30015001 	andcc	r5, r1, r1
    4ea0:	52a80900 	adcpl	r0, r8, #0, 18
    4ea4:	016e4000 	cmneq	lr, r0
    4ea8:	01220000 	teqeq	r2, r0
    4eac:	01080000 	mrseq	r0, (UNDEF: 8)
    4eb0:	45080251 	strmi	r0, [r8, #-593]	; 0xfffffdaf
    4eb4:	01500108 	cmpeq	r0, r8, lsl #2
    4eb8:	c00a0030 	andgt	r0, sl, r0, lsr r0
    4ebc:	84400052 	strbhi	r0, [r0], #-82	; 0xffffffae
    4ec0:	08000001 	stmdaeq	r0, {r0}
    4ec4:	31015201 	tstcc	r1, r1, lsl #4
    4ec8:	02510108 	subseq	r0, r1, #8, 2
    4ecc:	01084508 	tsteq	r8, r8, lsl #10
    4ed0:	00300150 	eorseq	r0, r0, r0, asr r1
    4ed4:	07040b00 	streq	r0, [r4, -r0, lsl #22]
    4ed8:	4d020000 	stcmi	0, cr0, [r2, #-0]
    4edc:	00000153 	andeq	r0, r0, r3, asr r1
    4ee0:	0000410c 	andeq	r4, r0, ip, lsl #2
    4ee4:	00410c00 	subeq	r0, r1, r0, lsl #24
    4ee8:	0b000000 	bleq	4ef0 <SVC_STACK_SIZE+0xef0>
    4eec:	000006e0 	andeq	r0, r0, r0, ror #13
    4ef0:	016e4e02 	cmneq	lr, r2, lsl #28
    4ef4:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4ef8:	0c000000 	stceq	0, cr0, [r0], {-0}
    4efc:	00000041 	andeq	r0, r0, r1, asr #32
    4f00:	0000410c 	andeq	r4, r0, ip, lsl #2
    4f04:	520b0000 	andpl	r0, fp, #0
    4f08:	02000007 	andeq	r0, r0, #7
    4f0c:	0001844c 	andeq	r8, r1, ip, asr #8
    4f10:	00410c00 	subeq	r0, r1, r0, lsl #24
    4f14:	410c0000 	mrsmi	r0, (UNDEF: 12)
    4f18:	00000000 	andeq	r0, r0, r0
    4f1c:	00071a0d 	andeq	r1, r7, sp, lsl #20
    4f20:	0c500200 	lfmeq	f0, 2, [r0], {-0}
    4f24:	00000041 	andeq	r0, r0, r1, asr #32
    4f28:	0000410c 	andeq	r4, r0, ip, lsl #2
    4f2c:	00410c00 	subeq	r0, r1, r0, lsl #24
    4f30:	00000000 	andeq	r0, r0, r0
    4f34:	000005dd 	ldrdeq	r0, [r0], -sp
    4f38:	10830004 	addne	r0, r3, r4
    4f3c:	01040000 	mrseq	r0, (UNDEF: 4)
    4f40:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f44:	000e6701 	andeq	r6, lr, r1, lsl #14
    4f48:	0000e400 	andeq	lr, r0, r0, lsl #8
    4f4c:	0052c000 	subseq	ip, r2, r0
    4f50:	00062c40 	andeq	r2, r6, r0, asr #24
    4f54:	00125500 	andseq	r5, r2, r0, lsl #10
    4f58:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
    4f5c:	00000ac5 	andeq	r0, r0, r5, asr #21
    4f60:	ad060102 	stfges	f0, [r6, #-8]
    4f64:	02000000 	andeq	r0, r0, #0
    4f68:	00ab0801 	adceq	r0, fp, r1, lsl #16
    4f6c:	02020000 	andeq	r0, r2, #0
    4f70:	0002cf05 	andeq	ip, r2, r5, lsl #30
    4f74:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4f78:	0000003f 	andeq	r0, r0, pc, lsr r0
    4f7c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4f80:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    4f84:	01ab0704 			; <UNDEFINED> instruction: 0x01ab0704
    4f88:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4f8c:	00029d05 	andeq	r9, r2, r5, lsl #26
    4f90:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4f94:	000001a1 	andeq	r0, r0, r1, lsr #3
    4f98:	a2050402 	andge	r0, r5, #33554432	; 0x2000000
    4f9c:	02000002 	andeq	r0, r0, #2
    4fa0:	02890704 	addeq	r0, r9, #4, 14	; 0x100000
    4fa4:	04040000 	streq	r0, [r4], #-0
    4fa8:	a6070402 	strge	r0, [r7], -r2, lsl #8
    4fac:	05000001 	streq	r0, [r0, #-1]
    4fb0:	00008104 	andeq	r8, r0, r4, lsl #2
    4fb4:	08010200 	stmdaeq	r1, {r9}
    4fb8:	000000b4 	strheq	r0, [r0], -r4
    4fbc:	008e0405 	addeq	r0, lr, r5, lsl #8
    4fc0:	81060000 	mrshi	r0, (UNDEF: 6)
    4fc4:	07000000 	streq	r0, [r0, -r0]
    4fc8:	00000e38 	andeq	r0, r0, r8, lsr lr
    4fcc:	004fd402 	subeq	sp, pc, r2, lsl #8
    4fd0:	02070000 	andeq	r0, r7, #0
    4fd4:	03000009 	movweq	r0, #9
    4fd8:	0000a928 	andeq	sl, r0, r8, lsr #18
    4fdc:	0a1e0800 	beq	786fe4 <IRQ_STACK_SIZE+0x77efe4>
    4fe0:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    4fe4:	0000c000 	andeq	ip, r0, r0
    4fe8:	09910900 	ldmibeq	r1, {r8, fp}
    4fec:	00720000 	rsbseq	r0, r2, r0
    4ff0:	00000000 	andeq	r0, r0, r0
    4ff4:	000a2007 	andeq	r2, sl, r7
    4ff8:	9e620300 	cdpls	3, 6, cr0, cr2, cr0, {0}
    4ffc:	0a000000 	beq	5004 <SVC_STACK_SIZE+0x1004>
    5000:	00000e80 	andeq	r0, r0, r0, lsl #29
    5004:	e3011701 	movw	r1, #5889	; 0x1701
    5008:	0b000000 	bleq	5010 <SVC_STACK_SIZE+0x1010>
    500c:	0000097a 	andeq	r0, r0, sl, ror r9
    5010:	00811701 	addeq	r1, r1, r1, lsl #14
    5014:	0c000000 	stceq	0, cr0, [r0], {-0}
    5018:	00000be4 	andeq	r0, r0, r4, ror #23
    501c:	00813201 	addeq	r3, r1, r1, lsl #4
    5020:	0d010000 	stceq	0, cr0, [r1, #-0]
    5024:	00000b76 	andeq	r0, r0, r6, ror fp
    5028:	52c00301 	sbcpl	r0, r0, #67108864	; 0x4000000
    502c:	00d04000 	sbcseq	r4, r0, r0
    5030:	9c010000 	stcls	0, cr0, [r1], {-0}
    5034:	00000131 	andeq	r0, r0, r1, lsr r1
    5038:	000ea50e 	andeq	sl, lr, lr, lsl #10
    503c:	48030100 	stmdami	r3, {r8}
    5040:	9b000000 	blls	5048 <SVC_STACK_SIZE+0x1048>
    5044:	0f000050 	svceq	0x00000050
    5048:	00000e3f 	andeq	r0, r0, pc, lsr lr
    504c:	00250501 	eoreq	r0, r5, r1, lsl #10
    5050:	50bc0000 	adcspl	r0, ip, r0
    5054:	aa100000 	bge	40505c <IRQ_STACK_SIZE+0x3fd05c>
    5058:	0100000e 	tsteq	r0, lr
    505c:	00013106 	andeq	r3, r1, r6, lsl #2
    5060:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5064:	004f1100 	subeq	r1, pc, r0, lsl #2
    5068:	cb120000 	blgt	485070 <IRQ_STACK_SIZE+0x47d070>
    506c:	90000000 	andls	r0, r0, r0
    5070:	54400053 	strbpl	r0, [r0], #-83	; 0xffffffad
    5074:	01000000 	mrseq	r0, (UNDEF: 0)
    5078:	0001519c 	muleq	r1, ip, r1
    507c:	00d71300 	sbcseq	r1, r7, r0, lsl #6
    5080:	50010000 	andpl	r0, r1, r0
    5084:	0e550a00 	vnmlseq.f32	s1, s10, s0
    5088:	22010000 	andcs	r0, r1, #0
    508c:	00016801 	andeq	r6, r1, r1, lsl #16
    5090:	74701400 	ldrbtvc	r1, [r0], #-1024	; 0xfffffc00
    5094:	88220100 	stmdahi	r2!, {r8}
    5098:	00000000 	andeq	r0, r0, r0
    509c:	00015112 	andeq	r5, r1, r2, lsl r1
    50a0:	0053e400 	subseq	lr, r3, r0, lsl #8
    50a4:	00006c40 	andeq	r6, r0, r0, asr #24
    50a8:	9e9c0100 	fmllse	f0, f4, f0
    50ac:	15000001 	strne	r0, [r0, #-1]
    50b0:	0000015d 	andeq	r0, r0, sp, asr r1
    50b4:	000050f6 	strdeq	r5, [r0], -r6
    50b8:	0000cb16 	andeq	ip, r0, r6, lsl fp
    50bc:	0053f400 	subseq	pc, r3, r0, lsl #8
    50c0:	000ce040 	andeq	lr, ip, r0, asr #32
    50c4:	15240100 	strne	r0, [r4, #-256]!	; 0xffffff00
    50c8:	000000d7 	ldrdeq	r0, [r0], -r7
    50cc:	0000512e 	andeq	r5, r0, lr, lsr #2
    50d0:	330d0000 	movwcc	r0, #53248	; 0xd000
    50d4:	01000001 	tsteq	r0, r1
    50d8:	00545027 	subseq	r5, r4, r7, lsr #32
    50dc:	00009840 	andeq	r9, r0, r0, asr #16
    50e0:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    50e4:	17000002 	strne	r0, [r0, -r2]
    50e8:	00746d66 	rsbseq	r6, r4, r6, ror #26
    50ec:	00882701 	addeq	r2, r8, r1, lsl #14
    50f0:	91020000 	mrsls	r0, (UNDEF: 2)
    50f4:	61191870 	tstvs	r9, r0, ror r8
    50f8:	29010070 	stmdbcs	r1, {r4, r5, r6}
    50fc:	000000c0 	andeq	r0, r0, r0, asr #1
    5100:	7dd49103 	ldfvcp	f1, [r4, #12]
    5104:	00095c10 	andeq	r5, r9, r0, lsl ip
    5108:	342a0100 	strtcc	r0, [sl], #-256	; 0xffffff00
    510c:	03000002 	movweq	r0, #2
    5110:	1a7dd891 	bne	1f7b35c <STACK_SIZE+0x177b35c>
    5114:	00000151 	andeq	r0, r0, r1, asr r1
    5118:	4000547c 	andmi	r5, r0, ip, ror r4
    511c:	00000cf8 	strdeq	r0, [r0], -r8
    5120:	02152e01 	andseq	r2, r5, #1, 28
    5124:	5d150000 	ldcpl	0, cr0, [r5, #-0]
    5128:	5a000001 	bpl	5134 <SVC_STACK_SIZE+0x1134>
    512c:	16000051 			; <UNDEFINED> instruction: 0x16000051
    5130:	000000cb 	andeq	r0, r0, fp, asr #1
    5134:	40005488 	andmi	r5, r0, r8, lsl #9
    5138:	00000d10 	andeq	r0, r0, r0, lsl sp
    513c:	d7152401 	ldrle	r2, [r5, -r1, lsl #8]
    5140:	a0000000 	andge	r0, r0, r0
    5144:	00000051 	andeq	r0, r0, r1, asr r0
    5148:	547c1b00 	ldrbtpl	r1, [ip], #-2816	; 0xfffff500
    514c:	05234000 	streq	r4, [r3, #-0]!
    5150:	011c0000 	tsteq	ip, r0
    5154:	74910252 	ldrvc	r0, [r1], #594	; 0x252
    5158:	0351011c 	cmpeq	r1, #28, 2
    515c:	1c067091 	stcne	0, cr7, [r6], {145}	; 0x91
    5160:	91035001 	tstls	r3, r1
    5164:	00007dd8 	ldrdeq	r7, [r0], -r8
    5168:	0000811d 	andeq	r8, r0, sp, lsl r1
    516c:	00024400 	andeq	r4, r2, r0, lsl #8
    5170:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5174:	00ff0000 	rscseq	r0, pc, r0
    5178:	0000e31f 	andeq	lr, r0, pc, lsl r3
    517c:	0054e800 	subseq	lr, r4, r0, lsl #16
    5180:	00002840 	andeq	r2, r0, r0, asr #16
    5184:	209c0100 	addscs	r0, ip, r0, lsl #2
    5188:	00000e6e 	andeq	r0, r0, lr, ror #28
    518c:	00813801 	addeq	r3, r1, r1, lsl #16
    5190:	55100000 	ldrpl	r0, [r0, #-0]
    5194:	001c4000 	andseq	r4, ip, r0
    5198:	9c010000 	stcls	0, cr0, [r1], {-0}
    519c:	000ed20d 	andeq	sp, lr, sp, lsl #4
    51a0:	2c3e0100 	ldfcss	f0, [lr], #-0
    51a4:	cc400055 	mcrrgt	0, 5, r0, r0, cr5
    51a8:	01000000 	mrseq	r0, (UNDEF: 0)
    51ac:	0003369c 	muleq	r3, ip, r6
    51b0:	78722100 	ldmdavc	r2!, {r8, sp}^
    51b4:	483e0100 	ldmdami	lr!, {r8}
    51b8:	cc000000 	stcgt	0, cr0, [r0], {-0}
    51bc:	21000051 	qaddcs	r0, r1, r0
    51c0:	01007874 	tsteq	r0, r4, ror r8
    51c4:	0000483e 	andeq	r4, r0, lr, lsr r8
    51c8:	0051f800 	subseq	pc, r1, r0, lsl #16
    51cc:	72652100 	rsbvc	r2, r5, #0, 2
    51d0:	3e010072 	mcrcc	0, 0, r0, cr1, cr2, {3}
    51d4:	00000048 	andeq	r0, r0, r8, asr #32
    51d8:	0000523d 	andeq	r5, r0, sp, lsr r2
    51dc:	00557022 	subseq	r7, r5, r2, lsr #32
    51e0:	00054240 	andeq	r4, r5, r0, asr #4
    51e4:	0002c100 	andeq	ip, r2, r0, lsl #2
    51e8:	51011c00 	tstpl	r1, r0, lsl #24
    51ec:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    51f0:	30015001 	andcc	r5, r1, r1
    51f4:	55c42300 	strbpl	r2, [r4, #768]	; 0x300
    51f8:	05584000 	ldrbeq	r4, [r8, #-0]
    51fc:	02e40000 	rsceq	r0, r4, #0
    5200:	011c0000 	tsteq	ip, r0
    5204:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    5208:	0b50011c 	bleq	1405680 <STACK_SIZE+0xc05680>
    520c:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    5210:	f3215001 	vhadd.u32	d5, d1, d1
    5214:	00215101 	eoreq	r5, r1, r1, lsl #2
    5218:	0055d422 	subseq	sp, r5, r2, lsr #8
    521c:	00056e40 	andeq	r6, r5, r0, asr #28
    5220:	00030200 	andeq	r0, r3, r0, lsl #4
    5224:	52011c00 	andpl	r1, r1, #0, 24
    5228:	011c3001 	tsteq	ip, r1
    522c:	55080251 	strpl	r0, [r8, #-593]	; 0xfffffdaf
    5230:	0150011c 	cmpeq	r0, ip, lsl r1
    5234:	e0220030 	eor	r0, r2, r0, lsr r0
    5238:	89400055 	stmdbhi	r0, {r0, r2, r4, r6}^
    523c:	1b000005 	blne	5258 <SVC_STACK_SIZE+0x1258>
    5240:	1c000003 	stcne	0, cr0, [r0], {3}
    5244:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5248:	50011c55 	andpl	r1, r1, r5, asr ip
    524c:	24003001 	strcs	r3, [r0], #-1
    5250:	400055f8 	strdmi	r5, [r0], -r8
    5254:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    5258:	0152011c 	cmpeq	r2, ip, lsl r1
    525c:	51011c31 	tstpl	r1, r1, lsr ip
    5260:	1c550802 	mrrcne	8, 0, r0, r5, cr2
    5264:	30015001 	andcc	r5, r1, r1
    5268:	e30a0000 	movw	r0, #40960	; 0xa000
    526c:	0100000e 	tsteq	r0, lr
    5270:	03620152 	cmneq	r2, #-2147483628	; 0x80000014
    5274:	5c0b0000 	stcpl	0, cr0, [fp], {-0}
    5278:	01000009 	tsteq	r0, r9
    527c:	00007b52 	andeq	r7, r0, r2, asr fp
    5280:	0eca2500 	cdpeq	5, 12, cr2, cr10, cr0, {0}
    5284:	54010000 	strpl	r0, [r1], #-0
    5288:	0000007b 	andeq	r0, r0, fp, ror r0
    528c:	01006326 	tsteq	r0, r6, lsr #6
    5290:	00008155 	andeq	r8, r0, r5, asr r1
    5294:	36120000 	ldrcc	r0, [r2], -r0
    5298:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    529c:	f8400055 			; <UNDEFINED> instruction: 0xf8400055
    52a0:	01000000 	mrseq	r0, (UNDEF: 0)
    52a4:	0003e29c 	muleq	r3, ip, r2
    52a8:	03421500 	movteq	r1, #9472	; 0x2500
    52ac:	52690000 	rsbpl	r0, r9, #0
    52b0:	4d270000 	stcmi	0, cr0, [r7, #-0]
    52b4:	9f000003 	svcls	0x00000003
    52b8:	28000052 	stmdacs	r0, {r1, r4, r6}
    52bc:	00000358 	andeq	r0, r0, r8, asr r3
    52c0:	0000e329 	andeq	lr, r0, r9, lsr #6
    52c4:	00560000 	subseq	r0, r6, r0
    52c8:	000d2840 	andeq	r2, sp, r0, asr #16
    52cc:	1a560100 	bne	15856d4 <STACK_SIZE+0xd856d4>
    52d0:	000000cb 	andeq	r0, r0, fp, asr #1
    52d4:	40005614 	andmi	r5, r0, r4, lsl r6
    52d8:	00000d48 	andeq	r0, r0, r8, asr #26
    52dc:	03b46301 			; <UNDEFINED> instruction: 0x03b46301
    52e0:	d72a0000 	strle	r0, [sl, -r0]!
    52e4:	00000000 	andeq	r0, r0, r0
    52e8:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    52ec:	0056b000 	subseq	fp, r6, r0
    52f0:	00004040 	andeq	r4, r0, r0, asr #32
    52f4:	ce670100 	powgts	f0, f7, f0
    52f8:	2c000003 	stccs	0, cr0, [r0], {3}
    52fc:	000000d7 	ldrdeq	r0, [r0], -r7
    5300:	a41b000a 	ldrge	r0, [fp], #-10
    5304:	9e400056 	mcrls	0, 2, r0, cr0, cr6, {2}
    5308:	1c000001 	stcne	0, cr0, [r0], {1}
    530c:	03055001 	movweq	r5, #20481	; 0x5001
    5310:	40017274 	andmi	r7, r1, r4, ror r2
    5314:	452d0000 	strmi	r0, [sp, #-0]!
    5318:	0100000e 	tsteq	r0, lr
    531c:	0000486a 	andeq	r4, r0, sl, ror #16
    5320:	0056f000 	subseq	pc, r6, r0
    5324:	0001fc40 	andeq	pc, r1, r0, asr #24
    5328:	089c0100 	ldmeq	ip, {r8}
    532c:	19000005 	stmdbne	r0, {r0, r2}
    5330:	00727473 	rsbseq	r7, r2, r3, ror r4
    5334:	05086c01 	streq	r6, [r8, #-3073]	; 0xfffff3ff
    5338:	91020000 	mrsls	r0, (UNDEF: 2)
    533c:	095c0f40 	ldmdbeq	ip, {r6, r8, r9, sl, fp}^
    5340:	6d010000 	stcvs	0, cr0, [r1, #-0]
    5344:	0000007b 	andeq	r0, r0, fp, ror r0
    5348:	000052bd 			; <UNDEFINED> instruction: 0x000052bd
    534c:	000ec00f 	andeq	ip, lr, pc
    5350:	486e0100 	stmdami	lr!, {r8}^
    5354:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    5358:	0f000052 	svceq	0x00000052
    535c:	00000eba 			; <UNDEFINED> instruction: 0x00000eba
    5360:	00486f01 	subeq	r6, r8, r1, lsl #30
    5364:	53420000 	movtpl	r0, #8192	; 0x2000
    5368:	f30f0000 	vhadd.u8	d0, d15, d0
    536c:	0100000e 	tsteq	r0, lr
    5370:	00004870 	andeq	r4, r0, r0, ror r8
    5374:	00536d00 	subseq	r6, r3, r0, lsl #26
    5378:	0eb00f00 	cdpeq	15, 11, cr0, cr0, cr0, {0}
    537c:	71010000 	mrsvc	r0, (UNDEF: 1)
    5380:	00000048 	andeq	r0, r0, r8, asr #32
    5384:	000053ba 			; <UNDEFINED> instruction: 0x000053ba
    5388:	0100692e 	tsteq	r0, lr, lsr #18
    538c:	00004872 	andeq	r4, r0, r2, ror r8
    5390:	0053ee00 	subseq	lr, r3, r0, lsl #28
    5394:	03361a00 	teqeq	r6, #0, 20
    5398:	57000000 	strpl	r0, [r0, -r0]
    539c:	0d684000 	stcleq	0, cr4, [r8, #-0]
    53a0:	74010000 	strvc	r0, [r1], #-0
    53a4:	000004e3 	andeq	r0, r0, r3, ror #9
    53a8:	00034215 	andeq	r4, r3, r5, lsl r2
    53ac:	00540d00 	subseq	r0, r4, r0, lsl #26
    53b0:	0d682f00 	stcleq	15, cr2, [r8, #-0]
    53b4:	4d280000 	stcmi	0, cr0, [r8, #-0]
    53b8:	28000003 	stmdacs	r0, {r0, r1}
    53bc:	00000358 	andeq	r0, r0, r8, asr r3
    53c0:	0000e329 	andeq	lr, r0, r9, lsr #6
    53c4:	00570400 	subseq	r0, r7, r0, lsl #8
    53c8:	000d8040 	andeq	r8, sp, r0, asr #32
    53cc:	1a560100 	bne	15857d4 <STACK_SIZE+0xd857d4>
    53d0:	000000cb 	andeq	r0, r0, fp, asr #1
    53d4:	40005710 	andmi	r5, r0, r0, lsl r7
    53d8:	00000da0 	andeq	r0, r0, r0, lsr #27
    53dc:	04b46301 	ldrteq	r6, [r4], #769	; 0x301
    53e0:	d72a0000 	strle	r0, [sl, -r0]!
    53e4:	00000000 	andeq	r0, r0, r0
    53e8:	0000cb2b 	andeq	ip, r0, fp, lsr #22
    53ec:	0057ac00 	subseq	sl, r7, r0, lsl #24
    53f0:	00003c40 	andeq	r3, r0, r0, asr #24
    53f4:	ce670100 	powgts	f0, f7, f0
    53f8:	2c000004 	stccs	0, cr0, [r0], {4}
    53fc:	000000d7 	ldrdeq	r0, [r0], -r7
    5400:	a01b000a 	andsge	r0, fp, sl
    5404:	9e400057 	mcrls	0, 2, r0, cr0, cr7, {2}
    5408:	1c000001 	stcne	0, cr0, [r0], {1}
    540c:	03055001 	movweq	r5, #20481	; 0x5001
    5410:	40017274 	andmi	r7, r1, r4, ror r2
    5414:	22000000 	andcs	r0, r0, #0
    5418:	40005814 	andmi	r5, r0, r4, lsl r8
    541c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    5420:	000004f7 	strdeq	r0, [r0], -r7
    5424:	0250011c 	subseq	r0, r0, #28, 2
    5428:	1b000076 	blne	5608 <SVC_STACK_SIZE+0x1608>
    542c:	400058b8 			; <UNDEFINED> instruction: 0x400058b8
    5430:	000005cf 	andeq	r0, r0, pc, asr #11
    5434:	0250011c 	subseq	r0, r0, #28, 2
    5438:	00000076 	andeq	r0, r0, r6, ror r0
    543c:	0000811d 	andeq	r8, r0, sp, lsl r1
    5440:	00051800 	andeq	r1, r5, r0, lsl #16
    5444:	006b1e00 	rsbeq	r1, fp, r0, lsl #28
    5448:	001d0000 	andseq	r0, sp, r0
    544c:	000e9730 	andeq	r9, lr, r0, lsr r7
    5450:	88550900 	ldmdahi	r5, {r8, fp}^
    5454:	31000000 	mrscc	r0, (UNDEF: 0)
    5458:	0000086a 	andeq	r0, r0, sl, ror #16
    545c:	0048dc05 	subeq	sp, r8, r5, lsl #24
    5460:	05420000 	strbeq	r0, [r2, #-0]
    5464:	7b320000 	blvc	c8546c <STACK_SIZE+0x48546c>
    5468:	32000000 	andcc	r0, r0, #0
    546c:	00000088 	andeq	r0, r0, r8, lsl #1
    5470:	00009e32 	andeq	r9, r0, r2, lsr lr
    5474:	89330000 	ldmdbhi	r3!, {}	; <UNPREDICTABLE>
    5478:	04000001 	streq	r0, [r0], #-1
    547c:	00055851 	andeq	r5, r5, r1, asr r8
    5480:	00483200 	subeq	r3, r8, r0, lsl #4
    5484:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    5488:	00000000 	andeq	r0, r0, r0
    548c:	00070433 	andeq	r0, r7, r3, lsr r4
    5490:	6e4d0400 	cdpvs	4, 4, cr0, cr13, cr0, {0}
    5494:	32000005 	andcc	r0, r0, #5
    5498:	00000048 	andeq	r0, r0, r8, asr #32
    549c:	00004832 	andeq	r4, r0, r2, lsr r8
    54a0:	e0330000 	eors	r0, r3, r0
    54a4:	04000006 	streq	r0, [r0], #-6
    54a8:	0005894e 	andeq	r8, r5, lr, asr #18
    54ac:	00483200 	subeq	r3, r8, r0, lsl #4
    54b0:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    54b4:	32000000 	andcc	r0, r0, #0
    54b8:	00000048 	andeq	r0, r0, r8, asr #32
    54bc:	07523300 	ldrbeq	r3, [r2, -r0, lsl #6]
    54c0:	4c040000 	stcmi	0, cr0, [r4], {-0}
    54c4:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    54c8:	00004832 	andeq	r4, r0, r2, lsr r8
    54cc:	00483200 	subeq	r3, r8, r0, lsl #4
    54d0:	33000000 	movwcc	r0, #0
    54d4:	0000071a 	andeq	r0, r0, sl, lsl r7
    54d8:	05ba5004 	ldreq	r5, [sl, #4]!
    54dc:	48320000 	ldmdami	r2!, {}	; <UNPREDICTABLE>
    54e0:	32000000 	andcc	r0, r0, #0
    54e4:	00000048 	andeq	r0, r0, r8, asr #32
    54e8:	00004832 	andeq	r4, r0, r2, lsr r8
    54ec:	90310000 	eorsls	r0, r1, r0
    54f0:	0600000e 	streq	r0, [r0], -lr
    54f4:	00009321 	andeq	r9, r0, r1, lsr #6
    54f8:	0005cf00 	andeq	ip, r5, r0, lsl #30
    54fc:	00883200 	addeq	r3, r8, r0, lsl #4
    5500:	34000000 	strcc	r0, [r0], #-0
    5504:	00000ec5 	andeq	r0, r0, r5, asr #29
    5508:	00484c07 	subeq	r4, r8, r7, lsl #24
    550c:	88320000 	ldmdahi	r2!, {}	; <UNPREDICTABLE>
    5510:	00000000 	andeq	r0, r0, r0
    5514:	00007800 	andeq	r7, r0, r0, lsl #16
    5518:	4e000200 	cdpmi	2, 0, cr0, cr0, cr0, {0}
    551c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    5520:	0014dd01 	andseq	sp, r4, r1, lsl #26
    5524:	0058f000 	subseq	pc, r8, r0
    5528:	005a1c40 	subseq	r1, sl, r0, asr #24
    552c:	6d736140 	ldfvse	f6, [r3, #-256]!	; 0xffffff00
    5530:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    5534:	6f697463 	svcvs	0x00697463
    5538:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    553c:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
    5540:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    5544:	636f735c 	cmnvs	pc, #92, 6	; 0x70000001
    5548:	445c6f69 	ldrbmi	r6, [ip], #-3945	; 0xfffff097
    554c:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
    5550:	415c706f 	cmpmi	ip, pc, rrx
    5554:	67614d52 			; <UNDEFINED> instruction: 0x67614d52
    5558:	6f646465 	svcvs	0x00646465
    555c:	63655c6e 	cmnvs	r5, #28160	; 0x6e00
    5560:	7370696c 	cmnvc	r0, #108, 18	; 0x1b0000
    5564:	6f775f65 	svcvs	0x00775f65
    5568:	70736b72 	rsbsvc	r6, r3, r2, ror fp
    556c:	5c656361 	stclpl	3, cr6, [r5], #-388	; 0xfffffe7c
    5570:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
    5574:	545f534f 	ldrbpl	r5, [pc], #-847	; 557c <SVC_STACK_SIZE+0x157c>
    5578:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
    557c:	00657461 	rsbeq	r7, r5, r1, ror #8
    5580:	20554e47 	subscs	r4, r5, r7, asr #28
    5584:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    5588:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    558c:	01003235 	tsteq	r0, r5, lsr r2
    5590:	00007180 	andeq	r7, r0, r0, lsl #3
    5594:	62000200 	andvs	r0, r0, #0, 4
    5598:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    559c:	00157d01 	andseq	r7, r5, r1, lsl #26
    55a0:	005a1c00 	subseq	r1, sl, r0, lsl #24
    55a4:	005f6040 	subseq	r6, pc, r0, asr #32
    55a8:	31706340 	cmncc	r0, r0, asr #6
    55ac:	732e6135 	teqvc	lr, #1073741837	; 0x4000000d
    55b0:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    55b4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    55b8:	6f735c73 	svcvs	0x00735c73
    55bc:	5c6f6963 	stclpl	9, cr6, [pc], #-396	; 5438 <SVC_STACK_SIZE+0x1438>
    55c0:	6b736544 	blvs	1cdead8 <STACK_SIZE+0x14dead8>
    55c4:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    55c8:	614d5241 	cmpvs	sp, r1, asr #4
    55cc:	64646567 	strbtvs	r6, [r4], #-1383	; 0xfffffa99
    55d0:	655c6e6f 	ldrbvs	r6, [ip, #-3695]	; 0xfffff191
    55d4:	70696c63 	rsbvc	r6, r9, r3, ror #24
    55d8:	775f6573 			; <UNDEFINED> instruction: 0x775f6573
    55dc:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
    55e0:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
    55e4:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    55e8:	5f534f2e 	svcpl	0x00534f2e
    55ec:	706d6554 	rsbvc	r6, sp, r4, asr r5
    55f0:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    55f4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    55f8:	20534120 	subscs	r4, r3, r0, lsr #2
    55fc:	33322e32 	teqcc	r2, #800	; 0x320
    5600:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5604:	00708001 	rsbseq	r8, r0, r1
    5608:	00020000 	andeq	r0, r2, r0
    560c:	00001376 	andeq	r1, r0, r6, ror r3
    5610:	17080104 	strne	r0, [r8, -r4, lsl #2]
    5614:	00000000 	andeq	r0, r0, r0
    5618:	01944000 	orrseq	r4, r4, r0
    561c:	72634000 	rsbvc	r4, r3, #0
    5620:	732e3074 	teqvc	lr, #116	; 0x74
    5624:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
    5628:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    562c:	6f735c73 	svcvs	0x00735c73
    5630:	5c6f6963 	stclpl	9, cr6, [pc], #-396	; 54ac <SVC_STACK_SIZE+0x14ac>
    5634:	6b736544 	blvs	1cdeb4c <STACK_SIZE+0x14deb4c>
    5638:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    563c:	614d5241 	cmpvs	sp, r1, asr #4
    5640:	64646567 	strbtvs	r6, [r4], #-1383	; 0xfffffa99
    5644:	655c6e6f 	ldrbvs	r6, [ip, #-3695]	; 0xfffff191
    5648:	70696c63 	rsbvc	r6, r9, r3, ror #24
    564c:	775f6573 			; <UNDEFINED> instruction: 0x775f6573
    5650:	736b726f 	cmnvc	fp, #-268435450	; 0xf0000006
    5654:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
    5658:	3230305c 	eorscc	r3, r0, #92	; 0x5c
    565c:	5f534f2e 	svcpl	0x00534f2e
    5660:	706d6554 	rsbvc	r6, sp, r4, asr r5
    5664:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    5668:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    566c:	20534120 	subscs	r4, r3, r0, lsr #2
    5670:	33322e32 	teqcc	r2, #800	; 0x320
    5674:	0032352e 	eorseq	r3, r2, lr, lsr #10
    5678:	Address 0x00005678 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <IRQ_STACK_SIZE+0x2b80ac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3], #-0
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      30:	15050000 	strne	r0, [r5, #-0]
      34:	00192700 	andseq	r2, r9, r0, lsl #14
      38:	00260600 	eoreq	r0, r6, r0, lsl #12
      3c:	00001349 	andeq	r1, r0, r9, asr #6
      40:	3f012e07 	svccc	0x00012e07
      44:	3a0e0319 	bcc	380cb0 <IRQ_STACK_SIZE+0x378cb0>
      48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
      4c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
      50:	97184006 	ldrls	r4, [r8, -r6]
      54:	13011942 	movwne	r1, #6466	; 0x1942
      58:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
      5c:	11010182 	smlabbne	r1, r2, r1, r0
      60:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
      64:	00001331 	andeq	r1, r0, r1, lsr r3
      68:	01828a09 	orreq	r8, r2, r9, lsl #20
      6c:	91180200 	tstls	r8, r0, lsl #4
      70:	00001842 	andeq	r1, r0, r2, asr #16
      74:	0300340a 	movweq	r3, #1034	; 0x40a
      78:	3b0b3a08 	blcc	2ce8a0 <IRQ_STACK_SIZE+0x2c68a0>
      7c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      80:	0b000018 	bleq	e8 <NOINT+0x28>
      84:	01018289 	smlabbeq	r1, r9, r2, r8
      88:	13310111 	teqne	r1, #1073741828	; 0x40000004
      8c:	00001301 	andeq	r1, r0, r1, lsl #6
      90:	0182890c 	orreq	r8, r2, ip, lsl #18
      94:	31011101 	tstcc	r1, r1, lsl #2
      98:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
      9c:	13490035 	movtne	r0, #36917	; 0x9035
      a0:	340e0000 	strcc	r0, [lr], #-0
      a4:	3a0e0300 	bcc	380cac <IRQ_STACK_SIZE+0x378cac>
      a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      ac:	00180213 	andseq	r0, r8, r3, lsl r2
      b0:	82890f00 	addhi	r0, r9, #0, 30
      b4:	01110001 	tsteq	r1, r1
      b8:	00001331 	andeq	r1, r0, r1, lsr r3
      bc:	03000510 	movweq	r0, #1296	; 0x510
      c0:	3b0b3a0e 	blcc	2ce900 <IRQ_STACK_SIZE+0x2c6900>
      c4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
      c8:	11000017 	tstne	r0, r7, lsl r0
      cc:	08030034 	stmdaeq	r3, {r2, r4, r5}
      d0:	0b3b0b3a 	bleq	ec2dc0 <STACK_SIZE+0x6c2dc0>
      d4:	17021349 	strne	r1, [r2, -r9, asr #6]
      d8:	34120000 	ldrcc	r0, [r2], #-0
      dc:	3a0e0300 	bcc	380ce4 <IRQ_STACK_SIZE+0x378ce4>
      e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      e4:	00170213 	andseq	r0, r7, r3, lsl r2
      e8:	82891300 	addhi	r1, r9, #0, 6
      ec:	01110001 	tsteq	r1, r1
      f0:	31194295 			; <UNDEFINED> instruction: 0x31194295
      f4:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
      f8:	13490101 	movtne	r0, #37121	; 0x9101
      fc:	00001301 	andeq	r1, r0, r1, lsl #6
     100:	49002115 	stmdbmi	r0, {r0, r2, r4, r8, sp}
     104:	000b2f13 	andeq	r2, fp, r3, lsl pc
     108:	00341600 	eorseq	r1, r4, r0, lsl #12
     10c:	0b3a0e03 	bleq	e83920 <STACK_SIZE+0x683920>
     110:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     114:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     118:	34170000 	ldrcc	r0, [r7], #-0
     11c:	3a0e0300 	bcc	380d24 <IRQ_STACK_SIZE+0x378d24>
     120:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     124:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     128:	18000018 	stmdane	r0, {r3, r4}
     12c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     130:	0b3a0e03 	bleq	e83944 <STACK_SIZE+0x683944>
     134:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     138:	1301193c 	movwne	r1, #6460	; 0x193c
     13c:	05190000 	ldreq	r0, [r9, #-0]
     140:	00134900 	andseq	r4, r3, r0, lsl #18
     144:	00181a00 	andseq	r1, r8, r0, lsl #20
     148:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     14c:	03193f00 	tsteq	r9, #0, 30
     150:	3b0b3a0e 	blcc	2ce990 <IRQ_STACK_SIZE+0x2c6990>
     154:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     158:	00193c13 	andseq	r3, r9, r3, lsl ip
     15c:	002e1c00 	eoreq	r1, lr, r0, lsl #24
     160:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     164:	0b3b0b3a 	bleq	ec2e54 <STACK_SIZE+0x6c2e54>
     168:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     16c:	01000000 	mrseq	r0, (UNDEF: 0)
     170:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     174:	0e030b13 	vmoveq.32	d3[0], r0
     178:	01110e1b 	tsteq	r1, fp, lsl lr
     17c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     180:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
     184:	03193f01 	tsteq	r9, #1, 30
     188:	3b0b3a0e 	blcc	2ce9c8 <IRQ_STACK_SIZE+0x2c69c8>
     18c:	2019270b 	andscs	r2, r9, fp, lsl #14
     190:	0013010b 	andseq	r0, r3, fp, lsl #2
     194:	00050300 	andeq	r0, r5, r0, lsl #6
     198:	0b3a0803 	bleq	e821ac <STACK_SIZE+0x6821ac>
     19c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1a0:	24040000 	strcs	r0, [r4], #-0
     1a4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     1a8:	000e030b 	andeq	r0, lr, fp, lsl #6
     1ac:	00050500 	andeq	r0, r5, r0, lsl #10
     1b0:	0b3a0e03 	bleq	e839c4 <STACK_SIZE+0x6839c4>
     1b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1b8:	34060000 	strcc	r0, [r6], #-0
     1bc:	3a080300 	bcc	200dc4 <IRQ_STACK_SIZE+0x1f8dc4>
     1c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1c4:	07000013 	smladeq	r0, r3, r0, r0
     1c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1cc:	0b3b0b3a 	bleq	ec2ebc <STACK_SIZE+0x6c2ebc>
     1d0:	00001349 	andeq	r1, r0, r9, asr #6
     1d4:	0b002408 	bleq	91fc <IRQ_STACK_SIZE+0x11fc>
     1d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     1dc:	09000008 	stmdbeq	r0, {r3}
     1e0:	0b0b000f 	bleq	2c0224 <IRQ_STACK_SIZE+0x2b8224>
     1e4:	00001349 	andeq	r1, r0, r9, asr #6
     1e8:	3f002e0a 	svccc	0x00002e0a
     1ec:	3a0e0319 	bcc	380e58 <IRQ_STACK_SIZE+0x378e58>
     1f0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1f4:	000b2019 	andeq	r2, fp, r9, lsl r0
     1f8:	012e0b00 	teqeq	lr, r0, lsl #22
     1fc:	0b3a0e03 	bleq	e83a10 <STACK_SIZE+0x683a10>
     200:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     204:	06120111 			; <UNDEFINED> instruction: 0x06120111
     208:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     20c:	00130119 	andseq	r0, r3, r9, lsl r1
     210:	011d0c00 	tsteq	sp, r0, lsl #24
     214:	01521331 	cmpeq	r2, r1, lsr r3
     218:	0b581755 	bleq	1605f74 <STACK_SIZE+0xe05f74>
     21c:	13010559 	movwne	r0, #5465	; 0x1559
     220:	050d0000 	streq	r0, [sp, #-0]
     224:	1c133100 	ldfnes	f3, [r3], {-0}
     228:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     22c:	13310005 	teqne	r1, #5
     230:	00000b1c 	andeq	r0, r0, ip, lsl fp
     234:	3100050f 	tstcc	r0, pc, lsl #10
     238:	00061c13 	andeq	r1, r6, r3, lsl ip
     23c:	010b1000 	mrseq	r1, (UNDEF: 11)
     240:	00001755 	andeq	r1, r0, r5, asr r7
     244:	31003411 	tstcc	r0, r1, lsl r4
     248:	00170213 	andseq	r0, r7, r3, lsl r2
     24c:	00341200 	eorseq	r1, r4, r0, lsl #4
     250:	0b1c1331 	bleq	704f1c <IRQ_STACK_SIZE+0x6fcf1c>
     254:	1d130000 	ldcne	0, cr0, [r3, #-0]
     258:	11133101 	tstne	r3, r1, lsl #2
     25c:	58061201 	stmdapl	r6, {r0, r9, ip}
     260:	0105590b 	tsteq	r5, fp, lsl #18
     264:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     268:	13310005 	teqne	r1, #5
     26c:	0b150000 	bleq	540274 <IRQ_STACK_SIZE+0x538274>
     270:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     274:	16000006 	strne	r0, [r0], -r6
     278:	13310034 	teqne	r1, #52	; 0x34
     27c:	34170000 	ldrcc	r0, [r7], #-0
     280:	1c133100 	ldfnes	f3, [r3], {-0}
     284:	18000006 	stmdane	r0, {r1, r2}
     288:	00018289 	andeq	r8, r1, r9, lsl #5
     28c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     290:	89190000 	ldmdbhi	r9, {}	; <UNPREDICTABLE>
     294:	11000182 	smlabbne	r0, r2, r1, r0
     298:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     29c:	00001331 	andeq	r1, r0, r1, lsr r3
     2a0:	3f012e1a 	svccc	0x00012e1a
     2a4:	3a0e0319 	bcc	380f10 <IRQ_STACK_SIZE+0x378f10>
     2a8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2ac:	20134919 	andscs	r4, r3, r9, lsl r9
     2b0:	0013010b 	andseq	r0, r3, fp, lsl #2
     2b4:	012e1b00 	teqeq	lr, r0, lsl #22
     2b8:	01111331 	tsteq	r1, r1, lsr r3
     2bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2c4:	1c000013 	stcne	0, cr0, [r0], {19}
     2c8:	13310005 	teqne	r1, #5
     2cc:	00001702 	andeq	r1, r0, r2, lsl #14
     2d0:	3f012e1d 	svccc	0x00012e1d
     2d4:	3a0e0319 	bcc	380f40 <IRQ_STACK_SIZE+0x378f40>
     2d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2dc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     2e0:	97184006 	ldrls	r4, [r8, -r6]
     2e4:	13011942 	movwne	r1, #6466	; 0x1942
     2e8:	051e0000 	ldreq	r0, [lr, #-0]
     2ec:	3a080300 	bcc	200ef4 <IRQ_STACK_SIZE+0x1f8ef4>
     2f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f4:	00170213 	andseq	r0, r7, r3, lsl r2
     2f8:	00051f00 	andeq	r1, r5, r0, lsl #30
     2fc:	0b3a0e03 	bleq	e83b10 <STACK_SIZE+0x683b10>
     300:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     304:	00001702 	andeq	r1, r0, r2, lsl #14
     308:	31011d20 	tstcc	r1, r0, lsr #26
     30c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     310:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     314:	0013010b 	andseq	r0, r3, fp, lsl #2
     318:	011d2100 	tsteq	sp, r0, lsl #2
     31c:	01111331 	tsteq	r1, r1, lsr r3
     320:	0b580612 	bleq	1601b70 <STACK_SIZE+0xe01b70>
     324:	00000b59 	andeq	r0, r0, r9, asr fp
     328:	01828922 	orreq	r8, r2, r2, lsr #18
     32c:	31011101 	tstcc	r1, r1, lsl #2
     330:	00130113 	andseq	r0, r3, r3, lsl r1
     334:	828a2300 	addhi	r2, sl, #0, 6
     338:	18020001 	stmdane	r2, {r0}
     33c:	00184291 	mulseq	r8, r1, r2
     340:	82892400 	addhi	r2, r9, #0, 8
     344:	01110101 	tsteq	r1, r1, lsl #2
     348:	31194295 			; <UNDEFINED> instruction: 0x31194295
     34c:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     350:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     354:	0b3a0e03 	bleq	e83b68 <STACK_SIZE+0x683b68>
     358:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     35c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     360:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     364:	26000019 			; <UNDEFINED> instruction: 0x26000019
     368:	1331002e 	teqne	r1, #46	; 0x2e
     36c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     370:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     374:	27000019 	smladcs	r0, r9, r0, r0
     378:	13310005 	teqne	r1, #5
     37c:	00001802 	andeq	r1, r0, r2, lsl #16
     380:	31003428 	tstcc	r0, r8, lsr #8
     384:	00180213 	andseq	r0, r8, r3, lsl r2
     388:	00342900 	eorseq	r2, r4, r0, lsl #18
     38c:	0b3a0803 	bleq	e823a0 <STACK_SIZE+0x6823a0>
     390:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     394:	00001702 	andeq	r1, r0, r2, lsl #14
     398:	31011d2a 	tstcc	r1, sl, lsr #26
     39c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     3a0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     3a4:	0013010b 	andseq	r0, r3, fp, lsl #2
     3a8:	82892b00 	addhi	r2, r9, #0, 22
     3ac:	01110101 	tsteq	r1, r1, lsl #2
     3b0:	00001331 	andeq	r1, r0, r1, lsr r3
     3b4:	31001d2c 	tstcc	r0, ip, lsr #26
     3b8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     3bc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     3c0:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
     3c4:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
     3c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     3cc:	0b201927 	bleq	806870 <STACK_SIZE+0x6870>
     3d0:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     3d4:	03193f01 	tsteq	r9, #1, 30
     3d8:	3b0b3a0e 	blcc	2cec18 <IRQ_STACK_SIZE+0x2c6c18>
     3dc:	11192705 	tstne	r9, r5, lsl #14
     3e0:	40061201 	andmi	r1, r6, r1, lsl #4
     3e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     3e8:	00001301 	andeq	r1, r0, r1, lsl #6
     3ec:	0300342f 	movweq	r3, #1071	; 0x42f
     3f0:	3b0b3a08 	blcc	2cec18 <IRQ_STACK_SIZE+0x2c6c18>
     3f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     3f8:	30000017 	andcc	r0, r0, r7, lsl r0
     3fc:	1331001d 	teqne	r1, #29
     400:	06120111 			; <UNDEFINED> instruction: 0x06120111
     404:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     408:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
     40c:	03193f01 	tsteq	r9, #1, 30
     410:	3b0b3a0e 	blcc	2cec50 <IRQ_STACK_SIZE+0x2c6c50>
     414:	3c19270b 	ldccc	7, cr2, [r9], {11}
     418:	00130119 	andseq	r0, r3, r9, lsl r1
     41c:	00053200 	andeq	r3, r5, r0, lsl #4
     420:	00001349 	andeq	r1, r0, r9, asr #6
     424:	3f012e33 	svccc	0x00012e33
     428:	3a0e0319 	bcc	381094 <IRQ_STACK_SIZE+0x379094>
     42c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     430:	3c134919 	ldccc	9, cr4, [r3], {25}
     434:	00130119 	andseq	r0, r3, r9, lsl r1
     438:	002e3400 	eoreq	r3, lr, r0, lsl #8
     43c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     440:	0b3b0b3a 	bleq	ec3130 <STACK_SIZE+0x6c3130>
     444:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     448:	2e350000 	cdpcs	0, 3, cr0, cr5, cr0, {0}
     44c:	03193f01 	tsteq	r9, #1, 30
     450:	3b0b3a0e 	blcc	2cec90 <IRQ_STACK_SIZE+0x2c6c90>
     454:	3c19270b 	ldccc	7, cr2, [r9], {11}
     458:	00000019 	andeq	r0, r0, r9, lsl r0
     45c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     460:	030b130e 	movweq	r1, #45838	; 0xb30e
     464:	110e1b0e 	tstne	lr, lr, lsl #22
     468:	10061201 	andne	r1, r6, r1, lsl #4
     46c:	02000017 	andeq	r0, r0, #23
     470:	0b0b0024 	bleq	2c0508 <IRQ_STACK_SIZE+0x2b8508>
     474:	0e030b3e 	vmoveq.16	d3[0], r0
     478:	24030000 	strcs	r0, [r3], #-0
     47c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     480:	0008030b 	andeq	r0, r8, fp, lsl #6
     484:	012e0400 	teqeq	lr, r0, lsl #8
     488:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     48c:	0b3b0b3a 	bleq	ec317c <STACK_SIZE+0x6c317c>
     490:	01111927 	tsteq	r1, r7, lsr #18
     494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     498:	01194297 			; <UNDEFINED> instruction: 0x01194297
     49c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     4a0:	08030005 	stmdaeq	r3, {r0, r2}
     4a4:	0b3b0b3a 	bleq	ec3194 <STACK_SIZE+0x6c3194>
     4a8:	17021349 	strne	r1, [r2, -r9, asr #6]
     4ac:	05060000 	streq	r0, [r6, #-0]
     4b0:	3a0e0300 	bcc	3810b8 <IRQ_STACK_SIZE+0x3790b8>
     4b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4b8:	00180213 	andseq	r0, r8, r3, lsl r2
     4bc:	00050700 	andeq	r0, r5, r0, lsl #14
     4c0:	0b3a0e03 	bleq	e83cd4 <STACK_SIZE+0x683cd4>
     4c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4c8:	00001702 	andeq	r1, r0, r2, lsl #14
     4cc:	3f012e08 	svccc	0x00012e08
     4d0:	3a0e0319 	bcc	38113c <IRQ_STACK_SIZE+0x37913c>
     4d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     4d8:	11134919 	tstne	r3, r9, lsl r9
     4dc:	40061201 	andmi	r1, r6, r1, lsl #4
     4e0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     4e4:	00001301 	andeq	r1, r0, r1, lsl #6
     4e8:	49010109 	stmdbmi	r1, {r0, r3, r8}
     4ec:	00130113 	andseq	r0, r3, r3, lsl r1
     4f0:	00210a00 	eoreq	r0, r1, r0, lsl #20
     4f4:	0b2f1349 	bleq	bc5220 <STACK_SIZE+0x3c5220>
     4f8:	0f0b0000 	svceq	0x000b0000
     4fc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     500:	0c000013 	stceq	0, cr0, [r0], {19}
     504:	13490035 	movtne	r0, #36917	; 0x9035
     508:	340d0000 	strcc	r0, [sp], #-0
     50c:	3a0e0300 	bcc	381114 <IRQ_STACK_SIZE+0x379114>
     510:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     514:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     518:	00000018 	andeq	r0, r0, r8, lsl r0
     51c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     520:	030b130e 	movweq	r1, #45838	; 0xb30e
     524:	110e1b0e 	tstne	lr, lr, lsl #22
     528:	10061201 	andne	r1, r6, r1, lsl #4
     52c:	02000017 	andeq	r0, r0, #23
     530:	0b0b0024 	bleq	2c05c8 <IRQ_STACK_SIZE+0x2b85c8>
     534:	0e030b3e 	vmoveq.16	d3[0], r0
     538:	24030000 	strcs	r0, [r3], #-0
     53c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     540:	0008030b 	andeq	r0, r8, fp, lsl #6
     544:	000f0400 	andeq	r0, pc, r0, lsl #8
     548:	00000b0b 	andeq	r0, r0, fp, lsl #22
     54c:	0b000f05 	bleq	4168 <SVC_STACK_SIZE+0x168>
     550:	0013490b 	andseq	r4, r3, fp, lsl #18
     554:	00260600 	eoreq	r0, r6, r0, lsl #12
     558:	00001349 	andeq	r1, r0, r9, asr #6
     55c:	03001607 	movweq	r1, #1543	; 0x607
     560:	3b0b3a0e 	blcc	2ceda0 <IRQ_STACK_SIZE+0x2c6da0>
     564:	0013490b 	andseq	r4, r3, fp, lsl #18
     568:	01130800 	tsteq	r3, r0, lsl #16
     56c:	0b0b0e03 	bleq	2c3d80 <IRQ_STACK_SIZE+0x2bbd80>
     570:	0b3b0b3a 	bleq	ec3260 <STACK_SIZE+0x6c3260>
     574:	00001301 	andeq	r1, r0, r1, lsl #6
     578:	03000d09 	movweq	r0, #3337	; 0xd09
     57c:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     580:	0019340b 	andseq	r3, r9, fp, lsl #8
     584:	01130a00 	tsteq	r3, r0, lsl #20
     588:	0b3a0b0b 	bleq	e831bc <STACK_SIZE+0x6831bc>
     58c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     590:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     594:	3a0e0300 	bcc	38119c <IRQ_STACK_SIZE+0x37919c>
     598:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     59c:	000b3813 	andeq	r3, fp, r3, lsl r8
     5a0:	012e0c00 	teqeq	lr, r0, lsl #24
     5a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5a8:	0b3b0b3a 	bleq	ec3298 <STACK_SIZE+0x6c3298>
     5ac:	0b201927 	bleq	806a50 <STACK_SIZE+0x6a50>
     5b0:	00001301 	andeq	r1, r0, r1, lsl #6
     5b4:	0300050d 	movweq	r0, #1293	; 0x50d
     5b8:	3b0b3a08 	blcc	2cede0 <IRQ_STACK_SIZE+0x2c6de0>
     5bc:	0013490b 	andseq	r4, r3, fp, lsl #18
     5c0:	00050e00 	andeq	r0, r5, r0, lsl #28
     5c4:	0b3a0e03 	bleq	e83dd8 <STACK_SIZE+0x683dd8>
     5c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5cc:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     5d0:	03193f01 	tsteq	r9, #1, 30
     5d4:	3b0b3a0e 	blcc	2cee14 <IRQ_STACK_SIZE+0x2c6e14>
     5d8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     5dc:	010b2013 	tsteq	fp, r3, lsl r0
     5e0:	10000013 	andne	r0, r0, r3, lsl r0
     5e4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     5e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     5ec:	00001349 	andeq	r1, r0, r9, asr #6
     5f0:	3f012e11 	svccc	0x00012e11
     5f4:	3a0e0319 	bcc	381260 <IRQ_STACK_SIZE+0x379260>
     5f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     5fc:	010b2019 	tsteq	fp, r9, lsl r0
     600:	12000013 	andne	r0, r0, #19
     604:	08030005 	stmdaeq	r3, {r0, r2}
     608:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     60c:	00001349 	andeq	r1, r0, r9, asr #6
     610:	03003413 	movweq	r3, #1043	; 0x413
     614:	3b0b3a0e 	blcc	2cee54 <IRQ_STACK_SIZE+0x2c6e54>
     618:	00134905 	andseq	r4, r3, r5, lsl #18
     61c:	00341400 	eorseq	r1, r4, r0, lsl #8
     620:	0b3a0803 	bleq	e82634 <STACK_SIZE+0x682634>
     624:	1349053b 	movtne	r0, #38203	; 0x953b
     628:	01150000 	tsteq	r5, r0
     62c:	01134901 	tsteq	r3, r1, lsl #18
     630:	16000013 			; <UNDEFINED> instruction: 0x16000013
     634:	13490021 	movtne	r0, #36897	; 0x9021
     638:	00000b2f 	andeq	r0, r0, pc, lsr #22
     63c:	00001817 	andeq	r1, r0, r7, lsl r8
     640:	012e1800 	teqeq	lr, r0, lsl #16
     644:	01111331 	tsteq	r1, r1, lsr r3
     648:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     64c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     650:	19000013 	stmdbne	r0, {r0, r1, r4}
     654:	13310005 	teqne	r1, #5
     658:	00001702 	andeq	r1, r0, r2, lsl #14
     65c:	3100051a 	tstcc	r0, sl, lsl r5
     660:	00180213 	andseq	r0, r8, r3, lsl r2
     664:	00341b00 	eorseq	r1, r4, r0, lsl #22
     668:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     66c:	051c0000 	ldreq	r0, [ip, #-0]
     670:	1c133100 	ldfnes	f3, [r3], {-0}
     674:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     678:	13310005 	teqne	r1, #5
     67c:	0000051c 	andeq	r0, r0, ip, lsl r5
     680:	31011d1e 	tstcc	r1, lr, lsl sp
     684:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     688:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     68c:	00130105 	andseq	r0, r3, r5, lsl #2
     690:	010b1f00 	tsteq	fp, r0, lsl #30
     694:	00001755 	andeq	r1, r0, r5, asr r7
     698:	31003420 	tstcc	r0, r0, lsr #8
     69c:	00170213 	andseq	r0, r7, r3, lsl r2
     6a0:	00342100 	eorseq	r2, r4, r0, lsl #2
     6a4:	00001331 	andeq	r1, r0, r1, lsr r3
     6a8:	31011d22 	tstcc	r1, r2, lsr #26
     6ac:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     6b0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     6b4:	23000005 	movwcs	r0, #5
     6b8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     6bc:	17550152 			; <UNDEFINED> instruction: 0x17550152
     6c0:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     6c4:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
     6c8:	11010182 	smlabbne	r1, r2, r1, r0
     6cc:	00133101 	andseq	r3, r3, r1, lsl #2
     6d0:	828a2500 	addhi	r2, sl, #0, 10
     6d4:	18020001 	stmdane	r2, {r0}
     6d8:	00184291 	mulseq	r8, r1, r2
     6dc:	012e2600 	teqeq	lr, r0, lsl #12
     6e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     6e4:	0b3b0b3a 	bleq	ec33d4 <STACK_SIZE+0x6c33d4>
     6e8:	01111927 	tsteq	r1, r7, lsr #18
     6ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6f4:	27000013 	smladcs	r0, r3, r0, r0
     6f8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     6fc:	0b3b0b3a 	bleq	ec33ec <STACK_SIZE+0x6c33ec>
     700:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     704:	34280000 	strtcc	r0, [r8], #-0
     708:	3a0e0300 	bcc	381310 <IRQ_STACK_SIZE+0x379310>
     70c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     710:	29000013 	stmdbcs	r0, {r0, r1, r4}
     714:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     718:	0b3a0e03 	bleq	e83f2c <STACK_SIZE+0x683f2c>
     71c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     720:	00000b20 	andeq	r0, r0, r0, lsr #22
     724:	31002e2a 	tstcc	r0, sl, lsr #28
     728:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     72c:	97184006 	ldrls	r4, [r8, -r6]
     730:	00001942 	andeq	r1, r0, r2, asr #18
     734:	31001d2b 	tstcc	r0, fp, lsr #26
     738:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     73c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     740:	2c00000b 	stccs	0, cr0, [r0], {11}
     744:	08030005 	stmdaeq	r3, {r0, r2}
     748:	0b3b0b3a 	bleq	ec3438 <STACK_SIZE+0x6c3438>
     74c:	17021349 	strne	r1, [r2, -r9, asr #6]
     750:	052d0000 	streq	r0, [sp, #-0]!
     754:	3a080300 	bcc	20135c <IRQ_STACK_SIZE+0x1f935c>
     758:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     75c:	00180213 	andseq	r0, r8, r3, lsl r2
     760:	00342e00 	eorseq	r2, r4, r0, lsl #28
     764:	0b3a0e03 	bleq	e83f78 <STACK_SIZE+0x683f78>
     768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     76c:	00001702 	andeq	r1, r0, r2, lsl #14
     770:	3f012e2f 	svccc	0x00012e2f
     774:	3a0e0319 	bcc	3813e0 <IRQ_STACK_SIZE+0x3793e0>
     778:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     77c:	11134919 	tstne	r3, r9, lsl r9
     780:	40061201 	andmi	r1, r6, r1, lsl #4
     784:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     788:	00001301 	andeq	r1, r0, r1, lsl #6
     78c:	03003430 	movweq	r3, #1072	; 0x430
     790:	3b0b3a08 	blcc	2cefb8 <IRQ_STACK_SIZE+0x2c6fb8>
     794:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     798:	31000017 	tstcc	r0, r7, lsl r0
     79c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     7a0:	17550152 			; <UNDEFINED> instruction: 0x17550152
     7a4:	0b590b58 	bleq	164350c <STACK_SIZE+0xe4350c>
     7a8:	05320000 	ldreq	r0, [r2, #-0]!
     7ac:	00133100 	andseq	r3, r3, r0, lsl #2
     7b0:	00053300 	andeq	r3, r5, r0, lsl #6
     7b4:	0b3a0e03 	bleq	e83fc8 <STACK_SIZE+0x683fc8>
     7b8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7bc:	00001702 	andeq	r1, r0, r2, lsl #14
     7c0:	3f012e34 	svccc	0x00012e34
     7c4:	3a0e0319 	bcc	381430 <IRQ_STACK_SIZE+0x379430>
     7c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     7cc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     7d0:	97184006 	ldrls	r4, [r8, -r6]
     7d4:	13011942 	movwne	r1, #6466	; 0x1942
     7d8:	05350000 	ldreq	r0, [r5, #-0]!
     7dc:	3a0e0300 	bcc	3813e4 <IRQ_STACK_SIZE+0x3793e4>
     7e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7e4:	00180213 	andseq	r0, r8, r3, lsl r2
     7e8:	00053600 	andeq	r3, r5, r0, lsl #12
     7ec:	0b3a0803 	bleq	e82800 <STACK_SIZE+0x682800>
     7f0:	1349053b 	movtne	r0, #38203	; 0x953b
     7f4:	00001702 	andeq	r1, r0, r2, lsl #14
     7f8:	03003437 	movweq	r3, #1079	; 0x437
     7fc:	3b0b3a08 	blcc	2cf024 <IRQ_STACK_SIZE+0x2c7024>
     800:	02134905 	andseq	r4, r3, #81920	; 0x14000
     804:	38000017 	stmdacc	r0, {r0, r1, r2, r4}
     808:	08030034 	stmdaeq	r3, {r2, r4, r5}
     80c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     810:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     814:	34390000 	ldrtcc	r0, [r9], #-0
     818:	1c133100 	ldfnes	f3, [r3], {-0}
     81c:	3a00000b 	bcc	850 <ABORT_STACK_SIZE+0x450>
     820:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     824:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     828:	17021349 	strne	r1, [r2, -r9, asr #6]
     82c:	343b0000 	ldrtcc	r0, [fp], #-0
     830:	3a0e0300 	bcc	381438 <IRQ_STACK_SIZE+0x379438>
     834:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     838:	00180213 	andseq	r0, r8, r3, lsl r2
     83c:	00343c00 	eorseq	r3, r4, r0, lsl #24
     840:	0b3a0e03 	bleq	e84054 <STACK_SIZE+0x684054>
     844:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     848:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     84c:	353d0000 	ldrcc	r0, [sp, #-0]!
     850:	00134900 	andseq	r4, r3, r0, lsl #18
     854:	00213e00 	eoreq	r3, r1, r0, lsl #28
     858:	052f1349 	streq	r1, [pc, #-841]!	; 517 <ABORT_STACK_SIZE+0x117>
     85c:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     860:	03193f01 	tsteq	r9, #1, 30
     864:	3b0b3a0e 	blcc	2cf0a4 <IRQ_STACK_SIZE+0x2c70a4>
     868:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     86c:	01193c13 	tsteq	r9, r3, lsl ip
     870:	40000013 	andmi	r0, r0, r3, lsl r0
     874:	13490005 	movtne	r0, #36869	; 0x9005
     878:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     87c:	03193f01 	tsteq	r9, #1, 30
     880:	3b0b3a0e 	blcc	2cf0c0 <IRQ_STACK_SIZE+0x2c70c0>
     884:	3c19270b 	ldccc	7, cr2, [r9], {11}
     888:	00000019 	andeq	r0, r0, r9, lsl r0
     88c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     890:	030b130e 	movweq	r1, #45838	; 0xb30e
     894:	110e1b0e 	tstne	lr, lr, lsl #22
     898:	10061201 	andne	r1, r6, r1, lsl #4
     89c:	02000017 	andeq	r0, r0, #23
     8a0:	0b0b0024 	bleq	2c0938 <IRQ_STACK_SIZE+0x2b8938>
     8a4:	0e030b3e 	vmoveq.16	d3[0], r0
     8a8:	24030000 	strcs	r0, [r3], #-0
     8ac:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8b0:	0008030b 	andeq	r0, r8, fp, lsl #6
     8b4:	002e0400 	eoreq	r0, lr, r0, lsl #8
     8b8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8bc:	0b3b0b3a 	bleq	ec35ac <STACK_SIZE+0x6c35ac>
     8c0:	01111927 	tsteq	r1, r7, lsr #18
     8c4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8c8:	00194297 	mulseq	r9, r7, r2
     8cc:	002e0500 	eoreq	r0, lr, r0, lsl #10
     8d0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8d4:	0b3b0b3a 	bleq	ec35c4 <STACK_SIZE+0x6c35c4>
     8d8:	13491927 	movtne	r1, #39207	; 0x9927
     8dc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     8e0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     8e4:	06000019 			; <UNDEFINED> instruction: 0x06000019
     8e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     8ec:	0b3a0e03 	bleq	e84100 <STACK_SIZE+0x684100>
     8f0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     8f4:	01111349 	tsteq	r1, r9, asr #6
     8f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8fc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     900:	07000013 	smladeq	r0, r3, r0, r0
     904:	08030034 	stmdaeq	r3, {r2, r4, r5}
     908:	0b3b0b3a 	bleq	ec35f8 <STACK_SIZE+0x6c35f8>
     90c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     910:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
     914:	03193f01 	tsteq	r9, #1, 30
     918:	3b0b3a0e 	blcc	2cf158 <IRQ_STACK_SIZE+0x2c7158>
     91c:	1119270b 	tstne	r9, fp, lsl #14
     920:	40061201 	andmi	r1, r6, r1, lsl #4
     924:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     928:	00001301 	andeq	r1, r0, r1, lsl #6
     92c:	03000509 	movweq	r0, #1289	; 0x509
     930:	3b0b3a08 	blcc	2cf158 <IRQ_STACK_SIZE+0x2c7158>
     934:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     938:	0a000017 	beq	99c <ABORT_STACK_SIZE+0x59c>
     93c:	01018289 	smlabbeq	r1, r9, r2, r8
     940:	13310111 	teqne	r1, #1073741828	; 0x40000004
     944:	00001301 	andeq	r1, r0, r1, lsl #6
     948:	01828a0b 	orreq	r8, r2, fp, lsl #20
     94c:	91180200 	tstls	r8, r0, lsl #4
     950:	00001842 	andeq	r1, r0, r2, asr #16
     954:	0182890c 	orreq	r8, r2, ip, lsl #18
     958:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     95c:	13311942 	teqne	r1, #1081344	; 0x108000
     960:	00001301 	andeq	r1, r0, r1, lsl #6
     964:	0182890d 	orreq	r8, r2, sp, lsl #18
     968:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     96c:	13311942 	teqne	r1, #1081344	; 0x108000
     970:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     974:	03193f01 	tsteq	r9, #1, 30
     978:	3b0b3a0e 	blcc	2cf1b8 <IRQ_STACK_SIZE+0x2c71b8>
     97c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     980:	00130119 	andseq	r0, r3, r9, lsl r1
     984:	00050f00 	andeq	r0, r5, r0, lsl #30
     988:	00001349 	andeq	r1, r0, r9, asr #6
     98c:	3f012e10 	svccc	0x00012e10
     990:	3a0e0319 	bcc	3815fc <IRQ_STACK_SIZE+0x3795fc>
     994:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     998:	00193c19 	andseq	r3, r9, r9, lsl ip
     99c:	11010000 	mrsne	r0, (UNDEF: 1)
     9a0:	130e2501 	movwne	r2, #58625	; 0xe501
     9a4:	1b0e030b 	blne	3815d8 <IRQ_STACK_SIZE+0x3795d8>
     9a8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     9ac:	00171006 	andseq	r1, r7, r6
     9b0:	00240200 	eoreq	r0, r4, r0, lsl #4
     9b4:	0b3e0b0b 	bleq	f835e8 <STACK_SIZE+0x7835e8>
     9b8:	00000e03 	andeq	r0, r0, r3, lsl #28
     9bc:	0b002403 	bleq	99d0 <IRQ_STACK_SIZE+0x19d0>
     9c0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9c4:	04000008 	streq	r0, [r0], #-8
     9c8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9cc:	0b3a0e03 	bleq	e841e0 <STACK_SIZE+0x6841e0>
     9d0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9d4:	13010b20 	movwne	r0, #6944	; 0x1b20
     9d8:	05050000 	streq	r0, [r5, #-0]
     9dc:	3a080300 	bcc	2015e4 <IRQ_STACK_SIZE+0x1f95e4>
     9e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9e4:	06000013 			; <UNDEFINED> instruction: 0x06000013
     9e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9ec:	0b3a0e03 	bleq	e84200 <STACK_SIZE+0x684200>
     9f0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9f8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     9fc:	00130119 	andseq	r0, r3, r9, lsl r1
     a00:	011d0700 	tsteq	sp, r0, lsl #14
     a04:	01111331 	tsteq	r1, r1, lsr r3
     a08:	0b580612 	bleq	1602258 <STACK_SIZE+0xe02258>
     a0c:	00000b59 	andeq	r0, r0, r9, asr fp
     a10:	31000508 	tstcc	r0, r8, lsl #10
     a14:	000b1c13 	andeq	r1, fp, r3, lsl ip
     a18:	012e0900 	teqeq	lr, r0, lsl #18
     a1c:	01111331 	tsteq	r1, r1, lsr r3
     a20:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a24:	00194297 	mulseq	r9, r7, r2
     a28:	00050a00 	andeq	r0, r5, r0, lsl #20
     a2c:	17021331 	smladxne	r2, r1, r3, r1
     a30:	01000000 	mrseq	r0, (UNDEF: 0)
     a34:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     a38:	0e030b13 	vmoveq.32	d3[0], r0
     a3c:	01110e1b 	tsteq	r1, fp, lsl lr
     a40:	17100612 			; <UNDEFINED> instruction: 0x17100612
     a44:	24020000 	strcs	r0, [r2], #-0
     a48:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a4c:	000e030b 	andeq	r0, lr, fp, lsl #6
     a50:	00240300 	eoreq	r0, r4, r0, lsl #6
     a54:	0b3e0b0b 	bleq	f83688 <STACK_SIZE+0x783688>
     a58:	00000803 	andeq	r0, r0, r3, lsl #16
     a5c:	0b000f04 	bleq	4674 <SVC_STACK_SIZE+0x674>
     a60:	0500000b 	streq	r0, [r0, #-11]
     a64:	0b0b000f 	bleq	2c0aa8 <IRQ_STACK_SIZE+0x2b8aa8>
     a68:	00001349 	andeq	r1, r0, r9, asr #6
     a6c:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     a70:	07000013 	smladeq	r0, r3, r0, r0
     a74:	0b0b0113 	bleq	2c0ec8 <IRQ_STACK_SIZE+0x2b8ec8>
     a78:	0b3b0b3a 	bleq	ec3768 <STACK_SIZE+0x6c3768>
     a7c:	00001301 	andeq	r1, r0, r1, lsl #6
     a80:	03000d08 	movweq	r0, #3336	; 0xd08
     a84:	3b0b3a0e 	blcc	2cf2c4 <IRQ_STACK_SIZE+0x2c72c4>
     a88:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     a8c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     a90:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     a94:	0b3b0b3a 	bleq	ec3784 <STACK_SIZE+0x6c3784>
     a98:	00001349 	andeq	r1, r0, r9, asr #6
     a9c:	3f012e0a 	svccc	0x00012e0a
     aa0:	3a0e0319 	bcc	38170c <IRQ_STACK_SIZE+0x37970c>
     aa4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     aa8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     aac:	97184006 	ldrls	r4, [r8, -r6]
     ab0:	13011942 	movwne	r1, #6466	; 0x1942
     ab4:	050b0000 	streq	r0, [fp, #-0]
     ab8:	3a0e0300 	bcc	3816c0 <IRQ_STACK_SIZE+0x3796c0>
     abc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ac0:	00170213 	andseq	r0, r7, r3, lsl r2
     ac4:	00340c00 	eorseq	r0, r4, r0, lsl #24
     ac8:	0b3a0803 	bleq	e82adc <STACK_SIZE+0x682adc>
     acc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ad0:	00001702 	andeq	r1, r0, r2, lsl #14
     ad4:	0300340d 	movweq	r3, #1037	; 0x40d
     ad8:	3b0b3a0e 	blcc	2cf318 <IRQ_STACK_SIZE+0x2c7318>
     adc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ae0:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
     ae4:	01018289 	smlabbeq	r1, r9, r2, r8
     ae8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     aec:	00001301 	andeq	r1, r0, r1, lsl #6
     af0:	01828a0f 	orreq	r8, r2, pc, lsl #20
     af4:	91180200 	tstls	r8, r0, lsl #4
     af8:	00001842 	andeq	r1, r0, r2, asr #16
     afc:	01828910 	orreq	r8, r2, r0, lsl r9
     b00:	31011101 	tstcc	r1, r1, lsl #2
     b04:	11000013 	tstne	r0, r3, lsl r0
     b08:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     b0c:	0b3a0e03 	bleq	e84320 <STACK_SIZE+0x684320>
     b10:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b14:	00000b20 	andeq	r0, r0, r0, lsr #22
     b18:	31012e12 	tstcc	r1, r2, lsl lr
     b1c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b20:	97184006 	ldrls	r4, [r8, -r6]
     b24:	13011942 	movwne	r1, #6466	; 0x1942
     b28:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     b2c:	11000182 	smlabbne	r0, r2, r1, r0
     b30:	00133101 	andseq	r3, r3, r1, lsl #2
     b34:	82891400 	addhi	r1, r9, #0, 8
     b38:	01110001 	tsteq	r1, r1
     b3c:	31194295 			; <UNDEFINED> instruction: 0x31194295
     b40:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     b44:	0111010b 	tsteq	r1, fp, lsl #2
     b48:	13010612 	movwne	r0, #5650	; 0x1612
     b4c:	1d160000 	ldcne	0, cr0, [r6, #-0]
     b50:	11133101 	tstne	r3, r1, lsl #2
     b54:	58061201 	stmdapl	r6, {r0, r9, ip}
     b58:	010b590b 	tsteq	fp, fp, lsl #18
     b5c:	17000013 	smladne	r0, r3, r0, r0
     b60:	13490101 	movtne	r0, #37121	; 0x9101
     b64:	00001301 	andeq	r1, r0, r1, lsl #6
     b68:	49002118 	stmdbmi	r0, {r3, r4, r8, sp}
     b6c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     b70:	00341900 	eorseq	r1, r4, r0, lsl #18
     b74:	0b3a0e03 	bleq	e84388 <STACK_SIZE+0x684388>
     b78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b7c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     b80:	341a0000 	ldrcc	r0, [sl], #-0
     b84:	3a0e0300 	bcc	38178c <IRQ_STACK_SIZE+0x37978c>
     b88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b8c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     b90:	1b000018 	blne	bf8 <ABORT_STACK_SIZE+0x7f8>
     b94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b98:	0b3a0e03 	bleq	e843ac <STACK_SIZE+0x6843ac>
     b9c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ba0:	1301193c 	movwne	r1, #6460	; 0x193c
     ba4:	051c0000 	ldreq	r0, [ip, #-0]
     ba8:	00134900 	andseq	r4, r3, r0, lsl #18
     bac:	00181d00 	andseq	r1, r8, r0, lsl #26
     bb0:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     bb4:	03193f00 	tsteq	r9, #0, 30
     bb8:	3b0b3a0e 	blcc	2cf3f8 <IRQ_STACK_SIZE+0x2c73f8>
     bbc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     bc0:	00193c13 	andseq	r3, r9, r3, lsl ip
     bc4:	002e1f00 	eoreq	r1, lr, r0, lsl #30
     bc8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bcc:	0b3b0b3a 	bleq	ec38bc <STACK_SIZE+0x6c38bc>
     bd0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     bd4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     bd8:	03193f01 	tsteq	r9, #1, 30
     bdc:	3b0b3a0e 	blcc	2cf41c <IRQ_STACK_SIZE+0x2c741c>
     be0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     be4:	00000019 	andeq	r0, r0, r9, lsl r0
     be8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     bec:	030b130e 	movweq	r1, #45838	; 0xb30e
     bf0:	110e1b0e 	tstne	lr, lr, lsl #22
     bf4:	10061201 	andne	r1, r6, r1, lsl #4
     bf8:	02000017 	andeq	r0, r0, #23
     bfc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c00:	0b3a0e03 	bleq	e84414 <STACK_SIZE+0x684414>
     c04:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c08:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c0c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c10:	00130119 	andseq	r0, r3, r9, lsl r1
     c14:	00050300 	andeq	r0, r5, r0, lsl #6
     c18:	0b3a0e03 	bleq	e8442c <STACK_SIZE+0x68442c>
     c1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c20:	00001802 	andeq	r1, r0, r2, lsl #16
     c24:	0b002404 	bleq	9c3c <IRQ_STACK_SIZE+0x1c3c>
     c28:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     c2c:	0500000e 	streq	r0, [r0, #-14]
     c30:	13490101 	movtne	r0, #37121	; 0x9101
     c34:	00001301 	andeq	r1, r0, r1, lsl #6
     c38:	49002106 	stmdbmi	r0, {r1, r2, r8, sp}
     c3c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     c40:	00340700 	eorseq	r0, r4, r0, lsl #14
     c44:	0b3a0e03 	bleq	e84458 <STACK_SIZE+0x684458>
     c48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c4c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     c50:	01000000 	mrseq	r0, (UNDEF: 0)
     c54:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     c58:	0e030b13 	vmoveq.32	d3[0], r0
     c5c:	01110e1b 	tsteq	r1, fp, lsl lr
     c60:	17100612 			; <UNDEFINED> instruction: 0x17100612
     c64:	24020000 	strcs	r0, [r2], #-0
     c68:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     c6c:	000e030b 	andeq	r0, lr, fp, lsl #6
     c70:	00240300 	eoreq	r0, r4, r0, lsl #6
     c74:	0b3e0b0b 	bleq	f838a8 <STACK_SIZE+0x7838a8>
     c78:	00000803 	andeq	r0, r0, r3, lsl #16
     c7c:	0b000f04 	bleq	4894 <SVC_STACK_SIZE+0x894>
     c80:	0013490b 	andseq	r4, r3, fp, lsl #18
     c84:	00160500 	andseq	r0, r6, r0, lsl #10
     c88:	0b3a0e03 	bleq	e8449c <STACK_SIZE+0x68449c>
     c8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c90:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     c94:	03193f01 	tsteq	r9, #1, 30
     c98:	3b0b3a0e 	blcc	2cf4d8 <IRQ_STACK_SIZE+0x2c74d8>
     c9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     ca0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ca4:	97184006 	ldrls	r4, [r8, -r6]
     ca8:	13011942 	movwne	r1, #6466	; 0x1942
     cac:	05070000 	streq	r0, [r7, #-0]
     cb0:	3a080300 	bcc	2018b8 <IRQ_STACK_SIZE+0x1f98b8>
     cb4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cb8:	00170213 	andseq	r0, r7, r3, lsl r2
     cbc:	00340800 	eorseq	r0, r4, r0, lsl #16
     cc0:	0b3a0e03 	bleq	e844d4 <STACK_SIZE+0x6844d4>
     cc4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cc8:	00001702 	andeq	r1, r0, r2, lsl #14
     ccc:	03003409 	movweq	r3, #1033	; 0x409
     cd0:	3b0b3a0e 	blcc	2cf510 <IRQ_STACK_SIZE+0x2c7510>
     cd4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     cd8:	0a000018 	beq	d40 <ABORT_STACK_SIZE+0x940>
     cdc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     ce0:	0b3a0e03 	bleq	e844f4 <STACK_SIZE+0x6844f4>
     ce4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ce8:	01111349 	tsteq	r1, r9, asr #6
     cec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     cf0:	00194297 	mulseq	r9, r7, r2
     cf4:	012e0b00 	teqeq	lr, r0, lsl #22
     cf8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     cfc:	0b3b0b3a 	bleq	ec39ec <STACK_SIZE+0x6c39ec>
     d00:	01111927 	tsteq	r1, r7, lsr #18
     d04:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d08:	01194297 			; <UNDEFINED> instruction: 0x01194297
     d0c:	0c000013 	stceq	0, cr0, [r0], {19}
     d10:	08030005 	stmdaeq	r3, {r0, r2}
     d14:	0b3b0b3a 	bleq	ec3a04 <STACK_SIZE+0x6c3a04>
     d18:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     d1c:	340d0000 	strcc	r0, [sp], #-0
     d20:	3a080300 	bcc	201928 <IRQ_STACK_SIZE+0x1f9928>
     d24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d28:	00180213 	andseq	r0, r8, r3, lsl r2
     d2c:	00350e00 	eorseq	r0, r5, r0, lsl #28
     d30:	00001349 	andeq	r1, r0, r9, asr #6
     d34:	0300340f 	movweq	r3, #1039	; 0x40f
     d38:	3b0b3a0e 	blcc	2cf578 <IRQ_STACK_SIZE+0x2c7578>
     d3c:	3f13490b 	svccc	0x0013490b
     d40:	00193c19 	andseq	r3, r9, r9, lsl ip
     d44:	11010000 	mrsne	r0, (UNDEF: 1)
     d48:	130e2501 	movwne	r2, #58625	; 0xe501
     d4c:	1b0e030b 	blne	381980 <IRQ_STACK_SIZE+0x379980>
     d50:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     d54:	00171006 	andseq	r1, r7, r6
     d58:	00240200 	eoreq	r0, r4, r0, lsl #4
     d5c:	0b3e0b0b 	bleq	f83990 <STACK_SIZE+0x783990>
     d60:	00000e03 	andeq	r0, r0, r3, lsl #28
     d64:	0b002403 	bleq	9d78 <IRQ_STACK_SIZE+0x1d78>
     d68:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     d6c:	04000008 	streq	r0, [r0], #-8
     d70:	0b0b000f 	bleq	2c0db4 <IRQ_STACK_SIZE+0x2b8db4>
     d74:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
     d78:	03193f00 	tsteq	r9, #0, 30
     d7c:	3b0b3a0e 	blcc	2cf5bc <IRQ_STACK_SIZE+0x2c75bc>
     d80:	2019270b 	andscs	r2, r9, fp, lsl #14
     d84:	0600000b 	streq	r0, [r0], -fp
     d88:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d8c:	0b3a0e03 	bleq	e845a0 <STACK_SIZE+0x6845a0>
     d90:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     d94:	13010b20 	movwne	r0, #6944	; 0x1b20
     d98:	34070000 	strcc	r0, [r7], #-0
     d9c:	3a080300 	bcc	2019a4 <IRQ_STACK_SIZE+0x1f99a4>
     da0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     da4:	08000013 	stmdaeq	r0, {r0, r1, r4}
     da8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     dac:	0b3a0e03 	bleq	e845c0 <STACK_SIZE+0x6845c0>
     db0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     db4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     db8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     dbc:	00130119 	andseq	r0, r3, r9, lsl r1
     dc0:	001d0900 	andseq	r0, sp, r0, lsl #18
     dc4:	01521331 	cmpeq	r2, r1, lsr r3
     dc8:	0b581755 	bleq	1606b24 <STACK_SIZE+0xe06b24>
     dcc:	00000b59 	andeq	r0, r0, r9, asr fp
     dd0:	3f012e0a 	svccc	0x00012e0a
     dd4:	3a0e0319 	bcc	381a40 <IRQ_STACK_SIZE+0x379a40>
     dd8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ddc:	20134919 	andscs	r4, r3, r9, lsl r9
     de0:	0013010b 	andseq	r0, r3, fp, lsl #2
     de4:	00050b00 	andeq	r0, r5, r0, lsl #22
     de8:	0b3a0803 	bleq	e82dfc <STACK_SIZE+0x682dfc>
     dec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     df0:	1d0c0000 	stcne	0, cr0, [ip, #-0]
     df4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     df8:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     dfc:	010b590b 	tsteq	fp, fp, lsl #18
     e00:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     e04:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     e08:	340e0000 	strcc	r0, [lr], #-0
     e0c:	1c133100 	ldfnes	f3, [r3], {-0}
     e10:	0f00000b 	svceq	0x0000000b
     e14:	13310034 	teqne	r1, #52	; 0x34
     e18:	1d100000 	ldcne	0, cr0, [r0, #-0]
     e1c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     e20:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     e24:	000b590b 	andeq	r5, fp, fp, lsl #18
     e28:	00051100 	andeq	r1, r5, r0, lsl #2
     e2c:	0b1c1331 	bleq	705af8 <IRQ_STACK_SIZE+0x6fdaf8>
     e30:	1d120000 	ldcne	0, cr0, [r2, #-0]
     e34:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     e38:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     e3c:	0005590b 	andeq	r5, r5, fp, lsl #18
     e40:	002e1300 	eoreq	r1, lr, r0, lsl #6
     e44:	01111331 	tsteq	r1, r1, lsr r3
     e48:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e4c:	00194297 	mulseq	r9, r7, r2
     e50:	002e1400 	eoreq	r1, lr, r0, lsl #8
     e54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e58:	0b3b0b3a 	bleq	ec3b48 <STACK_SIZE+0x6c3b48>
     e5c:	01111927 	tsteq	r1, r7, lsr #18
     e60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e64:	00194297 	mulseq	r9, r7, r2
     e68:	012e1500 	teqeq	lr, r0, lsl #10
     e6c:	01111331 	tsteq	r1, r1, lsr r3
     e70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e74:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e78:	16000013 			; <UNDEFINED> instruction: 0x16000013
     e7c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e80:	0b3a0e03 	bleq	e84694 <STACK_SIZE+0x684694>
     e84:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e88:	01111349 	tsteq	r1, r9, asr #6
     e8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e90:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e94:	17000013 	smladne	r0, r3, r0, r0
     e98:	08030034 	stmdaeq	r3, {r2, r4, r5}
     e9c:	0b3b0b3a 	bleq	ec3b8c <STACK_SIZE+0x6c3b8c>
     ea0:	0b1c1349 	bleq	705bcc <IRQ_STACK_SIZE+0x6fdbcc>
     ea4:	05180000 	ldreq	r0, [r8, #-0]
     ea8:	02133100 	andseq	r3, r3, #0, 2
     eac:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     eb0:	08030005 	stmdaeq	r3, {r0, r2}
     eb4:	0b3b0b3a 	bleq	ec3ba4 <STACK_SIZE+0x6c3ba4>
     eb8:	17021349 	strne	r1, [r2, -r9, asr #6]
     ebc:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     ec0:	11010182 	smlabbne	r1, r2, r1, r0
     ec4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     ec8:	13011331 	movwne	r1, #4913	; 0x1331
     ecc:	8a1b0000 	bhi	6c0ed4 <IRQ_STACK_SIZE+0x6b8ed4>
     ed0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     ed4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     ed8:	891c0000 	ldmdbhi	ip, {}	; <UNPREDICTABLE>
     edc:	11010182 	smlabbne	r1, r2, r1, r0
     ee0:	01133101 	tsteq	r3, r1, lsl #2
     ee4:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     ee8:	01018289 	smlabbeq	r1, r9, r2, r8
     eec:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     ef0:	00133119 	andseq	r3, r3, r9, lsl r1
     ef4:	00341e00 	eorseq	r1, r4, r0, lsl #28
     ef8:	0b3a0e03 	bleq	e8470c <STACK_SIZE+0x68470c>
     efc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f00:	00001702 	andeq	r1, r0, r2, lsl #14
     f04:	31011d1f 	tstcc	r1, pc, lsl sp
     f08:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f0c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     f10:	20000005 	andcs	r0, r0, r5
     f14:	0111010b 	tsteq	r1, fp, lsl #2
     f18:	00000612 	andeq	r0, r0, r2, lsl r6
     f1c:	3f012e21 	svccc	0x00012e21
     f20:	3a0e0319 	bcc	381b8c <IRQ_STACK_SIZE+0x379b8c>
     f24:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f28:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     f2c:	97184006 	ldrls	r4, [r8, -r6]
     f30:	13011942 	movwne	r1, #6466	; 0x1942
     f34:	05220000 	streq	r0, [r2, #-0]!
     f38:	3a080300 	bcc	201b40 <IRQ_STACK_SIZE+0x1f9b40>
     f3c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f40:	00170213 	andseq	r0, r7, r3, lsl r2
     f44:	00342300 	eorseq	r2, r4, r0, lsl #6
     f48:	0b3a0803 	bleq	e82f5c <STACK_SIZE+0x682f5c>
     f4c:	1349053b 	movtne	r0, #38203	; 0x953b
     f50:	34240000 	strtcc	r0, [r4], #-0
     f54:	3a0e0300 	bcc	381b5c <IRQ_STACK_SIZE+0x379b5c>
     f58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f5c:	00170213 	andseq	r0, r7, r3, lsl r2
     f60:	000f2500 	andeq	r2, pc, r0, lsl #10
     f64:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     f68:	34260000 	strtcc	r0, [r6], #-0
     f6c:	3a0e0300 	bcc	381b74 <IRQ_STACK_SIZE+0x379b74>
     f70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f74:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     f78:	27000018 	smladcs	r0, r8, r0, r0
     f7c:	13490035 	movtne	r0, #36917	; 0x9035
     f80:	34280000 	strtcc	r0, [r8], #-0
     f84:	3a0e0300 	bcc	381b8c <IRQ_STACK_SIZE+0x379b8c>
     f88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f8c:	3c193f13 	ldccc	15, cr3, [r9], {19}
     f90:	29000019 	stmdbcs	r0, {r0, r3, r4}
     f94:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f98:	0b3a0e03 	bleq	e847ac <STACK_SIZE+0x6847ac>
     f9c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fa0:	1301193c 	movwne	r1, #6460	; 0x193c
     fa4:	052a0000 	streq	r0, [sl, #-0]!
     fa8:	00134900 	andseq	r4, r3, r0, lsl #18
     fac:	012e2b00 	teqeq	lr, r0, lsl #22
     fb0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     fb4:	0b3b0b3a 	bleq	ec3ca4 <STACK_SIZE+0x6c3ca4>
     fb8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     fbc:	01000000 	mrseq	r0, (UNDEF: 0)
     fc0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     fc4:	0e030b13 	vmoveq.32	d3[0], r0
     fc8:	01110e1b 	tsteq	r1, fp, lsl lr
     fcc:	17100612 			; <UNDEFINED> instruction: 0x17100612
     fd0:	24020000 	strcs	r0, [r2], #-0
     fd4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     fd8:	000e030b 	andeq	r0, lr, fp, lsl #6
     fdc:	00240300 	eoreq	r0, r4, r0, lsl #6
     fe0:	0b3e0b0b 	bleq	f83c14 <STACK_SIZE+0x783c14>
     fe4:	00000803 	andeq	r0, r0, r3, lsl #16
     fe8:	3f012e04 	svccc	0x00012e04
     fec:	3a0e0319 	bcc	381c58 <IRQ_STACK_SIZE+0x379c58>
     ff0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ff4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ff8:	97184006 	ldrls	r4, [r8, -r6]
     ffc:	13011942 	movwne	r1, #6466	; 0x1942
    1000:	05050000 	streq	r0, [r5, #-0]
    1004:	3a0e0300 	bcc	381c0c <IRQ_STACK_SIZE+0x379c0c>
    1008:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    100c:	00170213 	andseq	r0, r7, r3, lsl r2
    1010:	00050600 	andeq	r0, r5, r0, lsl #12
    1014:	0b3a0803 	bleq	e83028 <STACK_SIZE+0x683028>
    1018:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    101c:	00001702 	andeq	r1, r0, r2, lsl #14
    1020:	01828907 	orreq	r8, r2, r7, lsl #18
    1024:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1028:	13311942 	teqne	r1, #1081344	; 0x108000
    102c:	00001301 	andeq	r1, r0, r1, lsl #6
    1030:	01828a08 	orreq	r8, r2, r8, lsl #20
    1034:	91180200 	tstls	r8, r0, lsl #4
    1038:	00001842 	andeq	r1, r0, r2, asr #16
    103c:	01828909 	orreq	r8, r2, r9, lsl #18
    1040:	31011101 	tstcc	r1, r1, lsl #2
    1044:	00130113 	andseq	r0, r3, r3, lsl r1
    1048:	82890a00 	addhi	r0, r9, #0, 20
    104c:	01110101 	tsteq	r1, r1, lsl #2
    1050:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1054:	0b000013 	bleq	10a8 <ABORT_STACK_SIZE+0xca8>
    1058:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    105c:	0b3a0e03 	bleq	e84870 <STACK_SIZE+0x684870>
    1060:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1064:	1301193c 	movwne	r1, #6460	; 0x193c
    1068:	050c0000 	streq	r0, [ip, #-0]
    106c:	00134900 	andseq	r4, r3, r0, lsl #18
    1070:	012e0d00 	teqeq	lr, r0, lsl #26
    1074:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1078:	0b3b0b3a 	bleq	ec3d68 <STACK_SIZE+0x6c3d68>
    107c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1080:	01000000 	mrseq	r0, (UNDEF: 0)
    1084:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1088:	0e030b13 	vmoveq.32	d3[0], r0
    108c:	01110e1b 	tsteq	r1, fp, lsl lr
    1090:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1094:	24020000 	strcs	r0, [r2], #-0
    1098:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    109c:	000e030b 	andeq	r0, lr, fp, lsl #6
    10a0:	00240300 	eoreq	r0, r4, r0, lsl #6
    10a4:	0b3e0b0b 	bleq	f83cd8 <STACK_SIZE+0x783cd8>
    10a8:	00000803 	andeq	r0, r0, r3, lsl #16
    10ac:	0b000f04 	bleq	4cc4 <SVC_STACK_SIZE+0xcc4>
    10b0:	0500000b 	streq	r0, [r0, #-11]
    10b4:	0b0b000f 	bleq	2c10f8 <IRQ_STACK_SIZE+0x2b90f8>
    10b8:	00001349 	andeq	r1, r0, r9, asr #6
    10bc:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    10c0:	07000013 	smladeq	r0, r3, r0, r0
    10c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10c8:	0b3b0b3a 	bleq	ec3db8 <STACK_SIZE+0x6c3db8>
    10cc:	00001349 	andeq	r1, r0, r9, asr #6
    10d0:	03011308 	movweq	r1, #4872	; 0x1308
    10d4:	3a0b0b0e 	bcc	2c3d14 <IRQ_STACK_SIZE+0x2bbd14>
    10d8:	010b3b0b 	tsteq	fp, fp, lsl #22
    10dc:	09000013 	stmdbeq	r0, {r0, r1, r4}
    10e0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    10e4:	0b381349 	bleq	e05e10 <STACK_SIZE+0x605e10>
    10e8:	00001934 	andeq	r1, r0, r4, lsr r9
    10ec:	3f012e0a 	svccc	0x00012e0a
    10f0:	3a0e0319 	bcc	381d5c <IRQ_STACK_SIZE+0x379d5c>
    10f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10f8:	010b2019 	tsteq	fp, r9, lsl r0
    10fc:	0b000013 	bleq	1150 <ABORT_STACK_SIZE+0xd50>
    1100:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1104:	0b3b0b3a 	bleq	ec3df4 <STACK_SIZE+0x6c3df4>
    1108:	00001349 	andeq	r1, r0, r9, asr #6
    110c:	3f002e0c 	svccc	0x00002e0c
    1110:	3a0e0319 	bcc	381d7c <IRQ_STACK_SIZE+0x379d7c>
    1114:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1118:	20134919 	andscs	r4, r3, r9, lsl r9
    111c:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1120:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1124:	0b3a0e03 	bleq	e84938 <STACK_SIZE+0x684938>
    1128:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    112c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1130:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1134:	00130119 	andseq	r0, r3, r9, lsl r1
    1138:	00050e00 	andeq	r0, r5, r0, lsl #28
    113c:	0b3a0e03 	bleq	e84950 <STACK_SIZE+0x684950>
    1140:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1144:	00001702 	andeq	r1, r0, r2, lsl #14
    1148:	0300340f 	movweq	r3, #1039	; 0x40f
    114c:	3b0b3a0e 	blcc	2cf98c <IRQ_STACK_SIZE+0x2c798c>
    1150:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1154:	10000017 	andne	r0, r0, r7, lsl r0
    1158:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    115c:	0b3b0b3a 	bleq	ec3e4c <STACK_SIZE+0x6c3e4c>
    1160:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1164:	35110000 	ldrcc	r0, [r1, #-0]
    1168:	00134900 	andseq	r4, r3, r0, lsl #18
    116c:	012e1200 	teqeq	lr, r0, lsl #4
    1170:	01111331 	tsteq	r1, r1, lsr r3
    1174:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1178:	01194297 			; <UNDEFINED> instruction: 0x01194297
    117c:	13000013 	movwne	r0, #19
    1180:	13310005 	teqne	r1, #5
    1184:	00001802 	andeq	r1, r0, r2, lsl #16
    1188:	03000514 	movweq	r0, #1300	; 0x514
    118c:	3b0b3a08 	blcc	2cf9b4 <IRQ_STACK_SIZE+0x2c79b4>
    1190:	0013490b 	andseq	r4, r3, fp, lsl #18
    1194:	00051500 	andeq	r1, r5, r0, lsl #10
    1198:	17021331 	smladxne	r2, r1, r3, r1
    119c:	1d160000 	ldcne	0, cr0, [r6, #-0]
    11a0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    11a4:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    11a8:	000b590b 	andeq	r5, fp, fp, lsl #18
    11ac:	00051700 	andeq	r1, r5, r0, lsl #14
    11b0:	0b3a0803 	bleq	e831c4 <STACK_SIZE+0x6831c4>
    11b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11b8:	00001802 	andeq	r1, r0, r2, lsl #16
    11bc:	00001818 	andeq	r1, r0, r8, lsl r8
    11c0:	00341900 	eorseq	r1, r4, r0, lsl #18
    11c4:	0b3a0803 	bleq	e831d8 <STACK_SIZE+0x6831d8>
    11c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11cc:	00001802 	andeq	r1, r0, r2, lsl #16
    11d0:	31011d1a 	tstcc	r1, sl, lsl sp
    11d4:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    11d8:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    11dc:	0013010b 	andseq	r0, r3, fp, lsl #2
    11e0:	82891b00 	addhi	r1, r9, #0, 22
    11e4:	01110101 	tsteq	r1, r1, lsl #2
    11e8:	00001331 	andeq	r1, r0, r1, lsr r3
    11ec:	01828a1c 	orreq	r8, r2, ip, lsl sl
    11f0:	91180200 	tstls	r8, r0, lsl #4
    11f4:	00001842 	andeq	r1, r0, r2, asr #16
    11f8:	4901011d 	stmdbmi	r1, {r0, r2, r3, r4, r8}
    11fc:	00130113 	andseq	r0, r3, r3, lsl r1
    1200:	00211e00 	eoreq	r1, r1, r0, lsl #28
    1204:	0b2f1349 	bleq	bc5f30 <STACK_SIZE+0x3c5f30>
    1208:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    120c:	11133100 	tstne	r3, r0, lsl #2
    1210:	40061201 	andmi	r1, r6, r1, lsl #4
    1214:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1218:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    121c:	03193f00 	tsteq	r9, #0, 30
    1220:	3b0b3a0e 	blcc	2cfa60 <IRQ_STACK_SIZE+0x2c7a60>
    1224:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1228:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    122c:	97184006 	ldrls	r4, [r8, -r6]
    1230:	00001942 	andeq	r1, r0, r2, asr #18
    1234:	03000521 	movweq	r0, #1313	; 0x521
    1238:	3b0b3a08 	blcc	2cfa60 <IRQ_STACK_SIZE+0x2c7a60>
    123c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1240:	22000017 	andcs	r0, r0, #23
    1244:	01018289 	smlabbeq	r1, r9, r2, r8
    1248:	13310111 	teqne	r1, #1073741828	; 0x40000004
    124c:	00001301 	andeq	r1, r0, r1, lsl #6
    1250:	01828923 	orreq	r8, r2, r3, lsr #18
    1254:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1258:	13311942 	teqne	r1, #1081344	; 0x108000
    125c:	00001301 	andeq	r1, r0, r1, lsl #6
    1260:	01828924 	orreq	r8, r2, r4, lsr #18
    1264:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1268:	13311942 	teqne	r1, #1081344	; 0x108000
    126c:	34250000 	strtcc	r0, [r5], #-0
    1270:	3a0e0300 	bcc	381e78 <IRQ_STACK_SIZE+0x379e78>
    1274:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1278:	26000013 			; <UNDEFINED> instruction: 0x26000013
    127c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1280:	0b3b0b3a 	bleq	ec3f70 <STACK_SIZE+0x6c3f70>
    1284:	00001349 	andeq	r1, r0, r9, asr #6
    1288:	31003427 	tstcc	r0, r7, lsr #8
    128c:	00170213 	andseq	r0, r7, r3, lsl r2
    1290:	00342800 	eorseq	r2, r4, r0, lsl #16
    1294:	00001331 	andeq	r1, r0, r1, lsr r3
    1298:	31001d29 	tstcc	r0, r9, lsr #26
    129c:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    12a0:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    12a4:	2a00000b 	bcs	12d8 <ABORT_STACK_SIZE+0xed8>
    12a8:	13310005 	teqne	r1, #5
    12ac:	1d2b0000 	stcne	0, cr0, [fp, #-0]
    12b0:	11133101 	tstne	r3, r1, lsl #2
    12b4:	58061201 	stmdapl	r6, {r0, r9, ip}
    12b8:	010b590b 	tsteq	fp, fp, lsl #18
    12bc:	2c000013 	stccs	0, cr0, [r0], {19}
    12c0:	13310005 	teqne	r1, #5
    12c4:	00000b1c 	andeq	r0, r0, ip, lsl fp
    12c8:	3f012e2d 	svccc	0x00012e2d
    12cc:	3a0e0319 	bcc	381f38 <IRQ_STACK_SIZE+0x379f38>
    12d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12d4:	11134919 	tstne	r3, r9, lsl r9
    12d8:	40061201 	andmi	r1, r6, r1, lsl #4
    12dc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    12e0:	00001301 	andeq	r1, r0, r1, lsl #6
    12e4:	0300342e 	movweq	r3, #1070	; 0x42e
    12e8:	3b0b3a08 	blcc	2cfb10 <IRQ_STACK_SIZE+0x2c7b10>
    12ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    12f0:	2f000017 	svccs	0x00000017
    12f4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    12f8:	34300000 	ldrtcc	r0, [r0], #-0
    12fc:	3a0e0300 	bcc	381f04 <IRQ_STACK_SIZE+0x379f04>
    1300:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1304:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1308:	31000019 	tstcc	r0, r9, lsl r0
    130c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1310:	0b3a0e03 	bleq	e84b24 <STACK_SIZE+0x684b24>
    1314:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1318:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    131c:	00001301 	andeq	r1, r0, r1, lsl #6
    1320:	49000532 	stmdbmi	r0, {r1, r4, r5, r8, sl}
    1324:	33000013 	movwcc	r0, #19
    1328:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    132c:	0b3a0e03 	bleq	e84b40 <STACK_SIZE+0x684b40>
    1330:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1334:	1301193c 	movwne	r1, #6460	; 0x193c
    1338:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
    133c:	03193f01 	tsteq	r9, #1, 30
    1340:	3b0b3a0e 	blcc	2cfb80 <IRQ_STACK_SIZE+0x2c7b80>
    1344:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1348:	00193c13 	andseq	r3, r9, r3, lsl ip
    134c:	11010000 	mrsne	r0, (UNDEF: 1)
    1350:	11061000 	mrsne	r1, (UNDEF: 6)
    1354:	03011201 	movweq	r1, #4609	; 0x1201
    1358:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    135c:	00051308 	andeq	r1, r5, r8, lsl #6
    1360:	11010000 	mrsne	r0, (UNDEF: 1)
    1364:	11061000 	mrsne	r1, (UNDEF: 6)
    1368:	03011201 	movweq	r1, #4609	; 0x1201
    136c:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    1370:	00051308 	andeq	r1, r5, r8, lsl #6
    1374:	11010000 	mrsne	r0, (UNDEF: 1)
    1378:	11061000 	mrsne	r1, (UNDEF: 6)
    137c:	03011201 	movweq	r1, #4609	; 0x1201
    1380:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    1384:	00051308 	andeq	r1, r5, r8, lsl #6
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	000001c0 	andeq	r0, r0, r0, asr #3
       4:	000001d4 	ldrdeq	r0, [r0], -r4
       8:	d4500001 	ldrble	r0, [r0], #-1
       c:	f8000001 			; <UNDEFINED> instruction: 0xf8000001
      10:	01000001 	tsteq	r0, r1
      14:	00005400 	andeq	r5, r0, r0, lsl #8
      18:	00000000 	andeq	r0, r0, r0
      1c:	01c00000 	biceq	r0, r0, r0
      20:	01d80000 	bicseq	r0, r8, r0
      24:	00010000 	andeq	r0, r1, r0
      28:	0001d851 	andeq	sp, r1, r1, asr r8
      2c:	0001e300 	andeq	lr, r1, r0, lsl #6
      30:	52000100 	andpl	r0, r0, #0, 2
      34:	000001e3 	andeq	r0, r0, r3, ror #3
      38:	000001f8 	strdeq	r0, [r0], -r8
      3c:	01f30004 	mvnseq	r0, r4
      40:	00009f51 	andeq	r9, r0, r1, asr pc
      44:	00000000 	andeq	r0, r0, r0
      48:	01f80000 	mvnseq	r0, r0
      4c:	02080000 	andeq	r0, r8, #0
      50:	00010000 	andeq	r0, r1, r0
      54:	00020850 	andeq	r0, r2, r0, asr r8
      58:	00021f00 	andeq	r1, r2, r0, lsl #30
      5c:	53000100 	movwpl	r0, #256	; 0x100
      60:	0000021f 	andeq	r0, r0, pc, lsl r2
      64:	0000026c 	andeq	r0, r0, ip, ror #4
      68:	01f30004 	mvnseq	r0, r4
      6c:	00009f50 	andeq	r9, r0, r0, asr pc
      70:	00000000 	andeq	r0, r0, r0
      74:	01f80000 	mvnseq	r0, r0
      78:	02180000 	andseq	r0, r8, #0
      7c:	00010000 	andeq	r0, r1, r0
      80:	00021851 	andeq	r1, r2, r1, asr r8
      84:	00021f00 	andeq	r1, r2, r0, lsl #30
      88:	52000100 	andpl	r0, r0, #0, 2
      8c:	0000021f 	andeq	r0, r0, pc, lsl r2
      90:	0000026c 	andeq	r0, r0, ip, ror #4
      94:	01f30004 	mvnseq	r0, r4
      98:	00009f51 	andeq	r9, r0, r1, asr pc
      9c:	00000000 	andeq	r0, r0, r0
      a0:	024c0000 	subeq	r0, ip, #0
      a4:	02540000 	subseq	r0, r4, #0
      a8:	000c0000 	andeq	r0, ip, r0
      ac:	253a0073 	ldrcs	r0, [sl, #-115]!	; 0xffffff8d
      b0:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
      b4:	9f220071 	svcls	0x00220071
      b8:	00000254 	andeq	r0, r0, r4, asr r2
      bc:	00000260 	andeq	r0, r0, r0, ror #4
      c0:	0073000e 	rsbseq	r0, r3, lr
      c4:	00731a3f 	rsbseq	r1, r3, pc, lsr sl
      c8:	1a31253a 	bne	c495b8 <STACK_SIZE+0x4495b8>
      cc:	9f222434 	svcls	0x00222434
	...
      d8:	0000024c 	andeq	r0, r0, ip, asr #4
      dc:	00000260 	andeq	r0, r0, r0, ror #4
      e0:	00730007 	rsbseq	r0, r3, r7
      e4:	1a3f2534 	bne	fc95bc <STACK_SIZE+0x7c95bc>
      e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      ec:	00000000 	andeq	r0, r0, r0
      f0:	00024c00 	andeq	r4, r2, r0, lsl #24
      f4:	00026000 	andeq	r6, r2, r0
      f8:	73000700 	movwvc	r0, #1792	; 0x700
      fc:	31253a00 	teqcc	r5, r0, lsl #20
     100:	00009f1a 	andeq	r9, r0, sl, lsl pc
     104:	00000000 	andeq	r0, r0, r0
     108:	024c0000 	subeq	r0, ip, #0
     10c:	02600000 	rsbeq	r0, r0, #0
     110:	00070000 	andeq	r0, r7, r0
     114:	253b0073 	ldrcs	r0, [fp, #-115]!	; 0xffffff8d
     118:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
     11c:	00000000 	andeq	r0, r0, r0
     120:	3c000000 	stccc	0, cr0, [r0], {-0}
     124:	40000002 	andmi	r0, r0, r2
     128:	01000002 	tsteq	r0, r2
     12c:	02405000 	subeq	r5, r0, #0
     130:	024c0000 	subeq	r0, ip, #0
     134:	00010000 	andeq	r0, r1, r0
     138:	00024c53 	andeq	r4, r2, r3, asr ip
     13c:	00026000 	andeq	r6, r2, r0
     140:	73000700 	movwvc	r0, #1792	; 0x700
     144:	31253c00 	teqcc	r5, r0, lsl #24
     148:	00009f1a 	andeq	r9, r0, sl, lsl pc
     14c:	00000000 	andeq	r0, r0, r0
     150:	026c0000 	rsbeq	r0, ip, #0
     154:	02780000 	rsbseq	r0, r8, #0
     158:	00010000 	andeq	r0, r1, r0
     15c:	00027850 	andeq	r7, r2, r0, asr r8
     160:	00028f00 	andeq	r8, r2, r0, lsl #30
     164:	53000100 	movwpl	r0, #256	; 0x100
     168:	0000028f 	andeq	r0, r0, pc, lsl #5
     16c:	000002cc 	andeq	r0, r0, ip, asr #5
     170:	01f30004 	mvnseq	r0, r4
     174:	00009f50 	andeq	r9, r0, r0, asr pc
     178:	00000000 	andeq	r0, r0, r0
     17c:	026c0000 	rsbeq	r0, ip, #0
     180:	02840000 	addeq	r0, r4, #0
     184:	00010000 	andeq	r0, r1, r0
     188:	00028451 	andeq	r8, r2, r1, asr r4
     18c:	00028f00 	andeq	r8, r2, r0, lsl #30
     190:	52000100 	andpl	r0, r0, #0, 2
     194:	0000028f 	andeq	r0, r0, pc, lsl #5
     198:	000002cc 	andeq	r0, r0, ip, asr #5
     19c:	01f30004 	mvnseq	r0, r4
     1a0:	00009f51 	andeq	r9, r0, r1, asr pc
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	02b40000 	adcseq	r0, r4, #0
     1ac:	02c00000 	sbceq	r0, r0, #0
     1b0:	000c0000 	andeq	r0, ip, r0
     1b4:	253a0072 	ldrcs	r0, [sl, #-114]!	; 0xffffff8e
     1b8:	24341a31 	ldrtcs	r1, [r4], #-2609	; 0xfffff5cf
     1bc:	9f220073 	svcls	0x00220073
	...
     1c8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     1cc:	000002c0 	andeq	r0, r0, r0, asr #5
     1d0:	00720007 	rsbseq	r0, r2, r7
     1d4:	1a31253a 	bne	c496c4 <STACK_SIZE+0x4496c4>
     1d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1dc:	00000000 	andeq	r0, r0, r0
     1e0:	0002ac00 	andeq	sl, r2, r0, lsl #24
     1e4:	0002b000 	andeq	fp, r2, r0
     1e8:	50000100 	andpl	r0, r0, r0, lsl #2
     1ec:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     1f0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     1f4:	b4520001 	ldrblt	r0, [r2], #-1
     1f8:	c0000002 	andgt	r0, r0, r2
     1fc:	07000002 	streq	r0, [r0, -r2]
     200:	3c007200 	sfmcc	f7, 4, [r0], {-0}
     204:	9f1a3125 	svcls	0x001a3125
	...
     210:	000002cc 	andeq	r0, r0, ip, asr #5
     214:	000002e0 	andeq	r0, r0, r0, ror #5
     218:	e0500001 	subs	r0, r0, r1
     21c:	08000002 	stmdaeq	r0, {r1}
     220:	01000003 	tsteq	r0, r3
     224:	03085400 	movweq	r5, #33792	; 0x8400
     228:	030c0000 	movweq	r0, #49152	; 0xc000
     22c:	00040000 	andeq	r0, r4, r0
     230:	9f5001f3 	svcls	0x005001f3
	...
     23c:	000002cc 	andeq	r0, r0, ip, asr #5
     240:	000002e4 	andeq	r0, r0, r4, ror #5
     244:	e4510001 	ldrb	r0, [r1], #-1
     248:	ef000002 	svc	0x00000002
     24c:	01000002 	tsteq	r0, r2
     250:	02ef5200 	rsceq	r5, pc, #0, 4
     254:	030c0000 	movweq	r0, #49152	; 0xc000
     258:	00040000 	andeq	r0, r4, r0
     25c:	9f5101f3 	svcls	0x005101f3
	...
     268:	00000370 	andeq	r0, r0, r0, ror r3
     26c:	000003a4 	andeq	r0, r0, r4, lsr #7
     270:	9f300002 	svcls	0x00300002
     274:	000003a4 	andeq	r0, r0, r4, lsr #7
     278:	0000040c 	andeq	r0, r0, ip, lsl #8
     27c:	0c550001 	mrrceq	0, 0, r0, r5, cr1
     280:	0f000004 	svceq	0x00000004
     284:	01000004 	tsteq	r0, r4
     288:	040f5200 	streq	r5, [pc], #-512	; 290 <NOINT+0x1d0>
     28c:	04100000 	ldreq	r0, [r0], #-0
     290:	00030000 	andeq	r0, r3, r0
     294:	109f7f75 	addsne	r7, pc, r5, ror pc	; <UNPREDICTABLE>
     298:	6c000004 	stcvs	0, cr0, [r0], {4}
     29c:	01000004 	tsteq	r0, r4
     2a0:	00005500 	andeq	r5, r0, r0, lsl #10
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	03600000 	cmneq	r0, #0
     2ac:	03640000 	cmneq	r4, #0
     2b0:	00010000 	andeq	r0, r1, r0
     2b4:	00036450 	andeq	r6, r3, r0, asr r4
     2b8:	00038c00 	andeq	r8, r3, r0, lsl #24
     2bc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
     2cc:	0000001c 	andeq	r0, r0, ip, lsl r0
     2d0:	9f300002 	svcls	0x00300002
     2d4:	0000001c 	andeq	r0, r0, ip, lsl r0
     2d8:	0000005c 	andeq	r0, r0, ip, asr r0
     2dc:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     2e0:	cc000000 	stcgt	0, cr0, [r0], {-0}
     2e4:	03000000 	movweq	r0, #0
     2e8:	9f787300 	svcls	0x00787300
     2ec:	000000cc 	andeq	r0, r0, ip, asr #1
     2f0:	000000e0 	andeq	r0, r0, r0, ror #1
     2f4:	e0530001 	subs	r0, r3, r1
     2f8:	ec000000 	stc	0, cr0, [r0], {-0}
     2fc:	03000000 	movweq	r0, #0
     300:	9f7f7300 	svcls	0x007f7300
     304:	000000ec 	andeq	r0, r0, ip, ror #1
     308:	000000fc 	strdeq	r0, [r0], -ip
     30c:	00530001 	subseq	r0, r3, r1
	...
     318:	1c000000 	stcne	0, cr0, [r0], {-0}
     31c:	04000000 	streq	r0, [r0], #-0
     320:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
     324:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     328:	0000bc00 	andeq	fp, r0, r0, lsl #24
     32c:	72000300 	andvc	r0, r0, #0, 6
     330:	00bc9f64 	adcseq	r9, ip, r4, ror #30
     334:	00cc0000 	sbceq	r0, ip, r0
     338:	00030000 	andeq	r0, r3, r0
     33c:	d89f6471 	ldmle	pc, {r0, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
     340:	00000000 	andeq	r0, r0, r0
     344:	01000001 	tsteq	r0, r1
     348:	00005100 	andeq	r5, r0, r0, lsl #2
     34c:	00000000 	andeq	r0, r0, r0
     350:	01000000 	mrseq	r0, (UNDEF: 0)
     354:	01080000 	mrseq	r0, (UNDEF: 8)
     358:	00010000 	andeq	r0, r1, r0
     35c:	00010853 	andeq	r0, r1, r3, asr r8
     360:	00019000 	andeq	r9, r1, r0
     364:	73000300 	movwvc	r0, #768	; 0x300
     368:	01b49f78 			; <UNDEFINED> instruction: 0x01b49f78
     36c:	01c80000 	biceq	r0, r8, r0
     370:	00010000 	andeq	r0, r1, r0
     374:	0001c853 	andeq	ip, r1, r3, asr r8
     378:	0001dc00 	andeq	sp, r1, r0, lsl #24
     37c:	73000300 	movwvc	r0, #768	; 0x300
     380:	01dc9f7f 	bicseq	r9, ip, pc, ror pc
     384:	01e80000 	mvneq	r0, r0
     388:	00010000 	andeq	r0, r1, r0
     38c:	00000053 	andeq	r0, r0, r3, asr r0
     390:	00000000 	andeq	r0, r0, r0
     394:	00010000 	andeq	r0, r1, r0
     398:	00019000 	andeq	r9, r1, r0
     39c:	72000300 	andvc	r0, r0, #0, 6
     3a0:	01909f64 	orrseq	r9, r0, r4, ror #30
     3a4:	01980000 	orrseq	r0, r8, r0
     3a8:	00030000 	andeq	r0, r3, r0
     3ac:	989f6872 	ldmls	pc, {r1, r4, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
     3b0:	a0000001 	andge	r0, r0, r1
     3b4:	03000001 	movweq	r0, #1
     3b8:	9f6c7200 	svcls	0x006c7200
     3bc:	000001a0 	andeq	r0, r0, r0, lsr #3
     3c0:	000001a4 	andeq	r0, r0, r4, lsr #3
     3c4:	70720003 	rsbsvc	r0, r2, r3
     3c8:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     3cc:	0001a800 	andeq	sl, r1, r0, lsl #16
     3d0:	71000300 	mrsvc	r0, LR_irq
     3d4:	01c09f70 	biceq	r9, r0, r0, ror pc
     3d8:	01ec0000 	mvneq	r0, r0
     3dc:	00010000 	andeq	r0, r1, r0
     3e0:	00000051 	andeq	r0, r0, r1, asr r0
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	0001ec00 	andeq	lr, r1, r0, lsl #24
     3ec:	00022800 	andeq	r2, r2, r0, lsl #16
     3f0:	53000100 	movwpl	r0, #256	; 0x100
     3f4:	00000228 	andeq	r0, r0, r8, lsr #4
     3f8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     3fc:	78730003 	ldmdavc	r3!, {r0, r1}^
     400:	0002b89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     404:	0002cc00 	andeq	ip, r2, r0, lsl #24
     408:	53000100 	movwpl	r0, #256	; 0x100
     40c:	000002cc 	andeq	r0, r0, ip, asr #5
     410:	000002e0 	andeq	r0, r0, r0, ror #5
     414:	7f730003 	svcvc	0x00730003
     418:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     41c:	0002f800 	andeq	pc, r2, r0, lsl #16
     420:	53000100 	movwpl	r0, #256	; 0x100
	...
     42c:	000001ec 	andeq	r0, r0, ip, ror #3
     430:	000002a8 	andeq	r0, r0, r8, lsr #5
     434:	64720003 	ldrbtvs	r0, [r2], #-3
     438:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     43c:	0002b400 	andeq	fp, r2, r0, lsl #8
     440:	71000300 	mrsvc	r0, LR_irq
     444:	02c49f64 	sbceq	r9, r4, #100, 30	; 0x190
     448:	02f80000 	rscseq	r0, r8, #0
     44c:	00010000 	andeq	r0, r1, r0
     450:	00000051 	andeq	r0, r0, r1, asr r0
     454:	00000000 	andeq	r0, r0, r0
     458:	0002f800 	andeq	pc, r2, r0, lsl #16
     45c:	00030000 	andeq	r0, r3, r0
     460:	51000100 	mrspl	r0, (UNDEF: 16)
     464:	00000300 	andeq	r0, r0, r0, lsl #6
     468:	00000310 	andeq	r0, r0, r0, lsl r3
     46c:	7f710003 	svcvc	0x00710003
     470:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     474:	00032000 	andeq	r2, r3, r0
     478:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     484:	000002f8 	strdeq	r0, [r0], -r8
     488:	0000032c 	andeq	r0, r0, ip, lsr #6
     48c:	00520001 	subseq	r0, r2, r1
     490:	00000000 	andeq	r0, r0, r0
     494:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     498:	30000003 	andcc	r0, r0, r3
     49c:	02000003 	andeq	r0, r0, #3
     4a0:	309f3000 	addscc	r3, pc, r0
     4a4:	44000003 	strmi	r0, [r0], #-3
     4a8:	02000008 	andeq	r0, r0, #8
     4ac:	009f3100 	addseq	r3, pc, r0, lsl #2
     4b0:	00000000 	andeq	r0, r0, r0
     4b4:	30000000 	andcc	r0, r0, r0
     4b8:	38000003 	stmdacc	r0, {r0, r1}
     4bc:	02000003 	andeq	r0, r0, #3
     4c0:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
     4c4:	40000003 	andmi	r0, r0, r3
     4c8:	01000003 	tsteq	r0, r3
     4cc:	03405300 	movteq	r5, #768	; 0x300
     4d0:	03cc0000 	biceq	r0, ip, #0
     4d4:	00030000 	andeq	r0, r3, r0
     4d8:	f09f7873 			; <UNDEFINED> instruction: 0xf09f7873
     4dc:	04000003 	streq	r0, [r0], #-3
     4e0:	01000004 	tsteq	r0, r4
     4e4:	04045300 	streq	r5, [r4], #-768	; 0xfffffd00
     4e8:	04180000 	ldreq	r0, [r8], #-0
     4ec:	00030000 	andeq	r0, r3, r0
     4f0:	189f7f73 	ldmne	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
     4f4:	24000004 	strcs	r0, [r0], #-4
     4f8:	01000004 	tsteq	r0, r4
     4fc:	00005300 	andeq	r5, r0, r0, lsl #6
     500:	00000000 	andeq	r0, r0, r0
     504:	03300000 	teqeq	r0, #0
     508:	03380000 	teqeq	r8, #0
     50c:	00060000 	andeq	r0, r6, r0
     510:	0011040c 	andseq	r0, r1, ip, lsl #8
     514:	03389f44 	teqeq	r8, #68, 30	; 0x110
     518:	03cc0000 	biceq	r0, ip, #0
     51c:	00030000 	andeq	r0, r3, r0
     520:	cc9f6472 	cfldrsgt	mvf6, [pc], {114}	; 0x72
     524:	d4000003 	strle	r0, [r0], #-3
     528:	03000003 	movweq	r0, #3
     52c:	9f687200 	svcls	0x00687200
     530:	000003d4 	ldrdeq	r0, [r0], -r4
     534:	000003d8 	ldrdeq	r0, [r0], -r8
     538:	6c720003 	ldclvs	0, cr0, [r2], #-12
     53c:	0003d89f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
     540:	0003e000 	andeq	lr, r3, r0
     544:	72000300 	andvc	r0, r0, #0, 6
     548:	03e09f70 	mvneq	r9, #112, 30	; 0x1c0
     54c:	03e40000 	mvneq	r0, #0
     550:	00030000 	andeq	r0, r3, r0
     554:	e49f7472 	ldr	r7, [pc], #1138	; 55c <ABORT_STACK_SIZE+0x15c>
     558:	e8000003 	stmda	r0, {r0, r1}
     55c:	03000003 	movweq	r0, #3
     560:	9f747100 	svcls	0x00747100
     564:	000003fc 	strdeq	r0, [r0], -ip
     568:	00000460 	andeq	r0, r0, r0, ror #8
     56c:	00510001 	subseq	r0, r1, r1
     570:	00000000 	andeq	r0, r0, r0
     574:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     578:	1c000006 	stcne	0, cr0, [r0], {6}
     57c:	02000006 	andeq	r0, r0, #6
     580:	1c9f3000 	ldcne	0, cr3, [pc], {0}
     584:	20000006 	andcs	r0, r0, r6
     588:	02000006 	andeq	r0, r0, #6
     58c:	209f3100 	addscs	r3, pc, r0, lsl #2
     590:	24000006 	strcs	r0, [r0], #-6
     594:	02000006 	andeq	r0, r0, #6
     598:	249f3200 	ldrcs	r3, [pc], #512	; 5a0 <ABORT_STACK_SIZE+0x1a0>
     59c:	28000006 	stmdacs	r0, {r1, r2}
     5a0:	02000006 	andeq	r0, r0, #6
     5a4:	289f3300 	ldmcs	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     5a8:	44000006 	strmi	r0, [r0], #-6
     5ac:	02000008 	andeq	r0, r0, #8
     5b0:	009f3400 	addseq	r3, pc, r0, lsl #8
     5b4:	00000000 	andeq	r0, r0, r0
     5b8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     5bc:	1c000006 	stcne	0, cr0, [r0], {6}
     5c0:	06000006 	streq	r0, [r0], -r6
     5c4:	13540c00 	cmpne	r4, #0, 24
     5c8:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
     5cc:	20000006 	andcs	r0, r0, r6
     5d0:	06000006 	streq	r0, [r0], -r6
     5d4:	13580c00 	cmpne	r8, #0, 24
     5d8:	209f4400 	addscs	r4, pc, r0, lsl #8
     5dc:	24000006 	strcs	r0, [r0], #-6
     5e0:	06000006 	streq	r0, [r0], -r6
     5e4:	135c0c00 	cmpne	ip, #0, 24
     5e8:	249f4400 	ldrcs	r4, [pc], #1024	; 5f0 <ABORT_STACK_SIZE+0x1f0>
     5ec:	44000006 	strmi	r0, [r0], #-6
     5f0:	06000008 	streq	r0, [r0], -r8
     5f4:	13600c00 	cmnne	r0, #0, 24
     5f8:	009f4400 	addseq	r4, pc, r0, lsl #8
     5fc:	00000000 	andeq	r0, r0, r0
     600:	20000000 	andcs	r0, r0, r0
     604:	6c000004 	stcvs	0, cr0, [r0], {4}
     608:	02000004 	andeq	r0, r0, #4
     60c:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
     610:	a4000004 	strge	r0, [r0], #-4
     614:	02000004 	andeq	r0, r0, #4
     618:	a49f3100 	ldrge	r3, [pc], #256	; 620 <ABORT_STACK_SIZE+0x220>
     61c:	e8000004 	stmda	r0, {r2}
     620:	02000004 	andeq	r0, r0, #4
     624:	e89f3200 	ldm	pc, {r9, ip, sp}	; <UNPREDICTABLE>
     628:	44000004 	strmi	r0, [r0], #-4
     62c:	02000008 	andeq	r0, r0, #8
     630:	009f3400 	addseq	r3, pc, r0, lsl #8
     634:	00000000 	andeq	r0, r0, r0
     638:	20000000 	andcs	r0, r0, r0
     63c:	6c000004 	stcvs	0, cr0, [r0], {4}
     640:	06000004 	streq	r0, [r0], -r4
     644:	12c40c00 	sbcne	r0, r4, #0, 24
     648:	6c9f4400 	cfldrsvs	mvf4, [pc], {0}
     64c:	a4000004 	strge	r0, [r0], #-4
     650:	06000004 	streq	r0, [r0], -r4
     654:	12c80c00 	sbcne	r0, r8, #0, 24
     658:	a49f4400 	ldrge	r4, [pc], #1024	; 660 <ABORT_STACK_SIZE+0x260>
     65c:	e8000004 	stmda	r0, {r2}
     660:	06000004 	streq	r0, [r0], -r4
     664:	12cc0c00 	sbcne	r0, ip, #0, 24
     668:	e89f4400 	ldm	pc, {sl, lr}	; <UNPREDICTABLE>
     66c:	44000004 	strmi	r0, [r0], #-4
     670:	06000008 	streq	r0, [r0], -r8
     674:	12d00c00 	sbcsne	r0, r0, #0, 24
     678:	009f4400 	addseq	r4, pc, r0, lsl #8
     67c:	00000000 	andeq	r0, r0, r0
     680:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     684:	ec000004 	stc	0, cr0, [r0], {4}
     688:	02000004 	andeq	r0, r0, #4
     68c:	ec9f3000 	ldc	0, cr3, [pc], {0}
     690:	44000004 	strmi	r0, [r0], #-4
     694:	02000008 	andeq	r0, r0, #8
     698:	009f3400 	addseq	r3, pc, r0, lsl #8
     69c:	00000000 	andeq	r0, r0, r0
     6a0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     6a4:	ec000004 	stc	0, cr0, [r0], {4}
     6a8:	06000004 	streq	r0, [r0], -r4
     6ac:	12d40c00 	sbcsne	r0, r4, #0, 24
     6b0:	ec9f4400 	cfldrs	mvf4, [pc], {0}
     6b4:	44000004 	strmi	r0, [r0], #-4
     6b8:	06000008 	streq	r0, [r0], -r8
     6bc:	12e00c00 	rscne	r0, r0, #0, 24
     6c0:	009f4400 	addseq	r4, pc, r0, lsl #8
     6c4:	00000000 	andeq	r0, r0, r0
     6c8:	ec000000 	stc	0, cr0, [r0], {-0}
     6cc:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     6d0:	02000004 	andeq	r0, r0, #4
     6d4:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
     6d8:	fc000004 	stc2	0, cr0, [r0], {4}
     6dc:	02000004 	andeq	r0, r0, #4
     6e0:	fc9f3200 	ldc2	2, cr3, [pc], {0}
     6e4:	44000004 	strmi	r0, [r0], #-4
     6e8:	02000008 	andeq	r0, r0, #8
     6ec:	009f3400 	addseq	r3, pc, r0, lsl #8
     6f0:	00000000 	andeq	r0, r0, r0
     6f4:	ec000000 	stc	0, cr0, [r0], {-0}
     6f8:	f4000004 	vst4.8	{d0-d3}, [r0], r4
     6fc:	06000004 	streq	r0, [r0], -r4
     700:	12e40c00 	rscne	r0, r4, #0, 24
     704:	f49f4400 			; <UNDEFINED> instruction: 0xf49f4400
     708:	fc000004 	stc2	0, cr0, [r0], {4}
     70c:	06000004 	streq	r0, [r0], -r4
     710:	12ec0c00 	rscne	r0, ip, #0, 24
     714:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     718:	44000004 	strmi	r0, [r0], #-4
     71c:	06000008 	streq	r0, [r0], -r8
     720:	12f00c00 	rscsne	r0, r0, #0, 24
     724:	009f4400 	addseq	r4, pc, r0, lsl #8
     728:	00000000 	andeq	r0, r0, r0
     72c:	fc000000 	stc2	0, cr0, [r0], {-0}
     730:	44000004 	strmi	r0, [r0], #-4
     734:	02000005 	andeq	r0, r0, #5
     738:	449f3100 	ldrmi	r3, [pc], #256	; 740 <ABORT_STACK_SIZE+0x340>
     73c:	4c000005 	stcmi	0, cr0, [r0], {5}
     740:	02000005 	andeq	r0, r0, #5
     744:	4c9f3200 	lfmmi	f3, 4, [pc], {0}
     748:	54000005 	strpl	r0, [r0], #-5
     74c:	02000005 	andeq	r0, r0, #5
     750:	549f3300 	ldrpl	r3, [pc], #768	; 758 <ABORT_STACK_SIZE+0x358>
     754:	44000005 	strmi	r0, [r0], #-5
     758:	02000008 	andeq	r0, r0, #8
     75c:	009f3400 	addseq	r3, pc, r0, lsl #8
     760:	00000000 	andeq	r0, r0, r0
     764:	fc000000 	stc2	0, cr0, [r0], {-0}
     768:	44000004 	strmi	r0, [r0], #-4
     76c:	06000005 	streq	r0, [r0], -r5
     770:	12f80c00 	rscsne	r0, r8, #0, 24
     774:	449f4400 	ldrmi	r4, [pc], #1024	; 77c <ABORT_STACK_SIZE+0x37c>
     778:	4c000005 	stcmi	0, cr0, [r0], {5}
     77c:	06000005 	streq	r0, [r0], -r5
     780:	12fc0c00 	rscsne	r0, ip, #0, 24
     784:	4c9f4400 	cfldrsmi	mvf4, [pc], {0}
     788:	44000005 	strmi	r0, [r0], #-5
     78c:	06000008 	streq	r0, [r0], -r8
     790:	13000c00 	movwne	r0, #3072	; 0xc00
     794:	009f4400 	addseq	r4, pc, r0, lsl #8
     798:	00000000 	andeq	r0, r0, r0
     79c:	54000000 	strpl	r0, [r0], #-0
     7a0:	5c000005 	stcpl	0, cr0, [r0], {5}
     7a4:	02000005 	andeq	r0, r0, #5
     7a8:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
     7ac:	64000005 	strvs	r0, [r0], #-5
     7b0:	02000005 	andeq	r0, r0, #5
     7b4:	649f3100 	ldrvs	r3, [pc], #256	; 7bc <ABORT_STACK_SIZE+0x3bc>
     7b8:	74000005 	strvc	r0, [r0], #-5
     7bc:	02000005 	andeq	r0, r0, #5
     7c0:	749f3300 	ldrvc	r3, [pc], #768	; 7c8 <ABORT_STACK_SIZE+0x3c8>
     7c4:	44000005 	strmi	r0, [r0], #-5
     7c8:	02000008 	andeq	r0, r0, #8
     7cc:	009f3400 	addseq	r3, pc, r0, lsl #8
     7d0:	00000000 	andeq	r0, r0, r0
     7d4:	54000000 	strpl	r0, [r0], #-0
     7d8:	5c000005 	stcpl	0, cr0, [r0], {5}
     7dc:	06000005 	streq	r0, [r0], -r5
     7e0:	13040c00 	movwne	r0, #19456	; 0x4c00
     7e4:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
     7e8:	64000005 	strvs	r0, [r0], #-5
     7ec:	06000005 	streq	r0, [r0], -r5
     7f0:	13080c00 	movwne	r0, #35840	; 0x8c00
     7f4:	649f4400 	ldrvs	r4, [pc], #1024	; 7fc <ABORT_STACK_SIZE+0x3fc>
     7f8:	44000005 	strmi	r0, [r0], #-5
     7fc:	06000008 	streq	r0, [r0], -r8
     800:	13100c00 	tstne	r0, #0, 24
     804:	009f4400 	addseq	r4, pc, r0, lsl #8
     808:	00000000 	andeq	r0, r0, r0
     80c:	74000000 	strvc	r0, [r0], #-0
     810:	7c000005 	stcvc	0, cr0, [r0], {5}
     814:	02000005 	andeq	r0, r0, #5
     818:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     81c:	84000005 	strhi	r0, [r0], #-5
     820:	02000005 	andeq	r0, r0, #5
     824:	849f3100 	ldrhi	r3, [pc], #256	; 82c <ABORT_STACK_SIZE+0x42c>
     828:	8c000005 	stchi	0, cr0, [r0], {5}
     82c:	02000005 	andeq	r0, r0, #5
     830:	8c9f3200 	lfmhi	f3, 4, [pc], {0}
     834:	c4000005 	strgt	r0, [r0], #-5
     838:	02000005 	andeq	r0, r0, #5
     83c:	c49f3300 	ldrgt	r3, [pc], #768	; 844 <ABORT_STACK_SIZE+0x444>
     840:	44000005 	strmi	r0, [r0], #-5
     844:	02000008 	andeq	r0, r0, #8
     848:	009f3400 	addseq	r3, pc, r0, lsl #8
     84c:	00000000 	andeq	r0, r0, r0
     850:	74000000 	strvc	r0, [r0], #-0
     854:	7c000005 	stcvc	0, cr0, [r0], {5}
     858:	06000005 	streq	r0, [r0], -r5
     85c:	13140c00 	tstne	r4, #0, 24
     860:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
     864:	84000005 	strhi	r0, [r0], #-5
     868:	06000005 	streq	r0, [r0], -r5
     86c:	13180c00 	tstne	r8, #0, 24
     870:	849f4400 	ldrhi	r4, [pc], #1024	; 878 <ABORT_STACK_SIZE+0x478>
     874:	8c000005 	stchi	0, cr0, [r0], {5}
     878:	06000005 	streq	r0, [r0], -r5
     87c:	131c0c00 	tstne	ip, #0, 24
     880:	8c9f4400 	cfldrshi	mvf4, [pc], {0}
     884:	44000005 	strmi	r0, [r0], #-5
     888:	06000008 	streq	r0, [r0], -r8
     88c:	13200c00 	teqne	r0, #0, 24
     890:	009f4400 	addseq	r4, pc, r0, lsl #8
     894:	00000000 	andeq	r0, r0, r0
     898:	c4000000 	strgt	r0, [r0], #-0
     89c:	fc000005 	stc2	0, cr0, [r0], {5}
     8a0:	02000005 	andeq	r0, r0, #5
     8a4:	fc9f3100 	ldc2	1, cr3, [pc], {0}
     8a8:	04000005 	streq	r0, [r0], #-5
     8ac:	02000006 	andeq	r0, r0, #6
     8b0:	049f3200 	ldreq	r3, [pc], #512	; 8b8 <ABORT_STACK_SIZE+0x4b8>
     8b4:	08000006 	stmdaeq	r0, {r1, r2}
     8b8:	02000006 	andeq	r0, r0, #6
     8bc:	089f3300 	ldmeq	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     8c0:	44000006 	strmi	r0, [r0], #-6
     8c4:	02000008 	andeq	r0, r0, #8
     8c8:	009f3400 	addseq	r3, pc, r0, lsl #8
     8cc:	00000000 	andeq	r0, r0, r0
     8d0:	c4000000 	strgt	r0, [r0], #-0
     8d4:	fc000005 	stc2	0, cr0, [r0], {5}
     8d8:	06000005 	streq	r0, [r0], -r5
     8dc:	13380c00 	teqne	r8, #0, 24
     8e0:	fc9f4400 	ldc2	4, cr4, [pc], {0}
     8e4:	04000005 	streq	r0, [r0], #-5
     8e8:	06000006 	streq	r0, [r0], -r6
     8ec:	133c0c00 	teqne	ip, #0, 24
     8f0:	049f4400 	ldreq	r4, [pc], #1024	; 8f8 <ABORT_STACK_SIZE+0x4f8>
     8f4:	44000006 	strmi	r0, [r0], #-6
     8f8:	06000008 	streq	r0, [r0], -r8
     8fc:	13400c00 	movtne	r0, #3072	; 0xc00
     900:	009f4400 	addseq	r4, pc, r0, lsl #8
     904:	00000000 	andeq	r0, r0, r0
     908:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     90c:	0c000006 	stceq	0, cr0, [r0], {6}
     910:	02000006 	andeq	r0, r0, #6
     914:	0c9f3000 	ldceq	0, cr3, [pc], {0}
     918:	10000006 	andne	r0, r0, r6
     91c:	02000006 	andeq	r0, r0, #6
     920:	109f3100 	addsne	r3, pc, r0, lsl #2
     924:	14000006 	strne	r0, [r0], #-6
     928:	02000006 	andeq	r0, r0, #6
     92c:	149f3200 	ldrne	r3, [pc], #512	; 934 <ABORT_STACK_SIZE+0x534>
     930:	18000006 	stmdane	r0, {r1, r2}
     934:	02000006 	andeq	r0, r0, #6
     938:	189f3300 	ldmne	pc, {r8, r9, ip, sp}	; <UNPREDICTABLE>
     93c:	44000006 	strmi	r0, [r0], #-6
     940:	02000008 	andeq	r0, r0, #8
     944:	009f3400 	addseq	r3, pc, r0, lsl #8
     948:	00000000 	andeq	r0, r0, r0
     94c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     950:	0c000006 	stceq	0, cr0, [r0], {6}
     954:	06000006 	streq	r0, [r0], -r6
     958:	13440c00 	movtne	r0, #19456	; 0x4c00
     95c:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
     960:	10000006 	andne	r0, r0, r6
     964:	06000006 	streq	r0, [r0], -r6
     968:	13480c00 	movtne	r0, #35840	; 0x8c00
     96c:	109f4400 	addsne	r4, pc, r0, lsl #8
     970:	14000006 	strne	r0, [r0], #-6
     974:	06000006 	streq	r0, [r0], -r6
     978:	134c0c00 	movtne	r0, #52224	; 0xcc00
     97c:	149f4400 	ldrne	r4, [pc], #1024	; 984 <ABORT_STACK_SIZE+0x584>
     980:	44000006 	strmi	r0, [r0], #-6
     984:	06000008 	streq	r0, [r0], -r8
     988:	13500c00 	cmpne	r0, #0, 24
     98c:	009f4400 	addseq	r4, pc, r0, lsl #8
     990:	00000000 	andeq	r0, r0, r0
     994:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     998:	2c000006 	stccs	0, cr0, [r0], {6}
     99c:	02000006 	andeq	r0, r0, #6
     9a0:	2c9f3000 	ldccs	0, cr3, [pc], {0}
     9a4:	34000006 	strcc	r0, [r0], #-6
     9a8:	01000006 	tsteq	r0, r6
     9ac:	06345600 	ldrteq	r5, [r4], -r0, lsl #12
     9b0:	06c00000 	strbeq	r0, [r0], r0
     9b4:	00030000 	andeq	r0, r3, r0
     9b8:	e49f7876 	ldr	r7, [pc], #2166	; 9c0 <ABORT_STACK_SIZE+0x5c0>
     9bc:	f8000006 			; <UNDEFINED> instruction: 0xf8000006
     9c0:	01000006 	tsteq	r0, r6
     9c4:	06f85600 	ldrbteq	r5, [r8], r0, lsl #12
     9c8:	070c0000 	streq	r0, [ip, -r0]
     9cc:	00030000 	andeq	r0, r3, r0
     9d0:	0c9f7f76 	ldceq	15, cr7, [pc], {118}	; 0x76
     9d4:	24000007 	strcs	r0, [r0], #-7
     9d8:	01000007 	tsteq	r0, r7
     9dc:	00005600 	andeq	r5, r0, r0, lsl #12
     9e0:	00000000 	andeq	r0, r0, r0
     9e4:	06280000 	strteq	r0, [r8], -r0
     9e8:	062c0000 	strteq	r0, [ip], -r0
     9ec:	00060000 	andeq	r0, r6, r0
     9f0:	0013600c 	andseq	r6, r3, ip
     9f4:	062c9f44 	strteq	r9, [ip], -r4, asr #30
     9f8:	06c00000 	strbeq	r0, [r0], r0
     9fc:	00030000 	andeq	r0, r3, r0
     a00:	c09f6473 	addsgt	r6, pc, r3, ror r4	; <UNPREDICTABLE>
     a04:	c8000006 	stmdagt	r0, {r1, r2}
     a08:	03000006 	movweq	r0, #6
     a0c:	9f687300 	svcls	0x00687300
     a10:	000006c8 	andeq	r0, r0, r8, asr #13
     a14:	000006cc 	andeq	r0, r0, ip, asr #13
     a18:	6c730003 	ldclvs	0, cr0, [r3], #-12
     a1c:	0006cc9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
     a20:	0006d400 	andeq	sp, r6, r0, lsl #8
     a24:	73000300 	movwvc	r0, #768	; 0x300
     a28:	06d49f70 			; <UNDEFINED> instruction: 0x06d49f70
     a2c:	06d80000 	ldrbeq	r0, [r8], r0
     a30:	00030000 	andeq	r0, r3, r0
     a34:	d89f7473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
     a38:	dc000006 	stcle	0, cr0, [r0], {6}
     a3c:	03000006 	movweq	r0, #6
     a40:	9f747200 	svcls	0x00747200
     a44:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a48:	00000718 	andeq	r0, r0, r8, lsl r7
     a4c:	00520001 	subseq	r0, r2, r1
     a50:	00000000 	andeq	r0, r0, r0
     a54:	24000000 	strcs	r0, [r0], #-0
     a58:	64000007 	strvs	r0, [r0], #-7
     a5c:	01000007 	tsteq	r0, r7
     a60:	07645300 	strbeq	r5, [r4, -r0, lsl #6]!
     a64:	07f40000 	ldrbeq	r0, [r4, r0]!
     a68:	00030000 	andeq	r0, r3, r0
     a6c:	f49f7873 			; <UNDEFINED> instruction: 0xf49f7873
     a70:	0c000007 	stceq	0, cr0, [r0], {7}
     a74:	01000008 	tsteq	r0, r8
     a78:	080c5300 	stmdaeq	ip, {r8, r9, ip, lr}
     a7c:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
     a80:	00030000 	andeq	r0, r3, r0
     a84:	209f7f73 	addscs	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     a88:	2f000008 	svccs	0x00000008
     a8c:	01000008 	tsteq	r0, r8
     a90:	00005300 	andeq	r5, r0, r0, lsl #6
     a94:	00000000 	andeq	r0, r0, r0
     a98:	07240000 	streq	r0, [r4, -r0]!
     a9c:	07e40000 	strbeq	r0, [r4, r0]!
     aa0:	00030000 	andeq	r0, r3, r0
     aa4:	e49f6472 	ldr	r6, [pc], #1138	; aac <ABORT_STACK_SIZE+0x6ac>
     aa8:	f4000007 	vst4.8	{d0-d3}, [r0], r7
     aac:	03000007 	movweq	r0, #7
     ab0:	9f647100 	svcls	0x00647100
     ab4:	00000804 	andeq	r0, r0, r4, lsl #16
     ab8:	0000082f 	andeq	r0, r0, pc, lsr #16
     abc:	00510001 	subseq	r0, r1, r1
     ac0:	00000000 	andeq	r0, r0, r0
     ac4:	44000000 	strmi	r0, [r0], #-0
     ac8:	73000008 	movwvc	r0, #8
     acc:	01000008 	tsteq	r0, r8
     ad0:	08735000 	ldmdaeq	r3!, {ip, lr}^
     ad4:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     ad8:	00010000 	andeq	r0, r1, r0
     adc:	00088c54 	andeq	r8, r8, r4, asr ip
     ae0:	00088f00 	andeq	r8, r8, r0, lsl #30
     ae4:	50000100 	andpl	r0, r0, r0, lsl #2
     ae8:	0000088f 	andeq	r0, r0, pc, lsl #17
     aec:	000008a4 	andeq	r0, r0, r4, lsr #17
     af0:	a4540001 	ldrbge	r0, [r4], #-1
     af4:	ac000008 	stcge	0, cr0, [r0], {8}
     af8:	04000008 	streq	r0, [r0], #-8
     afc:	5001f300 	andpl	pc, r1, r0, lsl #6
     b00:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     b04:	0008af00 	andeq	sl, r8, r0, lsl #30
     b08:	50000100 	andpl	r0, r0, r0, lsl #2
     b0c:	000008af 	andeq	r0, r0, pc, lsr #17
     b10:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     b14:	b4540001 	ldrblt	r0, [r4], #-1
     b18:	b7000008 	strlt	r0, [r0, -r8]
     b1c:	01000008 	tsteq	r0, r8
     b20:	08b75000 	ldmeq	r7!, {ip, lr}
     b24:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     b28:	00010000 	andeq	r0, r1, r0
     b2c:	0008bc54 	andeq	fp, r8, r4, asr ip
     b30:	0008c000 	andeq	ip, r8, r0
     b34:	50000100 	andpl	r0, r0, r0, lsl #2
     b38:	000008c0 	andeq	r0, r0, r0, asr #17
     b3c:	000008c4 	andeq	r0, r0, r4, asr #17
     b40:	00540001 	subseq	r0, r4, r1
     b44:	00000000 	andeq	r0, r0, r0
     b48:	44000000 	strmi	r0, [r0], #-0
     b4c:	73000008 	movwvc	r0, #8
     b50:	01000008 	tsteq	r0, r8
     b54:	08735100 	ldmdaeq	r3!, {r8, ip, lr}^
     b58:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     b5c:	00040000 	andeq	r0, r4, r0
     b60:	9f5101f3 	svcls	0x005101f3
     b64:	0000088c 	andeq	r0, r0, ip, lsl #17
     b68:	0000088f 	andeq	r0, r0, pc, lsl #17
     b6c:	8f510001 	svchi	0x00510001
     b70:	ac000008 	stcge	0, cr0, [r0], {8}
     b74:	04000008 	streq	r0, [r0], #-8
     b78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     b7c:	0008ac9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     b80:	0008af00 	andeq	sl, r8, r0, lsl #30
     b84:	51000100 	mrspl	r0, (UNDEF: 16)
     b88:	000008af 	andeq	r0, r0, pc, lsr #17
     b8c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     b90:	01f30004 	mvnseq	r0, r4
     b94:	08b49f51 	ldmeq	r4!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     b98:	08b70000 	ldmeq	r7!, {}	; <UNPREDICTABLE>
     b9c:	00010000 	andeq	r0, r1, r0
     ba0:	0008b751 	andeq	fp, r8, r1, asr r7
     ba4:	0008bc00 	andeq	fp, r8, r0, lsl #24
     ba8:	f3000400 	vshl.u8	d0, d0, d0
     bac:	bc9f5101 	ldflts	f5, [pc], {1}
     bb0:	c4000008 	strgt	r0, [r0], #-8
     bb4:	01000008 	tsteq	r0, r8
     bb8:	00005100 	andeq	r5, r0, r0, lsl #2
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
     bc4:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
     bc8:	00020000 	andeq	r0, r2, r0
     bcc:	08749f30 	ldmdaeq	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
     bd0:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
     bd4:	00010000 	andeq	r0, r1, r0
     bd8:	00088c50 	andeq	r8, r8, r0, asr ip
     bdc:	00089000 	andeq	r9, r8, r0
     be0:	30000200 	andcc	r0, r0, r0, lsl #4
     be4:	0008909f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
     be8:	00089800 	andeq	r9, r8, r0, lsl #16
     bec:	50000100 	andpl	r0, r0, r0, lsl #2
     bf0:	000008ac 	andeq	r0, r0, ip, lsr #17
     bf4:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     bf8:	9f300002 	svcls	0x00300002
     bfc:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c00:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
     c04:	b4500001 	ldrblt	r0, [r0], #-1
     c08:	b8000008 	stmdalt	r0, {r3}
     c0c:	02000008 	andeq	r0, r0, #8
     c10:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
     c14:	bc000008 	stclt	0, cr0, [r0], {8}
     c18:	01000008 	tsteq	r0, r8
     c1c:	08bc5000 	ldmeq	ip!, {ip, lr}
     c20:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     c24:	00020000 	andeq	r0, r2, r0
     c28:	00009f30 	andeq	r9, r0, r0, lsr pc
     c2c:	00000000 	andeq	r0, r0, r0
     c30:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     c34:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     c38:	00010000 	andeq	r0, r1, r0
     c3c:	0008f350 	andeq	pc, r8, r0, asr r3	; <UNPREDICTABLE>
     c40:	00090800 	andeq	r0, r9, r0, lsl #16
     c44:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c48:	00000908 	andeq	r0, r0, r8, lsl #18
     c4c:	0000092c 	andeq	r0, r0, ip, lsr #18
     c50:	01f30004 	mvnseq	r0, r4
     c54:	092c9f50 	stmdbeq	ip!, {r4, r6, r8, r9, sl, fp, ip, pc}
     c58:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     c5c:	00010000 	andeq	r0, r1, r0
     c60:	00092f50 	andeq	r2, r9, r0, asr pc
     c64:	00093400 	andeq	r3, r9, r0, lsl #8
     c68:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c6c:	00000934 	andeq	r0, r0, r4, lsr r9
     c70:	00000937 	andeq	r0, r0, r7, lsr r9
     c74:	37500001 	ldrbcc	r0, [r0, -r1]
     c78:	3c000009 	stccc	0, cr0, [r0], {9}
     c7c:	01000009 	tsteq	r0, r9
     c80:	093c5400 	ldmdbeq	ip!, {sl, ip, lr}
     c84:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
     c88:	00010000 	andeq	r0, r1, r0
     c8c:	00093f50 	andeq	r3, r9, r0, asr pc
     c90:	00094400 	andeq	r4, r9, r0, lsl #8
     c94:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     c98:	00000944 	andeq	r0, r0, r4, asr #18
     c9c:	00000948 	andeq	r0, r0, r8, asr #18
     ca0:	48500001 	ldmdami	r0, {r0}^
     ca4:	4c000009 	stcmi	0, cr0, [r0], {9}
     ca8:	01000009 	tsteq	r0, r9
     cac:	00005400 	andeq	r5, r0, r0, lsl #8
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     cb8:	08f30000 	ldmeq	r3!, {}^	; <UNPREDICTABLE>
     cbc:	00010000 	andeq	r0, r1, r0
     cc0:	0008f351 	andeq	pc, r8, r1, asr r3	; <UNPREDICTABLE>
     cc4:	00092c00 	andeq	r2, r9, r0, lsl #24
     cc8:	f3000400 	vshl.u8	d0, d0, d0
     ccc:	2c9f5101 	ldfcss	f5, [pc], {1}
     cd0:	2f000009 	svccs	0x00000009
     cd4:	01000009 	tsteq	r0, r9
     cd8:	092f5100 	stmdbeq	pc!, {r8, ip, lr}	; <UNPREDICTABLE>
     cdc:	09340000 	ldmdbeq	r4!, {}	; <UNPREDICTABLE>
     ce0:	00040000 	andeq	r0, r4, r0
     ce4:	9f5101f3 	svcls	0x005101f3
     ce8:	00000934 	andeq	r0, r0, r4, lsr r9
     cec:	00000937 	andeq	r0, r0, r7, lsr r9
     cf0:	37510001 	ldrbcc	r0, [r1, -r1]
     cf4:	3c000009 	stccc	0, cr0, [r0], {9}
     cf8:	04000009 	streq	r0, [r0], #-9
     cfc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d00:	00093c9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     d04:	00093f00 	andeq	r3, r9, r0, lsl #30
     d08:	51000100 	mrspl	r0, (UNDEF: 16)
     d0c:	0000093f 	andeq	r0, r0, pc, lsr r9
     d10:	00000944 	andeq	r0, r0, r4, asr #18
     d14:	01f30004 	mvnseq	r0, r4
     d18:	09449f51 	stmdbeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     d1c:	094c0000 	stmdbeq	ip, {}^	; <UNPREDICTABLE>
     d20:	00010000 	andeq	r0, r1, r0
     d24:	00000051 	andeq	r0, r0, r1, asr r0
     d28:	00000000 	andeq	r0, r0, r0
     d2c:	0008d400 	andeq	sp, r8, r0, lsl #8
     d30:	0008f300 	andeq	pc, r8, r0, lsl #6
     d34:	51000100 	mrspl	r0, (UNDEF: 16)
     d38:	000008f3 	strdeq	r0, [r0], -r3
     d3c:	0000092c 	andeq	r0, r0, ip, lsr #18
     d40:	01f30004 	mvnseq	r0, r4
     d44:	092c9f51 	stmdbeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     d48:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     d4c:	00010000 	andeq	r0, r1, r0
     d50:	00092f51 	andeq	r2, r9, r1, asr pc
     d54:	00093400 	andeq	r3, r9, r0, lsl #8
     d58:	f3000400 	vshl.u8	d0, d0, d0
     d5c:	349f5101 	ldrcc	r5, [pc], #257	; d64 <ABORT_STACK_SIZE+0x964>
     d60:	37000009 	strcc	r0, [r0, -r9]
     d64:	01000009 	tsteq	r0, r9
     d68:	09375100 	ldmdbeq	r7!, {r8, ip, lr}
     d6c:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     d70:	00040000 	andeq	r0, r4, r0
     d74:	9f5101f3 	svcls	0x005101f3
     d78:	0000093c 	andeq	r0, r0, ip, lsr r9
     d7c:	0000093f 	andeq	r0, r0, pc, lsr r9
     d80:	3f510001 	svccc	0x00510001
     d84:	44000009 	strmi	r0, [r0], #-9
     d88:	04000009 	streq	r0, [r0], #-9
     d8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d90:	0009449f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     d94:	00094c00 	andeq	r4, r9, r0, lsl #24
     d98:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     da4:	000008d4 	ldrdeq	r0, [r0], -r4
     da8:	000008f3 	strdeq	r0, [r0], -r3
     dac:	f3500001 	vhadd.u16	d16, d0, d1
     db0:	08000008 	stmdaeq	r0, {r3}
     db4:	01000009 	tsteq	r0, r9
     db8:	09085400 	stmdbeq	r8, {sl, ip, lr}
     dbc:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
     dc0:	00040000 	andeq	r0, r4, r0
     dc4:	9f5001f3 	svcls	0x005001f3
     dc8:	0000092c 	andeq	r0, r0, ip, lsr #18
     dcc:	0000092f 	andeq	r0, r0, pc, lsr #18
     dd0:	2f500001 	svccs	0x00500001
     dd4:	34000009 	strcc	r0, [r0], #-9
     dd8:	01000009 	tsteq	r0, r9
     ddc:	09345400 	ldmdbeq	r4!, {sl, ip, lr}
     de0:	09370000 	ldmdbeq	r7!, {}	; <UNPREDICTABLE>
     de4:	00010000 	andeq	r0, r1, r0
     de8:	00093750 	andeq	r3, r9, r0, asr r7
     dec:	00093c00 	andeq	r3, r9, r0, lsl #24
     df0:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     df4:	0000093c 	andeq	r0, r0, ip, lsr r9
     df8:	0000093f 	andeq	r0, r0, pc, lsr r9
     dfc:	3f500001 	svccc	0x00500001
     e00:	44000009 	strmi	r0, [r0], #-9
     e04:	01000009 	tsteq	r0, r9
     e08:	09445400 	stmdbeq	r4, {sl, ip, lr}^
     e0c:	09480000 	stmdbeq	r8, {}^	; <UNPREDICTABLE>
     e10:	00010000 	andeq	r0, r1, r0
     e14:	00094850 	andeq	r4, r9, r0, asr r8
     e18:	00094c00 	andeq	r4, r9, r0, lsl #24
     e1c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     e28:	000008d4 	ldrdeq	r0, [r0], -r4
     e2c:	000008f4 	strdeq	r0, [r0], -r4
     e30:	9f300002 	svcls	0x00300002
     e34:	000008f4 	strdeq	r0, [r0], -r4
     e38:	000008fc 	strdeq	r0, [r0], -ip
     e3c:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     e40:	30000009 	andcc	r0, r0, r9
     e44:	02000009 	andeq	r0, r0, #9
     e48:	309f3000 	addscc	r3, pc, r0
     e4c:	34000009 	strcc	r0, [r0], #-9
     e50:	01000009 	tsteq	r0, r9
     e54:	09345000 	ldmdbeq	r4!, {ip, lr}
     e58:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
     e5c:	00020000 	andeq	r0, r2, r0
     e60:	09389f30 	ldmdbeq	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
     e64:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
     e68:	00010000 	andeq	r0, r1, r0
     e6c:	00093c50 	andeq	r3, r9, r0, asr ip
     e70:	00094000 	andeq	r4, r9, r0
     e74:	30000200 	andcc	r0, r0, r0, lsl #4
     e78:	0009409f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     e7c:	00094400 	andeq	r4, r9, r0, lsl #8
     e80:	50000100 	andpl	r0, r0, r0, lsl #2
     e84:	00000944 	andeq	r0, r0, r4, asr #18
     e88:	0000094c 	andeq	r0, r0, ip, asr #18
     e8c:	9f300002 	svcls	0x00300002
	...
     e98:	0000094c 	andeq	r0, r0, ip, asr #18
     e9c:	0000097b 	andeq	r0, r0, fp, ror r9
     ea0:	7b500001 	blvc	1400eac <STACK_SIZE+0xc00eac>
     ea4:	90000009 	andls	r0, r0, r9
     ea8:	01000009 	tsteq	r0, r9
     eac:	09905400 	ldmibeq	r0, {sl, ip, lr}
     eb0:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     eb4:	00040000 	andeq	r0, r4, r0
     eb8:	9f5001f3 	svcls	0x005001f3
     ebc:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     ec0:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     ec4:	b7500001 	ldrblt	r0, [r0, -r1]
     ec8:	bc000009 	stclt	0, cr0, [r0], {9}
     ecc:	01000009 	tsteq	r0, r9
     ed0:	09bc5400 	ldmibeq	ip!, {sl, ip, lr}
     ed4:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     ed8:	00010000 	andeq	r0, r1, r0
     edc:	0009bf50 	andeq	fp, r9, r0, asr pc
     ee0:	0009c400 	andeq	ip, r9, r0, lsl #8
     ee4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     ee8:	000009c4 	andeq	r0, r0, r4, asr #19
     eec:	000009c7 	andeq	r0, r0, r7, asr #19
     ef0:	c7500001 	ldrbgt	r0, [r0, -r1]
     ef4:	cc000009 	stcgt	0, cr0, [r0], {9}
     ef8:	01000009 	tsteq	r0, r9
     efc:	09cc5400 	stmibeq	ip, {sl, ip, lr}^
     f00:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
     f04:	00010000 	andeq	r0, r1, r0
     f08:	0009d050 	andeq	sp, r9, r0, asr r0
     f0c:	0009d400 	andeq	sp, r9, r0, lsl #8
     f10:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     f1c:	0000094c 	andeq	r0, r0, ip, asr #18
     f20:	0000097b 	andeq	r0, r0, fp, ror r9
     f24:	7b510001 	blvc	1440f30 <STACK_SIZE+0xc40f30>
     f28:	b4000009 	strlt	r0, [r0], #-9
     f2c:	04000009 	streq	r0, [r0], #-9
     f30:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     f34:	0009b49f 	muleq	r9, pc, r4	; <UNPREDICTABLE>
     f38:	0009b700 	andeq	fp, r9, r0, lsl #14
     f3c:	51000100 	mrspl	r0, (UNDEF: 16)
     f40:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     f44:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     f48:	01f30004 	mvnseq	r0, r4
     f4c:	09bc9f51 	ldmibeq	ip!, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
     f50:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
     f54:	00010000 	andeq	r0, r1, r0
     f58:	0009bf51 	andeq	fp, r9, r1, asr pc
     f5c:	0009c400 	andeq	ip, r9, r0, lsl #8
     f60:	f3000400 	vshl.u8	d0, d0, d0
     f64:	c49f5101 	ldrgt	r5, [pc], #257	; f6c <ABORT_STACK_SIZE+0xb6c>
     f68:	c7000009 	strgt	r0, [r0, -r9]
     f6c:	01000009 	tsteq	r0, r9
     f70:	09c75100 	stmibeq	r7, {r8, ip, lr}^
     f74:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
     f78:	00040000 	andeq	r0, r4, r0
     f7c:	9f5101f3 	svcls	0x005101f3
     f80:	000009cc 	andeq	r0, r0, ip, asr #19
     f84:	000009d4 	ldrdeq	r0, [r0], -r4
     f88:	00510001 	subseq	r0, r1, r1
     f8c:	00000000 	andeq	r0, r0, r0
     f90:	5c000000 	stcpl	0, cr0, [r0], {-0}
     f94:	7b000009 	blvc	fc0 <ABORT_STACK_SIZE+0xbc0>
     f98:	01000009 	tsteq	r0, r9
     f9c:	097b5100 	ldmdbeq	fp!, {r8, ip, lr}^
     fa0:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     fa4:	00040000 	andeq	r0, r4, r0
     fa8:	9f5101f3 	svcls	0x005101f3
     fac:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     fb0:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
     fb4:	b7510001 	ldrblt	r0, [r1, -r1]
     fb8:	bc000009 	stclt	0, cr0, [r0], {9}
     fbc:	04000009 	streq	r0, [r0], #-9
     fc0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     fc4:	0009bc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     fc8:	0009bf00 	andeq	fp, r9, r0, lsl #30
     fcc:	51000100 	mrspl	r0, (UNDEF: 16)
     fd0:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
     fd4:	000009c4 	andeq	r0, r0, r4, asr #19
     fd8:	01f30004 	mvnseq	r0, r4
     fdc:	09c49f51 	stmibeq	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^
     fe0:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
     fe4:	00010000 	andeq	r0, r1, r0
     fe8:	0009c751 	andeq	ip, r9, r1, asr r7
     fec:	0009cc00 	andeq	ip, r9, r0, lsl #24
     ff0:	f3000400 	vshl.u8	d0, d0, d0
     ff4:	cc9f5101 	ldfgts	f5, [pc], {1}
     ff8:	d4000009 	strle	r0, [r0], #-9
     ffc:	01000009 	tsteq	r0, r9
    1000:	00005100 	andeq	r5, r0, r0, lsl #2
    1004:	00000000 	andeq	r0, r0, r0
    1008:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    100c:	097b0000 	ldmdbeq	fp!, {}^	; <UNPREDICTABLE>
    1010:	00010000 	andeq	r0, r1, r0
    1014:	00097b50 	andeq	r7, r9, r0, asr fp
    1018:	00099000 	andeq	r9, r9, r0
    101c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1020:	00000990 	muleq	r0, r0, r9
    1024:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    1028:	01f30004 	mvnseq	r0, r4
    102c:	09b49f50 	ldmibeq	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    1030:	09b70000 	ldmibeq	r7!, {}	; <UNPREDICTABLE>
    1034:	00010000 	andeq	r0, r1, r0
    1038:	0009b750 	andeq	fp, r9, r0, asr r7
    103c:	0009bc00 	andeq	fp, r9, r0, lsl #24
    1040:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1044:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    1048:	000009bf 			; <UNDEFINED> instruction: 0x000009bf
    104c:	bf500001 	svclt	0x00500001
    1050:	c4000009 	strgt	r0, [r0], #-9
    1054:	01000009 	tsteq	r0, r9
    1058:	09c45400 	stmibeq	r4, {sl, ip, lr}^
    105c:	09c70000 	stmibeq	r7, {}^	; <UNPREDICTABLE>
    1060:	00010000 	andeq	r0, r1, r0
    1064:	0009c750 	andeq	ip, r9, r0, asr r7
    1068:	0009cc00 	andeq	ip, r9, r0, lsl #24
    106c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1070:	000009cc 	andeq	r0, r0, ip, asr #19
    1074:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1078:	d0500001 	subsle	r0, r0, r1
    107c:	d4000009 	strle	r0, [r0], #-9
    1080:	01000009 	tsteq	r0, r9
    1084:	00005400 	andeq	r5, r0, r0, lsl #8
    1088:	00000000 	andeq	r0, r0, r0
    108c:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
    1090:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1094:	00020000 	andeq	r0, r2, r0
    1098:	097c9f30 	ldmdbeq	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    109c:	09840000 	stmibeq	r4, {}	; <UNPREDICTABLE>
    10a0:	00010000 	andeq	r0, r1, r0
    10a4:	0009b450 	andeq	fp, r9, r0, asr r4
    10a8:	0009b800 	andeq	fp, r9, r0, lsl #16
    10ac:	30000200 	andcc	r0, r0, r0, lsl #4
    10b0:	0009b89f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
    10b4:	0009bc00 	andeq	fp, r9, r0, lsl #24
    10b8:	50000100 	andpl	r0, r0, r0, lsl #2
    10bc:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    10c0:	000009c0 	andeq	r0, r0, r0, asr #19
    10c4:	9f300002 	svcls	0x00300002
    10c8:	000009c0 	andeq	r0, r0, r0, asr #19
    10cc:	000009c4 	andeq	r0, r0, r4, asr #19
    10d0:	c4500001 	ldrbgt	r0, [r0], #-1
    10d4:	c8000009 	stmdagt	r0, {r0, r3}
    10d8:	02000009 	andeq	r0, r0, #9
    10dc:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    10e0:	cc000009 	stcgt	0, cr0, [r0], {9}
    10e4:	01000009 	tsteq	r0, r9
    10e8:	09cc5000 	stmibeq	ip, {ip, lr}^
    10ec:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    10f0:	00020000 	andeq	r0, r2, r0
    10f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1100:	0a030000 	beq	c1108 <IRQ_STACK_SIZE+0xb9108>
    1104:	00010000 	andeq	r0, r1, r0
    1108:	000a0350 	andeq	r0, sl, r0, asr r3
    110c:	000a1800 	andeq	r1, sl, r0, lsl #16
    1110:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1114:	00000a18 	andeq	r0, r0, r8, lsl sl
    1118:	00000a3c 	andeq	r0, r0, ip, lsr sl
    111c:	01f30004 	mvnseq	r0, r4
    1120:	0a3c9f50 	beq	f28e68 <STACK_SIZE+0x728e68>
    1124:	0a3f0000 	beq	fc112c <STACK_SIZE+0x7c112c>
    1128:	00010000 	andeq	r0, r1, r0
    112c:	000a3f50 	andeq	r3, sl, r0, asr pc
    1130:	000a4400 	andeq	r4, sl, r0, lsl #8
    1134:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1138:	00000a44 	andeq	r0, r0, r4, asr #20
    113c:	00000a47 	andeq	r0, r0, r7, asr #20
    1140:	47500001 	ldrbmi	r0, [r0, -r1]
    1144:	4c00000a 	stcmi	0, cr0, [r0], {10}
    1148:	0100000a 	tsteq	r0, sl
    114c:	0a4c5400 	beq	1316154 <STACK_SIZE+0xb16154>
    1150:	0a4f0000 	beq	13c1158 <STACK_SIZE+0xbc1158>
    1154:	00010000 	andeq	r0, r1, r0
    1158:	000a4f50 	andeq	r4, sl, r0, asr pc
    115c:	000a5400 	andeq	r5, sl, r0, lsl #8
    1160:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    1164:	00000a54 	andeq	r0, r0, r4, asr sl
    1168:	00000a58 	andeq	r0, r0, r8, asr sl
    116c:	58500001 	ldmdapl	r0, {r0}^
    1170:	5c00000a 	stcpl	0, cr0, [r0], {10}
    1174:	0100000a 	tsteq	r0, sl
    1178:	00005400 	andeq	r5, r0, r0, lsl #8
    117c:	00000000 	andeq	r0, r0, r0
    1180:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1184:	0a030000 	beq	c118c <IRQ_STACK_SIZE+0xb918c>
    1188:	00010000 	andeq	r0, r1, r0
    118c:	000a0351 	andeq	r0, sl, r1, asr r3
    1190:	000a3c00 	andeq	r3, sl, r0, lsl #24
    1194:	f3000400 	vshl.u8	d0, d0, d0
    1198:	3c9f5101 	ldfccs	f5, [pc], {1}
    119c:	3f00000a 	svccc	0x0000000a
    11a0:	0100000a 	tsteq	r0, sl
    11a4:	0a3f5100 	beq	fd55ac <STACK_SIZE+0x7d55ac>
    11a8:	0a440000 	beq	11011b0 <STACK_SIZE+0x9011b0>
    11ac:	00040000 	andeq	r0, r4, r0
    11b0:	9f5101f3 	svcls	0x005101f3
    11b4:	00000a44 	andeq	r0, r0, r4, asr #20
    11b8:	00000a47 	andeq	r0, r0, r7, asr #20
    11bc:	47510001 	ldrbmi	r0, [r1, -r1]
    11c0:	4c00000a 	stcmi	0, cr0, [r0], {10}
    11c4:	0400000a 	streq	r0, [r0], #-10
    11c8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11cc:	000a4c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
    11d0:	000a4f00 	andeq	r4, sl, r0, lsl #30
    11d4:	51000100 	mrspl	r0, (UNDEF: 16)
    11d8:	00000a4f 	andeq	r0, r0, pc, asr #20
    11dc:	00000a54 	andeq	r0, r0, r4, asr sl
    11e0:	01f30004 	mvnseq	r0, r4
    11e4:	0a549f51 	beq	1528f30 <STACK_SIZE+0xd28f30>
    11e8:	0a5c0000 	beq	17011f0 <STACK_SIZE+0xf011f0>
    11ec:	00010000 	andeq	r0, r1, r0
    11f0:	00000051 	andeq	r0, r0, r1, asr r0
    11f4:	00000000 	andeq	r0, r0, r0
    11f8:	0009e400 	andeq	lr, r9, r0, lsl #8
    11fc:	000a0300 	andeq	r0, sl, r0, lsl #6
    1200:	51000100 	mrspl	r0, (UNDEF: 16)
    1204:	00000a03 	andeq	r0, r0, r3, lsl #20
    1208:	00000a3c 	andeq	r0, r0, ip, lsr sl
    120c:	01f30004 	mvnseq	r0, r4
    1210:	0a3c9f51 	beq	f28f5c <STACK_SIZE+0x728f5c>
    1214:	0a3f0000 	beq	fc121c <STACK_SIZE+0x7c121c>
    1218:	00010000 	andeq	r0, r1, r0
    121c:	000a3f51 	andeq	r3, sl, r1, asr pc
    1220:	000a4400 	andeq	r4, sl, r0, lsl #8
    1224:	f3000400 	vshl.u8	d0, d0, d0
    1228:	449f5101 	ldrmi	r5, [pc], #257	; 1230 <ABORT_STACK_SIZE+0xe30>
    122c:	4700000a 	strmi	r0, [r0, -sl]
    1230:	0100000a 	tsteq	r0, sl
    1234:	0a475100 	beq	11d563c <STACK_SIZE+0x9d563c>
    1238:	0a4c0000 	beq	1301240 <STACK_SIZE+0xb01240>
    123c:	00040000 	andeq	r0, r4, r0
    1240:	9f5101f3 	svcls	0x005101f3
    1244:	00000a4c 	andeq	r0, r0, ip, asr #20
    1248:	00000a4f 	andeq	r0, r0, pc, asr #20
    124c:	4f510001 	svcmi	0x00510001
    1250:	5400000a 	strpl	r0, [r0], #-10
    1254:	0400000a 	streq	r0, [r0], #-10
    1258:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    125c:	000a549f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
    1260:	000a5c00 	andeq	r5, sl, r0, lsl #24
    1264:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1270:	000009e4 	andeq	r0, r0, r4, ror #19
    1274:	00000a03 	andeq	r0, r0, r3, lsl #20
    1278:	03500001 	cmpeq	r0, #1
    127c:	1800000a 	stmdane	r0, {r1, r3}
    1280:	0100000a 	tsteq	r0, sl
    1284:	0a185400 	beq	61628c <IRQ_STACK_SIZE+0x60e28c>
    1288:	0a3c0000 	beq	f01290 <STACK_SIZE+0x701290>
    128c:	00040000 	andeq	r0, r4, r0
    1290:	9f5001f3 	svcls	0x005001f3
    1294:	00000a3c 	andeq	r0, r0, ip, lsr sl
    1298:	00000a3f 	andeq	r0, r0, pc, lsr sl
    129c:	3f500001 	svccc	0x00500001
    12a0:	4400000a 	strmi	r0, [r0], #-10
    12a4:	0100000a 	tsteq	r0, sl
    12a8:	0a445400 	beq	11162b0 <STACK_SIZE+0x9162b0>
    12ac:	0a470000 	beq	11c12b4 <STACK_SIZE+0x9c12b4>
    12b0:	00010000 	andeq	r0, r1, r0
    12b4:	000a4750 	andeq	r4, sl, r0, asr r7
    12b8:	000a4c00 	andeq	r4, sl, r0, lsl #24
    12bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    12c0:	00000a4c 	andeq	r0, r0, ip, asr #20
    12c4:	00000a4f 	andeq	r0, r0, pc, asr #20
    12c8:	4f500001 	svcmi	0x00500001
    12cc:	5400000a 	strpl	r0, [r0], #-10
    12d0:	0100000a 	tsteq	r0, sl
    12d4:	0a545400 	beq	15162dc <STACK_SIZE+0xd162dc>
    12d8:	0a580000 	beq	16012e0 <STACK_SIZE+0xe012e0>
    12dc:	00010000 	andeq	r0, r1, r0
    12e0:	000a5850 	andeq	r5, sl, r0, asr r8
    12e4:	000a5c00 	andeq	r5, sl, r0, lsl #24
    12e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    12f4:	000009e4 	andeq	r0, r0, r4, ror #19
    12f8:	00000a04 	andeq	r0, r0, r4, lsl #20
    12fc:	9f300002 	svcls	0x00300002
    1300:	00000a04 	andeq	r0, r0, r4, lsl #20
    1304:	00000a0c 	andeq	r0, r0, ip, lsl #20
    1308:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    130c:	4000000a 	andmi	r0, r0, sl
    1310:	0200000a 	andeq	r0, r0, #10
    1314:	409f3000 	addsmi	r3, pc, r0
    1318:	4400000a 	strmi	r0, [r0], #-10
    131c:	0100000a 	tsteq	r0, sl
    1320:	0a445000 	beq	1115328 <STACK_SIZE+0x915328>
    1324:	0a480000 	beq	120132c <STACK_SIZE+0xa0132c>
    1328:	00020000 	andeq	r0, r2, r0
    132c:	0a489f30 	beq	1228ff4 <STACK_SIZE+0xa28ff4>
    1330:	0a4c0000 	beq	1301338 <STACK_SIZE+0xb01338>
    1334:	00010000 	andeq	r0, r1, r0
    1338:	000a4c50 	andeq	r4, sl, r0, asr ip
    133c:	000a5000 	andeq	r5, sl, r0
    1340:	30000200 	andcc	r0, r0, r0, lsl #4
    1344:	000a509f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    1348:	000a5400 	andeq	r5, sl, r0, lsl #8
    134c:	50000100 	andpl	r0, r0, r0, lsl #2
    1350:	00000a54 	andeq	r0, r0, r4, asr sl
    1354:	00000a5c 	andeq	r0, r0, ip, asr sl
    1358:	9f300002 	svcls	0x00300002
	...
    1364:	00000b14 	andeq	r0, r0, r4, lsl fp
    1368:	00000b1c 	andeq	r0, r0, ip, lsl fp
    136c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1370:	3000000b 	andcc	r0, r0, fp
    1374:	0400000b 	streq	r0, [r0], #-11
    1378:	5001f300 	andpl	pc, r1, r0, lsl #6
    137c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1380:	00000000 	andeq	r0, r0, r0
    1384:	000b3000 	andeq	r3, fp, r0
    1388:	000b4000 	andeq	r4, fp, r0
    138c:	50000100 	andpl	r0, r0, r0, lsl #2
    1390:	00000b40 	andeq	r0, r0, r0, asr #22
    1394:	00000b64 	andeq	r0, r0, r4, ror #22
    1398:	01f30004 	mvnseq	r0, r4
    139c:	00009f50 	andeq	r9, r0, r0, asr pc
    13a0:	00000000 	andeq	r0, r0, r0
    13a4:	0b940000 	bleq	fe5013ac <IRQ_STACK_BASE+0xba5013ac>
    13a8:	0b9c0000 	bleq	fe7013b0 <IRQ_STACK_BASE+0xba7013b0>
    13ac:	00010000 	andeq	r0, r1, r0
    13b0:	000b9c50 	andeq	r9, fp, r0, asr ip
    13b4:	000bb000 	andeq	fp, fp, r0
    13b8:	f3000400 	vshl.u8	d0, d0, d0
    13bc:	009f5001 	addseq	r5, pc, r1
    13c0:	00000000 	andeq	r0, r0, r0
    13c4:	b0000000 	andlt	r0, r0, r0
    13c8:	b400000b 	strlt	r0, [r0], #-11
    13cc:	0100000b 	tsteq	r0, fp
    13d0:	0bb45000 	bleq	fed153d8 <IRQ_STACK_BASE+0xbad153d8>
    13d4:	0bd00000 	bleq	ff4013dc <IRQ_STACK_BASE+0xbb4013dc>
    13d8:	00040000 	andeq	r0, r4, r0
    13dc:	9f5001f3 	svcls	0x005001f3
	...
    13e8:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    13ec:	00000bc0 	andeq	r0, r0, r0, asr #23
    13f0:	c0510001 	subsgt	r0, r1, r1
    13f4:	d000000b 	andle	r0, r0, fp
    13f8:	0400000b 	streq	r0, [r0], #-11
    13fc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1400:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1404:	00000000 	andeq	r0, r0, r0
    1408:	000bd000 	andeq	sp, fp, r0
    140c:	000be000 	andeq	lr, fp, r0
    1410:	50000100 	andpl	r0, r0, r0, lsl #2
    1414:	00000be0 	andeq	r0, r0, r0, ror #23
    1418:	00000c04 	andeq	r0, r0, r4, lsl #24
    141c:	01f30004 	mvnseq	r0, r4
    1420:	00009f50 	andeq	r9, r0, r0, asr pc
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0c340000 	ldceq	0, cr0, [r4], #-0
    142c:	0c3c0000 	ldceq	0, cr0, [ip], #-0
    1430:	00010000 	andeq	r0, r1, r0
    1434:	000c3c50 	andeq	r3, ip, r0, asr ip
    1438:	000c5000 	andeq	r5, ip, r0
    143c:	f3000400 	vshl.u8	d0, d0, d0
    1440:	009f5001 	addseq	r5, pc, r1
    1444:	00000000 	andeq	r0, r0, r0
    1448:	50000000 	andpl	r0, r0, r0
    144c:	5400000c 	strpl	r0, [r0], #-12
    1450:	0100000c 	tsteq	r0, ip
    1454:	0c545000 	mraeq	r5, r4, acc0
    1458:	0c700000 	ldcleq	0, cr0, [r0], #-0
    145c:	00040000 	andeq	r0, r4, r0
    1460:	9f5001f3 	svcls	0x005001f3
	...
    146c:	00000c50 	andeq	r0, r0, r0, asr ip
    1470:	00000c60 	andeq	r0, r0, r0, ror #24
    1474:	60510001 	subsvs	r0, r1, r1
    1478:	7000000c 	andvc	r0, r0, ip
    147c:	0400000c 	streq	r0, [r0], #-12
    1480:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1484:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1488:	00000000 	andeq	r0, r0, r0
    148c:	000c7000 	andeq	r7, ip, r0
    1490:	000c8000 	andeq	r8, ip, r0
    1494:	50000100 	andpl	r0, r0, r0, lsl #2
    1498:	00000c80 	andeq	r0, r0, r0, lsl #25
    149c:	00000ca4 	andeq	r0, r0, r4, lsr #25
    14a0:	01f30004 	mvnseq	r0, r4
    14a4:	00009f50 	andeq	r9, r0, r0, asr pc
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	0ca40000 	stceq	0, cr0, [r4]
    14b0:	0ca80000 	stceq	0, cr0, [r8]
    14b4:	00010000 	andeq	r0, r1, r0
    14b8:	000ca850 	andeq	sl, ip, r0, asr r8
    14bc:	000cc000 	andeq	ip, ip, r0
    14c0:	f3000400 	vshl.u8	d0, d0, d0
    14c4:	c09f5001 	addsgt	r5, pc, r1
    14c8:	e800000c 	stmda	r0, {r2, r3}
    14cc:	0900000c 	stmdbeq	r0, {r2, r3}
    14d0:	5001f300 	andpl	pc, r1, r0, lsl #6
    14d4:	40808011 	addmi	r8, r0, r1, lsl r0
    14d8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	0ca40000 	stceq	0, cr0, [r4]
    14e4:	0cb00000 	ldceq	0, cr0, [r0]
    14e8:	00010000 	andeq	r0, r1, r0
    14ec:	000cb051 	andeq	fp, ip, r1, asr r0
    14f0:	000ce800 	andeq	lr, ip, r0, lsl #16
    14f4:	f3000400 	vshl.u8	d0, d0, d0
    14f8:	009f5101 	addseq	r5, pc, r1, lsl #2
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	a4000000 	strge	r0, [r0], #-0
    1504:	ac00000c 	stcge	0, cr0, [r0], {12}
    1508:	0100000c 	tsteq	r0, ip
    150c:	0cac5200 	sfmeq	f5, 4, [ip]
    1510:	0cc00000 	stcleq	0, cr0, [r0], {0}
    1514:	00040000 	andeq	r0, r4, r0
    1518:	9f5201f3 	svcls	0x005201f3
    151c:	00000cc0 	andeq	r0, r0, r0, asr #25
    1520:	00000ce4 	andeq	r0, r0, r4, ror #25
    1524:	e4540001 	ldrb	r0, [r4], #-1
    1528:	e800000c 	stmda	r0, {r2, r3}
    152c:	0800000c 	stmdaeq	r0, {r2, r3}
    1530:	5201f300 	andpl	pc, r1, #0, 6
    1534:	24442544 	strbcs	r2, [r4], #-1348	; 0xfffffabc
    1538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    153c:	00000000 	andeq	r0, r0, r0
    1540:	000cc400 	andeq	ip, ip, r0, lsl #8
    1544:	000cc800 	andeq	ip, ip, r0, lsl #16
    1548:	30000200 	andcc	r0, r0, r0, lsl #4
    154c:	000cc89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    1550:	000cd000 	andeq	sp, ip, r0
    1554:	52000100 	andpl	r0, r0, #0, 2
    1558:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    155c:	00000cdc 	ldrdeq	r0, [r0], -ip
    1560:	7f720003 	svcvc	0x00720003
    1564:	000cdc9f 	muleq	ip, pc, ip	; <UNPREDICTABLE>
    1568:	000ce800 	andeq	lr, ip, r0, lsl #16
    156c:	52000100 	andpl	r0, r0, #0, 2
	...
    1578:	00000d00 	andeq	r0, r0, r0, lsl #26
    157c:	00000d8c 	andeq	r0, r0, ip, lsl #27
    1580:	00560001 	subseq	r0, r6, r1
	...
    158c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1590:	0200000d 	andeq	r0, r0, #13
    1594:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
    1598:	1000000d 	andne	r0, r0, sp
    159c:	0100000d 	tsteq	r0, sp
    15a0:	0d105400 	cfldrseq	mvf5, [r0, #-0]
    15a4:	0d140000 	ldceq	0, cr0, [r4, #-0]
    15a8:	00030000 	andeq	r0, r3, r0
    15ac:	149f7f74 	ldrne	r7, [pc], #3956	; 15b4 <ABORT_STACK_SIZE+0x11b4>
    15b0:	8c00000d 	stchi	0, cr0, [r0], {13}
    15b4:	0100000d 	tsteq	r0, sp
    15b8:	00005400 	andeq	r5, r0, r0, lsl #8
    15bc:	00000000 	andeq	r0, r0, r0
    15c0:	0dac0000 	stceq	0, cr0, [ip]
    15c4:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000056 	andeq	r0, r0, r6, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	000dac00 	andeq	sl, sp, r0, lsl #24
    15d8:	000db400 	andeq	fp, sp, r0, lsl #8
    15dc:	30000200 	andcc	r0, r0, r0, lsl #4
    15e0:	000db49f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    15e4:	000dbc00 	andeq	fp, sp, r0, lsl #24
    15e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    15ec:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    15f0:	00000dc0 	andeq	r0, r0, r0, asr #27
    15f4:	7f740003 	svcvc	0x00740003
    15f8:	000dc09f 	muleq	sp, pc, r0	; <UNPREDICTABLE>
    15fc:	000e0400 	andeq	r0, lr, r0, lsl #8
    1600:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    160c:	00000e28 	andeq	r0, r0, r8, lsr #28
    1610:	00000e34 	andeq	r0, r0, r4, lsr lr
    1614:	9f300002 	svcls	0x00300002
    1618:	00000e34 	andeq	r0, r0, r4, lsr lr
    161c:	00000e74 	andeq	r0, r0, r4, ror lr
    1620:	74530001 	ldrbvc	r0, [r3], #-1
    1624:	e400000e 	str	r0, [r0], #-14
    1628:	0300000e 	movweq	r0, #14
    162c:	9f787300 	svcls	0x00787300
    1630:	00000ee4 	andeq	r0, r0, r4, ror #29
    1634:	00000ef8 	strdeq	r0, [r0], -r8
    1638:	f8530001 			; <UNDEFINED> instruction: 0xf8530001
    163c:	0800000e 	stmdaeq	r0, {r1, r2, r3}
    1640:	0300000f 	movweq	r0, #15
    1644:	9f7f7300 	svcls	0x007f7300
    1648:	00000f08 	andeq	r0, r0, r8, lsl #30
    164c:	00000f14 	andeq	r0, r0, r4, lsl pc
    1650:	00530001 	subseq	r0, r3, r1
    1654:	00000000 	andeq	r0, r0, r0
    1658:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    165c:	3400000e 	strcc	r0, [r0], #-14
    1660:	0400000e 	streq	r0, [r0], #-14
    1664:	244a4100 	strbcs	r4, [sl], #-256	; 0xffffff00
    1668:	000e349f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
    166c:	000ed400 	andeq	sp, lr, r0, lsl #8
    1670:	72000300 	andvc	r0, r0, #0, 6
    1674:	0ed49f64 	cdpeq	15, 13, cr9, cr4, cr4, {3}
    1678:	0ee40000 	cdpeq	0, 14, cr0, cr4, cr0, {0}
    167c:	00030000 	andeq	r0, r3, r0
    1680:	f09f6471 			; <UNDEFINED> instruction: 0xf09f6471
    1684:	1800000e 	stmdane	r0, {r1, r2, r3}
    1688:	0100000f 	tsteq	r0, pc
    168c:	00005100 	andeq	r5, r0, r0, lsl #2
    1690:	00000000 	andeq	r0, r0, r0
    1694:	0f180000 	svceq	0x00180000
    1698:	0f200000 	svceq	0x00200000
    169c:	00010000 	andeq	r0, r1, r0
    16a0:	000f2053 	andeq	r2, pc, r3, asr r0	; <UNPREDICTABLE>
    16a4:	000fa800 	andeq	sl, pc, r0, lsl #16
    16a8:	73000300 	movwvc	r0, #768	; 0x300
    16ac:	0fcc9f78 	svceq	0x00cc9f78
    16b0:	0fe00000 	svceq	0x00e00000
    16b4:	00010000 	andeq	r0, r1, r0
    16b8:	000fe053 	andeq	lr, pc, r3, asr r0	; <UNPREDICTABLE>
    16bc:	000ff400 	andeq	pc, pc, r0, lsl #8
    16c0:	73000300 	movwvc	r0, #768	; 0x300
    16c4:	0ff49f7f 	svceq	0x00f49f7f
    16c8:	10000000 	andne	r0, r0, r0
    16cc:	00010000 	andeq	r0, r1, r0
    16d0:	00000053 	andeq	r0, r0, r3, asr r0
    16d4:	00000000 	andeq	r0, r0, r0
    16d8:	000f1800 	andeq	r1, pc, r0, lsl #16
    16dc:	000fa800 	andeq	sl, pc, r0, lsl #16
    16e0:	72000300 	andvc	r0, r0, #0, 6
    16e4:	0fa89f64 	svceq	0x00a89f64
    16e8:	0fb00000 	svceq	0x00b00000
    16ec:	00030000 	andeq	r0, r3, r0
    16f0:	b09f6872 	addslt	r6, pc, r2, ror r8	; <UNPREDICTABLE>
    16f4:	b800000f 	stmdalt	r0, {r0, r1, r2, r3}
    16f8:	0300000f 	movweq	r0, #15
    16fc:	9f6c7200 	svcls	0x006c7200
    1700:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
    1704:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    1708:	70720003 	rsbsvc	r0, r2, r3
    170c:	000fbc9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    1710:	000fc000 	andeq	ip, pc, r0
    1714:	71000300 	mrsvc	r0, LR_irq
    1718:	0fd89f70 	svceq	0x00d89f70
    171c:	10040000 	andne	r0, r4, r0
    1720:	00010000 	andeq	r0, r1, r0
    1724:	00000051 	andeq	r0, r0, r1, asr r0
    1728:	00000000 	andeq	r0, r0, r0
    172c:	00100400 	andseq	r0, r0, r0, lsl #8
    1730:	00104000 	andseq	r4, r0, r0
    1734:	53000100 	movwpl	r0, #256	; 0x100
    1738:	00001040 	andeq	r1, r0, r0, asr #32
    173c:	000010cc 	andeq	r1, r0, ip, asr #1
    1740:	78730003 	ldmdavc	r3!, {r0, r1}^
    1744:	0010d09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    1748:	0010e400 	andseq	lr, r0, r0, lsl #8
    174c:	53000100 	movwpl	r0, #256	; 0x100
    1750:	000010e4 	andeq	r1, r0, r4, ror #1
    1754:	000010f8 	strdeq	r1, [r0], -r8
    1758:	7f730003 	svcvc	0x00730003
    175c:	0010f89f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    1760:	00111000 	andseq	r1, r1, r0
    1764:	53000100 	movwpl	r0, #256	; 0x100
	...
    1770:	00001004 	andeq	r1, r0, r4
    1774:	000010c0 	andeq	r1, r0, r0, asr #1
    1778:	64720003 	ldrbtvs	r0, [r2], #-3
    177c:	0010c09f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    1780:	0010cc00 	andseq	ip, r0, r0, lsl #24
    1784:	71000300 	mrsvc	r0, LR_irq
    1788:	10dc9f64 	sbcsne	r9, ip, r4, ror #30
    178c:	11100000 	tstne	r0, r0
    1790:	00010000 	andeq	r0, r1, r0
    1794:	00000051 	andeq	r0, r0, r1, asr r0
    1798:	00000000 	andeq	r0, r0, r0
    179c:	00111000 	andseq	r1, r1, r0
    17a0:	00111800 	andseq	r1, r1, r0, lsl #16
    17a4:	51000100 	mrspl	r0, (UNDEF: 16)
    17a8:	00001118 	andeq	r1, r0, r8, lsl r1
    17ac:	00001128 	andeq	r1, r0, r8, lsr #2
    17b0:	7f710003 	svcvc	0x00710003
    17b4:	0011289f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    17b8:	00113800 	andseq	r3, r1, r0, lsl #16
    17bc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    17c8:	00001110 	andeq	r1, r0, r0, lsl r1
    17cc:	00001144 	andeq	r1, r0, r4, asr #2
    17d0:	00520001 	subseq	r0, r2, r1
    17d4:	00000000 	andeq	r0, r0, r0
    17d8:	30000000 	andcc	r0, r0, r0
    17dc:	48000011 	stmdami	r0, {r0, r4}
    17e0:	02000011 	andeq	r0, r0, #17
    17e4:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    17e8:	6c000011 	stcvs	0, cr0, [r0], {17}
    17ec:	02000016 	andeq	r0, r0, #22
    17f0:	009f3100 	addseq	r3, pc, r0, lsl #2
    17f4:	00000000 	andeq	r0, r0, r0
    17f8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    17fc:	50000011 	andpl	r0, r0, r1, lsl r0
    1800:	02000011 	andeq	r0, r0, #17
    1804:	509f3000 	addspl	r3, pc, r0
    1808:	58000011 	stmdapl	r0, {r0, r4}
    180c:	01000011 	tsteq	r0, r1, lsl r0
    1810:	11585300 	cmpne	r8, r0, lsl #6
    1814:	11e40000 	mvnne	r0, r0
    1818:	00030000 	andeq	r0, r3, r0
    181c:	089f7873 	ldmeq	pc, {r0, r1, r4, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1820:	1c000012 	stcne	0, cr0, [r0], {18}
    1824:	01000012 	tsteq	r0, r2, lsl r0
    1828:	121c5300 	andsne	r5, ip, #0, 6
    182c:	12300000 	eorsne	r0, r0, #0
    1830:	00030000 	andeq	r0, r3, r0
    1834:	309f7f73 	addscc	r7, pc, r3, ror pc	; <UNPREDICTABLE>
    1838:	3c000012 	stccc	0, cr0, [r0], {18}
    183c:	01000012 	tsteq	r0, r2, lsl r0
    1840:	00005300 	andeq	r5, r0, r0, lsl #6
    1844:	00000000 	andeq	r0, r0, r0
    1848:	11480000 	mrsne	r0, (UNDEF: 72)
    184c:	11500000 	cmpne	r0, r0
    1850:	00060000 	andeq	r0, r6, r0
    1854:	0011040c 	andseq	r0, r1, ip, lsl #8
    1858:	11509f44 	cmpne	r0, r4, asr #30
    185c:	11e40000 	mvnne	r0, r0
    1860:	00030000 	andeq	r0, r3, r0
    1864:	e49f6472 	ldr	r6, [pc], #1138	; 186c <ABORT_STACK_SIZE+0x146c>
    1868:	ec000011 	stc	0, cr0, [r0], {17}
    186c:	03000011 	movweq	r0, #17
    1870:	9f687200 	svcls	0x00687200
    1874:	000011ec 	andeq	r1, r0, ip, ror #3
    1878:	000011f0 	strdeq	r1, [r0], -r0
    187c:	6c720003 	ldclvs	0, cr0, [r2], #-12
    1880:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    1884:	0011f800 	andseq	pc, r1, r0, lsl #16
    1888:	72000300 	andvc	r0, r0, #0, 6
    188c:	11f89f70 	mvnsne	r9, r0, ror pc
    1890:	11fc0000 	mvnsne	r0, r0
    1894:	00030000 	andeq	r0, r3, r0
    1898:	fc9f7472 	ldc2	4, cr7, [pc], {114}	; 0x72
    189c:	00000011 	andeq	r0, r0, r1, lsl r0
    18a0:	03000012 	movweq	r0, #18
    18a4:	9f747100 	svcls	0x00747100
    18a8:	00001214 	andeq	r1, r0, r4, lsl r2
    18ac:	00001278 	andeq	r1, r0, r8, ror r2
    18b0:	00510001 	subseq	r0, r1, r1
    18b4:	00000000 	andeq	r0, r0, r0
    18b8:	30000000 	andcc	r0, r0, r0
    18bc:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    18c0:	02000014 	andeq	r0, r0, #20
    18c4:	349f3000 	ldrcc	r3, [pc], #0	; 18cc <ABORT_STACK_SIZE+0x14cc>
    18c8:	38000014 	stmdacc	r0, {r2, r4}
    18cc:	02000014 	andeq	r0, r0, #20
    18d0:	389f3100 	ldmcc	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    18d4:	3c000014 	stccc	0, cr0, [r0], {20}
    18d8:	02000014 	andeq	r0, r0, #20
    18dc:	3c9f3200 	lfmcc	f3, 4, [pc], {0}
    18e0:	40000014 	andmi	r0, r0, r4, lsl r0
    18e4:	02000014 	andeq	r0, r0, #20
    18e8:	409f3300 	addsmi	r3, pc, r0, lsl #6
    18ec:	6c000014 	stcvs	0, cr0, [r0], {20}
    18f0:	02000016 	andeq	r0, r0, #22
    18f4:	009f3400 	addseq	r3, pc, r0, lsl #8
    18f8:	00000000 	andeq	r0, r0, r0
    18fc:	30000000 	andcc	r0, r0, r0
    1900:	34000014 	strcc	r0, [r0], #-20	; 0xffffffec
    1904:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1908:	13540c00 	cmpne	r4, #0, 24
    190c:	349f4400 	ldrcc	r4, [pc], #1024	; 1914 <ABORT_STACK_SIZE+0x1514>
    1910:	38000014 	stmdacc	r0, {r2, r4}
    1914:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1918:	13580c00 	cmpne	r8, #0, 24
    191c:	389f4400 	ldmcc	pc, {sl, lr}	; <UNPREDICTABLE>
    1920:	3c000014 	stccc	0, cr0, [r0], {20}
    1924:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1928:	135c0c00 	cmpne	ip, #0, 24
    192c:	3c9f4400 	cfldrscc	mvf4, [pc], {0}
    1930:	6c000014 	stcvs	0, cr0, [r0], {20}
    1934:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1938:	13600c00 	cmnne	r0, #0, 24
    193c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1940:	00000000 	andeq	r0, r0, r0
    1944:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1948:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    194c:	02000012 	andeq	r0, r0, #18
    1950:	849f3000 	ldrhi	r3, [pc], #0	; 1958 <ABORT_STACK_SIZE+0x1558>
    1954:	e4000012 	str	r0, [r0], #-18	; 0xffffffee
    1958:	02000012 	andeq	r0, r0, #18
    195c:	e49f3100 	ldr	r3, [pc], #256	; 1964 <ABORT_STACK_SIZE+0x1564>
    1960:	ec000012 	stc	0, cr0, [r0], {18}
    1964:	02000012 	andeq	r0, r0, #18
    1968:	ec9f3200 	lfm	f3, 4, [pc], {0}
    196c:	f4000012 	vst4.8	{d0-d3}, [r0 :64], r2
    1970:	02000012 	andeq	r0, r0, #18
    1974:	f49f3300 			; <UNDEFINED> instruction: 0xf49f3300
    1978:	6c000012 	stcvs	0, cr0, [r0], {18}
    197c:	02000016 	andeq	r0, r0, #22
    1980:	009f3400 	addseq	r3, pc, r0, lsl #8
    1984:	00000000 	andeq	r0, r0, r0
    1988:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    198c:	84000012 	strhi	r0, [r0], #-18	; 0xffffffee
    1990:	06000012 			; <UNDEFINED> instruction: 0x06000012
    1994:	12c40c00 	sbcne	r0, r4, #0, 24
    1998:	849f4400 	ldrhi	r4, [pc], #1024	; 19a0 <ABORT_STACK_SIZE+0x15a0>
    199c:	e4000012 	str	r0, [r0], #-18	; 0xffffffee
    19a0:	06000012 			; <UNDEFINED> instruction: 0x06000012
    19a4:	12c80c00 	sbcne	r0, r8, #0, 24
    19a8:	e49f4400 	ldr	r4, [pc], #1024	; 19b0 <ABORT_STACK_SIZE+0x15b0>
    19ac:	ec000012 	stc	0, cr0, [r0], {18}
    19b0:	06000012 			; <UNDEFINED> instruction: 0x06000012
    19b4:	12cc0c00 	sbcne	r0, ip, #0, 24
    19b8:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    19bc:	6c000012 	stcvs	0, cr0, [r0], {18}
    19c0:	06000016 			; <UNDEFINED> instruction: 0x06000016
    19c4:	12d00c00 	sbcsne	r0, r0, #0, 24
    19c8:	009f4400 	addseq	r4, pc, r0, lsl #8
    19cc:	00000000 	andeq	r0, r0, r0
    19d0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    19d4:	fc000012 	stc2	0, cr0, [r0], {18}
    19d8:	02000012 	andeq	r0, r0, #18
    19dc:	fc9f3000 	ldc2	0, cr3, [pc], {0}
    19e0:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    19e4:	02000013 	andeq	r0, r0, #19
    19e8:	049f3300 	ldreq	r3, [pc], #768	; 19f0 <ABORT_STACK_SIZE+0x15f0>
    19ec:	6c000013 	stcvs	0, cr0, [r0], {19}
    19f0:	02000016 	andeq	r0, r0, #22
    19f4:	009f3400 	addseq	r3, pc, r0, lsl #8
    19f8:	00000000 	andeq	r0, r0, r0
    19fc:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1a00:	fc000012 	stc2	0, cr0, [r0], {18}
    1a04:	06000012 			; <UNDEFINED> instruction: 0x06000012
    1a08:	12d40c00 	sbcsne	r0, r4, #0, 24
    1a0c:	fc9f4400 	ldc2	4, cr4, [pc], {0}
    1a10:	6c000012 	stcvs	0, cr0, [r0], {18}
    1a14:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1a18:	12e00c00 	rscne	r0, r0, #0, 24
    1a1c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	04000000 	streq	r0, [r0], #-0
    1a28:	0c000013 	stceq	0, cr0, [r0], {19}
    1a2c:	02000013 	andeq	r0, r0, #19
    1a30:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    1a34:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1a38:	02000013 	andeq	r0, r0, #19
    1a3c:	149f3100 	ldrne	r3, [pc], #256	; 1a44 <ABORT_STACK_SIZE+0x1644>
    1a40:	1c000013 	stcne	0, cr0, [r0], {19}
    1a44:	02000013 	andeq	r0, r0, #19
    1a48:	1c9f3200 	lfmne	f3, 4, [pc], {0}
    1a4c:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a50:	02000016 	andeq	r0, r0, #22
    1a54:	009f3400 	addseq	r3, pc, r0, lsl #8
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	04000000 	streq	r0, [r0], #-0
    1a60:	0c000013 	stceq	0, cr0, [r0], {19}
    1a64:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a68:	12e40c00 	rscne	r0, r4, #0, 24
    1a6c:	0c9f4400 	cfldrseq	mvf4, [pc], {0}
    1a70:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1a74:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a78:	12e80c00 	rscne	r0, r8, #0, 24
    1a7c:	149f4400 	ldrne	r4, [pc], #1024	; 1a84 <ABORT_STACK_SIZE+0x1684>
    1a80:	1c000013 	stcne	0, cr0, [r0], {19}
    1a84:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1a88:	12ec0c00 	rscne	r0, ip, #0, 24
    1a8c:	1c9f4400 	cfldrsne	mvf4, [pc], {0}
    1a90:	6c000013 	stcvs	0, cr0, [r0], {19}
    1a94:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1a98:	12f00c00 	rscsne	r0, r0, #0, 24
    1a9c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1aa0:	00000000 	andeq	r0, r0, r0
    1aa4:	1c000000 	stcne	0, cr0, [r0], {-0}
    1aa8:	5c000013 	stcpl	0, cr0, [r0], {19}
    1aac:	02000013 	andeq	r0, r0, #19
    1ab0:	5c9f3100 	ldfpls	f3, [pc], {0}
    1ab4:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1ab8:	02000013 	andeq	r0, r0, #19
    1abc:	649f3200 	ldrvs	r3, [pc], #512	; 1ac4 <ABORT_STACK_SIZE+0x16c4>
    1ac0:	6c000013 	stcvs	0, cr0, [r0], {19}
    1ac4:	02000013 	andeq	r0, r0, #19
    1ac8:	6c9f3300 	ldcvs	3, cr3, [pc], {0}
    1acc:	6c000013 	stcvs	0, cr0, [r0], {19}
    1ad0:	02000016 	andeq	r0, r0, #22
    1ad4:	009f3400 	addseq	r3, pc, r0, lsl #8
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	1c000000 	stcne	0, cr0, [r0], {-0}
    1ae0:	5c000013 	stcpl	0, cr0, [r0], {19}
    1ae4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ae8:	12f80c00 	rscsne	r0, r8, #0, 24
    1aec:	5c9f4400 	cfldrspl	mvf4, [pc], {0}
    1af0:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    1af4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1af8:	12fc0c00 	rscsne	r0, ip, #0, 24
    1afc:	649f4400 	ldrvs	r4, [pc], #1024	; 1b04 <ABORT_STACK_SIZE+0x1704>
    1b00:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b04:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b08:	13000c00 	movwne	r0, #3072	; 0xc00
    1b0c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1b10:	00000000 	andeq	r0, r0, r0
    1b14:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1b18:	74000013 	strvc	r0, [r0], #-19	; 0xffffffed
    1b1c:	02000013 	andeq	r0, r0, #19
    1b20:	749f3000 	ldrvc	r3, [pc], #0	; 1b28 <ABORT_STACK_SIZE+0x1728>
    1b24:	7c000013 	stcvc	0, cr0, [r0], {19}
    1b28:	02000013 	andeq	r0, r0, #19
    1b2c:	7c9f3200 	lfmvc	f3, 4, [pc], {0}
    1b30:	8c000013 	stchi	0, cr0, [r0], {19}
    1b34:	02000013 	andeq	r0, r0, #19
    1b38:	8c9f3300 	ldchi	3, cr3, [pc], {0}
    1b3c:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b40:	02000016 	andeq	r0, r0, #22
    1b44:	009f3400 	addseq	r3, pc, r0, lsl #8
    1b48:	00000000 	andeq	r0, r0, r0
    1b4c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1b50:	74000013 	strvc	r0, [r0], #-19	; 0xffffffed
    1b54:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b58:	13040c00 	movwne	r0, #19456	; 0x4c00
    1b5c:	749f4400 	ldrvc	r4, [pc], #1024	; 1b64 <ABORT_STACK_SIZE+0x1764>
    1b60:	7c000013 	stcvc	0, cr0, [r0], {19}
    1b64:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1b68:	130c0c00 	movwne	r0, #52224	; 0xcc00
    1b6c:	7c9f4400 	cfldrsvc	mvf4, [pc], {0}
    1b70:	6c000013 	stcvs	0, cr0, [r0], {19}
    1b74:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1b78:	13100c00 	tstne	r0, #0, 24
    1b7c:	009f4400 	addseq	r4, pc, r0, lsl #8
    1b80:	00000000 	andeq	r0, r0, r0
    1b84:	8c000000 	stchi	0, cr0, [r0], {-0}
    1b88:	94000013 	strls	r0, [r0], #-19	; 0xffffffed
    1b8c:	02000013 	andeq	r0, r0, #19
    1b90:	949f3000 	ldrls	r3, [pc], #0	; 1b98 <ABORT_STACK_SIZE+0x1798>
    1b94:	9c000013 	stcls	0, cr0, [r0], {19}
    1b98:	02000013 	andeq	r0, r0, #19
    1b9c:	9c9f3100 	ldflss	f3, [pc], {0}
    1ba0:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1ba4:	02000013 	andeq	r0, r0, #19
    1ba8:	a49f3200 	ldrge	r3, [pc], #512	; 1bb0 <ABORT_STACK_SIZE+0x17b0>
    1bac:	c4000013 	strgt	r0, [r0], #-19	; 0xffffffed
    1bb0:	02000013 	andeq	r0, r0, #19
    1bb4:	c49f3300 	ldrgt	r3, [pc], #768	; 1bbc <ABORT_STACK_SIZE+0x17bc>
    1bb8:	6c000013 	stcvs	0, cr0, [r0], {19}
    1bbc:	02000016 	andeq	r0, r0, #22
    1bc0:	009f3400 	addseq	r3, pc, r0, lsl #8
    1bc4:	00000000 	andeq	r0, r0, r0
    1bc8:	8c000000 	stchi	0, cr0, [r0], {-0}
    1bcc:	94000013 	strls	r0, [r0], #-19	; 0xffffffed
    1bd0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1bd4:	13140c00 	tstne	r4, #0, 24
    1bd8:	949f4400 	ldrls	r4, [pc], #1024	; 1be0 <ABORT_STACK_SIZE+0x17e0>
    1bdc:	9c000013 	stcls	0, cr0, [r0], {19}
    1be0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1be4:	13180c00 	tstne	r8, #0, 24
    1be8:	9c9f4400 	cfldrsls	mvf4, [pc], {0}
    1bec:	a4000013 	strge	r0, [r0], #-19	; 0xffffffed
    1bf0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1bf4:	131c0c00 	tstne	ip, #0, 24
    1bf8:	a49f4400 	ldrge	r4, [pc], #1024	; 1c00 <ABORT_STACK_SIZE+0x1800>
    1bfc:	6c000013 	stcvs	0, cr0, [r0], {19}
    1c00:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c04:	13200c00 	teqne	r0, #0, 24
    1c08:	009f4400 	addseq	r4, pc, r0, lsl #8
    1c0c:	00000000 	andeq	r0, r0, r0
    1c10:	c4000000 	strgt	r0, [r0], #-0
    1c14:	cc000013 	stcgt	0, cr0, [r0], {19}
    1c18:	02000013 	andeq	r0, r0, #19
    1c1c:	cc9f3100 	ldfgts	f3, [pc], {0}
    1c20:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1c24:	02000013 	andeq	r0, r0, #19
    1c28:	d49f3200 	ldrle	r3, [pc], #512	; 1c30 <ABORT_STACK_SIZE+0x1830>
    1c2c:	dc000013 	stcle	0, cr0, [r0], {19}
    1c30:	02000013 	andeq	r0, r0, #19
    1c34:	dc9f3300 	ldcle	3, cr3, [pc], {0}
    1c38:	6c000013 	stcvs	0, cr0, [r0], {19}
    1c3c:	02000016 	andeq	r0, r0, #22
    1c40:	009f3400 	addseq	r3, pc, r0, lsl #8
    1c44:	00000000 	andeq	r0, r0, r0
    1c48:	c4000000 	strgt	r0, [r0], #-0
    1c4c:	cc000013 	stcgt	0, cr0, [r0], {19}
    1c50:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c54:	13280c00 	teqne	r8, #0, 24
    1c58:	cc9f4400 	cfldrsgt	mvf4, [pc], {0}
    1c5c:	d4000013 	strle	r0, [r0], #-19	; 0xffffffed
    1c60:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1c64:	132c0c00 	teqne	ip, #0, 24
    1c68:	d49f4400 	ldrle	r4, [pc], #1024	; 1c70 <ABORT_STACK_SIZE+0x1870>
    1c6c:	6c000013 	stcvs	0, cr0, [r0], {19}
    1c70:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1c74:	13300c00 	teqne	r0, #0, 24
    1c78:	009f4400 	addseq	r4, pc, r0, lsl #8
    1c7c:	00000000 	andeq	r0, r0, r0
    1c80:	dc000000 	stcle	0, cr0, [r0], {-0}
    1c84:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1c88:	02000013 	andeq	r0, r0, #19
    1c8c:	e49f3000 	ldr	r3, [pc], #0	; 1c94 <ABORT_STACK_SIZE+0x1894>
    1c90:	ec000013 	stc	0, cr0, [r0], {19}
    1c94:	02000013 	andeq	r0, r0, #19
    1c98:	ec9f3100 	ldfs	f3, [pc], {0}
    1c9c:	18000013 	stmdane	r0, {r0, r1, r4}
    1ca0:	02000014 	andeq	r0, r0, #20
    1ca4:	189f3200 	ldmne	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    1ca8:	1c000014 	stcne	0, cr0, [r0], {20}
    1cac:	02000014 	andeq	r0, r0, #20
    1cb0:	1c9f3300 	ldcne	3, cr3, [pc], {0}
    1cb4:	6c000014 	stcvs	0, cr0, [r0], {20}
    1cb8:	02000016 	andeq	r0, r0, #22
    1cbc:	009f3400 	addseq	r3, pc, r0, lsl #8
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	dc000000 	stcle	0, cr0, [r0], {-0}
    1cc8:	e4000013 	str	r0, [r0], #-19	; 0xffffffed
    1ccc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1cd0:	13340c00 	teqne	r4, #0, 24
    1cd4:	e49f4400 	ldr	r4, [pc], #1024	; 1cdc <ABORT_STACK_SIZE+0x18dc>
    1cd8:	ec000013 	stc	0, cr0, [r0], {19}
    1cdc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ce0:	13380c00 	teqne	r8, #0, 24
    1ce4:	ec9f4400 	cfldrs	mvf4, [pc], {0}
    1ce8:	18000013 	stmdane	r0, {r0, r1, r4}
    1cec:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1cf0:	133c0c00 	teqne	ip, #0, 24
    1cf4:	189f4400 	ldmne	pc, {sl, lr}	; <UNPREDICTABLE>
    1cf8:	6c000014 	stcvs	0, cr0, [r0], {20}
    1cfc:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1d00:	13400c00 	movtne	r0, #3072	; 0xc00
    1d04:	009f4400 	addseq	r4, pc, r0, lsl #8
    1d08:	00000000 	andeq	r0, r0, r0
    1d0c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d10:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1d14:	02000014 	andeq	r0, r0, #20
    1d18:	249f3000 	ldrcs	r3, [pc], #0	; 1d20 <ABORT_STACK_SIZE+0x1920>
    1d1c:	28000014 	stmdacs	r0, {r2, r4}
    1d20:	02000014 	andeq	r0, r0, #20
    1d24:	289f3100 	ldmcs	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    1d28:	2c000014 	stccs	0, cr0, [r0], {20}
    1d2c:	02000014 	andeq	r0, r0, #20
    1d30:	2c9f3200 	lfmcs	f3, 4, [pc], {0}
    1d34:	30000014 	andcc	r0, r0, r4, lsl r0
    1d38:	02000014 	andeq	r0, r0, #20
    1d3c:	309f3300 	addscc	r3, pc, r0, lsl #6
    1d40:	6c000014 	stcvs	0, cr0, [r0], {20}
    1d44:	02000016 	andeq	r0, r0, #22
    1d48:	009f3400 	addseq	r3, pc, r0, lsl #8
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	1c000000 	stcne	0, cr0, [r0], {-0}
    1d54:	24000014 	strcs	r0, [r0], #-20	; 0xffffffec
    1d58:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d5c:	13440c00 	movtne	r0, #19456	; 0x4c00
    1d60:	249f4400 	ldrcs	r4, [pc], #1024	; 1d68 <ABORT_STACK_SIZE+0x1968>
    1d64:	28000014 	stmdacs	r0, {r2, r4}
    1d68:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d6c:	13480c00 	movtne	r0, #35840	; 0x8c00
    1d70:	289f4400 	ldmcs	pc, {sl, lr}	; <UNPREDICTABLE>
    1d74:	2c000014 	stccs	0, cr0, [r0], {20}
    1d78:	06000014 			; <UNDEFINED> instruction: 0x06000014
    1d7c:	134c0c00 	movtne	r0, #52224	; 0xcc00
    1d80:	2c9f4400 	cfldrscs	mvf4, [pc], {0}
    1d84:	6c000014 	stcvs	0, cr0, [r0], {20}
    1d88:	06000016 			; <UNDEFINED> instruction: 0x06000016
    1d8c:	13500c00 	cmpne	r0, #0, 24
    1d90:	009f4400 	addseq	r4, pc, r0, lsl #8
    1d94:	00000000 	andeq	r0, r0, r0
    1d98:	40000000 	andmi	r0, r0, r0
    1d9c:	44000014 	strmi	r0, [r0], #-20	; 0xffffffec
    1da0:	02000014 	andeq	r0, r0, #20
    1da4:	449f3000 	ldrmi	r3, [pc], #0	; 1dac <ABORT_STACK_SIZE+0x19ac>
    1da8:	4c000014 	stcmi	0, cr0, [r0], {20}
    1dac:	01000014 	tsteq	r0, r4, lsl r0
    1db0:	144c5600 	strbne	r5, [ip], #-1536	; 0xfffffa00
    1db4:	14d80000 	ldrbne	r0, [r8], #0
    1db8:	00030000 	andeq	r0, r3, r0
    1dbc:	fc9f7876 	ldc2	8, cr7, [pc], {118}	; 0x76
    1dc0:	10000014 	andne	r0, r0, r4, lsl r0
    1dc4:	01000015 	tsteq	r0, r5, lsl r0
    1dc8:	15105600 	ldrne	r5, [r0, #-1536]	; 0xfffffa00
    1dcc:	15240000 	strne	r0, [r4, #-0]!
    1dd0:	00030000 	andeq	r0, r3, r0
    1dd4:	249f7f76 	ldrcs	r7, [pc], #3958	; 1ddc <ABORT_STACK_SIZE+0x19dc>
    1dd8:	3c000015 	stccc	0, cr0, [r0], {21}
    1ddc:	01000015 	tsteq	r0, r5, lsl r0
    1de0:	00005600 	andeq	r5, r0, r0, lsl #12
    1de4:	00000000 	andeq	r0, r0, r0
    1de8:	14400000 	strbne	r0, [r0], #-0
    1dec:	14440000 	strbne	r0, [r4], #-0
    1df0:	00060000 	andeq	r0, r6, r0
    1df4:	0013600c 	andseq	r6, r3, ip
    1df8:	14449f44 	strbne	r9, [r4], #-3908	; 0xfffff0bc
    1dfc:	14d80000 	ldrbne	r0, [r8], #0
    1e00:	00030000 	andeq	r0, r3, r0
    1e04:	d89f6473 	ldmle	pc, {r0, r1, r4, r5, r6, sl, sp, lr}	; <UNPREDICTABLE>
    1e08:	e0000014 	and	r0, r0, r4, lsl r0
    1e0c:	03000014 	movweq	r0, #20
    1e10:	9f687300 	svcls	0x00687300
    1e14:	000014e0 	andeq	r1, r0, r0, ror #9
    1e18:	000014e4 	andeq	r1, r0, r4, ror #9
    1e1c:	6c730003 	ldclvs	0, cr0, [r3], #-12
    1e20:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    1e24:	0014ec00 	andseq	lr, r4, r0, lsl #24
    1e28:	73000300 	movwvc	r0, #768	; 0x300
    1e2c:	14ec9f70 	strbtne	r9, [ip], #3952	; 0xf70
    1e30:	14f00000 	ldrbtne	r0, [r0], #0
    1e34:	00030000 	andeq	r0, r3, r0
    1e38:	f09f7473 			; <UNDEFINED> instruction: 0xf09f7473
    1e3c:	f4000014 	vst4.8	{d0-d3}, [r0 :64], r4
    1e40:	03000014 	movweq	r0, #20
    1e44:	9f747200 	svcls	0x00747200
    1e48:	00001508 	andeq	r1, r0, r8, lsl #10
    1e4c:	00001530 	andeq	r1, r0, r0, lsr r5
    1e50:	00520001 	subseq	r0, r2, r1
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	3c000000 	stccc	0, cr0, [r0], {-0}
    1e5c:	7c000015 	stcvc	0, cr0, [r0], {21}
    1e60:	01000015 	tsteq	r0, r5, lsl r0
    1e64:	157c5300 	ldrbne	r5, [ip, #-768]!	; 0xfffffd00
    1e68:	160c0000 	strne	r0, [ip], -r0
    1e6c:	00030000 	andeq	r0, r3, r0
    1e70:	0c9f7873 	ldceq	8, cr7, [pc], {115}	; 0x73
    1e74:	24000016 	strcs	r0, [r0], #-22	; 0xffffffea
    1e78:	01000016 	tsteq	r0, r6, lsl r0
    1e7c:	16245300 	strtne	r5, [r4], -r0, lsl #6
    1e80:	16380000 	ldrtne	r0, [r8], -r0
    1e84:	00030000 	andeq	r0, r3, r0
    1e88:	389f7f73 	ldmcc	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1e8c:	47000016 	smladmi	r0, r6, r0, r0
    1e90:	01000016 	tsteq	r0, r6, lsl r0
    1e94:	00005300 	andeq	r5, r0, r0, lsl #6
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	153c0000 	ldrne	r0, [ip, #-0]!
    1ea0:	15fc0000 	ldrbne	r0, [ip, #0]!
    1ea4:	00030000 	andeq	r0, r3, r0
    1ea8:	fc9f6472 	ldc2	4, cr6, [pc], {114}	; 0x72
    1eac:	0c000015 	stceq	0, cr0, [r0], {21}
    1eb0:	03000016 	movweq	r0, #22
    1eb4:	9f647100 	svcls	0x00647100
    1eb8:	0000161c 	andeq	r1, r0, ip, lsl r6
    1ebc:	00001647 	andeq	r1, r0, r7, asr #12
    1ec0:	00510001 	subseq	r0, r1, r1
    1ec4:	00000000 	andeq	r0, r0, r0
    1ec8:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    1ecc:	48000016 	stmdami	r0, {r1, r2, r4}
    1ed0:	01000017 	tsteq	r0, r7, lsl r0
    1ed4:	00005600 	andeq	r5, r0, r0, lsl #12
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	16880000 	strne	r0, [r8], r0
    1ee0:	16900000 	ldrne	r0, [r0], r0
    1ee4:	00020000 	andeq	r0, r2, r0
    1ee8:	16909f30 			; <UNDEFINED> instruction: 0x16909f30
    1eec:	16980000 	ldrne	r0, [r8], r0
    1ef0:	00010000 	andeq	r0, r1, r0
    1ef4:	00169854 	andseq	r9, r6, r4, asr r8
    1ef8:	00169c00 	andseq	r9, r6, r0, lsl #24
    1efc:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1f00:	169c9f7f 			; <UNDEFINED> instruction: 0x169c9f7f
    1f04:	17480000 	strbne	r0, [r8, -r0]
    1f08:	00010000 	andeq	r0, r1, r0
    1f0c:	00000054 	andeq	r0, r0, r4, asr r0
    1f10:	00000000 	andeq	r0, r0, r0
    1f14:	00176400 	andseq	r6, r7, r0, lsl #8
    1f18:	00184000 	andseq	r4, r8, r0
    1f1c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1f28:	00001764 	andeq	r1, r0, r4, ror #14
    1f2c:	0000176c 	andeq	r1, r0, ip, ror #14
    1f30:	9f300002 	svcls	0x00300002
    1f34:	0000176c 	andeq	r1, r0, ip, ror #14
    1f38:	00001774 	andeq	r1, r0, r4, ror r7
    1f3c:	74540001 	ldrbvc	r0, [r4], #-1
    1f40:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    1f44:	03000017 	movweq	r0, #23
    1f48:	9f7f7400 	svcls	0x007f7400
    1f4c:	00001778 	andeq	r1, r0, r8, ror r7
    1f50:	000017bc 			; <UNDEFINED> instruction: 0x000017bc
    1f54:	00540001 	subseq	r0, r4, r1
	...
    1f60:	10000000 	andne	r0, r0, r0
    1f64:	01000000 	mrseq	r0, (UNDEF: 0)
    1f68:	00105000 	andseq	r5, r0, r0
    1f6c:	00180000 	andseq	r0, r8, r0
    1f70:	00040000 	andeq	r0, r4, r0
    1f74:	9f5001f3 	svcls	0x005001f3
	...
    1f80:	0000002c 	andeq	r0, r0, ip, lsr #32
    1f84:	00000038 	andeq	r0, r0, r8, lsr r0
    1f88:	38500001 	ldmdacc	r0, {r0}^
    1f8c:	44000000 	strmi	r0, [r0], #-0
    1f90:	04000000 	streq	r0, [r0], #-0
    1f94:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	00004400 	andeq	r4, r0, r0, lsl #8
    1fa4:	00005c00 	andeq	r5, r0, r0, lsl #24
    1fa8:	51000100 	mrspl	r0, (UNDEF: 16)
    1fac:	0000005c 	andeq	r0, r0, ip, asr r0
    1fb0:	00000074 	andeq	r0, r0, r4, ror r0
    1fb4:	01f30004 	mvnseq	r0, r4
    1fb8:	00749f51 	rsbseq	r9, r4, r1, asr pc
    1fbc:	00840000 	addeq	r0, r4, r0
    1fc0:	00010000 	andeq	r0, r1, r0
    1fc4:	00008451 	andeq	r8, r0, r1, asr r4
    1fc8:	00009000 	andeq	r9, r0, r0
    1fcc:	f3000400 	vshl.u8	d0, d0, d0
    1fd0:	009f5101 	addseq	r5, pc, r1, lsl #2
    1fd4:	00000000 	andeq	r0, r0, r0
    1fd8:	90000000 	andls	r0, r0, r0
    1fdc:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    1fe4:	00a85100 	adceq	r5, r8, r0, lsl #2
    1fe8:	00c00000 	sbceq	r0, r0, r0
    1fec:	00040000 	andeq	r0, r4, r0
    1ff0:	9f5101f3 	svcls	0x005101f3
    1ff4:	000000c0 	andeq	r0, r0, r0, asr #1
    1ff8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1ffc:	d0510001 	subsle	r0, r1, r1
    2000:	dc000000 	stcle	0, cr0, [r0], {-0}
    2004:	04000000 	streq	r0, [r0], #-0
    2008:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    200c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2010:	00000000 	andeq	r0, r0, r0
    2014:	0000dc00 	andeq	sp, r0, r0, lsl #24
    2018:	0000f400 	andeq	pc, r0, r0, lsl #8
    201c:	50000100 	andpl	r0, r0, r0, lsl #2
    2020:	000000f4 	strdeq	r0, [r0], -r4
    2024:	0000011c 	andeq	r0, r0, ip, lsl r1
    2028:	01f30004 	mvnseq	r0, r4
    202c:	011c9f50 	tsteq	ip, r0, asr pc
    2030:	01440000 	mrseq	r0, (UNDEF: 68)
    2034:	00010000 	andeq	r0, r1, r0
    2038:	00014450 	andeq	r4, r1, r0, asr r4
    203c:	00016000 	andeq	r6, r1, r0
    2040:	f3000400 	vshl.u8	d0, d0, d0
    2044:	009f5001 	addseq	r5, pc, r1
    2048:	00000000 	andeq	r0, r0, r0
    204c:	dc000000 	stcle	0, cr0, [r0], {-0}
    2050:	fc000000 	stc2	0, cr0, [r0], {-0}
    2054:	01000000 	mrseq	r0, (UNDEF: 0)
    2058:	00fc5100 	rscseq	r5, ip, r0, lsl #2
    205c:	011c0000 	tsteq	ip, r0
    2060:	00040000 	andeq	r0, r4, r0
    2064:	9f5101f3 	svcls	0x005101f3
    2068:	0000011c 	andeq	r0, r0, ip, lsl r1
    206c:	0000013c 	andeq	r0, r0, ip, lsr r1
    2070:	3c510001 	mrrccc	0, 0, r0, r1, cr1
    2074:	60000001 	andvs	r0, r0, r1
    2078:	04000001 	streq	r0, [r0], #-1
    207c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2080:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2084:	00000000 	andeq	r0, r0, r0
    2088:	0000dc00 	andeq	sp, r0, r0, lsl #24
    208c:	00011000 	andeq	r1, r1, r0
    2090:	52000100 	andpl	r0, r0, #0, 2
    2094:	00000110 	andeq	r0, r0, r0, lsl r1
    2098:	0000011c 	andeq	r0, r0, ip, lsl r1
    209c:	01f30004 	mvnseq	r0, r4
    20a0:	011c9f52 	tsteq	ip, r2, asr pc
    20a4:	01540000 	cmpeq	r4, r0
    20a8:	00010000 	andeq	r0, r1, r0
    20ac:	00015452 	andeq	r5, r1, r2, asr r4
    20b0:	00016000 	andeq	r6, r1, r0
    20b4:	f3000400 	vshl.u8	d0, d0, d0
    20b8:	009f5201 	addseq	r5, pc, r1, lsl #4
    20bc:	00000000 	andeq	r0, r0, r0
    20c0:	60000000 	andvs	r0, r0, r0
    20c4:	78000001 	stmdavc	r0, {r0}
    20c8:	01000001 	tsteq	r0, r1
    20cc:	01785000 	cmneq	r8, r0
    20d0:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    20d4:	00040000 	andeq	r0, r4, r0
    20d8:	9f5001f3 	svcls	0x005001f3
    20dc:	000001a4 	andeq	r0, r0, r4, lsr #3
    20e0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    20e4:	d0500001 	subsle	r0, r0, r1
    20e8:	ec000001 	stc	0, cr0, [r0], {1}
    20ec:	04000001 	streq	r0, [r0], #-1
    20f0:	5001f300 	andpl	pc, r1, r0, lsl #6
    20f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	00016000 	andeq	r6, r1, r0
    2100:	00018000 	andeq	r8, r1, r0
    2104:	51000100 	mrspl	r0, (UNDEF: 16)
    2108:	00000180 	andeq	r0, r0, r0, lsl #3
    210c:	000001a4 	andeq	r0, r0, r4, lsr #3
    2110:	01f30004 	mvnseq	r0, r4
    2114:	01a49f51 			; <UNDEFINED> instruction: 0x01a49f51
    2118:	01c40000 	biceq	r0, r4, r0
    211c:	00010000 	andeq	r0, r1, r0
    2120:	0001c451 	andeq	ip, r1, r1, asr r4
    2124:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2128:	f3000400 	vshl.u8	d0, d0, d0
    212c:	009f5101 	addseq	r5, pc, r1, lsl #2
    2130:	00000000 	andeq	r0, r0, r0
    2134:	60000000 	andvs	r0, r0, r0
    2138:	8c000001 	stchi	0, cr0, [r0], {1}
    213c:	01000001 	tsteq	r0, r1
    2140:	018c5200 	orreq	r5, ip, r0, lsl #4
    2144:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    2148:	00040000 	andeq	r0, r4, r0
    214c:	9f5201f3 	svcls	0x005201f3
    2150:	000001a4 	andeq	r0, r0, r4, lsr #3
    2154:	000001c8 	andeq	r0, r0, r8, asr #3
    2158:	c8520001 	ldmdagt	r2, {r0}^
    215c:	ec000001 	stc	0, cr0, [r0], {1}
    2160:	04000001 	streq	r0, [r0], #-1
    2164:	5201f300 	andpl	pc, r1, #0, 6
    2168:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    216c:	00000000 	andeq	r0, r0, r0
    2170:	0001ec00 	andeq	lr, r1, r0, lsl #24
    2174:	00020400 	andeq	r0, r2, r0, lsl #8
    2178:	50000100 	andpl	r0, r0, r0, lsl #2
    217c:	00000204 	andeq	r0, r0, r4, lsl #4
    2180:	00000218 	andeq	r0, r0, r8, lsl r2
    2184:	01f30004 	mvnseq	r0, r4
    2188:	02189f50 	andseq	r9, r8, #80, 30	; 0x140
    218c:	02340000 	eorseq	r0, r4, #0
    2190:	00010000 	andeq	r0, r1, r0
    2194:	00000050 	andeq	r0, r0, r0, asr r0
    2198:	00000000 	andeq	r0, r0, r0
    219c:	0001ec00 	andeq	lr, r1, r0, lsl #24
    21a0:	00020c00 	andeq	r0, r2, r0, lsl #24
    21a4:	51000100 	mrspl	r0, (UNDEF: 16)
    21a8:	0000020c 	andeq	r0, r0, ip, lsl #4
    21ac:	00000218 	andeq	r0, r0, r8, lsl r2
    21b0:	01f30004 	mvnseq	r0, r4
    21b4:	02189f51 	andseq	r9, r8, #324	; 0x144
    21b8:	02280000 	eoreq	r0, r8, #0
    21bc:	00010000 	andeq	r0, r1, r0
    21c0:	00022851 	andeq	r2, r2, r1, asr r8
    21c4:	00023400 	andeq	r3, r2, r0, lsl #8
    21c8:	f3000400 	vshl.u8	d0, d0, d0
    21cc:	009f5101 	addseq	r5, pc, r1, lsl #2
    21d0:	00000000 	andeq	r0, r0, r0
    21d4:	34000000 	strcc	r0, [r0], #-0
    21d8:	40000002 	andmi	r0, r0, r2
    21dc:	01000002 	tsteq	r0, r2
    21e0:	02405000 	subeq	r5, r0, #0
    21e4:	02500000 	subseq	r0, r0, #0
    21e8:	00040000 	andeq	r0, r4, r0
    21ec:	9f5001f3 	svcls	0x005001f3
	...
    21f8:	00000250 	andeq	r0, r0, r0, asr r2
    21fc:	0000025c 	andeq	r0, r0, ip, asr r2
    2200:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2204:	68000002 	stmdavs	r0, {r1}
    2208:	04000002 	streq	r0, [r0], #-2
    220c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2210:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2214:	00000000 	andeq	r0, r0, r0
    2218:	00026800 	andeq	r6, r2, r0, lsl #16
    221c:	00027800 	andeq	r7, r2, r0, lsl #16
    2220:	50000100 	andpl	r0, r0, r0, lsl #2
    2224:	00000278 	andeq	r0, r0, r8, ror r2
    2228:	00000280 	andeq	r0, r0, r0, lsl #5
    222c:	01f30004 	mvnseq	r0, r4
    2230:	00009f50 	andeq	r9, r0, r0, asr pc
    2234:	00000000 	andeq	r0, r0, r0
    2238:	02680000 	rsbeq	r0, r8, #0
    223c:	026c0000 	rsbeq	r0, ip, #0
    2240:	00010000 	andeq	r0, r1, r0
    2244:	00026c52 	andeq	r6, r2, r2, asr ip
    2248:	00028000 	andeq	r8, r2, r0
    224c:	f3000400 	vshl.u8	d0, d0, d0
    2250:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    225c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2260:	01000000 	mrseq	r0, (UNDEF: 0)
    2264:	00285000 	eoreq	r5, r8, r0
    2268:	07c40000 	strbeq	r0, [r4, r0]
    226c:	00040000 	andeq	r0, r4, r0
    2270:	9f5001f3 	svcls	0x005001f3
	...
    2280:	00000008 	andeq	r0, r0, r8
    2284:	08510001 	ldmdaeq	r1, {r0}^
    2288:	c4000000 	strgt	r0, [r0], #-0
    228c:	04000007 	streq	r0, [r0], #-7
    2290:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2294:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    22a0:	00003000 	andeq	r3, r0, r0
    22a4:	52000100 	andpl	r0, r0, #0, 2
    22a8:	00000030 	andeq	r0, r0, r0, lsr r0
    22ac:	000007c4 	andeq	r0, r0, r4, asr #15
    22b0:	01f30004 	mvnseq	r0, r4
    22b4:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    22c0:	00140000 	andseq	r0, r4, r0
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00001453 	andeq	r1, r0, r3, asr r4
    22cc:	0007c400 	andeq	ip, r7, r0, lsl #8
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    22e0:	04000000 	streq	r0, [r0], #-0
    22e4:	02000000 	andeq	r0, r0, #0
    22e8:	04009100 	streq	r9, [r0], #-256	; 0xffffff00
    22ec:	3f000000 	svccc	0x00000000
    22f0:	02000000 	andeq	r0, r0, #0
    22f4:	3f007c00 	svccc	0x00007c00
    22f8:	c4000000 	strgt	r0, [r0], #-0
    22fc:	02000007 	andeq	r0, r0, #7
    2300:	00009100 	andeq	r9, r0, r0, lsl #2
    2304:	00000000 	andeq	r0, r0, r0
    2308:	40000000 	andmi	r0, r0, r0
    230c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2310:	02000000 	andeq	r0, r0, #0
    2314:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    2318:	fc000000 	stc2	0, cr0, [r0], {-0}
    231c:	03000004 	movweq	r0, #4
    2320:	7d8c9100 	stfvcd	f1, [ip]
    2324:	000004fc 	strdeq	r0, [r0], -ip
    2328:	00000504 	andeq	r0, r0, r4, lsl #10
    232c:	045c0001 	ldrbeq	r0, [ip], #-1
    2330:	fc000005 	stc2	0, cr0, [r0], {5}
    2334:	03000006 	movweq	r0, #6
    2338:	7d8c9100 	stfvcd	f1, [ip]
    233c:	000006fc 	strdeq	r0, [r0], -ip
    2340:	00000700 	andeq	r0, r0, r0, lsl #14
    2344:	00540001 	subseq	r0, r4, r1
    2348:	c4000007 	strgt	r0, [r0], #-7
    234c:	03000007 	movweq	r0, #7
    2350:	7d8c9100 	stfvcd	f1, [ip]
	...
    235c:	00000040 	andeq	r0, r0, r0, asr #32
    2360:	0000005c 	andeq	r0, r0, ip, asr r0
    2364:	5c540001 	mrrcpl	0, 0, r0, r4, cr1
    2368:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    236c:	03000000 	movweq	r0, #0
    2370:	7d9c9100 	ldfvcd	f1, [ip]
    2374:	00000088 	andeq	r0, r0, r8, lsl #1
    2378:	000000a0 	andeq	r0, r0, r0, lsr #1
    237c:	a0510001 	subsge	r0, r1, r1
    2380:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2384:	01000000 	mrseq	r0, (UNDEF: 0)
    2388:	00b85800 	adcseq	r5, r8, r0, lsl #16
    238c:	00c40000 	sbceq	r0, r4, r0
    2390:	00010000 	andeq	r0, r1, r0
    2394:	0000c451 	andeq	ip, r0, r1, asr r4
    2398:	0004fc00 	andeq	pc, r4, r0, lsl #24
    239c:	91000300 	mrsls	r0, LR_irq
    23a0:	04fc7ce0 	ldrbteq	r7, [ip], #3296	; 0xce0
    23a4:	050c0000 	streq	r0, [ip, #-0]
    23a8:	00010000 	andeq	r0, r1, r0
    23ac:	00050c51 	andeq	r0, r5, r1, asr ip
    23b0:	00053400 	andeq	r3, r5, r0, lsl #8
    23b4:	58000100 	stmdapl	r0, {r8}
    23b8:	00000534 	andeq	r0, r0, r4, lsr r5
    23bc:	00000700 	andeq	r0, r0, r0, lsl #14
    23c0:	94910003 	ldrls	r0, [r1], #3
    23c4:	0007007d 	andeq	r0, r7, sp, ror r0
    23c8:	0007c400 	andeq	ip, r7, r0, lsl #8
    23cc:	91000300 	mrsls	r0, LR_irq
    23d0:	00007ce0 	andeq	r7, r0, r0, ror #25
    23d4:	00000000 	andeq	r0, r0, r0
    23d8:	00a00000 	adceq	r0, r0, r0
    23dc:	00a40000 	adceq	r0, r4, r0
    23e0:	00010000 	andeq	r0, r1, r0
    23e4:	0000a455 	andeq	sl, r0, r5, asr r4
    23e8:	0000b800 	andeq	fp, r0, r0, lsl #16
    23ec:	75000500 	strvc	r0, [r0, #-1280]	; 0xfffffb00
    23f0:	9f243800 	svcls	0x00243800
    23f4:	000000b8 	strheq	r0, [r0], -r8
    23f8:	000000cc 	andeq	r0, r0, ip, asr #1
    23fc:	00750008 	rsbseq	r0, r5, r8
    2400:	00722438 	rsbseq	r2, r2, r8, lsr r4
    2404:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    2408:	00d80000 	sbcseq	r0, r8, r0
    240c:	00010000 	andeq	r0, r1, r0
    2410:	00050c52 	andeq	r0, r5, r2, asr ip
    2414:	00052c00 	andeq	r2, r5, r0, lsl #24
    2418:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    2424:	000000b8 	strheq	r0, [r0], -r8
    2428:	00000504 	andeq	r0, r0, r4, lsl #10
    242c:	9f300002 	svcls	0x00300002
    2430:	00000700 	andeq	r0, r0, r0, lsl #14
    2434:	000007c4 	andeq	r0, r0, r4, asr #15
    2438:	9f300002 	svcls	0x00300002
	...
    2444:	000000b8 	strheq	r0, [r0], -r8
    2448:	00000504 	andeq	r0, r0, r4, lsl #10
    244c:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    2450:	07009fff 			; <UNDEFINED> instruction: 0x07009fff
    2454:	07c40000 	strbeq	r0, [r4, r0]
    2458:	00040000 	andeq	r0, r4, r0
    245c:	9fffff0a 	svcls	0x00ffff0a
	...
    2468:	000000b8 	strheq	r0, [r0], -r8
    246c:	00000504 	andeq	r0, r0, r4, lsl #10
    2470:	9f330002 	svcls	0x00330002
    2474:	00000700 	andeq	r0, r0, r0, lsl #14
    2478:	000007c4 	andeq	r0, r0, r4, asr #15
    247c:	9f330002 	svcls	0x00330002
	...
    2488:	000000b8 	strheq	r0, [r0], -r8
    248c:	000000cc 	andeq	r0, r0, ip, asr #1
    2490:	00750008 	rsbseq	r0, r5, r8
    2494:	00722438 	rsbseq	r2, r2, r8, lsr r4
    2498:	00cc9f21 	sbceq	r9, ip, r1, lsr #30
    249c:	00d80000 	sbcseq	r0, r8, r0
    24a0:	00010000 	andeq	r0, r1, r0
    24a4:	0000f852 	andeq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    24a8:	00010800 	andeq	r0, r1, r0, lsl #16
    24ac:	53000100 	movwpl	r0, #256	; 0x100
	...
    24b8:	000000b8 	strheq	r0, [r0], -r8
    24bc:	000004fc 	strdeq	r0, [r0], -ip
    24c0:	8c910003 	ldchi	0, cr0, [r1], {3}
    24c4:	0007007d 	andeq	r0, r7, sp, ror r0
    24c8:	0007c400 	andeq	ip, r7, r0, lsl #8
    24cc:	91000300 	mrsls	r0, LR_irq
    24d0:	00007d8c 	andeq	r7, r0, ip, lsl #27
    24d4:	00000000 	andeq	r0, r0, r0
    24d8:	00e80000 	rsceq	r0, r8, r0
    24dc:	00ec0000 	rsceq	r0, ip, r0
    24e0:	00100000 	andseq	r0, r0, r0
    24e4:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    24e8:	00e97803 	rsceq	r7, r9, r3, lsl #16
    24ec:	01942240 	orrseq	r2, r4, r0, asr #4
    24f0:	9f1aff08 	svcls	0x001aff08
    24f4:	0000011c 	andeq	r0, r0, ip, lsl r1
    24f8:	00000178 	andeq	r0, r0, r8, ror r1
    24fc:	00530001 	subseq	r0, r3, r1
    2500:	70000007 	andvc	r0, r0, r7
    2504:	01000007 	tsteq	r0, r7
    2508:	00005300 	andeq	r5, r0, r0, lsl #6
    250c:	00000000 	andeq	r0, r0, r0
    2510:	00e80000 	rsceq	r0, r8, r0
    2514:	00ec0000 	rsceq	r0, ip, r0
    2518:	00100000 	andseq	r0, r0, r0
    251c:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    2520:	00e97903 	rsceq	r7, r9, r3, lsl #18
    2524:	01942240 	orrseq	r2, r4, r0, asr #4
    2528:	9f1aff08 	svcls	0x001aff08
    252c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2530:	00000148 	andeq	r0, r0, r8, asr #2
    2534:	00520001 	subseq	r0, r2, r1
    2538:	1c000007 	stcne	0, cr0, [r0], {7}
    253c:	01000007 	tsteq	r0, r7
    2540:	00005200 	andeq	r5, r0, r0, lsl #4
    2544:	00000000 	andeq	r0, r0, r0
    2548:	011c0000 	tsteq	ip, r0
    254c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2550:	00060000 	andeq	r0, r6, r0
    2554:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    2558:	07009f1a 	smladeq	r0, sl, pc, r9	; <UNPREDICTABLE>
    255c:	07280000 	streq	r0, [r8, -r0]!
    2560:	00060000 	andeq	r0, r6, r0
    2564:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    2568:	00009f1a 	andeq	r9, r0, sl, lsl pc
    256c:	00000000 	andeq	r0, r0, r0
    2570:	01280000 	teqeq	r8, r0
    2574:	01400000 	mrseq	r0, (UNDEF: 64)
    2578:	00170000 	andseq	r0, r7, r0
    257c:	e0030072 	and	r0, r3, r2, ror r0
    2580:	2240015b 	subcs	r0, r0, #-1073741802	; 0xc0000016
    2584:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2588:	02800a1a 	addeq	r0, r0, #106496	; 0x1a000
    258c:	3500731e 	strcc	r7, [r0, #-798]	; 0xfffffce2
    2590:	409f2224 	addsmi	r2, pc, r4, lsr #4
    2594:	48000001 	stmdami	r0, {r0}
    2598:	08000001 	stmdaeq	r0, {r0}
    259c:	35007200 	strcc	r7, [r0, #-512]	; 0xfffffe00
    25a0:	22007024 	andcs	r7, r0, #36	; 0x24
    25a4:	0007009f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
    25a8:	00071400 	andeq	r1, r7, r0, lsl #8
    25ac:	72001700 	andvc	r1, r0, #0, 14
    25b0:	5bf80300 	blpl	ffe031b8 <IRQ_STACK_BASE+0xbbe031b8>
    25b4:	94224001 	strtls	r4, [r2], #-1
    25b8:	1aff0801 	bne	fffc45c4 <IRQ_STACK_BASE+0xbbfc45c4>
    25bc:	1e02800a 	cdpne	0, 0, cr8, cr2, cr10, {0}
    25c0:	24350073 	ldrtcs	r0, [r5], #-115	; 0xffffff8d
    25c4:	07149f22 	ldreq	r9, [r4, -r2, lsr #30]
    25c8:	071c0000 	ldreq	r0, [ip, -r0]
    25cc:	00080000 	andeq	r0, r8, r0
    25d0:	24350072 	ldrtcs	r0, [r5], #-114	; 0xffffff8e
    25d4:	9f220074 	svcls	0x00220074
	...
    25e0:	00000128 	andeq	r0, r0, r8, lsr #2
    25e4:	00000140 	andeq	r0, r0, r0, asr #2
    25e8:	9f300002 	svcls	0x00300002
    25ec:	00000700 	andeq	r0, r0, r0, lsl #14
    25f0:	00000714 	andeq	r0, r0, r4, lsl r7
    25f4:	9f300002 	svcls	0x00300002
	...
    2600:	00000204 	andeq	r0, r0, r4, lsl #4
    2604:	00000248 	andeq	r0, r0, r8, asr #4
    2608:	9f300002 	svcls	0x00300002
    260c:	00000248 	andeq	r0, r0, r8, asr #4
    2610:	00000260 	andeq	r0, r0, r0, ror #4
    2614:	9091000b 	addsls	r0, r1, fp
    2618:	9101947d 	tstls	r1, sp, ror r4
    261c:	55231c7c 	strpl	r1, [r3, #-3196]!	; 0xfffff384
    2620:	0004c09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    2624:	00050400 	andeq	r0, r5, r0, lsl #8
    2628:	91000b00 	tstls	r0, r0, lsl #22
    262c:	01947d90 			; <UNDEFINED> instruction: 0x01947d90
    2630:	231c7c91 	tstcs	ip, #37120	; 0x9100
    2634:	00009f55 	andeq	r9, r0, r5, asr pc
    2638:	00000000 	andeq	r0, r0, r0
    263c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    2640:	02040000 	andeq	r0, r4, #0
    2644:	00020000 	andeq	r0, r2, r0
    2648:	00009f30 	andeq	r9, r0, r0, lsr pc
    264c:	00000000 	andeq	r0, r0, r0
    2650:	02780000 	rsbseq	r0, r8, #0
    2654:	02b00000 	adcseq	r0, r0, #0
    2658:	00020000 	andeq	r0, r2, r0
    265c:	02b09f30 	adcseq	r9, r0, #48, 30	; 0xc0
    2660:	02cc0000 	sbceq	r0, ip, #0
    2664:	00020000 	andeq	r0, r2, r0
    2668:	02cc9f31 	sbceq	r9, ip, #49, 30	; 0xc4
    266c:	02ec0000 	rsceq	r0, ip, #0
    2670:	00020000 	andeq	r0, r2, r0
    2674:	02ec9f32 	rsceq	r9, ip, #50, 30	; 0xc8
    2678:	030c0000 	movweq	r0, #49152	; 0xc000
    267c:	00020000 	andeq	r0, r2, r0
    2680:	030c9f30 	movweq	r9, #53040	; 0xcf30
    2684:	03280000 	teqeq	r8, #0
    2688:	00020000 	andeq	r0, r2, r0
    268c:	03289f31 	teqeq	r8, #49, 30	; 0xc4
    2690:	03480000 	movteq	r0, #32768	; 0x8000
    2694:	00020000 	andeq	r0, r2, r0
    2698:	03489f32 	movteq	r9, #36658	; 0x8f32
    269c:	03700000 	cmneq	r0, #0
    26a0:	00020000 	andeq	r0, r2, r0
    26a4:	03709f30 	cmneq	r0, #48, 30	; 0xc0
    26a8:	03900000 	orrseq	r0, r0, #0
    26ac:	00020000 	andeq	r0, r2, r0
    26b0:	03909f31 	orrseq	r9, r0, #49, 30	; 0xc4
    26b4:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    26b8:	00020000 	andeq	r0, r2, r0
    26bc:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    26c0:	03d40000 	bicseq	r0, r4, #0
    26c4:	00020000 	andeq	r0, r2, r0
    26c8:	03d49f30 	bicseq	r9, r4, #48, 30	; 0xc0
    26cc:	03f00000 	mvnseq	r0, #0
    26d0:	00020000 	andeq	r0, r2, r0
    26d4:	03f09f31 	mvnseq	r9, #49, 30	; 0xc4
    26d8:	040c0000 	streq	r0, [ip], #-0
    26dc:	00020000 	andeq	r0, r2, r0
    26e0:	040c9f32 	streq	r9, [ip], #-3890	; 0xfffff0ce
    26e4:	04280000 	strteq	r0, [r8], #-0
    26e8:	00020000 	andeq	r0, r2, r0
    26ec:	04289f30 	strteq	r9, [r8], #-3888	; 0xfffff0d0
    26f0:	04440000 	strbeq	r0, [r4], #-0
    26f4:	00020000 	andeq	r0, r2, r0
    26f8:	04449f31 	strbeq	r9, [r4], #-3889	; 0xfffff0cf
    26fc:	04600000 	strbteq	r0, [r0], #-0
    2700:	00020000 	andeq	r0, r2, r0
    2704:	04609f32 	strbteq	r9, [r0], #-3890	; 0xfffff0ce
    2708:	04800000 	streq	r0, [r0], #0
    270c:	00020000 	andeq	r0, r2, r0
    2710:	04809f30 	streq	r9, [r0], #3888	; 0xf30
    2714:	04a00000 	strteq	r0, [r0], #0
    2718:	00020000 	andeq	r0, r2, r0
    271c:	04a09f31 	strteq	r9, [r0], #3889	; 0xf31
    2720:	04c00000 	strbeq	r0, [r0], #0
    2724:	00020000 	andeq	r0, r2, r0
    2728:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    272c:	05040000 	streq	r0, [r4, #-0]
    2730:	00020000 	andeq	r0, r2, r0
    2734:	00009f33 	andeq	r9, r0, r3, lsr pc
    2738:	00000000 	andeq	r0, r0, r0
    273c:	02780000 	rsbseq	r0, r8, #0
    2740:	02ec0000 	rsceq	r0, ip, #0
    2744:	00020000 	andeq	r0, r2, r0
    2748:	02ec9f30 	rsceq	r9, ip, #48, 30	; 0xc0
    274c:	03480000 	movteq	r0, #32768	; 0x8000
    2750:	00020000 	andeq	r0, r2, r0
    2754:	03489f31 	movteq	r9, #36657	; 0x8f31
    2758:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    275c:	00020000 	andeq	r0, r2, r0
    2760:	03b89f32 			; <UNDEFINED> instruction: 0x03b89f32
    2764:	040c0000 	streq	r0, [ip], #-0
    2768:	00020000 	andeq	r0, r2, r0
    276c:	040c9f30 	streq	r9, [ip], #-3888	; 0xfffff0d0
    2770:	04600000 	strbteq	r0, [r0], #-0
    2774:	00020000 	andeq	r0, r2, r0
    2778:	04609f31 	strbteq	r9, [r0], #-3889	; 0xfffff0cf
    277c:	04c00000 	strbeq	r0, [r0], #0
    2780:	00020000 	andeq	r0, r2, r0
    2784:	04c09f32 	strbeq	r9, [r0], #3890	; 0xf32
    2788:	05040000 	streq	r0, [r4, #-0]
    278c:	00020000 	andeq	r0, r2, r0
    2790:	00009f33 	andeq	r9, r0, r3, lsr pc
    2794:	00000000 	andeq	r0, r0, r0
    2798:	02780000 	rsbseq	r0, r8, #0
    279c:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
    27a0:	00010000 	andeq	r0, r1, r0
    27a4:	0003bc52 	andeq	fp, r3, r2, asr ip
    27a8:	00050400 	andeq	r0, r5, r0, lsl #8
    27ac:	91001200 	mrsls	r1, R8_usr
    27b0:	94067d90 	strls	r7, [r6], #-3472	; 0xfffff270
    27b4:	1aff0801 	bne	fffc47c0 <IRQ_STACK_BASE+0xbbfc47c0>
    27b8:	067d8891 			; <UNDEFINED> instruction: 0x067d8891
    27bc:	1f2e301a 	svcne	0x002e301a
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27c4:	00000000 	andeq	r0, r0, r0
    27c8:	00027800 	andeq	r7, r2, r0, lsl #16
    27cc:	0002ec00 	andeq	lr, r2, r0, lsl #24
    27d0:	59000100 	stmdbpl	r0, {r8}
    27d4:	000002ec 	andeq	r0, r0, ip, ror #5
    27d8:	00000348 	andeq	r0, r0, r8, asr #6
    27dc:	01790003 	cmneq	r9, r3
    27e0:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    27e4:	0004cc00 	andeq	ip, r4, r0, lsl #24
    27e8:	79000300 	stmdbvc	r0, {r8, r9}
    27ec:	04cc9f02 	strbeq	r9, [ip], #3842	; 0xf02
    27f0:	05040000 	streq	r0, [r4, #-0]
    27f4:	00030000 	andeq	r0, r3, r0
    27f8:	009f7f79 	addseq	r7, pc, r9, ror pc	; <UNPREDICTABLE>
    27fc:	00000000 	andeq	r0, r0, r0
    2800:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2804:	b0000002 	andlt	r0, r0, r2
    2808:	03000002 	movweq	r0, #2
    280c:	9f687600 	svcls	0x00687600
    2810:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    2814:	000002cc 	andeq	r0, r0, ip, asr #5
    2818:	69760003 	ldmdbvs	r6!, {r0, r1}^
    281c:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2820:	0002ec00 	andeq	lr, r2, r0, lsl #24
    2824:	76000300 	strvc	r0, [r0], -r0, lsl #6
    2828:	02ec9f6a 	rsceq	r9, ip, #424	; 0x1a8
    282c:	030c0000 	movweq	r0, #49152	; 0xc000
    2830:	00030000 	andeq	r0, r3, r0
    2834:	0c9f6876 	ldceq	8, cr6, [pc], {118}	; 0x76
    2838:	28000003 	stmdacs	r0, {r0, r1}
    283c:	03000003 	movweq	r0, #3
    2840:	9f697600 	svcls	0x00697600
    2844:	00000328 	andeq	r0, r0, r8, lsr #6
    2848:	00000348 	andeq	r0, r0, r8, asr #6
    284c:	6a760003 	bvs	1d82860 <STACK_SIZE+0x1582860>
    2850:	0003489f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2854:	00037000 	andeq	r7, r3, r0
    2858:	76000300 	strvc	r0, [r0], -r0, lsl #6
    285c:	03709f68 	cmneq	r0, #104, 30	; 0x1a0
    2860:	03900000 	orrseq	r0, r0, #0
    2864:	00030000 	andeq	r0, r3, r0
    2868:	909f6976 	addsls	r6, pc, r6, ror r9	; <UNPREDICTABLE>
    286c:	78000003 	stmdavc	r0, {r0, r1}
    2870:	03000004 	movweq	r0, #4
    2874:	9f6a7600 	svcls	0x006a7600
    2878:	00000478 	andeq	r0, r0, r8, ror r4
    287c:	00000504 	andeq	r0, r0, r4, lsl #10
    2880:	67760003 	ldrbvs	r0, [r6, -r3]!
    2884:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2888:	00000000 	andeq	r0, r0, r0
    288c:	0003b800 	andeq	fp, r3, r0, lsl #16
    2890:	00050400 	andeq	r0, r5, r0, lsl #8
    2894:	53000100 	movwpl	r0, #256	; 0x100
	...
    28a0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    28a4:	0000040c 	andeq	r0, r0, ip, lsl #8
    28a8:	0c590001 	mrrceq	0, 0, r0, r9, cr1
    28ac:	60000004 	andvs	r0, r0, r4
    28b0:	03000004 	movweq	r0, #4
    28b4:	9f017900 	svcls	0x00017900
    28b8:	00000460 	andeq	r0, r0, r0, ror #8
    28bc:	000004cc 	andeq	r0, r0, ip, asr #9
    28c0:	02790003 	rsbseq	r0, r9, #3
    28c4:	0004cc9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
    28c8:	00050400 	andeq	r0, r5, r0, lsl #8
    28cc:	79000300 	stmdbvc	r0, {r8, r9}
    28d0:	00009f7f 	andeq	r9, r0, pc, ror pc
    28d4:	00000000 	andeq	r0, r0, r0
    28d8:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
    28dc:	03d40000 	bicseq	r0, r4, #0
    28e0:	00010000 	andeq	r0, r1, r0
    28e4:	0003d456 	andeq	sp, r3, r6, asr r4
    28e8:	0003f000 	andeq	pc, r3, r0
    28ec:	76000300 	strvc	r0, [r0], -r0, lsl #6
    28f0:	03f09f01 	mvnseq	r9, #1, 30
    28f4:	040c0000 	streq	r0, [ip], #-0
    28f8:	00030000 	andeq	r0, r3, r0
    28fc:	0c9f0276 	lfmeq	f0, 4, [pc], {118}	; 0x76
    2900:	28000004 	stmdacs	r0, {r2}
    2904:	01000004 	tsteq	r0, r4
    2908:	04285600 	strteq	r5, [r8], #-1536	; 0xfffffa00
    290c:	04440000 	strbeq	r0, [r4], #-0
    2910:	00030000 	andeq	r0, r3, r0
    2914:	449f0176 	ldrmi	r0, [pc], #374	; 291c <ABORT_STACK_SIZE+0x251c>
    2918:	60000004 	andvs	r0, r0, r4
    291c:	03000004 	movweq	r0, #4
    2920:	9f027600 	svcls	0x00027600
    2924:	00000460 	andeq	r0, r0, r0, ror #8
    2928:	00000478 	andeq	r0, r0, r8, ror r4
    292c:	78560001 	ldmdavc	r6, {r0}^
    2930:	80000004 	andhi	r0, r0, r4
    2934:	03000004 	movweq	r0, #4
    2938:	9f7d7600 	svcls	0x007d7600
	...
    2944:	0000050c 	andeq	r0, r0, ip, lsl #10
    2948:	00000700 	andeq	r0, r0, r0, lsl #14
    294c:	9f300002 	svcls	0x00300002
	...
    2958:	0000050c 	andeq	r0, r0, ip, lsl #10
    295c:	00000700 	andeq	r0, r0, r0, lsl #14
    2960:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
    2964:	00009fff 	strdeq	r9, [r0], -pc	; <UNPREDICTABLE>
    2968:	00000000 	andeq	r0, r0, r0
    296c:	050c0000 	streq	r0, [ip, #-0]
    2970:	07000000 	streq	r0, [r0, -r0]
    2974:	00020000 	andeq	r0, r2, r0
    2978:	00009f33 	andeq	r9, r0, r3, lsr pc
    297c:	00000000 	andeq	r0, r0, r0
    2980:	050c0000 	streq	r0, [ip, #-0]
    2984:	052c0000 	streq	r0, [ip, #-0]!
    2988:	00010000 	andeq	r0, r1, r0
    298c:	00000055 	andeq	r0, r0, r5, asr r0
    2990:	00000000 	andeq	r0, r0, r0
    2994:	00050c00 	andeq	r0, r5, r0, lsl #24
    2998:	0006fc00 	andeq	pc, r6, r0, lsl #24
    299c:	91000300 	mrsls	r0, LR_irq
    29a0:	06fc7d8c 	ldrbteq	r7, [ip], ip, lsl #27
    29a4:	07000000 	streq	r0, [r0, -r0]
    29a8:	00070000 	andeq	r0, r7, r0
    29ac:	067ce891 			; <UNDEFINED> instruction: 0x067ce891
    29b0:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
    29b4:	00000000 	andeq	r0, r0, r0
    29b8:	3c000000 	stccc	0, cr0, [r0], {-0}
    29bc:	00000005 	andeq	r0, r0, r5
    29c0:	02000007 	andeq	r0, r0, #7
    29c4:	009f3000 	addseq	r3, pc, r0
    29c8:	00000000 	andeq	r0, r0, r0
    29cc:	84000000 	strhi	r0, [r0], #-0
    29d0:	ac000005 	stcge	0, cr0, [r0], {5}
    29d4:	0b000005 	bleq	29f0 <ABORT_STACK_SIZE+0x25f0>
    29d8:	7d909100 	ldfvcd	f1, [r0]
    29dc:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    29e0:	9f4b231c 	svcls	0x004b231c
    29e4:	000006d8 	ldrdeq	r0, [r0], -r8
    29e8:	00000700 	andeq	r0, r0, r0, lsl #14
    29ec:	9091000b 	addsls	r0, r1, fp
    29f0:	9101947d 	tstls	r1, sp, ror r4
    29f4:	4b231c7c 	blmi	8c9bec <STACK_SIZE+0xc9bec>
    29f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29fc:	00000000 	andeq	r0, r0, r0
    2a00:	00058400 	andeq	r8, r5, r0, lsl #8
    2a04:	0005b000 	andeq	fp, r5, r0
    2a08:	30000200 	andcc	r0, r0, r0, lsl #4
    2a0c:	0005b09f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
    2a10:	0005b800 	andeq	fp, r5, r0, lsl #16
    2a14:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2a18:	1c7c9100 	ldfnep	f1, [ip], #-0
    2a1c:	b89f5523 	ldmlt	pc, {r0, r1, r5, r8, sl, ip, lr}	; <UNPREDICTABLE>
    2a20:	d4000005 	strle	r0, [r0], #-5
    2a24:	08000006 	stmdaeq	r0, {r1, r2}
    2a28:	91007600 	tstls	r0, r0, lsl #12
    2a2c:	54231c7c 	strtpl	r1, [r3], #-3196	; 0xfffff384
    2a30:	0006d49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2a34:	00070000 	andeq	r0, r7, r0
    2a38:	76000800 	strvc	r0, [r0], -r0, lsl #16
    2a3c:	1c7c9100 	ldfnep	f1, [ip], #-0
    2a40:	009f5523 	addseq	r5, pc, r3, lsr #10
    2a44:	00000000 	andeq	r0, r0, r0
    2a48:	dc000000 	stcle	0, cr0, [r0], {-0}
    2a4c:	20000005 	andcs	r0, r0, r5
    2a50:	02000006 	andeq	r0, r0, #6
    2a54:	209f3000 	addscs	r3, pc, r0
    2a58:	74000006 	strvc	r0, [r0], #-6
    2a5c:	02000006 	andeq	r0, r0, #6
    2a60:	749f3100 	ldrvc	r3, [pc], #256	; 2a68 <ABORT_STACK_SIZE+0x2668>
    2a64:	d4000006 	strle	r0, [r0], #-6
    2a68:	02000006 	andeq	r0, r0, #6
    2a6c:	d49f3200 	ldrle	r3, [pc], #512	; 2a74 <ABORT_STACK_SIZE+0x2674>
    2a70:	00000006 	andeq	r0, r0, r6
    2a74:	02000007 	andeq	r0, r0, #7
    2a78:	009f3300 	addseq	r3, pc, r0, lsl #6
    2a7c:	00000000 	andeq	r0, r0, r0
    2a80:	dc000000 	stcle	0, cr0, [r0], {-0}
    2a84:	e8000005 	stmda	r0, {r0, r2}
    2a88:	02000005 	andeq	r0, r0, #5
    2a8c:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
    2a90:	04000005 	streq	r0, [r0], #-5
    2a94:	02000006 	andeq	r0, r0, #6
    2a98:	049f3100 	ldreq	r3, [pc], #256	; 2aa0 <ABORT_STACK_SIZE+0x26a0>
    2a9c:	20000006 	andcs	r0, r0, r6
    2aa0:	02000006 	andeq	r0, r0, #6
    2aa4:	209f3200 	addscs	r3, pc, r0, lsl #4
    2aa8:	3c000006 	stccc	0, cr0, [r0], {6}
    2aac:	02000006 	andeq	r0, r0, #6
    2ab0:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    2ab4:	58000006 	stmdapl	r0, {r1, r2}
    2ab8:	02000006 	andeq	r0, r0, #6
    2abc:	589f3100 	ldmpl	pc, {r8, ip, sp}	; <UNPREDICTABLE>
    2ac0:	74000006 	strvc	r0, [r0], #-6
    2ac4:	02000006 	andeq	r0, r0, #6
    2ac8:	749f3200 	ldrvc	r3, [pc], #512	; 2ad0 <ABORT_STACK_SIZE+0x26d0>
    2acc:	94000006 	strls	r0, [r0], #-6
    2ad0:	02000006 	andeq	r0, r0, #6
    2ad4:	949f3000 	ldrls	r3, [pc], #0	; 2adc <ABORT_STACK_SIZE+0x26dc>
    2ad8:	b4000006 	strlt	r0, [r0], #-6
    2adc:	02000006 	andeq	r0, r0, #6
    2ae0:	b49f3100 	ldrlt	r3, [pc], #256	; 2ae8 <ABORT_STACK_SIZE+0x26e8>
    2ae4:	d4000006 	strle	r0, [r0], #-6
    2ae8:	02000006 	andeq	r0, r0, #6
    2aec:	d49f3200 	ldrle	r3, [pc], #512	; 2af4 <ABORT_STACK_SIZE+0x26f4>
    2af0:	00000006 	andeq	r0, r0, r6
    2af4:	02000007 	andeq	r0, r0, #7
    2af8:	009f3300 	addseq	r3, pc, r0, lsl #6
    2afc:	00000000 	andeq	r0, r0, r0
    2b00:	dc000000 	stcle	0, cr0, [r0], {-0}
    2b04:	00000005 	andeq	r0, r0, r5
    2b08:	01000007 	tsteq	r0, r7
    2b0c:	00005300 	andeq	r5, r0, r0, lsl #6
    2b10:	00000000 	andeq	r0, r0, r0
    2b14:	05dc0000 	ldrbeq	r0, [ip]
    2b18:	06200000 	strteq	r0, [r0], -r0
    2b1c:	00030000 	andeq	r0, r3, r0
    2b20:	209f7f7c 	addscs	r7, pc, ip, ror pc	; <UNPREDICTABLE>
    2b24:	74000006 	strvc	r0, [r0], #-6
    2b28:	01000006 	tsteq	r0, r6
    2b2c:	06745c00 	ldrbteq	r5, [r4], -r0, lsl #24
    2b30:	06e00000 	strbteq	r0, [r0], r0
    2b34:	00030000 	andeq	r0, r3, r0
    2b38:	e09f017c 	adds	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    2b3c:	e4000006 	str	r0, [r0], #-6
    2b40:	03000006 	movweq	r0, #6
    2b44:	9f027500 	svcls	0x00027500
    2b48:	000006e4 	andeq	r0, r0, r4, ror #13
    2b4c:	00000700 	andeq	r0, r0, r0, lsl #14
    2b50:	7e7c0003 	cdpvc	0, 7, cr0, cr12, cr3, {0}
    2b54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b58:	00000000 	andeq	r0, r0, r0
    2b5c:	0005dc00 	andeq	sp, r5, r0, lsl #24
    2b60:	0005e800 	andeq	lr, r5, r0, lsl #16
    2b64:	50000100 	andpl	r0, r0, r0, lsl #2
    2b68:	000005e8 	andeq	r0, r0, r8, ror #11
    2b6c:	00000604 	andeq	r0, r0, r4, lsl #12
    2b70:	01700003 	cmneq	r0, r3
    2b74:	0006049f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
    2b78:	00062000 	andeq	r2, r6, r0
    2b7c:	70000300 	andvc	r0, r0, r0, lsl #6
    2b80:	06209f02 	strteq	r9, [r0], -r2, lsl #30
    2b84:	063c0000 	ldrteq	r0, [ip], -r0
    2b88:	00010000 	andeq	r0, r1, r0
    2b8c:	00063c50 	andeq	r3, r6, r0, asr ip
    2b90:	00065800 	andeq	r5, r6, r0, lsl #16
    2b94:	70000300 	andvc	r0, r0, r0, lsl #6
    2b98:	06589f01 	ldrbeq	r9, [r8], -r1, lsl #30
    2b9c:	06740000 	ldrbteq	r0, [r4], -r0
    2ba0:	00030000 	andeq	r0, r3, r0
    2ba4:	749f0270 	ldrvc	r0, [pc], #624	; 2bac <ABORT_STACK_SIZE+0x27ac>
    2ba8:	8c000006 	stchi	0, cr0, [r0], {6}
    2bac:	01000006 	tsteq	r0, r6
    2bb0:	068c5000 	streq	r5, [ip], r0
    2bb4:	06940000 	ldreq	r0, [r4], r0
    2bb8:	00030000 	andeq	r0, r3, r0
    2bbc:	009f7d70 	addseq	r7, pc, r0, ror sp	; <UNPREDICTABLE>
    2bc0:	00000000 	andeq	r0, r0, r0
    2bc4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    2bc8:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    2bcc:	0100000a 	tsteq	r0, sl
    2bd0:	0af85000 	beq	ffe16bd8 <IRQ_STACK_BASE+0xbbe16bd8>
    2bd4:	0b380000 	bleq	e02bdc <STACK_SIZE+0x602bdc>
    2bd8:	00060000 	andeq	r0, r6, r0
    2bdc:	bfffc07a 	svclt	0x00ffc07a
    2be0:	0b389f5c 	bleq	e2a958 <STACK_SIZE+0x62a958>
    2be4:	0b3c0000 	bleq	f02bec <STACK_SIZE+0x702bec>
    2be8:	00040000 	andeq	r0, r4, r0
    2bec:	9f5001f3 	svcls	0x005001f3
    2bf0:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2bf4:	00000b58 	andeq	r0, r0, r8, asr fp
    2bf8:	58500001 	ldmdapl	r0, {r0}^
    2bfc:	7400000b 	strvc	r0, [r0], #-11
    2c00:	0600000b 	streq	r0, [r0], -fp
    2c04:	ffc07a00 			; <UNDEFINED> instruction: 0xffc07a00
    2c08:	009f5cbf 			; <UNDEFINED> instruction: 0x009f5cbf
    2c0c:	00000000 	andeq	r0, r0, r0
    2c10:	60000000 	andvs	r0, r0, r0
    2c14:	0800000a 	stmdaeq	r0, {r1, r3}
    2c18:	0100000b 	tsteq	r0, fp
    2c1c:	0b3c5900 	bleq	f19024 <STACK_SIZE+0x719024>
    2c20:	0b6c0000 	bleq	1b02c28 <STACK_SIZE+0x1302c28>
    2c24:	00010000 	andeq	r0, r1, r0
    2c28:	00000059 	andeq	r0, r0, r9, asr r0
    2c2c:	00000000 	andeq	r0, r0, r0
    2c30:	000a6000 	andeq	r6, sl, r0
    2c34:	000a6400 	andeq	r6, sl, r0, lsl #8
    2c38:	91000200 	mrsls	r0, R8_usr
    2c3c:	00000054 	andeq	r0, r0, r4, asr r0
    2c40:	00000000 	andeq	r0, r0, r0
    2c44:	000a6800 	andeq	r6, sl, r0, lsl #16
    2c48:	000ae000 	andeq	lr, sl, r0
    2c4c:	5c000100 	stfpls	f0, [r0], {-0}
    2c50:	00000b3c 	andeq	r0, r0, ip, lsr fp
    2c54:	00000b58 	andeq	r0, r0, r8, asr fp
    2c58:	005c0001 	subseq	r0, ip, r1
    2c5c:	00000000 	andeq	r0, r0, r0
    2c60:	74000000 	strvc	r0, [r0], #-0
    2c64:	9400000b 	strls	r0, [r0], #-11
    2c68:	0100000b 	tsteq	r0, fp
    2c6c:	0b945100 	bleq	fe517074 <IRQ_STACK_BASE+0xba517074>
    2c70:	0ba40000 	bleq	fe902c78 <IRQ_STACK_BASE+0xba902c78>
    2c74:	00040000 	andeq	r0, r4, r0
    2c78:	9f5101f3 	svcls	0x005101f3
	...
    2c84:	00000ba4 	andeq	r0, r0, r4, lsr #23
    2c88:	00000bc8 	andeq	r0, r0, r8, asr #23
    2c8c:	c8500001 	ldmdagt	r0, {r0}^
    2c90:	cc00000b 	stcgt	0, cr0, [r0], {11}
    2c94:	0400000b 	streq	r0, [r0], #-11
    2c98:	5001f300 	andpl	pc, r1, r0, lsl #6
    2c9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ca0:	00000000 	andeq	r0, r0, r0
    2ca4:	000ba400 	andeq	sl, fp, r0, lsl #8
    2ca8:	000bc000 	andeq	ip, fp, r0
    2cac:	51000100 	mrspl	r0, (UNDEF: 16)
    2cb0:	00000bc0 	andeq	r0, r0, r0, asr #23
    2cb4:	00000bcc 	andeq	r0, r0, ip, asr #23
    2cb8:	01f30004 	mvnseq	r0, r4
    2cbc:	00009f51 	andeq	r9, r0, r1, asr pc
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	0bcc0000 	bleq	ff302ccc <IRQ_STACK_BASE+0xbb302ccc>
    2cc8:	0be80000 	bleq	ffa02cd0 <IRQ_STACK_BASE+0xbba02cd0>
    2ccc:	00010000 	andeq	r0, r1, r0
    2cd0:	000be850 	andeq	lr, fp, r0, asr r8
    2cd4:	000bf000 	andeq	pc, fp, r0
    2cd8:	f3000400 	vshl.u8	d0, d0, d0
    2cdc:	009f5001 	addseq	r5, pc, r1
    2ce0:	00000000 	andeq	r0, r0, r0
    2ce4:	20000000 	andcs	r0, r0, r0
    2ce8:	3000000c 	andcc	r0, r0, ip
    2cec:	0200000c 	andeq	r0, r0, #12
    2cf0:	309f3000 	addscc	r3, pc, r0
    2cf4:	6000000c 	andvs	r0, r0, ip
    2cf8:	0100000c 	tsteq	r0, ip
    2cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    2d00:	00000000 	andeq	r0, r0, r0
    2d04:	0bf00000 	bleq	ffc02d0c <IRQ_STACK_BASE+0xbbc02d0c>
    2d08:	0c200000 	stceq	0, cr0, [r0], #-0
    2d0c:	00020000 	andeq	r0, r2, r0
    2d10:	0c209f30 	stceq	15, cr9, [r0], #-192	; 0xffffff40
    2d14:	0c700000 	ldcleq	0, cr0, [r0], #-0
    2d18:	00010000 	andeq	r0, r1, r0
    2d1c:	00000056 	andeq	r0, r0, r6, asr r0
    2d20:	00000000 	andeq	r0, r0, r0
    2d24:	000c3000 	andeq	r3, ip, r0
    2d28:	000c6000 	andeq	r6, ip, r0
    2d2c:	30000200 	andcc	r0, r0, r0, lsl #4
    2d30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d34:	00000000 	andeq	r0, r0, r0
    2d38:	000c3000 	andeq	r3, ip, r0
    2d3c:	000c3c00 	andeq	r3, ip, r0, lsl #24
    2d40:	53000100 	movwpl	r0, #256	; 0x100
    2d44:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2d48:	00000c60 	andeq	r0, r0, r0, ror #24
    2d4c:	7f730003 	svcvc	0x00730003
    2d50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d54:	00000000 	andeq	r0, r0, r0
    2d58:	000c7800 	andeq	r7, ip, r0, lsl #16
    2d5c:	000ca800 	andeq	sl, ip, r0, lsl #16
    2d60:	50000100 	andpl	r0, r0, r0, lsl #2
    2d64:	00000ca8 	andeq	r0, r0, r8, lsr #25
    2d68:	00000d00 	andeq	r0, r0, r0, lsl #26
    2d6c:	01f30004 	mvnseq	r0, r4
    2d70:	00009f50 	andeq	r9, r0, r0, asr pc
    2d74:	00000000 	andeq	r0, r0, r0
    2d78:	0ca80000 	stceq	0, cr0, [r8]
    2d7c:	0cb80000 	ldceq	0, cr0, [r8]
    2d80:	00020000 	andeq	r0, r2, r0
    2d84:	0cb89f30 	ldceq	15, cr9, [r8], #192	; 0xc0
    2d88:	0ce80000 	stcleq	0, cr0, [r8]
    2d8c:	00010000 	andeq	r0, r1, r0
    2d90:	00000053 	andeq	r0, r0, r3, asr r0
    2d94:	00000000 	andeq	r0, r0, r0
    2d98:	000c7800 	andeq	r7, ip, r0, lsl #16
    2d9c:	000ca800 	andeq	sl, ip, r0, lsl #16
    2da0:	30000200 	andcc	r0, r0, r0, lsl #4
    2da4:	000ca89f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
    2da8:	000cf800 	andeq	pc, ip, r0, lsl #16
    2dac:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2db8:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2dbc:	00000cc4 	andeq	r0, r0, r4, asr #25
    2dc0:	c4530001 	ldrbgt	r0, [r3], #-1
    2dc4:	e800000c 	stmda	r0, {r2, r3}
    2dc8:	0300000c 	movweq	r0, #12
    2dcc:	9f7f7300 	svcls	0x007f7300
	...
    2dd8:	00000d14 	andeq	r0, r0, r4, lsl sp
    2ddc:	00000d44 	andeq	r0, r0, r4, asr #26
    2de0:	44510001 	ldrbmi	r0, [r1], #-1
    2de4:	b800000d 	stmdalt	r0, {r0, r2, r3}
    2de8:	0200000d 	andeq	r0, r0, #13
    2dec:	00549100 	subseq	r9, r4, r0, lsl #2
    2df0:	00000000 	andeq	r0, r0, r0
    2df4:	14000000 	strne	r0, [r0], #-0
    2df8:	4400000d 	strmi	r0, [r0], #-13
    2dfc:	0100000d 	tsteq	r0, sp
    2e00:	0d445200 	sfmeq	f5, 2, [r4, #-0]
    2e04:	0db80000 	ldceq	0, cr0, [r8]
    2e08:	00040000 	andeq	r0, r4, r0
    2e0c:	9f5201f3 	svcls	0x005201f3
	...
    2e18:	00000d2c 	andeq	r0, r0, ip, lsr #26
    2e1c:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    2e20:	00570001 	subseq	r0, r7, r1
    2e24:	00000000 	andeq	r0, r0, r0
    2e28:	2c000000 	stccs	0, cr0, [r0], {-0}
    2e2c:	b400000d 	strlt	r0, [r0], #-13
    2e30:	0100000d 	tsteq	r0, sp
    2e34:	00005a00 	andeq	r5, r0, r0, lsl #20
    2e38:	00000000 	andeq	r0, r0, r0
    2e3c:	0d440000 	stcleq	0, cr0, [r4, #-0]
    2e40:	0d600000 	stcleq	0, cr0, [r0, #-0]
    2e44:	00020000 	andeq	r0, r2, r0
    2e48:	0d609f30 	stcleq	15, cr9, [r0, #-192]!	; 0xffffff40
    2e4c:	0d980000 	ldceq	0, cr0, [r8]
    2e50:	00010000 	andeq	r0, r1, r0
    2e54:	00000053 	andeq	r0, r0, r3, asr r0
    2e58:	00000000 	andeq	r0, r0, r0
    2e5c:	000d2c00 	andeq	r2, sp, r0, lsl #24
    2e60:	000d4400 	andeq	r4, sp, r0, lsl #8
    2e64:	30000200 	andcc	r0, r0, r0, lsl #4
    2e68:	000d449f 	muleq	sp, pc, r4	; <UNPREDICTABLE>
    2e6c:	000dac00 	andeq	sl, sp, r0, lsl #24
    2e70:	59000100 	stmdbpl	r0, {r8}
	...
    2e7c:	00000d6c 	andeq	r0, r0, ip, ror #26
    2e80:	00000d78 	andeq	r0, r0, r8, ror sp
    2e84:	04710002 	ldrbteq	r0, [r1], #-2
    2e88:	00000d78 	andeq	r0, r0, r8, ror sp
    2e8c:	00000d90 	muleq	r0, r0, sp
    2e90:	02710002 	rsbseq	r0, r1, #2
    2e94:	00000d90 	muleq	r0, r0, sp
    2e98:	00000d98 	muleq	r0, r8, sp
    2e9c:	00540001 	subseq	r0, r4, r1
    2ea0:	00000000 	andeq	r0, r0, r0
    2ea4:	6c000000 	stcvs	0, cr0, [r0], {-0}
    2ea8:	8400000d 	strhi	r0, [r0], #-13
    2eac:	0100000d 	tsteq	r0, sp
    2eb0:	0d845500 	cfstr32eq	mvfx5, [r4]
    2eb4:	0d980000 	ldceq	0, cr0, [r8]
    2eb8:	00080000 	andeq	r0, r8, r0
    2ebc:	00730070 	rsbseq	r0, r3, r0, ror r0
    2ec0:	9f1c3122 	svcls	0x001c3122
	...
    2ecc:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    2ed0:	00000de4 	andeq	r0, r0, r4, ror #27
    2ed4:	e4510001 	ldrb	r0, [r1], #-1
    2ed8:	4400000d 	strmi	r0, [r0], #-13
    2edc:	0400000e 	streq	r0, [r0], #-14
    2ee0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ee8:	00000000 	andeq	r0, r0, r0
    2eec:	000db800 	andeq	fp, sp, r0, lsl #16
    2ef0:	000de400 	andeq	lr, sp, r0, lsl #8
    2ef4:	52000100 	andpl	r0, r0, #0, 2
    2ef8:	00000de4 	andeq	r0, r0, r4, ror #27
    2efc:	00000e44 	andeq	r0, r0, r4, asr #28
    2f00:	01f30004 	mvnseq	r0, r4
    2f04:	00009f52 	andeq	r9, r0, r2, asr pc
    2f08:	00000000 	andeq	r0, r0, r0
    2f0c:	0db80000 	ldceq	0, cr0, [r8]
    2f10:	0de40000 	stcleq	0, cr0, [r4]
    2f14:	00010000 	andeq	r0, r1, r0
    2f18:	000de453 	andeq	lr, sp, r3, asr r4
    2f1c:	000e4400 	andeq	r4, lr, r0, lsl #8
    2f20:	f3000400 	vshl.u8	d0, d0, d0
    2f24:	009f5301 	addseq	r5, pc, r1, lsl #6
    2f28:	00000000 	andeq	r0, r0, r0
    2f2c:	e4000000 	str	r0, [r0], #-0
    2f30:	f800000d 			; <UNDEFINED> instruction: 0xf800000d
    2f34:	0200000d 	andeq	r0, r0, #13
    2f38:	009f3000 	addseq	r3, pc, r0
    2f3c:	00000000 	andeq	r0, r0, r0
    2f40:	c4000000 	strgt	r0, [r0], #-0
    2f44:	e400000d 	str	r0, [r0], #-13
    2f48:	0200000d 	andeq	r0, r0, #13
    2f4c:	e49f3000 	ldr	r3, [pc], #0	; 2f54 <ABORT_STACK_SIZE+0x2b54>
    2f50:	2800000d 	stmdacs	r0, {r0, r2, r3}
    2f54:	0700000e 	streq	r0, [r0, -lr]
    2f58:	f3007100 	vrhadd.u8	d7, d0, d0
    2f5c:	9f1c5101 	svcls	0x001c5101
    2f60:	00000e28 	andeq	r0, r0, r8, lsr #28
    2f64:	00000e2c 	andeq	r0, r0, ip, lsr #28
    2f68:	00710009 	rsbseq	r0, r1, r9
    2f6c:	1c5101f3 	ldfnee	f0, [r1], {243}	; 0xf3
    2f70:	2c9f0123 	ldfcss	f0, [pc], {35}	; 0x23
    2f74:	3800000e 	stmdacc	r0, {r1, r2, r3}
    2f78:	0700000e 	streq	r0, [r0, -lr]
    2f7c:	f3007100 	vrhadd.u8	d7, d0, d0
    2f80:	9f1c5101 	svcls	0x001c5101
	...
    2f8c:	00000e00 	andeq	r0, r0, r0, lsl #28
    2f90:	00000e20 	andeq	r0, r0, r0, lsr #28
    2f94:	00740002 	rsbseq	r0, r4, r2
    2f98:	00000e20 	andeq	r0, r0, r0, lsr #28
    2f9c:	00000e28 	andeq	r0, r0, r8, lsr #28
    2fa0:	00560001 	subseq	r0, r6, r1
	...
    2fac:	2800000e 	stmdacs	r0, {r1, r2, r3}
    2fb0:	0100000e 	tsteq	r0, lr
    2fb4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fb8:	00000000 	andeq	r0, r0, r0
    2fbc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2fc0:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2fc4:	00010000 	andeq	r0, r1, r0
    2fc8:	000e1452 	andeq	r1, lr, r2, asr r4
    2fcc:	000e2800 	andeq	r2, lr, r0, lsl #16
    2fd0:	72000300 	andvc	r0, r0, #0, 6
    2fd4:	00009f7f 	andeq	r9, r0, pc, ror pc
    2fd8:	00000000 	andeq	r0, r0, r0
    2fdc:	0ea00000 	cdpeq	0, 10, cr0, cr0, cr0, {0}
    2fe0:	0eb40000 	cdpeq	0, 11, cr0, cr4, cr0, {0}
    2fe4:	00060000 	andeq	r0, r6, r0
    2fe8:	51049350 	tstpl	r4, r0, asr r3
    2fec:	0eb40493 	mrceq	4, 5, r0, cr4, cr3, {4}
    2ff0:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    2ff4:	00050000 	andeq	r0, r5, r0
    2ff8:	93029090 	movwls	r9, #8336	; 0x2090
    2ffc:	00000008 	andeq	r0, r0, r8
    3000:	00000000 	andeq	r0, r0, r0
    3004:	000ee000 	andeq	lr, lr, r0
    3008:	000ef800 	andeq	pc, lr, r0, lsl #16
    300c:	50000100 	andpl	r0, r0, r0, lsl #2
    3010:	00000ef8 	strdeq	r0, [r0], -r8
    3014:	00001024 	andeq	r1, r0, r4, lsr #32
    3018:	00580001 	subseq	r0, r8, r1
    301c:	00000000 	andeq	r0, r0, r0
    3020:	e0000000 	and	r0, r0, r0
    3024:	2800000e 	stmdacs	r0, {r1, r2, r3}
    3028:	0100000f 	tsteq	r0, pc
    302c:	0f285100 	svceq	0x00285100
    3030:	10240000 	eorne	r0, r4, r0
    3034:	00020000 	andeq	r0, r2, r0
    3038:	0000487b 	andeq	r4, r0, fp, ror r8
    303c:	00000000 	andeq	r0, r0, r0
    3040:	0ee00000 	cdpeq	0, 14, cr0, cr0, cr0, {0}
    3044:	0f740000 	svceq	0x00740000
    3048:	00010000 	andeq	r0, r1, r0
    304c:	000f7452 	andeq	r7, pc, r2, asr r4	; <UNPREDICTABLE>
    3050:	000f7f00 	andeq	r7, pc, r0, lsl #30
    3054:	51000100 	mrspl	r0, (UNDEF: 16)
    3058:	00000f7f 	andeq	r0, r0, pc, ror pc
    305c:	00001024 	andeq	r1, r0, r4, lsr #32
    3060:	01f30004 	mvnseq	r0, r4
    3064:	00009f52 	andeq	r9, r0, r2, asr pc
    3068:	00000000 	andeq	r0, r0, r0
    306c:	0f900000 	svceq	0x00900000
    3070:	0fac0000 	svceq	0x00ac0000
    3074:	00020000 	andeq	r0, r2, r0
    3078:	0fac9f30 	svceq	0x00ac9f30
    307c:	0fbc0000 	svceq	0x00bc0000
    3080:	00010000 	andeq	r0, r1, r0
    3084:	000fbc52 	andeq	fp, pc, r2, asr ip	; <UNPREDICTABLE>
    3088:	000ff800 	andeq	pc, pc, r0, lsl #16
    308c:	72000300 	andvc	r0, r0, #0, 6
    3090:	0ff89f7f 	svceq	0x00f89f7f
    3094:	100c0000 	andne	r0, ip, r0
    3098:	00010000 	andeq	r0, r1, r0
    309c:	00000052 	andeq	r0, r0, r2, asr r0
    30a0:	00000000 	andeq	r0, r0, r0
    30a4:	000f8000 	andeq	r8, pc, r0
    30a8:	000f8400 	andeq	r8, pc, r0, lsl #8
    30ac:	7a000300 	bvc	3cb4 <ABORT_STACK_SIZE+0x38b4>
    30b0:	0f849f7f 	svceq	0x00849f7f
    30b4:	10140000 	andsne	r0, r4, r0
    30b8:	00010000 	andeq	r0, r1, r0
    30bc:	0010145a 	andseq	r1, r0, sl, asr r4
    30c0:	00101800 	andseq	r1, r0, r0, lsl #16
    30c4:	7a000300 	bvc	3ccc <ABORT_STACK_SIZE+0x38cc>
    30c8:	00009f01 	andeq	r9, r0, r1, lsl #30
    30cc:	00000000 	andeq	r0, r0, r0
    30d0:	0fac0000 	svceq	0x00ac0000
    30d4:	0fcc0000 	svceq	0x00cc0000
    30d8:	00240000 	eoreq	r0, r4, r0
    30dc:	01940173 	orrseq	r0, r4, r3, ror r1
    30e0:	081afc09 	ldmdaeq	sl, {r0, r3, sl, fp, ip, sp, lr, pc}
    30e4:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xfffff501
    30e8:	01940073 	orrseq	r0, r4, r3, ror r0
    30ec:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    30f0:	0273221a 	rsbseq	r2, r3, #-1610612735	; 0xa0000001
    30f4:	f8090194 			; <UNDEFINED> instruction: 0xf8090194
    30f8:	1aff081a 	bne	fffc5168 <IRQ_STACK_BASE+0xbbfc5168>
    30fc:	9f222438 	svcls	0x00222438
    3100:	00000fcc 	andeq	r0, r0, ip, asr #31
    3104:	00000ffc 	strdeq	r0, [r0], -ip
    3108:	7e730024 	cdpvc	0, 7, cr0, cr3, cr4, {1}
    310c:	fc090194 	stc2	1, cr0, [r9], {148}	; 0x94
    3110:	1aff081a 	bne	fffc5180 <IRQ_STACK_BASE+0xbbfc5180>
    3114:	7d732433 	cfldrdvc	mvd2, [r3, #-204]!	; 0xffffff34
    3118:	25330194 	ldrcs	r0, [r3, #-404]!	; 0xfffffe6c
    311c:	221aff08 	andscs	pc, sl, #8, 30
    3120:	01947f73 	orrseq	r7, r4, r3, ror pc
    3124:	081af809 	ldmdaeq	sl, {r0, r3, fp, ip, sp, lr, pc}
    3128:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    312c:	00009f22 	andeq	r9, r0, r2, lsr #30
    3130:	00000000 	andeq	r0, r0, r0
    3134:	0efc0000 	cdpeq	0, 15, cr0, cr12, cr0, {0}
    3138:	0f600000 	svceq	0x00600000
    313c:	00030000 	andeq	r0, r3, r0
    3140:	609f0a72 	addsvs	r0, pc, r2, ror sl	; <UNPREDICTABLE>
    3144:	7400000f 	strvc	r0, [r0], #-15
    3148:	0300000f 	movweq	r0, #15
    314c:	9f167200 	svcls	0x00167200
    3150:	00000f74 	andeq	r0, r0, r4, ror pc
    3154:	00000f7f 	andeq	r0, r0, pc, ror pc
    3158:	16710003 	ldrbtne	r0, [r1], -r3
    315c:	000f7f9f 	muleq	pc, pc, pc	; <UNPREDICTABLE>
    3160:	00102400 	andseq	r2, r0, r0, lsl #8
    3164:	f3000600 	vmax.u8	d0, d0, d0
    3168:	16235201 	strtne	r5, [r3], -r1, lsl #4
    316c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3170:	00000000 	andeq	r0, r0, r0
    3174:	000f6000 	andeq	r6, pc, r0
    3178:	000fac00 	andeq	sl, pc, r0, lsl #24
    317c:	59000100 	stmdbpl	r0, {r8}
    3180:	00000fac 	andeq	r0, r0, ip, lsr #31
    3184:	00000fcc 	andeq	r0, r0, ip, asr #31
    3188:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
    318c:	f800000f 			; <UNDEFINED> instruction: 0xf800000f
    3190:	0300000f 	movweq	r0, #15
    3194:	9f7d7300 	svcls	0x007d7300
    3198:	00000ff8 	strdeq	r0, [r0], -r8
    319c:	0000100c 	andeq	r1, r0, ip
    31a0:	18530001 	ldmdane	r3, {r0}^
    31a4:	24000010 	strcs	r0, [r0], #-16
    31a8:	01000010 	tsteq	r0, r0, lsl r0
    31ac:	00005900 	andeq	r5, r0, r0, lsl #18
    31b0:	00000000 	andeq	r0, r0, r0
    31b4:	0f600000 	svceq	0x00600000
    31b8:	0f840000 	svceq	0x00840000
    31bc:	00010000 	andeq	r0, r1, r0
    31c0:	000f845a 	andeq	r8, pc, sl, asr r4	; <UNPREDICTABLE>
    31c4:	000f9000 	andeq	r9, pc, r0
    31c8:	7a000300 	bvc	3dd0 <ABORT_STACK_SIZE+0x39d0>
    31cc:	00009f01 	andeq	r9, r0, r1, lsl #30
    31d0:	00000000 	andeq	r0, r0, r0
    31d4:	0f7c0000 	svceq	0x007c0000
    31d8:	0f7f0000 	svceq	0x007f0000
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	000f7f5c 	andeq	r7, pc, ip, asr pc	; <UNPREDICTABLE>
    31e4:	00102400 	andseq	r2, r0, r0, lsl #8
    31e8:	7b000200 	blvc	39f0 <ABORT_STACK_SIZE+0x35f0>
    31ec:	00000050 	andeq	r0, r0, r0, asr r0
    31f0:	00000000 	andeq	r0, r0, r0
    31f4:	000ff800 	andeq	pc, pc, r0, lsl #16
    31f8:	00100c00 	andseq	r0, r0, r0, lsl #24
    31fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3208:	00001024 	andeq	r1, r0, r4, lsr #32
    320c:	00001058 	andeq	r1, r0, r8, asr r0
    3210:	58500001 	ldmdapl	r0, {r0}^
    3214:	ec000010 	stc	0, cr0, [r0], {16}
    3218:	03000013 	movweq	r0, #19
    321c:	7fac9100 	svcvc	0x00ac9100
	...
    3228:	00001024 	andeq	r1, r0, r4, lsr #32
    322c:	0000104c 	andeq	r1, r0, ip, asr #32
    3230:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    3234:	84000010 	strhi	r0, [r0], #-16
    3238:	01000011 	tsteq	r0, r1, lsl r0
    323c:	11845900 	orrne	r5, r4, r0, lsl #18
    3240:	131c0000 	tstne	ip, #0
    3244:	00040000 	andeq	r0, r4, r0
    3248:	9f5101f3 	svcls	0x005101f3
    324c:	0000131c 	andeq	r1, r0, ip, lsl r3
    3250:	000013ec 	andeq	r1, r0, ip, ror #7
    3254:	00590001 	subseq	r0, r9, r1
    3258:	00000000 	andeq	r0, r0, r0
    325c:	24000000 	strcs	r0, [r0], #-0
    3260:	70000010 	andvc	r0, r0, r0, lsl r0
    3264:	01000010 	tsteq	r0, r0, lsl r0
    3268:	10705200 	rsbsne	r5, r0, r0, lsl #4
    326c:	13ec0000 	mvnne	r0, #0
    3270:	00030000 	andeq	r0, r3, r0
    3274:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    3278:	00000000 	andeq	r0, r0, r0
    327c:	24000000 	strcs	r0, [r0], #-0
    3280:	8c000010 	stchi	0, cr0, [r0], {16}
    3284:	01000010 	tsteq	r0, r0, lsl r0
    3288:	108c5300 	addne	r5, ip, r0, lsl #6
    328c:	13ec0000 	mvnne	r0, #0
    3290:	00030000 	andeq	r0, r3, r0
    3294:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    3298:	00000000 	andeq	r0, r0, r0
    329c:	24000000 	strcs	r0, [r0], #-0
    32a0:	90000010 	andls	r0, r0, r0, lsl r0
    32a4:	02000010 	andeq	r0, r0, #16
    32a8:	90009100 	andls	r9, r0, r0, lsl #2
    32ac:	a0000010 	andge	r0, r0, r0, lsl r0
    32b0:	01000010 	tsteq	r0, r0, lsl r0
    32b4:	10a05300 	adcne	r5, r0, r0, lsl #6
    32b8:	10d40000 	sbcsne	r0, r4, r0
    32bc:	00120000 	andseq	r0, r2, r0
    32c0:	01940874 	orrseq	r0, r4, r4, ror r8
    32c4:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    32c8:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    32cc:	1aff0801 	bne	fffc52d8 <IRQ_STACK_BASE+0xbbfc52d8>
    32d0:	10d49f22 	sbcsne	r9, r4, r2, lsr #30
    32d4:	11840000 	orrne	r0, r4, r0
    32d8:	004e0000 	subeq	r0, lr, r0
    32dc:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    32e0:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    32e4:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    32e8:	01947891 			; <UNDEFINED> instruction: 0x01947891
    32ec:	221aff08 	andscs	pc, sl, #8, 30
    32f0:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    32f4:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    32f8:	224000e9 	subcs	r0, r0, #233	; 0xe9
    32fc:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3300:	9124381a 	teqls	r4, sl, lsl r8
    3304:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3308:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    330c:	911e5e08 	tstls	lr, r8, lsl #28
    3310:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3314:	0a221aff 	beq	889f18 <STACK_SIZE+0x89f18>
    3318:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    331c:	e9790324 	ldmdb	r9!, {r2, r5, r8, r9}^
    3320:	94224000 	strtls	r4, [r2], #-0
    3324:	1aff0801 	bne	fffc5330 <IRQ_STACK_BASE+0xbbfc5330>
    3328:	131c9f22 	tstne	ip, #34, 30	; 0x88
    332c:	13340000 	teqne	r4, #0
    3330:	00120000 	andseq	r0, r2, r0
    3334:	01940874 	orrseq	r0, r4, r4, ror r8
    3338:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    333c:	94097424 	strls	r7, [r9], #-1060	; 0xfffffbdc
    3340:	1aff0801 	bne	fffc534c <IRQ_STACK_BASE+0xbbfc534c>
    3344:	13349f22 	teqne	r4, #34, 30	; 0x88
    3348:	13ec0000 	mvnne	r0, #0
    334c:	004e0000 	subeq	r0, lr, r0
    3350:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3354:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3358:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    335c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3360:	221aff08 	andscs	pc, sl, #8, 30
    3364:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3368:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    336c:	224000e9 	subcs	r0, r0, #233	; 0xe9
    3370:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3374:	9124381a 	teqls	r4, sl, lsl r8
    3378:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    337c:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3380:	911e5e08 	tstls	lr, r8, lsl #28
    3384:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3388:	0a221aff 	beq	889f8c <STACK_SIZE+0x89f8c>
    338c:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3390:	e9790324 	ldmdb	r9!, {r2, r5, r8, r9}^
    3394:	94224000 	strtls	r4, [r2], #-0
    3398:	1aff0801 	bne	fffc53a4 <IRQ_STACK_BASE+0xbbfc53a4>
    339c:	00009f22 	andeq	r9, r0, r2, lsr #30
    33a0:	00000000 	andeq	r0, r0, r0
    33a4:	10800000 	addne	r0, r0, r0
    33a8:	10880000 	addne	r0, r8, r0
    33ac:	00100000 	andseq	r0, r0, r0
    33b0:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
    33b4:	00e97803 	rsceq	r7, r9, r3, lsl #16
    33b8:	01942240 	orrseq	r2, r4, r0, asr #4
    33bc:	9f1aff08 	svcls	0x001aff08
    33c0:	00001088 	andeq	r1, r0, r8, lsl #1
    33c4:	000010a4 	andeq	r1, r0, r4, lsr #1
    33c8:	78910026 	ldmvc	r1, {r1, r2, r5}
    33cc:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    33d0:	7825fc09 	stmdavc	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    33d4:	78911e00 	ldmvc	r1, {r9, sl, fp, ip}
    33d8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    33dc:	bf0a221a 	svclt	0x000a221a
    33e0:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    33e4:	00e97803 	rsceq	r7, r9, r3, lsl #16
    33e8:	01942240 	orrseq	r2, r4, r0, asr #4
    33ec:	9f1aff08 	svcls	0x001aff08
    33f0:	000010a4 	andeq	r1, r0, r4, lsr #1
    33f4:	000010b0 	strheq	r1, [r0], -r0
    33f8:	78910026 	ldmvc	r1, {r1, r2, r5}
    33fc:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3400:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3404:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3408:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    340c:	bf0a221a 	svclt	0x000a221a
    3410:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3414:	00e97803 	rsceq	r7, r9, r3, lsl #16
    3418:	01942240 	orrseq	r2, r4, r0, asr #4
    341c:	9f1aff08 	svcls	0x001aff08
    3420:	000010b0 	strheq	r1, [r0], -r0
    3424:	00001118 	andeq	r1, r0, r8, lsl r1
    3428:	18530001 	ldmdane	r3, {r0}^
    342c:	58000011 	stmdapl	r0, {r0, r4}
    3430:	5f000011 	svcpl	0x00000011
    3434:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3438:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    343c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3440:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3444:	1aff0801 	bne	fffc5450 <IRQ_STACK_BASE+0xbbfc5450>
    3448:	3bbf0a22 	blcc	fefc5cd8 <IRQ_STACK_BASE+0xbafc5cd8>
    344c:	0324311c 	teqeq	r4, #28, 2
    3450:	4000e978 	andmi	lr, r0, r8, ror r9
    3454:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3458:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    345c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3460:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3464:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3468:	01947891 			; <UNDEFINED> instruction: 0x01947891
    346c:	221aff08 	andscs	pc, sl, #8, 30
    3470:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3474:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    3478:	224000e9 	subcs	r0, r0, #233	; 0xe9
    347c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3480:	f509221a 			; <UNDEFINED> instruction: 0xf509221a
    3484:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3db0 <ABORT_STACK_SIZE+0x39b0>
    3488:	23220077 	teqcs	r2, #119	; 0x77
    348c:	01940aa0 	orrseq	r0, r4, r0, lsr #21
    3490:	9f1aff08 	svcls	0x001aff08
    3494:	00001158 	andeq	r1, r0, r8, asr r1
    3498:	00001184 	andeq	r1, r0, r4, lsl #3
    349c:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    34a0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    34a4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    34a8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    34ac:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    34b0:	bf0a221a 	svclt	0x000a221a
    34b4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    34b8:	00e97803 	rsceq	r7, r9, r3, lsl #16
    34bc:	01942240 	orrseq	r2, r4, r0, asr #4
    34c0:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    34c4:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    34c8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    34cc:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    34d0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    34d4:	1aff0801 	bne	fffc54e0 <IRQ_STACK_BASE+0xbbfc54e0>
    34d8:	3bbf0a22 	blcc	fefc5d68 <IRQ_STACK_BASE+0xbafc5d68>
    34dc:	0324311c 	teqeq	r4, #28, 2
    34e0:	4000e979 	andmi	lr, r0, r9, ror r9
    34e4:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    34e8:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    34ec:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    34f0:	2e800325 	cdpcs	3, 8, cr0, cr0, cr5, {1}
    34f4:	94224001 	strtls	r4, [r2], #-1
    34f8:	1aff0801 	bne	fffc5504 <IRQ_STACK_BASE+0xbbfc5504>
    34fc:	00131c9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    3500:	00139800 	andseq	r9, r3, r0, lsl #16
    3504:	53000100 	movwpl	r0, #256	; 0x100
    3508:	00001398 	muleq	r0, r8, r3
    350c:	000013ec 	andeq	r1, r0, ip, ror #7
    3510:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3514:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3518:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    351c:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3520:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3524:	bf0a221a 	svclt	0x000a221a
    3528:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    352c:	00e97803 	rsceq	r7, r9, r3, lsl #16
    3530:	01942240 	orrseq	r2, r4, r0, asr #4
    3534:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3538:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    353c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3540:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3544:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3548:	1aff0801 	bne	fffc5554 <IRQ_STACK_BASE+0xbbfc5554>
    354c:	3bbf0a22 	blcc	fefc5ddc <IRQ_STACK_BASE+0xbafc5ddc>
    3550:	0324311c 	teqeq	r4, #28, 2
    3554:	4000e979 	andmi	lr, r0, r9, ror r9
    3558:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    355c:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3560:	ff0924f5 			; <UNDEFINED> instruction: 0xff0924f5
    3564:	2e800325 	cdpcs	3, 8, cr0, cr0, cr5, {1}
    3568:	94224001 	strtls	r4, [r2], #-1
    356c:	1aff0801 	bne	fffc5578 <IRQ_STACK_BASE+0xbbfc5578>
    3570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3574:	00000000 	andeq	r0, r0, r0
    3578:	00108000 	andseq	r8, r0, r0
    357c:	00108800 	andseq	r8, r0, r0, lsl #16
    3580:	72001000 	andvc	r1, r0, #0
    3584:	03243100 	teqeq	r4, #0, 2
    3588:	4000e979 	andmi	lr, r0, r9, ror r9
    358c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3590:	889f1aff 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    3594:	a4000010 	strge	r0, [r0], #-16
    3598:	26000010 			; <UNDEFINED> instruction: 0x26000010
    359c:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    35a0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    35a4:	007825fc 	ldrshteq	r2, [r8], #-92	; 0xffffffa4
    35a8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    35ac:	1aff0801 	bne	fffc55b8 <IRQ_STACK_BASE+0xbbfc55b8>
    35b0:	3bbf0a22 	blcc	fefc5e40 <IRQ_STACK_BASE+0xbafc5e40>
    35b4:	0324311c 	teqeq	r4, #28, 2
    35b8:	4000e979 	andmi	lr, r0, r9, ror r9
    35bc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    35c0:	a49f1aff 	ldrge	r1, [pc], #2815	; 35c8 <ABORT_STACK_SIZE+0x31c8>
    35c4:	b4000010 	strlt	r0, [r0], #-16
    35c8:	26000010 			; <UNDEFINED> instruction: 0x26000010
    35cc:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    35d0:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    35d4:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    35d8:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    35dc:	1aff0801 	bne	fffc55e8 <IRQ_STACK_BASE+0xbbfc55e8>
    35e0:	3bbf0a22 	blcc	fefc5e70 <IRQ_STACK_BASE+0xbafc5e70>
    35e4:	0324311c 	teqeq	r4, #28, 2
    35e8:	4000e979 	andmi	lr, r0, r9, ror r9
    35ec:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    35f0:	b49f1aff 	ldrlt	r1, [pc], #2815	; 35f8 <ABORT_STACK_SIZE+0x31f8>
    35f4:	dc000010 	stcle	0, cr0, [r0], {16}
    35f8:	01000010 	tsteq	r0, r0, lsl r0
    35fc:	10dc5100 	sbcsne	r5, ip, r0, lsl #2
    3600:	11580000 	cmpne	r8, r0
    3604:	005f0000 	subseq	r0, pc, r0
    3608:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    360c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3610:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3614:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3618:	221aff08 	andscs	pc, sl, #8, 30
    361c:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3620:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    3624:	224000e9 	subcs	r0, r0, #233	; 0xe9
    3628:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    362c:	9124381a 	teqls	r4, sl, lsl r8
    3630:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3634:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3638:	911e5e08 	tstls	lr, r8, lsl #28
    363c:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3640:	0a221aff 	beq	88a244 <STACK_SIZE+0x8a244>
    3644:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3648:	e9790324 	ldmdb	r9!, {r2, r5, r8, r9}^
    364c:	94224000 	strtls	r4, [r2], #-0
    3650:	1aff0801 	bne	fffc565c <IRQ_STACK_BASE+0xbbfc565c>
    3654:	24fa0922 	ldrbtcs	r0, [sl], #2338	; 0x922
    3658:	7725ff09 	strvc	pc, [r5, -r9, lsl #30]!
    365c:	b8232200 	stmdalt	r3!, {r9, sp}
    3660:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    3664:	589f1aff 	ldmpl	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    3668:	84000011 	strhi	r0, [r0], #-17	; 0xffffffef
    366c:	5f000011 	svcpl	0x00000011
    3670:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3674:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3678:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    367c:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3680:	1aff0801 	bne	fffc568c <IRQ_STACK_BASE+0xbbfc568c>
    3684:	3bbf0a22 	blcc	fefc5f14 <IRQ_STACK_BASE+0xbafc5f14>
    3688:	0324311c 	teqeq	r4, #28, 2
    368c:	4000e978 	andmi	lr, r0, r8, ror r9
    3690:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3694:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3698:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    369c:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    36a0:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    36a4:	01947891 			; <UNDEFINED> instruction: 0x01947891
    36a8:	221aff08 	andscs	pc, sl, #8, 30
    36ac:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    36b0:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    36b4:	224000e9 	subcs	r0, r0, #233	; 0xe9
    36b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    36bc:	fa09221a 	blx	24bf2c <IRQ_STACK_SIZE+0x243f2c>
    36c0:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 3fec <ABORT_STACK_SIZE+0x3bec>
    36c4:	012e9803 	teqeq	lr, r3, lsl #16
    36c8:	01942240 	orrseq	r2, r4, r0, asr #4
    36cc:	9f1aff08 	svcls	0x001aff08
    36d0:	0000131c 	andeq	r1, r0, ip, lsl r3
    36d4:	0000134c 	andeq	r1, r0, ip, asr #6
    36d8:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
    36dc:	84000013 	strhi	r0, [r0], #-19	; 0xffffffed
    36e0:	5f000013 	svcpl	0x00000013
    36e4:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    36e8:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    36ec:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    36f0:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    36f4:	1aff0801 	bne	fffc5700 <IRQ_STACK_BASE+0xbbfc5700>
    36f8:	3bbf0a22 	blcc	fefc5f88 <IRQ_STACK_BASE+0xbafc5f88>
    36fc:	0324311c 	teqeq	r4, #28, 2
    3700:	4000e978 	andmi	lr, r0, r8, ror r9
    3704:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3708:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    370c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3710:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3714:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3718:	01947891 			; <UNDEFINED> instruction: 0x01947891
    371c:	221aff08 	andscs	pc, sl, #8, 30
    3720:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3724:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    3728:	224000e9 	subcs	r0, r0, #233	; 0xe9
    372c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3730:	fa09221a 	blx	24bfa0 <IRQ_STACK_SIZE+0x243fa0>
    3734:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4060 <SVC_STACK_SIZE+0x60>
    3738:	23220077 	teqcs	r2, #119	; 0x77
    373c:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3740:	9f1aff08 	svcls	0x001aff08
    3744:	00001384 	andeq	r1, r0, r4, lsl #7
    3748:	000013ec 	andeq	r1, r0, ip, ror #7
    374c:	7891005f 	ldmvc	r1, {r0, r1, r2, r3, r4, r6}
    3750:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3754:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3758:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    375c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3760:	bf0a221a 	svclt	0x000a221a
    3764:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3768:	00e97803 	rsceq	r7, r9, r3, lsl #16
    376c:	01942240 	orrseq	r2, r4, r0, asr #4
    3770:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3774:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3778:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    377c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3780:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3784:	1aff0801 	bne	fffc5790 <IRQ_STACK_BASE+0xbbfc5790>
    3788:	3bbf0a22 	blcc	fefc6018 <IRQ_STACK_BASE+0xbafc6018>
    378c:	0324311c 	teqeq	r4, #28, 2
    3790:	4000e979 	andmi	lr, r0, r9, ror r9
    3794:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3798:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    379c:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    37a0:	2e980325 	cdpcs	3, 9, cr0, cr8, cr5, {1}
    37a4:	94224001 	strtls	r4, [r2], #-1
    37a8:	1aff0801 	bne	fffc57b4 <IRQ_STACK_BASE+0xbbfc57b4>
    37ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    37b0:	00000000 	andeq	r0, r0, r0
    37b4:	0010b400 	andseq	fp, r0, r0, lsl #8
    37b8:	00115800 	andseq	r5, r1, r0, lsl #16
    37bc:	78000600 	stmdavc	r0, {r9, sl}
    37c0:	1aff0800 	bne	fffc57c8 <IRQ_STACK_BASE+0xbbfc57c8>
    37c4:	0011589f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    37c8:	00118400 	andseq	r8, r1, r0, lsl #8
    37cc:	91005b00 	tstls	r0, r0, lsl #22
    37d0:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    37d4:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    37d8:	911e5e08 	tstls	lr, r8, lsl #28
    37dc:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    37e0:	0a221aff 	beq	88a3e4 <STACK_SIZE+0x8a3e4>
    37e4:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    37e8:	e9780324 	ldmdb	r8!, {r2, r5, r8, r9}^
    37ec:	94224000 	strtls	r4, [r2], #-0
    37f0:	1aff0801 	bne	fffc57fc <IRQ_STACK_BASE+0xbbfc57fc>
    37f4:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    37f8:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    37fc:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3800:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3804:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3808:	bf0a221a 	svclt	0x000a221a
    380c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3810:	00e97903 	rsceq	r7, r9, r3, lsl #18
    3814:	01942240 	orrseq	r2, r4, r0, asr #4
    3818:	221aff08 	andscs	pc, sl, #8, 30
    381c:	b8031a4f 	stmdalt	r3, {r0, r1, r2, r3, r6, r9, fp, ip}
    3820:	2240012e 	subcs	r0, r0, #-2147483637	; 0x8000000b
    3824:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3828:	131c9f1a 	tstne	ip, #26, 30	; 0x68
    382c:	133c0000 	teqne	ip, #0
    3830:	00060000 	andeq	r0, r6, r0
    3834:	ff080078 			; <UNDEFINED> instruction: 0xff080078
    3838:	133c9f1a 	teqne	ip, #26, 30	; 0x68
    383c:	13840000 	orrne	r0, r4, #0
    3840:	005b0000 	subseq	r0, fp, r0
    3844:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3848:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    384c:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3850:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3854:	221aff08 	andscs	pc, sl, #8, 30
    3858:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    385c:	78032431 	stmdavc	r3, {r0, r4, r5, sl, sp}
    3860:	224000e9 	subcs	r0, r0, #233	; 0xe9
    3864:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3868:	9124381a 	teqls	r4, sl, lsl r8
    386c:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3870:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3874:	911e5e08 	tstls	lr, r8, lsl #28
    3878:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    387c:	0a221aff 	beq	88a480 <STACK_SIZE+0x8a480>
    3880:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3884:	e9790324 	ldmdb	r9!, {r2, r5, r8, r9}^
    3888:	94224000 	strtls	r4, [r2], #-0
    388c:	1aff0801 	bne	fffc5898 <IRQ_STACK_BASE+0xbbfc5898>
    3890:	771a4f22 	ldrvc	r4, [sl, -r2, lsr #30]
    3894:	d8232200 	stmdale	r3!, {r9, sp}
    3898:	0801940a 	stmdaeq	r1, {r1, r3, sl, ip, pc}
    389c:	849f1aff 	ldrhi	r1, [pc], #2815	; 38a4 <ABORT_STACK_SIZE+0x34a4>
    38a0:	ec000013 	stc	0, cr0, [r0], {19}
    38a4:	5b000013 	blpl	38f8 <ABORT_STACK_SIZE+0x34f8>
    38a8:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    38ac:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    38b0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    38b4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    38b8:	1aff0801 	bne	fffc58c4 <IRQ_STACK_BASE+0xbbfc58c4>
    38bc:	3bbf0a22 	blcc	fefc614c <IRQ_STACK_BASE+0xbafc614c>
    38c0:	0324311c 	teqeq	r4, #28, 2
    38c4:	4000e978 	andmi	lr, r0, r8, ror r9
    38c8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    38cc:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    38d0:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    38d4:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    38d8:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    38dc:	01947891 			; <UNDEFINED> instruction: 0x01947891
    38e0:	221aff08 	andscs	pc, sl, #8, 30
    38e4:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    38e8:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    38ec:	224000e9 	subcs	r0, r0, #233	; 0xe9
    38f0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    38f4:	1a4f221a 	bne	13cc164 <STACK_SIZE+0xbcc164>
    38f8:	012eb803 	teqeq	lr, r3, lsl #16
    38fc:	01942240 	orrseq	r2, r4, r0, asr #4
    3900:	9f1aff08 	svcls	0x001aff08
	...
    390c:	000010bc 	strheq	r1, [r0], -ip
    3910:	000010d4 	ldrdeq	r1, [r0], -r4
    3914:	00710017 	rsbseq	r0, r1, r7, lsl r0
    3918:	015be003 	cmpeq	fp, r3
    391c:	01942240 	orrseq	r2, r4, r0, asr #4
    3920:	0a1aff08 	beq	6c3548 <IRQ_STACK_SIZE+0x6bb548>
    3924:	731e0280 	tstvc	lr, #128, 4
    3928:	22243500 	eorcs	r3, r4, #0, 10
    392c:	0010d49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    3930:	0010dc00 	andseq	sp, r0, r0, lsl #24
    3934:	71000800 	tstvc	r0, r0, lsl #16
    3938:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    393c:	dc9f2200 	lfmle	f2, 4, [pc], {0}
    3940:	f4000010 	vst4.8	{d0-d3}, [r0 :64], r0
    3944:	64000010 	strvs	r0, [r0], #-16
    3948:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    394c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3950:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3954:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3958:	1aff0801 	bne	fffc5964 <IRQ_STACK_BASE+0xbbfc5964>
    395c:	3bbf0a22 	blcc	fefc61ec <IRQ_STACK_BASE+0xbafc61ec>
    3960:	0324311c 	teqeq	r4, #28, 2
    3964:	4000e978 	andmi	lr, r0, r8, ror r9
    3968:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    396c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3970:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3974:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3978:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    397c:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3980:	221aff08 	andscs	pc, sl, #8, 30
    3984:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3988:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    398c:	224000e9 	subcs	r0, r0, #233	; 0xe9
    3990:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3994:	fa09221a 	blx	24c204 <IRQ_STACK_SIZE+0x244204>
    3998:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 42c4 <SVC_STACK_SIZE+0x2c4>
    399c:	23220077 	teqcs	r2, #119	; 0x77
    39a0:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    39a4:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    39a8:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    39ac:	0010f49f 	mulseq	r0, pc, r4	; <UNPREDICTABLE>
    39b0:	00115800 	andseq	r5, r1, r0, lsl #16
    39b4:	91006100 	mrsls	r6, (UNDEF: 16)
    39b8:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    39bc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    39c0:	911e5e08 	tstls	lr, r8, lsl #28
    39c4:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    39c8:	0a221aff 	beq	88a5cc <STACK_SIZE+0x8a5cc>
    39cc:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    39d0:	e9780324 	ldmdb	r8!, {r2, r5, r8, r9}^
    39d4:	94224000 	strtls	r4, [r2], #-0
    39d8:	1aff0801 	bne	fffc59e4 <IRQ_STACK_BASE+0xbbfc59e4>
    39dc:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    39e0:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    39e4:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    39e8:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    39ec:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    39f0:	bf0a221a 	svclt	0x000a221a
    39f4:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    39f8:	00e97903 	rsceq	r7, r9, r3, lsl #18
    39fc:	01942240 	orrseq	r2, r4, r0, asr #4
    3a00:	221aff08 	andscs	pc, sl, #8, 30
    3a04:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3a08:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3a0c:	0ab82322 	beq	fee0c69c <IRQ_STACK_BASE+0xbae0c69c>
    3a10:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3a14:	9f24351a 	svcls	0x0024351a
    3a18:	0000131c 	andeq	r1, r0, ip, lsl r3
    3a1c:	00001334 	andeq	r1, r0, r4, lsr r3
    3a20:	00710017 	rsbseq	r0, r1, r7, lsl r0
    3a24:	015bf803 	cmpeq	fp, r3, lsl #16
    3a28:	01942240 	orrseq	r2, r4, r0, asr #4
    3a2c:	0a1aff08 	beq	6c3654 <IRQ_STACK_SIZE+0x6bb654>
    3a30:	731e0280 	tstvc	lr, #128, 4
    3a34:	22243500 	eorcs	r3, r4, #0, 10
    3a38:	0013349f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    3a3c:	00134c00 	andseq	r4, r3, r0, lsl #24
    3a40:	71000800 	tstvc	r0, r0, lsl #16
    3a44:	74243500 	strtvc	r3, [r4], #-1280	; 0xfffffb00
    3a48:	4c9f2200 	lfmmi	f2, 4, [pc], {0}
    3a4c:	60000013 	andvs	r0, r0, r3, lsl r0
    3a50:	64000013 	strvs	r0, [r0], #-19	; 0xffffffed
    3a54:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3a58:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3a5c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3a60:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3a64:	1aff0801 	bne	fffc5a70 <IRQ_STACK_BASE+0xbbfc5a70>
    3a68:	3bbf0a22 	blcc	fefc62f8 <IRQ_STACK_BASE+0xbafc62f8>
    3a6c:	0324311c 	teqeq	r4, #28, 2
    3a70:	4000e978 	andmi	lr, r0, r8, ror r9
    3a74:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3a78:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3a7c:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3a80:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3a84:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3a88:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3a8c:	221aff08 	andscs	pc, sl, #8, 30
    3a90:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3a94:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    3a98:	224000e9 	subcs	r0, r0, #233	; 0xe9
    3a9c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3aa0:	fa09221a 	blx	24c310 <IRQ_STACK_SIZE+0x244310>
    3aa4:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 43d0 <SVC_STACK_SIZE+0x3d0>
    3aa8:	23220077 	teqcs	r2, #119	; 0x77
    3aac:	01940ab8 			; <UNDEFINED> instruction: 0x01940ab8
    3ab0:	351aff08 	ldrcc	pc, [sl, #-3848]	; 0xfffff0f8
    3ab4:	22007424 	andcs	r7, r0, #36, 8	; 0x24000000
    3ab8:	0013609f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    3abc:	00138400 	andseq	r8, r3, r0, lsl #8
    3ac0:	91006100 	mrsls	r6, (UNDEF: 16)
    3ac4:	f4090678 	vst1.16	{d0-d2}, [r9 :256], r8
    3ac8:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
    3acc:	911e5e08 	tstls	lr, r8, lsl #28
    3ad0:	08019478 	stmdaeq	r1, {r3, r4, r5, r6, sl, ip, pc}
    3ad4:	0a221aff 	beq	88a6d8 <STACK_SIZE+0x8a6d8>
    3ad8:	311c3bbf 			; <UNDEFINED> instruction: 0x311c3bbf
    3adc:	e9780324 	ldmdb	r8!, {r2, r5, r8, r9}^
    3ae0:	94224000 	strtls	r4, [r2], #-0
    3ae4:	1aff0801 	bne	fffc5af0 <IRQ_STACK_BASE+0xbbfc5af0>
    3ae8:	78912438 	ldmvc	r1, {r3, r4, r5, sl, sp}
    3aec:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3af0:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3af4:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3af8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3afc:	bf0a221a 	svclt	0x000a221a
    3b00:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3b04:	00e97903 	rsceq	r7, r9, r3, lsl #18
    3b08:	01942240 	orrseq	r2, r4, r0, asr #4
    3b0c:	221aff08 	andscs	pc, sl, #8, 30
    3b10:	0924fa09 	stmdbeq	r4!, {r0, r3, r9, fp, ip, sp, lr, pc}
    3b14:	007725ff 	ldrshteq	r2, [r7], #-95	; 0xffffffa1
    3b18:	0ab82322 	beq	fee0c7a8 <IRQ_STACK_BASE+0xbae0c7a8>
    3b1c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b20:	9f24351a 	svcls	0x0024351a
    3b24:	00001384 	andeq	r1, r0, r4, lsl #7
    3b28:	000013d0 	ldrdeq	r1, [r0], -r0
    3b2c:	78910061 	ldmvc	r1, {r0, r5, r6}
    3b30:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3b34:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3b38:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3b3c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3b40:	bf0a221a 	svclt	0x000a221a
    3b44:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3b48:	00e97803 	rsceq	r7, r9, r3, lsl #16
    3b4c:	01942240 	orrseq	r2, r4, r0, asr #4
    3b50:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3b54:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3b58:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3b5c:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3b60:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3b64:	1aff0801 	bne	fffc5b70 <IRQ_STACK_BASE+0xbbfc5b70>
    3b68:	3bbf0a22 	blcc	fefc63f8 <IRQ_STACK_BASE+0xbafc63f8>
    3b6c:	0324311c 	teqeq	r4, #28, 2
    3b70:	4000e979 	andmi	lr, r0, r9, ror r9
    3b74:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3b78:	09221aff 	stmdbeq	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    3b7c:	ff0924fa 			; <UNDEFINED> instruction: 0xff0924fa
    3b80:	2e980325 	cdpcs	3, 9, cr0, cr8, cr5, {1}
    3b84:	94224001 	strtls	r4, [r2], #-1
    3b88:	1aff0801 	bne	fffc5b94 <IRQ_STACK_BASE+0xbbfc5b94>
    3b8c:	d09f2435 	addsle	r2, pc, r5, lsr r4	; <UNPREDICTABLE>
    3b90:	ec000013 	stc	0, cr0, [r0], {19}
    3b94:	ce000013 	mcrgt	0, 0, r0, cr0, cr3, {0}
    3b98:	06789100 	ldrbteq	r9, [r8], -r0, lsl #2
    3b9c:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3ba0:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3ba4:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3ba8:	1aff0801 	bne	fffc5bb4 <IRQ_STACK_BASE+0xbbfc5bb4>
    3bac:	3bbf0a22 	blcc	fefc643c <IRQ_STACK_BASE+0xbafc643c>
    3bb0:	0324311c 	teqeq	r4, #28, 2
    3bb4:	4000e978 	andmi	lr, r0, r8, ror r9
    3bb8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3bbc:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xfffff501
    3bc0:	09067891 	stmdbeq	r6, {r0, r4, r7, fp, ip, sp, lr}
    3bc4:	fc0924f4 	stc2	4, cr2, [r9], {244}	; 0xf4
    3bc8:	1e5e0825 	cdpne	8, 5, cr0, cr14, cr5, {1}
    3bcc:	01947891 			; <UNDEFINED> instruction: 0x01947891
    3bd0:	221aff08 	andscs	pc, sl, #8, 30
    3bd4:	1c3bbf0a 	ldcne	15, cr11, [fp], #-40	; 0xffffffd8
    3bd8:	79032431 	stmdbvc	r3, {r0, r4, r5, sl, sp}
    3bdc:	224000e9 	subcs	r0, r0, #233	; 0xe9
    3be0:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3be4:	fa09221a 	blx	24c454 <IRQ_STACK_SIZE+0x244454>
    3be8:	25ff0924 	ldrbcs	r0, [pc, #2340]!	; 4514 <SVC_STACK_SIZE+0x514>
    3bec:	012e9803 	teqeq	lr, r3, lsl #16
    3bf0:	01942240 	orrseq	r2, r4, r0, asr #4
    3bf4:	031aff08 	tsteq	sl, #8, 30
    3bf8:	40015c10 	andmi	r5, r1, r0, lsl ip
    3bfc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3c00:	800a1aff 	strdhi	r1, [sl], -pc	; <UNPREDICTABLE>
    3c04:	78911e03 	ldmvc	r1, {r0, r1, r9, sl, fp, ip}
    3c08:	24f40906 	ldrbtcs	r0, [r4], #2310	; 0x906
    3c0c:	0825fc09 	stmdaeq	r5!, {r0, r3, sl, fp, ip, sp, lr, pc}
    3c10:	78911e5e 	ldmvc	r1, {r1, r2, r3, r4, r6, r9, sl, fp, ip}
    3c14:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3c18:	bf0a221a 	svclt	0x000a221a
    3c1c:	24311c3b 	ldrtcs	r1, [r1], #-3131	; 0xfffff3c5
    3c20:	00e97803 	rsceq	r7, r9, r3, lsl #16
    3c24:	01942240 	orrseq	r2, r4, r0, asr #4
    3c28:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3c2c:	06789124 	ldrbteq	r9, [r8], -r4, lsr #2
    3c30:	0924f409 	stmdbeq	r4!, {r0, r3, sl, ip, sp, lr, pc}
    3c34:	5e0825fc 	mcrpl	5, 0, r2, cr8, cr12, {7}
    3c38:	9478911e 	ldrbtls	r9, [r8], #-286	; 0xfffffee2
    3c3c:	1aff0801 	bne	fffc5c48 <IRQ_STACK_BASE+0xbbfc5c48>
    3c40:	3bbf0a22 	blcc	fefc64d0 <IRQ_STACK_BASE+0xbafc64d0>
    3c44:	0324311c 	teqeq	r4, #28, 2
    3c48:	4000e979 	andmi	lr, r0, r9, ror r9
    3c4c:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3c50:	4f221aff 	svcmi	0x00221aff
    3c54:	2eb8031a 	mrccs	3, 5, r0, cr8, cr10, {0}
    3c58:	94224001 	strtls	r4, [r2], #-1
    3c5c:	1aff0801 	bne	fffc5c68 <IRQ_STACK_BASE+0xbbfc5c68>
    3c60:	23222435 	teqcs	r2, #889192448	; 0x35000000
    3c64:	009f3e80 	addseq	r3, pc, r0, lsl #29
    3c68:	00000000 	andeq	r0, r0, r0
    3c6c:	bc000000 	stclt	0, cr0, [r0], {-0}
    3c70:	d4000010 	strle	r0, [r0], #-16
    3c74:	02000010 	andeq	r0, r0, #16
    3c78:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    3c7c:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
    3c80:	02000013 	andeq	r0, r0, #19
    3c84:	009f3000 	addseq	r3, pc, r0
    3c88:	00000000 	andeq	r0, r0, r0
    3c8c:	84000000 	strhi	r0, [r0], #-0
    3c90:	a4000011 	strge	r0, [r0], #-17	; 0xffffffef
    3c94:	02000011 	andeq	r0, r0, #17
    3c98:	a49f3000 	ldrge	r3, [pc], #0	; 3ca0 <ABORT_STACK_SIZE+0x38a0>
    3c9c:	bc000011 	stclt	0, cr0, [r0], {17}
    3ca0:	0b000011 	bleq	3cec <ABORT_STACK_SIZE+0x38ec>
    3ca4:	7f8c9100 	svcvc	0x008c9100
    3ca8:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3cac:	9f4d231c 	svcls	0x004d231c
    3cb0:	000012d8 	ldrdeq	r1, [r0], -r8
    3cb4:	0000131c 	andeq	r1, r0, ip, lsl r3
    3cb8:	8c91000b 	ldchi	0, cr0, [r1], {11}
    3cbc:	9101947f 	tstls	r1, pc, ror r4
    3cc0:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3cc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc8:	00000000 	andeq	r0, r0, r0
    3ccc:	00115800 	andseq	r5, r1, r0, lsl #16
    3cd0:	00118400 	andseq	r8, r1, r0, lsl #8
    3cd4:	30000200 	andcc	r0, r0, r0, lsl #4
    3cd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cdc:	00000000 	andeq	r0, r0, r0
    3ce0:	0011dc00 	andseq	sp, r1, r0, lsl #24
    3ce4:	0011f000 	andseq	pc, r1, r0
    3ce8:	30000200 	andcc	r0, r0, r0, lsl #4
    3cec:	0011f09f 	mulseq	r1, pc, r0	; <UNPREDICTABLE>
    3cf0:	0011fc00 	andseq	pc, r1, r0, lsl #24
    3cf4:	52000100 	andpl	r0, r0, #0, 2
    3cf8:	000011fc 	strdeq	r1, [r0], -ip
    3cfc:	00001200 	andeq	r1, r0, r0, lsl #4
    3d00:	7f720003 	svcvc	0x00720003
    3d04:	0012009f 	mulseq	r2, pc, r0	; <UNPREDICTABLE>
    3d08:	00122400 	andseq	r2, r2, r0, lsl #8
    3d0c:	52000100 	andpl	r0, r0, #0, 2
    3d10:	00001278 	andeq	r1, r0, r8, ror r2
    3d14:	0000128c 	andeq	r1, r0, ip, lsl #5
    3d18:	9f300002 	svcls	0x00300002
    3d1c:	0000128c 	andeq	r1, r0, ip, lsl #5
    3d20:	00001298 	muleq	r0, r8, r2
    3d24:	98520001 	ldmdals	r2, {r0}^
    3d28:	9c000012 	stcls	0, cr0, [r0], {18}
    3d2c:	03000012 	movweq	r0, #18
    3d30:	9f7f7200 	svcls	0x007f7200
    3d34:	0000129c 	muleq	r0, ip, r2
    3d38:	000012c0 	andeq	r1, r0, r0, asr #5
    3d3c:	00520001 	subseq	r0, r2, r1
    3d40:	00000000 	andeq	r0, r0, r0
    3d44:	c0000000 	andgt	r0, r0, r0
    3d48:	dc000011 	stcle	0, cr0, [r0], {17}
    3d4c:	02000011 	andeq	r0, r0, #17
    3d50:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    3d54:	28000011 	stmdacs	r0, {r0, r4}
    3d58:	01000012 	tsteq	r0, r2, lsl r0
    3d5c:	12285900 	eorne	r5, r8, #0, 18
    3d60:	122c0000 	eorne	r0, ip, #0
    3d64:	00030000 	andeq	r0, r3, r0
    3d68:	2c9f7f79 	ldccs	15, cr7, [pc], {121}	; 0x79
    3d6c:	40000012 	andmi	r0, r0, r2, lsl r0
    3d70:	01000012 	tsteq	r0, r2, lsl r0
    3d74:	12505900 	subsne	r5, r0, #0, 18
    3d78:	12780000 	rsbsne	r0, r8, #0
    3d7c:	00020000 	andeq	r0, r2, r0
    3d80:	12789f30 	rsbsne	r9, r8, #48, 30	; 0xc0
    3d84:	12c40000 	sbcne	r0, r4, #0
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	0012c45a 	andseq	ip, r2, sl, asr r4
    3d90:	0012c800 	andseq	ip, r2, r0, lsl #16
    3d94:	7a000300 	bvc	499c <SVC_STACK_SIZE+0x99c>
    3d98:	12c89f7f 	sbcne	r9, r8, #508	; 0x1fc
    3d9c:	12d80000 	sbcsne	r0, r8, #0
    3da0:	00010000 	andeq	r0, r1, r0
    3da4:	0000005a 	andeq	r0, r0, sl, asr r0
    3da8:	00000000 	andeq	r0, r0, r0
    3dac:	0011c000 	andseq	ip, r1, r0
    3db0:	0011d800 	andseq	sp, r1, r0, lsl #16
    3db4:	58000100 	stmdapl	r0, {r8}
    3db8:	000011d8 	ldrdeq	r1, [r0], -r8
    3dbc:	000011dc 	ldrdeq	r1, [r0], -ip
    3dc0:	98910015 	ldmls	r1, {r0, r2, r4}
    3dc4:	0074067f 	rsbseq	r0, r4, pc, ror r6
    3dc8:	067f8891 			; <UNDEFINED> instruction: 0x067f8891
    3dcc:	301a0072 	andscc	r0, sl, r2, ror r0
    3dd0:	00012829 	andeq	r2, r1, r9, lsr #16
    3dd4:	dc9f1316 	ldcle	3, cr1, [pc], {22}
    3dd8:	40000011 	andmi	r0, r0, r1, lsl r0
    3ddc:	19000012 	stmdbne	r0, {r1, r4}
    3de0:	7f989100 	svcvc	0x00989100
    3de4:	7f949106 	svcvc	0x00949106
    3de8:	7f889106 	svcvc	0x00889106
    3dec:	7fa09106 	svcvc	0x00a09106
    3df0:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    3df4:	16000128 	strne	r0, [r0], -r8, lsr #2
    3df8:	12409f13 	subne	r9, r0, #19, 30	; 0x4c
    3dfc:	12500000 	subsne	r0, r0, #0
    3e00:	001e0000 	andseq	r0, lr, r0
    3e04:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    3e08:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    3e0c:	067f8c91 			; <UNDEFINED> instruction: 0x067f8c91
    3e10:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    3e14:	7fa0911a 	svcvc	0x00a0911a
    3e18:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    3e1c:	16000128 	strne	r0, [r0], -r8, lsr #2
    3e20:	12509f13 	subsne	r9, r0, #19, 30	; 0x4c
    3e24:	126c0000 	rsbne	r0, ip, #0
    3e28:	00010000 	andeq	r0, r1, r0
    3e2c:	00000059 	andeq	r0, r0, r9, asr r0
    3e30:	00000000 	andeq	r0, r0, r0
    3e34:	0011f000 	andseq	pc, r1, r0
    3e38:	0011f800 	andseq	pc, r1, r0, lsl #16
    3e3c:	71000600 	tstvc	r0, r0, lsl #12
    3e40:	22007500 	andcs	r7, r0, #0, 10
    3e44:	0011f89f 	mulseq	r1, pc, r8	; <UNPREDICTABLE>
    3e48:	00121400 	andseq	r1, r2, r0, lsl #8
    3e4c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e58:	0000128c 	andeq	r1, r0, ip, lsl #5
    3e5c:	00001294 	muleq	r0, r4, r2
    3e60:	00710006 	rsbseq	r0, r1, r6
    3e64:	9f220078 	svcls	0x00220078
    3e68:	00001294 	muleq	r0, r4, r2
    3e6c:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    3e70:	00500001 	subseq	r0, r0, r1
    3e74:	00000000 	andeq	r0, r0, r0
    3e78:	ec000000 	stc	0, cr0, [r0], {-0}
    3e7c:	20000013 	andcs	r0, r0, r3, lsl r0
    3e80:	01000014 	tsteq	r0, r4, lsl r0
    3e84:	14205000 	strtne	r5, [r0], #-0
    3e88:	15600000 	strbne	r0, [r0, #-0]!
    3e8c:	00030000 	andeq	r0, r3, r0
    3e90:	007fac91 			; <UNDEFINED> instruction: 0x007fac91
    3e94:	00000000 	andeq	r0, r0, r0
    3e98:	ec000000 	stc	0, cr0, [r0], {-0}
    3e9c:	10000013 	andne	r0, r0, r3, lsl r0
    3ea0:	01000014 	tsteq	r0, r4, lsl r0
    3ea4:	14105100 	ldrne	r5, [r0], #-256	; 0xffffff00
    3ea8:	14340000 	ldrtne	r0, [r4], #-0
    3eac:	00010000 	andeq	r0, r1, r0
    3eb0:	0014345c 	andseq	r3, r4, ip, asr r4
    3eb4:	00148400 	andseq	r8, r4, r0, lsl #8
    3eb8:	59000100 	stmdbpl	r0, {r8}
    3ebc:	00001484 	andeq	r1, r0, r4, lsl #9
    3ec0:	00001560 	andeq	r1, r0, r0, ror #10
    3ec4:	01f30004 	mvnseq	r0, r4
    3ec8:	00009f51 	andeq	r9, r0, r1, asr pc
    3ecc:	00000000 	andeq	r0, r0, r0
    3ed0:	13ec0000 	mvnne	r0, #0
    3ed4:	14540000 	ldrbne	r0, [r4], #-0
    3ed8:	00010000 	andeq	r0, r1, r0
    3edc:	00145452 	andseq	r5, r4, r2, asr r4
    3ee0:	00156000 	andseq	r6, r5, r0
    3ee4:	91000300 	mrsls	r0, LR_irq
    3ee8:	00007fa0 	andeq	r7, r0, r0, lsr #31
    3eec:	00000000 	andeq	r0, r0, r0
    3ef0:	13ec0000 	mvnne	r0, #0
    3ef4:	14580000 	ldrbne	r0, [r8], #-0
    3ef8:	00010000 	andeq	r0, r1, r0
    3efc:	00145853 	andseq	r5, r4, r3, asr r8
    3f00:	00156000 	andseq	r6, r5, r0
    3f04:	91000300 	mrsls	r0, LR_irq
    3f08:	00007fa4 	andeq	r7, r0, r4, lsr #31
    3f0c:	00000000 	andeq	r0, r0, r0
    3f10:	14380000 	ldrtne	r0, [r8], #-0
    3f14:	155c0000 	ldrbne	r0, [ip, #-0]
    3f18:	00060000 	andeq	r0, r6, r0
    3f1c:	34067891 	strcc	r7, [r6], #-2193	; 0xfffff76f
    3f20:	155c9f24 	ldrbne	r9, [ip, #-3876]	; 0xfffff0dc
    3f24:	15600000 	strbne	r0, [r0, #-0]!
    3f28:	00060000 	andeq	r0, r6, r0
    3f2c:	3406007d 	strcc	r0, [r6], #-125	; 0xffffff83
    3f30:	00009f24 	andeq	r9, r0, r4, lsr #30
    3f34:	00000000 	andeq	r0, r0, r0
    3f38:	14840000 	strne	r0, [r4], #0
    3f3c:	14940000 	ldrne	r0, [r4], #0
    3f40:	000b0000 	andeq	r0, fp, r0
    3f44:	947fa891 	ldrbtls	sl, [pc], #-2193	; 3f4c <ABORT_STACK_SIZE+0x3b4c>
    3f48:	1c7c9101 	ldfnep	f1, [ip], #-4
    3f4c:	409f4323 	addsmi	r4, pc, r3, lsr #6
    3f50:	60000015 	andvs	r0, r0, r5, lsl r0
    3f54:	0b000015 	bleq	3fb0 <ABORT_STACK_SIZE+0x3bb0>
    3f58:	7fa89100 	svcvc	0x00a89100
    3f5c:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    3f60:	9f43231c 	svcls	0x0043231c
	...
    3f6c:	00001484 	andeq	r1, r0, r4, lsl #9
    3f70:	0000149c 	muleq	r0, ip, r4
    3f74:	9f300002 	svcls	0x00300002
    3f78:	0000149c 	muleq	r0, ip, r4
    3f7c:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    3f80:	9891000b 	ldmls	r1, {r0, r1, r3}
    3f84:	9101947f 	tstls	r1, pc, ror r4
    3f88:	4d231c7c 	stcmi	12, cr1, [r3, #-496]!	; 0xfffffe10
    3f8c:	00152c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    3f90:	00156000 	andseq	r6, r5, r0
    3f94:	91000b00 	tstls	r0, r0, lsl #22
    3f98:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
    3f9c:	231c7c91 	tstcs	ip, #37120	; 0x9100
    3fa0:	00009f4d 	andeq	r9, r0, sp, asr #30
    3fa4:	00000000 	andeq	r0, r0, r0
    3fa8:	14bc0000 	ldrtne	r0, [ip], #0
    3fac:	14d00000 	ldrbne	r0, [r0], #0
    3fb0:	00020000 	andeq	r0, r2, r0
    3fb4:	14d09f30 	ldrbne	r9, [r0], #3888	; 0xf30
    3fb8:	151c0000 	ldrne	r0, [ip, #-0]
    3fbc:	00010000 	andeq	r0, r1, r0
    3fc0:	00151c58 	andseq	r1, r5, r8, asr ip
    3fc4:	00152000 	andseq	r2, r5, r0
    3fc8:	78000300 	stmdavc	r0, {r8, r9}
    3fcc:	15209f7f 	strne	r9, [r0, #-3967]!	; 0xfffff081
    3fd0:	152c0000 	strne	r0, [ip, #-0]!
    3fd4:	00010000 	andeq	r0, r1, r0
    3fd8:	00000058 	andeq	r0, r0, r8, asr r0
    3fdc:	00000000 	andeq	r0, r0, r0
    3fe0:	0014d000 	andseq	sp, r4, r0
    3fe4:	0014e400 	andseq	lr, r4, r0, lsl #8
    3fe8:	30000200 	andcc	r0, r0, r0, lsl #4
    3fec:	0014e49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    3ff0:	0014f000 	andseq	pc, r4, r0
    3ff4:	53000100 	movwpl	r0, #256	; 0x100
    3ff8:	000014f0 	strdeq	r1, [r0], -r0
    3ffc:	000014f4 	strdeq	r1, [r0], -r4
    4000:	7f730003 	svcvc	0x00730003
    4004:	0014f49f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    4008:	00151800 	andseq	r1, r5, r0, lsl #16
    400c:	53000100 	movwpl	r0, #256	; 0x100
	...
    4018:	000014bc 			; <UNDEFINED> instruction: 0x000014bc
    401c:	000014cc 	andeq	r1, r0, ip, asr #9
    4020:	cc570001 	mrrcgt	0, 0, r0, r7, cr1
    4024:	d0000014 	andle	r0, r0, r4, lsl r0
    4028:	13000014 	movwne	r0, #20
    402c:	7fa49100 	svcvc	0x00a49100
    4030:	70007206 	andvc	r7, r0, r6, lsl #4
    4034:	1a007300 	bne	20c3c <IRQ_STACK_SIZE+0x18c3c>
    4038:	01282930 	teqeq	r8, r0, lsr r9
    403c:	9f131600 	svcls	0x00131600
    4040:	000014d0 	ldrdeq	r1, [r0], -r0
    4044:	00001560 	andeq	r1, r0, r0, ror #10
    4048:	a491001e 	ldrge	r0, [r1], #30
    404c:	a091067f 	addsge	r0, r1, pc, ror r6
    4050:	9891067f 	ldmls	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
    4054:	0194067f 	orrseq	r0, r4, pc, ror r6
    4058:	911aff08 	tstls	sl, r8, lsl #30
    405c:	1a067f9c 	bne	1a3ed4 <IRQ_STACK_SIZE+0x19bed4>
    4060:	01282930 	teqeq	r8, r0, lsr r9
    4064:	9f131600 	svcls	0x00131600
	...
    4070:	000014e4 	andeq	r1, r0, r4, ror #9
    4074:	000014ec 	andeq	r1, r0, ip, ror #9
    4078:	00720006 	rsbseq	r0, r2, r6
    407c:	9f220076 	svcls	0x00220076
    4080:	000014ec 	andeq	r1, r0, ip, ror #9
    4084:	00001508 	andeq	r1, r0, r8, lsl #10
    4088:	00510001 	subseq	r0, r1, r1
    408c:	00000000 	andeq	r0, r0, r0
    4090:	60000000 	andvs	r0, r0, r0
    4094:	c0000015 	andgt	r0, r0, r5, lsl r0
    4098:	01000015 	tsteq	r0, r5, lsl r0
    409c:	15c05000 	strbne	r5, [r0]
    40a0:	17740000 	ldrbne	r0, [r4, -r0]!
    40a4:	00030000 	andeq	r0, r3, r0
    40a8:	747f8c91 	ldrbtvc	r8, [pc], #-3217	; 40b0 <SVC_STACK_SIZE+0xb0>
    40ac:	78000017 	stmdavc	r0, {r0, r1, r2, r4}
    40b0:	01000017 	tsteq	r0, r7, lsl r0
    40b4:	17785500 	ldrbne	r5, [r8, -r0, lsl #10]!
    40b8:	177c0000 	ldrbne	r0, [ip, -r0]!
    40bc:	00030000 	andeq	r0, r3, r0
    40c0:	007f8c91 			; <UNDEFINED> instruction: 0x007f8c91
    40c4:	00000000 	andeq	r0, r0, r0
    40c8:	60000000 	andvs	r0, r0, r0
    40cc:	c0000015 	andgt	r0, r0, r5, lsl r0
    40d0:	01000015 	tsteq	r0, r5, lsl r0
    40d4:	15c05100 	strbne	r5, [r0, #256]	; 0x100
    40d8:	177c0000 	ldrbne	r0, [ip, -r0]!
    40dc:	00030000 	andeq	r0, r3, r0
    40e0:	007efc91 			; <UNDEFINED> instruction: 0x007efc91
    40e4:	00000000 	andeq	r0, r0, r0
    40e8:	60000000 	andvs	r0, r0, r0
    40ec:	c0000015 	andgt	r0, r0, r5, lsl r0
    40f0:	01000015 	tsteq	r0, r5, lsl r0
    40f4:	15c05200 	strbne	r5, [r0, #512]	; 0x200
    40f8:	177c0000 	ldrbne	r0, [ip, -r0]!
    40fc:	00030000 	andeq	r0, r3, r0
    4100:	007f9891 			; <UNDEFINED> instruction: 0x007f9891
    4104:	00000000 	andeq	r0, r0, r0
    4108:	60000000 	andvs	r0, r0, r0
    410c:	c0000015 	andgt	r0, r0, r5, lsl r0
    4110:	01000015 	tsteq	r0, r5, lsl r0
    4114:	15c05300 	strbne	r5, [r0, #768]	; 0x300
    4118:	177c0000 	ldrbne	r0, [ip, -r0]!
    411c:	00030000 	andeq	r0, r3, r0
    4120:	007f9491 			; <UNDEFINED> instruction: 0x007f9491
    4124:	00000000 	andeq	r0, r0, r0
    4128:	60000000 	andvs	r0, r0, r0
    412c:	64000015 	strvs	r0, [r0], #-21	; 0xffffffeb
    4130:	02000015 	andeq	r0, r0, #21
    4134:	64009100 	strvs	r9, [r0], #-256	; 0xffffff00
    4138:	90000015 	andls	r0, r0, r5, lsl r0
    413c:	02000015 	andeq	r0, r0, #21
    4140:	90007c00 	andls	r7, r0, r0, lsl #24
    4144:	c0000015 	andgt	r0, r0, r5, lsl r0
    4148:	02000015 	andeq	r0, r0, #21
    414c:	c0009100 	andgt	r9, r0, r0, lsl #2
    4150:	d8000015 	stmdale	r0, {r0, r2, r4}
    4154:	01000015 	tsteq	r0, r5, lsl r0
    4158:	15d85500 	ldrbne	r5, [r8, #1280]	; 0x500
    415c:	15e00000 	strbne	r0, [r0, #0]!
    4160:	00010000 	andeq	r0, r1, r0
    4164:	0015e05c 	andseq	lr, r5, ip, asr r0
    4168:	0015e400 	andseq	lr, r5, r0, lsl #8
    416c:	91000300 	mrsls	r0, LR_irq
    4170:	15e47ef8 	strbne	r7, [r4, #3832]!	; 0xef8
    4174:	16240000 	strtne	r0, [r4], -r0
    4178:	00010000 	andeq	r0, r1, r0
    417c:	00162456 	andseq	r2, r6, r6, asr r4
    4180:	00162c00 	andseq	r2, r6, r0, lsl #24
    4184:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    4188:	0000162c 	andeq	r1, r0, ip, lsr #12
    418c:	00001630 	andeq	r1, r0, r0, lsr r6
    4190:	305c0001 	subscc	r0, ip, r1
    4194:	7c000016 	stcvc	0, cr0, [r0], {22}
    4198:	03000017 	movweq	r0, #23
    419c:	7ef89100 	nrmvce	f1, f0
	...
    41a8:	000015d8 	ldrdeq	r1, [r0], -r8
    41ac:	000015dc 	ldrdeq	r1, [r0], -ip
    41b0:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    41b4:	e4000015 	str	r0, [r0], #-21	; 0xffffffeb
    41b8:	05000015 	streq	r0, [r0, #-21]	; 0xffffffeb
    41bc:	38007300 	stmdacc	r0, {r8, r9, ip, sp, lr}
    41c0:	15e49f24 	strbne	r9, [r4, #3876]!	; 0xf24
    41c4:	15f00000 	ldrbne	r0, [r0, #0]!
    41c8:	000d0000 	andeq	r0, sp, r0
    41cc:	24380073 	ldrtcs	r0, [r8], #-115	; 0xffffff8d
    41d0:	01940175 	orrseq	r0, r4, r5, ror r1
    41d4:	211aff08 	tstcs	sl, r8, lsl #30
    41d8:	00162c9f 	mulseq	r6, pc, ip	; <UNPREDICTABLE>
    41dc:	00165000 	andseq	r5, r6, r0
    41e0:	53000100 	movwpl	r0, #256	; 0x100
	...
    41ec:	0000162c 	andeq	r1, r0, ip, lsr #12
    41f0:	00001650 	andeq	r1, r0, r0, asr r6
    41f4:	00530001 	subseq	r0, r3, r1
    41f8:	00000000 	andeq	r0, r0, r0
    41fc:	2c000000 	stccs	0, cr0, [r0], {-0}
    4200:	74000016 	strvc	r0, [r0], #-22	; 0xffffffea
    4204:	03000017 	movweq	r0, #23
    4208:	7f8c9100 	svcvc	0x008c9100
	...
    4214:	00001694 	muleq	r0, r4, r6
    4218:	000016a4 	andeq	r1, r0, r4, lsr #13
    421c:	8491000b 	ldrhi	r0, [r1], #11
    4220:	9101947f 	tstls	r1, pc, ror r4
    4224:	4b231c7c 	blmi	8cb41c <STACK_SIZE+0xcb41c>
    4228:	0017509f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    422c:	00177c00 	andseq	r7, r7, r0, lsl #24
    4230:	91000b00 	tstls	r0, r0, lsl #22
    4234:	01947f84 	orrseq	r7, r4, r4, lsl #31
    4238:	231c7c91 	tstcs	ip, #37120	; 0x9100
    423c:	00009f4b 	andeq	r9, r0, fp, asr #30
    4240:	00000000 	andeq	r0, r0, r0
    4244:	16940000 	ldrne	r0, [r4], r0
    4248:	16ac0000 	strtne	r0, [ip], r0
    424c:	00020000 	andeq	r0, r2, r0
    4250:	16ac9f30 	ssat16ne	r9, #13, r0
    4254:	16c00000 	strbne	r0, [r0], r0
    4258:	000b0000 	andeq	r0, fp, r0
    425c:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 4264 <SVC_STACK_SIZE+0x264>
    4260:	1c7c9101 	ldfnep	f1, [ip], #-4
    4264:	3c9f5523 	cfldr32cc	mvfx5, [pc], {35}	; 0x23
    4268:	7c000017 	stcvc	0, cr0, [r0], {23}
    426c:	0b000017 	bleq	42d0 <SVC_STACK_SIZE+0x2d0>
    4270:	7f9c9100 	svcvc	0x009c9100
    4274:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4278:	9f55231c 	svcls	0x0055231c
	...
    4284:	000016cc 	andeq	r1, r0, ip, asr #13
    4288:	000016e0 	andeq	r1, r0, r0, ror #13
    428c:	9f300002 	svcls	0x00300002
    4290:	000016e0 	andeq	r1, r0, r0, ror #13
    4294:	0000172c 	andeq	r1, r0, ip, lsr #14
    4298:	2c570001 	mrrccs	0, 0, r0, r7, cr1
    429c:	30000017 	andcc	r0, r0, r7, lsl r0
    42a0:	03000017 	movweq	r0, #23
    42a4:	9f7f7700 	svcls	0x007f7700
    42a8:	00001730 	andeq	r1, r0, r0, lsr r7
    42ac:	0000173c 	andeq	r1, r0, ip, lsr r7
    42b0:	00570001 	subseq	r0, r7, r1
    42b4:	00000000 	andeq	r0, r0, r0
    42b8:	e0000000 	and	r0, r0, r0
    42bc:	f4000016 	vst4.8	{d0-d3}, [r0 :64], r6
    42c0:	02000016 	andeq	r0, r0, #22
    42c4:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    42c8:	00000016 	andeq	r0, r0, r6, lsl r0
    42cc:	01000017 	tsteq	r0, r7, lsl r0
    42d0:	17005300 	strne	r5, [r0, -r0, lsl #6]
    42d4:	17040000 	strne	r0, [r4, -r0]
    42d8:	00030000 	andeq	r0, r3, r0
    42dc:	049f7f73 	ldreq	r7, [pc], #3955	; 42e4 <SVC_STACK_SIZE+0x2e4>
    42e0:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
    42e4:	01000017 	tsteq	r0, r7, lsl r0
    42e8:	00005300 	andeq	r5, r0, r0, lsl #6
    42ec:	00000000 	andeq	r0, r0, r0
    42f0:	16cc0000 	strbne	r0, [ip], r0
    42f4:	16dc0000 	ldrbne	r0, [ip], r0
    42f8:	00010000 	andeq	r0, r1, r0
    42fc:	0016dc56 	andseq	sp, r6, r6, asr ip
    4300:	0016e000 	andseq	lr, r6, r0
    4304:	91001300 	mrsls	r1, LR_irq
    4308:	7c067f94 	stcvc	15, cr7, [r6], {148}	; 0x94
    430c:	73007000 	movwvc	r7, #0
    4310:	29301a00 	ldmdbcs	r0!, {r9, fp, ip}
    4314:	16000128 	strne	r0, [r0], -r8, lsr #2
    4318:	16e09f13 	usatne	r9, #0, r3, lsl #30
    431c:	177c0000 	ldrbne	r0, [ip, -r0]!
    4320:	001e0000 	andseq	r0, lr, r0
    4324:	067f9491 			; <UNDEFINED> instruction: 0x067f9491
    4328:	067f9891 			; <UNDEFINED> instruction: 0x067f9891
    432c:	067f9c91 			; <UNDEFINED> instruction: 0x067f9c91
    4330:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    4334:	7f90911a 	svcvc	0x0090911a
    4338:	29301a06 	ldmdbcs	r0!, {r1, r2, r9, fp, ip}
    433c:	16000128 	strne	r0, [r0], -r8, lsr #2
    4340:	00009f13 	andeq	r9, r0, r3, lsl pc
    4344:	00000000 	andeq	r0, r0, r0
    4348:	16f40000 	ldrbtne	r0, [r4], r0
    434c:	16fc0000 	ldrbtne	r0, [ip], r0
    4350:	00060000 	andeq	r0, r6, r0
    4354:	00750072 	rsbseq	r0, r5, r2, ror r0
    4358:	16fc9f22 	ldrbtne	r9, [ip], r2, lsr #30
    435c:	17180000 	ldrne	r0, [r8, -r0]
    4360:	00010000 	andeq	r0, r1, r0
    4364:	00000051 	andeq	r0, r0, r1, asr r0
    4368:	00000000 	andeq	r0, r0, r0
    436c:	00177c00 	andseq	r7, r7, r0, lsl #24
    4370:	00178c00 	andseq	r8, r7, r0, lsl #24
    4374:	50000100 	andpl	r0, r0, r0, lsl #2
    4378:	0000178c 	andeq	r1, r0, ip, lsl #15
    437c:	000017fc 	strdeq	r1, [r0], -ip
    4380:	01f30004 	mvnseq	r0, r4
    4384:	00009f50 	andeq	r9, r0, r0, asr pc
    4388:	00000000 	andeq	r0, r0, r0
    438c:	177c0000 	ldrbne	r0, [ip, -r0]!
    4390:	17a00000 	strne	r0, [r0, r0]!
    4394:	00010000 	andeq	r0, r1, r0
    4398:	0017a051 	andseq	sl, r7, r1, asr r0
    439c:	0017a400 	andseq	sl, r7, r0, lsl #8
    43a0:	5c000100 	stfpls	f0, [r0], {-0}
    43a4:	000017a4 	andeq	r1, r0, r4, lsr #15
    43a8:	000017fc 	strdeq	r1, [r0], -ip
    43ac:	01f30004 	mvnseq	r0, r4
    43b0:	00009f51 	andeq	r9, r0, r1, asr pc
    43b4:	00000000 	andeq	r0, r0, r0
    43b8:	177c0000 	ldrbne	r0, [ip, -r0]!
    43bc:	17900000 	ldrne	r0, [r0, r0]
    43c0:	00010000 	andeq	r0, r1, r0
    43c4:	00179052 	andseq	r9, r7, r2, asr r0
    43c8:	0017fc00 	andseq	pc, r7, r0, lsl #24
    43cc:	f3000400 	vshl.u8	d0, d0, d0
    43d0:	009f5201 	addseq	r5, pc, r1, lsl #4
    43d4:	00000000 	andeq	r0, r0, r0
    43d8:	7c000000 	stcvc	0, cr0, [r0], {-0}
    43dc:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    43e0:	01000017 	tsteq	r0, r7, lsl r0
    43e4:	17a45300 	strne	r5, [r4, r0, lsl #6]!
    43e8:	17fc0000 	ldrbne	r0, [ip, r0]!
    43ec:	00040000 	andeq	r0, r4, r0
    43f0:	9f5301f3 	svcls	0x005301f3
	...
    43fc:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    4400:	000017c0 	andeq	r1, r0, r0, asr #15
    4404:	c0500001 	subsgt	r0, r0, r1
    4408:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    440c:	01000017 	tsteq	r0, r7, lsl r0
    4410:	00005c00 	andeq	r5, r0, r0, lsl #24
    4414:	00000000 	andeq	r0, r0, r0
    4418:	17a40000 	strne	r0, [r4, r0]!
    441c:	17b40000 	ldrne	r0, [r4, r0]!
    4420:	00010000 	andeq	r0, r1, r0
    4424:	00000051 	andeq	r0, r0, r1, asr r0
    4428:	00000000 	andeq	r0, r0, r0
    442c:	0017c000 	andseq	ip, r7, r0
    4430:	0017e800 	andseq	lr, r7, r0, lsl #16
    4434:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4440:	000017c0 	andeq	r1, r0, r0, asr #15
    4444:	000017d8 	ldrdeq	r1, [r0], -r8
    4448:	d85c0001 	ldmdale	ip, {r0}^
    444c:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    4450:	03000017 	movweq	r0, #23
    4454:	9f7f7c00 	svcls	0x007f7c00
	...
    4460:	000017fc 	strdeq	r1, [r0], -ip
    4464:	000018a0 	andeq	r1, r0, r0, lsr #17
    4468:	a0500001 	subsge	r0, r0, r1
    446c:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    4470:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4474:	5001f300 	andpl	pc, r1, r0, lsl #6
    4478:	0019149f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    447c:	00196000 	andseq	r6, r9, r0
    4480:	50000100 	andpl	r0, r0, r0, lsl #2
    4484:	00001960 	andeq	r1, r0, r0, ror #18
    4488:	000019a4 	andeq	r1, r0, r4, lsr #19
    448c:	01f30004 	mvnseq	r0, r4
    4490:	19a49f50 	stmibne	r4!, {r4, r6, r8, r9, sl, fp, ip, pc}
    4494:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4498:	00010000 	andeq	r0, r1, r0
    449c:	00000050 	andeq	r0, r0, r0, asr r0
    44a0:	00000000 	andeq	r0, r0, r0
    44a4:	0017fc00 	andseq	pc, r7, r0, lsl #24
    44a8:	0018a000 	andseq	sl, r8, r0
    44ac:	51000100 	mrspl	r0, (UNDEF: 16)
    44b0:	000018a0 	andeq	r1, r0, r0, lsr #17
    44b4:	00001914 	andeq	r1, r0, r4, lsl r9
    44b8:	01f30004 	mvnseq	r0, r4
    44bc:	19149f51 	ldmdbne	r4, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
    44c0:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    44c4:	00010000 	andeq	r0, r1, r0
    44c8:	00196051 	andseq	r6, r9, r1, asr r0
    44cc:	0019a400 	andseq	sl, r9, r0, lsl #8
    44d0:	f3000400 	vshl.u8	d0, d0, d0
    44d4:	a49f5101 	ldrge	r5, [pc], #257	; 44dc <SVC_STACK_SIZE+0x4dc>
    44d8:	b0000019 	andlt	r0, r0, r9, lsl r0
    44dc:	01000019 	tsteq	r0, r9, lsl r0
    44e0:	00005100 	andeq	r5, r0, r0, lsl #2
    44e4:	00000000 	andeq	r0, r0, r0
    44e8:	17fc0000 	ldrbne	r0, [ip, r0]!
    44ec:	188c0000 	stmne	ip, {}	; <UNPREDICTABLE>
    44f0:	00010000 	andeq	r0, r1, r0
    44f4:	00188c52 	andseq	r8, r8, r2, asr ip
    44f8:	00191400 	andseq	r1, r9, r0, lsl #8
    44fc:	f3000400 	vshl.u8	d0, d0, d0
    4500:	149f5201 	ldrne	r5, [pc], #513	; 4508 <SVC_STACK_SIZE+0x508>
    4504:	40000019 	andmi	r0, r0, r9, lsl r0
    4508:	01000019 	tsteq	r0, r9, lsl r0
    450c:	19405200 	stmdbne	r0, {r9, ip, lr}^
    4510:	19600000 	stmdbne	r0!, {}^	; <UNPREDICTABLE>
    4514:	00020000 	andeq	r0, r2, r0
    4518:	19604f90 	stmdbne	r0!, {r4, r7, r8, r9, sl, fp, lr}^
    451c:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4520:	00040000 	andeq	r0, r4, r0
    4524:	9f5201f3 	svcls	0x005201f3
    4528:	000019a4 	andeq	r1, r0, r4, lsr #19
    452c:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    4530:	00520001 	subseq	r0, r2, r1
    4534:	00000000 	andeq	r0, r0, r0
    4538:	fc000000 	stc2	0, cr0, [r0], {-0}
    453c:	80000017 	andhi	r0, r0, r7, lsl r0
    4540:	01000018 	tsteq	r0, r8, lsl r0
    4544:	18805300 	stmne	r0, {r8, r9, ip, lr}
    4548:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    454c:	00020000 	andeq	r0, r2, r0
    4550:	18a04f90 	stmiane	r0!, {r4, r7, r8, r9, sl, fp, lr}
    4554:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    4558:	00040000 	andeq	r0, r4, r0
    455c:	9f5301f3 	svcls	0x005301f3
    4560:	00001914 	andeq	r1, r0, r4, lsl r9
    4564:	0000192c 	andeq	r1, r0, ip, lsr #18
    4568:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    456c:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4570:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    4574:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4578:	0019a49f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    457c:	0019b000 	andseq	fp, r9, r0
    4580:	53000100 	movwpl	r0, #256	; 0x100
	...
    458c:	000017fc 	strdeq	r1, [r0], -ip
    4590:	00001804 	andeq	r1, r0, r4, lsl #16
    4594:	00910002 	addseq	r0, r1, r2
    4598:	00001804 	andeq	r1, r0, r4, lsl #16
    459c:	0000190c 	andeq	r1, r0, ip, lsl #18
    45a0:	047d0002 	ldrbteq	r0, [sp], #-2
    45a4:	00001914 	andeq	r1, r0, r4, lsl r9
    45a8:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    45ac:	047d0002 	ldrbteq	r0, [sp], #-2
	...
    45b8:	00001818 	andeq	r1, r0, r8, lsl r8
    45bc:	00001970 	andeq	r1, r0, r0, ror r9
    45c0:	90900005 	addsls	r0, r0, r5
    45c4:	80089302 	andhi	r9, r8, r2, lsl #6
    45c8:	b0000019 	andlt	r0, r0, r9, lsl r0
    45cc:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    45d0:	02909000 	addseq	r9, r0, #0
    45d4:	00000893 	muleq	r0, r3, r8
    45d8:	00000000 	andeq	r0, r0, r0
    45dc:	18400000 	stmdane	r0, {}^	; <UNPREDICTABLE>
    45e0:	18780000 	ldmdane	r8!, {}^	; <UNPREDICTABLE>
    45e4:	00050000 	andeq	r0, r5, r0
    45e8:	93029490 	movwls	r9, #9360	; 0x2490
    45ec:	00187808 	andseq	r7, r8, r8, lsl #16
    45f0:	00188000 	andseq	r8, r8, r0
    45f4:	73000a00 	movwvc	r0, #2560	; 0xa00
    45f8:	1c007100 	stfnes	f7, [r0], {-0}
    45fc:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4600:	0018809f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    4604:	0018a000 	andseq	sl, r8, r0
    4608:	92000b00 	andls	r0, r0, #0, 22
    460c:	0071004f 	rsbseq	r0, r1, pc, asr #32
    4610:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4614:	18a09f25 	stmiane	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    4618:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    461c:	000c0000 	andeq	r0, ip, r0
    4620:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    4624:	f71c5101 			; <UNDEFINED> instruction: 0xf71c5101
    4628:	9f25f72c 	svcls	0x0025f72c
    462c:	00001914 	andeq	r1, r0, r4, lsl r9
    4630:	0000195c 	andeq	r1, r0, ip, asr r9
    4634:	94900005 	ldrls	r0, [r0], #5
    4638:	5c089302 	stcpl	3, cr9, [r8], {2}
    463c:	60000019 	andvs	r0, r0, r9, lsl r0
    4640:	0b000019 	bleq	46ac <SVC_STACK_SIZE+0x6ac>
    4644:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4648:	f71c0071 			; <UNDEFINED> instruction: 0xf71c0071
    464c:	9f25f72c 	svcls	0x0025f72c
    4650:	00001960 	andeq	r1, r0, r0, ror #18
    4654:	000019a4 	andeq	r1, r0, r4, lsr #19
    4658:	01f3000c 	mvnseq	r0, ip
    465c:	5101f353 	tstpl	r1, r3, asr r3
    4660:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    4664:	19a49f25 	stmibne	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    4668:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    466c:	00050000 	andeq	r0, r5, r0
    4670:	93029490 	movwls	r9, #9360	; 0x2490
    4674:	0019a808 	andseq	sl, r9, r8, lsl #16
    4678:	0019b000 	andseq	fp, r9, r0
    467c:	73000a00 	movwvc	r0, #2560	; 0xa00
    4680:	1c007100 	stfnes	f7, [r0], {-0}
    4684:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4688:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    468c:	00000000 	andeq	r0, r0, r0
    4690:	00184000 	andseq	r4, r8, r0
    4694:	0018e000 	andseq	lr, r8, r0
    4698:	90000500 	andls	r0, r0, r0, lsl #10
    469c:	08930295 	ldmeq	r3, {r0, r2, r4, r7, r9}
    46a0:	000018e0 	andeq	r1, r0, r0, ror #17
    46a4:	00001914 	andeq	r1, r0, r4, lsl r9
    46a8:	01f3000c 	mvnseq	r0, ip
    46ac:	5001f352 	andpl	pc, r1, r2, asr r3	; <UNPREDICTABLE>
    46b0:	f72cf71c 			; <UNDEFINED> instruction: 0xf72cf71c
    46b4:	19149f25 	ldmdbne	r4, {r0, r2, r5, r8, r9, sl, fp, ip, pc}
    46b8:	19480000 	stmdbne	r8, {}^	; <UNPREDICTABLE>
    46bc:	00050000 	andeq	r0, r5, r0
    46c0:	93029590 	movwls	r9, #9616	; 0x2590
    46c4:	00194808 	andseq	r4, r9, r8, lsl #16
    46c8:	00196000 	andseq	r6, r9, r0
    46cc:	7c000700 	stcvc	7, cr0, [r0], {-0}
    46d0:	f72cf700 			; <UNDEFINED> instruction: 0xf72cf700
    46d4:	19609f25 	stmdbne	r0!, {r0, r2, r5, r8, r9, sl, fp, ip, pc}^
    46d8:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    46dc:	000c0000 	andeq	r0, ip, r0
    46e0:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
    46e4:	f71c5001 			; <UNDEFINED> instruction: 0xf71c5001
    46e8:	9f25f72c 	svcls	0x0025f72c
    46ec:	000019a4 	andeq	r1, r0, r4, lsr #19
    46f0:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    46f4:	95900005 	ldrls	r0, [r0, #5]
    46f8:	00089302 	andeq	r9, r8, r2, lsl #6
    46fc:	00000000 	andeq	r0, r0, r0
    4700:	5c000000 	stcpl	0, cr0, [r0], {-0}
    4704:	a4000019 	strge	r0, [r0], #-25	; 0xffffffe7
    4708:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    470c:	02949000 	addseq	r9, r4, #0
    4710:	19a40893 	stmibne	r4!, {r0, r1, r4, r7, fp}
    4714:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4718:	000a0000 	andeq	r0, sl, r0
    471c:	0000089e 	muleq	r0, lr, r8
    4720:	00000000 	andeq	r0, r0, r0
    4724:	0000bff0 	strdeq	fp, [r0], -r0
    4728:	00000000 	andeq	r0, r0, r0
    472c:	18900000 	ldmne	r0, {}	; <UNPREDICTABLE>
    4730:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    4734:	00050000 	andeq	r0, r5, r0
    4738:	93029490 	movwls	r9, #9360	; 0x2490
    473c:	00195c08 	andseq	r5, r9, r8, lsl #24
    4740:	0019a400 	andseq	sl, r9, r0, lsl #8
    4744:	90000500 	andls	r0, r0, r0, lsl #10
    4748:	08930293 	ldmeq	r3, {r0, r1, r4, r7, r9}
	...
    4754:	00001914 	andeq	r1, r0, r4, lsl r9
    4758:	00001924 	andeq	r1, r0, r4, lsr #18
    475c:	95900005 	ldrls	r0, [r0, #5]
    4760:	00089302 	andeq	r9, r8, r2, lsl #6
    4764:	00000000 	andeq	r0, r0, r0
    4768:	a0000000 	andge	r0, r0, r0
    476c:	e0000018 	and	r0, r0, r8, lsl r0
    4770:	01000018 	tsteq	r0, r8, lsl r0
    4774:	00005400 	andeq	r5, r0, r0, lsl #8
    4778:	00000000 	andeq	r0, r0, r0
    477c:	18a00000 	stmiane	r0!, {}	; <UNPREDICTABLE>
    4780:	18ac0000 	stmiane	ip!, {}	; <UNPREDICTABLE>
    4784:	00090000 	andeq	r0, r9, r0
    4788:	250290f5 	strcs	r9, [r2, #-245]	; 0xffffff0b
    478c:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    4790:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4794:	00000000 	andeq	r0, r0, r0
    4798:	0018a000 	andseq	sl, r8, r0
    479c:	0018d000 	andseq	sp, r8, r0
    47a0:	f5000900 			; <UNDEFINED> instruction: 0xf5000900
    47a4:	f7250291 			; <UNDEFINED> instruction: 0xf7250291
    47a8:	9f00f72c 	svcls	0x0000f72c
	...
    47b4:	000018e0 	andeq	r1, r0, r0, ror #17
    47b8:	00001910 	andeq	r1, r0, r0, lsl r9
    47bc:	00540001 	subseq	r0, r4, r1
    47c0:	00000000 	andeq	r0, r0, r0
    47c4:	e0000000 	and	r0, r0, r0
    47c8:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
    47cc:	09000019 	stmdbeq	r0, {r0, r3, r4}
    47d0:	0290f500 	addseq	pc, r0, #0, 10
    47d4:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    47d8:	00009f00 	andeq	r9, r0, r0, lsl #30
    47dc:	00000000 	andeq	r0, r0, r0
    47e0:	18e00000 	stmiane	r0!, {}^	; <UNPREDICTABLE>
    47e4:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
    47e8:	00090000 	andeq	r0, r9, r0
    47ec:	250291f5 	strcs	r9, [r2, #-501]	; 0xfffffe0b
    47f0:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
    47f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47f8:	00000000 	andeq	r0, r0, r0
    47fc:	00196000 	andseq	r6, r9, r0
    4800:	0019a400 	andseq	sl, r9, r0, lsl #8
    4804:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    4810:	00001960 	andeq	r1, r0, r0, ror #18
    4814:	00001970 	andeq	r1, r0, r0, ror r9
    4818:	90f50009 	rscsls	r0, r5, r9
    481c:	2cf72502 	cfldr64cs	mvdx2, [r7], #8
    4820:	009f00f7 	ldrsheq	r0, [pc], r7
    4824:	00000000 	andeq	r0, r0, r0
    4828:	60000000 	andvs	r0, r0, r0
    482c:	80000019 	andhi	r0, r0, r9, lsl r0
    4830:	09000019 	stmdbeq	r0, {r0, r3, r4}
    4834:	0291f500 	addseq	pc, r1, #0, 10
    4838:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
    483c:	00009f00 	andeq	r9, r0, r0, lsl #30
    4840:	00000000 	andeq	r0, r0, r0
    4844:	19a40000 	stmibne	r4!, {}	; <UNPREDICTABLE>
    4848:	19a80000 	stmibne	r8!, {}	; <UNPREDICTABLE>
    484c:	00050000 	andeq	r0, r5, r0
    4850:	93029490 	movwls	r9, #9360	; 0x2490
    4854:	0019a808 	andseq	sl, r9, r8, lsl #16
    4858:	0019b000 	andseq	fp, r9, r0
    485c:	73000a00 	movwvc	r0, #2560	; 0xa00
    4860:	1c007100 	stfnes	f7, [r0], {-0}
    4864:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
    4868:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    486c:	00000000 	andeq	r0, r0, r0
    4870:	0019b000 	andseq	fp, r9, r0
    4874:	0019f000 	andseq	pc, r9, r0
    4878:	50000100 	andpl	r0, r0, r0, lsl #2
    487c:	000019f0 	strdeq	r1, [r0], -r0
    4880:	00001a2c 	andeq	r1, r0, ip, lsr #20
    4884:	88910003 	ldmhi	r1, {r0, r1}
    4888:	001a2c7d 	andseq	r2, sl, sp, ror ip
    488c:	001be800 	andseq	lr, fp, r0, lsl #16
    4890:	f3000400 	vshl.u8	d0, d0, d0
    4894:	009f5001 	addseq	r5, pc, r1
    4898:	00000000 	andeq	r0, r0, r0
    489c:	b0000000 	andlt	r0, r0, r0
    48a0:	f4000019 	vst4.8	{d0-d3}, [r0 :64], r9
    48a4:	01000019 	tsteq	r0, r9, lsl r0
    48a8:	19f45100 	ldmibne	r4!, {r8, ip, lr}^
    48ac:	1be80000 	blne	ffa048b4 <IRQ_STACK_BASE+0xbba048b4>
    48b0:	00030000 	andeq	r0, r3, r0
    48b4:	007cf891 			; <UNDEFINED> instruction: 0x007cf891
    48b8:	00000000 	andeq	r0, r0, r0
    48bc:	b0000000 	andlt	r0, r0, r0
    48c0:	d8000019 	stmdale	r0, {r0, r3, r4}
    48c4:	01000019 	tsteq	r0, r9, lsl r0
    48c8:	19d85200 	ldmibne	r8, {r9, ip, lr}^
    48cc:	1be80000 	blne	ffa048d4 <IRQ_STACK_BASE+0xbba048d4>
    48d0:	00030000 	andeq	r0, r3, r0
    48d4:	007d9891 			; <UNDEFINED> instruction: 0x007d9891
    48d8:	00000000 	andeq	r0, r0, r0
    48dc:	b0000000 	andlt	r0, r0, r0
    48e0:	0f000019 	svceq	0x00000019
    48e4:	0100001a 	tsteq	r0, sl, lsl r0
    48e8:	1a0f5300 	bne	3d94f0 <IRQ_STACK_SIZE+0x3d14f0>
    48ec:	1be80000 	blne	ffa048f4 <IRQ_STACK_BASE+0xbba048f4>
    48f0:	00030000 	andeq	r0, r3, r0
    48f4:	007d9491 			; <UNDEFINED> instruction: 0x007d9491
    48f8:	00000000 	andeq	r0, r0, r0
    48fc:	b0000000 	andlt	r0, r0, r0
    4900:	b4000019 	strlt	r0, [r0], #-25	; 0xffffffe7
    4904:	02000019 	andeq	r0, r0, #25
    4908:	b4009100 	strlt	r9, [r0], #-256	; 0xffffff00
    490c:	c4000019 	strgt	r0, [r0], #-25	; 0xffffffe7
    4910:	02000019 	andeq	r0, r0, #25
    4914:	c4007c00 	strgt	r7, [r0], #-3072	; 0xfffff400
    4918:	e8000019 	stmda	r0, {r0, r3, r4}
    491c:	0200001b 	andeq	r0, r0, #27
    4920:	00009100 	andeq	r9, r0, r0, lsl #2
    4924:	00000000 	andeq	r0, r0, r0
    4928:	10000000 	andne	r0, r0, r0
    492c:	1c00001a 	stcne	0, cr0, [r0], {26}
    4930:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    4934:	7dd09100 	ldfvcp	f1, [r0]
    4938:	001a1c9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    493c:	001a4400 	andseq	r4, sl, r0, lsl #8
    4940:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4944:	00001a44 	andeq	r1, r0, r4, asr #20
    4948:	00001a50 	andeq	r1, r0, r0, asr sl
    494c:	505c0001 	subspl	r0, ip, r1
    4950:	9400001a 	strls	r0, [r0], #-26	; 0xffffffe6
    4954:	0100001a 	tsteq	r0, sl, lsl r0
    4958:	1a945600 	bne	fe51a160 <IRQ_STACK_BASE+0xba51a160>
    495c:	1aa00000 	bne	fe804964 <IRQ_STACK_BASE+0xba804964>
    4960:	00010000 	andeq	r0, r1, r0
    4964:	001aa05c 	andseq	sl, sl, ip, asr r0
    4968:	001be800 	andseq	lr, fp, r0, lsl #16
    496c:	91000300 	mrsls	r0, LR_irq
    4970:	00007cf4 	strdeq	r7, [r0], -r4
    4974:	00000000 	andeq	r0, r0, r0
    4978:	1a100000 	bne	404980 <IRQ_STACK_SIZE+0x3fc980>
    497c:	1be00000 	blne	ff804984 <IRQ_STACK_BASE+0xbb804984>
    4980:	00030000 	andeq	r0, r3, r0
    4984:	e07d8891 			; <UNDEFINED> instruction: 0xe07d8891
    4988:	e400001b 	str	r0, [r0], #-27	; 0xffffffe5
    498c:	0100001b 	tsteq	r0, fp, lsl r0
    4990:	1be45600 	blne	ff91a198 <IRQ_STACK_BASE+0xbb91a198>
    4994:	1be80000 	blne	ffa0499c <IRQ_STACK_BASE+0xbba0499c>
    4998:	00030000 	andeq	r0, r3, r0
    499c:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    49a0:	00000000 	andeq	r0, r0, r0
    49a4:	44000000 	strmi	r0, [r0], #-0
    49a8:	4800001a 	stmdami	r0, {r1, r3, r4}
    49ac:	0100001a 	tsteq	r0, sl, lsl r0
    49b0:	1a485500 	bne	1219db8 <STACK_SIZE+0xa19db8>
    49b4:	1a500000 	bne	14049bc <STACK_SIZE+0xc049bc>
    49b8:	00050000 	andeq	r0, r5, r0
    49bc:	24380075 	ldrtcs	r0, [r8], #-117	; 0xffffff8b
    49c0:	001a509f 	mulseq	sl, pc, r0	; <UNPREDICTABLE>
    49c4:	001a5c00 	andseq	r5, sl, r0, lsl #24
    49c8:	75000d00 	strvc	r0, [r0, #-3328]	; 0xfffff300
    49cc:	76243800 	strtvc	r3, [r4], -r0, lsl #16
    49d0:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    49d4:	9f211aff 	svcls	0x00211aff
    49d8:	00001a94 	muleq	r0, r4, sl
    49dc:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
    49e0:	00550001 	subseq	r0, r5, r1
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	94000000 	strls	r0, [r0], #-0
    49ec:	b400001a 	strlt	r0, [r0], #-26	; 0xffffffe6
    49f0:	0100001a 	tsteq	r0, sl, lsl r0
    49f4:	00005500 	andeq	r5, r0, r0, lsl #10
    49f8:	00000000 	andeq	r0, r0, r0
    49fc:	1a940000 	bne	fe504a04 <IRQ_STACK_BASE+0xba504a04>
    4a00:	1be00000 	blne	ff804a08 <IRQ_STACK_BASE+0xbb804a08>
    4a04:	00030000 	andeq	r0, r3, r0
    4a08:	007d8891 			; <UNDEFINED> instruction: 0x007d8891
    4a0c:	00000000 	andeq	r0, r0, r0
    4a10:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4a14:	1400001a 	strne	r0, [r0], #-26	; 0xffffffe6
    4a18:	0b00001b 	bleq	4a8c <SVC_STACK_SIZE+0xa8c>
    4a1c:	7d809100 	stfvcd	f1, [r0]
    4a20:	7c910194 	ldfvcs	f0, [r1], {148}	; 0x94
    4a24:	9f4b231c 	svcls	0x004b231c
    4a28:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    4a2c:	00001be8 	andeq	r1, r0, r8, ror #23
    4a30:	8091000b 	addshi	r0, r1, fp
    4a34:	9101947d 	tstls	r1, sp, ror r4
    4a38:	4b231c7c 	blmi	8cbc30 <STACK_SIZE+0xcbc30>
    4a3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a40:	00000000 	andeq	r0, r0, r0
    4a44:	001af800 	andseq	pc, sl, r0, lsl #16
    4a48:	001b1800 	andseq	r1, fp, r0, lsl #16
    4a4c:	30000200 	andcc	r0, r0, r0, lsl #4
    4a50:	001b189f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    4a54:	001b2c00 	andseq	r2, fp, r0, lsl #24
    4a58:	91000b00 	tstls	r0, r0, lsl #22
    4a5c:	01947d9c 			; <UNDEFINED> instruction: 0x01947d9c
    4a60:	231c7c91 	tstcs	ip, #37120	; 0x9100
    4a64:	1ba89f55 	blne	fea2c7c0 <IRQ_STACK_BASE+0xbaa2c7c0>
    4a68:	1be80000 	blne	ffa04a70 <IRQ_STACK_BASE+0xbba04a70>
    4a6c:	000b0000 	andeq	r0, fp, r0
    4a70:	947d9c91 	ldrbtls	r9, [sp], #-3217	; 0xfffff36f
    4a74:	1c7c9101 	ldfnep	f1, [ip], #-4
    4a78:	009f5523 	addseq	r5, pc, r3, lsr #10
    4a7c:	00000000 	andeq	r0, r0, r0
    4a80:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4a84:	4c00001b 	stcmi	0, cr0, [r0], {27}
    4a88:	0200001b 	andeq	r0, r0, #27
    4a8c:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    4a90:	9800001b 	stmdals	r0, {r0, r1, r3, r4}
    4a94:	0100001b 	tsteq	r0, fp, lsl r0
    4a98:	1b985700 	blne	fe61a6a0 <IRQ_STACK_BASE+0xba61a6a0>
    4a9c:	1b9c0000 	blne	fe704aa4 <IRQ_STACK_BASE+0xba704aa4>
    4aa0:	00030000 	andeq	r0, r3, r0
    4aa4:	9c9f7f77 	ldcls	15, cr7, [pc], {119}	; 0x77
    4aa8:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    4aac:	0100001b 	tsteq	r0, fp, lsl r0
    4ab0:	00005700 	andeq	r5, r0, r0, lsl #14
    4ab4:	00000000 	andeq	r0, r0, r0
    4ab8:	1b4c0000 	blne	1304ac0 <STACK_SIZE+0xb04ac0>
    4abc:	1b600000 	blne	1804ac4 <STACK_SIZE+0x1004ac4>
    4ac0:	00020000 	andeq	r0, r2, r0
    4ac4:	1b609f30 	blne	182c78c <STACK_SIZE+0x102c78c>
    4ac8:	1b6c0000 	blne	1b04ad0 <STACK_SIZE+0x1304ad0>
    4acc:	00010000 	andeq	r0, r1, r0
    4ad0:	001b6c53 	andseq	r6, fp, r3, asr ip
    4ad4:	001b7000 	andseq	r7, fp, r0
    4ad8:	73000300 	movwvc	r0, #768	; 0x300
    4adc:	1b709f7f 	blne	1c2c8e0 <STACK_SIZE+0x142c8e0>
    4ae0:	1b940000 	blne	fe504ae8 <IRQ_STACK_BASE+0xba504ae8>
    4ae4:	00010000 	andeq	r0, r1, r0
    4ae8:	00000053 	andeq	r0, r0, r3, asr r0
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	001b3800 	andseq	r3, fp, r0, lsl #16
    4af4:	001b4800 	andseq	r4, fp, r0, lsl #16
    4af8:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4afc:	00001b48 	andeq	r1, r0, r8, asr #22
    4b00:	00001b4c 	andeq	r1, r0, ip, asr #22
    4b04:	94910013 	ldrls	r0, [r1], #19
    4b08:	007c067d 	rsbseq	r0, ip, sp, ror r6
    4b0c:	00730070 	rsbseq	r0, r3, r0, ror r0
    4b10:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4b14:	13160001 	tstne	r6, #1
    4b18:	001b4c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    4b1c:	001be800 	andseq	lr, fp, r0, lsl #16
    4b20:	91001e00 	tstls	r0, r0, lsl #28
    4b24:	91067d94 			; <UNDEFINED> instruction: 0x91067d94
    4b28:	91067d98 			; <UNDEFINED> instruction: 0x91067d98
    4b2c:	94067d9c 	strls	r7, [r6], #-3484	; 0xfffff264
    4b30:	1aff0801 	bne	fffc6b3c <IRQ_STACK_BASE+0xbbfc6b3c>
    4b34:	067d9091 			; <UNDEFINED> instruction: 0x067d9091
    4b38:	2829301a 	stmdacs	r9!, {r1, r3, r4, ip, sp}
    4b3c:	13160001 	tstne	r6, #1
    4b40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b44:	00000000 	andeq	r0, r0, r0
    4b48:	001b6000 	andseq	r6, fp, r0
    4b4c:	001b6800 	andseq	r6, fp, r0, lsl #16
    4b50:	72000600 	andvc	r0, r0, #0, 12
    4b54:	22007500 	andcs	r7, r0, #0, 10
    4b58:	001b689f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    4b5c:	001b8400 	andseq	r8, fp, r0, lsl #8
    4b60:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4b6c:	0000008c 	andeq	r0, r0, ip, lsl #1
    4b70:	000000a7 	andeq	r0, r0, r7, lsr #1
    4b74:	a7500001 	ldrbge	r0, [r0, -r1]
    4b78:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4b7c:	01000000 	mrseq	r0, (UNDEF: 0)
    4b80:	00b85400 	adcseq	r5, r8, r0, lsl #8
    4b84:	00bb0000 	adcseq	r0, fp, r0
    4b88:	00010000 	andeq	r0, r1, r0
    4b8c:	0000bb50 	andeq	fp, r0, r0, asr fp
    4b90:	0000bc00 	andeq	fp, r0, r0, lsl #24
    4b94:	f3000400 	vshl.u8	d0, d0, d0
    4b98:	bc9f5001 	ldclt	0, cr5, [pc], {1}
    4b9c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    4ba0:	01000000 	mrseq	r0, (UNDEF: 0)
    4ba4:	00cc5000 	sbceq	r5, ip, r0
    4ba8:	01300000 	teqeq	r0, r0
    4bac:	00010000 	andeq	r0, r1, r0
    4bb0:	00013054 	andeq	r3, r1, r4, asr r0
    4bb4:	00013400 	andeq	r3, r1, r0, lsl #8
    4bb8:	f3000400 	vshl.u8	d0, d0, d0
    4bbc:	009f5001 	addseq	r5, pc, r1
    4bc0:	00000000 	andeq	r0, r0, r0
    4bc4:	24000000 	strcs	r0, [r0], #-0
    4bc8:	2c000000 	stccs	0, cr0, [r0], {-0}
    4bcc:	01000000 	mrseq	r0, (UNDEF: 0)
    4bd0:	002c5000 	eoreq	r5, ip, r0
    4bd4:	00400000 	subeq	r0, r0, r0
    4bd8:	00040000 	andeq	r0, r4, r0
    4bdc:	9f5001f3 	svcls	0x005001f3
	...
    4bec:	00000040 	andeq	r0, r0, r0, asr #32
    4bf0:	40500001 	subsmi	r0, r0, r1
    4bf4:	8c000000 	stchi	0, cr0, [r0], {-0}
    4bf8:	04000000 	streq	r0, [r0], #-0
    4bfc:	5001f300 	andpl	pc, r1, r0, lsl #6
    4c00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c04:	00000000 	andeq	r0, r0, r0
    4c08:	00001000 	andeq	r1, r0, r0
    4c0c:	00001400 	andeq	r1, r0, r0, lsl #8
    4c10:	7b000c00 	blvc	7c18 <SVC_STACK_SIZE+0x3c18>
    4c14:	93049308 	movwls	r9, #17160	; 0x4308
    4c18:	93107b04 	tstls	r0, #4, 22	; 0x1000
    4c1c:	14049304 	strne	r9, [r4], #-772	; 0xfffffcfc
    4c20:	20000000 	andcs	r0, r0, r0
    4c24:	0c000000 	stceq	0, cr0, [r0], {-0}
    4c28:	93007c00 	movwls	r7, #3072	; 0xc00
    4c2c:	7b049304 	blvc	129844 <IRQ_STACK_SIZE+0x121844>
    4c30:	93049310 	movwls	r9, #17168	; 0x4310
    4c34:	00003c04 	andeq	r3, r0, r4, lsl #24
    4c38:	00004000 	andeq	r4, r0, r0
    4c3c:	71001100 	mrsvc	r1, (UNDEF: 16)
    4c40:	80801100 	addhi	r1, r0, r0, lsl #2
    4c44:	939f1a40 	orrsls	r1, pc, #64, 20	; 0x40000
    4c48:	57049304 	strpl	r9, [r4, -r4, lsl #6]
    4c4c:	04930493 	ldreq	r0, [r3], #1171	; 0x493
    4c50:	00000040 	andeq	r0, r0, r0, asr #32
    4c54:	0000008c 	andeq	r0, r0, ip, lsl #1
    4c58:	08930007 	ldmeq	r3, {r0, r1, r2}
    4c5c:	93049357 	movwls	r9, #17239	; 0x4357
    4c60:	00000004 	andeq	r0, r0, r4
    4c64:	00000000 	andeq	r0, r0, r0
    4c68:	00001000 	andeq	r1, r0, r0
    4c6c:	00004000 	andeq	r4, r0, r0
    4c70:	30000200 	andcc	r0, r0, r0, lsl #4
    4c74:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c78:	00006c00 	andeq	r6, r0, r0, lsl #24
    4c7c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    4c80:	0000006c 	andeq	r0, r0, ip, rrx
    4c84:	0000007c 	andeq	r0, r0, ip, ror r0
    4c88:	7f750003 	svcvc	0x00750003
    4c8c:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    4c90:	00008c00 	andeq	r8, r0, r0, lsl #24
    4c94:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    4ca0:	0000003c 	andeq	r0, r0, ip, lsr r0
    4ca4:	00000040 	andeq	r0, r0, r0, asr #32
    4ca8:	00730008 	rsbseq	r0, r3, r8
    4cac:	00702432 	rsbseq	r2, r0, r2, lsr r4
    4cb0:	00409f22 	subeq	r9, r0, r2, lsr #30
    4cb4:	00780000 	rsbseq	r0, r8, r0
    4cb8:	00010000 	andeq	r0, r1, r0
    4cbc:	00007854 	andeq	r7, r0, r4, asr r8
    4cc0:	00007c00 	andeq	r7, r0, r0, lsl #24
    4cc4:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    4cc8:	007c9f7c 	rsbseq	r9, ip, ip, ror pc
    4ccc:	008c0000 	addeq	r0, ip, r0
    4cd0:	00010000 	andeq	r0, r1, r0
    4cd4:	00000054 	andeq	r0, r0, r4, asr r0
    4cd8:	00000000 	andeq	r0, r0, r0
    4cdc:	00008c00 	andeq	r8, r0, r0, lsl #24
    4ce0:	0000b400 	andeq	fp, r0, r0, lsl #8
    4ce4:	50000100 	andpl	r0, r0, r0, lsl #2
    4ce8:	000000b4 	strheq	r0, [r0], -r4
    4cec:	000000d8 	ldrdeq	r0, [r0], -r8
    4cf0:	01f30004 	mvnseq	r0, r4
    4cf4:	00009f50 	andeq	r9, r0, r0, asr pc
    4cf8:	00000000 	andeq	r0, r0, r0
    4cfc:	008c0000 	addeq	r0, ip, r0
    4d00:	00900000 	addseq	r0, r0, r0
    4d04:	00010000 	andeq	r0, r1, r0
    4d08:	00009051 	andeq	r9, r0, r1, asr r0
    4d0c:	00009800 	andeq	r9, r0, r0, lsl #16
    4d10:	71000400 	tstvc	r0, r0, lsl #8
    4d14:	989f7c84 	ldmls	pc, {r2, r7, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    4d18:	b4000000 	strlt	r0, [r0], #-0
    4d1c:	04000000 	streq	r0, [r0], #-0
    4d20:	7c817100 	stfvcs	f7, [r1], {0}
    4d24:	0000b49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    4d28:	0000d800 	andeq	sp, r0, r0, lsl #16
    4d2c:	f3000400 	vshl.u8	d0, d0, d0
    4d30:	009f5101 	addseq	r5, pc, r1, lsl #2
    4d34:	00000000 	andeq	r0, r0, r0
    4d38:	8c000000 	stchi	0, cr0, [r0], {-0}
    4d3c:	b4000000 	strlt	r0, [r0], #-0
    4d40:	01000000 	mrseq	r0, (UNDEF: 0)
    4d44:	00b45200 	adcseq	r5, r4, r0, lsl #4
    4d48:	00d80000 	sbcseq	r0, r8, r0
    4d4c:	00010000 	andeq	r0, r1, r0
    4d50:	00000055 	andeq	r0, r0, r5, asr r0
    4d54:	00000000 	andeq	r0, r0, r0
    4d58:	0000a800 	andeq	sl, r0, r0, lsl #16
    4d5c:	0000b400 	andeq	fp, r0, r0, lsl #8
    4d60:	50000100 	andpl	r0, r0, r0, lsl #2
    4d64:	000000b4 	strheq	r0, [r0], -r4
    4d68:	000000c4 	andeq	r0, r0, r4, asr #1
    4d6c:	c4540001 	ldrbgt	r0, [r4], #-1
    4d70:	c7000000 	strgt	r0, [r0, -r0]
    4d74:	01000000 	mrseq	r0, (UNDEF: 0)
    4d78:	00c75000 	sbceq	r5, r7, r0
    4d7c:	00d00000 	sbcseq	r0, r0, r0
    4d80:	00030000 	andeq	r0, r3, r0
    4d84:	d09f7f74 	addsle	r7, pc, r4, ror pc	; <UNPREDICTABLE>
    4d88:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    4d8c:	01000000 	mrseq	r0, (UNDEF: 0)
    4d90:	00005400 	andeq	r5, r0, r0, lsl #8
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	03600000 	cmneq	r0, #0
    4d9c:	03880000 	orreq	r0, r8, #0
    4da0:	00010000 	andeq	r0, r1, r0
    4da4:	00038856 	andeq	r8, r3, r6, asr r8
    4da8:	00038b00 	andeq	r8, r3, r0, lsl #22
    4dac:	51000100 	mrspl	r0, (UNDEF: 16)
    4db0:	0000038b 	andeq	r0, r0, fp, lsl #7
    4db4:	0000038c 	andeq	r0, r0, ip, lsl #7
    4db8:	7f760003 	svcvc	0x00760003
    4dbc:	00038c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
    4dc0:	00049c00 	andeq	r9, r4, r0, lsl #24
    4dc4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    4dd0:	00000398 	muleq	r0, r8, r3
    4dd4:	000003a0 	andeq	r0, r0, r0, lsr #7
    4dd8:	b8500001 	ldmdalt	r0, {r0}^
    4ddc:	c4000003 	strgt	r0, [r0], #-3
    4de0:	01000003 	tsteq	r0, r3
    4de4:	042c5000 	strteq	r5, [ip], #-0
    4de8:	04300000 	ldrteq	r0, [r0], #-0
    4dec:	00010000 	andeq	r0, r1, r0
    4df0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4dfc:	00001c00 	andeq	r1, r0, r0, lsl #24
    4e00:	50000100 	andpl	r0, r0, r0, lsl #2
    4e04:	0000001c 	andeq	r0, r0, ip, lsl r0
    4e08:	00000030 	andeq	r0, r0, r0, lsr r0
    4e0c:	79710003 	ldmdbvc	r1!, {r0, r1}^
    4e10:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e14:	00004c00 	andeq	r4, r0, r0, lsl #24
    4e18:	f3000400 	vshl.u8	d0, d0, d0
    4e1c:	009f5001 	addseq	r5, pc, r1
    4e20:	00000000 	andeq	r0, r0, r0
    4e24:	2c000000 	stccs	0, cr0, [r0], {-0}
    4e28:	44000000 	strmi	r0, [r0], #-0
    4e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    4e30:	00005000 	andeq	r5, r0, r0
    4e34:	00000000 	andeq	r0, r0, r0
    4e38:	070c0000 	streq	r0, [ip, -r0]
    4e3c:	07380000 	ldreq	r0, [r8, -r0]!
    4e40:	00010000 	andeq	r0, r1, r0
    4e44:	00073850 	andeq	r3, r7, r0, asr r8
    4e48:	00079400 	andeq	r9, r7, r0, lsl #8
    4e4c:	f3000400 	vshl.u8	d0, d0, d0
    4e50:	009f5001 	addseq	r5, pc, r1
    4e54:	00000000 	andeq	r0, r0, r0
    4e58:	54000000 	strpl	r0, [r0], #-0
    4e5c:	bf000008 	svclt	0x00000008
    4e60:	01000008 	tsteq	r0, r8
    4e64:	08bf5000 	ldmeq	pc!, {ip, lr}	; <UNPREDICTABLE>
    4e68:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    4e6c:	00040000 	andeq	r0, r4, r0
    4e70:	9f5001f3 	svcls	0x005001f3
    4e74:	000008c0 	andeq	r0, r0, r0, asr #17
    4e78:	000008c4 	andeq	r0, r0, r4, asr #17
    4e7c:	c4500001 	ldrbgt	r0, [r0], #-1
    4e80:	34000008 	strcc	r0, [r0], #-8
    4e84:	04000009 	streq	r0, [r0], #-9
    4e88:	5001f300 	andpl	pc, r1, r0, lsl #6
    4e8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e90:	00000000 	andeq	r0, r0, r0
    4e94:	00094000 	andeq	r4, r9, r0
    4e98:	00094400 	andeq	r4, r9, r0, lsl #8
    4e9c:	52000100 	andpl	r0, r0, #0, 2
	...
    4ea8:	00000a8c 	andeq	r0, r0, ip, lsl #21
    4eac:	00000ac0 	andeq	r0, r0, r0, asr #21
    4eb0:	c0500001 	subsgt	r0, r0, r1
    4eb4:	9c00000a 	stcls	0, cr0, [r0], {10}
    4eb8:	0400000b 	streq	r0, [r0], #-11
    4ebc:	5001f300 	andpl	pc, r1, r0, lsl #6
    4ec0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ec4:	00000000 	andeq	r0, r0, r0
    4ec8:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4ecc:	000b0800 	andeq	r0, fp, r0, lsl #16
    4ed0:	51000100 	mrspl	r0, (UNDEF: 16)
    4ed4:	00000b08 	andeq	r0, r0, r8, lsl #22
    4ed8:	00000b2c 	andeq	r0, r0, ip, lsr #22
    4edc:	01710003 	cmneq	r1, r3
    4ee0:	000b689f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
    4ee4:	000b6c00 	andeq	r6, fp, r0, lsl #24
    4ee8:	51000100 	mrspl	r0, (UNDEF: 16)
    4eec:	00000b6c 	andeq	r0, r0, ip, ror #22
    4ef0:	00000b70 	andeq	r0, r0, r0, ror fp
    4ef4:	01710003 	cmneq	r1, r3
    4ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4efc:	00000000 	andeq	r0, r0, r0
    4f00:	000a8c00 	andeq	r8, sl, r0, lsl #24
    4f04:	000aa400 	andeq	sl, sl, r0, lsl #8
    4f08:	52000100 	andpl	r0, r0, #0, 2
    4f0c:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4f10:	00000b30 	andeq	r0, r0, r0, lsr fp
    4f14:	30530001 	subscc	r0, r3, r1
    4f18:	9c00000b 	stcls	0, cr0, [r0], {11}
    4f1c:	0400000b 	streq	r0, [r0], #-11
    4f20:	5201f300 	andpl	pc, r1, #0, 6
    4f24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f28:	00000000 	andeq	r0, r0, r0
    4f2c:	000a9c00 	andeq	r9, sl, r0, lsl #24
    4f30:	000aa400 	andeq	sl, sl, r0, lsl #8
    4f34:	52000100 	andpl	r0, r0, #0, 2
    4f38:	00000aa4 	andeq	r0, r0, r4, lsr #21
    4f3c:	00000b78 	andeq	r0, r0, r8, ror fp
    4f40:	00530001 	subseq	r0, r3, r1
    4f44:	00000000 	andeq	r0, r0, r0
    4f48:	9c000000 	stcls	0, cr0, [r0], {-0}
    4f4c:	d000000b 	andle	r0, r0, fp
    4f50:	0100000b 	tsteq	r0, fp
    4f54:	0bd05000 	bleq	ff418f5c <IRQ_STACK_BASE+0xbb418f5c>
    4f58:	0cc00000 	stcleq	0, cr0, [r0], {0}
    4f5c:	00040000 	andeq	r0, r4, r0
    4f60:	9f5001f3 	svcls	0x005001f3
	...
    4f6c:	00000b9c 	muleq	r0, ip, fp
    4f70:	00000c18 	andeq	r0, r0, r8, lsl ip
    4f74:	18510001 	ldmdane	r1, {r0}^
    4f78:	3c00000c 	stccc	0, cr0, [r0], {12}
    4f7c:	0300000c 	movweq	r0, #12
    4f80:	9f017100 	svcls	0x00017100
    4f84:	00000c78 	andeq	r0, r0, r8, ror ip
    4f88:	00000c7c 	andeq	r0, r0, ip, ror ip
    4f8c:	7c510001 	mrrcvc	0, 0, r0, r1, cr1
    4f90:	8000000c 	andhi	r0, r0, ip
    4f94:	0300000c 	movweq	r0, #12
    4f98:	9f017100 	svcls	0x00017100
	...
    4fa4:	00000b9c 	muleq	r0, ip, fp
    4fa8:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    4fac:	b4520001 	ldrblt	r0, [r2], #-1
    4fb0:	4000000b 	andmi	r0, r0, fp
    4fb4:	0100000c 	tsteq	r0, ip
    4fb8:	0c405300 	mcrreq	3, 0, r5, r0, cr0
    4fbc:	0cc00000 	stcleq	0, cr0, [r0], {0}
    4fc0:	00040000 	andeq	r0, r4, r0
    4fc4:	9f5201f3 	svcls	0x005201f3
	...
    4fd0:	00000bac 	andeq	r0, r0, ip, lsr #23
    4fd4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    4fd8:	b4520001 	ldrblt	r0, [r2], #-1
    4fdc:	6c00000b 	stcvs	0, cr0, [r0], {11}
    4fe0:	0100000c 	tsteq	r0, ip
    4fe4:	0c6c5300 	stcleq	3, cr5, [ip], #-0
    4fe8:	0c740000 	ldcleq	0, cr0, [r4], #-0
    4fec:	00030000 	andeq	r0, r3, r0
    4ff0:	749f7c73 	ldrvc	r7, [pc], #3187	; 4ff8 <SVC_STACK_SIZE+0xff8>
    4ff4:	8800000c 	stmdahi	r0, {r2, r3}
    4ff8:	0100000c 	tsteq	r0, ip
    4ffc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5008:	00140000 	andseq	r0, r4, r0
    500c:	00010000 	andeq	r0, r1, r0
    5010:	00001450 	andeq	r1, r0, r0, asr r4
    5014:	00008400 	andeq	r8, r0, r0, lsl #8
    5018:	f3000400 	vshl.u8	d0, d0, d0
    501c:	009f5001 	addseq	r5, pc, r1
    5020:	00000000 	andeq	r0, r0, r0
    5024:	84000000 	strhi	r0, [r0], #-0
    5028:	a7000000 	strge	r0, [r0, -r0]
    502c:	01000000 	mrseq	r0, (UNDEF: 0)
    5030:	00a75000 	adceq	r5, r7, r0
    5034:	00a80000 	adceq	r0, r8, r0
    5038:	00040000 	andeq	r0, r4, r0
    503c:	9f5001f3 	svcls	0x005001f3
    5040:	000000a8 	andeq	r0, r0, r8, lsr #1
    5044:	000000c0 	andeq	r0, r0, r0, asr #1
    5048:	c0500001 	subsgt	r0, r0, r1
    504c:	3c000000 	stccc	0, cr0, [r0], {-0}
    5050:	04000001 	streq	r0, [r0], #-1
    5054:	5001f300 	andpl	pc, r1, r0, lsl #6
    5058:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    505c:	00000000 	andeq	r0, r0, r0
    5060:	00008400 	andeq	r8, r0, r0, lsl #8
    5064:	00009c00 	andeq	r9, r0, r0, lsl #24
    5068:	51000100 	mrspl	r0, (UNDEF: 16)
    506c:	0000009c 	muleq	r0, ip, r0
    5070:	000000a8 	andeq	r0, r0, r8, lsr #1
    5074:	01f30004 	mvnseq	r0, r4
    5078:	00a89f51 	adceq	r9, r8, r1, asr pc
    507c:	00c80000 	sbceq	r0, r8, r0
    5080:	00010000 	andeq	r0, r1, r0
    5084:	0000c851 	andeq	ip, r0, r1, asr r8
    5088:	00013c00 	andeq	r3, r1, r0, lsl #24
    508c:	f3000400 	vshl.u8	d0, d0, d0
    5090:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    509c:	04000000 	streq	r0, [r0], #-0
    50a0:	01000000 	mrseq	r0, (UNDEF: 0)
    50a4:	00045000 	andeq	r5, r4, r0
    50a8:	00d00000 	sbcseq	r0, r0, r0
    50ac:	00040000 	andeq	r0, r4, r0
    50b0:	9f5001f3 	svcls	0x005001f3
	...
    50bc:	00000084 	andeq	r0, r0, r4, lsl #1
    50c0:	000000a0 	andeq	r0, r0, r0, lsr #1
    50c4:	4e900008 	cdpmi	0, 9, cr0, cr0, cr8, {0}
    50c8:	4f900493 	svcmi	0x00900493
    50cc:	00a00493 	umlaleq	r0, r0, r3, r4	; <UNPREDICTABLE>
    50d0:	00d00000 	sbcseq	r0, r0, r0
    50d4:	00160000 	andseq	r0, r6, r0
    50d8:	250293f5 	strcs	r9, [r2, #-1013]	; 0xfffffc0b
    50dc:	250292f5 	strcs	r9, [r2, #-757]	; 0xfffffd0b
    50e0:	0825f41b 	stmdaeq	r5!, {r0, r1, r3, r4, sl, ip, sp, lr, pc}
    50e4:	00000000 	andeq	r0, r0, r0
    50e8:	3ff00000 	svccc	0x00f00000	; IMB
    50ec:	00009f1c 	andeq	r9, r0, ip, lsl pc
    50f0:	00000000 	andeq	r0, r0, r0
    50f4:	01240000 	teqeq	r4, r0
    50f8:	01400000 	mrseq	r0, (UNDEF: 64)
    50fc:	00010000 	andeq	r0, r1, r0
    5100:	00014050 	andeq	r4, r1, r0, asr r0
    5104:	00016400 	andeq	r6, r1, r0, lsl #8
    5108:	70000300 	andvc	r0, r0, r0, lsl #6
    510c:	01649f01 	cmneq	r4, r1, lsl #30
    5110:	016c0000 	cmneq	ip, r0
    5114:	00010000 	andeq	r0, r1, r0
    5118:	00017450 	andeq	r7, r1, r0, asr r4
    511c:	00019000 	andeq	r9, r1, r0
    5120:	70000300 	andvc	r0, r0, r0, lsl #6
    5124:	00009f01 	andeq	r9, r0, r1, lsl #30
    5128:	00000000 	andeq	r0, r0, r0
    512c:	01400000 	mrseq	r0, (UNDEF: 64)
    5130:	01640000 	cmneq	r4, r0
    5134:	00010000 	andeq	r0, r1, r0
    5138:	0001645c 	andeq	r6, r1, ip, asr r4
    513c:	00016c00 	andeq	r6, r1, r0, lsl #24
    5140:	73000400 	movwvc	r0, #1024	; 0x400
    5144:	749f0620 	ldrvc	r0, [pc], #1568	; 514c <SVC_STACK_SIZE+0x114c>
    5148:	90000001 	andls	r0, r0, r1
    514c:	01000001 	tsteq	r0, r1
    5150:	00005c00 	andeq	r5, r0, r0, lsl #24
    5154:	00000000 	andeq	r0, r0, r0
    5158:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    515c:	01d00000 	bicseq	r0, r0, r0
    5160:	00040000 	andeq	r0, r4, r0
    5164:	9f7dd891 	svcls	0x007dd891
    5168:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    516c:	000001d8 	ldrdeq	r0, [r0], -r8
    5170:	d85c0001 	ldmdale	ip, {r0}^
    5174:	fc000001 	stc2	0, cr0, [r0], {1}
    5178:	03000001 	movweq	r0, #1
    517c:	9f017c00 	svcls	0x00017c00
    5180:	000001fc 	strdeq	r0, [r0], -ip
    5184:	00000204 	andeq	r0, r0, r4, lsl #4
    5188:	0c5c0001 	mrrceq	0, 0, r0, ip, cr1
    518c:	28000002 	stmdacs	r0, {r1}
    5190:	03000002 	movweq	r0, #2
    5194:	9f017c00 	svcls	0x00017c00
	...
    51a0:	000001d8 	ldrdeq	r0, [r0], -r8
    51a4:	000001fc 	strdeq	r0, [r0], -ip
    51a8:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    51ac:	04000001 	streq	r0, [r0], #-1
    51b0:	04000002 	streq	r0, [r0], #-2
    51b4:	06207300 	strteq	r7, [r0], -r0, lsl #6
    51b8:	00020c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    51bc:	00022800 	andeq	r2, r2, r0, lsl #16
    51c0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    51cc:	0000026c 	andeq	r0, r0, ip, ror #4
    51d0:	00000294 	muleq	r0, r4, r2
    51d4:	94500001 	ldrbls	r0, [r0], #-1
    51d8:	e0000002 	and	r0, r0, r2
    51dc:	01000002 	tsteq	r0, r2
    51e0:	02e05600 	rsceq	r5, r0, #0, 12
    51e4:	03380000 	teqeq	r8, #0
    51e8:	00040000 	andeq	r0, r4, r0
    51ec:	9f5001f3 	svcls	0x005001f3
	...
    51f8:	0000026c 	andeq	r0, r0, ip, ror #4
    51fc:	00000298 	muleq	r0, r8, r2
    5200:	98510001 	ldmdals	r1, {r0}^
    5204:	00000002 	andeq	r0, r0, r2
    5208:	01000003 	tsteq	r0, r3
    520c:	03005500 	movweq	r5, #1280	; 0x500
    5210:	03040000 	movweq	r0, #16384	; 0x4000
    5214:	00040000 	andeq	r0, r4, r0
    5218:	9f5101f3 	svcls	0x005101f3
    521c:	00000304 	andeq	r0, r0, r4, lsl #6
    5220:	00000334 	andeq	r0, r0, r4, lsr r3
    5224:	34550001 	ldrbcc	r0, [r5], #-1
    5228:	38000003 	stmdacc	r0, {r0, r1}
    522c:	04000003 	streq	r0, [r0], #-3
    5230:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5234:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5238:	00000000 	andeq	r0, r0, r0
    523c:	00026c00 	andeq	r6, r2, r0, lsl #24
    5240:	0002af00 	andeq	sl, r2, r0, lsl #30
    5244:	52000100 	andpl	r0, r0, #0, 2
    5248:	000002af 	andeq	r0, r0, pc, lsr #5
    524c:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5250:	d0570001 	subsle	r0, r7, r1
    5254:	38000002 	stmdacc	r0, {r1}
    5258:	04000003 	streq	r0, [r0], #-3
    525c:	5201f300 	andpl	pc, r1, #0, 6
    5260:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5264:	00000000 	andeq	r0, r0, r0
    5268:	00033800 	andeq	r3, r3, r0, lsl #16
    526c:	00035800 	andeq	r5, r3, r0, lsl #16
    5270:	50000100 	andpl	r0, r0, r0, lsl #2
    5274:	00000358 	andeq	r0, r0, r8, asr r3
    5278:	000003dc 	ldrdeq	r0, [r0], -ip
    527c:	dc550001 	mrrcle	0, 0, r0, r5, cr1
    5280:	e4000003 	str	r0, [r0], #-3
    5284:	03000003 	movweq	r0, #3
    5288:	9f017500 	svcls	0x00017500
    528c:	000003e4 	andeq	r0, r0, r4, ror #7
    5290:	00000430 	andeq	r0, r0, r0, lsr r4
    5294:	00550001 	subseq	r0, r5, r1
    5298:	00000000 	andeq	r0, r0, r0
    529c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    52a0:	58000003 	stmdapl	r0, {r0, r1}
    52a4:	01000003 	tsteq	r0, r3
    52a8:	03585000 	cmpeq	r8, #0
    52ac:	04300000 	ldrteq	r0, [r0], #-0
    52b0:	00010000 	andeq	r0, r1, r0
    52b4:	00000056 	andeq	r0, r0, r6, asr r0
    52b8:	00000000 	andeq	r0, r0, r0
    52bc:	00043c00 	andeq	r3, r4, r0, lsl #24
    52c0:	00044400 	andeq	r4, r4, r0, lsl #8
    52c4:	7b000300 	blvc	5ecc <SVC_STACK_SIZE+0x1ecc>
    52c8:	04449f44 	strbeq	r9, [r4], #-3908	; 0xfffff0bc
    52cc:	05300000 	ldreq	r0, [r0, #-0]!
    52d0:	00010000 	andeq	r0, r1, r0
    52d4:	00053056 	andeq	r3, r5, r6, asr r0
    52d8:	00054000 	andeq	r4, r5, r0
    52dc:	7b000300 	blvc	5ee4 <SVC_STACK_SIZE+0x1ee4>
    52e0:	05409f45 	strbeq	r9, [r0, #-3909]	; 0xfffff0bb
    52e4:	062c0000 	strteq	r0, [ip], -r0
    52e8:	00010000 	andeq	r0, r1, r0
    52ec:	00000056 	andeq	r0, r0, r6, asr r0
    52f0:	00000000 	andeq	r0, r0, r0
    52f4:	00043c00 	andeq	r3, r4, r0, lsl #24
    52f8:	00054c00 	andeq	r4, r5, r0, lsl #24
    52fc:	3a000200 	bcc	5b04 <SVC_STACK_SIZE+0x1b04>
    5300:	00054c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    5304:	00057400 	andeq	r7, r5, r0, lsl #8
    5308:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    530c:	00000574 	andeq	r0, r0, r4, ror r5
    5310:	00000578 	andeq	r0, r0, r8, ror r5
    5314:	9f400002 	svcls	0x00400002
    5318:	000005e8 	andeq	r0, r0, r8, ror #11
    531c:	00000608 	andeq	r0, r0, r8, lsl #12
    5320:	08570001 	ldmdaeq	r7, {r0}^
    5324:	24000006 	strcs	r0, [r0], #-6
    5328:	02000006 	andeq	r0, r0, #6
    532c:	249f3a00 	ldrcs	r3, [pc], #2560	; 5334 <SVC_STACK_SIZE+0x1334>
    5330:	2c000006 	stccs	0, cr0, [r0], {6}
    5334:	01000006 	tsteq	r0, r6
    5338:	00005700 	andeq	r5, r0, r0, lsl #14
    533c:	00000000 	andeq	r0, r0, r0
    5340:	043c0000 	ldrteq	r0, [ip], #-0
    5344:	05300000 	ldreq	r0, [r0, #-0]!
    5348:	00020000 	andeq	r0, r2, r0
    534c:	05309f30 	ldreq	r9, [r0, #-3888]!	; 0xfffff0d0
    5350:	05400000 	strbeq	r0, [r0, #-0]
    5354:	00020000 	andeq	r0, r2, r0
    5358:	05409f31 	strbeq	r9, [r0, #-3889]	; 0xfffff0cf
    535c:	062c0000 	strteq	r0, [ip], -r0
    5360:	00010000 	andeq	r0, r1, r0
    5364:	00000054 	andeq	r0, r0, r4, asr r0
    5368:	00000000 	andeq	r0, r0, r0
    536c:	00043c00 	andeq	r3, r4, r0, lsl #24
    5370:	00059c00 	andeq	r9, r5, r0, lsl #24
    5374:	30000200 	andcc	r0, r0, r0, lsl #4
    5378:	00059c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
    537c:	0005b400 	andeq	fp, r5, r0, lsl #8
    5380:	5c000100 	stfpls	f0, [r0], {-0}
    5384:	000005c8 	andeq	r0, r0, r8, asr #11
    5388:	000005d4 	ldrdeq	r0, [r0], -r4
    538c:	e85c0001 	ldmda	ip, {r0}^
    5390:	f8000005 			; <UNDEFINED> instruction: 0xf8000005
    5394:	02000005 	andeq	r0, r0, #5
    5398:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    539c:	00000005 	andeq	r0, r0, r5
    53a0:	01000006 	tsteq	r0, r6
    53a4:	06085000 	streq	r5, [r8], -r0
    53a8:	062c0000 	strteq	r0, [ip], -r0
    53ac:	00020000 	andeq	r0, r2, r0
    53b0:	00009f30 	andeq	r9, r0, r0, lsr pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	05600000 	strbeq	r0, [r0, #-0]!
    53bc:	05780000 	ldrbeq	r0, [r8, #-0]!
    53c0:	00010000 	andeq	r0, r1, r0
    53c4:	00057850 	andeq	r7, r5, r0, asr r8
    53c8:	00058800 	andeq	r8, r5, r0, lsl #16
    53cc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    53d0:	00000624 	andeq	r0, r0, r4, lsr #12
    53d4:	00000628 	andeq	r0, r0, r8, lsr #12
    53d8:	28500001 	ldmdacs	r0, {r0}^
    53dc:	2c000006 	stccs	0, cr0, [r0], {6}
    53e0:	01000006 	tsteq	r0, r6
    53e4:	00005500 	andeq	r5, r0, r0, lsl #10
    53e8:	00000000 	andeq	r0, r0, r0
    53ec:	05780000 	ldrbeq	r0, [r8, #-0]!
    53f0:	05880000 	streq	r0, [r8]
    53f4:	00020000 	andeq	r0, r2, r0
    53f8:	059c9f30 	ldreq	r9, [ip, #3888]	; 0xf30
    53fc:	05d40000 	ldrbeq	r0, [r4]
    5400:	00010000 	andeq	r0, r1, r0
    5404:	00000053 	andeq	r0, r0, r3, asr r0
    5408:	00000000 	andeq	r0, r0, r0
    540c:	00043c00 	andeq	r3, r4, r0, lsl #24
    5410:	00044400 	andeq	r4, r4, r0, lsl #8
    5414:	7b000300 	blvc	601c <SVC_STACK_SIZE+0x201c>
    5418:	04449f44 	strbeq	r9, [r4], #-3908	; 0xfffff0bc
    541c:	04540000 	ldrbeq	r0, [r4], #-0
    5420:	00010000 	andeq	r0, r1, r0
    5424:	00045456 	andeq	r5, r4, r6, asr r4
    5428:	0004d800 	andeq	sp, r4, r0, lsl #16
    542c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5430:	000004d8 	ldrdeq	r0, [r0], -r8
    5434:	000004e0 	andeq	r0, r0, r0, ror #9
    5438:	01750003 	cmneq	r5, r3
    543c:	0004e09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    5440:	00056000 	andeq	r6, r5, r0
    5444:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    5448:	00000608 	andeq	r0, r0, r8, lsl #12
    544c:	00000624 	andeq	r0, r0, r4, lsr #12
    5450:	00550001 	subseq	r0, r5, r1
    5454:	00000000 	andeq	r0, r0, r0
    5458:	Address 0x00005458 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	40000194 	mulmi	r0, r4, r1
  14:	00000558 	andeq	r0, r0, r8, asr r5
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	08690002 	stmdaeq	r9!, {r1}^
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	400006ec 	andmi	r0, r0, ip, ror #13
  34:	00001844 	andeq	r1, r0, r4, asr #16
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	1e8e0002 	cdpne	0, 8, cr0, cr14, cr2, {0}
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40001f30 	andmi	r1, r0, r0, lsr pc
  54:	00000280 	andeq	r0, r0, r0, lsl #5
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	221e0002 	andscs	r0, lr, #2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	400021b0 			; <UNDEFINED> instruction: 0x400021b0
  74:	00001c34 	andeq	r1, r0, r4, lsr ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	38590002 	ldmdacc	r9, {r1}^
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40003de4 	andmi	r3, r0, r4, ror #27
  94:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	3a9d0002 	bcc	fe7400b4 <IRQ_STACK_BASE+0xba7400b4>
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40003f18 	andmi	r3, r0, r8, lsl pc
  b4:	00000040 	andeq	r0, r0, r0, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	3b740002 	blcc	1d000d4 <STACK_SIZE+0x15000d4>
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40003f58 	andmi	r3, r0, r8, asr pc
  d4:	0000049c 	muleq	r0, ip, r4
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	44da0002 	ldrbmi	r0, [sl], #2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	400043f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	45930002 	ldrmi	r0, [r3, #2]
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	40004410 	andmi	r4, r0, r0, lsl r4
 114:	000000b4 	strheq	r0, [r0], -r4
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	47050002 	strmi	r0, [r5, -r2]
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	400044c4 	andmi	r4, r0, r4, asr #9
 134:	00000cc0 	andeq	r0, r0, r0, asr #25
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	4d980002 	ldcmi	0, cr0, [r8, #8]
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	40005184 	andmi	r5, r0, r4, lsl #3
 154:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4f340002 	svcmi	0x00340002
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	400052c0 	andmi	r5, r0, r0, asr #5
 174:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	55150002 	ldrpl	r0, [r5, #-2]
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	400058f0 	strdmi	r5, [r0], -r0
 194:	0000012c 	andeq	r0, r0, ip, lsr #2
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	55910002 	ldrpl	r0, [r1, #2]
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40005a1c 	andmi	r5, r0, ip, lsl sl
 1b4:	00000544 	andeq	r0, r0, r4, asr #10
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	56060002 	strpl	r0, [r6], -r2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40000000 	andmi	r0, r0, r0
 1d4:	00000194 	muleq	r0, r4, r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000156 	andeq	r0, r0, r6, asr r1
       4:	004d0002 	subeq	r0, sp, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	00010000 	andeq	r0, r1, r0
      1c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
      20:	6f697470 	svcvs	0x00697470
      24:	00632e6e 	rsbeq	r2, r3, lr, ror #28
      28:	70000000 	andvc	r0, r0, r0
      2c:	6c5f6263 	lfmvs	f6, 2, [pc], {99}	; 0x63
      30:	2e747369 	cdpcs	3, 7, cr7, cr4, cr9, {3}
      34:	00000068 	andeq	r0, r0, r8, rrx
      38:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
      3c:	5f656369 	svcpl	0x00656369
      40:	76697264 	strbtvc	r7, [r9], -r4, ror #4
      44:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
      48:	00000000 	andeq	r0, r0, r0
      4c:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
      50:	0000682e 	andeq	r6, r0, lr, lsr #16
      54:	00000000 	andeq	r0, r0, r0
      58:	01940205 	orrseq	r0, r4, r5, lsl #4
      5c:	3c034000 	stccc	0, cr4, [r3], {-0}
      60:	0a031301 	beq	c4c6c <IRQ_STACK_SIZE+0xbcc6c>
      64:	692b3166 	stmdbvs	fp!, {r1, r2, r5, r6, r8, ip, sp}
      68:	4c4b152b 	cfstr64mi	mvdx1, [fp], {43}	; 0x2b
      6c:	01040200 	mrseq	r0, R12_usr
      70:	68066606 	stmdavs	r6, {r1, r2, r9, sl, sp, lr}
      74:	2d4b2d9f 	stclcs	13, cr2, [fp, #-636]	; 0xfffffd84
      78:	4533322f 	ldrmi	r3, [r3, #-559]!	; 0xfffffdd1
      7c:	bcbbbb9f 	fldmiaxlt	fp!, {d11-d89}	;@ Deprecated
      80:	324d672f 	subcc	r6, sp, #12320768	; 0xbc0000
      84:	32652f2a 	rsbcc	r2, r5, #42, 30	; 0xa8
      88:	2f302f2b 	svccs	0x00302f2b
      8c:	03496768 	movteq	r6, #38760	; 0x9768
      90:	322e00c5 	eorcc	r0, lr, #197	; 0xc5
      94:	2d2f312a 	stfcss	f3, [pc, #-168]!	; fffffff4 <IRQ_STACK_BASE+0xbbfffff4>
      98:	2e09032b 	cdpcs	3, 0, cr0, cr9, cr11, {1}
      9c:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xfffff5fd
      a0:	4b2e7a03 	blmi	b9e8b4 <STACK_SIZE+0x39e8b4>
      a4:	4b68682f 	blmi	1a1a168 <STACK_SIZE+0x121a168>
      a8:	087ecf03 	ldmdaeq	lr!, {r0, r1, r8, r9, sl, fp, lr, pc}^
      ac:	2f658320 	svccs	0x00658320
      b0:	2b69a32f 	blcs	1a68d74 <STACK_SIZE+0x1268d74>
      b4:	519f6769 	orrspl	r6, pc, r9, ror #14
      b8:	342a302a 	strtcc	r3, [sl], #-42	; 0xffffffd6
      bc:	2b4d4dbf 	blcs	13537c0 <STACK_SIZE+0xb537c0>
      c0:	4b312b4d 	blmi	c4adfc <STACK_SIZE+0x44adfc>
      c4:	2f2a4f9f 	svccs	0x002a4f9f
      c8:	4983a331 	stmibmi	r3, {r0, r4, r5, r8, r9, sp, pc}
      cc:	49834b2f 	stmibmi	r3, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
      d0:	2f2e3a03 	svccs	0x002e3a03
      d4:	032d2f2d 	teqeq	sp, #45, 30	; 0xb4
      d8:	034c2e09 	movteq	r2, #52745	; 0xce09
      dc:	67302e76 			; <UNDEFINED> instruction: 0x67302e76
      e0:	004b6983 	subeq	r6, fp, r3, lsl #19
      e4:	02020402 	andeq	r0, r2, #33554432	; 0x2000000
      e8:	02001622 	andeq	r1, r0, #35651584	; 0x2200000
      ec:	002f0204 	eoreq	r0, pc, r4, lsl #4
      f0:	81020402 	tsthi	r2, r2, lsl #8
      f4:	02040200 	andeq	r0, r4, #0, 4
      f8:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
      fc:	02002f02 	andeq	r2, r0, #2, 30
     100:	002f0204 	eoreq	r0, pc, r4, lsl #4
     104:	81020402 	tsthi	r2, r2, lsl #8
     108:	02040200 	andeq	r0, r4, #0, 4
     10c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     110:	02002f02 	andeq	r2, r0, #2, 30
     114:	00bb0204 	adcseq	r0, fp, r4, lsl #4
     118:	03020402 	movweq	r0, #9218	; 0x2402
     11c:	02009e79 	andeq	r9, r0, #1936	; 0x790
     120:	00350204 	eorseq	r0, r5, r4, lsl #4
     124:	03020402 	movweq	r0, #9218	; 0x2402
     128:	0a032e79 	beq	cbb14 <IRQ_STACK_SIZE+0xc3b14>
     12c:	089f8366 	ldmeq	pc, {r1, r2, r5, r6, r8, r9, pc}	; <UNPREDICTABLE>
     130:	2f324922 	svccs	0x00324922
     134:	2b312b4c 	blcs	c4ae6c <STACK_SIZE+0x44ae6c>
     138:	6730302f 	ldrvs	r3, [r0, -pc, lsr #32]!
     13c:	4a7a0350 	bmi	1e80e84 <STACK_SIZE+0x1680e84>
     140:	2f2e0a03 	svccs	0x002e0a03
     144:	2b312b4c 	blcs	c4ae7c <STACK_SIZE+0x44ae7c>
     148:	6831302f 	ldmdavs	r1!, {r0, r1, r2, r3, r5, ip, sp}
     14c:	4b9f6767 	blmi	fe7d9ef0 <IRQ_STACK_BASE+0xba7d9ef0>
     150:	4c67a067 	stclmi	0, cr10, [r7], #-412	; 0xfffffe64
     154:	00020248 	andeq	r0, r2, r8, asr #4
     158:	02850101 	addeq	r0, r5, #1073741824	; 0x40000000
     15c:	00020000 	andeq	r0, r2, r0
     160:	00000027 	andeq	r0, r0, r7, lsr #32
     164:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     168:	0101000d 	tsteq	r1, sp
     16c:	00000101 	andeq	r0, r0, r1, lsl #2
     170:	00000100 	andeq	r0, r0, r0, lsl #2
     174:	70630001 	rsbvc	r0, r3, r1
     178:	632e3531 	teqvs	lr, #205520896	; 0xc400000
     17c:	00000000 	andeq	r0, r0, r0
     180:	35317063 	ldrcc	r7, [r1, #-99]!	; 0xffffff9d
     184:	0000682e 	andeq	r6, r0, lr, lsr #16
     188:	00000000 	andeq	r0, r0, r0
     18c:	06ec0205 	strbteq	r0, [ip], r5, lsl #4
     190:	c1034000 	mrsgt	r4, (UNDEF: 3)
     194:	db030102 	blle	c05a4 <IRQ_STACK_SIZE+0xb85a4>
     198:	a5039e7e 	strge	r9, [r3, #-3710]	; 0xfffff182
     19c:	03012e01 	movweq	r2, #7681	; 0x1e01
     1a0:	02f27edd 	rscseq	r7, r2, #3536	; 0xdd0
     1a4:	02a0105a 	adceq	r1, r0, #90	; 0x5a
     1a8:	804c1062 	subhi	r1, ip, r2, rrx
     1ac:	106e0284 	rsbne	r0, lr, r4, lsl #5
     1b0:	b8bc804c 	ldmlt	ip!, {r2, r3, r6, pc}
     1b4:	0180024c 	orreq	r0, r0, ip, asr #4
     1b8:	f6024c10 			; <UNDEFINED> instruction: 0xf6024c10
     1bc:	92081002 	andls	r1, r8, #2
     1c0:	4c106402 	cfldrsmi	mvf6, [r0], {2}
     1c4:	01be0380 			; <UNDEFINED> instruction: 0x01be0380
     1c8:	494b672e 	stmdbmi	fp, {r1, r2, r3, r5, r8, r9, sl, sp, lr}^
     1cc:	2e7dab03 	vaddcs.f64	d26, d13, d3
     1d0:	31db3166 	bicscc	r3, fp, r6, ror #2
     1d4:	2e7a03a0 	cdpcs	3, 7, cr0, cr10, cr0, {5}
     1d8:	79038332 	stmdbvc	r3, {r1, r4, r5, r8, r9, pc}
     1dc:	03474b66 	movteq	r4, #31590	; 0x7b66
     1e0:	03664a0d 	cmneq	r6, #53248	; 0xd000
     1e4:	31db2e73 	bicscc	r2, fp, r3, ror lr
     1e8:	38033583 	stmdacc	r3, {r0, r1, r7, r8, sl, ip, sp}
     1ec:	2f2d674a 	svccs	0x002d674a
     1f0:	4a7fbb03 	bmi	1feee04 <STACK_SIZE+0x17eee04>
     1f4:	03484949 	movteq	r4, #35145	; 0x8949
     1f8:	03664a15 	cmneq	r6, #86016	; 0x15000
     1fc:	31db2e6b 	bicscc	r2, fp, fp, ror #28
     200:	2e0f0383 	cdpcs	3, 0, cr0, cr15, cr3, {4}
     204:	4a00c403 	bmi	31218 <IRQ_STACK_SIZE+0x29218>
     208:	032f2d67 	teqeq	pc, #6592	; 0x19c0
     20c:	494a7fa7 	stmdbmi	sl, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr}^
     210:	1d034849 	stcne	8, cr4, [r3, #-292]	; 0xfffffedc
     214:	6303664a 	movwvs	r6, #13898	; 0x364a
     218:	8331db2e 	teqhi	r1, #47104	; 0xb800
     21c:	032e1703 	teqeq	lr, #786432	; 0xc0000
     220:	674a00d6 			; <UNDEFINED> instruction: 0x674a00d6
     224:	8d032f2d 	stchi	15, cr2, [r3, #-180]	; 0xffffff4c
     228:	49494a7f 	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
     22c:	4a250348 	bmi	940f54 <STACK_SIZE+0x140f54>
     230:	2c302c30 	ldccs	12, cr2, [r0], #-192	; 0xffffff40
     234:	03bb8330 			; <UNDEFINED> instruction: 0x03bb8330
     238:	32499e09 	subcc	r9, r9, #9, 28	; 0x90
     23c:	46863167 	strmi	r3, [r6], r7, ror #2
     240:	2d671335 	stclcs	3, cr1, [r7, #-212]!	; 0xffffff2c
     244:	01040200 	mrseq	r0, R12_usr
     248:	134e9f2f 	movtne	r9, #61231	; 0xef2f
     24c:	4e2f2d67 	cdpmi	13, 2, cr2, cr15, cr7, {3}
     250:	002d8313 	eoreq	r8, sp, r3, lsl r3
     254:	2f010402 	svccs	0x00010402
     258:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     25c:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     260:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     264:	2f2d6713 	svccs	0x002d6713
     268:	2d83134e 	stccs	3, cr1, [r3, #312]	; 0x138
     26c:	83134e2f 	tsthi	r3, #752	; 0x2f0
     270:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     274:	4e9f2f01 	cdpmi	15, 9, cr2, cr15, cr1, {0}
     278:	002d6713 	eoreq	r6, sp, r3, lsl r7
     27c:	2f010402 	svccs	0x00010402
     280:	67134e9f 			; <UNDEFINED> instruction: 0x67134e9f
     284:	134e2f2d 	movtne	r2, #61229	; 0xef2d
     288:	4e2f2d83 	cdpmi	13, 2, cr2, cr15, cr3, {4}
     28c:	002d8313 	eoreq	r8, sp, r3, lsl r3
     290:	2f010402 	svccs	0x00010402
     294:	2b1a4e9f 	blcs	693d18 <IRQ_STACK_SIZE+0x68bd18>
     298:	78032d32 	stmdavc	r3, {r1, r4, r5, r8, sl, fp, sp}
     29c:	2e09032e 	cdpcs	3, 0, cr0, cr9, cr14, {1}
     2a0:	0031312a 	eorseq	r3, r1, sl, lsr #2
     2a4:	30020402 	andcc	r0, r2, r2, lsl #8
     2a8:	02040200 	andeq	r0, r4, #0, 4
     2ac:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     2b0:	02004c02 	andeq	r4, r0, #512	; 0x200
     2b4:	32480204 	subcc	r0, r8, #4, 4	; 0x40000000
     2b8:	2c316950 	ldccs	9, cr6, [r1], #-320	; 0xfffffec0
     2bc:	01040200 	mrseq	r0, R12_usr
     2c0:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
     2c4:	2e0a0302 	cdpcs	3, 0, cr0, cr10, cr2, {0}
     2c8:	02040200 	andeq	r0, r4, #0, 4
     2cc:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     2d0:	02003002 	andeq	r3, r0, #2
     2d4:	482c0204 	stmdami	ip!, {r2, r9}
     2d8:	7f8b036e 	svcvc	0x008b036e
     2dc:	3603312e 	strcc	r3, [r3], -lr, lsr #2
     2e0:	2f2d679e 	svccs	0x002d679e
     2e4:	2e3d039f 	mrccs	3, 1, r0, cr13, cr15, {4}
     2e8:	2f302f2f 	svccs	0x00302f2f
     2ec:	88324930 	ldmdahi	r2!, {r4, r5, r8, fp, lr}
     2f0:	152e7a03 	strne	r7, [lr, #-2563]!	; 0xfffff5fd
     2f4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     2f8:	02004601 	andeq	r4, r0, #1048576	; 0x100000
     2fc:	0a030204 	beq	c0b14 <IRQ_STACK_SIZE+0xb8b14>
     300:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     304:	02002c02 	andeq	r2, r0, #512	; 0x200
     308:	00300204 	eorseq	r0, r0, r4, lsl #4
     30c:	2c020402 	cfstrscs	mvf0, [r2], {2}
     310:	f0036e48 			; <UNDEFINED> instruction: 0xf0036e48
     314:	03312e7e 	teqeq	r1, #2016	; 0x7e0
     318:	2d679e36 	stclcs	14, cr9, [r7, #-216]!	; 0xffffff28
     31c:	d8039f2f 	stmdale	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, pc}
     320:	2f2f2e00 	svccs	0x002f2e00
     324:	034a4803 	movteq	r4, #43011	; 0xa803
     328:	4a032e38 	bmi	cbc10 <IRQ_STACK_SIZE+0xc3c10>
     32c:	105202f2 	ldrshne	r0, [r2], #-34	; 0xffffffde
     330:	0284644c 	addeq	r6, r4, #76, 8	; 0x4c000000
     334:	804c1062 	subhi	r1, ip, r2, rrx
     338:	106e0284 	rsbne	r0, lr, r4, lsl #5
     33c:	b8bc804c 	ldmlt	ip!, {r2, r3, r6, pc}
     340:	0180024c 	orreq	r0, r0, ip, asr #4
     344:	f6024c10 			; <UNDEFINED> instruction: 0xf6024c10
     348:	92081002 	andls	r1, r8, #2
     34c:	4c106402 	cfldrsmi	mvf6, [r0], {2}
     350:	01a00380 	lsleq	r0, r0, #7
     354:	9b03672e 	blls	da014 <IRQ_STACK_SIZE+0xd2014>
     358:	2f2f667f 	svccs	0x002f667f
     35c:	69324930 	ldmdbvs	r2!, {r4, r5, r8, fp, lr}
     360:	002f2b32 	eoreq	r2, pc, r2, lsr fp	; <UNPREDICTABLE>
     364:	45010402 	strmi	r0, [r1, #-1026]	; 0xfffffbfe
     368:	02040200 	andeq	r0, r4, #0, 4
     36c:	002e0b03 	eoreq	r0, lr, r3, lsl #22
     370:	2c020402 	cfstrscs	mvf0, [r2], {2}
     374:	02040200 	andeq	r0, r4, #0, 4
     378:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     37c:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     380:	2e7ed103 	expcse	f5, f3
     384:	01b00331 	lsrseq	r0, r1, r3
     388:	302fa39e 	mlacc	pc, lr, r3, sl	; <UNPREDICTABLE>
     38c:	7eb40330 	mrcvc	3, 5, r0, cr4, cr0, {1}
     390:	a6bbbb2e 	ldrtge	fp, [fp], lr, lsr #22
     394:	2e01c403 	cdpcs	4, 0, cr12, cr1, cr3, {0}
     398:	3249302f 	subcc	r3, r9, #47	; 0x2f
     39c:	002c3169 	eoreq	r3, ip, r9, ror #2
     3a0:	46010402 	strmi	r0, [r1], -r2, lsl #8
     3a4:	02040200 	andeq	r0, r4, #0, 4
     3a8:	002e0a03 	eoreq	r0, lr, r3, lsl #20
     3ac:	2c020402 	cfstrscs	mvf0, [r2], {2}
     3b0:	02040200 	andeq	r0, r4, #0, 4
     3b4:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     3b8:	6e482c02 	cdpvs	12, 4, cr2, cr8, cr2, {0}
     3bc:	2e7ead03 	cdpcs	13, 7, cr10, cr14, cr3, {0}
     3c0:	9e360331 	mrcls	3, 1, r0, cr6, cr1, {1}
     3c4:	9f2f2d67 	svcls	0x002f2d67
     3c8:	2e019b03 	vmlacs.f64	d9, d1, d3
     3cc:	30302f2f 	eorscc	r2, r0, pc, lsr #30
     3d0:	2e7e9503 	cdpcs	5, 7, cr9, cr14, cr3, {0}
     3d4:	03a6bbbb 			; <UNDEFINED> instruction: 0x03a6bbbb
     3d8:	2f2e01e3 	svccs	0x002e01e3
     3dc:	02024930 	andeq	r4, r2, #48, 18	; 0xc0000
     3e0:	71010100 	mrsvc	r0, (UNDEF: 17)
     3e4:	02000000 	andeq	r0, r0, #0
     3e8:	00001c00 	andeq	r1, r0, r0, lsl #24
     3ec:	fb010200 	blx	40bf6 <IRQ_STACK_SIZE+0x38bf6>
     3f0:	01000d0e 	tsteq	r0, lr, lsl #26
     3f4:	00010101 	andeq	r0, r1, r1, lsl #2
     3f8:	00010000 	andeq	r0, r1, r0
     3fc:	67000100 	strvs	r0, [r0, -r0, lsl #2]
     400:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
     404:	00000000 	andeq	r0, r0, r0
     408:	02050000 	andeq	r0, r5, #0
     40c:	40001f30 	andmi	r1, r0, r0, lsr pc
     410:	13011503 	movwne	r1, #5379	; 0x1503
     414:	13a213be 			; <UNDEFINED> instruction: 0x13a213be
     418:	2c3013be 	ldccs	3, cr1, [r0], #-760	; 0xfffffd08
     41c:	031c0834 	tsteq	ip, #52, 16	; 0x340000
     420:	3013d609 	andscc	sp, r3, r9, lsl #12
     424:	1c08342c 	cfstrsne	mvf3, [r8], {44}	; 0x2c
     428:	13d60903 	bicsne	r0, r6, #49152	; 0xc000
     42c:	342c312d 	strtcc	r3, [ip], #-301	; 0xfffffed3
     430:	7a033e08 	bvc	cfc58 <IRQ_STACK_SIZE+0xc7c58>
     434:	4dce084a 	stclmi	8, cr0, [lr, #296]	; 0x128
     438:	2c312d13 	ldccs	13, cr2, [r1], #-76	; 0xffffffb4
     43c:	035a0834 	cmpeq	sl, #52, 16	; 0x340000
     440:	ea084a7a 	b	212e30 <IRQ_STACK_SIZE+0x20ae30>
     444:	2c30134d 	ldccs	3, cr1, [r0], #-308	; 0xfffffecc
     448:	0903ee34 	stmdbeq	r3, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
     44c:	4d9f13d6 	ldcmi	3, cr1, [pc, #856]	; 7ac <ABORT_STACK_SIZE+0x3ac>
     450:	0213be13 	andseq	fp, r3, #304	; 0x130
     454:	0101000c 	tsteq	r1, ip
     458:	00000757 	andeq	r0, r0, r7, asr r7
     45c:	01000002 	tsteq	r0, r2
     460:	01020000 	mrseq	r0, (UNDEF: 2)
     464:	000d0efb 	strdeq	r0, [sp], -fp
     468:	01010101 	tsteq	r1, r1, lsl #2
     46c:	01000000 	mrseq	r0, (UNDEF: 0)
     470:	43010000 	movwmi	r0, #4096	; 0x1000
     474:	6f435c3a 	svcvs	0x00435c3a
     478:	6f536564 	svcvs	0x00536564
     47c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     480:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     484:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     488:	20797265 	rsbscs	r7, r9, r5, ror #4
     48c:	202b2b47 	eorcs	r2, fp, r7, asr #22
     490:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     494:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     498:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     49c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     4a0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     4a4:	61652d65 	cmnvs	r5, r5, ror #26
     4a8:	342f6962 	strtcc	r6, [pc], #-2402	; 4b0 <ABORT_STACK_SIZE+0xb0>
     4ac:	312e382e 	teqcc	lr, lr, lsr #16
     4b0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     4b4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     4b8:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     4bc:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     4c0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     4c4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     4c8:	756f535c 	strbvc	r5, [pc, #-860]!	; 174 <NOINT+0xb4>
     4cc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     4d0:	2b472079 	blcs	11c86bc <STACK_SIZE+0x9c86bc>
     4d4:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     4d8:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     4dc:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     4e0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     4e4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     4e8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     4ec:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     4f0:	72670000 	rsbvc	r0, r7, #0
     4f4:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
     4f8:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
     4fc:	00000000 	andeq	r0, r0, r0
     500:	61647473 	smcvs	18243	; 0x4743
     504:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
     508:	00000100 	andeq	r0, r0, r0, lsl #2
     50c:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
     510:	445f6563 	ldrbmi	r6, [pc], #-1379	; 518 <ABORT_STACK_SIZE+0x118>
     514:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     518:	00682e72 	rsbeq	r2, r8, r2, ror lr
     51c:	45000000 	strmi	r0, [r0, #-0]
     520:	5838474e 	ldmdapl	r8!, {r1, r2, r3, r6, r8, r9, sl, lr}
     524:	482e3631 	stmdami	lr!, {r0, r4, r5, r9, sl, ip, sp}
     528:	00000000 	andeq	r0, r0, r0
     52c:	314e4148 	cmpcc	lr, r8, asr #2
     530:	36315836 			; <UNDEFINED> instruction: 0x36315836
     534:	0000482e 	andeq	r4, r0, lr, lsr #16
     538:	41480000 	mrsmi	r0, (UNDEF: 72)
     53c:	4241544e 	submi	r5, r1, #1308622848	; 0x4e000000
     540:	482e454c 	stmdami	lr!, {r2, r3, r6, r8, sl, lr}
     544:	00000000 	andeq	r0, r0, r0
     548:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     54c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     550:	3c000002 	stccc	0, cr0, [r0], {2}
     554:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     558:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
     55c:	0000003e 	andeq	r0, r0, lr, lsr r0
     560:	05000000 	streq	r0, [r0, #-0]
     564:	0021b002 	eoreq	fp, r1, r2
     568:	04910340 	ldreq	r0, [r1], #832	; 0x340
     56c:	7a033401 	bvc	cd578 <IRQ_STACK_SIZE+0xc5578>
     570:	032f4f2e 	teqeq	pc, #46, 30	; 0xb8
     574:	cf032e7a 	svcgt	0x00032e7a
     578:	b1032e7e 	tstlt	r3, lr, ror lr
     57c:	cf032e01 	svcgt	0x00032e01
     580:	b703017e 	smlsdxlt	r3, lr, r1, r0
     584:	2f9d2e01 	svccs	0x009d2e01
     588:	2e7ec903 	cdpcs	9, 7, cr12, cr14, cr3, {0}
     58c:	034a3d03 	movteq	r3, #44291	; 0xad03
     590:	039e00fa 	orrseq	r0, lr, #250	; 0xfa
     594:	03667f86 	cmneq	r6, #536	; 0x218
     598:	036600fa 	cmneq	r6, #250	; 0xfa
     59c:	699e7fa0 	ldmibvs	lr, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
     5a0:	03314b2d 	teqeq	r1, #46080	; 0xb400
     5a4:	034a7f98 	movteq	r7, #44952	; 0xaf98
     5a8:	034a00e8 	movteq	r0, #41192	; 0xa0e8
     5ac:	032e7f9f 	teqeq	lr, #636	; 0x27c
     5b0:	2d4f2e79 	stclcs	14, cr2, [pc, #-484]	; 3d4 <NOINT+0x314>
     5b4:	7603362f 	strvc	r3, [r3], -pc, lsr #12
     5b8:	03332b2e 	teqeq	r3, #47104	; 0xb800
     5bc:	74032e0c 	strvc	r2, [r3], #-3596	; 0xfffff1f4
     5c0:	2f4b302e 	svccs	0x004b302e
     5c4:	2d302c32 	ldccs	12, cr2, [r0, #-200]!	; 0xffffff38
     5c8:	4e492d2f 	cdpmi	13, 4, cr2, cr9, cr15, {1}
     5cc:	32302c30 	eorscc	r2, r0, #48, 24	; 0x3000
     5d0:	020903a1 	andeq	r0, r9, #-2080374782	; 0x84000002
     5d4:	ad03013e 	stfges	f0, [r3, #-248]	; 0xffffff08
     5d8:	0146027e 	hvceq	24622	; 0x602e
     5dc:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     5e0:	667ea003 	ldrbtvs	sl, [lr], -r3
     5e4:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     5e8:	4a7ea003 	bmi	1fa85fc <STACK_SIZE+0x17a85fc>
     5ec:	2e01e003 	cdpcs	0, 0, cr14, cr1, cr3, {0}
     5f0:	034a0903 	movteq	r0, #43267	; 0xa903
     5f4:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     5f8:	2e75032e 	cdpcs	3, 7, cr0, cr5, cr14, {1}
     5fc:	032e0b03 	teqeq	lr, #3072	; 0xc00
     600:	0b036675 	bleq	d9fdc <IRQ_STACK_SIZE+0xd1fdc>
     604:	7e97034a 	cdpvc	3, 9, cr0, cr7, cr10, {2}
     608:	01de034a 	bicseq	r0, lr, sl, asr #6
     60c:	01029202 	tsteq	r2, r2, lsl #4
     610:	d63e0364 	ldrtle	r0, [lr], -r4, ror #6
     614:	2e780330 	mrccs	3, 3, r0, cr8, cr0, {1}
     618:	4a780336 	bmi	1e012f8 <STACK_SIZE+0x16012f8>
     61c:	4a00e303 	bmi	39230 <IRQ_STACK_SIZE+0x31230>
     620:	4a7f8303 	bmi	1fe1234 <STACK_SIZE+0x17e1234>
     624:	027e8603 	rsbseq	r8, lr, #3145728	; 0x300000
     628:	84030152 	strhi	r0, [r3], #-338	; 0xfffffeae
     62c:	fc032e02 	stc2	14, cr2, [r3], {2}
     630:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     634:	fc032e02 	stc2	14, cr2, [r3], {2}
     638:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     63c:	fc032e02 	stc2	14, cr2, [r3], {2}
     640:	84032e7d 	strhi	r2, [r3], #-3709	; 0xfffff183
     644:	30482e02 	subcc	r2, r8, r2, lsl #28
     648:	2e7dfc03 	cdpcs	12, 7, cr15, cr13, cr3, {0}
     64c:	02028203 	andeq	r8, r2, #805306368	; 0x30000000
     650:	032c017c 	teqeq	ip, #124, 2
     654:	75039e21 	strvc	r9, [r3, #-3617]	; 0xfffff1df
     658:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     65c:	667fb103 	ldrbtvs	fp, [pc], -r3, lsl #2
     660:	644f3246 	strbvs	r3, [pc], #-582	; 668 <ABORT_STACK_SIZE+0x268>
     664:	322a9408 	eorcc	r9, sl, #8, 8	; 0x8000000
     668:	03be8c08 			; <UNDEFINED> instruction: 0x03be8c08
     66c:	03d67dbe 	bicseq	r7, r6, #12160	; 0x2f80
     670:	6c132e09 	ldcvs	14, cr2, [r3], {9}
     674:	4c2e7a03 	stcmi	10, cr7, [lr], #-12
     678:	02006783 	andeq	r6, r0, #34340864	; 0x20c0000
     67c:	9f840104 	svcls	0x00840104
     680:	01750386 	cmneq	r5, r6, lsl #7
     684:	032e0b03 	teqeq	lr, #3072	; 0xc00
     688:	03342e75 	teqeq	r4, #1872	; 0x750
     68c:	83682e7a 	cmnhi	r8, #1952	; 0x7a0
     690:	359f8467 	ldrcc	r8, [pc, #1127]	; aff <ABORT_STACK_SIZE+0x6ff>
     694:	032c2f2f 	teqeq	ip, #47, 30	; 0xbc
     698:	2f364a79 	svccs	0x00364a79
     69c:	352e7703 	strcc	r7, [lr, #-1795]!	; 0xfffff8fd
     6a0:	032e0b03 	teqeq	lr, #3072	; 0xc00
     6a4:	12032e75 	andne	r2, r3, #1872	; 0x750
     6a8:	2e6f032e 	cdpcs	3, 6, cr0, cr15, cr14, {1}
     6ac:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
     6b0:	13032e6f 	movwne	r2, #15983	; 0x3e6f
     6b4:	2e6e032e 	cdpcs	3, 6, cr0, cr14, cr14, {1}
     6b8:	032e1703 	teqeq	lr, #786432	; 0xc0000
     6bc:	18032e69 	stmdane	r3, {r0, r3, r5, r6, r9, sl, fp, sp}
     6c0:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     6c4:	032e1803 	teqeq	lr, #196608	; 0x30000
     6c8:	324b2e79 	subcc	r2, fp, #1936	; 0x790
     6cc:	68032f2f 	stmdavs	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     6d0:	8383a02e 	orrhi	sl, r3, #46	; 0x2e
     6d4:	69836983 	stmibvs	r3, {r0, r1, r7, r8, fp, sp, lr}
     6d8:	2f2f6885 	svccs	0x002f6885
     6dc:	2f2f302f 	svccs	0x002f302f
     6e0:	6983312f 	stmibvs	r3, {r0, r1, r2, r3, r5, r8, ip, sp}
     6e4:	4d676784 	stclmi	7, cr6, [r7, #-528]!	; 0xfffffdf0
     6e8:	322a6a33 	eorcc	r6, sl, #208896	; 0x33000
     6ec:	33827703 	orrcc	r7, r2, #786432	; 0xc0000
     6f0:	46322933 			; <UNDEFINED> instruction: 0x46322933
     6f4:	03342b32 	teqeq	r4, #51200	; 0xc800
     6f8:	2b322e79 	blcs	c8c0e4 <STACK_SIZE+0x48c0e4>
     6fc:	2f2d2a32 	svccs	0x002d2a32
     700:	9208312f 	andls	r3, r8, #-1073741813	; 0xc000000b
     704:	9e090330 	mcrls	3, 0, r0, cr9, cr0, {1}
     708:	682c842c 	stmdavs	ip!, {r2, r3, r5, sl, pc}
     70c:	312d3064 	teqcc	sp, r4, rrx
     710:	304b2d2c 	subcc	r2, fp, ip, lsr #26
     714:	842c3034 	strthi	r3, [ip], #-52	; 0xffffffcc
     718:	6d034b4b 	vstrvs	d4, [r3, #-300]	; 0xfffffed4
     71c:	09034c66 	stmdbeq	r3, {r1, r2, r5, r6, sl, fp, lr}
     720:	0a03679e 	beq	da5a0 <IRQ_STACK_SIZE+0xd25a0>
     724:	2f2d1382 	svccs	0x002d1382
     728:	08134df3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8, sl, fp, lr}
     72c:	d7133121 	ldrle	r3, [r3, -r1, lsr #2]
     730:	312b154d 	teqcc	fp, sp, asr #10
     734:	02002208 	andeq	r2, r0, #8, 4	; 0x80000000
     738:	2e060104 	adfcss	f0, f6, f4
     73c:	6d03064a 	stcvs	6, cr0, [r3, #-296]	; 0xfffffed8
     740:	4a13034a 	bmi	4c1470 <IRQ_STACK_SIZE+0x4b9470>
     744:	034a6d03 	movteq	r6, #44291	; 0xad03
     748:	89b84a13 	ldmibhi	r8!, {r0, r1, r4, r9, fp, lr}
     74c:	312b154d 	teqcc	fp, sp, asr #10
     750:	01040200 	mrseq	r0, R12_usr
     754:	4a063e08 	bmi	18ff7c <IRQ_STACK_SIZE+0x187f7c>
     758:	02040200 	andeq	r0, r4, #0, 4
     75c:	4a600306 	bmi	180137c <STACK_SIZE+0x100137c>
     760:	02040200 	andeq	r0, r4, #0, 4
     764:	004a2003 	subeq	r2, sl, r3
     768:	03020402 	movweq	r0, #9218	; 0x2402
     76c:	02004a60 	andeq	r4, r0, #96, 20	; 0x60000
     770:	20030204 	andcs	r0, r3, r4, lsl #4
     774:	4d89b84a 	stcmi	8, cr11, [r9, #296]	; 0x128
     778:	4b6a4b13 	blmi	1a933cc <STACK_SIZE+0x12933cc>
     77c:	312b322d 	teqcc	fp, sp, lsr #4
     780:	01040200 	mrseq	r0, R12_usr
     784:	006606bc 	strhteq	r0, [r6], #-108	; 0xffffff94
     788:	06020402 	streq	r0, [r2], -r2, lsl #8
     78c:	00824c03 	addeq	r4, r2, r3, lsl #24
     790:	03020402 	movweq	r0, #9218	; 0x2402
     794:	02004a36 	andeq	r4, r0, #221184	; 0x36000
     798:	002c0204 	eoreq	r0, ip, r4, lsl #4
     79c:	03020402 	movweq	r0, #9218	; 0x2402
     7a0:	0200664c 	andeq	r6, r0, #76, 12	; 0x4c00000
     7a4:	34030204 	strcc	r0, [r3], #-516	; 0xfffffdfc
     7a8:	69a548ba 	stmibvs	r5!, {r1, r3, r4, r5, r7, fp, lr}
     7ac:	0200314a 	andeq	r3, r0, #-2147483630	; 0x80000012
     7b0:	06f40104 	ldrbteq	r0, [r4], r4, lsl #2
     7b4:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     7b8:	bf030602 	svclt	0x00030602
     7bc:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
     7c0:	c3030204 	movwgt	r0, #12804	; 0x3204
     7c4:	02002e00 	andeq	r2, r0, #0, 28
     7c8:	bd030204 	sfmlt	f0, 4, [r3, #-16]
     7cc:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     7d0:	c1030204 	tstgt	r3, r4, lsl #4
     7d4:	02009e00 	andeq	r9, r0, #0, 28
     7d8:	bf030204 	svclt	0x00030204
     7dc:	02002e7f 	andeq	r2, r0, #2032	; 0x7f0
     7e0:	c1030204 	tstgt	r3, r4, lsl #4
     7e4:	51804a00 	orrpl	r4, r0, r0, lsl #20
     7e8:	2cbc1369 	ldccs	3, cr1, [ip], #420	; 0x1a4
     7ec:	2c154e31 	ldccs	14, cr4, [r5], {49}	; 0x31
     7f0:	a24d8630 	subge	r8, sp, #48, 12	; 0x3000000
     7f4:	319f2f01 	orrscc	r2, pc, r1, lsl #30
     7f8:	11039f13 	tstne	r3, r3, lsl pc
     7fc:	9e150382 	cdpls	3, 1, cr0, cr5, cr2, {4}
     800:	352e7903 	strcc	r7, [lr, #-2307]!	; 0xfffff6fd
     804:	2b2e7903 	blcs	b9ec18 <STACK_SIZE+0x39ec18>
     808:	312b314d 	teqcc	fp, sp, asr #2
     80c:	032e6f03 	teqeq	lr, #3, 30
     810:	4d4d2e0b 	stclmi	14, cr2, [sp, #-44]	; 0xffffffd4
     814:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
     818:	312e7a03 	teqcc	lr, r3, lsl #20
     81c:	7a032a35 	bvc	cb0f8 <IRQ_STACK_SIZE+0xc30f8>
     820:	032c362e 	teqeq	ip, #48234496	; 0x2e00000
     824:	4c362e7a 	ldcmi	14, cr2, [r6], #-488	; 0xfffffe18
     828:	3048302c 	subcc	r3, r8, ip, lsr #32
     82c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     830:	66068401 	strvs	r8, [r6], -r1, lsl #8
     834:	02040200 	andeq	r0, r4, #0, 4
     838:	7ef00306 	cdpvc	3, 15, cr0, cr0, cr6, {0}
     83c:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
     840:	01920302 	orrseq	r0, r2, r2, lsl #6
     844:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     848:	02002c02 	andeq	r2, r0, #512	; 0x200
     84c:	00300204 	eorseq	r0, r0, r4, lsl #4
     850:	2c020402 	cfstrscs	mvf0, [r2], {2}
     854:	02040200 	andeq	r0, r4, #0, 4
     858:	2e7ef003 	cdpcs	0, 7, cr15, cr14, cr3, {0}
     85c:	02040200 	andeq	r0, r4, #0, 4
     860:	2e019403 	cdpcs	4, 0, cr9, cr1, cr3, {0}
     864:	02040200 	andeq	r0, r4, #0, 4
     868:	2e7eec03 	cdpcs	12, 7, cr14, cr14, cr3, {0}
     86c:	02040200 	andeq	r0, r4, #0, 4
     870:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     874:	02040200 	andeq	r0, r4, #0, 4
     878:	4a7eee03 	bmi	1fbc08c <STACK_SIZE+0x17bc08c>
     87c:	02040200 	andeq	r0, r4, #0, 4
     880:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     884:	02040200 	andeq	r0, r4, #0, 4
     888:	4a7eee03 	bmi	1fbc09c <STACK_SIZE+0x17bc09c>
     88c:	02040200 	andeq	r0, r4, #0, 4
     890:	2e019203 	cdpcs	2, 0, cr9, cr1, cr3, {0}
     894:	02040200 	andeq	r0, r4, #0, 4
     898:	4a7eee03 	bmi	1fbc0ac <STACK_SIZE+0x17bc0ac>
     89c:	02040200 	andeq	r0, r4, #0, 4
     8a0:	2e019303 	cdpcs	3, 0, cr9, cr1, cr3, {0}
     8a4:	02040200 	andeq	r0, r4, #0, 4
     8a8:	2e7eed03 	cdpcs	13, 7, cr14, cr14, cr3, {0}
     8ac:	02040200 	andeq	r0, r4, #0, 4
     8b0:	2e019003 	cdpcs	0, 0, cr9, cr1, cr3, {0}
     8b4:	2e780388 	cdpcs	3, 7, cr0, cr8, cr8, {4}
     8b8:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     8bc:	032e0a03 	teqeq	lr, #12288	; 0x3000
     8c0:	034a4a15 	movteq	r4, #43541	; 0xaa15
     8c4:	29292e0a 	stmdbcs	r9!, {r1, r3, r9, sl, fp, sp}
     8c8:	322b314f 	eorcc	r3, fp, #-1073741805	; 0xc0000013
     8cc:	332e7703 	teqcc	lr, #786432	; 0xc0000
     8d0:	032e0b03 	teqeq	lr, #3072	; 0xc00
     8d4:	76032e7a 			; <UNDEFINED> instruction: 0x76032e7a
     8d8:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
     8dc:	2e7a0334 	mrccs	3, 3, r0, cr10, cr4, {1}
     8e0:	4f2e7603 	svcmi	0x002e7603
     8e4:	322f4b51 	eorcc	r4, pc, #82944	; 0x14400
     8e8:	2f2d302c 	svccs	0x002d302c
     8ec:	2f2d2f2c 	svccs	0x002d2f2c
     8f0:	46324c31 			; <UNDEFINED> instruction: 0x46324c31
     8f4:	03c14632 	biceq	r4, r1, #52428800	; 0x3200000
     8f8:	015c0216 	cmpeq	ip, r6, lsl r2
     8fc:	040200d7 	streq	r0, [r2], #-215	; 0xffffff29
     900:	4a06d801 	bmi	1b690c <IRQ_STACK_SIZE+0x1ae90c>
     904:	02040200 	andeq	r0, r4, #0, 4
     908:	7e9d0306 	cdpvc	3, 9, cr0, cr13, cr6, {0}
     90c:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     910:	01e50302 	mvneq	r0, r2, lsl #6
     914:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     918:	02002c02 	andeq	r2, r0, #512	; 0x200
     91c:	9d030204 	sfmls	f0, 4, [r3, #-16]
     920:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     924:	e3030204 	movw	r0, #12804	; 0x3204
     928:	02002e01 	andeq	r2, r0, #1, 28
     92c:	9d030204 	sfmls	f0, 4, [r3, #-16]
     930:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
     934:	e3030204 	movw	r0, #12804	; 0x3204
     938:	de2c9e01 	cdple	14, 2, cr9, cr12, cr1, {0}
     93c:	04020083 	streq	r0, [r2], #-131	; 0xffffff7d
     940:	063e0801 	ldrteq	r0, [lr], -r1, lsl #16
     944:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     948:	94030602 	strls	r0, [r3], #-1538	; 0xfffff9fe
     94c:	0200667e 	andeq	r6, r0, #132120576	; 0x7e00000
     950:	ee030204 	cdp	2, 0, cr0, cr3, cr4, {0}
     954:	02002e01 	andeq	r2, r0, #1, 28
     958:	002c0204 	eoreq	r0, ip, r4, lsl #4
     95c:	03020402 	movweq	r0, #9218	; 0x2402
     960:	004a7e94 	umaaleq	r7, sl, r4, lr
     964:	03020402 	movweq	r0, #9218	; 0x2402
     968:	002e01ec 	eoreq	r0, lr, ip, ror #3
     96c:	03020402 	movweq	r0, #9218	; 0x2402
     970:	004a7e94 	umaaleq	r7, sl, r4, lr
     974:	03020402 	movweq	r0, #9218	; 0x2402
     978:	2c9e01ec 	ldfcss	f0, [lr], {236}	; 0xec
     97c:	b8ba7403 	ldmlt	sl!, {r0, r1, sl, ip, sp, lr}
     980:	03f21703 	mvnseq	r1, #786432	; 0xc0000
     984:	4632665b 			; <UNDEFINED> instruction: 0x4632665b
     988:	09034632 	stmdbeq	r3, {r1, r4, r5, r9, sl, lr}
     98c:	78086482 	stmdavc	r8, {r1, r7, sl, sp, lr}
     990:	6a46daee 	bvs	11b7550 <STACK_SIZE+0x9b7550>
     994:	4ad61d03 	bmi	ff587da8 <IRQ_STACK_BASE+0xbb587da8>
     998:	464e6232 			; <UNDEFINED> instruction: 0x464e6232
     99c:	7e86464e 	cdpvc	6, 8, cr4, cr6, cr14, {2}
     9a0:	2c020e03 	stccs	14, cr0, [r2], {3}
     9a4:	0200f301 	andeq	pc, r0, #67108864	; 0x4000000
     9a8:	06a00104 	strteq	r0, [r0], r4, lsl #2
     9ac:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
     9b0:	f9030602 			; <UNDEFINED> instruction: 0xf9030602
     9b4:	0200667d 	andeq	r6, r0, #131072000	; 0x7d00000
     9b8:	89030204 	stmdbhi	r3, {r2, r9}
     9bc:	02002e02 	andeq	r2, r0, #2, 28
     9c0:	002c0204 	eoreq	r0, ip, r4, lsl #4
     9c4:	03020402 	movweq	r0, #9218	; 0x2402
     9c8:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     9cc:	03020402 	movweq	r0, #9218	; 0x2402
     9d0:	002e0287 	eoreq	r0, lr, r7, lsl #5
     9d4:	03020402 	movweq	r0, #9218	; 0x2402
     9d8:	004a7df9 	strdeq	r7, [sl], #-217	; 0xffffff27
     9dc:	03020402 	movweq	r0, #9218	; 0x2402
     9e0:	2c9e0287 	lfmcs	f0, 4, [lr], {135}	; 0x87
     9e4:	0e039c9b 	mcreq	12, 0, r9, cr3, cr11, {4}
     9e8:	03ba699e 			; <UNDEFINED> instruction: 0x03ba699e
     9ec:	0333820b 	teqeq	r3, #-1342177280	; 0xb0000000
     9f0:	0b032e70 	bleq	cc3b8 <IRQ_STACK_SIZE+0xc43b8>
     9f4:	59034f2e 	stmdbpl	r3, {r1, r2, r3, r5, r8, r9, sl, fp, lr}
     9f8:	2e17032e 	cdpcs	3, 1, cr0, cr7, cr14, {1}
     9fc:	032e6903 	teqeq	lr, #49152	; 0xc000
     a00:	02008217 	andeq	r8, r0, #1879048193	; 0x70000001
     a04:	694d0104 	stmdbvs	sp, {r2, r8}^
     a08:	4b314b2d 	blmi	c536c4 <STACK_SIZE+0x4536c4>
     a0c:	2f2d2d2f 	svccs	0x002d2d2f
     a10:	2c2f2d2f 	stccs	13, cr2, [pc], #-188	; 95c <ABORT_STACK_SIZE+0x55c>
     a14:	8279032f 	rsbshi	r0, r9, #-1140850688	; 0xbc000000
     a18:	03661003 	cmneq	r6, #3
     a1c:	0a038256 	beq	e137c <IRQ_STACK_SIZE+0xd937c>
     a20:	f3013c02 			; <UNDEFINED> instruction: 0xf3013c02
     a24:	7df903a0 	ldclvc	3, cr0, [r9, #640]!	; 0x280
     a28:	0289039e 	addeq	r0, r9, #2013265922	; 0x78000002
     a2c:	f9032c2e 			; <UNDEFINED> instruction: 0xf9032c2e
     a30:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     a34:	f9032e02 			; <UNDEFINED> instruction: 0xf9032e02
     a38:	87034a7d 	smlsdxhi	r3, sp, sl, r4
     a3c:	9b2c9e02 	blls	b2824c <STACK_SIZE+0x32824c>
     a40:	9e21039c 	mcrls	3, 1, r0, cr1, cr12, {4}
     a44:	03827503 	orreq	r7, r2, #12582912	; 0xc00000
     a48:	2a164a11 	bcs	593294 <IRQ_STACK_SIZE+0x58b294>
     a4c:	03820f03 	orreq	r0, r2, #3, 30
     a50:	0f032e71 	svceq	0x00032e71
     a54:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     a58:	d60d0301 	strle	r0, [sp], -r1, lsl #6
     a5c:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     a60:	03060204 	movweq	r0, #25092	; 0x6204
     a64:	002e7dbd 	strhteq	r7, [lr], -sp
     a68:	03020402 	movweq	r0, #9218	; 0x2402
     a6c:	009e02c3 	addseq	r0, lr, r3, asr #5
     a70:	03020402 	movweq	r0, #9218	; 0x2402
     a74:	004a7dbd 	strheq	r7, [sl], #-221	; 0xffffff23
     a78:	03020402 	movweq	r0, #9218	; 0x2402
     a7c:	2c4a02c3 	sfmcs	f0, 2, [sl], {195}	; 0xc3
     a80:	2c144d6d 	ldccs	13, cr4, [r4], {109}	; 0x6d
     a84:	034b6530 	movteq	r6, #46384	; 0xb530
     a88:	034a7e93 	movteq	r7, #44691	; 0xae93
     a8c:	03ba01ec 			; <UNDEFINED> instruction: 0x03ba01ec
     a90:	034a7e94 	movteq	r7, #44692	; 0xae94
     a94:	032e01f0 	teqeq	lr, #240, 2	; 0x3c
     a98:	03667e90 	cmneq	r6, #144, 28	; 0x900
     a9c:	036601f0 	cmneq	r6, #240, 2	; 0x3c
     aa0:	9c856610 	stcls	6, cr6, [r5], {16}
     aa4:	9b038430 	blls	e1b6c <IRQ_STACK_SIZE+0xd9b6c>
     aa8:	e6032e7d 			; <UNDEFINED> instruction: 0xe6032e7d
     aac:	9a032e02 	bls	cc2bc <IRQ_STACK_SIZE+0xc42bc>
     ab0:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     ab4:	9b032e02 	blls	cc2c4 <IRQ_STACK_SIZE+0xc42c4>
     ab8:	e5032e7d 	str	r2, [r3, #-3709]	; 0xfffff183
     abc:	032c2e02 	teqeq	ip, #2, 28
     ac0:	032e7d9d 	teqeq	lr, #10048	; 0x2740
     ac4:	302e02e3 	eorcc	r0, lr, r3, ror #5
     ac8:	7d990330 	ldcvc	3, cr0, [r9, #192]	; 0xc0
     acc:	02e3032e 	rsceq	r0, r3, #-1207959552	; 0xb8000000
     ad0:	7d9d0366 	ldcvc	3, cr0, [sp, #408]	; 0x198
     ad4:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     ad8:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     adc:	02e9032e 	rsceq	r0, r9, #-1207959552	; 0xb8000000
     ae0:	7d97034a 	ldcvc	3, cr0, [r7, #296]	; 0x128
     ae4:	02e9034a 	rsceq	r0, r9, #671088641	; 0x28000001
     ae8:	7d97032e 	ldcvc	3, cr0, [r7, #184]	; 0xb8
     aec:	02eb032e 	rsceq	r0, fp, #-1207959552	; 0xb8000000
     af0:	7df50366 	ldclvc	3, cr0, [r5, #408]!	; 0x198
     af4:	01f5034a 	mvnseq	r0, sl, asr #6
     af8:	2ca08082 	stccs	0, cr8, [r0], #520	; 0x208
     afc:	30312b4c 	eorscc	r2, r1, ip, asr #22
     b00:	2e7da903 	cdpcs	9, 7, cr10, cr13, cr3, {0}
     b04:	4a02d803 	bmi	b6b18 <IRQ_STACK_SIZE+0xaeb18>
     b08:	7da9032d 	stcvc	3, cr0, [r9, #180]!	; 0xb4
     b0c:	02d7032e 	sbcseq	r0, r7, #-1207959552	; 0xb8000000
     b10:	a703302e 	strge	r3, [r3, -lr, lsr #32]
     b14:	d7032e7d 	smlsdxle	r3, sp, lr, r2
     b18:	032c2e02 	teqeq	ip, #2, 28
     b1c:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     b20:	032e02d5 	teqeq	lr, #1342177293	; 0x5000000d
     b24:	032e7dab 	teqeq	lr, #10944	; 0x2ac0
     b28:	004a02d5 	ldrdeq	r0, [sl], #-37	; 0xffffffdb
     b2c:	03030402 	movweq	r0, #13314	; 0x3402
     b30:	004a7e8b 	subeq	r7, sl, fp, lsl #29
     b34:	03030402 	movweq	r0, #13314	; 0x3402
     b38:	032e0280 	teqeq	lr, #128, 4
     b3c:	2a864a0f 	bcs	fe193380 <IRQ_STACK_BASE+0xba193380>
     b40:	032d6b2e 	teqeq	sp, #47104	; 0xb800
     b44:	032e7f87 	teqeq	lr, #540	; 0x21c
     b48:	4f4a00f5 	svcmi	0x004a00f5
     b4c:	827fa803 	rsbshi	sl, pc, #196608	; 0x30000
     b50:	032e5e03 	teqeq	lr, #3, 28	; 0x30
     b54:	4f2e00f5 	svcmi	0x002e00f5
     b58:	2e7fad03 	cdpcs	13, 7, cr10, cr15, cr3, {0}
     b5c:	73033329 	movwvc	r3, #13097	; 0x3329
     b60:	4b2d699e 	blmi	b5b1e0 <STACK_SIZE+0x35b1e0>
     b64:	2d2f4b31 	fstmdbxcs	pc!, {d4-d27}	;@ Deprecated
     b68:	2d2f2f2d 	stccs	15, cr2, [pc, #-180]!	; abc <ABORT_STACK_SIZE+0x6bc>
     b6c:	79032d83 	stmdbvc	r3, {r0, r1, r7, r8, sl, fp, sp}
     b70:	00e3032e 	rsceq	r0, r3, lr, lsr #6
     b74:	7f830366 	svcvc	0x00830366
     b78:	020a034a 	andeq	r0, sl, #671088641	; 0x28000001
     b7c:	a0f30142 	rscsge	r0, r3, r2, asr #2
     b80:	9e7df903 	cdpls	9, 7, cr15, cr13, cr3, {0}
     b84:	2e028903 	cdpcs	9, 0, cr8, cr2, cr3, {0}
     b88:	7df9032c 	ldclvc	3, cr0, [r9, #176]!	; 0xb0
     b8c:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     b90:	7df9032e 	ldclvc	3, cr0, [r9, #184]!	; 0xb8
     b94:	0287034a 	addeq	r0, r7, #671088641	; 0x28000001
     b98:	9c9b2c9e 	ldcls	12, cr2, [fp], {158}	; 0x9e
     b9c:	039e2103 	orrseq	r2, lr, #-1073741824	; 0xc0000000
     ba0:	e3038275 	movw	r8, #12917	; 0x3275
     ba4:	2c304a00 	ldccs	10, cr4, [r0], #-0
     ba8:	644c2c30 	strbvs	r2, [ip], #-3120	; 0xfffff3d0
     bac:	0402f314 	streq	pc, [r2], #-788	; 0xfffffcec
     bb0:	79010100 	stmdbvc	r1, {r8}
     bb4:	02000000 	andeq	r0, r0, #0
     bb8:	00002f00 	andeq	r2, r0, r0, lsl #30
     bbc:	fb010200 	blx	413c6 <IRQ_STACK_SIZE+0x393c6>
     bc0:	01000d0e 	tsteq	r0, lr, lsl #26
     bc4:	00010101 	andeq	r0, r1, r1, lsl #2
     bc8:	00010000 	andeq	r0, r1, r0
     bcc:	6b000100 	blvs	fd4 <ABORT_STACK_SIZE+0xbd4>
     bd0:	632e7965 	teqvs	lr, #1654784	; 0x194000
     bd4:	00000000 	andeq	r0, r0, r0
     bd8:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
     bdc:	645f6563 	ldrbvs	r6, [pc], #-1379	; be4 <ABORT_STACK_SIZE+0x7e4>
     be0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     be4:	00682e72 	rsbeq	r2, r8, r2, ror lr
     be8:	00000000 	andeq	r0, r0, r0
     bec:	e4020500 	str	r0, [r2], #-1280	; 0xfffffb00
     bf0:	1940003d 	stmdbne	r0, {r0, r2, r3, r4, r5}^
     bf4:	6713a213 			; <UNDEFINED> instruction: 0x6713a213
     bf8:	0200134d 	andeq	r1, r0, #872415233	; 0x34000001
     bfc:	2e060104 	adfcss	f0, f6, f4
     c00:	15318306 	ldrne	r8, [r1, #-774]!	; 0xfffffcfa
     c04:	01040200 	mrseq	r0, R12_usr
     c08:	a0062e06 	andge	r2, r6, r6, lsl #28
     c0c:	68831331 	stmvs	r3, {r0, r4, r5, r8, r9, ip}
     c10:	2f2d4ba2 	svccs	0x002d4ba2
     c14:	4b2e0f03 	blmi	b84828 <STACK_SIZE+0x384828>
     c18:	7203484c 	andvc	r4, r3, #76, 16	; 0x4c0000
     c1c:	302c692e 	eorcc	r6, ip, lr, lsr #18
     c20:	672f4c48 	strvs	r4, [pc, -r8, asr #24]!
     c24:	6d678384 	stclvs	3, cr8, [r7, #-528]!	; 0xfffffdf0
     c28:	024a7903 	subeq	r7, sl, #49152	; 0xc000
     c2c:	01010002 	tsteq	r1, r2
     c30:	00000033 	andeq	r0, r0, r3, lsr r0
     c34:	001c0002 	andseq	r0, ip, r2
     c38:	01020000 	mrseq	r0, (UNDEF: 2)
     c3c:	000d0efb 	strdeq	r0, [sp], -fp
     c40:	01010101 	tsteq	r1, r1, lsl #2
     c44:	01000000 	mrseq	r0, (UNDEF: 0)
     c48:	00010000 	andeq	r0, r1, r0
     c4c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     c50:	00000063 	andeq	r0, r0, r3, rrx
     c54:	05000000 	streq	r0, [r0, #-0]
     c58:	003f1802 	eorseq	r1, pc, r2, lsl #16
     c5c:	a4131540 	ldrge	r1, [r3], #-1344	; 0xfffffac0
     c60:	0e021381 	cdpeq	3, 0, cr1, cr2, cr1, {4}
     c64:	5d010100 	stfpls	f0, [r1, #-0]
     c68:	02000001 	andeq	r0, r0, #1
     c6c:	00004800 	andeq	r4, r0, r0, lsl #16
     c70:	fb010200 	blx	4147a <IRQ_STACK_SIZE+0x3947a>
     c74:	01000d0e 	tsteq	r0, lr, lsl #26
     c78:	00010101 	andeq	r0, r1, r1, lsl #2
     c7c:	00010000 	andeq	r0, r1, r0
     c80:	6d000100 	stfvss	f0, [r0, #-0]
     c84:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     c88:	00000063 	andeq	r0, r0, r3, rrx
     c8c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     c90:	5f656369 	svcpl	0x00656369
     c94:	76697264 	strbtvc	r7, [r9], -r4, ror #4
     c98:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
     c9c:	00000000 	andeq	r0, r0, r0
     ca0:	5f626370 	svcpl	0x00626370
     ca4:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
     ca8:	0000682e 	andeq	r6, r0, lr, lsr #16
     cac:	70630000 	rsbvc	r0, r3, r0
     cb0:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
     cb4:	00000000 	andeq	r0, r0, r0
     cb8:	02050000 	andeq	r0, r5, #0
     cbc:	40003f58 	andmi	r3, r0, r8, asr pc
     cc0:	82012f03 	andhi	r2, r1, #3, 30
     cc4:	034a0b03 	movteq	r0, #43779	; 0xab03
     cc8:	2b362e75 	blcs	d8c6a4 <STACK_SIZE+0x58c6a4>
     ccc:	2a324632 	bcs	c9259c <STACK_SIZE+0x49259c>
     cd0:	04020032 	streq	r0, [r2], #-50	; 0xffffffce
     cd4:	02003202 	andeq	r3, r0, #536870912	; 0x20000000
     cd8:	00830204 	addeq	r0, r3, r4, lsl #4
     cdc:	83020402 	movwhi	r0, #9218	; 0x2402
     ce0:	02040200 	andeq	r0, r4, #0, 4
     ce4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     ce8:	02002902 	andeq	r2, r0, #32768	; 0x8000
     cec:	00320204 	eorseq	r0, r2, r4, lsl #4
     cf0:	2f020402 	svccs	0x00020402
     cf4:	02040200 	andeq	r0, r4, #0, 4
     cf8:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
     cfc:	02002f02 	andeq	r2, r0, #2, 30
     d00:	52290204 	eorpl	r0, r9, #4, 4	; 0x40000000
     d04:	312b154d 	teqcc	fp, sp, asr #10
     d08:	312b312b 	teqcc	fp, fp, lsr #2
     d0c:	02003147 	andeq	r3, r0, #-1073741807	; 0xc0000011
     d10:	00300204 	eorseq	r0, r0, r4, lsl #4
     d14:	64020402 	strvs	r0, [r2], #-1026	; 0xfffffbfe
     d18:	02040200 	andeq	r0, r4, #0, 4
     d1c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
     d20:	02002c02 	andeq	r2, r0, #512	; 0x200
     d24:	00310204 	eorseq	r0, r1, r4, lsl #4
     d28:	2b020402 	blcs	81d38 <IRQ_STACK_SIZE+0x79d38>
     d2c:	2f2d2f52 	svccs	0x002d2f52
     d30:	03362f2d 	teqeq	r6, #45, 30	; 0xb4
     d34:	2d362e78 	ldccs	14, cr2, [r6, #-480]!	; 0xfffffe20
     d38:	849f844b 	ldrhi	r8, [pc], #1099	; d40 <ABORT_STACK_SIZE+0x940>
     d3c:	2f324983 	svccs	0x00324983
     d40:	2f2d2f2d 	svccs	0x002d2f2d
     d44:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
     d48:	834b2d36 	movthi	r2, #48438	; 0xbd36
     d4c:	4983849f 	stmibmi	r3, {r0, r1, r2, r3, r4, r7, sl, pc}
     d50:	820f0332 	andhi	r0, pc, #-939524096	; 0xc8000000
     d54:	032e7103 	teqeq	lr, #-1073741824	; 0xc0000000
     d58:	61030120 	tstvs	r3, r0, lsr #2
     d5c:	1e032f2e 	cdpne	15, 0, cr2, cr3, cr14, {1}
     d60:	2e62032e 	cdpcs	3, 6, cr0, cr2, cr14, {1}
     d64:	032f2f67 	teqeq	pc, #412	; 0x19c
     d68:	46032e3a 			; <UNDEFINED> instruction: 0x46032e3a
     d6c:	3168302e 	cmncc	r8, lr, lsr #32
     d70:	2d2d4c2b 	stccs	12, cr4, [sp, #-172]!	; 0xffffff54
     d74:	2d302f2f 	ldccs	15, cr2, [r0, #-188]!	; 0xffffff44
     d78:	302f2f30 	eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>
     d7c:	674c672f 	strbvs	r6, [ip, -pc, lsr #14]
     d80:	67674c67 	strbvs	r4, [r7, -r7, ror #24]!
     d84:	bc9f684c 	ldclt	8, cr6, [pc], {76}	; 0x4c
     d88:	2d9f6868 	ldccs	8, cr6, [pc, #416]	; f30 <ABORT_STACK_SIZE+0xb30>
     d8c:	1203bc4b 	andne	fp, r3, #19200	; 0x4b00
     d90:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
     d94:	0200db02 	andeq	sp, r0, #2048	; 0x800
     d98:	009f0204 	addseq	r0, pc, r4, lsl #4
     d9c:	7f020402 	svcvc	0x00020402
     da0:	02040200 	andeq	r0, r4, #0, 4
     da4:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
     da8:	14032b02 	strne	r2, [r3], #-2818	; 0xfffff4fe
     dac:	03325066 	teqeq	r2, #102	; 0x66
     db0:	32672e6c 	rsbcc	r2, r7, #108, 28	; 0x6c0
     db4:	4a7f9003 	bmi	1fe4dc8 <STACK_SIZE+0x17e4dc8>
     db8:	9fa04b89 	svcls	0x00a04b89
     dbc:	4b89bfa0 	blmi	fe270c44 <IRQ_STACK_BASE+0xba270c44>
     dc0:	02a09f9f 	adceq	r9, r0, #636	; 0x27c
     dc4:	0101000e 	tsteq	r1, lr
     dc8:	00000038 	andeq	r0, r0, r8, lsr r0
     dcc:	00210002 	eoreq	r0, r1, r2
     dd0:	01020000 	mrseq	r0, (UNDEF: 2)
     dd4:	000d0efb 	strdeq	r0, [sp], -fp
     dd8:	01010101 	tsteq	r1, r1, lsl #2
     ddc:	01000000 	mrseq	r0, (UNDEF: 0)
     de0:	00010000 	andeq	r0, r1, r0
     de4:	5f626370 	svcpl	0x00626370
     de8:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
     dec:	0000632e 	andeq	r6, r0, lr, lsr #6
     df0:	00000000 	andeq	r0, r0, r0
     df4:	43f40205 	mvnsmi	r0, #1342177280	; 0x50000000
     df8:	13184000 	tstne	r8, #0
     dfc:	022f3067 	eoreq	r3, pc, #103	; 0x67
     e00:	01010004 	tsteq	r1, r4
     e04:	0000009d 	muleq	r0, sp, r0
     e08:	00670002 	rsbeq	r0, r7, r2
     e0c:	01020000 	mrseq	r0, (UNDEF: 2)
     e10:	000d0efb 	strdeq	r0, [sp], -fp
     e14:	01010101 	tsteq	r1, r1, lsl #2
     e18:	01000000 	mrseq	r0, (UNDEF: 0)
     e1c:	43010000 	movwmi	r0, #4096	; 0x1000
     e20:	6f435c3a 	svcvs	0x00435c3a
     e24:	6f536564 	svcvs	0x00536564
     e28:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     e2c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     e30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     e34:	20797265 	rsbscs	r7, r9, r5, ror #4
     e38:	202b2b47 	eorcs	r2, fp, r7, asr #22
     e3c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     e40:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     e44:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     e48:	61652d65 	cmnvs	r5, r5, ror #26
     e4c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     e50:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     e54:	732f6564 	teqvc	pc, #100, 10	; 0x19000000
     e58:	00007379 	andeq	r7, r0, r9, ror r3
     e5c:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
     e60:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
     e64:	00000063 	andeq	r0, r0, r3, rrx
     e68:	70797400 	rsbsvc	r7, r9, r0, lsl #8
     e6c:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
     e70:	00000100 	andeq	r0, r0, r0, lsl #2
     e74:	02050000 	andeq	r0, r5, #0
     e78:	40004410 	andmi	r4, r0, r0, lsl r4
     e7c:	16010a03 	strne	r0, [r1], -r3, lsl #20
     e80:	2b31322a 	blcs	c4d730 <STACK_SIZE+0x44d730>
     e84:	2b314587 	blcs	c524a8 <STACK_SIZE+0x4524a8>
     e88:	2c303031 	ldccs	0, cr3, [r0], #-196	; 0xffffff3c
     e8c:	4d144d32 	ldcmi	13, cr4, [r4, #-200]	; 0xffffff38
     e90:	2f136914 	svccs	0x00136914
     e94:	31691469 	cmncc	r9, r9, ror #8
     e98:	02040200 	andeq	r0, r4, #0, 4
     e9c:	bb069e06 	bllt	1a86bc <IRQ_STACK_SIZE+0x1a06bc>
     ea0:	01000402 	tsteq	r0, r2, lsl #8
     ea4:	00032e01 	andeq	r2, r3, r1, lsl #28
     ea8:	30000200 	andcc	r0, r0, r0, lsl #4
     eac:	02000000 	andeq	r0, r0, #0
     eb0:	0d0efb01 	vstreq	d15, [lr, #-4]
     eb4:	01010100 	mrseq	r0, (UNDEF: 17)
     eb8:	00000001 	andeq	r0, r0, r1
     ebc:	01000001 	tsteq	r0, r1
     ec0:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
     ec4:	00632e63 	rsbeq	r2, r3, r3, ror #28
     ec8:	64000000 	strvs	r0, [r0], #-0
     ecc:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     ed0:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     ed4:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     ed8:	0000682e 	andeq	r6, r0, lr, lsr #16
     edc:	00000000 	andeq	r0, r0, r0
     ee0:	44c40205 	strbmi	r0, [r4], #517	; 0x205
     ee4:	26034000 	strcs	r4, [r3], -r0
     ee8:	011c0301 	tsteq	ip, r1, lsl #6
     eec:	032e6403 	teqeq	lr, #50331648	; 0x3000000
     ef0:	66032e1c 			; <UNDEFINED> instruction: 0x66032e1c
     ef4:	17034d66 	strne	r4, [r3, -r6, ror #26]
     ef8:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     efc:	032e1703 	teqeq	lr, #786432	; 0xc0000
     f00:	16032e6a 	strne	r2, [r3], -sl, ror #28
     f04:	2e6a032e 	cdpcs	3, 6, cr0, cr10, cr14, {1}
     f08:	832e1703 	teqhi	lr, #786432	; 0xc0000
     f0c:	83826403 	orrhi	r6, r2, #50331648	; 0x3000000
     f10:	2f836783 	svccs	0x00836783
     f14:	03314b2d 	teqeq	r1, #46080	; 0xb400
     f18:	67030119 	smladvs	r3, r9, r1, r0
     f1c:	2e190366 	cdpcs	3, 1, cr0, cr9, cr6, {3}
     f20:	9f672d30 	svcls	0x00672d30
     f24:	032e0c03 	teqeq	lr, #768	; 0x300
     f28:	03302e5b 	teqeq	r0, #1456	; 0x5b0
     f2c:	66032e17 			; <UNDEFINED> instruction: 0x66032e17
     f30:	0330674a 	teqeq	r0, #19398656	; 0x1280000
     f34:	4bbb2e23 	blmi	feecc7c8 <IRQ_STACK_BASE+0xbaecc7c8>
     f38:	2f49a02f 	svccs	0x0049a02f
     f3c:	2e24032d 	cdpcs	3, 2, cr0, cr4, cr13, {1}
     f40:	032e5d03 	teqeq	lr, #3, 26	; 0xc0
     f44:	0d032e16 	stceq	14, cr2, [r3, #-88]	; 0xffffffa8
     f48:	2e750366 	cdpcs	3, 7, cr0, cr5, cr6, {3}
     f4c:	032e0c03 	teqeq	lr, #768	; 0x300
     f50:	16032e5c 			; <UNDEFINED> instruction: 0x16032e5c
     f54:	2f67674a 	svccs	0x0067674a
     f58:	2f673667 	svccs	0x00673667
     f5c:	0330672f 	teqeq	r0, #12320768	; 0xbc0000
     f60:	032e7fb3 	teqeq	lr, #716	; 0x2cc
     f64:	d94a00d4 	stmdble	sl, {r2, r4, r6, r7}^
     f68:	2f2f2f2c 	svccs	0x002f2f2c
     f6c:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; cf4 <ABORT_STACK_SIZE+0x8f4>
     f70:	2e790336 	mrccs	3, 3, r0, cr9, cr6, {1}
     f74:	2f2ca26d 	svccs	0x002ca26d
     f78:	2da02f2f 	stccs	15, cr2, [r0, #188]!	; 0xbc
     f7c:	0a032d2f 	beq	cc440 <IRQ_STACK_SIZE+0xc4440>
     f80:	2e77032e 	cdpcs	3, 7, cr0, cr7, cr14, {1}
     f84:	7f980368 	svcvc	0x00980368
     f88:	00ef032e 	rsceq	r0, pc, lr, lsr #6
     f8c:	2d339f4a 	ldccs	15, cr9, [r3, #-296]!	; 0xfffffed8
     f90:	2e090367 	cdpcs	3, 0, cr0, cr9, cr7, {3}
     f94:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; d1c <ABORT_STACK_SIZE+0x91c>
     f98:	2e7fba03 	vaddcs.f32	s23, s30, s6
     f9c:	2e00c703 	cdpcs	7, 0, cr12, cr0, cr3, {0}
     fa0:	667fb903 	ldrbtvs	fp, [pc], -r3, lsl #18
     fa4:	4b2d2f9f 	blmi	b4ce28 <STACK_SIZE+0x34ce28>
     fa8:	00cc032f 	sbceq	r0, ip, pc, lsr #6
     fac:	7fb5039e 	svcvc	0x00b5039e
     fb0:	00cb032e 	sbceq	r0, fp, lr, lsr #6
     fb4:	7fb5032e 	svcvc	0x00b5032e
     fb8:	00cb032e 	sbceq	r0, fp, lr, lsr #6
     fbc:	2c2fa02e 	stccs	0, cr10, [pc], #-184	; f0c <ABORT_STACK_SIZE+0xb0c>
     fc0:	a12f2f2f 	teqge	pc, pc, lsr #30
     fc4:	302c302c 	eorcc	r3, ip, ip, lsr #32
     fc8:	03663703 	cmneq	r6, #786432	; 0xc0000
     fcc:	4d667ebe 	stclmi	14, cr7, [r6, #-760]!	; 0xfffffd08
     fd0:	a283d713 	addge	sp, r3, #4980736	; 0x4c0000
     fd4:	002d8413 	eoreq	r8, sp, r3, lsl r4
     fd8:	67010402 	strvs	r0, [r1, -r2, lsl #8]
     fdc:	be13869f 	mrclt	6, 0, r8, cr3, cr15, {4}
     fe0:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
     fe4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     fe8:	02004bbb 	andeq	r4, r0, #191488	; 0x2ec00
     fec:	a02f0104 	eorge	r0, pc, r4, lsl #2
     ff0:	2f2d2f2d 	svccs	0x002d2f2d
     ff4:	02001586 	andeq	r1, r0, #562036736	; 0x21800000
     ff8:	4a060104 	bmi	181410 <IRQ_STACK_SIZE+0x179410>
     ffc:	2f49bd06 	svccs	0x0049bd06
    1000:	01040200 	mrseq	r0, R12_usr
    1004:	2f2da02f 	svccs	0x002da02f
    1008:	2f682f2d 	svccs	0x00682f2d
    100c:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
    1010:	4a060104 	bmi	181428 <IRQ_STACK_SIZE+0x179428>
    1014:	2d9f9f06 	ldccs	15, cr9, [pc, #24]	; 1034 <ABORT_STACK_SIZE+0xc34>
    1018:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    101c:	6a9f2f01 	bvs	fe7ccc28 <IRQ_STACK_BASE+0xba7ccc28>
    1020:	d7017803 	strle	r7, [r1, -r3, lsl #16]
    1024:	2f4b2d9f 	svccs	0x004b2d9f
    1028:	039e0903 	orrseq	r0, lr, #49152	; 0xc000
    102c:	03362e78 	teqeq	r6, #120, 28	; 0x780
    1030:	02002e78 	andeq	r2, r0, #120, 28	; 0x780
    1034:	9f360104 	svcls	0x00360104
    1038:	004b2d2f 	subeq	r2, fp, pc, lsr #26
    103c:	2f010402 	svccs	0x00010402
    1040:	2c302ca1 	ldccs	12, cr2, [r0], #-644	; 0xfffffd7c
    1044:	154d2f30 	strbne	r2, [sp, #-3888]	; 0xfffff0d0
    1048:	01040200 	mrseq	r0, R12_usr
    104c:	9f064a06 	svcls	0x00064a06
    1050:	2f4b2c30 	svccs	0x004b2c30
    1054:	01040200 	mrseq	r0, R12_usr
    1058:	2f2da02f 	svccs	0x002da02f
    105c:	15862f2d 	strne	r2, [r6, #3885]	; 0xf2d
    1060:	01040200 	mrseq	r0, R12_usr
    1064:	a0064a06 	andge	r4, r6, r6, lsl #20
    1068:	2f4b2c30 	svccs	0x004b2c30
    106c:	01040200 	mrseq	r0, R12_usr
    1070:	2f2da02f 	svccs	0x002da02f
    1074:	2f682f2d 	svccs	0x00682f2d
    1078:	02001531 	andeq	r1, r0, #205520896	; 0xc400000
    107c:	4a060104 	bmi	181494 <IRQ_STACK_SIZE+0x179494>
    1080:	2c309f06 	ldccs	15, cr9, [r0], #-24	; 0xffffffe8
    1084:	51322933 	teqpl	r2, r3, lsr r9
    1088:	342e7903 	strtcc	r7, [lr], #-2307	; 0xfffff6fd
    108c:	2e79032f 	cdpcs	3, 7, cr0, cr9, cr15, {1}
    1090:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1094:	2e090301 	cdpcs	3, 0, cr0, cr9, cr1, {0}
    1098:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; e20 <ABORT_STACK_SIZE+0xa20>
    109c:	b503862f 	strlt	r8, [r3, #-1583]	; 0xfffff9d1
    10a0:	9fd7017f 	svcls	0x00d7017f
    10a4:	032f4b2d 	teqeq	pc, #46080	; 0xb400
    10a8:	039e00cc 	orrseq	r0, lr, #204	; 0xcc
    10ac:	032e7fb5 	teqeq	lr, #724	; 0x2d4
    10b0:	032e00cb 	teqeq	lr, #203	; 0xcb
    10b4:	002e7fb5 	strhteq	r7, [lr], -r5
    10b8:	03010402 	movweq	r0, #5122	; 0x1402
    10bc:	a02e00cb 	eorge	r0, lr, fp, asr #1
    10c0:	2f2f2c2f 	svccs	0x002f2c2f
    10c4:	01040200 	mrseq	r0, R12_usr
    10c8:	302ca12f 	eorcc	sl, ip, pc, lsr #2
    10cc:	1386302c 	orrne	r3, r6, #44	; 0x2c
    10d0:	032c692d 	teqeq	ip, #737280	; 0xb4000
    10d4:	2f672e0d 	svccs	0x00672e0d
    10d8:	4b2b2d30 	blmi	acc5a0 <STACK_SIZE+0x2cc5a0>
    10dc:	48696767 	stmdami	r9!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    10e0:	2a2e7503 	bcs	b9e4f4 <STACK_SIZE+0x39e4f4>
    10e4:	674b2a4e 	strbvs	r2, [fp, -lr, asr #20]
    10e8:	832f6767 	teqhi	pc, #27000832	; 0x19c0000
    10ec:	660a0367 	strvs	r0, [sl], -r7, ror #6
    10f0:	034a7603 	movteq	r7, #42499	; 0xa603
    10f4:	68152e0d 	ldmdavs	r5, {r0, r2, r3, r9, sl, fp, sp}
    10f8:	74081103 	strvc	r1, [r8], #-259	; 0xfffffefd
    10fc:	67ba7503 	ldrvs	r7, [sl, r3, lsl #10]!
    1100:	832a8334 	teqhi	sl, #52, 6	; 0xd0000000
    1104:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1108:	d7017ef5 			; <UNDEFINED> instruction: 0xd7017ef5
    110c:	2f4b2d9f 	svccs	0x004b2d9f
    1110:	9e00cc03 	cdpls	12, 0, cr12, cr0, cr3, {0}
    1114:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1118:	2e00cb03 	vmlacs.f64	d12, d0, d3
    111c:	2e7fb503 	cdpcs	5, 7, cr11, cr15, cr3, {0}
    1120:	2e00cb03 	vmlacs.f64	d12, d0, d3
    1124:	2f2c2fa0 	svccs	0x002c2fa0
    1128:	2ca12f2f 	stccs	15, cr2, [r1], #188	; 0xbc
    112c:	03302c30 	teqeq	r0, #48, 24	; 0x3000
    1130:	17866637 			; <UNDEFINED> instruction: 0x17866637
    1134:	34293329 	strtcc	r3, [r9], #-809	; 0xfffffcd7
    1138:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
    113c:	2f9f4b01 	svccs	0x009f4b01
    1140:	2f2d2c30 	svccs	0x002d2c30
    1144:	2f342d33 	svccs	0x00342d33
    1148:	02002f2d 	andeq	r2, r0, #45, 30	; 0xb4
    114c:	a0310104 	eorsge	r0, r1, r4, lsl #2
    1150:	2d2f2b30 	vstmdbcs	pc!, {d2-d25}
    1154:	7a03344b 	bvc	ce288 <IRQ_STACK_SIZE+0xc6288>
    1158:	02004c4a 	andeq	r4, r0, #18944	; 0x4a00
    115c:	9f300104 	svcls	0x00300104
    1160:	01040200 	mrseq	r0, R12_usr
    1164:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
    1168:	02008602 	andeq	r8, r0, #2097152	; 0x200000
    116c:	03480204 	movteq	r0, #33284	; 0x8204
    1170:	02004a7a 	andeq	r4, r0, #499712	; 0x7a000
    1174:	0c030104 	stfeqs	f0, [r3], {4}
    1178:	4d4b9f82 	stclmi	15, cr9, [fp, #-520]	; 0xfffffdf8
    117c:	29332917 	ldmdbcs	r3!, {r0, r1, r2, r4, r8, fp, sp}
    1180:	02002d34 	andeq	r2, r0, #52, 26	; 0xd00
    1184:	9f4b0104 	svcls	0x004b0104
    1188:	2d2c302f 	stccs	0, cr3, [ip, #-188]!	; 0xffffff44
    118c:	332d332f 	teqcc	sp, #-1140850688	; 0xbc000000
    1190:	002f2d2f 	eoreq	r2, pc, pc, lsr #26
    1194:	31010402 	tstcc	r1, r2, lsl #8
    1198:	2f2b30a0 	svccs	0x002b30a0
    119c:	03344b2d 	teqeq	r4, #46080	; 0xb400
    11a0:	004c4a7a 	subeq	r4, ip, sl, ror sl
    11a4:	30010402 	andcc	r0, r1, r2, lsl #8
    11a8:	0402009f 	streq	r0, [r2], #-159	; 0xffffff61
    11ac:	02002f01 	andeq	r2, r0, #1, 30
    11b0:	00860204 	addeq	r0, r6, r4, lsl #4
    11b4:	2c020402 	cfstrscs	mvf0, [r2], {2}
    11b8:	02040200 	andeq	r0, r4, #0, 4
    11bc:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
    11c0:	7a032c02 	bvc	cc1d0 <IRQ_STACK_SIZE+0xc41d0>
    11c4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
    11c8:	820c0301 	andhi	r0, ip, #67108864	; 0x4000000
    11cc:	2d2f2da0 	stccs	13, cr2, [pc, #-640]!	; f54 <ABORT_STACK_SIZE+0xb54>
    11d0:	0402672f 	streq	r6, [r2], #-1839	; 0xfffff8d1
    11d4:	7a010100 	bvc	415dc <IRQ_STACK_SIZE+0x395dc>
    11d8:	02000000 	andeq	r0, r0, #0
    11dc:	00003100 	andeq	r3, r0, r0, lsl #2
    11e0:	fb010200 	blx	419ea <IRQ_STACK_SIZE+0x399ea>
    11e4:	01000d0e 	tsteq	r0, lr, lsl #26
    11e8:	00010101 	andeq	r0, r1, r1, lsl #2
    11ec:	00010000 	andeq	r0, r1, r0
    11f0:	74000100 	strvc	r0, [r0], #-256	; 0xffffff00
    11f4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    11f8:	0000632e 	andeq	r6, r0, lr, lsr #6
    11fc:	65640000 	strbvs	r0, [r4, #-0]!
    1200:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    1204:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
    1208:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
    120c:	00000068 	andeq	r0, r0, r8, rrx
    1210:	05000000 	streq	r0, [r0, #-0]
    1214:	00518402 	subseq	r8, r1, r2, lsl #8
    1218:	31131540 	tstcc	r3, r0, asr #10
    121c:	362b312b 	strtcc	r3, [fp], -fp, lsr #2
    1220:	672e7803 	strvs	r7, [lr, -r3, lsl #16]!
    1224:	00833084 	addeq	r3, r3, r4, lsl #1
    1228:	84010402 	strhi	r0, [r1], #-1026	; 0xfffffbfe
    122c:	13864b9f 	orrne	r4, r6, #162816	; 0x27c00
    1230:	1303672d 	movwne	r6, #14125	; 0x372d
    1234:	0348302e 	movteq	r3, #32814	; 0x802e
    1238:	2b312e6f 	blcs	c4cbfc <STACK_SIZE+0x44cbfc>
    123c:	0a032b31 	beq	cbf08 <IRQ_STACK_SIZE+0xc3f08>
    1240:	6676032e 	ldrbtvs	r0, [r6], -lr, lsr #6
    1244:	68308467 	ldmdavs	r0!, {r0, r1, r2, r5, r6, sl, pc}
    1248:	672f8483 	strvs	r8, [pc, -r3, lsl #9]!
    124c:	4a79036d 	bmi	1e42008 <STACK_SIZE+0x1642008>
    1250:	01000202 	tsteq	r0, r2, lsl #4
    1254:	00028401 	andeq	r8, r2, r1, lsl #8
    1258:	02000200 	andeq	r0, r0, #0, 4
    125c:	02000001 	andeq	r0, r0, #1
    1260:	0d0efb01 	vstreq	d15, [lr, #-4]
    1264:	01010100 	mrseq	r0, (UNDEF: 17)
    1268:	00000001 	andeq	r0, r0, r1
    126c:	01000001 	tsteq	r0, r1
    1270:	435c3a43 	cmpmi	ip, #274432	; 0x43000
    1274:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
    1278:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    127c:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
    1280:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1284:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
    1288:	2b2b4720 	blcs	ad2f10 <STACK_SIZE+0x2d2f10>
    128c:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
    1290:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1294:	63672f62 	cmnvs	r7, #392	; 0x188
    1298:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    129c:	6f6e2d6d 	svcvs	0x006e2d6d
    12a0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    12a4:	2f696261 	svccs	0x00696261
    12a8:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
    12ac:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
    12b0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    12b4:	3a430065 	bcc	10c1450 <STACK_SIZE+0x8c1450>
    12b8:	646f435c 	strbtvs	r4, [pc], #-860	; 12c0 <ABORT_STACK_SIZE+0xec0>
    12bc:	756f5365 	strbvc	r5, [pc, #-869]!	; f5f <ABORT_STACK_SIZE+0xb5f>
    12c0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
    12c4:	6f535c79 	svcvs	0x00535c79
    12c8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    12cc:	47207972 			; <UNDEFINED> instruction: 0x47207972
    12d0:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
    12d4:	2f657469 	svccs	0x00657469
    12d8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    12dc:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    12e0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    12e4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    12e8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    12ec:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
    12f0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    12f4:	00000063 	andeq	r0, r0, r3, rrx
    12f8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    12fc:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
    1300:	00010068 	andeq	r0, r1, r8, rrx
    1304:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1308:	2e677261 	cdpcs	2, 6, cr7, cr7, cr1, {3}
    130c:	00010068 	andeq	r0, r1, r8, rrx
    1310:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
    1314:	5f656369 	svcpl	0x00656369
    1318:	76697264 	strbtvc	r7, [r9], -r4, ror #4
    131c:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
    1320:	00000000 	andeq	r0, r0, r0
    1324:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1328:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    132c:	73000002 	movwvc	r0, #2
    1330:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1334:	00682e67 	rsbeq	r2, r8, r7, ror #28
    1338:	73000002 	movwvc	r0, #2
    133c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    1340:	00682e62 	rsbeq	r2, r8, r2, ror #28
    1344:	3c000002 	stccc	0, cr0, [r0], {2}
    1348:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
    134c:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
    1350:	0000003e 	andeq	r0, r0, lr, lsr r0
    1354:	79746300 	ldmdbvc	r4!, {r8, r9, sp, lr}^
    1358:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    135c:	00000200 	andeq	r0, r0, r0, lsl #4
    1360:	02050000 	andeq	r0, r5, #0
    1364:	400052c0 	andmi	r5, r0, r0, asr #5
    1368:	010a0315 	tsteq	sl, r5, lsl r3
    136c:	344a7a03 	strbcc	r7, [sl], #-2563	; 0xfffff5fd
    1370:	2a2e7a03 	bcs	b9fb84 <STACK_SIZE+0x39fb84>
    1374:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    1378:	2e760330 	mrccs	3, 3, r0, cr6, cr0, {1}
    137c:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1380:	0b034a7a 	bleq	d3d70 <IRQ_STACK_SIZE+0xcbd70>
    1384:	2f302a2e 	svccs	0x00302a2e
    1388:	2e7a032a 	cdpcs	3, 7, cr0, cr10, cr10, {1}
    138c:	8484834b 	strhi	r8, [r4], #843	; 0x34b
    1390:	2f2fd883 	svccs	0x002fd883
    1394:	13a12f2f 			; <UNDEFINED> instruction: 0x13a12f2f
    1398:	01040200 	mrseq	r0, R12_usr
    139c:	0046d74f 	subeq	sp, r6, pc, asr #14
    13a0:	06010402 	streq	r0, [r1], -r2, lsl #8
    13a4:	6d9f064a 	ldcvs	6, cr0, [pc, #296]	; 14d4 <ABORT_STACK_SIZE+0x10d4>
    13a8:	032f2d13 	teqeq	pc, #1216	; 0x4c0
    13ac:	2d2f4a77 	vstmdbcs	pc!, {s8-s126}
    13b0:	02040200 	andeq	r0, r4, #0, 4
    13b4:	339f4f2c 	orrscc	r4, pc, #44, 30	; 0xb0
    13b8:	4a760367 	bmi	1d8215c <STACK_SIZE+0x158215c>
    13bc:	4a0c039f 	bmi	302240 <IRQ_STACK_SIZE+0x2fa240>
    13c0:	65172aa2 	ldrvs	r2, [r7, #-2722]	; 0xfffff55e
    13c4:	2e77032f 	cdpcs	3, 7, cr0, cr7, cr15, {1}
    13c8:	67667703 	strbvs	r7, [r6, -r3, lsl #14]!
    13cc:	339f4f2b 	orrscc	r4, pc, #43, 30	; 0xac
    13d0:	03660c03 	cmneq	r6, #768	; 0x300
    13d4:	039f4a6b 	orrseq	r4, pc, #438272	; 0x6b000
    13d8:	00134a17 	andseq	r4, r3, r7, lsl sl
    13dc:	06010402 	streq	r0, [r1], -r2, lsl #8
    13e0:	2f9f064a 	svccs	0x009f064a
    13e4:	4b83134d 	blmi	fe0c6120 <IRQ_STACK_BASE+0xba0c6120>
    13e8:	2f2c3031 	svccs	0x002c3031
    13ec:	314b2e49 	cmpcc	fp, r9, asr #28
    13f0:	2f4b2f46 	svccs	0x004b2f46
    13f4:	2ca02f2f 	stccs	15, cr2, [r0], #188	; 0xbc
    13f8:	364c2cd8 			; <UNDEFINED> instruction: 0x364c2cd8
    13fc:	7a034830 	bvc	d34c4 <IRQ_STACK_SIZE+0xcb4c4>
    1400:	6c67832e 	stclvs	3, cr8, [r7], #-184	; 0xffffff48
    1404:	034a7a03 	movteq	r7, #43523	; 0xaa03
    1408:	61032e09 	tstvs	r3, r9, lsl #28
    140c:	2e1f034a 	cdpcs	3, 1, cr0, cr15, cr10, {2}
    1410:	5e03312e 	adfplsp	f3, f3, #0.5
    1414:	2e68032e 	cdpcs	3, 6, cr0, cr8, cr14, {1}
    1418:	9f2e1803 	svcls	0x002e1803
    141c:	4c4a2103 	stfmie	f2, [sl], {3}
    1420:	034a4103 	movteq	r4, #41219	; 0xa103
    1424:	032e00c9 	teqeq	lr, #201	; 0xc9
    1428:	334a7fb7 	movtcc	r7, #44983	; 0xafb7
    142c:	039f469f 	orrseq	r4, pc, #166723584	; 0x9f00000
    1430:	2f4c4a3e 	svccs	0x004c4a3e
    1434:	660a032d 	strvs	r0, [sl], -sp, lsr #6
    1438:	4a7fb503 	bmi	1fee84c <STACK_SIZE+0x17ee84c>
    143c:	9f4c2ca1 	svcls	0x004c2ca1
    1440:	6600cc03 	strvs	ip, [r0], -r3, lsl #24
    1444:	03827703 	orreq	r7, r2, #786432	; 0xc0000
    1448:	37032e52 	smlsdcc	r3, r2, lr, r2
    144c:	0177032e 	cmneq	r7, lr, lsr #6
    1450:	032e5203 	teqeq	lr, #805306368	; 0x30000000
    1454:	18032e68 	stmdane	r3, {r3, r5, r6, r9, sl, fp, sp}
    1458:	21039f2e 	tstcs	r3, lr, lsr #30
    145c:	41034c4a 	tstmi	r3, sl, asr #24
    1460:	00c9034a 	sbceq	r0, r9, sl, asr #6
    1464:	7fb7032e 	svcvc	0x00b7032e
    1468:	469f334a 	ldrmi	r3, [pc], sl, asr #6
    146c:	4a3e039f 	bmi	f822f0 <STACK_SIZE+0x7822f0>
    1470:	032d2f4c 	teqeq	sp, #76, 30	; 0x130
    1474:	b503660a 	strlt	r6, [r3, #-1546]	; 0xfffff9f6
    1478:	2ca14a7f 	vstmiacs	r1!, {s8-s134}
    147c:	d7039f4c 	strle	r9, [r3, -ip, asr #30]
    1480:	2d4d4a00 	vstrcs	s9, [sp, #-0]
    1484:	2e76032f 	cdpcs	3, 7, cr0, cr6, cr15, {1}
    1488:	032e0d03 	teqeq	lr, #3, 26	; 0xc0
    148c:	14034a72 	strne	r4, [r3], #-2674	; 0xfffff58e
    1490:	302c682e 	eorcc	r6, ip, lr, lsr #16
    1494:	032d8631 	teqeq	sp, #51380224	; 0x3100000
    1498:	75032e0b 	strvc	r2, [r3, #-3595]	; 0xfffff1f5
    149c:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    14a0:	034a6903 	movteq	r6, #43267	; 0xa903
    14a4:	036e8219 	cmneq	lr, #-1879048191	; 0x90000001
    14a8:	03362e78 	teqeq	r6, #120, 28	; 0x780
    14ac:	2f302e78 	svccs	0x00302e78
    14b0:	03292c30 	teqeq	r9, #48, 24	; 0x3000
    14b4:	0369660c 	cmneq	r9, #12, 12	; 0xc00000
    14b8:	4b4c4a6a 	blmi	1313e68 <STACK_SIZE+0xb13e68>
    14bc:	004a1303 	subeq	r1, sl, r3, lsl #6
    14c0:	03010402 	movweq	r0, #5122	; 0x1402
    14c4:	02004a58 	andeq	r4, r0, #88, 20	; 0x58000
    14c8:	00690104 	rsbeq	r0, r9, r4, lsl #2
    14cc:	2d010402 	cfstrscs	mvf0, [r1, #-8]
    14d0:	01040200 	mrseq	r0, R12_usr
    14d4:	4a09032c 	bmi	24218c <IRQ_STACK_SIZE+0x23a18c>
    14d8:	01000402 	tsteq	r0, r2, lsl #8
    14dc:	00009c01 	andeq	r9, r0, r1, lsl #24
    14e0:	25000200 	strcs	r0, [r0, #-512]	; 0xfffffe00
    14e4:	02000000 	andeq	r0, r0, #0
    14e8:	0d0efb01 	vstreq	d15, [lr, #-4]
    14ec:	01010100 	mrseq	r0, (UNDEF: 17)
    14f0:	00000001 	andeq	r0, r0, r1
    14f4:	01000001 	tsteq	r0, r1
    14f8:	6d736100 	ldfvse	f6, [r3, #-0]
    14fc:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
    1500:	6f697463 	svcvs	0x00697463
    1504:	00732e6e 	rsbseq	r2, r3, lr, ror #28
    1508:	00000000 	andeq	r0, r0, r0
    150c:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
    1510:	03400058 	movteq	r0, #88	; 0x58
    1514:	2f2f010d 	svccs	0x002f010d
    1518:	2f2f2f2f 	svccs	0x002f2f2f
    151c:	2f2f2f33 	svccs	0x002f2f33
    1520:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1524:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
    1528:	30353131 	eorscc	r3, r5, r1, lsr r1
    152c:	35312f35 	ldrcc	r2, [r1, #-3893]!	; 0xfffff0cb
    1530:	2f343131 	svccs	0x00343131
    1534:	2f2f302f 	svccs	0x002f302f
    1538:	2f2f302f 	svccs	0x002f302f
    153c:	302f2f31 	eorcc	r2, pc, r1, lsr pc	; <UNPREDICTABLE>
    1540:	2f2f3430 	svccs	0x002f3430
    1544:	2f2f2f30 	svccs	0x002f2f30
    1548:	312f2f30 	teqcc	pc, r0, lsr pc	; <UNPREDICTABLE>
    154c:	30302f2f 	eorscc	r2, r0, pc, lsr #30
    1550:	2f2e0c03 	svccs	0x002e0c03
    1554:	2f2e0a03 	svccs	0x002e0a03
    1558:	2f2e0a03 	svccs	0x002e0a03
    155c:	2f2e0a03 	svccs	0x002e0a03
    1560:	2f2e0a03 	svccs	0x002e0a03
    1564:	2f2e0a03 	svccs	0x002e0a03
    1568:	2f2e0a03 	svccs	0x002e0a03
    156c:	2e7ec603 	cdpcs	6, 7, cr12, cr14, cr3, {0}
    1570:	2e0d0334 	mcrcs	3, 0, r0, cr13, cr4, {1}
    1574:	2e00c903 	cdpcs	9, 0, cr12, cr0, cr3, {0}
    1578:	01000202 	tsteq	r0, r2, lsl #4
    157c:	00018701 	andeq	r8, r1, r1, lsl #14
    1580:	1e000200 	cdpne	2, 0, cr0, cr0, cr0, {0}
    1584:	02000000 	andeq	r0, r0, #0
    1588:	0d0efb01 	vstreq	d15, [lr, #-4]
    158c:	01010100 	mrseq	r0, (UNDEF: 17)
    1590:	00000001 	andeq	r0, r0, r1
    1594:	01000001 	tsteq	r0, r1
    1598:	31706300 	cmncc	r0, r0, lsl #6
    159c:	732e6135 	teqvc	lr, #1073741837	; 0x4000000d
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	02050000 	andeq	r0, r5, #0
    15a8:	40005a1c 	andmi	r5, r0, ip, lsl sl
    15ac:	2f2f2f1a 	svccs	0x002f2f1a
    15b0:	2f2f2f32 	svccs	0x002f2f32
    15b4:	2f2f2f32 	svccs	0x002f2f32
    15b8:	2f2f2f32 	svccs	0x002f2f32
    15bc:	2f2f2f32 	svccs	0x002f2f32
    15c0:	2f2f2f32 	svccs	0x002f2f32
    15c4:	2f2f2f32 	svccs	0x002f2f32
    15c8:	2f2f2f32 	svccs	0x002f2f32
    15cc:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    15d0:	2f2f2f2f 	svccs	0x002f2f2f
    15d4:	2f322f2f 	svccs	0x00322f2f
    15d8:	2f322f2f 	svccs	0x00322f2f
    15dc:	2f322f2f 	svccs	0x00322f2f
    15e0:	2f322f32 	svccs	0x00322f32
    15e4:	2f342f32 	svccs	0x00342f32
    15e8:	2f322f2f 	svccs	0x00322f2f
    15ec:	2f322f2f 	svccs	0x00322f2f
    15f0:	2f322f2f 	svccs	0x00322f2f
    15f4:	2f352f2f 	svccs	0x00352f2f
    15f8:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    15fc:	2f2f322f 	svccs	0x002f322f
    1600:	2f2f322f 	svccs	0x002f322f
    1604:	2f2f322f 	svccs	0x002f322f
    1608:	2f2f322f 	svccs	0x002f322f
    160c:	2f2f322f 	svccs	0x002f322f
    1610:	2f2f322f 	svccs	0x002f322f
    1614:	2f2f322f 	svccs	0x002f322f
    1618:	2f2f322f 	svccs	0x002f322f
    161c:	2f2f322f 	svccs	0x002f322f
    1620:	2f2f322f 	svccs	0x002f322f
    1624:	2f2f322f 	svccs	0x002f322f
    1628:	2f2f322f 	svccs	0x002f322f
    162c:	2f2f322f 	svccs	0x002f322f
    1630:	2f2f322f 	svccs	0x002f322f
    1634:	2f2f322f 	svccs	0x002f322f
    1638:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    163c:	2f332f2f 	svccs	0x00332f2f
    1640:	2f332f33 	svccs	0x00332f33
    1644:	322f2f32 	eorcc	r2, pc, #50, 30	; 0xc8
    1648:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    164c:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1650:	2f332f2f 	svccs	0x00332f2f
    1654:	2f2f322f 	svccs	0x002f322f
    1658:	2f2f332f 	svccs	0x002f332f
    165c:	322f2f33 	eorcc	r2, pc, #51, 30	; 0xcc
    1660:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1664:	2f332f2f 	svccs	0x00332f2f
    1668:	2f2f322f 	svccs	0x002f322f
    166c:	2f332f33 	svccs	0x00332f33
    1670:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    1674:	322f332f 	eorcc	r3, pc, #-1140850688	; 0xbc000000
    1678:	2f332f2f 	svccs	0x00332f2f
    167c:	332f2f32 	teqcc	pc, #50, 30	; 0xc8
    1680:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1684:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    1688:	332f2f2f 	teqcc	pc, #47, 30	; 0xbc
    168c:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    1690:	2f2f342f 	svccs	0x002f342f
    1694:	2f2e1503 	svccs	0x002e1503
    1698:	2f2f2f2f 	svccs	0x002f2f2f
    169c:	2f2f2f2f 	svccs	0x002f2f2f
    16a0:	2f2f2f2f 	svccs	0x002f2f2f
    16a4:	2f2f302f 	svccs	0x002f302f
    16a8:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
    16ac:	2f2f2f2f 	svccs	0x002f2f2f
    16b0:	2f2f2f2f 	svccs	0x002f2f2f
    16b4:	2f2f2f2f 	svccs	0x002f2f2f
    16b8:	2f2f2f30 	svccs	0x002f2f30
    16bc:	2f34302f 	svccs	0x0034302f
    16c0:	2f2f3430 	svccs	0x002f3430
    16c4:	2f34302f 	svccs	0x0034302f
    16c8:	302f3430 	eorcc	r3, pc, r0, lsr r4	; <UNPREDICTABLE>
    16cc:	33302f34 	teqcc	r0, #52, 30	; 0xd0
    16d0:	2f2f2f2f 	svccs	0x002f2f2f
    16d4:	2f2f2f30 	svccs	0x002f2f30
    16d8:	2f302f2f 	svccs	0x00302f2f
    16dc:	2f2f2f2f 	svccs	0x002f2f2f
    16e0:	2f2f2f2f 	svccs	0x002f2f2f
    16e4:	2f2f302f 	svccs	0x002f302f
    16e8:	2f2f2f2f 	svccs	0x002f2f2f
    16ec:	2f2f2f2f 	svccs	0x002f2f2f
    16f0:	2e6e0330 	mcrcs	3, 3, r0, cr14, cr0, {1}
    16f4:	2e150331 	mrccs	3, 0, r0, cr5, cr1, {1}
    16f8:	332f332f 	teqcc	pc, #-1140850688	; 0xbc000000
    16fc:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    1700:	022f2f2f 	eoreq	r2, pc, #47, 30	; 0xbc
    1704:	01010002 	tsteq	r1, r2
    1708:	000000ae 	andeq	r0, r0, lr, lsr #1
    170c:	001d0002 	andseq	r0, sp, r2
    1710:	01020000 	mrseq	r0, (UNDEF: 2)
    1714:	000d0efb 	strdeq	r0, [sp], -fp
    1718:	01010101 	tsteq	r1, r1, lsl #2
    171c:	01000000 	mrseq	r0, (UNDEF: 0)
    1720:	00010000 	andeq	r0, r1, r0
    1724:	30747263 	rsbscc	r7, r4, r3, ror #4
    1728:	0000732e 	andeq	r7, r0, lr, lsr #6
    172c:	00000000 	andeq	r0, r0, r0
    1730:	00000205 	andeq	r0, r0, r5, lsl #4
    1734:	0d034000 	stceq	0, cr4, [r3, #-0]
    1738:	2f2f2f01 	svccs	0x002f2f01
    173c:	2f2f2f2f 	svccs	0x002f2f2f
    1740:	2f2e0b03 	svccs	0x002e0b03
    1744:	2f2f2f2f 	svccs	0x002f2f2f
    1748:	2f2f2f2f 	svccs	0x002f2f2f
    174c:	2f2e0c03 	svccs	0x002e0c03
    1750:	2f2f2f2f 	svccs	0x002f2f2f
    1754:	2f2f332f 	svccs	0x002f332f
    1758:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
    175c:	2f2f2f31 	svccs	0x002f2f31
    1760:	312f2f2f 	teqcc	pc, pc, lsr #30
    1764:	2f2f2f2f 	svccs	0x002f2f2f
    1768:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
    176c:	2f362f2f 	svccs	0x00362f2f
    1770:	2f312f2f 	svccs	0x00312f2f
    1774:	2f322f31 	svccs	0x00322f31
    1778:	2f2e1003 	svccs	0x002e1003
    177c:	322f2f2f 	eorcc	r2, pc, #47, 30	; 0xbc
    1780:	2f2f2f2f 	svccs	0x002f2f2f
    1784:	2f2e0b03 	svccs	0x002e0b03
    1788:	2f2f302f 	svccs	0x002f302f
    178c:	2f302f32 	svccs	0x00302f32
    1790:	2f302f30 	svccs	0x00302f30
    1794:	2f322f30 	svccs	0x00322f30
    1798:	d8033232 	stmdale	r3, {r1, r4, r5, r9, ip, sp}
    179c:	302f2e7e 	eorcc	r2, pc, lr, ror lr	; <UNPREDICTABLE>
    17a0:	2e00c003 	cdpcs	0, 0, cr12, cr0, cr3, {0}
    17a4:	032e0a03 	teqeq	lr, #12288	; 0x3000
    17a8:	03362e20 	teqeq	r6, #32, 28	; 0x200
    17ac:	032f2e0f 	teqeq	pc, #15, 28	; 0xf0
    17b0:	31312e0d 	teqcc	r1, sp, lsl #28
    17b4:	00020231 	andeq	r0, r2, r1, lsr r2
    17b8:	Address 0x000017b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
   4:	53495f31 	movtpl	r5, #40753	; 0x9f31
   8:	41440052 	qdaddmi	r0, r2, r4
   c:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
  10:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
  14:	6174535f 	cmnvs	r4, pc, asr r3
  18:	00737574 	rsbseq	r7, r3, r4, ror r5
  1c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
  20:	5f746e65 	svcpl	0x00746e65
  24:	00626370 	rsbeq	r6, r2, r0, ror r3
  28:	5f434947 	svcpl	0x00434947
  2c:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
  30:	4f455f65 	svcmi	0x00455f65
  34:	63700049 	cmnvs	r0, #73	; 0x49
  38:	696c5f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
  3c:	73007473 	movwvc	r7, #1139	; 0x473
  40:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	61440074 	hvcvs	16388	; 0x4004
  54:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  58:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  5c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  60:	5f647300 	svcpl	0x00647300
  64:	625f6472 	subsvs	r6, pc, #1912602624	; 0x72000000
  68:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  6c:	6c665f72 	stclvs	15, cr5, [r6], #-456	; 0xfffffe38
  70:	73006761 	movwvc	r6, #1889	; 0x761
  74:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
  78:	74726573 	ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d
  7c:	616c665f 	cmnvs	ip, pc, asr r6
  80:	65520067 	ldrbvs	r0, [r2, #-103]	; 0xffffff99
  84:	726f7473 	rsbvc	r7, pc, #1929379840	; 0x73000000
  88:	6f435f65 	svcvs	0x00435f65
  8c:	7865746e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
  90:	6e415f74 	mcrvs	15, 2, r5, cr1, cr4, {3}
  94:	77535f64 	ldrbvc	r5, [r3, -r4, ror #30]
  98:	68637469 	stmdavs	r3!, {r0, r3, r5, r6, sl, ip, sp, lr}^
  9c:	646e5500 	strbtvs	r5, [lr], #-1280	; 0xfffffb00
  a0:	485f6665 	ldmdami	pc, {r0, r2, r5, r6, r9, sl, sp, lr}^	; <UNPREDICTABLE>
  a4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  a8:	75007265 	strvc	r7, [r0, #-613]	; 0xfffffd9b
  ac:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b8:	42414400 	submi	r4, r1, #0, 8
  bc:	61465f54 	cmpvs	r6, r4, asr pc
  c0:	5f74756c 	svcpl	0x0074756c
  c4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
  c8:	00737365 	rsbseq	r7, r3, r5, ror #6
  cc:	5f44454c 	svcpl	0x0044454c
  d0:	70736944 	rsbsvc	r6, r3, r4, asr #18
  d4:	0079616c 	rsbseq	r6, r9, ip, ror #2
  d8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
  dc:	6f697470 	svcvs	0x00697470
  e0:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  e4:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
  e8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  ec:	636f735c 	cmnvs	pc, #92, 6	; 0x70000001
  f0:	445c6f69 	ldrbmi	r6, [ip], #-3945	; 0xfffff097
  f4:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
  f8:	415c706f 	cmpmi	ip, pc, rrx
  fc:	67614d52 			; <UNDEFINED> instruction: 0x67614d52
 100:	6f646465 	svcvs	0x00646465
 104:	63655c6e 	cmnvs	r5, #28160	; 0x6e00
 108:	7370696c 	cmnvc	r0, #108, 18	; 0x1b0000
 10c:	6f775f65 	svcvs	0x00775f65
 110:	70736b72 	rsbsvc	r6, r3, r2, ror fp
 114:	5c656361 	stclpl	3, cr6, [r5], #-388	; 0xfffffe7c
 118:	2e323030 	mrccs	0, 1, r3, cr2, cr0, {1}
 11c:	545f534f 	ldrbpl	r5, [pc], #-847	; 124 <NOINT+0x64>
 120:	6c706d65 	ldclvs	13, cr6, [r0], #-404	; 0xfffffe6c
 124:	00657461 	rsbeq	r7, r5, r1, ror #8
 128:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 12c:	495f3072 	ldmdbmi	pc, {r1, r4, r5, r6, ip, sp}^	; <UNPREDICTABLE>
 130:	55005253 	strpl	r5, [r0, #-595]	; 0xfffffdad
 134:	31747261 	cmncc	r4, r1, ror #4
 138:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 13c:	0066746e 	rsbeq	r7, r6, lr, ror #8
 140:	775f6473 			; <UNDEFINED> instruction: 0x775f6473
 144:	75625f72 	strbvc	r5, [r2, #-3954]!	; 0xfffff08e
 148:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
 14c:	616c665f 	cmnvs	ip, pc, asr r6
 150:	654b0067 	strbvs	r0, [fp, #-103]	; 0xffffff99
 154:	495f3479 	ldmdbmi	pc, {r0, r3, r4, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 158:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
 15c:	435f5152 	cmpmi	pc, #-2147483628	; 0x80000014
 160:	65746e6f 	ldrbvs	r6, [r4, #-3695]!	; 0xfffff191
 164:	535f7478 	cmppl	pc, #120, 8	; 0x78000000
 168:	63746977 	cmnvs	r4, #1949696	; 0x1dc000
 16c:	75630068 	strbvc	r0, [r3, #-104]!	; 0xffffff98
 170:	69734172 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, lr}^
 174:	41500064 	cmpmi	r0, r4, rrx
 178:	465f5442 	ldrbmi	r5, [pc], -r2, asr #8
 17c:	74756c61 	ldrbtvc	r6, [r5], #-3169	; 0xfffff39f
 180:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
 184:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 188:	43494700 	movtmi	r4, #38656	; 0x9700
 18c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 190:	505f7261 	subspl	r7, pc, r1, ror #4
 194:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 198:	435f676e 	cmpmi	pc, #28835840	; 0x1b80000
 19c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 1a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1a4:	6f6c2067 	svcvs	0x006c2067
 1a8:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1ac:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1b0:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b8:	65536f43 	ldrbvs	r6, [r3, #-3907]	; 0xfffff0bd
 1bc:	42545474 	subsmi	r5, r4, #116, 8	; 0x74000000
 1c0:	00657361 	rsbeq	r7, r5, r1, ror #6
 1c4:	61766e49 	cmnvs	r6, r9, asr #28
 1c8:	5f64696c 	svcpl	0x0064696c
 1cc:	00525349 	subseq	r5, r2, r9, asr #6
 1d0:	20554e47 	subscs	r4, r5, r7, asr #28
 1d4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 1d8:	20312e38 	eorscs	r2, r1, r8, lsr lr
 1dc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1e0:	6f633d75 	svcvs	0x00633d75
 1e4:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 1e8:	2039612d 	eorscs	r6, r9, sp, lsr #2
 1ec:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1f0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1f4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1f8:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1fc:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 200:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
 204:	6f656e3d 	svcvs	0x00656e3d
 208:	66762d6e 	ldrbtvs	r2, [r6], -lr, ror #26
 20c:	20347670 	eorscs	r7, r4, r0, ror r6
 210:	70616d2d 	rsbvc	r6, r1, sp, lsr #26
 214:	2d207363 	stccs	3, cr7, [r0, #-396]!	; 0xfffffe74
 218:	4f2d2067 	svcmi	0x002d2067
 21c:	662d2033 			; <UNDEFINED> instruction: 0x662d2033
 220:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 224:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 228:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 22c:	736e7566 	cmnvc	lr, #427819008	; 0x19800000
 230:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 234:	68632d64 	stmdavs	r3!, {r2, r5, r6, r8, sl, fp, sp}^
 238:	2d207261 	sfmcs	f7, 4, [r0, #-388]!	; 0xfffffe7c
 23c:	65727466 	ldrbvs	r7, [r2, #-1126]!	; 0xfffffb9a
 240:	65762d65 	ldrbvs	r2, [r6, #-3429]!	; 0xfffff29b
 244:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 248:	20657a69 	rsbcs	r7, r5, r9, ror #20
 24c:	7274662d 	rsbsvc	r6, r4, #47185920	; 0x2d00000
 250:	762d6565 	strtvc	r6, [sp], -r5, ror #10
 254:	6f746365 	svcvs	0x00746365
 258:	657a6972 	ldrbvs	r6, [sl, #-2418]!	; 0xfffff68e
 25c:	65762d72 	ldrbvs	r2, [r6, #-3442]!	; 0xfffff28e
 260:	736f6272 	cmnvc	pc, #536870919	; 0x20000007
 264:	20303d65 	eorscs	r3, r0, r5, ror #26
 268:	6f6e662d 	svcvs	0x006e662d
 26c:	7274732d 	rsbsvc	r7, r4, #-1275068416	; 0xb4000000
 270:	2d746369 	ldclcs	3, cr6, [r4, #-420]!	; 0xfffffe5c
 274:	61696c61 	cmnvs	r9, r1, ror #24
 278:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
 27c:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 280:	6f632d6f 	svcvs	0x00632d6f
 284:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
 288:	7a697300 	bvc	1a5ce90 <STACK_SIZE+0x125ce90>
 28c:	70797465 	rsbsvc	r7, r9, r5, ror #8
 290:	64730065 	ldrbtvs	r0, [r3], #-101	; 0xffffff9b
 294:	5f72745f 	svcpl	0x0072745f
 298:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
 29c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2a0:	6f6c2067 	svcvs	0x006c2067
 2a4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 2a8:	5300746e 	movwpl	r7, #1134	; 0x46e
 2ac:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 2b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 2b4:	76007265 	strvc	r7, [r0], -r5, ror #4
 2b8:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 2bc:	42415000 	submi	r5, r1, #0
 2c0:	61465f54 	cmpvs	r6, r4, asr pc
 2c4:	5f74756c 	svcpl	0x0074756c
 2c8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
 2cc:	73007375 	movwvc	r7, #885	; 0x375
 2d0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 2d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 2d8:	52534900 	subspl	r4, r3, #0, 18
 2dc:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
 2e0:	00726f74 	rsbseq	r6, r2, r4, ror pc
 2e4:	3379654b 	cmncc	r9, #314572800	; 0x12c00000
 2e8:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 2ec:	62615000 	rsbvs	r5, r1, #0
 2f0:	5f74726f 	svcpl	0x0074726f
 2f4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 2f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 2fc:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 300:	49534174 	ldmdbmi	r3, {r2, r4, r5, r6, r8, lr}^
 304:	6f430044 	svcvs	0x00430044
 308:	41746553 	cmnmi	r4, r3, asr r5
 30c:	00444953 	subeq	r4, r4, r3, asr r9
 310:	43484453 	movtmi	r4, #33875	; 0x8453
 314:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 318:	5f647300 	svcpl	0x00647300
 31c:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 320:	5f646e61 	svcpl	0x00646e61
 324:	706d6f63 	rsbvc	r6, sp, r3, ror #30
 328:	6574656c 	ldrbvs	r6, [r4, #-1388]!	; 0xfffffa94
 32c:	616c665f 	cmnvs	ip, pc, asr r6
 330:	324c0067 	subcc	r0, ip, #103	; 0x67
 334:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 338:	416e6165 	cmnmi	lr, r5, ror #2
 33c:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 340:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 344:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 348:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 34c:	00796157 	rsbseq	r6, r9, r7, asr r1
 350:	6e496f43 	cdpvs	15, 4, cr6, cr9, cr3, {2}
 354:	6d4d7469 	cfstrdvs	mvd7, [sp, #-420]	; 0xfffffe5c
 358:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 35c:	324c314c 	subcc	r3, ip, #76, 2
 360:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 364:	6f430065 	svcvs	0x00430065
 368:	50746547 	rsbspl	r6, r4, r7, asr #10
 36c:	6f726641 	svcvs	0x00726641
 370:	0041566d 	subeq	r5, r1, sp, ror #12
 374:	5f43324c 	svcpl	0x0043324c
 378:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 37c:	6500656c 	strvs	r6, [r0, #-1388]	; 0xfffffa94
 380:	6f6e7978 	svcvs	0x006e7978
 384:	6d735f73 	ldclvs	15, cr5, [r3, #-460]!	; 0xfffffe34
 388:	6f430063 	svcvs	0x00430063
 38c:	61736944 	cmnvs	r3, r4, asr #18
 390:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
 394:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 398:	65725068 	ldrbvs	r5, [r2, #-104]!	; 0xffffff98
 39c:	74636964 	strbtvc	r6, [r3], #-2404	; 0xfffff69c
 3a0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 3a4:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
 3a8:	6553664f 	ldrbvs	r6, [r3, #-1615]	; 0xfffff9b1
 3ac:	324c0063 	subcc	r0, ip, #99	; 0x63
 3b0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 3b4:	416e6165 	cmnmi	lr, r5, ror #2
 3b8:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 3bc:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 3c0:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 3c4:	0041505f 	subeq	r5, r1, pc, asr r0
 3c8:	65476f43 	strbvs	r6, [r7, #-3907]	; 0xfffff0bd
 3cc:	52534f74 	subspl	r4, r3, #116, 30	; 0x1d0
 3d0:	50646165 	rsbpl	r6, r4, r5, ror #2
 3d4:	6f430041 	svcvs	0x00430041
 3d8:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0xfffffab9
 3dc:	57726573 			; <UNDEFINED> instruction: 0x57726573
 3e0:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 3e4:	43004150 	movwmi	r4, #336	; 0x150
 3e8:	616e456f 	cmnvs	lr, pc, ror #10
 3ec:	44656c62 	strbtmi	r6, [r5], #-3170	; 0xfffff39e
 3f0:	68636143 	stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^
 3f4:	6f430065 	svcvs	0x00430065
 3f8:	65535454 	ldrbvs	r5, [r3, #-1108]	; 0xfffffbac
 3fc:	314c5f74 	hvccc	50676	; 0xc5f4
 400:	7500324c 	strvc	r3, [r0, #-588]	; 0xfffffdb4
 404:	74536156 	ldrbvc	r6, [r3], #-342	; 0xfffffeaa
 408:	00747261 	rsbseq	r7, r4, r1, ror #4
 40c:	69446f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
 410:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 414:	50324c65 	eorspl	r4, r2, r5, ror #24
 418:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 41c:	48686374 	stmdami	r8!, {r2, r4, r5, r6, r8, r9, sp, lr}^
 420:	00746e69 	rsbseq	r6, r4, r9, ror #28
 424:	5f43324c 	svcpl	0x0043324c
 428:	61656c43 	cmnvs	r5, r3, asr #24
 42c:	41505f6e 	cmpmi	r0, lr, ror #30
 430:	43324c00 	teqmi	r2, #0, 24
 434:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 438:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 43c:	5f657461 	svcpl	0x00657461
 440:	006c6c41 	rsbeq	r6, ip, r1, asr #24
 444:	72747461 	rsbsvc	r7, r4, #1627389952	; 0x61000000
 448:	61567500 	cmpvs	r6, r0, lsl #10
 44c:	00646e45 	rsbeq	r6, r4, r5, asr #28
 450:	6e456f43 	cdpvs	15, 4, cr6, cr5, cr3, {2}
 454:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 458:	7250324c 	subsvc	r3, r0, #76, 4	; 0xc0000004
 45c:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
 460:	69486863 	stmdbvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
 464:	4c00746e 	cfstrsmi	mvf7, [r0], {110}	; 0x6e
 468:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 46c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 470:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 474:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 478:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 47c:	41565f65 	cmpmi	r6, r5, ror #30
 480:	436f4300 	cmnmi	pc, #0, 6
 484:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 488:	49646e41 	stmdbmi	r4!, {r0, r6, r9, sl, fp, sp, lr}^
 48c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 490:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 494:	61434465 	cmpvs	r3, r5, ror #8
 498:	49656863 	stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^
 49c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 4a0:	446f4300 	strbtmi	r4, [pc], #-768	; 4a8 <ABORT_STACK_SIZE+0xa8>
 4a4:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 4a8:	4349656c 	movtmi	r6, #38252	; 0x956c
 4ac:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 4b0:	43324c00 	teqmi	r2, #0, 24
 4b4:	766e495f 			; <UNDEFINED> instruction: 0x766e495f
 4b8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 4bc:	5f657461 	svcpl	0x00657461
 4c0:	4c004150 	stfmis	f4, [r0], {80}	; 0x50
 4c4:	445f4332 	ldrbmi	r4, [pc], #-818	; 4cc <ABORT_STACK_SIZE+0xcc>
 4c8:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 4cc:	6300656c 	movwvs	r6, #1388	; 0x56c
 4d0:	2e353170 	mrccs	1, 1, r3, cr5, cr0, {3}
 4d4:	6f430063 	svcvs	0x00430063
 4d8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 4dc:	7242656c 	subvc	r6, r2, #108, 10	; 0x1b000000
 4e0:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 4e4:	64657250 	strbtvs	r7, [r5], #-592	; 0xfffffdb0
 4e8:	69746369 	ldmdbvs	r4!, {r0, r3, r5, r6, r8, r9, sp, lr}^
 4ec:	43006e6f 	movwmi	r6, #3695	; 0xe6f
 4f0:	5354546f 	cmppl	r4, #1862270976	; 0x6f000000
 4f4:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
 4f8:	6f430031 	svcvs	0x00430031
 4fc:	61736944 	cmnvs	r3, r4, asr #18
 500:	4d656c62 	stclmi	12, cr6, [r5, #-392]!	; 0xfffffe78
 504:	4c00756d 	cfstr32mi	mvfx7, [r0], {109}	; 0x6d
 508:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 50c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 510:	7961575f 	stmdbvc	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 514:	476f4300 	strbmi	r4, [pc, -r0, lsl #6]!
 518:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
 51c:	65527265 	ldrbvs	r7, [r2, #-613]	; 0xfffffd9b
 520:	41506461 	cmpmi	r0, r1, ror #8
 524:	456f4300 	strbmi	r4, [pc, #-768]!	; 22c <NOINT+0x16c>
 528:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 52c:	756d4d65 	strbvc	r4, [sp, #-3429]!	; 0xfffff29b
 530:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 534:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 538:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 53c:	69614d65 	stmdbvs	r1!, {r0, r2, r5, r6, r8, sl, fp, lr}^
 540:	626c546e 	rsbvs	r5, ip, #1845493760	; 0x6e000000
 544:	43324c00 	teqmi	r2, #0, 24
 548:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 54c:	6e416e61 	cdpvs	14, 4, cr6, cr1, cr1, {3}
 550:	766e4964 	strbtvc	r4, [lr], -r4, ror #18
 554:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 558:	5f657461 	svcpl	0x00657461
 55c:	00796157 	rsbseq	r6, r9, r7, asr r1
 560:	53615075 	cmnpl	r1, #117	; 0x75
 564:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 568:	43324c00 	teqmi	r2, #0, 24
 56c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 570:	535f6e61 	cmppl	pc, #1552	; 0x610
 574:	61577465 	cmpvs	r7, r5, ror #8
 578:	6f430079 	svcvs	0x00430079
 57c:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 580:	41756d4d 	cmnmi	r5, sp, asr #26
 584:	314c646e 	cmpcc	ip, lr, ror #8
 588:	6143324c 	cmpvs	r3, ip, asr #4
 58c:	00656863 	rsbeq	r6, r5, r3, ror #16
 590:	74536f43 	ldrbvc	r6, [r3], #-3907	; 0xfffff0bd
 594:	4d747261 	lfmmi	f7, 2, [r4, #-388]!	; 0xfffffe7c
 598:	6e41756d 	cdpvs	5, 4, cr7, cr1, cr13, {3}
 59c:	4c314c64 	ldcmi	12, cr4, [r1], #-400	; 0xfffffe70
 5a0:	63614332 	cmnvs	r1, #-939524096	; 0xc8000000
 5a4:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5a8:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
 5ac:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 5b0:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 5b4:	61575f65 	cmpvs	r7, r5, ror #30
 5b8:	324c0079 	subcc	r0, ip, #121	; 0x79
 5bc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 5c0:	416e6165 	cmnmi	lr, r5, ror #2
 5c4:	6e49646e 	cdpvs	4, 4, cr6, cr9, cr14, {3}
 5c8:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 5cc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
 5d0:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 5d4:	74655300 	strbtvc	r5, [r5], #-768	; 0xfffffd00
 5d8:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
 5dc:	62615473 	rsbvs	r5, r1, #1929379840	; 0x73000000
 5e0:	4300656c 	movwmi	r6, #1388	; 0x56c
 5e4:	6174536f 	cmnvs	r4, pc, ror #6
 5e8:	6d4d7472 	cfstrdvs	mvd7, [sp, #-456]	; 0xfffffe38
 5ec:	646e4175 	strbtvs	r4, [lr], #-373	; 0xfffffe8b
 5f0:	63614344 	cmnvs	r1, #68, 6	; 0x10000001
 5f4:	4c006568 	cfstr32mi	mvfx6, [r0], {104}	; 0x68
 5f8:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
 5fc:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 600:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 604:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 608:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 60c:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 610:	61434465 	cmpvs	r3, r5, ror #8
 614:	49656863 	stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^
 618:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 61c:	536f4300 	cmnpl	pc, #0, 6
 620:	6f447465 	svcvs	0x00447465
 624:	6e69616d 	powvsez	f6, f1, #5.0
 628:	456f4300 	strbmi	r4, [pc, #-768]!	; 330 <NOINT+0x270>
 62c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 630:	61434965 	cmpvs	r3, r5, ror #18
 634:	00656863 	rsbeq	r6, r5, r3, ror #16
 638:	5f43324c 	svcpl	0x0043324c
 63c:	61766e49 	cmnvs	r6, r9, asr #28
 640:	6164696c 	cmnvs	r4, ip, ror #18
 644:	565f6574 			; <UNDEFINED> instruction: 0x565f6574
 648:	6f430041 	svcvs	0x00430041
 64c:	4f746547 	svcmi	0x00746547
 650:	69725753 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, r9, sl, ip, lr}^
 654:	41506574 	cmpmi	r0, r4, ror r5
 658:	446f4300 	strbtmi	r4, [pc], #-768	; 660 <ABORT_STACK_SIZE+0x260>
 65c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 660:	4344656c 	movtmi	r6, #17772	; 0x456c
 664:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 668:	496f4300 	stmdbmi	pc!, {r8, r9, lr}^	; <UNPREDICTABLE>
 66c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
 670:	74616469 	strbtvc	r6, [r1], #-1129	; 0xfffffb97
 674:	61434965 	cmpvs	r3, r5, ror #18
 678:	00656863 	rsbeq	r6, r5, r3, ror #16
 67c:	5f43324c 	svcpl	0x0043324c
 680:	61656c43 	cmnvs	r5, r3, asr #24
 684:	41565f6e 	cmpmi	r6, lr, ror #30
 688:	43494700 	movtmi	r4, #38656	; 0x9700
 68c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
 690:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 694:	47535f65 	ldrbmi	r5, [r3, -r5, ror #30]
 698:	72700049 	rsbsvc	r0, r0, #73	; 0x49
 69c:	49006f69 	stmdbmi	r0, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
 6a0:	41494343 	cmpmi	r9, r3, asr #6
 6a4:	49470052 	stmdbmi	r7, {r1, r4, r6}^
 6a8:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 6ac:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 6b0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 6b4:	4d5f7974 	ldclmi	9, cr7, [pc, #-464]	; 4ec <ABORT_STACK_SIZE+0xec>
 6b8:	006b7361 	rsbeq	r7, fp, r1, ror #6
 6bc:	5f757063 	svcpl	0x00757063
 6c0:	5f746e69 	svcpl	0x00746e69
 6c4:	49006469 	stmdbmi	r0, {r0, r3, r5, r6, sl, sp, lr}
 6c8:	43494343 	movtmi	r4, #37699	; 0x9343
 6cc:	43490052 	movtmi	r0, #36946	; 0x9052
 6d0:	45534944 	ldrbmi	r4, [r3, #-2372]	; 0xfffff6bc
 6d4:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 6d8:	43494443 	movtmi	r4, #37955	; 0x9443
 6dc:	006e5245 	rsbeq	r5, lr, r5, asr #4
 6e0:	5f434947 	svcpl	0x00434947
 6e4:	5f746553 	svcpl	0x00746553
 6e8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 6ec:	70757272 	rsbsvc	r7, r5, r2, ror r2
 6f0:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 6f4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 6f8:	49007974 	stmdbmi	r0, {r2, r4, r5, r6, r8, fp, ip, sp, lr}
 6fc:	43494443 	movtmi	r4, #37955	; 0x9443
 700:	00305250 	eorseq	r5, r0, r0, asr r2
 704:	5f434947 	svcpl	0x00434947
 708:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 70c:	70757272 	rsbsvc	r7, r5, r2, ror r2
 710:	69445f74 	stmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 714:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 718:	49470065 	stmdbmi	r7, {r0, r2, r5, r6}^
 71c:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
 720:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 724:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
 728:	5f726f73 	svcpl	0x00726f73
 72c:	67726154 			; <UNDEFINED> instruction: 0x67726154
 730:	49007465 	stmdbmi	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
 734:	50494443 	subpl	r4, r9, r3, asr #8
 738:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 73c:	50494443 	subpl	r4, r9, r3, asr #8
 740:	00305254 	eorseq	r5, r0, r4, asr r2
 744:	45434349 	strbmi	r4, [r3, #-841]	; 0xfffffcb7
 748:	0052494f 	subseq	r4, r2, pc, asr #18
 74c:	69757063 	ldmdbvs	r5!, {r0, r1, r5, r6, ip, sp, lr}^
 750:	49470064 	stmdbmi	r7, {r2, r5, r6}^
 754:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
 758:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 75c:	5f747075 	svcpl	0x00747075
 760:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 764:	4700656c 	strmi	r6, [r0, -ip, ror #10]
 768:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
 76c:	5f646165 	svcpl	0x00646165
 770:	41544e49 	cmpmi	r4, r9, asr #28
 774:	49004b43 	stmdbmi	r0, {r0, r1, r6, r8, r9, fp, lr}
 778:	53494443 	movtpl	r4, #37955	; 0x9443
 77c:	006e5245 	rsbeq	r5, lr, r5, asr #4
 780:	2e636967 	cdpcs	9, 6, cr6, cr3, cr7, {3}
 784:	43490063 	movtmi	r0, #36963	; 0x9063
 788:	45434944 	strbmi	r4, [r3, #-2372]	; 0xfffff6bc
 78c:	49003052 	stmdbmi	r0, {r1, r4, r6, ip, sp}
 790:	4d504343 	ldclmi	3, cr4, [r0, #-268]	; 0xfffffef4
 794:	49470052 	stmdbmi	r7, {r1, r4, r6}^
 798:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 79c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 7a0:	6f747562 	svcvs	0x00747562
 7a4:	6e455f72 	mcrvs	15, 2, r5, cr5, cr2, {3}
 7a8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 7ac:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0xfffffd00
 7b0:	00746962 	rsbseq	r6, r4, r2, ror #18
 7b4:	69746e69 	ldmdbvs	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 7b8:	61740064 	cmnvs	r4, r4, rrx
 7bc:	74676572 	strbtvc	r6, [r7], #-1394	; 0xfffffa8e
 7c0:	746c6966 	strbtvc	r6, [ip], #-2406	; 0xfffff69a
 7c4:	47007265 	strmi	r7, [r0, -r5, ror #4]
 7c8:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
 7cc:	495f5550 	ldmdbmi	pc, {r4, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
 7d0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 7d4:	65636166 	strbvs	r6, [r3, #-358]!	; 0xfffffe9a
 7d8:	616e455f 	cmnvs	lr, pc, asr r5
 7dc:	00656c62 	rsbeq	r6, r5, r2, ror #24
 7e0:	5f64634c 	svcpl	0x0064634c
 7e4:	73747550 	cmnvc	r4, #80, 10	; 0x14000000
 7e8:	6e614800 	cdpvs	8, 6, cr4, cr1, cr0, {0}
 7ec:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
 7f0:	72410065 	subvc	r0, r1, #101	; 0x65
 7f4:	6e695772 	mcrvs	7, 3, r5, cr9, cr2, {3}
 7f8:	6f666e49 	svcvs	0x00666e49
 7fc:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 800:	726c435f 	rsbvc	r4, ip, #2080374785	; 0x7c000001
 804:	7263535f 	rsbvc	r5, r3, #2080374785	; 0x7c000001
 808:	006e6565 	rsbeq	r6, lr, r5, ror #10
 80c:	66736261 	ldrbtvs	r6, [r3], -r1, ror #4
 810:	735f7000 	cmpvc	pc, #0
 814:	78657a69 	stmdavc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
 818:	735f7000 	cmpvc	pc, #0
 81c:	79657a69 	stmdbvc	r5!, {r0, r3, r5, r6, r9, fp, ip, sp, lr}^
 820:	6e6f6a00 	vmulvs.f32	s13, s30, s0
 824:	634c0067 	movtvs	r0, #49255	; 0xc067
 828:	69575f64 	ldmdbvs	r7, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 82c:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
 830:	4c007469 	cfstrsmi	mvf7, [r0], {105}	; 0x69
 834:	445f6463 	ldrbmi	r6, [pc], #-1123	; 83c <ABORT_STACK_SIZE+0x43c>
 838:	5f776172 	svcpl	0x00776172
 83c:	6b636142 	blvs	18d8d4c <STACK_SIZE+0x10d8d4c>
 840:	6c6f435f 	stclvs	3, cr4, [pc], #-380	; 6cc <ABORT_STACK_SIZE+0x2cc>
 844:	6c00726f 	sfmvs	f7, 4, [r0], {111}	; 0x6f
 848:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
 84c:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 850:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
 854:	5f746365 	svcpl	0x00746365
 858:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 85c:	6172465f 	cmnvs	r2, pc, asr r6
 860:	425f656d 	subsmi	r6, pc, #457179136	; 0x1b400000
 864:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 868:	73760072 	cmnvc	r6, #114	; 0x72
 86c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 870:	4c006674 	stcmi	6, cr6, [r0], {116}	; 0x74
 874:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 878:	505f7465 	subspl	r7, pc, r5, ror #8
 87c:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 880:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 884:	6172445f 	cmnvs	r2, pc, asr r4
 888:	6d495f77 	stclvs	15, cr5, [r9, #-476]	; 0xfffffe24
 88c:	00656761 	rsbeq	r6, r5, r1, ror #14
 890:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 894:	65705f73 	ldrbvs	r5, [r0, #-3955]!	; 0xfffff08d
 898:	69705f72 	ldmdbvs	r0!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 89c:	006c6578 	rsbeq	r6, ip, r8, ror r5
 8a0:	70617267 	rsbvc	r7, r1, r7, ror #4
 8a4:	73636968 	cmnvc	r3, #104, 18	; 0x1a0000
 8a8:	4c00632e 	stcmi	3, cr6, [r0], {46}	; 0x2e
 8ac:	445f6463 	ldrbmi	r6, [pc], #-1123	; 8b4 <ABORT_STACK_SIZE+0x4b4>
 8b0:	5f776172 	svcpl	0x00776172
 8b4:	43415453 	movtmi	r5, #5203	; 0x1453
 8b8:	634c004b 	movtvs	r0, #49227	; 0xc04b
 8bc:	72425f64 	subvc	r5, r2, #100, 30	; 0x190
 8c0:	74686769 	strbtvc	r6, [r8], #-1897	; 0xfffff897
 8c4:	7373656e 	cmnvc	r3, #461373440	; 0x1b800000
 8c8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 8cc:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 704 <ABORT_STACK_SIZE+0x304>
 8d0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 8d4:	6172445f 	cmnvs	r2, pc, asr r4
 8d8:	4d425f77 	stclmi	15, cr5, [r2, #-476]	; 0xfffffe24
 8dc:	68630050 	stmdavs	r3!, {r4, r6}^
 8e0:	6200326f 	andvs	r3, r0, #-268435450	; 0xf0000006
 8e4:	616d7469 	cmnvs	sp, r9, ror #8
 8e8:	5f006b73 	svcpl	0x00006b73
 8ec:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 8f0:	6f6f6c00 	svcvs	0x006f6c00
 8f4:	4c700070 	ldclmi	0, cr0, [r0], #-448	; 0xfffffe40
 8f8:	62466463 	subvs	r6, r6, #1660944384	; 0x63000000
 8fc:	65737500 	ldrbvs	r7, [r3, #-1280]!	; 0xfffffb00
 900:	5f5f0063 	svcpl	0x005f0063
 904:	63756e67 	cmnvs	r5, #1648	; 0x670
 908:	5f61765f 	svcpl	0x0061765f
 90c:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 910:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
 914:	00746573 	rsbseq	r6, r4, r3, ror r5
 918:	5f4e4957 	svcpl	0x004e4957
 91c:	4f464e49 	svcmi	0x00464e49
 920:	0054535f 	subseq	r5, r4, pc, asr r3
 924:	65676170 	strbvs	r6, [r7, #-368]!	; 0xfffffe90
 928:	6469775f 	strbtvs	r7, [r9], #-1887	; 0xfffff8a1
 92c:	53006874 	movwpl	r6, #2164	; 0x874
 930:	63656c65 	cmnvs	r5, #25856	; 0x6500
 934:	5f646574 	svcpl	0x00646574
 938:	006e6977 	rsbeq	r6, lr, r7, ror r9
 93c:	5f44434c 	svcpl	0x0044434c
 940:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 944:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 948:	6f007469 	svcvs	0x00007469
 94c:	735f6666 	cmpvc	pc, #106954752	; 0x6600000
 950:	00657a69 	rsbeq	r7, r5, r9, ror #20
 954:	64696d5f 	strbtvs	r6, [r9], #-3423	; 0xfffff2a1
 958:	00656c64 	rsbeq	r6, r5, r4, ror #24
 95c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 960:	7700676e 	strvc	r6, [r0, -lr, ror #14]
 964:	695f6e69 	ldmdbvs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 968:	5f760064 	svcpl	0x00760064
 96c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 970:	5f760078 	svcpl	0x00760078
 974:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 978:	61640079 	smcvs	16393	; 0x4009
 97c:	4c006174 	stfmis	f6, [r0], {116}	; 0x74
 980:	495f6463 	ldmdbmi	pc, {r0, r1, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 984:	0074696e 	rsbseq	r6, r4, lr, ror #18
 988:	46727241 	ldrbtmi	r7, [r2], -r1, asr #4
 98c:	6c655362 	stclvs	3, cr5, [r5], #-392	; 0xfffffe78
 990:	615f5f00 	cmpvs	pc, r0, lsl #30
 994:	634c0070 	movtvs	r0, #49264	; 0xc070
 998:	75505f64 	ldrbvc	r5, [r0, #-3940]	; 0xfffff09c
 99c:	69505f74 	ldmdbvs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 9a0:	006c6578 	rsbeq	r6, ip, r8, ror r5
 9a4:	5f64634c 	svcpl	0x0064634c
 9a8:	6e697250 	mcrvs	2, 3, r7, cr9, cr0, {2}
 9ac:	4c006674 	stcmi	6, cr6, [r0], {116}	; 0x74
 9b0:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 9b4:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 9b8:	5f6f666e 	svcpl	0x006f666e
 9bc:	00504d42 	subseq	r4, r0, r2, asr #26
 9c0:	67696568 	strbvs	r6, [r9, -r8, ror #10]!
 9c4:	44007468 	strmi	r7, [r0], #-1128	; 0xfffffb98
 9c8:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 9cc:	665f7961 	ldrbvs	r7, [pc], -r1, ror #18
 9d0:	656d6172 	strbvs	r6, [sp, #-370]!	; 0xfffffe8e
 9d4:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 9d8:	6172445f 	cmnvs	r2, pc, asr r4
 9dc:	61425f77 	hvcvs	9719	; 0x25f7
 9e0:	75620072 	strbvc	r0, [r2, #-114]!	; 0xffffff8e
 9e4:	756e5f66 	strbvc	r5, [lr, #-3942]!	; 0xfffff09a
 9e8:	634c006d 	movtvs	r0, #49261	; 0xc06d
 9ec:	72445f64 	subvc	r5, r4, #100, 30	; 0x190
 9f0:	4c5f7761 	mrrcmi	7, 6, r7, pc, cr1	; <UNPREDICTABLE>
 9f4:	00656e69 	rsbeq	r6, r5, r9, ror #28
 9f8:	6f636b62 	svcvs	0x00636b62
 9fc:	00726f6c 	rsbseq	r6, r2, ip, ror #30
 a00:	38676e65 	stmdacc	r7!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 a04:	00363178 	eorseq	r3, r6, r8, ror r1
 a08:	735f6266 	cmpvc	pc, #1610612742	; 0x60000006
 a0c:	00657a69 	rsbeq	r7, r5, r9, ror #20
 a10:	706d6574 	rsbvc	r6, sp, r4, ror r5
 a14:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
 a18:	6f6c6f43 	svcvs	0x006c6f43
 a1c:	5f5f0072 	svcpl	0x005f0072
 a20:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 a24:	00747369 	rsbseq	r7, r4, r9, ror #6
 a28:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
 a2c:	64657463 	strbtvs	r7, [r5], #-1123	; 0xfffffb9d
 a30:	6172665f 	cmnvs	r2, pc, asr r6
 a34:	6200656d 	andvs	r6, r0, #457179136	; 0x1b400000
 a38:	6d5f7070 	ldclvs	0, cr7, [pc, #-448]	; 880 <ABORT_STACK_SIZE+0x480>
 a3c:	0065646f 	rsbeq	r6, r5, pc, ror #8
 a40:	5f64634c 	svcpl	0x0064634c
 a44:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 a48:	504d425f 	subpl	r4, sp, pc, asr r2
 a4c:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
 a50:	34325f65 	ldrtcc	r5, [r2], #-3941	; 0xfffff09b
 a54:	00707062 	rsbseq	r7, r0, r2, rrx
 a58:	5f64634c 	svcpl	0x0064634c
 a5c:	5f676e45 	svcpl	0x00676e45
 a60:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
 a64:	6f6c0068 	svcvs	0x006c0068
 a68:	0073706f 	rsbseq	r7, r3, pc, rrx
 a6c:	6c656475 	cfstrdvs	mvd6, [r5], #-468	; 0xfffffe2c
 a70:	665f7961 	ldrbvs	r7, [pc], -r1, ror #18
 a74:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 a78:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
 a7c:	5f746365 	svcpl	0x00746365
 a80:	70736944 	rsbsvc	r6, r3, r4, asr #18
 a84:	5f79616c 	svcpl	0x0079616c
 a88:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
 a8c:	75425f65 	strbvc	r5, [r2, #-3941]	; 0xfffff09b
 a90:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
 a94:	736f7000 	cmnvc	pc, #0
 a98:	6f700078 	svcvs	0x00700078
 a9c:	5f007973 	svcpl	0x00007973
 aa0:	73726966 	cmnvc	r2, #1671168	; 0x198000
 aa4:	61680074 	smcvs	32772	; 0x8004
 aa8:	7836316e 	ldmdavc	r6!, {r1, r2, r3, r5, r6, r8, ip, sp}
 aac:	4c003631 	stcmi	6, cr3, [r0], {49}	; 0x31
 ab0:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 ab4:	505f7465 	subspl	r7, pc, r5, ror #8
 ab8:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 abc:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
 ac0:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 ac4:	756f6400 	strbvc	r6, [pc, #-1024]!	; 6cc <ABORT_STACK_SIZE+0x2cc>
 ac8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 acc:	5f64634c 	svcpl	0x0064634c
 ad0:	5f6e6148 	svcpl	0x006e6148
 ad4:	63747550 	cmnvs	r4, #80, 10	; 0x14000000
 ad8:	654b0068 	strbvs	r0, [fp, #-104]	; 0xffffff98
 adc:	61575f79 	cmpvs	r7, r9, ror pc
 ae0:	4b5f7469 	blmi	17ddc8c <STACK_SIZE+0xfddc8c>
 ae4:	505f7965 	subspl	r7, pc, r5, ror #18
 ae8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 aec:	4b006465 	blmi	19c88 <IRQ_STACK_SIZE+0x11c88>
 af0:	475f7965 	ldrbmi	r7, [pc, -r5, ror #18]
 af4:	4b5f7465 	blmi	17ddc90 <STACK_SIZE+0xfddc90>
 af8:	505f7965 	subspl	r7, pc, r5, ror #18
 afc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 b00:	4b006465 	blmi	19c9c <IRQ_STACK_SIZE+0x11c9c>
 b04:	495f7965 	ldmdbmi	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 b08:	495f5253 	ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 b0c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 b10:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 b14:	654b0063 	strbvs	r0, [fp, #-99]	; 0xffffff9d
 b18:	6f505f79 	svcvs	0x00505f79
 b1c:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 b20:	0074696e 	rsbseq	r6, r4, lr, ror #18
 b24:	5f79654b 	svcpl	0x0079654b
 b28:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
 b2c:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 b30:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
 b34:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 b38:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
 b3c:	53495f79 	movtpl	r5, #40825	; 0x9f79
 b40:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
 b44:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 b48:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 b4c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 b50:	656c0074 	strbvs	r0, [ip, #-116]!	; 0xffffff8c
 b54:	00632e64 	rsbeq	r2, r3, r4, ror #28
 b58:	5f746573 	svcpl	0x00746573
 b5c:	72627474 	rsbvc	r7, r2, #116, 8	; 0x74000000
 b60:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 b64:	7300305f 	movwvc	r3, #95	; 0x5f
 b68:	745f7465 	ldrbvc	r7, [pc], #-1125	; b70 <ABORT_STACK_SIZE+0x770>
 b6c:	5f726274 	svcpl	0x00726274
 b70:	5f707061 	svcpl	0x00707061
 b74:	61550031 	cmpvs	r5, r1, lsr r0
 b78:	5f317472 	svcpl	0x00317472
 b7c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 b80:	666e6900 	strbtvs	r6, [lr], -r0, lsl #18
 b84:	74735f6f 	ldrbtvc	r5, [r3], #-3951	; 0xfffff091
 b88:	5f6b6361 	svcpl	0x006b6361
 b8c:	5f707061 	svcpl	0x00707061
 b90:	6e690030 	mcrvs	0, 3, r0, cr9, cr0, {1}
 b94:	735f6f66 	cmpvc	pc, #408	; 0x198
 b98:	6b636174 	blvs	18d9170 <STACK_SIZE+0x10d9170>
 b9c:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 ba0:	6900315f 	stmdbvs	r0, {r0, r1, r2, r3, r4, r6, r8, ip, sp}
 ba4:	5f6f666e 	svcpl	0x006f666e
 ba8:	5f707061 	svcpl	0x00707061
 bac:	6e690030 	mcrvs	0, 3, r0, cr9, cr0, {1}
 bb0:	615f6f66 	cmpvs	pc, r6, ror #30
 bb4:	315f7070 	cmpcc	pc, r0, ror r0	; <UNPREDICTABLE>
 bb8:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 bbc:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 bc0:	74636573 	strbtvc	r6, [r3], #-1395	; 0xfffffa8d
 bc4:	7300726f 	movwvc	r7, #623	; 0x26f
 bc8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 bcc:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 bd0:	7300305f 	movwvc	r3, #95	; 0x5f
 bd4:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 bd8:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 bdc:	4d00315f 	stfmis	f3, [r0, #-380]	; 0xfffffe84
 be0:	006e6961 	rsbeq	r6, lr, r1, ror #18
 be4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 be8:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 bec:	68435f74 	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 bf0:	74007261 	strvc	r7, [r0], #-609	; 0xfffffd9f
 bf4:	70615f74 	rsbvc	r5, r1, r4, ror pc
 bf8:	64615f70 	strbtvs	r5, [r1], #-3952	; 0xfffff090
 bfc:	53007264 	movwpl	r7, #612	; 0x264
 c00:	65525f44 	ldrbvs	r5, [r2, #-3908]	; 0xfffff0bc
 c04:	535f6461 	cmppl	pc, #1627389952	; 0x61000000
 c08:	6f746365 	svcvs	0x00746365
 c0c:	63700072 	cmnvs	r0, #114	; 0x72
 c10:	696c5f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
 c14:	695f7473 	ldmdbvs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 c18:	0074696e 	rsbseq	r6, r4, lr, ror #18
 c1c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 c20:	6172745f 	cmnvs	r2, pc, asr r4
 c24:	6174736e 	cmnvs	r4, lr, ror #6
 c28:	00656c62 	rsbeq	r6, r5, r2, ror #24
 c2c:	5f6e7552 	svcpl	0x006e7552
 c30:	00707041 	rsbseq	r7, r0, r1, asr #32
 c34:	695f5454 	ldmdbvs	pc, {r2, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
 c38:	006f666e 	rsbeq	r6, pc, lr, ror #12
 c3c:	5f707041 	svcpl	0x00707041
 c40:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 c44:	4d415200 	sfmmi	f5, 2, [r1, #-0]
 c48:	5050415f 	subspl	r4, r0, pc, asr r1
 c4c:	63700030 	cmnvs	r0, #48	; 0x30
 c50:	696c5f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
 c54:	632e7473 	teqvs	lr, #1929379840	; 0x73000000
 c58:	41545300 	cmpmi	r4, r0, lsl #6
 c5c:	425f4b43 	subsmi	r4, pc, #68608	; 0x10c00
 c60:	5f455341 	svcpl	0x00455341
 c64:	30505041 	subscc	r5, r0, r1, asr #32
 c68:	41545300 	cmpmi	r4, r0, lsl #6
 c6c:	425f4b43 	subsmi	r4, pc, #68608	; 0x10c00
 c70:	5f455341 	svcpl	0x00455341
 c74:	31505041 	cmpcc	r0, r1, asr #32
 c78:	62735f00 	rsbsvs	r5, r3, #0, 30
 c7c:	47006b72 	smlsdxmi	r0, r2, fp, r6
 c80:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 c84:	5f706165 	svcpl	0x00706165
 c88:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 c8c:	65470074 	strbvs	r0, [r7, #-116]	; 0xffffff8c
 c90:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xfffff08c
 c94:	5f6b6361 	svcpl	0x006b6361
 c98:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 c9c:	75720074 	ldrbvc	r0, [r2, #-116]!	; 0xffffff8c
 ca0:	6d69746e 	cfstrdvs	mvd7, [r9, #-440]!	; 0xfffffe48
 ca4:	00632e65 	rsbeq	r2, r3, r5, ror #28
 ca8:	70616568 	rsbvc	r6, r1, r8, ror #10
 cac:	64616300 	strbtvs	r6, [r1], #-768	; 0xfffffd00
 cb0:	745f7264 	ldrbvc	r7, [pc], #-612	; cb8 <ABORT_STACK_SIZE+0x8b8>
 cb4:	74654700 	strbtvc	r4, [r5], #-1792	; 0xfffff900
 cb8:	6174535f 	cmnvs	r4, pc, asr r3
 cbc:	425f6b63 	subsmi	r6, pc, #101376	; 0x18c00
 cc0:	00657361 	rsbeq	r7, r5, r1, ror #6
 cc4:	76657270 			; <UNDEFINED> instruction: 0x76657270
 cc8:	70616548 	rsbvc	r6, r1, r8, asr #10
 ccc:	78656e00 	stmdavc	r5!, {r9, sl, fp, sp, lr}^
 cd0:	61654874 	smcvs	21636	; 0x5484
 cd4:	65470070 	strbvs	r0, [r7, #-112]	; 0xffffff90
 cd8:	65485f74 	strbvs	r5, [r8, #-3956]	; 0xfffff08c
 cdc:	425f7061 	subsmi	r7, pc, #97	; 0x61
 ce0:	00657361 	rsbeq	r7, r5, r1, ror #6
 ce4:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 ce8:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 cec:	5f5f5449 	svcpl	0x005f5449
 cf0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 cf4:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 cf8:	53003044 	movwpl	r3, #68	; 0x44
 cfc:	5f434844 	svcpl	0x00434844
 d00:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 d04:	74535f6b 	ldrbvc	r5, [r3], #-3947	; 0xfffff095
 d08:	5300706f 	movwpl	r7, #111	; 0x6f
 d0c:	5f434844 	svcpl	0x00434844
 d10:	32444d43 	subcc	r4, r4, #4288	; 0x10c0
 d14:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d18:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 d1c:	53003344 	movwpl	r3, #836	; 0x344
 d20:	5f434844 	svcpl	0x00434844
 d24:	37444d43 	strbcc	r4, [r4, -r3, asr #26]
 d28:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d2c:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 d30:	53003844 	movwpl	r3, #2116	; 0x844
 d34:	5f434844 	svcpl	0x00434844
 d38:	5f525349 	svcpl	0x00525349
 d3c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 d40:	5300656c 	movwpl	r6, #1388	; 0x56c
 d44:	5f434844 	svcpl	0x00434844
 d48:	50737542 	rsbspl	r7, r3, r2, asr #10
 d4c:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
 d50:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
 d54:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; b8c <ABORT_STACK_SIZE+0x78c>
 d58:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 d5c:	4d435f43 	stclmi	15, cr5, [r3, #-268]	; 0xfffffef4
 d60:	00353544 	eorseq	r3, r5, r4, asr #10
 d64:	5f706d74 	svcpl	0x00706d74
 d68:	61706163 	cmnvs	r0, r3, ror #2
 d6c:	68647300 	stmdavs	r4!, {r8, r9, ip, sp, lr}^
 d70:	00632e63 	rsbeq	r2, r3, r3, ror #28
 d74:	43484453 	movtmi	r4, #33875	; 0x8453
 d78:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
 d7c:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 d80:	53007469 	movwpl	r7, #1129	; 0x469
 d84:	72575f44 	subsvc	r5, r7, #68, 30	; 0x110
 d88:	5f657469 	svcpl	0x00657469
 d8c:	74636553 	strbtvc	r6, [r3], #-1363	; 0xfffffaad
 d90:	5300726f 	movwpl	r7, #623	; 0x26f
 d94:	5f434844 	svcpl	0x00434844
 d98:	444d4341 	strbmi	r4, [sp], #-833	; 0xfffffcbf
 d9c:	62345f36 	eorsvs	r5, r4, #54, 30	; 0xd8
 da0:	73007469 	movwvc	r7, #1129	; 0x469
 da4:	63725f64 	cmnvs	r2, #100, 30	; 0x190
 da8:	44530061 	ldrbmi	r0, [r3], #-97	; 0xffffff9f
 dac:	435f4348 	cmpmi	pc, #72, 6	; 0x20000001
 db0:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 db4:	61445f65 	cmpvs	r4, r5, ror #30
 db8:	69575f74 	ldmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 dbc:	5f687464 	svcpl	0x00687464
 dc0:	74696234 	strbtvc	r6, [r9], #-564	; 0xfffffdcc
 dc4:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 dc8:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
 dcc:	5f6b636f 	svcpl	0x006b636f
 dd0:	70707553 	rsbsvc	r7, r0, r3, asr r5
 dd4:	5300796c 	movwpl	r7, #2412	; 0x96c
 dd8:	5f434844 	svcpl	0x00434844
 ddc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 de0:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 de4:	0072775f 	rsbseq	r7, r2, pc, asr r7
 de8:	5f667562 	svcpl	0x00667562
 dec:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 df0:	48445300 	stmdami	r4, {r8, r9, ip, lr}^
 df4:	61435f43 	cmpvs	r3, r3, asr #30
 df8:	495f6472 	ldmdbmi	pc, {r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 dfc:	0074696e 	rsbseq	r6, r4, lr, ror #18
 e00:	43484453 	movtmi	r4, #33875	; 0x8453
 e04:	4d43415f 	stfmie	f4, [r3, #-380]	; 0xfffffe84
 e08:	00313444 	eorseq	r3, r1, r4, asr #8
 e0c:	6d69746d 	cfstrdvs	mvd7, [r9, #-436]!	; 0xfffffe4c
 e10:	69540065 	ldmdbvs	r4, {r0, r2, r5, r6}^
 e14:	3072656d 	rsbscc	r6, r2, sp, ror #10
 e18:	746e495f 	strbtvc	r4, [lr], #-2399	; 0xfffff6a1
 e1c:	6c65445f 	cfstrdvs	mvd4, [r5], #-380	; 0xfffffe84
 e20:	54007961 	strpl	r7, [r0], #-2401	; 0xfffff69f
 e24:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 e28:	65445f30 	strbvs	r5, [r4, #-3888]	; 0xfffff0d0
 e2c:	0079616c 	rsbseq	r6, r9, ip, ror #2
 e30:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 e34:	00632e72 	rsbeq	r2, r3, r2, ror lr
 e38:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 e3c:	6400745f 	strvs	r7, [r0], #-1119	; 0xfffffba1
 e40:	7669645f 			; <UNDEFINED> instruction: 0x7669645f
 e44:	72615500 	rsbvc	r5, r1, #0, 10
 e48:	475f3174 			; <UNDEFINED> instruction: 0x475f3174
 e4c:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
 e50:	6d754e74 	ldclvs	14, cr4, [r5, #-464]!	; 0xfffffe30
 e54:	72615500 	rsbvc	r5, r1, #0, 10
 e58:	535f3174 	cmppl	pc, #116, 2
 e5c:	5f646e65 	svcpl	0x00646e65
 e60:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
 e64:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 e68:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 e6c:	61550063 	cmpvs	r5, r3, rrx
 e70:	5f317472 	svcpl	0x00317472
 e74:	5f746547 	svcpl	0x00746547
 e78:	73657250 	cmnvc	r5, #80, 4
 e7c:	00646573 	rsbeq	r6, r4, r3, ror r5
 e80:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 e84:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 e88:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
 e8c:	00657479 	rsbeq	r7, r5, r9, ror r4
 e90:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 e94:	5f006e65 	svcpl	0x00006e65
 e98:	7974635f 	ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^
 e9c:	705f6570 	subsvc	r6, pc, r0, ror r5	; <UNPREDICTABLE>
 ea0:	5f5f7274 	svcpl	0x005f7274
 ea4:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 ea8:	5f750064 	svcpl	0x00750064
 eac:	00766964 	rsbseq	r6, r6, r4, ror #18
 eb0:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 eb4:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 eb8:	696d0078 	stmdbvs	sp!, {r3, r4, r5, r6}^
 ebc:	0073756e 	rsbseq	r7, r3, lr, ror #10
 ec0:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 ec4:	6f746100 	svcvs	0x00746100
 ec8:	74730069 	ldrbtvc	r0, [r3], #-105	; 0xffffff97
 ecc:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 ed0:	61550032 	cmpvs	r5, r2, lsr r0
 ed4:	5f317472 	svcpl	0x00317472
 ed8:	5f525349 	svcpl	0x00525349
 edc:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 ee0:	5500656c 	strpl	r6, [r0, #-1388]	; 0xfffffa94
 ee4:	31747261 	cmncc	r4, r1, ror #4
 ee8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 eec:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
 ef0:	7200676e 	andvc	r6, r0, #28835840	; 0x1b80000
 ef4:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 ef8:	Address 0x00000ef8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <STACK_SIZE+0x8d0d24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003c41 	andeq	r3, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000032 	andeq	r0, r0, r2, lsr r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003941 	streq	r3, [r0], -r1, asr #18
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <IRQ_STACK_SIZE+0x7a42c>
  24:	12020c05 	andne	r0, r2, #1280	; 0x500
  28:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1b011a01 	blne	4683c <IRQ_STACK_SIZE+0x3e83c>
  34:	22021e03 	andcs	r1, r2, #3, 28	; 0x30
  38:	44012a01 	strmi	r2, [r1], #-2561	; 0xfffff5ff
  3c:	Address 0x0000003c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	40000194 	mulmi	r0, r4, r1
      1c:	0000000c 	andeq	r0, r0, ip
      20:	0000001c 	andeq	r0, r0, ip, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	400001a0 	andmi	r0, r0, r0, lsr #3
      2c:	000000ec 	andeq	r0, r0, ip, ror #1
      30:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      34:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      38:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      3c:	0000040b 	andeq	r0, r0, fp, lsl #8
      40:	00000020 	andeq	r0, r0, r0, lsr #32
      44:	00000000 	andeq	r0, r0, r0
      48:	4000028c 	andmi	r0, r0, ip, lsl #5
      4c:	00000050 	andeq	r0, r0, r0, asr r0
      50:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      54:	05840683 	streq	r0, [r4, #1667]	; 0x683
      58:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      5c:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      60:	0000040b 	andeq	r0, r0, fp, lsl #8
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	00000000 	andeq	r0, r0, r0
      6c:	400002dc 	ldrdmi	r0, [r0], -ip
      70:	00000078 	andeq	r0, r0, r8, ror r0
      74:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      78:	05840683 	streq	r0, [r4, #1667]	; 0x683
      7c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      80:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
      84:	0000040b 	andeq	r0, r0, fp, lsl #8
      88:	00000020 	andeq	r0, r0, r0, lsr #32
      8c:	00000000 	andeq	r0, r0, r0
      90:	40000354 	andmi	r0, r0, r4, asr r3
      94:	00000038 	andeq	r0, r0, r8, lsr r0
      98:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
      9c:	05840683 	streq	r0, [r4, #1667]	; 0x683
      a0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      a4:	0c4a028e 	sfmeq	f0, 2, [sl], {142}	; 0x8e
      a8:	0000040b 	andeq	r0, r0, fp, lsl #8
      ac:	0000001c 	andeq	r0, r0, ip, lsl r0
      b0:	00000000 	andeq	r0, r0, r0
      b4:	4000038c 	andmi	r0, r0, ip, lsl #7
      b8:	00000074 	andeq	r0, r0, r4, ror r0
      bc:	460c0d42 	strmi	r0, [ip], -r2, asr #26
      c0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      c4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      c8:	0000040b 	andeq	r0, r0, fp, lsl #8
      cc:	0000001c 	andeq	r0, r0, ip, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	40000400 	andmi	r0, r0, r0, lsl #8
      d8:	00000060 	andeq	r0, r0, r0, rrx
      dc:	480c0d44 	stmdami	ip, {r2, r6, r8, sl, fp}
      e0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
      e4:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
      e8:	0000040b 	andeq	r0, r0, fp, lsl #8
      ec:	00000020 	andeq	r0, r0, r0, lsr #32
      f0:	00000000 	andeq	r0, r0, r0
      f4:	40000460 	andmi	r0, r0, r0, ror #8
      f8:	00000040 	andeq	r0, r0, r0, asr #32
      fc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     100:	05840683 	streq	r0, [r4, #1667]	; 0x683
     104:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     108:	0c48028e 	sfmeq	f0, 2, [r8], {142}	; 0x8e
     10c:	0000040b 	andeq	r0, r0, fp, lsl #8
     110:	0000002c 	andeq	r0, r0, ip, lsr #32
     114:	00000000 	andeq	r0, r0, r0
     118:	400004a0 	andmi	r0, r0, r0, lsr #9
     11c:	00000164 	andeq	r0, r0, r4, ror #2
     120:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     124:	0b840c83 	bleq	fe103338 <IRQ_STACK_BASE+0xba103338>
     128:	09860a85 	stmibeq	r6, {r0, r2, r7, r9, fp}
     12c:	07880887 	streq	r0, [r8, r7, lsl #17]
     130:	058a0689 	streq	r0, [sl, #1673]	; 0x689
     134:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     138:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     13c:	0000040b 	andeq	r0, r0, fp, lsl #8
     140:	0000001c 	andeq	r0, r0, ip, lsl r0
     144:	00000000 	andeq	r0, r0, r0
     148:	40000604 	andmi	r0, r0, r4, lsl #12
     14c:	00000044 	andeq	r0, r0, r4, asr #32
     150:	4a0c0d42 	bmi	303660 <IRQ_STACK_SIZE+0x2fb660>
     154:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     158:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     15c:	0000040b 	andeq	r0, r0, fp, lsl #8
     160:	0000001c 	andeq	r0, r0, ip, lsl r0
     164:	00000000 	andeq	r0, r0, r0
     168:	40000648 	andmi	r0, r0, r8, asr #12
     16c:	000000a4 	andeq	r0, r0, r4, lsr #1
     170:	4a0c0d42 	bmi	303680 <IRQ_STACK_SIZE+0x2fb680>
     174:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     178:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     17c:	0000040b 	andeq	r0, r0, fp, lsl #8
     180:	0000000c 	andeq	r0, r0, ip
     184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     188:	7c020001 	stcvc	0, cr0, [r2], {1}
     18c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     190:	00000028 	andeq	r0, r0, r8, lsr #32
     194:	00000180 	andeq	r0, r0, r0, lsl #3
     198:	400006ec 	andmi	r0, r0, ip, ror #13
     19c:	00000844 	andeq	r0, r0, r4, asr #16
     1a0:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     1a4:	0a850b84 	beq	fe142fbc <IRQ_STACK_BASE+0xba142fbc>
     1a8:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     1ac:	06890788 	streq	r0, [r9], r8, lsl #15
     1b0:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     1b4:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     1b8:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000180 	andeq	r0, r0, r0, lsl #3
     1c4:	40000f30 	andmi	r0, r0, r0, lsr pc
     1c8:	00000080 	andeq	r0, r0, r0, lsl #1
     1cc:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1d0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1d4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1d8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     1dc:	0000040b 	andeq	r0, r0, fp, lsl #8
     1e0:	00000020 	andeq	r0, r0, r0, lsr #32
     1e4:	00000180 	andeq	r0, r0, r0, lsl #3
     1e8:	40000fb0 			; <UNDEFINED> instruction: 0x40000fb0
     1ec:	00000088 	andeq	r0, r0, r8, lsl #1
     1f0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     1f4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     1f8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     1fc:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     200:	0000040b 	andeq	r0, r0, fp, lsl #8
     204:	00000020 	andeq	r0, r0, r0, lsr #32
     208:	00000180 	andeq	r0, r0, r0, lsl #3
     20c:	40001038 	andmi	r1, r0, r8, lsr r0
     210:	00000088 	andeq	r0, r0, r8, lsl #1
     214:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     218:	05840683 	streq	r0, [r4, #1667]	; 0x683
     21c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     220:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     224:	0000040b 	andeq	r0, r0, fp, lsl #8
     228:	00000020 	andeq	r0, r0, r0, lsr #32
     22c:	00000180 	andeq	r0, r0, r0, lsl #3
     230:	400010c0 	andmi	r1, r0, r0, asr #1
     234:	00000088 	andeq	r0, r0, r8, lsl #1
     238:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     23c:	05840683 	streq	r0, [r4, #1667]	; 0x683
     240:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     244:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     248:	0000040b 	andeq	r0, r0, fp, lsl #8
     24c:	0000001c 	andeq	r0, r0, ip, lsl r0
     250:	00000180 	andeq	r0, r0, r0, lsl #3
     254:	40001148 	andmi	r1, r0, r8, asr #2
     258:	0000005c 	andeq	r0, r0, ip, asr r0
     25c:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     260:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     264:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     268:	0000040b 	andeq	r0, r0, fp, lsl #8
     26c:	0000001c 	andeq	r0, r0, ip, lsl r0
     270:	00000180 	andeq	r0, r0, r0, lsl #3
     274:	400011a4 	andmi	r1, r0, r4, lsr #3
     278:	0000002c 	andeq	r0, r0, ip, lsr #32
     27c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     280:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     284:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     288:	0000040b 	andeq	r0, r0, fp, lsl #8
     28c:	0000000c 	andeq	r0, r0, ip
     290:	00000180 	andeq	r0, r0, r0, lsl #3
     294:	400011d0 	ldrdmi	r1, [r0], -r0
     298:	00000030 	andeq	r0, r0, r0, lsr r0
     29c:	0000000c 	andeq	r0, r0, ip
     2a0:	00000180 	andeq	r0, r0, r0, lsl #3
     2a4:	40001200 	andmi	r1, r0, r0, lsl #4
     2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2ac:	0000000c 	andeq	r0, r0, ip
     2b0:	00000180 	andeq	r0, r0, r0, lsl #3
     2b4:	4000121c 	andmi	r1, r0, ip, lsl r2
     2b8:	00000034 	andeq	r0, r0, r4, lsr r0
     2bc:	0000000c 	andeq	r0, r0, ip
     2c0:	00000180 	andeq	r0, r0, r0, lsl #3
     2c4:	40001250 	andmi	r1, r0, r0, asr r2
     2c8:	00000030 	andeq	r0, r0, r0, lsr r0
     2cc:	0000000c 	andeq	r0, r0, ip
     2d0:	00000180 	andeq	r0, r0, r0, lsl #3
     2d4:	40001280 	andmi	r1, r0, r0, lsl #5
     2d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	00000180 	andeq	r0, r0, r0, lsl #3
     2e4:	4000129c 	mulmi	r0, ip, r2
     2e8:	00000020 	andeq	r0, r0, r0, lsr #32
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	00000180 	andeq	r0, r0, r0, lsl #3
     2f4:	400012bc 			; <UNDEFINED> instruction: 0x400012bc
     2f8:	00000034 	andeq	r0, r0, r4, lsr r0
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	00000180 	andeq	r0, r0, r0, lsl #3
     304:	400012f0 	strdmi	r1, [r0], -r0
     308:	00000030 	andeq	r0, r0, r0, lsr r0
     30c:	0000000c 	andeq	r0, r0, ip
     310:	00000180 	andeq	r0, r0, r0, lsl #3
     314:	40001320 	andmi	r1, r0, r0, lsr #6
     318:	0000001c 	andeq	r0, r0, ip, lsl r0
     31c:	0000000c 	andeq	r0, r0, ip
     320:	00000180 	andeq	r0, r0, r0, lsl #3
     324:	4000133c 	andmi	r1, r0, ip, lsr r3
     328:	00000020 	andeq	r0, r0, r0, lsr #32
     32c:	0000000c 	andeq	r0, r0, ip
     330:	00000180 	andeq	r0, r0, r0, lsl #3
     334:	4000135c 	andmi	r1, r0, ip, asr r3
     338:	00000034 	andeq	r0, r0, r4, lsr r0
     33c:	00000014 	andeq	r0, r0, r4, lsl r0
     340:	00000180 	andeq	r0, r0, r0, lsl #3
     344:	40001390 	mulmi	r0, r0, r3
     348:	00000044 	andeq	r0, r0, r4, asr #32
     34c:	84040e4a 	strhi	r0, [r4], #-3658	; 0xfffff1b6
     350:	00000001 	andeq	r0, r0, r1
     354:	00000024 	andeq	r0, r0, r4, lsr #32
     358:	00000180 	andeq	r0, r0, r0, lsl #3
     35c:	400013d4 	ldrdmi	r1, [r0], -r4
     360:	000000a8 	andeq	r0, r0, r8, lsr #1
     364:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     368:	07840883 	streq	r0, [r4, r3, lsl #17]
     36c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     370:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     374:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     378:	0000040b 	andeq	r0, r0, fp, lsl #8
     37c:	00000028 	andeq	r0, r0, r8, lsr #32
     380:	00000180 	andeq	r0, r0, r0, lsl #3
     384:	4000147c 	andmi	r1, r0, ip, ror r4
     388:	000008dc 	ldrdeq	r0, [r0], -ip
     38c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     390:	0a850b84 	beq	fe1431a8 <IRQ_STACK_BASE+0xba1431a8>
     394:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     398:	06890788 	streq	r0, [r9], r8, lsl #15
     39c:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     3a0:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     3a4:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     3a8:	00000024 	andeq	r0, r0, r4, lsr #32
     3ac:	00000180 	andeq	r0, r0, r0, lsl #3
     3b0:	40001d58 	andmi	r1, r0, r8, asr sp
     3b4:	000000e0 	andeq	r0, r0, r0, ror #1
     3b8:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3bc:	07840883 	streq	r0, [r4, r3, lsl #17]
     3c0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     3c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3c8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     3d0:	00000024 	andeq	r0, r0, r4, lsr #32
     3d4:	00000180 	andeq	r0, r0, r0, lsl #3
     3d8:	40001e38 	andmi	r1, r0, r8, lsr lr
     3dc:	000000f8 	strdeq	r0, [r0], -r8
     3e0:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     3e4:	07840883 	streq	r0, [r4, r3, lsl #17]
     3e8:	05860685 	streq	r0, [r6, #1669]	; 0x685
     3ec:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     3f0:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     3f4:	0000040b 	andeq	r0, r0, fp, lsl #8
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     400:	7c020001 	stcvc	0, cr0, [r2], {1}
     404:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     408:	0000000c 	andeq	r0, r0, ip
     40c:	000003f8 	strdeq	r0, [r0], -r8
     410:	40001f30 	andmi	r1, r0, r0, lsr pc
     414:	00000018 	andeq	r0, r0, r8, lsl r0
     418:	0000000c 	andeq	r0, r0, ip
     41c:	000003f8 	strdeq	r0, [r0], -r8
     420:	40001f48 	andmi	r1, r0, r8, asr #30
     424:	00000014 	andeq	r0, r0, r4, lsl r0
     428:	0000000c 	andeq	r0, r0, ip
     42c:	000003f8 	strdeq	r0, [r0], -r8
     430:	40001f5c 	andmi	r1, r0, ip, asr pc
     434:	00000018 	andeq	r0, r0, r8, lsl r0
     438:	0000000c 	andeq	r0, r0, ip
     43c:	000003f8 	strdeq	r0, [r0], -r8
     440:	40001f74 	andmi	r1, r0, r4, ror pc
     444:	0000004c 	andeq	r0, r0, ip, asr #32
     448:	0000000c 	andeq	r0, r0, ip
     44c:	000003f8 	strdeq	r0, [r0], -r8
     450:	40001fc0 	andmi	r1, r0, r0, asr #31
     454:	0000004c 	andeq	r0, r0, ip, asr #32
     458:	00000014 	andeq	r0, r0, r4, lsl r0
     45c:	000003f8 	strdeq	r0, [r0], -r8
     460:	4000200c 	andmi	r2, r0, ip
     464:	00000084 	andeq	r0, r0, r4, lsl #1
     468:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     46c:	00018502 	andeq	r8, r1, r2, lsl #10
     470:	00000014 	andeq	r0, r0, r4, lsl r0
     474:	000003f8 	strdeq	r0, [r0], -r8
     478:	40002090 	mulmi	r0, r0, r0
     47c:	0000008c 	andeq	r0, r0, ip, lsl #1
     480:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
     484:	00018502 	andeq	r8, r1, r2, lsl #10
     488:	0000000c 	andeq	r0, r0, ip
     48c:	000003f8 	strdeq	r0, [r0], -r8
     490:	4000211c 	andmi	r2, r0, ip, lsl r1
     494:	00000048 	andeq	r0, r0, r8, asr #32
     498:	0000000c 	andeq	r0, r0, ip
     49c:	000003f8 	strdeq	r0, [r0], -r8
     4a0:	40002164 	andmi	r2, r0, r4, ror #2
     4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a8:	0000000c 	andeq	r0, r0, ip
     4ac:	000003f8 	strdeq	r0, [r0], -r8
     4b0:	40002180 	andmi	r2, r0, r0, lsl #3
     4b4:	00000018 	andeq	r0, r0, r8, lsl r0
     4b8:	0000000c 	andeq	r0, r0, ip
     4bc:	000003f8 	strdeq	r0, [r0], -r8
     4c0:	40002198 	mulmi	r0, r8, r1
     4c4:	00000018 	andeq	r0, r0, r8, lsl r0
     4c8:	0000000c 	andeq	r0, r0, ip
     4cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4d0:	7c020001 	stcvc	0, cr0, [r2], {1}
     4d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4d8:	00000028 	andeq	r0, r0, r8, lsr #32
     4dc:	000004c8 	andeq	r0, r0, r8, asr #9
     4e0:	400021b0 			; <UNDEFINED> instruction: 0x400021b0
     4e4:	000007c4 	andeq	r0, r0, r4, asr #15
     4e8:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     4ec:	0a850b84 	beq	fe143304 <IRQ_STACK_BASE+0xba143304>
     4f0:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     4f4:	06890788 	streq	r0, [r9], r8, lsl #15
     4f8:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     4fc:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     500:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     504:	0000000c 	andeq	r0, r0, ip
     508:	000004c8 	andeq	r0, r0, r8, asr #9
     50c:	40002974 	andmi	r2, r0, r4, ror r9
     510:	00000004 	andeq	r0, r0, r4
     514:	0000000c 	andeq	r0, r0, ip
     518:	000004c8 	andeq	r0, r0, r8, asr #9
     51c:	40002978 	andmi	r2, r0, r8, ror r9
     520:	00000068 	andeq	r0, r0, r8, rrx
     524:	0000001c 	andeq	r0, r0, ip, lsl r0
     528:	000004c8 	andeq	r0, r0, r8, asr #9
     52c:	400029e0 	andmi	r2, r0, r0, ror #19
     530:	000001c8 	andeq	r0, r0, r8, asr #3
     534:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
     538:	86058506 	strhi	r8, [r5], -r6, lsl #10
     53c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     540:	00018902 	andeq	r8, r1, r2, lsl #18
     544:	00000020 	andeq	r0, r0, r0, lsr #32
     548:	000004c8 	andeq	r0, r0, r8, asr #9
     54c:	40002ba8 	andmi	r2, r0, r8, lsr #23
     550:	0000017c 	andeq	r0, r0, ip, ror r1
     554:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     558:	86068507 	strhi	r8, [r6], -r7, lsl #10
     55c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     560:	8a028903 	bhi	a2974 <IRQ_STACK_SIZE+0x9a974>
     564:	280e5401 	stmdacs	lr, {r0, sl, ip, lr}
     568:	00000014 	andeq	r0, r0, r4, lsl r0
     56c:	000004c8 	andeq	r0, r0, r8, asr #9
     570:	40002d24 	andmi	r2, r0, r4, lsr #26
     574:	00000030 	andeq	r0, r0, r0, lsr r0
     578:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     57c:	00000001 	andeq	r0, r0, r1
     580:	0000000c 	andeq	r0, r0, ip
     584:	000004c8 	andeq	r0, r0, r8, asr #9
     588:	40002d54 	andmi	r2, r0, r4, asr sp
     58c:	00000028 	andeq	r0, r0, r8, lsr #32
     590:	0000000c 	andeq	r0, r0, ip
     594:	000004c8 	andeq	r0, r0, r8, asr #9
     598:	40002d7c 	andmi	r2, r0, ip, ror sp
     59c:	00000024 	andeq	r0, r0, r4, lsr #32
     5a0:	00000018 	andeq	r0, r0, r8, lsl r0
     5a4:	000004c8 	andeq	r0, r0, r8, asr #9
     5a8:	40002da0 	andmi	r2, r0, r0, lsr #27
     5ac:	00000088 	andeq	r0, r0, r8, lsl #1
     5b0:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     5b4:	86028503 	strhi	r8, [r2], -r3, lsl #10
     5b8:	00000001 	andeq	r0, r0, r1
     5bc:	00000018 	andeq	r0, r0, r8, lsl r0
     5c0:	000004c8 	andeq	r0, r0, r8, asr #9
     5c4:	40002e28 	andmi	r2, r0, r8, lsr #28
     5c8:	00000088 	andeq	r0, r0, r8, lsl #1
     5cc:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     5d0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     5d4:	00000001 	andeq	r0, r0, r1
     5d8:	0000000c 	andeq	r0, r0, ip
     5dc:	000004c8 	andeq	r0, r0, r8, asr #9
     5e0:	40002eb0 			; <UNDEFINED> instruction: 0x40002eb0
     5e4:	00000014 	andeq	r0, r0, r4, lsl r0
     5e8:	00000020 	andeq	r0, r0, r0, lsr #32
     5ec:	000004c8 	andeq	r0, r0, r8, asr #9
     5f0:	40002ec4 	andmi	r2, r0, r4, asr #29
     5f4:	000000a4 	andeq	r0, r0, r4, lsr #1
     5f8:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     5fc:	86068507 	strhi	r8, [r6], -r7, lsl #10
     600:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     604:	8a028903 	bhi	a2a18 <IRQ_STACK_SIZE+0x9aa18>
     608:	300e4201 	andcc	r4, lr, r1, lsl #4
     60c:	00000020 	andeq	r0, r0, r0, lsr #32
     610:	000004c8 	andeq	r0, r0, r8, asr #9
     614:	40002f68 	andmi	r2, r0, r8, ror #30
     618:	0000008c 	andeq	r0, r0, ip, lsl #1
     61c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     620:	86068507 	strhi	r8, [r6], -r7, lsl #10
     624:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     628:	8a028903 	bhi	a2a3c <IRQ_STACK_SIZE+0x9aa3c>
     62c:	280e4201 	stmdacs	lr, {r0, r9, lr}
     630:	0000000c 	andeq	r0, r0, ip
     634:	000004c8 	andeq	r0, r0, r8, asr #9
     638:	40002ff4 	strdmi	r2, [r0], -r4
     63c:	00000028 	andeq	r0, r0, r8, lsr #32
     640:	0000000c 	andeq	r0, r0, ip
     644:	000004c8 	andeq	r0, r0, r8, asr #9
     648:	4000301c 	andmi	r3, r0, ip, lsl r0
     64c:	00000034 	andeq	r0, r0, r4, lsr r0
     650:	0000000c 	andeq	r0, r0, ip
     654:	000004c8 	andeq	r0, r0, r8, asr #9
     658:	40003050 	andmi	r3, r0, r0, asr r0
     65c:	0000001c 	andeq	r0, r0, ip, lsl r0
     660:	0000000c 	andeq	r0, r0, ip
     664:	000004c8 	andeq	r0, r0, r8, asr #9
     668:	4000306c 	andmi	r3, r0, ip, rrx
     66c:	00000024 	andeq	r0, r0, r4, lsr #32
     670:	00000028 	andeq	r0, r0, r8, lsr #32
     674:	000004c8 	andeq	r0, r0, r8, asr #9
     678:	40003090 	mulmi	r0, r0, r0
     67c:	00000144 	andeq	r0, r0, r4, asr #2
     680:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     684:	0a850b84 	beq	fe14349c <IRQ_STACK_BASE+0xba14349c>
     688:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     68c:	06890788 	streq	r0, [r9], r8, lsl #15
     690:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     694:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     698:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     69c:	00000020 	andeq	r0, r0, r0, lsr #32
     6a0:	000004c8 	andeq	r0, r0, r8, asr #9
     6a4:	400031d4 	ldrdmi	r3, [r0], -r4
     6a8:	000003c8 	andeq	r0, r0, r8, asr #7
     6ac:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6b0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6b4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6b8:	8a028903 	bhi	a2acc <IRQ_STACK_SIZE+0x9aacc>
     6bc:	780e4201 	stmdavc	lr, {r0, r9, lr}
     6c0:	00000020 	andeq	r0, r0, r0, lsr #32
     6c4:	000004c8 	andeq	r0, r0, r8, asr #9
     6c8:	4000359c 	mulmi	r0, ip, r5
     6cc:	00000174 	andeq	r0, r0, r4, ror r1
     6d0:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     6d4:	86068507 	strhi	r8, [r6], -r7, lsl #10
     6d8:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     6dc:	8a028903 	bhi	a2af0 <IRQ_STACK_SIZE+0x9aaf0>
     6e0:	680e4201 	stmdavs	lr, {r0, r9, lr}
     6e4:	00000028 	andeq	r0, r0, r8, lsr #32
     6e8:	000004c8 	andeq	r0, r0, r8, asr #9
     6ec:	40003710 	andmi	r3, r0, r0, lsl r7
     6f0:	0000021c 	andeq	r0, r0, ip, lsl r2
     6f4:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     6f8:	0a850b84 	beq	fe143510 <IRQ_STACK_BASE+0xba143510>
     6fc:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     700:	06890788 	streq	r0, [r9], r8, lsl #15
     704:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     708:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     70c:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     710:	0000001c 	andeq	r0, r0, ip, lsl r0
     714:	000004c8 	andeq	r0, r0, r8, asr #9
     718:	4000392c 	andmi	r3, r0, ip, lsr #18
     71c:	00000080 	andeq	r0, r0, r0, lsl #1
     720:	84140e44 	ldrhi	r0, [r4], #-3652	; 0xfffff1bc
     724:	86048505 	strhi	r8, [r4], -r5, lsl #10
     728:	88028703 	stmdahi	r2, {r0, r1, r8, r9, sl, pc}
     72c:	00000001 	andeq	r0, r0, r1
     730:	00000014 	andeq	r0, r0, r4, lsl r0
     734:	000004c8 	andeq	r0, r0, r8, asr #9
     738:	400039ac 	andmi	r3, r0, ip, lsr #19
     73c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     740:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     744:	00000001 	andeq	r0, r0, r1
     748:	00000028 	andeq	r0, r0, r8, lsr #32
     74c:	000004c8 	andeq	r0, r0, r8, asr #9
     750:	40003b60 	andmi	r3, r0, r0, ror #22
     754:	00000238 	andeq	r0, r0, r8, lsr r2
     758:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     75c:	0a850b84 	beq	fe143574 <IRQ_STACK_BASE+0xba143574>
     760:	08870986 	stmeq	r7, {r1, r2, r7, r8, fp}
     764:	06890788 	streq	r0, [r9], r8, lsl #15
     768:	048b058a 	streq	r0, [fp], #1418	; 0x58a
     76c:	028e038d 	addeq	r0, lr, #872415234	; 0x34000002
     770:	040b0c42 	streq	r0, [fp], #-3138	; 0xfffff3be
     774:	0000001c 	andeq	r0, r0, ip, lsl r0
     778:	000004c8 	andeq	r0, r0, r8, asr #9
     77c:	40003d98 	mulmi	r0, r8, sp
     780:	0000004c 	andeq	r0, r0, ip, asr #32
     784:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     788:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     78c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     790:	0000040b 	andeq	r0, r0, fp, lsl #8
     794:	0000000c 	andeq	r0, r0, ip
     798:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     79c:	7c020001 	stcvc	0, cr0, [r2], {1}
     7a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7a4:	0000000c 	andeq	r0, r0, ip
     7a8:	00000794 	muleq	r0, r4, r7
     7ac:	40003de4 	andmi	r3, r0, r4, ror #27
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	0000000c 	andeq	r0, r0, ip
     7b8:	00000794 	muleq	r0, r4, r7
     7bc:	40003df8 	strdmi	r3, [r0], -r8
     7c0:	00000014 	andeq	r0, r0, r4, lsl r0
     7c4:	0000000c 	andeq	r0, r0, ip
     7c8:	00000794 	muleq	r0, r4, r7
     7cc:	40003e0c 	andmi	r3, r0, ip, lsl #28
     7d0:	00000018 	andeq	r0, r0, r8, lsl r0
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	00000794 	muleq	r0, r4, r7
     7dc:	40003e24 	andmi	r3, r0, r4, lsr #28
     7e0:	0000001c 	andeq	r0, r0, ip, lsl r0
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	00000794 	muleq	r0, r4, r7
     7ec:	40003e40 	andmi	r3, r0, r0, asr #28
     7f0:	00000030 	andeq	r0, r0, r0, lsr r0
     7f4:	00000020 	andeq	r0, r0, r0, lsr #32
     7f8:	00000794 	muleq	r0, r4, r7
     7fc:	40003e70 	andmi	r3, r0, r0, ror lr
     800:	000000a8 	andeq	r0, r0, r8, lsr #1
     804:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     808:	05840683 	streq	r0, [r4, #1667]	; 0x683
     80c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     810:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     814:	0000040b 	andeq	r0, r0, fp, lsl #8
     818:	0000000c 	andeq	r0, r0, ip
     81c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     820:	7c020001 	stcvc	0, cr0, [r2], {1}
     824:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     828:	0000000c 	andeq	r0, r0, ip
     82c:	00000818 	andeq	r0, r0, r8, lsl r8
     830:	40003f18 	andmi	r3, r0, r8, lsl pc
     834:	00000024 	andeq	r0, r0, r4, lsr #32
     838:	0000000c 	andeq	r0, r0, ip
     83c:	00000818 	andeq	r0, r0, r8, lsl r8
     840:	40003f3c 	andmi	r3, r0, ip, lsr pc
     844:	0000001c 	andeq	r0, r0, ip, lsl r0
     848:	0000000c 	andeq	r0, r0, ip
     84c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     850:	7c020001 	stcvc	0, cr0, [r2], {1}
     854:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     858:	00000028 	andeq	r0, r0, r8, lsr #32
     85c:	00000848 	andeq	r0, r0, r8, asr #16
     860:	40003f58 	andmi	r3, r0, r8, asr pc
     864:	0000008c 	andeq	r0, r0, ip, lsl #1
     868:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     86c:	0d840e83 	stceq	14, cr0, [r4, #524]	; 0x20c
     870:	0b860c85 	bleq	fe183a8c <IRQ_STACK_BASE+0xba183a8c>
     874:	09880a87 	stmibeq	r8, {r0, r1, r2, r7, r9, fp}
     878:	078d088b 	streq	r0, [sp, fp, lsl #17]
     87c:	0c42068e 	mcrreq	6, 8, r0, r2, cr14
     880:	0000140b 	andeq	r1, r0, fp, lsl #8
     884:	00000024 	andeq	r0, r0, r4, lsr #32
     888:	00000848 	andeq	r0, r0, r8, asr #16
     88c:	40003fe4 	andmi	r3, r0, r4, ror #31
     890:	0000004c 	andeq	r0, r0, ip, asr #32
     894:	440c0d44 	strmi	r0, [ip], #-3396	; 0xfffff2bc
     898:	07840883 	streq	r0, [r4, r3, lsl #17]
     89c:	05860685 	streq	r0, [r6, #1669]	; 0x685
     8a0:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8a4:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     8a8:	0000040b 	andeq	r0, r0, fp, lsl #8
     8ac:	00000020 	andeq	r0, r0, r0, lsr #32
     8b0:	00000848 	andeq	r0, r0, r8, asr #16
     8b4:	40004030 	andmi	r4, r0, r0, lsr r0
     8b8:	0000007c 	andeq	r0, r0, ip, ror r0
     8bc:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     8c0:	05840683 	streq	r0, [r4, #1667]	; 0x683
     8c4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8c8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     8cc:	0000040b 	andeq	r0, r0, fp, lsl #8
     8d0:	00000020 	andeq	r0, r0, r0, lsr #32
     8d4:	00000848 	andeq	r0, r0, r8, asr #16
     8d8:	400040ac 	andmi	r4, r0, ip, lsr #1
     8dc:	0000007c 	andeq	r0, r0, ip, ror r0
     8e0:	460c0d42 	strmi	r0, [ip], -r2, asr #26
     8e4:	05840683 	streq	r0, [r4, #1667]	; 0x683
     8e8:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     8ec:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     8f0:	0000040b 	andeq	r0, r0, fp, lsl #8
     8f4:	00000024 	andeq	r0, r0, r4, lsr #32
     8f8:	00000848 	andeq	r0, r0, r8, asr #16
     8fc:	40004128 	andmi	r4, r0, r8, lsr #2
     900:	000002cc 	andeq	r0, r0, ip, asr #5
     904:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     908:	07850884 	streq	r0, [r5, r4, lsl #17]
     90c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     910:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     914:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     918:	0000040b 	andeq	r0, r0, fp, lsl #8
     91c:	0000000c 	andeq	r0, r0, ip
     920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     924:	7c020001 	stcvc	0, cr0, [r2], {1}
     928:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     92c:	0000000c 	andeq	r0, r0, ip
     930:	0000091c 	andeq	r0, r0, ip, lsl r9
     934:	400043f4 	strdmi	r4, [r0], -r4	; <UNPREDICTABLE>
     938:	0000001c 	andeq	r0, r0, ip, lsl r0
     93c:	0000000c 	andeq	r0, r0, ip
     940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     944:	7c020001 	stcvc	0, cr0, [r2], {1}
     948:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     94c:	0000000c 	andeq	r0, r0, ip
     950:	0000093c 	andeq	r0, r0, ip, lsr r9
     954:	40004410 	andmi	r4, r0, r0, lsl r4
     958:	0000004c 	andeq	r0, r0, ip, asr #32
     95c:	0000000c 	andeq	r0, r0, ip
     960:	0000093c 	andeq	r0, r0, ip, lsr r9
     964:	4000445c 	andmi	r4, r0, ip, asr r4
     968:	00000008 	andeq	r0, r0, r8
     96c:	0000000c 	andeq	r0, r0, ip
     970:	0000093c 	andeq	r0, r0, ip, lsr r9
     974:	40004464 	andmi	r4, r0, r4, ror #8
     978:	0000000c 	andeq	r0, r0, ip
     97c:	0000000c 	andeq	r0, r0, ip
     980:	0000093c 	andeq	r0, r0, ip, lsr r9
     984:	40004470 	andmi	r4, r0, r0, ror r4
     988:	00000010 	andeq	r0, r0, r0, lsl r0
     98c:	0000000c 	andeq	r0, r0, ip
     990:	0000093c 	andeq	r0, r0, ip, lsr r9
     994:	40004480 	andmi	r4, r0, r0, lsl #9
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000010 	andeq	r0, r0, r0, lsl r0
     9a0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9a4:	4000448c 	andmi	r4, r0, ip, lsl #9
     9a8:	00000038 	andeq	r0, r0, r8, lsr r0
     9ac:	00080e42 	andeq	r0, r8, r2, asr #28
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     9bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9c0:	00000014 	andeq	r0, r0, r4, lsl r0
     9c4:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     9c8:	400044c4 	andmi	r4, r0, r4, asr #9
     9cc:	000000a8 	andeq	r0, r0, r8, lsr #1
     9d0:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     9d4:	00000001 	andeq	r0, r0, r1
     9d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9dc:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     9e0:	4000456c 	andmi	r4, r0, ip, ror #10
     9e4:	00000310 	andeq	r0, r0, r0, lsl r3
     9e8:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
     9ec:	86058506 	strhi	r8, [r5], -r6, lsl #10
     9f0:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     9f4:	00018902 	andeq	r8, r1, r2, lsl #18
     9f8:	0000000c 	andeq	r0, r0, ip
     9fc:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a00:	4000487c 	andmi	r4, r0, ip, ror r8
     a04:	00000040 	andeq	r0, r0, r0, asr #32
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a10:	400048bc 			; <UNDEFINED> instruction: 0x400048bc
     a14:	00000044 	andeq	r0, r0, r4, asr #32
     a18:	0000000c 	andeq	r0, r0, ip
     a1c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a20:	40004900 	andmi	r4, r0, r0, lsl #18
     a24:	00000018 	andeq	r0, r0, r8, lsl r0
     a28:	0000000c 	andeq	r0, r0, ip
     a2c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a30:	40004918 	andmi	r4, r0, r8, lsl r9
     a34:	00000060 	andeq	r0, r0, r0, rrx
     a38:	0000000c 	andeq	r0, r0, ip
     a3c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a40:	40004978 	andmi	r4, r0, r8, ror r9
     a44:	00000068 	andeq	r0, r0, r8, rrx
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a50:	400049e0 	andmi	r4, r0, r0, ror #19
     a54:	00000060 	andeq	r0, r0, r0, rrx
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a60:	40004a40 	andmi	r4, r0, r0, asr #20
     a64:	000000bc 	strheq	r0, [r0], -ip
     a68:	0000000c 	andeq	r0, r0, ip
     a6c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a70:	40004afc 	strdmi	r4, [r0], -ip
     a74:	00000068 	andeq	r0, r0, r8, rrx
     a78:	0000000c 	andeq	r0, r0, ip
     a7c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a80:	40004b64 	andmi	r4, r0, r4, ror #22
     a84:	0000006c 	andeq	r0, r0, ip, rrx
     a88:	0000000c 	andeq	r0, r0, ip
     a8c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     a90:	40004bd0 	ldrdmi	r4, [r0], -r0
     a94:	00000088 	andeq	r0, r0, r8, lsl #1
     a98:	0000000c 	andeq	r0, r0, ip
     a9c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     aa0:	40004c58 	andmi	r4, r0, r8, asr ip
     aa4:	000000c0 	andeq	r0, r0, r0, asr #1
     aa8:	00000024 	andeq	r0, r0, r4, lsr #32
     aac:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     ab0:	40004d18 	andmi	r4, r0, r8, lsl sp
     ab4:	000000e0 	andeq	r0, r0, r0, ror #1
     ab8:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     abc:	07840883 	streq	r0, [r4, r3, lsl #17]
     ac0:	05860685 	streq	r0, [r6, #1669]	; 0x685
     ac4:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     ac8:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     acc:	0000040b 	andeq	r0, r0, fp, lsl #8
     ad0:	0000000c 	andeq	r0, r0, ip
     ad4:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     ad8:	40004df8 	strdmi	r4, [r0], -r8
     adc:	0000008c 	andeq	r0, r0, ip, lsl #1
     ae0:	0000000c 	andeq	r0, r0, ip
     ae4:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     ae8:	40004e84 	andmi	r4, r0, r4, lsl #29
     aec:	000000cc 	andeq	r0, r0, ip, asr #1
     af0:	00000018 	andeq	r0, r0, r8, lsl r0
     af4:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     af8:	40004f50 	andmi	r4, r0, r0, asr pc
     afc:	00000110 	andeq	r0, r0, r0, lsl r1
     b00:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b04:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b08:	00000001 	andeq	r0, r0, r1
     b0c:	00000018 	andeq	r0, r0, r8, lsl r0
     b10:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     b14:	40005060 	andmi	r5, r0, r0, rrx
     b18:	00000124 	andeq	r0, r0, r4, lsr #2
     b1c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     b20:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b24:	00000001 	andeq	r0, r0, r1
     b28:	0000000c 	andeq	r0, r0, ip
     b2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b30:	7c020001 	stcvc	0, cr0, [r2], {1}
     b34:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b38:	0000000c 	andeq	r0, r0, ip
     b3c:	00000b28 	andeq	r0, r0, r8, lsr #22
     b40:	40005184 	andmi	r5, r0, r4, lsl #3
     b44:	00000084 	andeq	r0, r0, r4, lsl #1
     b48:	0000001c 	andeq	r0, r0, ip, lsl r0
     b4c:	00000b28 	andeq	r0, r0, r8, lsr #22
     b50:	40005208 	andmi	r5, r0, r8, lsl #4
     b54:	000000b8 	strheq	r0, [r0], -r8
     b58:	420c0d44 	andmi	r0, ip, #68, 26	; 0x1100
     b5c:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     b60:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     b64:	0000040b 	andeq	r0, r0, fp, lsl #8
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b70:	7c020001 	stcvc	0, cr0, [r2], {1}
     b74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b78:	00000018 	andeq	r0, r0, r8, lsl r0
     b7c:	00000b68 	andeq	r0, r0, r8, ror #22
     b80:	400052c0 	andmi	r5, r0, r0, asr #5
     b84:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b88:	84080e4c 	strhi	r0, [r8], #-3660	; 0xfffff1b4
     b8c:	48018502 	stmdami	r1, {r1, r8, sl, pc}
     b90:	0000100e 	andeq	r1, r0, lr
     b94:	0000000c 	andeq	r0, r0, ip
     b98:	00000b68 	andeq	r0, r0, r8, ror #22
     b9c:	40005390 	mulmi	r0, r0, r3
     ba0:	00000054 	andeq	r0, r0, r4, asr r0
     ba4:	00000014 	andeq	r0, r0, r4, lsl r0
     ba8:	00000b68 	andeq	r0, r0, r8, ror #22
     bac:	400053e4 	andmi	r5, r0, r4, ror #7
     bb0:	0000006c 	andeq	r0, r0, ip, rrx
     bb4:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     bb8:	00000001 	andeq	r0, r0, r1
     bbc:	00000024 	andeq	r0, r0, r4, lsr #32
     bc0:	00000b68 	andeq	r0, r0, r8, ror #22
     bc4:	40005450 	andmi	r5, r0, r0, asr r4
     bc8:	00000098 	muleq	r0, r8, r0
     bcc:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     bd0:	03810480 	orreq	r0, r1, #128, 8	; 0x80000000
     bd4:	01830282 	orreq	r0, r3, r2, lsl #5
     bd8:	088b0984 	stmeq	fp, {r2, r7, r8, fp}
     bdc:	068e078d 	streq	r0, [lr], sp, lsl #15
     be0:	140b0c42 	strne	r0, [fp], #-3138	; 0xfffff3be
     be4:	0000000c 	andeq	r0, r0, ip
     be8:	00000b68 	andeq	r0, r0, r8, ror #22
     bec:	400054e8 	andmi	r5, r0, r8, ror #9
     bf0:	00000028 	andeq	r0, r0, r8, lsr #32
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	00000b68 	andeq	r0, r0, r8, ror #22
     bfc:	40005510 	andmi	r5, r0, r0, lsl r5
     c00:	0000001c 	andeq	r0, r0, ip, lsl r0
     c04:	00000024 	andeq	r0, r0, r4, lsr #32
     c08:	00000b68 	andeq	r0, r0, r8, ror #22
     c0c:	4000552c 	andmi	r5, r0, ip, lsr #10
     c10:	000000cc 	andeq	r0, r0, ip, asr #1
     c14:	440c0d42 	strmi	r0, [ip], #-3394	; 0xfffff2be
     c18:	07850884 	streq	r0, [r5, r4, lsl #17]
     c1c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c20:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c24:	0c46028e 	sfmeq	f0, 2, [r6], {142}	; 0x8e
     c28:	0000040b 	andeq	r0, r0, fp, lsl #8
     c2c:	00000024 	andeq	r0, r0, r4, lsr #32
     c30:	00000b68 	andeq	r0, r0, r8, ror #22
     c34:	400055f8 	strdmi	r5, [r0], -r8
     c38:	000000f8 	strdeq	r0, [r0], -r8
     c3c:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c40:	07850884 	streq	r0, [r5, r4, lsl #17]
     c44:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c48:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c4c:	0c44028e 	sfmeq	f0, 2, [r4], {142}	; 0x8e
     c50:	0000040b 	andeq	r0, r0, fp, lsl #8
     c54:	00000024 	andeq	r0, r0, r4, lsr #32
     c58:	00000b68 	andeq	r0, r0, r8, ror #22
     c5c:	400056f0 	strdmi	r5, [r0], -r0
     c60:	000001fc 	strdeq	r0, [r0], -ip
     c64:	420c0d42 	andmi	r0, ip, #4224	; 0x1080
     c68:	07850884 	streq	r0, [r5, r4, lsl #17]
     c6c:	05870686 	streq	r0, [r7, #1670]	; 0x686
     c70:	038d048b 	orreq	r0, sp, #-1962934272	; 0x8b000000
     c74:	0c42028e 	sfmeq	f0, 2, [r2], {142}	; 0x8e
     c78:	0000040b 	andeq	r0, r0, fp, lsl #8
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c84:	7c020001 	stcvc	0, cr0, [r2], {1}
     c88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c8c:	00000014 	andeq	r0, r0, r4, lsl r0
     c90:	00000c7c 	andeq	r0, r0, ip, ror ip
     c94:	40005f60 	andmi	r5, r0, r0, ror #30
     c98:	00000018 	andeq	r0, r0, r8, lsl r0
     c9c:	83080e42 	movwhi	r0, #36418	; 0x8e42
     ca0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ca4:	00000014 	andeq	r0, r0, r4, lsl r0
     ca8:	00000c7c 	andeq	r0, r0, ip, ror ip
     cac:	40005f78 	andmi	r5, r0, r8, ror pc
     cb0:	00000018 	andeq	r0, r0, r8, lsl r0
     cb4:	83080e42 	movwhi	r0, #36418	; 0x8e42
     cb8:	00018e02 	andeq	r8, r1, r2, lsl #28
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     cc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
     cd4:	40005f90 	mulmi	r0, r0, pc	; <UNPREDICTABLE>
     cd8:	00000060 	andeq	r0, r0, r0, rrx
     cdc:	0000000c 	andeq	r0, r0, ip
     ce0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ce4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ce8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cec:	00000024 	andeq	r0, r0, r4, lsr #32
     cf0:	00000cdc 	ldrdeq	r0, [r0], -ip
     cf4:	40005ff0 	strdmi	r5, [r0], -r0
     cf8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     cfc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d00:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d04:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d08:	8a048905 	bhi	123124 <IRQ_STACK_SIZE+0x11b124>
     d0c:	8e028b03 	vmlahi.f64	d8, d2, d3
     d10:	380e4401 	stmdacc	lr, {r0, sl, lr}
     d14:	00000014 	andeq	r0, r0, r4, lsl r0
     d18:	00000cdc 	ldrdeq	r0, [r0], -ip
     d1c:	400061c0 	andmi	r6, r0, r0, asr #3
     d20:	00000028 	andeq	r0, r0, r8, lsr #32
     d24:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     d28:	00000001 	andeq	r0, r0, r1
     d2c:	0000000c 	andeq	r0, r0, ip
     d30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d34:	7c020001 	stcvc	0, cr0, [r2], {1}
     d38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d3c:	00000018 	andeq	r0, r0, r8, lsl r0
     d40:	00000d2c 	andeq	r0, r0, ip, lsr #26
     d44:	400061e8 	andmi	r6, r0, r8, ror #3
     d48:	00000050 	andeq	r0, r0, r0, asr r0
     d4c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     d50:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d54:	780e4201 	stmdavc	lr, {r0, r9, lr}
     d58:	00000014 	andeq	r0, r0, r4, lsl r0
     d5c:	00000d2c 	andeq	r0, r0, ip, lsr #26
     d60:	40006238 	andmi	r6, r0, r8, lsr r2
     d64:	00000028 	andeq	r0, r0, r8, lsr #32
     d68:	84040e44 	strhi	r0, [r4], #-3652	; 0xfffff1bc
     d6c:	00000001 	andeq	r0, r0, r1
     d70:	0000000c 	andeq	r0, r0, ip
     d74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d78:	7c020001 	stcvc	0, cr0, [r2], {1}
     d7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d80:	00000028 	andeq	r0, r0, r8, lsr #32
     d84:	00000d70 	andeq	r0, r0, r0, ror sp
     d88:	40006260 	andmi	r6, r0, r0, ror #4
     d8c:	00001f0c 	andeq	r1, r0, ip, lsl #30
     d90:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d94:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d9c:	8a048905 	bhi	1231b8 <IRQ_STACK_SIZE+0x11b1b8>
     da0:	8e028b03 	vmlahi.f64	d8, d2, d3
     da4:	b00e4201 	andlt	r4, lr, r1, lsl #4
     da8:	00000002 	andeq	r0, r0, r2
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     db4:	7c020001 	stcvc	0, cr0, [r2], {1}
     db8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dbc:	00000024 	andeq	r0, r0, r4, lsr #32
     dc0:	00000dac 	andeq	r0, r0, ip, lsr #27
     dc4:	40008170 	andmi	r8, r0, r0, ror r1
     dc8:	000001e0 	andeq	r0, r0, r0, ror #3
     dcc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     dd0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     dd4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     dd8:	8a048905 	bhi	1231f4 <IRQ_STACK_SIZE+0x11b1f4>
     ddc:	8e028b03 	vmlahi.f64	d8, d2, d3
     de0:	300e4a01 	andcc	r4, lr, r1, lsl #20
     de4:	00000028 	andeq	r0, r0, r8, lsr #32
     de8:	00000dac 	andeq	r0, r0, ip, lsr #27
     dec:	40008350 	andmi	r8, r0, r0, asr r3
     df0:	000016f4 	strdeq	r1, [r0], -r4
     df4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     df8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     dfc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e00:	8a048905 	bhi	12321c <IRQ_STACK_SIZE+0x11b21c>
     e04:	8e028b03 	vmlahi.f64	d8, d2, d3
     e08:	980e4401 	stmdals	lr, {r0, sl, lr}
     e0c:	00000001 	andeq	r0, r0, r1
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e18:	7c020001 	stcvc	0, cr0, [r2], {1}
     e1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e20:	00000014 	andeq	r0, r0, r4, lsl r0
     e24:	00000e10 	andeq	r0, r0, r0, lsl lr
     e28:	40009a48 	andmi	r9, r0, r8, asr #20
     e2c:	00000070 	andeq	r0, r0, r0, ror r0
     e30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e34:	00018e02 	andeq	r8, r1, r2, lsl #28
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000e10 	andeq	r0, r0, r0, lsl lr
     e40:	40009ab8 			; <UNDEFINED> instruction: 0x40009ab8
     e44:	0000000c 	andeq	r0, r0, ip
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000e10 	andeq	r0, r0, r0, lsl lr
     e50:	40009ac4 	andmi	r9, r0, r4, asr #21
     e54:	00000010 	andeq	r0, r0, r0, lsl r0
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000e10 	andeq	r0, r0, r0, lsl lr
     e60:	40009ad4 	ldrdmi	r9, [r0], -r4
     e64:	0000000c 	andeq	r0, r0, ip
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000e10 	andeq	r0, r0, r0, lsl lr
     e70:	40009ae0 	andmi	r9, r0, r0, ror #21
     e74:	00000008 	andeq	r0, r0, r8
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000e10 	andeq	r0, r0, r0, lsl lr
     e80:	40009ae8 	andmi	r9, r0, r8, ror #21
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000e10 	andeq	r0, r0, r0, lsl lr
     e90:	40009af4 	strdmi	r9, [r0], -r4
     e94:	00000018 	andeq	r0, r0, r8, lsl r0
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000e10 	andeq	r0, r0, r0, lsl lr
     ea0:	40009b0c 	andmi	r9, r0, ip, lsl #22
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     eb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb8:	00000024 	andeq	r0, r0, r4, lsr #32
     ebc:	00000ea8 	andeq	r0, r0, r8, lsr #29
     ec0:	40009b18 	andmi	r9, r0, r8, lsl fp
     ec4:	0000072c 	andeq	r0, r0, ip, lsr #14
     ec8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ecc:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ed0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ed4:	8a048905 	bhi	1232f0 <IRQ_STACK_SIZE+0x11b2f0>
     ed8:	8e028b03 	vmlahi.f64	d8, d2, d3
     edc:	300e5801 	andcc	r5, lr, r1, lsl #16
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ee8:	7c020001 	stcvc	0, cr0, [r2], {1}
     eec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ef0:	00000018 	andeq	r0, r0, r8, lsl r0
     ef4:	00000ee0 	andeq	r0, r0, r0, ror #29
     ef8:	4000a244 	andmi	sl, r0, r4, asr #4
     efc:	00000114 	andeq	r0, r0, r4, lsl r1
     f00:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
     f04:	86028503 	strhi	r8, [r2], -r3, lsl #10
     f08:	00000001 	andeq	r0, r0, r1
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f14:	7c020001 	stcvc	0, cr0, [r2], {1}
     f18:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	00000f0c 	andeq	r0, r0, ip, lsl #30
     f24:	4000a358 	andmi	sl, r0, r8, asr r3
     f28:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f2c:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
     f30:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f34:	00018702 	andeq	r8, r1, r2, lsl #14
     f38:	0000000c 	andeq	r0, r0, ip
     f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f40:	7c020001 	stcvc	0, cr0, [r2], {1}
     f44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000f38 	andeq	r0, r0, r8, lsr pc
     f50:	4000a448 	andmi	sl, r0, r8, asr #8
     f54:	00000004 	andeq	r0, r0, r4
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	00000f38 	andeq	r0, r0, r8, lsr pc
     f60:	4000a44c 	andmi	sl, r0, ip, asr #8
     f64:	00000004 	andeq	r0, r0, r4
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f70:	7c020001 	stcvc	0, cr0, [r2], {1}
     f74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f78:	00000018 	andeq	r0, r0, r8, lsl r0
     f7c:	00000f68 	andeq	r0, r0, r8, ror #30
     f80:	4000a450 	andmi	sl, r0, r0, asr r4
     f84:	0000008c 	andeq	r0, r0, ip, lsl #1
     f88:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
     f8c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f90:	00018e02 	andeq	r8, r1, r2, lsl #28
     f94:	0000000c 	andeq	r0, r0, ip
     f98:	00000f68 	andeq	r0, r0, r8, ror #30
     f9c:	4000a4dc 	ldrdmi	sl, [r0], -ip
     fa0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fa4:	00000020 	andeq	r0, r0, r0, lsr #32
     fa8:	00000f68 	andeq	r0, r0, r8, ror #30
     fac:	4000a4f8 	strdmi	sl, [r0], -r8
     fb0:	000000dc 	ldrdeq	r0, [r0], -ip
     fb4:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     fb8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     fbc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     fc0:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     fc4:	280e4401 	stmdacs	lr, {r0, sl, lr}
     fc8:	00000020 	andeq	r0, r0, r0, lsr #32
     fcc:	00000f68 	andeq	r0, r0, r8, ror #30
     fd0:	4000a5d4 	ldrdmi	sl, [r0], -r4
     fd4:	000000e8 	andeq	r0, r0, r8, ror #1
     fd8:	83200e42 	teqhi	r0, #1056	; 0x420
     fdc:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     fe0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     fe4:	89038804 	stmdbhi	r3, {r2, fp, pc}
     fe8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	00000f68 	andeq	r0, r0, r8, ror #30
     ff4:	4000a6bc 			; <UNDEFINED> instruction: 0x4000a6bc
     ff8:	0000005c 	andeq	r0, r0, ip, asr r0
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	00000f68 	andeq	r0, r0, r8, ror #30
    1004:	4000a718 	andmi	sl, r0, r8, lsl r7
    1008:	00000094 	muleq	r0, r4, r0
    100c:	00000014 	andeq	r0, r0, r4, lsl r0
    1010:	00000f68 	andeq	r0, r0, r8, ror #30
    1014:	4000a7ac 	andmi	sl, r0, ip, lsr #15
    1018:	00000024 	andeq	r0, r0, r4, lsr #32
    101c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1020:	00018e02 	andeq	r8, r1, r2, lsl #28
    1024:	00000024 	andeq	r0, r0, r4, lsr #32
    1028:	00000f68 	andeq	r0, r0, r8, ror #30
    102c:	4000a7d0 	ldrdmi	sl, [r0], -r0
    1030:	000001e8 	andeq	r0, r0, r8, ror #3
    1034:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1038:	86088509 	strhi	r8, [r8], -r9, lsl #10
    103c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1040:	8a048905 	bhi	12345c <IRQ_STACK_SIZE+0x11b45c>
    1044:	8e028b03 	vmlahi.f64	d8, d2, d3
    1048:	380e4801 	stmdacc	lr, {r0, fp, lr}
    104c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1050:	00000f68 	andeq	r0, r0, r8, ror #30
    1054:	4000a9b8 			; <UNDEFINED> instruction: 0x4000a9b8
    1058:	00000104 	andeq	r0, r0, r4, lsl #2
    105c:	84180e44 	ldrhi	r0, [r8], #-3652	; 0xfffff1bc
    1060:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1064:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1068:	00018e02 	andeq	r8, r1, r2, lsl #28
    106c:	00000020 	andeq	r0, r0, r0, lsr #32
    1070:	00000f68 	andeq	r0, r0, r8, ror #30
    1074:	4000aabc 			; <UNDEFINED> instruction: 0x4000aabc
    1078:	0000010c 	andeq	r0, r0, ip, lsl #2
    107c:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1080:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1084:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1088:	8a038904 	bhi	e34a0 <IRQ_STACK_SIZE+0xdb4a0>
    108c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	00000f68 	andeq	r0, r0, r8, ror #30
    1098:	4000abc8 	andmi	sl, r0, r8, asr #23
    109c:	00000060 	andeq	r0, r0, r0, rrx
    10a0:	00000020 	andeq	r0, r0, r0, lsr #32
    10a4:	00000f68 	andeq	r0, r0, r8, ror #30
    10a8:	4000ac28 	andmi	sl, r0, r8, lsr #24
    10ac:	00000144 	andeq	r0, r0, r4, asr #2
    10b0:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    10b4:	86078508 	strhi	r8, [r7], -r8, lsl #10
    10b8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    10bc:	8a038904 	bhi	e34d4 <IRQ_STACK_SIZE+0xdb4d4>
    10c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00000f68 	andeq	r0, r0, r8, ror #30
    10cc:	4000ad6c 	andmi	sl, r0, ip, ror #26
    10d0:	00000064 	andeq	r0, r0, r4, rrx
    10d4:	00000018 	andeq	r0, r0, r8, lsl r0
    10d8:	00000f68 	andeq	r0, r0, r8, ror #30
    10dc:	4000add0 	ldrdmi	sl, [r0], -r0
    10e0:	000000d4 	ldrdeq	r0, [r0], -r4
    10e4:	83100e48 	tsthi	r0, #72, 28	; 0x480
    10e8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	00000020 	andeq	r0, r0, r0, lsr #32
    10f4:	00000f68 	andeq	r0, r0, r8, ror #30
    10f8:	4000aea4 	andmi	sl, r0, r4, lsr #29
    10fc:	0000010c 	andeq	r0, r0, ip, lsl #2
    1100:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1104:	86058506 	strhi	r8, [r5], -r6, lsl #10
    1108:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    110c:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
    1110:	0000200e 	andeq	r2, r0, lr
    1114:	0000001c 	andeq	r0, r0, ip, lsl r0
    1118:	00000f68 	andeq	r0, r0, r8, ror #30
    111c:	4000afb0 			; <UNDEFINED> instruction: 0x4000afb0
    1120:	00000088 	andeq	r0, r0, r8, lsl #1
    1124:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
    1128:	86048505 	strhi	r8, [r4], -r5, lsl #10
    112c:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1130:	200e4201 	andcs	r4, lr, r1, lsl #4
    1134:	00000014 	andeq	r0, r0, r4, lsl r0
    1138:	00000f68 	andeq	r0, r0, r8, ror #30
    113c:	4000b038 	andmi	fp, r0, r8, lsr r0
    1140:	00000058 	andeq	r0, r0, r8, asr r0
    1144:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
    1148:	00018e02 	andeq	r8, r1, r2, lsl #28
    114c:	00000014 	andeq	r0, r0, r4, lsl r0
    1150:	00000f68 	andeq	r0, r0, r8, ror #30
    1154:	4000b090 	mulmi	r0, r0, r0
    1158:	00000070 	andeq	r0, r0, r0, ror r0
    115c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1160:	00018502 	andeq	r8, r1, r2, lsl #10
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	00000f68 	andeq	r0, r0, r8, ror #30
    116c:	4000b100 	andmi	fp, r0, r0, lsl #2
    1170:	0000007c 	andeq	r0, r0, ip, ror r0
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    117c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1180:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	00001174 	andeq	r1, r0, r4, ror r1
    118c:	4000b17c 	andmi	fp, r0, ip, ror r1
    1190:	0000006c 	andeq	r0, r0, ip, rrx
    1194:	0000000c 	andeq	r0, r0, ip
    1198:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    119c:	7c020001 	stcvc	0, cr0, [r2], {1}
    11a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11a4:	00000018 	andeq	r0, r0, r8, lsl r0
    11a8:	00001194 	muleq	r0, r4, r1
    11ac:	4000b1e8 	andmi	fp, r0, r8, ror #3
    11b0:	00000044 	andeq	r0, r0, r4, asr #32
    11b4:	83100e42 	tsthi	r0, #1056	; 0x420
    11b8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    11bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11c8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d0:	00000024 	andeq	r0, r0, r4, lsr #32
    11d4:	000011c0 	andeq	r1, r0, r0, asr #3
    11d8:	4000b45c 	andmi	fp, r0, ip, asr r4
    11dc:	000001ac 	andeq	r0, r0, ip, lsr #3
    11e0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11e4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11e8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11ec:	8a048905 	bhi	123608 <IRQ_STACK_SIZE+0x11b608>
    11f0:	8e028b03 	vmlahi.f64	d8, d2, d3
    11f4:	300e4601 	andcc	r4, lr, r1, lsl #12
    11f8:	00000028 	andeq	r0, r0, r8, lsr #32
    11fc:	000011c0 	andeq	r1, r0, r0, asr #3
    1200:	4000b608 	andmi	fp, r0, r8, lsl #12
    1204:	000010e0 	andeq	r1, r0, r0, ror #1
    1208:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    120c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1210:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1214:	8a048905 	bhi	123630 <IRQ_STACK_SIZE+0x11b630>
    1218:	8e028b03 	vmlahi.f64	d8, d2, d3
    121c:	e80e4201 	stmda	lr, {r0, r9, lr}
    1220:	00000001 	andeq	r0, r0, r1
    1224:	0000000c 	andeq	r0, r0, ip
    1228:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    122c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1230:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1234:	00000014 	andeq	r0, r0, r4, lsl r0
    1238:	00001224 	andeq	r1, r0, r4, lsr #4
    123c:	4000c6e8 	andmi	ip, r0, r8, ror #13
    1240:	0000009c 	muleq	r0, ip, r0
    1244:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
    1248:	00018e02 	andeq	r8, r1, r2, lsl #28
    124c:	0000000c 	andeq	r0, r0, ip
    1250:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1254:	7c020001 	stcvc	0, cr0, [r2], {1}
    1258:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    125c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1260:	0000124c 	andeq	r1, r0, ip, asr #4
    1264:	4000c784 	andmi	ip, r0, r4, lsl #15
    1268:	00000100 	andeq	r0, r0, r0, lsl #2
    126c:	83180e42 	tsthi	r8, #1056	; 0x420
    1270:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1274:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1278:	00018e02 	andeq	r8, r1, r2, lsl #28
    127c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1280:	0000124c 	andeq	r1, r0, ip, asr #4
    1284:	4000c884 	andmi	ip, r0, r4, lsl #17
    1288:	0000026c 	andeq	r0, r0, ip, ror #4
    128c:	83180e42 	tsthi	r8, #1056	; 0x420
    1290:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    1294:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1298:	00018e02 	andeq	r8, r1, r2, lsl #28
    129c:	0000000c 	andeq	r0, r0, ip
    12a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12a4:	7c020001 	stcvc	0, cr0, [r2], {1}
    12a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12ac:	00000018 	andeq	r0, r0, r8, lsl r0
    12b0:	0000129c 	muleq	r0, ip, r2
    12b4:	4000caf0 	strdmi	ip, [r0], -r0
    12b8:	00000134 	andeq	r0, r0, r4, lsr r1
    12bc:	84100e44 	ldrhi	r0, [r0], #-3652	; 0xfffff1bc
    12c0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12c4:	00018702 	andeq	r8, r1, r2, lsl #14
    12c8:	0000000c 	andeq	r0, r0, ip
    12cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    12d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    12d8:	00000018 	andeq	r0, r0, r8, lsl r0
    12dc:	000012c8 	andeq	r1, r0, r8, asr #5
    12e0:	4000cc24 	andmi	ip, r0, r4, lsr #24
    12e4:	000000f4 	strdeq	r0, [r0], -r4
    12e8:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
    12ec:	86028503 	strhi	r8, [r2], -r3, lsl #10
    12f0:	00000001 	andeq	r0, r0, r1
    12f4:	0000000c 	andeq	r0, r0, ip
    12f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    12fc:	7c020001 	stcvc	0, cr0, [r2], {1}
    1300:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1304:	00000024 	andeq	r0, r0, r4, lsr #32
    1308:	000012f4 	strdeq	r1, [r0], -r4
    130c:	4000cd18 	andmi	ip, r0, r8, lsl sp
    1310:	0000056c 	andeq	r0, r0, ip, ror #10
    1314:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1318:	86088509 	strhi	r8, [r8], -r9, lsl #10
    131c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1320:	8a048905 	bhi	12373c <IRQ_STACK_SIZE+0x11b73c>
    1324:	8e028b03 	vmlahi.f64	d8, d2, d3
    1328:	300e4401 	andcc	r4, lr, r1, lsl #8
    132c:	0000000c 	andeq	r0, r0, ip
    1330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1334:	7c020001 	stcvc	0, cr0, [r2], {1}
    1338:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    133c:	00000018 	andeq	r0, r0, r8, lsl r0
    1340:	0000132c 	andeq	r1, r0, ip, lsr #6
    1344:	4000d284 	andmi	sp, r0, r4, lsl #5
    1348:	0000002c 	andeq	r0, r0, ip, lsr #32
    134c:	83100e42 	tsthi	r0, #1056	; 0x420
    1350:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1354:	00018e02 	andeq	r8, r1, r2, lsl #28
    1358:	00000018 	andeq	r0, r0, r8, lsl r0
    135c:	0000132c 	andeq	r1, r0, ip, lsr #6
    1360:	4000d2b0 			; <UNDEFINED> instruction: 0x4000d2b0
    1364:	00000108 	andeq	r0, r0, r8, lsl #2
    1368:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
    136c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1370:	00018e02 	andeq	r8, r1, r2, lsl #28
    1374:	0000000c 	andeq	r0, r0, ip
    1378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    137c:	7c010001 	stcvc	0, cr0, [r1], {1}
    1380:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1384:	0000000c 	andeq	r0, r0, ip
    1388:	00001374 	andeq	r1, r0, r4, ror r3
    138c:	4000d3b8 			; <UNDEFINED> instruction: 0x4000d3b8
    1390:	000000f4 	strdeq	r0, [r0], -r4
    1394:	0000000c 	andeq	r0, r0, ip
    1398:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    139c:	7c010001 	stcvc	0, cr0, [r1], {1}
    13a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13a4:	00000014 	andeq	r0, r0, r4, lsl r0
    13a8:	00001394 	muleq	r0, r4, r3
    13ac:	4000df28 	andmi	sp, r0, r8, lsr #30
    13b0:	0000003c 	andeq	r0, r0, ip, lsr r0
    13b4:	0e038e68 	cdpeq	14, 0, cr8, cr3, cr8, {3}
    13b8:	00000010 	andeq	r0, r0, r0, lsl r0
    13bc:	0000000c 	andeq	r0, r0, ip
    13c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    13c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    13c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    13cc:	00000020 	andeq	r0, r0, r0, lsr #32
    13d0:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
    13d4:	4000df64 	andmi	sp, r0, r4, ror #30
    13d8:	00000044 	andeq	r0, r0, r4, asr #32
    13dc:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    13e0:	86078508 	strhi	r8, [r7], -r8, lsl #10
    13e4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    13e8:	8a038904 	bhi	e3800 <IRQ_STACK_SIZE+0xdb800>
    13ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    13f0:	00000020 	andeq	r0, r0, r0, lsr #32
    13f4:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
    13f8:	4000dfa8 	andmi	sp, r0, r8, lsr #31
    13fc:	00000040 	andeq	r0, r0, r0, asr #32
    1400:	83200e42 	teqhi	r0, #1056	; 0x420
    1404:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1408:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    140c:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1410:	00018e02 	andeq	r8, r1, r2, lsl #28
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    141c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1420:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1424:	00000024 	andeq	r0, r0, r4, lsr #32
    1428:	00001414 	andeq	r1, r0, r4, lsl r4
    142c:	4000dfe8 	andmi	sp, r0, r8, ror #31
    1430:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1434:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1438:	86088509 	strhi	r8, [r8], -r9, lsl #10
    143c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1440:	8a048905 	bhi	12385c <IRQ_STACK_SIZE+0x11b85c>
    1444:	8e028b03 	vmlahi.f64	d8, d2, d3
    1448:	380e5201 	stmdacc	lr, {r0, r9, ip, lr}
    144c:	0000000c 	andeq	r0, r0, ip
    1450:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1454:	7c020001 	stcvc	0, cr0, [r2], {1}
    1458:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    145c:	00000024 	andeq	r0, r0, r4, lsr #32
    1460:	0000144c 	andeq	r1, r0, ip, asr #8
    1464:	4000e4b8 			; <UNDEFINED> instruction: 0x4000e4b8
    1468:	00000470 	andeq	r0, r0, r0, ror r4
    146c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1470:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1474:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1478:	8a048905 	bhi	123894 <IRQ_STACK_SIZE+0x11b894>
    147c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1480:	300e4401 	andcc	r4, lr, r1, lsl #8

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	00000038 	andeq	r0, r0, r8, lsr r0
   c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  18:	000001ec 	andeq	r0, r0, ip, ror #3
  1c:	000002e8 	andeq	r0, r0, r8, ror #5
  20:	000002ec 	andeq	r0, r0, ip, ror #5
  24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  28:	000002f4 	strdeq	r0, [r0], -r4
  2c:	000002f8 	strdeq	r0, [r0], -r8
	...
  38:	000002e8 	andeq	r0, r0, r8, ror #5
  3c:	000002ec 	andeq	r0, r0, ip, ror #5
  40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  44:	000002f4 	strdeq	r0, [r0], -r4
  48:	000002f8 	strdeq	r0, [r0], -r8
  4c:	00000318 	andeq	r0, r0, r8, lsl r3
	...
  58:	00000420 	andeq	r0, r0, r0, lsr #8
  5c:	00000424 	andeq	r0, r0, r4, lsr #8
  60:	00000428 	andeq	r0, r0, r8, lsr #8
  64:	0000042c 	andeq	r0, r0, ip, lsr #8
  68:	00000434 	andeq	r0, r0, r4, lsr r4
  6c:	00000438 	andeq	r0, r0, r8, lsr r4
  70:	000005a4 	andeq	r0, r0, r4, lsr #11
  74:	000005a8 	andeq	r0, r0, r8, lsr #11
  78:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
  7c:	000005c0 	andeq	r0, r0, r0, asr #11
  80:	000005c4 	andeq	r0, r0, r4, asr #11
  84:	000005c8 	andeq	r0, r0, r8, asr #11
  88:	000005cc 	andeq	r0, r0, ip, asr #11
  8c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  90:	000005e8 	andeq	r0, r0, r8, ror #11
  94:	000005f8 	strdeq	r0, [r0], -r8
  98:	000005fc 	strdeq	r0, [r0], -ip
  9c:	00000600 	andeq	r0, r0, r0, lsl #12
  a0:	00000618 	andeq	r0, r0, r8, lsl r6
  a4:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
  b0:	00000424 	andeq	r0, r0, r4, lsr #8
  b4:	00000428 	andeq	r0, r0, r8, lsr #8
  b8:	0000042c 	andeq	r0, r0, ip, lsr #8
  bc:	00000434 	andeq	r0, r0, r4, lsr r4
  c0:	00000438 	andeq	r0, r0, r8, lsr r4
  c4:	00000444 	andeq	r0, r0, r4, asr #8
  c8:	00000464 	andeq	r0, r0, r4, ror #8
  cc:	0000046c 	andeq	r0, r0, ip, ror #8
  d0:	0000047c 	andeq	r0, r0, ip, ror r4
  d4:	00000480 	andeq	r0, r0, r0, lsl #9
  d8:	00000484 	andeq	r0, r0, r4, lsl #9
  dc:	00000488 	andeq	r0, r0, r8, lsl #9
  e0:	000004a0 	andeq	r0, r0, r0, lsr #9
  e4:	000004ac 	andeq	r0, r0, ip, lsr #9
  e8:	000004e4 	andeq	r0, r0, r4, ror #9
  ec:	000004e8 	andeq	r0, r0, r8, ror #9
	...
  f8:	00000444 	andeq	r0, r0, r4, asr #8
  fc:	00000454 	andeq	r0, r0, r4, asr r4
 100:	0000046c 	andeq	r0, r0, ip, ror #8
 104:	00000470 	andeq	r0, r0, r0, ror r4
 108:	00000478 	andeq	r0, r0, r8, ror r4
 10c:	0000047c 	andeq	r0, r0, ip, ror r4
 110:	00000488 	andeq	r0, r0, r8, lsl #9
 114:	00000490 	muleq	r0, r0, r4
 118:	000004ac 	andeq	r0, r0, ip, lsr #9
 11c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 120:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 124:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 128:	000004e8 	andeq	r0, r0, r8, ror #9
 12c:	000004ec 	andeq	r0, r0, ip, ror #9
	...
 138:	00000454 	andeq	r0, r0, r4, asr r4
 13c:	00000464 	andeq	r0, r0, r4, ror #8
 140:	00000470 	andeq	r0, r0, r0, ror r4
 144:	00000474 	andeq	r0, r0, r4, ror r4
 148:	00000480 	andeq	r0, r0, r0, lsl #9
 14c:	00000484 	andeq	r0, r0, r4, lsl #9
 150:	00000490 	muleq	r0, r0, r4
 154:	00000494 	muleq	r0, r4, r4
 158:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 15c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 160:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
 164:	000004c4 	andeq	r0, r0, r4, asr #9
 168:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 16c:	000004f4 	strdeq	r0, [r0], -r4
 170:	000004f8 	strdeq	r0, [r0], -r8
 174:	000004fc 	strdeq	r0, [r0], -ip
	...
 180:	00000474 	andeq	r0, r0, r4, ror r4
 184:	00000478 	andeq	r0, r0, r8, ror r4
 188:	00000494 	muleq	r0, r4, r4
 18c:	00000498 	muleq	r0, r8, r4
 190:	000004c4 	andeq	r0, r0, r4, asr #9
 194:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 198:	000004ec 	andeq	r0, r0, ip, ror #9
 19c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a0:	00000514 	andeq	r0, r0, r4, lsl r5
 1a4:	00000520 	andeq	r0, r0, r0, lsr #10
 1a8:	00000540 	andeq	r0, r0, r0, asr #10
 1ac:	00000544 	andeq	r0, r0, r4, asr #10
 1b0:	00000548 	andeq	r0, r0, r8, asr #10
 1b4:	0000054c 	andeq	r0, r0, ip, asr #10
 1b8:	00000550 	andeq	r0, r0, r0, asr r5
 1bc:	00000554 	andeq	r0, r0, r4, asr r5
	...
 1c8:	00000498 	muleq	r0, r8, r4
 1cc:	0000049c 	muleq	r0, ip, r4
 1d0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1d4:	000004d8 	ldrdeq	r0, [r0], -r8
 1d8:	000004f4 	strdeq	r0, [r0], -r4
 1dc:	000004f8 	strdeq	r0, [r0], -r8
 1e0:	000004fc 	strdeq	r0, [r0], -ip
 1e4:	00000500 	andeq	r0, r0, r0, lsl #10
 1e8:	00000510 	andeq	r0, r0, r0, lsl r5
 1ec:	00000514 	andeq	r0, r0, r4, lsl r5
 1f0:	00000520 	andeq	r0, r0, r0, lsr #10
 1f4:	0000052c 	andeq	r0, r0, ip, lsr #10
 1f8:	00000558 	andeq	r0, r0, r8, asr r5
 1fc:	0000055c 	andeq	r0, r0, ip, asr r5
 200:	00000560 	andeq	r0, r0, r0, ror #10
 204:	00000564 	andeq	r0, r0, r4, ror #10
 208:	00000570 	andeq	r0, r0, r0, ror r5
 20c:	00000574 	andeq	r0, r0, r4, ror r5
	...
 218:	0000049c 	muleq	r0, ip, r4
 21c:	000004a0 	andeq	r0, r0, r0, lsr #9
 220:	000004d8 	ldrdeq	r0, [r0], -r8
 224:	000004dc 	ldrdeq	r0, [r0], -ip
 228:	000004e0 	andeq	r0, r0, r0, ror #9
 22c:	000004e4 	andeq	r0, r0, r4, ror #9
 230:	00000500 	andeq	r0, r0, r0, lsl #10
 234:	0000050c 	andeq	r0, r0, ip, lsl #10
 238:	0000052c 	andeq	r0, r0, ip, lsr #10
 23c:	00000538 	andeq	r0, r0, r8, lsr r5
 240:	00000578 	andeq	r0, r0, r8, ror r5
 244:	0000057c 	andeq	r0, r0, ip, ror r5
 248:	00000580 	andeq	r0, r0, r0, lsl #11
 24c:	00000584 	andeq	r0, r0, r4, lsl #11
 250:	00000588 	andeq	r0, r0, r8, lsl #11
 254:	0000058c 	andeq	r0, r0, ip, lsl #11
 258:	00000590 	muleq	r0, r0, r5
 25c:	00000594 	muleq	r0, r4, r5
 260:	000005c0 	andeq	r0, r0, r0, asr #11
 264:	000005c4 	andeq	r0, r0, r4, asr #11
	...
 270:	000004dc 	ldrdeq	r0, [r0], -ip
 274:	000004e0 	andeq	r0, r0, r0, ror #9
 278:	00000544 	andeq	r0, r0, r4, asr #10
 27c:	00000548 	andeq	r0, r0, r8, asr #10
 280:	0000054c 	andeq	r0, r0, ip, asr #10
 284:	00000550 	andeq	r0, r0, r0, asr r5
 288:	00000554 	andeq	r0, r0, r4, asr r5
 28c:	00000558 	andeq	r0, r0, r8, asr r5
 290:	00000564 	andeq	r0, r0, r4, ror #10
 294:	00000568 	andeq	r0, r0, r8, ror #10
 298:	0000056c 	andeq	r0, r0, ip, ror #10
 29c:	00000570 	andeq	r0, r0, r0, ror r5
 2a0:	00000574 	andeq	r0, r0, r4, ror r5
 2a4:	00000578 	andeq	r0, r0, r8, ror r5
 2a8:	0000057c 	andeq	r0, r0, ip, ror r5
 2ac:	00000580 	andeq	r0, r0, r0, lsl #11
 2b0:	00000598 	muleq	r0, r8, r5
 2b4:	0000059c 	muleq	r0, ip, r5
 2b8:	000005a0 	andeq	r0, r0, r0, lsr #11
 2bc:	000005a4 	andeq	r0, r0, r4, lsr #11
 2c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 2c4:	000005ac 	andeq	r0, r0, ip, lsr #11
 2c8:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 2cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
	...
 2d8:	0000050c 	andeq	r0, r0, ip, lsl #10
 2dc:	00000510 	andeq	r0, r0, r0, lsl r5
 2e0:	00000538 	andeq	r0, r0, r8, lsr r5
 2e4:	00000540 	andeq	r0, r0, r0, asr #10
 2e8:	0000055c 	andeq	r0, r0, ip, asr r5
 2ec:	00000560 	andeq	r0, r0, r0, ror #10
 2f0:	00000568 	andeq	r0, r0, r8, ror #10
 2f4:	0000056c 	andeq	r0, r0, ip, ror #10
 2f8:	00000584 	andeq	r0, r0, r4, lsl #11
 2fc:	00000588 	andeq	r0, r0, r8, lsl #11
 300:	0000058c 	andeq	r0, r0, ip, lsl #11
 304:	00000590 	muleq	r0, r0, r5
 308:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 30c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 310:	000005c8 	andeq	r0, r0, r8, asr #11
 314:	000005cc 	andeq	r0, r0, ip, asr #11
 318:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 31c:	000005d8 	ldrdeq	r0, [r0], -r8
 320:	000005f8 	strdeq	r0, [r0], -r8
 324:	000005fc 	strdeq	r0, [r0], -ip
 328:	00000600 	andeq	r0, r0, r0, lsl #12
 32c:	00000608 	andeq	r0, r0, r8, lsl #12
	...
 338:	00000594 	muleq	r0, r4, r5
 33c:	00000598 	muleq	r0, r8, r5
 340:	0000059c 	muleq	r0, ip, r5
 344:	000005a0 	andeq	r0, r0, r0, lsr #11
 348:	000005ac 	andeq	r0, r0, ip, lsr #11
 34c:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 350:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 354:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 358:	000005d8 	ldrdeq	r0, [r0], -r8
 35c:	000005e8 	andeq	r0, r0, r8, ror #11
 360:	00000608 	andeq	r0, r0, r8, lsl #12
 364:	00000618 	andeq	r0, r0, r8, lsl r6
	...
 370:	000008d4 	ldrdeq	r0, [r0], -r4
 374:	00000908 	andeq	r0, r0, r8, lsl #18
 378:	0000092c 	andeq	r0, r0, ip, lsr #18
 37c:	0000094c 	andeq	r0, r0, ip, asr #18
	...
 388:	0000095c 	andeq	r0, r0, ip, asr r9
 38c:	00000990 	muleq	r0, r0, r9
 390:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 394:	000009d4 	ldrdeq	r0, [r0], -r4
	...
 3a0:	000009e4 	andeq	r0, r0, r4, ror #19
 3a4:	00000a18 	andeq	r0, r0, r8, lsl sl
 3a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 3ac:	00000a5c 	andeq	r0, r0, ip, asr sl
	...
 3b8:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3bc:	00000e30 	andeq	r0, r0, r0, lsr lr
 3c0:	00000e50 	andeq	r0, r0, r0, asr lr
 3c4:	00001654 	andeq	r1, r0, r4, asr r6
	...
 3d0:	00000e2c 	andeq	r0, r0, ip, lsr #28
 3d4:	00000e30 	andeq	r0, r0, r0, lsr lr
 3d8:	00000e50 	andeq	r0, r0, r0, asr lr
 3dc:	00000f18 	andeq	r0, r0, r8, lsl pc
	...
 3e8:	00001004 	andeq	r1, r0, r4
 3ec:	00001100 	andeq	r1, r0, r0, lsl #2
 3f0:	00001104 	andeq	r1, r0, r4, lsl #2
 3f4:	00001108 	andeq	r1, r0, r8, lsl #2
 3f8:	0000110c 	andeq	r1, r0, ip, lsl #2
 3fc:	00001110 	andeq	r1, r0, r0, lsl r1
	...
 408:	00001100 	andeq	r1, r0, r0, lsl #2
 40c:	00001104 	andeq	r1, r0, r4, lsl #2
 410:	00001108 	andeq	r1, r0, r8, lsl #2
 414:	0000110c 	andeq	r1, r0, ip, lsl #2
 418:	00001110 	andeq	r1, r0, r0, lsl r1
 41c:	00001130 	andeq	r1, r0, r0, lsr r1
	...
 428:	00001238 	andeq	r1, r0, r8, lsr r2
 42c:	0000123c 	andeq	r1, r0, ip, lsr r2
 430:	00001240 	andeq	r1, r0, r0, asr #4
 434:	00001244 	andeq	r1, r0, r4, asr #4
 438:	0000124c 	andeq	r1, r0, ip, asr #4
 43c:	00001250 	andeq	r1, r0, r0, asr r2
 440:	000013cc 	andeq	r1, r0, ip, asr #7
 444:	000013d0 	ldrdeq	r1, [r0], -r0
 448:	000013d4 	ldrdeq	r1, [r0], -r4
 44c:	000013d8 	ldrdeq	r1, [r0], -r8
 450:	000013dc 	ldrdeq	r1, [r0], -ip
 454:	000013e0 	andeq	r1, r0, r0, ror #7
 458:	000013e4 	andeq	r1, r0, r4, ror #7
 45c:	000013e8 	andeq	r1, r0, r8, ror #7
 460:	00001404 	andeq	r1, r0, r4, lsl #8
 464:	00001414 	andeq	r1, r0, r4, lsl r4
 468:	0000141c 	andeq	r1, r0, ip, lsl r4
 46c:	00001420 	andeq	r1, r0, r0, lsr #8
 470:	00001430 	andeq	r1, r0, r0, lsr r4
 474:	00001444 	andeq	r1, r0, r4, asr #8
	...
 480:	0000123c 	andeq	r1, r0, ip, lsr r2
 484:	00001240 	andeq	r1, r0, r0, asr #4
 488:	00001244 	andeq	r1, r0, r4, asr #4
 48c:	0000124c 	andeq	r1, r0, ip, asr #4
 490:	00001250 	andeq	r1, r0, r0, asr r2
 494:	0000125c 	andeq	r1, r0, ip, asr r2
 498:	0000127c 	andeq	r1, r0, ip, ror r2
 49c:	00001284 	andeq	r1, r0, r4, lsl #5
 4a0:	000012ac 	andeq	r1, r0, ip, lsr #5
 4a4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 4a8:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 4ac:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4b0:	000012e0 	andeq	r1, r0, r0, ror #5
 4b4:	000012e4 	andeq	r1, r0, r4, ror #5
 4b8:	000012e8 	andeq	r1, r0, r8, ror #5
 4bc:	000012ec 	andeq	r1, r0, ip, ror #5
 4c0:	000012f0 	strdeq	r1, [r0], -r0
 4c4:	000012f4 	strdeq	r1, [r0], -r4
	...
 4d0:	0000125c 	andeq	r1, r0, ip, asr r2
 4d4:	0000126c 	andeq	r1, r0, ip, ror #4
 4d8:	00001284 	andeq	r1, r0, r4, lsl #5
 4dc:	00001288 	andeq	r1, r0, r8, lsl #5
 4e0:	00001290 	muleq	r0, r0, r2
 4e4:	00001298 	muleq	r0, r8, r2
 4e8:	000012a8 	andeq	r1, r0, r8, lsr #5
 4ec:	000012ac 	andeq	r1, r0, ip, lsr #5
 4f0:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
 4f4:	000012c4 	andeq	r1, r0, r4, asr #5
 4f8:	000012f8 	strdeq	r1, [r0], -r8
 4fc:	000012fc 	strdeq	r1, [r0], -ip
 500:	00001300 	andeq	r1, r0, r0, lsl #6
 504:	00001304 	andeq	r1, r0, r4, lsl #6
	...
 510:	0000126c 	andeq	r1, r0, ip, ror #4
 514:	0000127c 	andeq	r1, r0, ip, ror r2
 518:	00001288 	andeq	r1, r0, r8, lsl #5
 51c:	0000128c 	andeq	r1, r0, ip, lsl #5
 520:	00001298 	muleq	r0, r8, r2
 524:	0000129c 	muleq	r0, ip, r2
 528:	000012c4 	andeq	r1, r0, r4, asr #5
 52c:	000012d0 	ldrdeq	r1, [r0], -r0
 530:	00001308 	andeq	r1, r0, r8, lsl #6
 534:	0000130c 	andeq	r1, r0, ip, lsl #6
 538:	00001310 	andeq	r1, r0, r0, lsl r3
 53c:	00001314 	andeq	r1, r0, r4, lsl r3
 540:	00001318 	andeq	r1, r0, r8, lsl r3
 544:	0000131c 	andeq	r1, r0, ip, lsl r3
	...
 550:	0000128c 	andeq	r1, r0, ip, lsl #5
 554:	00001290 	muleq	r0, r0, r2
 558:	0000129c 	muleq	r0, ip, r2
 55c:	000012a0 	andeq	r1, r0, r0, lsr #5
 560:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
 564:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
 568:	000012e4 	andeq	r1, r0, r4, ror #5
 56c:	000012e8 	andeq	r1, r0, r8, ror #5
 570:	000012ec 	andeq	r1, r0, ip, ror #5
 574:	000012f0 	strdeq	r1, [r0], -r0
 578:	000012f4 	strdeq	r1, [r0], -r4
 57c:	000012f8 	strdeq	r1, [r0], -r8
 580:	00001324 	andeq	r1, r0, r4, lsr #6
 584:	00001328 	andeq	r1, r0, r8, lsr #6
 588:	00001334 	andeq	r1, r0, r4, lsr r3
 58c:	0000133c 	andeq	r1, r0, ip, lsr r3
 590:	00001358 	andeq	r1, r0, r8, asr r3
 594:	0000135c 	andeq	r1, r0, ip, asr r3
 598:	00001360 	andeq	r1, r0, r0, ror #6
 59c:	00001364 	andeq	r1, r0, r4, ror #6
 5a0:	00001368 	andeq	r1, r0, r8, ror #6
 5a4:	0000136c 	andeq	r1, r0, ip, ror #6
	...
 5b0:	000012a0 	andeq	r1, r0, r0, lsr #5
 5b4:	000012a4 	andeq	r1, r0, r4, lsr #5
 5b8:	000012d0 	ldrdeq	r1, [r0], -r0
 5bc:	000012d4 	ldrdeq	r1, [r0], -r4
 5c0:	000012d8 	ldrdeq	r1, [r0], -r8
 5c4:	000012dc 	ldrdeq	r1, [r0], -ip
 5c8:	000012fc 	strdeq	r1, [r0], -ip
 5cc:	00001300 	andeq	r1, r0, r0, lsl #6
 5d0:	00001304 	andeq	r1, r0, r4, lsl #6
 5d4:	00001308 	andeq	r1, r0, r8, lsl #6
 5d8:	00001328 	andeq	r1, r0, r8, lsr #6
 5dc:	0000132c 	andeq	r1, r0, ip, lsr #6
 5e0:	0000133c 	andeq	r1, r0, ip, lsr r3
 5e4:	00001348 	andeq	r1, r0, r8, asr #6
 5e8:	00001370 	andeq	r1, r0, r0, ror r3
 5ec:	00001374 	andeq	r1, r0, r4, ror r3
 5f0:	00001378 	andeq	r1, r0, r8, ror r3
 5f4:	0000137c 	andeq	r1, r0, ip, ror r3
 5f8:	00001388 	andeq	r1, r0, r8, lsl #7
 5fc:	0000138c 	andeq	r1, r0, ip, lsl #7
	...
 608:	000012a4 	andeq	r1, r0, r4, lsr #5
 60c:	000012a8 	andeq	r1, r0, r8, lsr #5
 610:	000012dc 	ldrdeq	r1, [r0], -ip
 614:	000012e0 	andeq	r1, r0, r0, ror #5
 618:	0000130c 	andeq	r1, r0, ip, lsl #6
 61c:	00001310 	andeq	r1, r0, r0, lsl r3
 620:	00001314 	andeq	r1, r0, r4, lsl r3
 624:	00001318 	andeq	r1, r0, r8, lsl r3
 628:	0000131c 	andeq	r1, r0, ip, lsl r3
 62c:	00001324 	andeq	r1, r0, r4, lsr #6
 630:	00001348 	andeq	r1, r0, r8, asr #6
 634:	00001354 	andeq	r1, r0, r4, asr r3
 638:	00001390 	muleq	r0, r0, r3
 63c:	00001394 	muleq	r0, r4, r3
 640:	00001398 	muleq	r0, r8, r3
 644:	0000139c 	muleq	r0, ip, r3
 648:	000013a0 	andeq	r1, r0, r0, lsr #7
 64c:	000013a4 	andeq	r1, r0, r4, lsr #7
 650:	000013a8 	andeq	r1, r0, r8, lsr #7
 654:	000013ac 	andeq	r1, r0, ip, lsr #7
 658:	000013c0 	andeq	r1, r0, r0, asr #7
 65c:	000013c4 	andeq	r1, r0, r4, asr #7
	...
 668:	000012d4 	ldrdeq	r1, [r0], -r4
 66c:	000012d8 	ldrdeq	r1, [r0], -r8
 670:	0000135c 	andeq	r1, r0, ip, asr r3
 674:	00001360 	andeq	r1, r0, r0, ror #6
 678:	00001364 	andeq	r1, r0, r4, ror #6
 67c:	00001368 	andeq	r1, r0, r8, ror #6
 680:	0000136c 	andeq	r1, r0, ip, ror #6
 684:	00001370 	andeq	r1, r0, r0, ror r3
 688:	0000137c 	andeq	r1, r0, ip, ror r3
 68c:	00001380 	andeq	r1, r0, r0, lsl #7
 690:	00001384 	andeq	r1, r0, r4, lsl #7
 694:	00001388 	andeq	r1, r0, r8, lsl #7
 698:	0000138c 	andeq	r1, r0, ip, lsl #7
 69c:	00001390 	muleq	r0, r0, r3
 6a0:	00001394 	muleq	r0, r4, r3
 6a4:	00001398 	muleq	r0, r8, r3
 6a8:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 6ac:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 6b0:	000013c8 	andeq	r1, r0, r8, asr #7
 6b4:	000013cc 	andeq	r1, r0, ip, asr #7
 6b8:	000013d0 	ldrdeq	r1, [r0], -r0
 6bc:	000013d4 	ldrdeq	r1, [r0], -r4
 6c0:	000013d8 	ldrdeq	r1, [r0], -r8
 6c4:	000013dc 	ldrdeq	r1, [r0], -ip
	...
 6d0:	0000132c 	andeq	r1, r0, ip, lsr #6
 6d4:	00001334 	andeq	r1, r0, r4, lsr r3
 6d8:	00001354 	andeq	r1, r0, r4, asr r3
 6dc:	00001358 	andeq	r1, r0, r8, asr r3
 6e0:	00001374 	andeq	r1, r0, r4, ror r3
 6e4:	00001378 	andeq	r1, r0, r8, ror r3
 6e8:	00001380 	andeq	r1, r0, r0, lsl #7
 6ec:	00001384 	andeq	r1, r0, r4, lsl #7
 6f0:	0000139c 	muleq	r0, ip, r3
 6f4:	000013a0 	andeq	r1, r0, r0, lsr #7
 6f8:	000013a4 	andeq	r1, r0, r4, lsr #7
 6fc:	000013a8 	andeq	r1, r0, r8, lsr #7
 700:	000013ac 	andeq	r1, r0, ip, lsr #7
 704:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 708:	000013e0 	andeq	r1, r0, r0, ror #7
 70c:	000013e4 	andeq	r1, r0, r4, ror #7
 710:	000013e8 	andeq	r1, r0, r8, ror #7
 714:	000013f4 	strdeq	r1, [r0], -r4
 718:	00001414 	andeq	r1, r0, r4, lsl r4
 71c:	0000141c 	andeq	r1, r0, ip, lsl r4
	...
 728:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
 72c:	000013b8 			; <UNDEFINED> instruction: 0x000013b8
 730:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
 734:	000013c0 	andeq	r1, r0, r0, asr #7
 738:	000013c4 	andeq	r1, r0, r4, asr #7
 73c:	000013c8 	andeq	r1, r0, r8, asr #7
 740:	000013f4 	strdeq	r1, [r0], -r4
 744:	00001404 	andeq	r1, r0, r4, lsl #8
 748:	00001420 	andeq	r1, r0, r0, lsr #8
 74c:	00001430 	andeq	r1, r0, r0, lsr r4
	...
 758:	0000001c 	andeq	r0, r0, ip, lsl r0
 75c:	00000020 	andeq	r0, r0, r0, lsr #32
 760:	00000020 	andeq	r0, r0, r0, lsr #32
 764:	00000024 	andeq	r0, r0, r4, lsr #32
 768:	00000040 	andeq	r0, r0, r0, asr #32
 76c:	0000005c 	andeq	r0, r0, ip, asr r0
 770:	00000068 	andeq	r0, r0, r8, rrx
 774:	00000074 	andeq	r0, r0, r4, ror r0
 778:	00000088 	andeq	r0, r0, r8, lsl #1
 77c:	00000504 	andeq	r0, r0, r4, lsl #10
 780:	0000050c 	andeq	r0, r0, ip, lsl #10
 784:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 790:	0000001c 	andeq	r0, r0, ip, lsl r0
 794:	00000020 	andeq	r0, r0, r0, lsr #32
 798:	00000020 	andeq	r0, r0, r0, lsr #32
 79c:	00000024 	andeq	r0, r0, r4, lsr #32
 7a0:	00000040 	andeq	r0, r0, r0, asr #32
 7a4:	00000048 	andeq	r0, r0, r8, asr #32
 7a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 7ac:	000000b4 	strheq	r0, [r0], -r4
 7b0:	000000b8 	strheq	r0, [r0], -r8
 7b4:	000004e8 	andeq	r0, r0, r8, ror #9
 7b8:	00000700 	andeq	r0, r0, r0, lsl #14
 7bc:	000007c4 	andeq	r0, r0, r4, asr #15
	...
 7c8:	00000248 	andeq	r0, r0, r8, asr #4
 7cc:	0000024c 	andeq	r0, r0, ip, asr #4
 7d0:	00000258 	andeq	r0, r0, r8, asr r2
 7d4:	0000025c 	andeq	r0, r0, ip, asr r2
 7d8:	00000264 	andeq	r0, r0, r4, ror #4
 7dc:	00000268 	andeq	r0, r0, r8, ror #4
 7e0:	0000029c 	muleq	r0, ip, r2
 7e4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
	...
 7f0:	00000048 	andeq	r0, r0, r8, asr #32
 7f4:	0000005c 	andeq	r0, r0, ip, asr r0
 7f8:	00000068 	andeq	r0, r0, r8, rrx
 7fc:	00000074 	andeq	r0, r0, r4, ror r0
 800:	0000050c 	andeq	r0, r0, ip, lsl #10
 804:	000006ec 	andeq	r0, r0, ip, ror #13
	...
 810:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
 814:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
 818:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 81c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 820:	000005c0 	andeq	r0, r0, r0, asr #11
 824:	000005c4 	andeq	r0, r0, r4, asr #11
 828:	000005c8 	andeq	r0, r0, r8, asr #11
 82c:	000005cc 	andeq	r0, r0, ip, asr #11
 830:	000005dc 	ldrdeq	r0, [r0], -ip
 834:	000006d4 	ldrdeq	r0, [r0], -r4
	...
 840:	00000830 	andeq	r0, r0, r0, lsr r8
 844:	00000834 	andeq	r0, r0, r4, lsr r8
 848:	00000838 	andeq	r0, r0, r8, lsr r8
 84c:	00000890 	muleq	r0, r0, r8
 850:	000008a4 	andeq	r0, r0, r4, lsr #17
 854:	000008a8 	andeq	r0, r0, r8, lsr #17
 858:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
 85c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
	...
 868:	00000c30 	andeq	r0, r0, r0, lsr ip
 86c:	00000c38 	andeq	r0, r0, r8, lsr ip
 870:	00000c40 	andeq	r0, r0, r0, asr #24
 874:	00000c48 	andeq	r0, r0, r8, asr #24
	...
 880:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
 884:	00000cc0 	andeq	r0, r0, r0, asr #25
 888:	00000cc8 	andeq	r0, r0, r8, asr #25
 88c:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 898:	00000d60 	andeq	r0, r0, r0, ror #26
 89c:	00000d68 	andeq	r0, r0, r8, ror #26
 8a0:	00000d78 	andeq	r0, r0, r8, ror sp
 8a4:	00000d90 	muleq	r0, r0, sp
	...
 8b0:	00000df8 	strdeq	r0, [r0], -r8
 8b4:	00000dfc 	strdeq	r0, [r0], -ip
 8b8:	00000e00 	andeq	r0, r0, r0, lsl #28
 8bc:	00000e14 	andeq	r0, r0, r4, lsl lr
 8c0:	00000e18 	andeq	r0, r0, r8, lsl lr
 8c4:	00000e20 	andeq	r0, r0, r0, lsr #28
	...
 8d0:	00000fac 	andeq	r0, r0, ip, lsr #31
 8d4:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
 8d8:	00000fc4 	andeq	r0, r0, r4, asr #31
 8dc:	00000fc8 	andeq	r0, r0, r8, asr #31
 8e0:	00000fcc 	andeq	r0, r0, ip, asr #31
 8e4:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8e8:	00000fd8 	ldrdeq	r0, [r0], -r8
 8ec:	00000fdc 	ldrdeq	r0, [r0], -ip
 8f0:	00000fe4 	andeq	r0, r0, r4, ror #31
 8f4:	00000fe8 	andeq	r0, r0, r8, ror #31
 8f8:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8fc:	00000ff4 	strdeq	r0, [r0], -r4
 900:	00000ff8 	strdeq	r0, [r0], -r8
 904:	00000ffc 	strdeq	r0, [r0], -ip
	...
 910:	000011f0 	strdeq	r1, [r0], -r0
 914:	000011f4 	strdeq	r1, [r0], -r4
 918:	00001200 	andeq	r1, r0, r0, lsl #4
 91c:	00001204 	andeq	r1, r0, r4, lsl #4
 920:	0000120c 	andeq	r1, r0, ip, lsl #4
 924:	00001220 	andeq	r1, r0, r0, lsr #4
	...
 930:	0000128c 	andeq	r1, r0, ip, lsl #5
 934:	00001290 	muleq	r0, r0, r2
 938:	0000129c 	muleq	r0, ip, r2
 93c:	000012a0 	andeq	r1, r0, r0, lsr #5
 940:	000012a8 	andeq	r1, r0, r8, lsr #5
 944:	000012bc 			; <UNDEFINED> instruction: 0x000012bc
	...
 950:	000014e4 	andeq	r1, r0, r4, ror #9
 954:	000014e8 	andeq	r1, r0, r8, ror #9
 958:	000014f4 	strdeq	r1, [r0], -r4
 95c:	000014f8 	strdeq	r1, [r0], -r8
 960:	00001500 	andeq	r1, r0, r0, lsl #10
 964:	00001514 	andeq	r1, r0, r4, lsl r5
	...
 970:	000015a0 	andeq	r1, r0, r0, lsr #11
 974:	000015a4 	andeq	r1, r0, r4, lsr #11
 978:	000015a8 	andeq	r1, r0, r8, lsr #11
 97c:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
 980:	00001634 	andeq	r1, r0, r4, lsr r6
 984:	00001764 	andeq	r1, r0, r4, ror #14
	...
 990:	000016f4 	strdeq	r1, [r0], -r4
 994:	000016f8 	strdeq	r1, [r0], -r8
 998:	00001704 	andeq	r1, r0, r4, lsl #14
 99c:	00001708 	andeq	r1, r0, r8, lsl #14
 9a0:	00001710 	andeq	r1, r0, r0, lsl r7
 9a4:	00001724 	andeq	r1, r0, r4, lsr #14
	...
 9b0:	000017c0 	andeq	r1, r0, r0, asr #15
 9b4:	000017d4 	ldrdeq	r1, [r0], -r4
 9b8:	000017dc 	ldrdeq	r1, [r0], -ip
 9bc:	000017e4 	andeq	r1, r0, r4, ror #15
	...
 9c8:	00001820 	andeq	r1, r0, r0, lsr #16
 9cc:	0000182c 	andeq	r1, r0, ip, lsr #16
 9d0:	00001830 	andeq	r1, r0, r0, lsr r8
 9d4:	00001834 	andeq	r1, r0, r4, lsr r8
	...
 9e0:	0000182c 	andeq	r1, r0, ip, lsr #16
 9e4:	00001830 	andeq	r1, r0, r0, lsr r8
 9e8:	00001834 	andeq	r1, r0, r4, lsr r8
 9ec:	00001838 	andeq	r1, r0, r8, lsr r8
 9f0:	00001840 	andeq	r1, r0, r0, asr #16
 9f4:	00001844 	andeq	r1, r0, r4, asr #16
 9f8:	00001858 	andeq	r1, r0, r8, asr r8
 9fc:	0000185c 	andeq	r1, r0, ip, asr r8
	...
 a08:	00001850 	andeq	r1, r0, r0, asr r8
 a0c:	00001858 	andeq	r1, r0, r8, asr r8
 a10:	00001914 	andeq	r1, r0, r4, lsl r9
 a14:	00001924 	andeq	r1, r0, r4, lsr #18
	...
 a20:	000018a4 	andeq	r1, r0, r4, lsr #17
 a24:	000018a8 	andeq	r1, r0, r8, lsr #17
 a28:	000018ac 	andeq	r1, r0, ip, lsr #17
 a2c:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
 a30:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
 a34:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
 a38:	000018c0 	andeq	r1, r0, r0, asr #17
 a3c:	000018c4 	andeq	r1, r0, r4, asr #17
 a40:	000018d0 	ldrdeq	r1, [r0], -r0
 a44:	000018dc 	ldrdeq	r1, [r0], -ip
	...
 a50:	000018e0 	andeq	r1, r0, r0, ror #17
 a54:	000018e4 	andeq	r1, r0, r4, ror #17
 a58:	000018e8 	andeq	r1, r0, r8, ror #17
 a5c:	000018f0 	strdeq	r1, [r0], -r0
 a60:	000018f8 	strdeq	r1, [r0], -r8
 a64:	000018fc 	strdeq	r1, [r0], -ip
 a68:	00001900 	andeq	r1, r0, r0, lsl #18
 a6c:	0000190c 	andeq	r1, r0, ip, lsl #18
	...
 a78:	00001964 	andeq	r1, r0, r4, ror #18
 a7c:	0000196c 	andeq	r1, r0, ip, ror #18
 a80:	00001974 	andeq	r1, r0, r4, ror r9
 a84:	00001978 	andeq	r1, r0, r8, ror r9
 a88:	00001980 	andeq	r1, r0, r0, lsl #19
 a8c:	00001984 	andeq	r1, r0, r4, lsl #19
 a90:	0000198c 	andeq	r1, r0, ip, lsl #19
 a94:	00001990 	muleq	r0, r0, r9
 a98:	00001994 	muleq	r0, r4, r9
 a9c:	0000199c 	muleq	r0, ip, r9
	...
 aa8:	000019dc 	ldrdeq	r1, [r0], -ip
 aac:	000019e4 	andeq	r1, r0, r4, ror #19
 ab0:	000019fc 	strdeq	r1, [r0], -ip
 ab4:	00001a04 	andeq	r1, r0, r4, lsl #20
 ab8:	00001a10 	andeq	r1, r0, r0, lsl sl
 abc:	00001a8c 	andeq	r1, r0, ip, lsl #21
 ac0:	00001a94 	muleq	r0, r4, sl
 ac4:	00001be8 	andeq	r1, r0, r8, ror #23
	...
 ad0:	000019dc 	ldrdeq	r1, [r0], -ip
 ad4:	000019e4 	andeq	r1, r0, r4, ror #19
 ad8:	00001a00 	andeq	r1, r0, r0, lsl #20
 adc:	00001a04 	andeq	r1, r0, r4, lsl #20
 ae0:	00001a94 	muleq	r0, r4, sl
 ae4:	00001bd0 	ldrdeq	r1, [r0], -r0
	...
 af0:	00001b60 	andeq	r1, r0, r0, ror #22
 af4:	00001b64 	andeq	r1, r0, r4, ror #22
 af8:	00001b70 	andeq	r1, r0, r0, ror fp
 afc:	00001b74 	andeq	r1, r0, r4, ror fp
 b00:	00001b7c 	andeq	r1, r0, ip, ror fp
 b04:	00001b90 	muleq	r0, r0, fp
	...
 b14:	00000004 	andeq	r0, r0, r4
 b18:	00000008 	andeq	r0, r0, r8
 b1c:	00000014 	andeq	r0, r0, r4, lsl r0
 b20:	00000020 	andeq	r0, r0, r0, lsr #32
 b24:	00000024 	andeq	r0, r0, r4, lsr #32
 b28:	00000028 	andeq	r0, r0, r8, lsr #32
 b2c:	0000002c 	andeq	r0, r0, ip, lsr #32
 b30:	00000030 	andeq	r0, r0, r0, lsr r0
 b34:	00000034 	andeq	r0, r0, r4, lsr r0
 b38:	00000038 	andeq	r0, r0, r8, lsr r0
 b3c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 b48:	000000a8 	andeq	r0, r0, r8, lsr #1
 b4c:	000000b4 	strheq	r0, [r0], -r4
 b50:	000000b8 	strheq	r0, [r0], -r8
 b54:	000000e4 	andeq	r0, r0, r4, ror #1
 b58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 b5c:	000000f8 	strdeq	r0, [r0], -r8
	...
 b68:	000000e4 	andeq	r0, r0, r4, ror #1
 b6c:	000000e8 	andeq	r0, r0, r8, ror #1
 b70:	0000010c 	andeq	r0, r0, ip, lsl #2
 b74:	00000158 	andeq	r0, r0, r8, asr r1
 b78:	0000015c 	andeq	r0, r0, ip, asr r1
 b7c:	00000160 	andeq	r0, r0, r0, ror #2
 b80:	00000178 	andeq	r0, r0, r8, ror r1
 b84:	00000180 	andeq	r0, r0, r0, lsl #3
	...
 b90:	00000158 	andeq	r0, r0, r8, asr r1
 b94:	0000015c 	andeq	r0, r0, ip, asr r1
 b98:	00000160 	andeq	r0, r0, r0, ror #2
 b9c:	00000178 	andeq	r0, r0, r8, ror r1
 ba0:	00000180 	andeq	r0, r0, r0, lsl #3
 ba4:	000001d4 	ldrdeq	r0, [r0], -r4
	...
 bb0:	00000160 	andeq	r0, r0, r0, ror #2
 bb4:	0000016c 	andeq	r0, r0, ip, ror #2
 bb8:	00000170 	andeq	r0, r0, r0, ror r1
 bbc:	00000174 	andeq	r0, r0, r4, ror r1
 bc0:	00000180 	andeq	r0, r0, r0, lsl #3
 bc4:	000001ac 	andeq	r0, r0, ip, lsr #3
	...
 bd0:	000001dc 	ldrdeq	r0, [r0], -ip
 bd4:	0000022c 	andeq	r0, r0, ip, lsr #4
 bd8:	00000230 	andeq	r0, r0, r0, lsr r2
 bdc:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
 be8:	0000022c 	andeq	r0, r0, ip, lsr #4
 bec:	00000230 	andeq	r0, r0, r0, lsr r2
 bf0:	0000023c 	andeq	r0, r0, ip, lsr r2
 bf4:	00000284 	andeq	r0, r0, r4, lsl #5
 bf8:	00000288 	andeq	r0, r0, r8, lsl #5
 bfc:	00000298 	muleq	r0, r8, r2
	...
 c08:	00000284 	andeq	r0, r0, r4, lsl #5
 c0c:	00000288 	andeq	r0, r0, r8, lsl #5
 c10:	000002a0 	andeq	r0, r0, r0, lsr #5
 c14:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c18:	000002f4 	strdeq	r0, [r0], -r4
 c1c:	00000300 	andeq	r0, r0, r0, lsl #6
	...
 c28:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c2c:	000002f4 	strdeq	r0, [r0], -r4
 c30:	00000300 	andeq	r0, r0, r0, lsl #6
 c34:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
 c40:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c44:	000002f4 	strdeq	r0, [r0], -r4
 c48:	00000300 	andeq	r0, r0, r0, lsl #6
 c4c:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 c58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c5c:	000002f4 	strdeq	r0, [r0], -r4
 c60:	00000300 	andeq	r0, r0, r0, lsl #6
 c64:	0000033c 	andeq	r0, r0, ip, lsr r3
 c68:	00000340 	andeq	r0, r0, r0, asr #6
 c6c:	00000344 	andeq	r0, r0, r4, asr #6
 c70:	00000348 	andeq	r0, r0, r8, asr #6
 c74:	0000034c 	andeq	r0, r0, ip, asr #6
	...
 c80:	0000057c 	andeq	r0, r0, ip, ror r5
 c84:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 c88:	000005d4 	ldrdeq	r0, [r0], -r4
 c8c:	000005d8 	ldrdeq	r0, [r0], -r8
 c90:	000005dc 	ldrdeq	r0, [r0], -ip
 c94:	000005e0 	andeq	r0, r0, r0, ror #11
	...
 ca0:	00000794 	muleq	r0, r4, r7
 ca4:	000007e8 	andeq	r0, r0, r8, ror #15
 ca8:	000007ec 	andeq	r0, r0, ip, ror #15
 cac:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 cb0:	000007f4 	strdeq	r0, [r0], -r4
 cb4:	000007f8 	strdeq	r0, [r0], -r8
	...
 cc0:	000009c0 	andeq	r0, r0, r0, asr #19
 cc4:	00000a14 	andeq	r0, r0, r4, lsl sl
 cc8:	00000a18 	andeq	r0, r0, r8, lsl sl
 ccc:	00000a1c 	andeq	r0, r0, ip, lsl sl
 cd0:	00000a20 	andeq	r0, r0, r0, lsr #20
 cd4:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
 ce0:	00000134 	andeq	r0, r0, r4, lsr r1
 ce4:	00000160 	andeq	r0, r0, r0, ror #2
 ce8:	00000174 	andeq	r0, r0, r4, ror r1
 cec:	00000190 	muleq	r0, r0, r1
	...
 cf8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 cfc:	00000204 	andeq	r0, r0, r4, lsl #4
 d00:	0000020c 	andeq	r0, r0, ip, lsl #4
 d04:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d10:	000001c8 	andeq	r0, r0, r8, asr #3
 d14:	000001f8 	strdeq	r0, [r0], -r8
 d18:	0000020c 	andeq	r0, r0, ip, lsl #4
 d1c:	00000228 	andeq	r0, r0, r8, lsr #4
	...
 d28:	00000340 	andeq	r0, r0, r0, asr #6
 d2c:	00000344 	andeq	r0, r0, r4, asr #6
 d30:	00000350 	andeq	r0, r0, r0, asr r3
 d34:	00000354 	andeq	r0, r0, r4, asr r3
 d38:	00000358 	andeq	r0, r0, r8, asr r3
 d3c:	00000374 	andeq	r0, r0, r4, ror r3
	...
 d48:	00000354 	andeq	r0, r0, r4, asr r3
 d4c:	00000358 	andeq	r0, r0, r8, asr r3
 d50:	00000384 	andeq	r0, r0, r4, lsl #7
 d54:	00000388 	andeq	r0, r0, r8, lsl #7
 d58:	00000390 	muleq	r0, r0, r3
 d5c:	000003cc 	andeq	r0, r0, ip, asr #7
	...
 d68:	00000440 	andeq	r0, r0, r0, asr #8
 d6c:	00000448 	andeq	r0, r0, r8, asr #8
 d70:	00000448 	andeq	r0, r0, r8, asr #8
 d74:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 d80:	00000444 	andeq	r0, r0, r4, asr #8
 d84:	00000448 	andeq	r0, r0, r8, asr #8
 d88:	0000044c 	andeq	r0, r0, ip, asr #8
 d8c:	00000450 	andeq	r0, r0, r0, asr r4
 d90:	00000454 	andeq	r0, r0, r4, asr r4
 d94:	00000470 	andeq	r0, r0, r0, ror r4
	...
 da0:	00000450 	andeq	r0, r0, r0, asr r4
 da4:	00000454 	andeq	r0, r0, r4, asr r4
 da8:	00000480 	andeq	r0, r0, r0, lsl #9
 dac:	00000484 	andeq	r0, r0, r4, lsl #9
 db0:	0000048c 	andeq	r0, r0, ip, lsl #9
 db4:	000004c8 	andeq	r0, r0, r8, asr #9
	...
