/***************************************************************************
 *     Copyright (c) 1999-2006, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec 12 13:29:54 2006
 *                 MD5 Checksum         8d6d459f7926c8bd538b9d43bcadab9c
 *
 * Compiled with:  RDB Utility          3.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Spec Versions:  AES                  00
 *                 AES_RGR_BRIDGE       
 *                 CCE                  00
 *                 CCE_RGR_BRIDGE       
 *                 DBU                  00
 *                 DBU_RGR_BRIDGE       
 *                 DCI                  00
 *                 DCI_RGR_BRIDGE       
 *                 GISB_ARBITER         1
 *                 I2C                  00
 *                 I2C_GR_BRIDGE        2
 *                 MISC1                00
 *                 MISC2                00
 *                 MISC3                00
 *                 MISC_GR_BRIDGE       2
 *                 MISC_PERST           00
 *                 OTP                  00
 *                 OTP_GR_BRIDGE        2
 *                 PCIE_CFG             1
 *                 PCIE_DBG             1
 *                 TGT                  1
 *                 TGT_RGR_BRIDGE       1
 *
 * RDB Files:  /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/top/rdb/bcm70012.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/pcie_tgt/rdb/tgt_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/pcie_tgt/rdb/tgt_pcie_cfg.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/pcie_tgt/rdb/tgt_pcie_debug.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/pcie_tgt/rdb/tgt_regs.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/pcie_tgt/rdb/tgt_rgr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/i2c/rdb/i2c_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/i2c/rdb/i2c.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/i2c/rdb/i2c_gr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/misc/rdb/misc_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/misc/rdb/misc1.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/misc/rdb/misc2.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/misc/rdb/misc3.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/misc/rdb/misc_perst.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/gisb/rdb/gisb_arbiter.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/misc/rdb/misc_gr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/dbu/rdb/dbu_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/dbu/rdb/dbu.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/dbu/rdb/dbu_rgr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/otp/rdb/otp_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/otp/rdb/otp.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/otp/rdb/otp_gr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/aes/rdb/aes_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/aes/rdb/aes.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/aes/rdb/aes_rgr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/dci/rdb/dci_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/dci/rdb/dci.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/dci/rdb/dci_rgr_bridge.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/cce/rdb/cce_blockdef.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/cce/rdb/cce.rdb
 *             /projects/MediaPC/BCM70012/A0/team/kchau/head/chip/rtl/cce/rdb/cce_rgr_bridge.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef MACFILE_H__
#define MACFILE_H__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 ***************************************************************************/
/****************************************************************************
 * Enums: AES_RGR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define AES_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0
#define AES_RGR_BRIDGE_RESET_CTRL_ASSERT                   1

/****************************************************************************
 * Enums: CCE_RGR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define CCE_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0
#define CCE_RGR_BRIDGE_RESET_CTRL_ASSERT                   1

/****************************************************************************
 * Enums: DBU_RGR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define DBU_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0
#define DBU_RGR_BRIDGE_RESET_CTRL_ASSERT                   1

/****************************************************************************
 * Enums: DCI_RGR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define DCI_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0
#define DCI_RGR_BRIDGE_RESET_CTRL_ASSERT                   1

/****************************************************************************
 * Enums: GISB_ARBITER_DEASSERT_ASSERT
 ***************************************************************************/
#define GISB_ARBITER_DEASSERT_ASSERT_DEASSERT              0
#define GISB_ARBITER_DEASSERT_ASSERT_ASSERT                1

/****************************************************************************
 * Enums: GISB_ARBITER_UNMASK_MASK
 ***************************************************************************/
#define GISB_ARBITER_UNMASK_MASK_UNMASK                    0
#define GISB_ARBITER_UNMASK_MASK_MASK                      1

/****************************************************************************
 * Enums: GISB_ARBITER_DISABLE_ENABLE
 ***************************************************************************/
#define GISB_ARBITER_DISABLE_ENABLE_DISABLE                0
#define GISB_ARBITER_DISABLE_ENABLE_ENABLE                 1

/****************************************************************************
 * Enums: I2C_GR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define I2C_GR_BRIDGE_RESET_CTRL_DEASSERT                  0
#define I2C_GR_BRIDGE_RESET_CTRL_ASSERT                    1

/****************************************************************************
 * Enums: MISC_GR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define MISC_GR_BRIDGE_RESET_CTRL_DEASSERT                 0
#define MISC_GR_BRIDGE_RESET_CTRL_ASSERT                   1

/****************************************************************************
 * Enums: OTP_GR_BRIDGE_RESET_CTRL
 ***************************************************************************/
#define OTP_GR_BRIDGE_RESET_CTRL_DEASSERT                  0
#define OTP_GR_BRIDGE_RESET_CTRL_ASSERT                    1

/****************************************************************************
 * BCM70012_TGT_TOP_PCIE_CFG
 ***************************************************************************/
#define PCIE_CFG_PLACEHOLDER0          0x00000000 /* Config Placeholder Register 0 */
#define PCIE_CFG_PLACEHOLDER1          0x000003fc /* Config Placeholder Register 1 */


/****************************************************************************
 * BCM70012_TGT_TOP_PCIE_DBG
 ***************************************************************************/
#define PCIE_DBG_PLACEHOLDER0          0x00000400 /* Debug Placeholder 0 */
#define PCIE_DBG_PLACEHOLDER1          0x000006fc /* Debug Placeholder 1 */


/****************************************************************************
 * BCM70012_TGT_TOP_INTR
 ***************************************************************************/
#define INTR_INTR_STATUS               0x00000700 /* Interrupt Status Register */
#define INTR_INTR_SET                  0x00000704 /* Interrupt Set Register */
#define INTR_INTR_CLR_REG              0x00000708 /* Interrupt Clear Register */
#define INTR_INTR_MARK_STS_REG         0x0000070c /* Interrupt Mask Status Register */
#define INTR_INTR_MSK_SET_REG          0x00000710 /* Interrupt Mask Set Register */
#define INTR_INTR_MSK_CLR_REG          0x00000714 /* Interrupt Mask Set Register */
#define INTR_EOI_CTRL                  0x00000720 /* End of interrupt control register */


/****************************************************************************
 * BCM70012_TGT_TOP_MDIO
 ***************************************************************************/
#define MDIO_CTRL0                     0x00000730 /* PCIE Serdes MDIO Control Register 0 */
#define MDIO_CTRL1                     0x00000734 /* PCIE Serdes MDIO Control Register 1 */
#define MDIO_CTRL2                     0x00000738 /* PCIE Serdes MDIO Control Register 2 */


/****************************************************************************
 * BCM70012_TGT_TOP_TGT_RGR_BRIDGE
 ***************************************************************************/
#define TGT_RGR_BRIDGE_REVISION        0x00000740 /* PCIE RGR Bridge Revision Register */
#define TGT_RGR_BRIDGE_CTRL            0x00000744 /* RGR Bridge Control Register */
#define TGT_RGR_BRIDGE_RBUS_TIMER      0x00000748 /* RGR Bridge RBUS Timer Register */
#define TGT_RGR_BRIDGE_SW_RESET_0      0x0000074c /* RGR Bridge Software Reset 0 Register */


/****************************************************************************
 * BCM70012_I2C_TOP_I2C
 ***************************************************************************/
#define I2C_CHIP_ADDRESS               0x00000800 /* I2C Chip Address And Read/Write Control */
#define I2C_DATA_IN0                   0x00000804 /* I2C Write Data Byte 0 */
#define I2C_DATA_IN1                   0x00000808 /* I2C Write Data Byte 1 */
#define I2C_DATA_IN2                   0x0000080c /* I2C Write Data Byte 2 */
#define I2C_DATA_IN3                   0x00000810 /* I2C Write Data Byte 3 */
#define I2C_DATA_IN4                   0x00000814 /* I2C Write Data Byte 4 */
#define I2C_DATA_IN5                   0x00000818 /* I2C Write Data Byte 5 */
#define I2C_DATA_IN6                   0x0000081c /* I2C Write Data Byte 6 */
#define I2C_DATA_IN7                   0x00000820 /* I2C Write Data Byte 7 */
#define I2C_CNT_REG                    0x00000824 /* I2C Transfer Count Register */
#define I2C_CTL_REG                    0x00000828 /* I2C Control Register */
#define I2C_IIC_ENABLE                 0x0000082c /* I2C Read/Write Enable And Interrupt */
#define I2C_DATA_OUT0                  0x00000830 /* I2C Read Data Byte 0 */
#define I2C_DATA_OUT1                  0x00000834 /* I2C Read Data Byte 1 */
#define I2C_DATA_OUT2                  0x00000838 /* I2C Read Data Byte 2 */
#define I2C_DATA_OUT3                  0x0000083c /* I2C Read Data Byte 3 */
#define I2C_DATA_OUT4                  0x00000840 /* I2C Read Data Byte 4 */
#define I2C_DATA_OUT5                  0x00000844 /* I2C Read Data Byte 5 */
#define I2C_DATA_OUT6                  0x00000848 /* I2C Read Data Byte 6 */
#define I2C_DATA_OUT7                  0x0000084c /* I2C Read Data Byte 7 */
#define I2C_CTLHI_REG                  0x00000850 /* I2C Control Register */
#define I2C_SCL_PARAM                  0x00000854 /* I2C SCL Parameter Register */


/****************************************************************************
 * BCM70012_I2C_TOP_I2C_GR_BRIDGE
 ***************************************************************************/
#define I2C_GR_BRIDGE_REVISION         0x00000be0 /* GR Bridge Revision */
#define I2C_GR_BRIDGE_CTRL             0x00000be4 /* GR Bridge Control Register */
#define I2C_GR_BRIDGE_SW_RESET_0       0x00000be8 /* GR Bridge Software Reset 0 Register */
#define I2C_GR_BRIDGE_SW_RESET_1       0x00000bec /* GR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_MISC_TOP_MISC1
 ***************************************************************************/
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0 0x00000c00 /* Tx DMA Descriptor List0 First Descriptor lower Address */
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST0 0x00000c04 /* Tx DMA Descriptor List0 First Descriptor Upper Address */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1 0x00000c08 /* Tx DMA Descriptor List1 First Descriptor Lower Address */
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST1 0x00000c0c /* Tx DMA Descriptor List1 First Descriptor Upper Address */
#define MISC1_TX_SW_DESC_LIST_CTRL_STS 0x00000c10 /* Tx DMA Software Descriptor List Control and Status */
#define MISC1_TX_DMA_ERROR_STATUS      0x00000c18 /* Tx DMA Engine Error Status */
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR 0x00000c1c /* Tx DMA List0 Current Descriptor Lower Address */
#define MISC1_TX_DMA_LIST0_CUR_DESC_U_ADDR 0x00000c20 /* Tx DMA List0 Current Descriptor Upper Address */
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM 0x00000c24 /* Tx DMA List0 Current Descriptor Upper Address */
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR 0x00000c28 /* Tx DMA List1 Current Descriptor Lower Address */
#define MISC1_TX_DMA_LIST1_CUR_DESC_U_ADDR 0x00000c2c /* Tx DMA List1 Current Descriptor Upper Address */
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM 0x00000c30 /* Tx DMA List1 Current Descriptor Upper Address */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0 0x00000c34 /* Y Rx Descriptor List0 First Descriptor Lower Address */
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST0 0x00000c38 /* Y Rx Descriptor List0 First Descriptor Upper Address */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1 0x00000c3c /* Y Rx Descriptor List1 First Descriptor Lower Address */
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST1 0x00000c40 /* Y Rx Descriptor List1 First Descriptor Upper Address */
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS 0x00000c44 /* Y Rx Software Descriptor List Control and Status */
#define MISC1_Y_RX_ERROR_STATUS        0x00000c4c /* Y Rx Engine Error Status */
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR 0x00000c50 /* Y Rx List0 Current Descriptor Lower Address */
#define MISC1_Y_RX_LIST0_CUR_DESC_U_ADDR 0x00000c54 /* Y Rx List0 Current Descriptor Upper Address */
#define MISC1_Y_RX_LIST0_CUR_BYTE_CNT  0x00000c58 /* Y Rx List0 Current Descriptor Byte Count */
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR 0x00000c5c /* Y Rx List1 Current Descriptor Lower address */
#define MISC1_Y_RX_LIST1_CUR_DESC_U_ADDR 0x00000c60 /* Y Rx List1 Current Descriptor Upper address */
#define MISC1_Y_RX_LIST1_CUR_BYTE_CNT  0x00000c64 /* Y Rx List1 Current Descriptor Byte Count */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0 0x00000c68 /* UV Rx Descriptor List0 First Descriptor lower Address */
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST0 0x00000c6c /* UV Rx Descriptor List0 First Descriptor Upper Address */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1 0x00000c70 /* UV Rx Descriptor List1 First Descriptor Lower Address */
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST1 0x00000c74 /* UV Rx Descriptor List1 First Descriptor Upper Address */
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS 0x00000c78 /* UV Rx Software Descriptor List Control and Status */
#define MISC1_UV_RX_ERROR_STATUS       0x00000c7c /* UV Rx Engine Error Status */
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR 0x00000c80 /* UV Rx List0 Current Descriptor Lower Address */
#define MISC1_UV_RX_LIST0_CUR_DESC_U_ADDR 0x00000c84 /* UV Rx List0 Current Descriptor Upper Address */
#define MISC1_UV_RX_LIST0_CUR_BYTE_CNT 0x00000c88 /* UV Rx List0 Current Descriptor Byte Count */
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR 0x00000c8c /* UV Rx List1 Current Descriptor Lower Address */
#define MISC1_UV_RX_LIST1_CUR_DESC_U_ADDR 0x00000c90 /* UV Rx List1 Current Descriptor Upper Address */
#define MISC1_UV_RX_LIST1_CUR_BYTE_CNT 0x00000c94 /* UV Rx List1 Current Descriptor Byte Count */
#define MISC1_DMA_DEBUG_OPTIONS_REG    0x00000c98 /* DMA Debug Options Register */
#define MISC1_READ_CHANNEL_ERROR_STATUS 0x00000c9c /* Read Channel Error Status */
#define MISC1_PCIE_DMA_CTRL            0x00000ca0 /* PCIE DMA Control Register */


/****************************************************************************
 * BCM70012_MISC_TOP_MISC2
 ***************************************************************************/
#define MISC2_GLOBAL_CTRL              0x00000d00 /* Global Control Register */
#define MISC2_INTERNAL_STATUS          0x00000d04 /* Internal Status Register */
#define MISC2_INTERNAL_STATUS_MUX_CTRL 0x00000d08 /* Internal Debug Mux Control */
#define MISC2_DEBUG_FIFO_LENGTH        0x00000d0c /* Debug FIFO Length */


/****************************************************************************
 * BCM70012_MISC_TOP_MISC3
 ***************************************************************************/
#define MISC3_RESET_CTRL               0x00000e00 /* Reset Control Register */
#define MISC3_BIST_CTRL                0x00000e04 /* BIST Control Register */
#define MISC3_BIST_STATUS              0x00000e08 /* BIST Status Register */
#define MISC3_RX_CHECKSUM              0x00000e0c /* Receive Checksum */
#define MISC3_TX_CHECKSUM              0x00000e10 /* Transmit Checksum */
#define MISC3_ECO_CTRL_CORE            0x00000e14 /* ECO Core Reset Control Register */
#define MISC3_CSI_TEST_CTRL            0x00000e18 /* CSI Test Control Register */
#define MISC3_HD_DVI_TEST_CTRL         0x00000e1c /* HD DVI Test Control Register */


/****************************************************************************
 * BCM70012_MISC_TOP_MISC_PERST
 ***************************************************************************/
#define MISC_PERST_ECO_CTRL_PERST      0x00000e80 /* ECO PCIE Reset Control Register */
#define MISC_PERST_DECODER_CTRL        0x00000e84 /* Decoder Control Register */
#define MISC_PERST_CCE_STATUS          0x00000e88 /* Config Copy Engine Status */
#define MISC_PERST_PCIE_DEBUG          0x00000e8c /* PCIE Debug Register */
#define MISC_PERST_PCIE_DEBUG_STATUS   0x00000e90 /* PCIE Debug Status Register */
#define MISC_PERST_VREG_CTRL		   0x00000e94 /* Voltage Regulator Control Register */


/****************************************************************************
 * BCM70012_MISC_TOP_GISB_ARBITER
 ***************************************************************************/
#define GISB_ARBITER_REVISION          0x00000f00 /* GISB ARBITER REVISION */
#define GISB_ARBITER_SCRATCH           0x00000f04 /* GISB ARBITER Scratch Register */
#define GISB_ARBITER_REQ_MASK          0x00000f08 /* GISB ARBITER Master Request Mask Register */
#define GISB_ARBITER_TIMER             0x00000f0c /* GISB ARBITER Timer Value Register */
#define GISB_ARBITER_BP_CTRL           0x00000f10 /* GISB ARBITER Breakpoint Control Register */
#define GISB_ARBITER_BP_CAP_CLR        0x00000f14 /* GISB ARBITER Breakpoint Capture Clear Register */
#define GISB_ARBITER_BP_START_ADDR_0   0x00000f18 /* GISB ARBITER Breakpoint Start Address 0 Register */
#define GISB_ARBITER_BP_END_ADDR_0     0x00000f1c /* GISB ARBITER Breakpoint End Address 0 Register */
#define GISB_ARBITER_BP_READ_0         0x00000f20 /* GISB ARBITER Breakpoint Master Read Control 0 Register */
#define GISB_ARBITER_BP_WRITE_0        0x00000f24 /* GISB ARBITER Breakpoint Master Write Control 0 Register */
#define GISB_ARBITER_BP_ENABLE_0       0x00000f28 /* GISB ARBITER Breakpoint Enable 0 Register */
#define GISB_ARBITER_BP_START_ADDR_1   0x00000f2c /* GISB ARBITER Breakpoint Start Address 1 Register */
#define GISB_ARBITER_BP_END_ADDR_1     0x00000f30 /* GISB ARBITER Breakpoint End Address 1 Register */
#define GISB_ARBITER_BP_READ_1         0x00000f34 /* GISB ARBITER Breakpoint Master Read Control 1 Register */
#define GISB_ARBITER_BP_WRITE_1        0x00000f38 /* GISB ARBITER Breakpoint Master Write Control 1 Register */
#define GISB_ARBITER_BP_ENABLE_1       0x00000f3c /* GISB ARBITER Breakpoint Enable 1 Register */
#define GISB_ARBITER_BP_START_ADDR_2   0x00000f40 /* GISB ARBITER Breakpoint Start Address 2 Register */
#define GISB_ARBITER_BP_END_ADDR_2     0x00000f44 /* GISB ARBITER Breakpoint End Address 2 Register */
#define GISB_ARBITER_BP_READ_2         0x00000f48 /* GISB ARBITER Breakpoint Master Read Control 2 Register */
#define GISB_ARBITER_BP_WRITE_2        0x00000f4c /* GISB ARBITER Breakpoint Master Write Control 2 Register */
#define GISB_ARBITER_BP_ENABLE_2       0x00000f50 /* GISB ARBITER Breakpoint Enable 2 Register */
#define GISB_ARBITER_BP_START_ADDR_3   0x00000f54 /* GISB ARBITER Breakpoint Start Address 3 Register */
#define GISB_ARBITER_BP_END_ADDR_3     0x00000f58 /* GISB ARBITER Breakpoint End Address 3 Register */
#define GISB_ARBITER_BP_READ_3         0x00000f5c /* GISB ARBITER Breakpoint Master Read Control 3 Register */
#define GISB_ARBITER_BP_WRITE_3        0x00000f60 /* GISB ARBITER Breakpoint Master Write Control 3 Register */
#define GISB_ARBITER_BP_ENABLE_3       0x00000f64 /* GISB ARBITER Breakpoint Enable 3 Register */
#define GISB_ARBITER_BP_START_ADDR_4   0x00000f68 /* GISB ARBITER Breakpoint Start Address 4 Register */
#define GISB_ARBITER_BP_END_ADDR_4     0x00000f6c /* GISB ARBITER Breakpoint End Address 4 Register */
#define GISB_ARBITER_BP_READ_4         0x00000f70 /* GISB ARBITER Breakpoint Master Read Control 4 Register */
#define GISB_ARBITER_BP_WRITE_4        0x00000f74 /* GISB ARBITER Breakpoint Master Write Control 4 Register */
#define GISB_ARBITER_BP_ENABLE_4       0x00000f78 /* GISB ARBITER Breakpoint Enable 4 Register */
#define GISB_ARBITER_BP_START_ADDR_5   0x00000f7c /* GISB ARBITER Breakpoint Start Address 5 Register */
#define GISB_ARBITER_BP_END_ADDR_5     0x00000f80 /* GISB ARBITER Breakpoint End Address 5 Register */
#define GISB_ARBITER_BP_READ_5         0x00000f84 /* GISB ARBITER Breakpoint Master Read Control 5 Register */
#define GISB_ARBITER_BP_WRITE_5        0x00000f88 /* GISB ARBITER Breakpoint Master Write Control 5 Register */
#define GISB_ARBITER_BP_ENABLE_5       0x00000f8c /* GISB ARBITER Breakpoint Enable 5 Register */
#define GISB_ARBITER_BP_START_ADDR_6   0x00000f90 /* GISB ARBITER Breakpoint Start Address 6 Register */
#define GISB_ARBITER_BP_END_ADDR_6     0x00000f94 /* GISB ARBITER Breakpoint End Address 6 Register */
#define GISB_ARBITER_BP_READ_6         0x00000f98 /* GISB ARBITER Breakpoint Master Read Control 6 Register */
#define GISB_ARBITER_BP_WRITE_6        0x00000f9c /* GISB ARBITER Breakpoint Master Write Control 6 Register */
#define GISB_ARBITER_BP_ENABLE_6       0x00000fa0 /* GISB ARBITER Breakpoint Enable 6 Register */
#define GISB_ARBITER_BP_START_ADDR_7   0x00000fa4 /* GISB ARBITER Breakpoint Start Address 7 Register */
#define GISB_ARBITER_BP_END_ADDR_7     0x00000fa8 /* GISB ARBITER Breakpoint End Address 7 Register */
#define GISB_ARBITER_BP_READ_7         0x00000fac /* GISB ARBITER Breakpoint Master Read Control 7 Register */
#define GISB_ARBITER_BP_WRITE_7        0x00000fb0 /* GISB ARBITER Breakpoint Master Write Control 7 Register */
#define GISB_ARBITER_BP_ENABLE_7       0x00000fb4 /* GISB ARBITER Breakpoint Enable 7 Register */
#define GISB_ARBITER_BP_CAP_ADDR       0x00000fb8 /* GISB ARBITER Breakpoint Capture Address Register */
#define GISB_ARBITER_BP_CAP_DATA       0x00000fbc /* GISB ARBITER Breakpoint Capture Data Register */
#define GISB_ARBITER_BP_CAP_STATUS     0x00000fc0 /* GISB ARBITER Breakpoint Capture Status Register */
#define GISB_ARBITER_BP_CAP_MASTER     0x00000fc4 /* GISB ARBITER Breakpoint Capture GISB MASTER Register */
#define GISB_ARBITER_ERR_CAP_CLR       0x00000fc8 /* GISB ARBITER Error Capture Clear Register */
#define GISB_ARBITER_ERR_CAP_ADDR      0x00000fcc /* GISB ARBITER Error Capture Address Register */
#define GISB_ARBITER_ERR_CAP_DATA      0x00000fd0 /* GISB ARBITER Error Capture Data Register */
#define GISB_ARBITER_ERR_CAP_STATUS    0x00000fd4 /* GISB ARBITER Error Capture Status Register */
#define GISB_ARBITER_ERR_CAP_MASTER    0x00000fd8 /* GISB ARBITER Error Capture GISB MASTER Register */


/****************************************************************************
 * BCM70012_MISC_TOP_MISC_GR_BRIDGE
 ***************************************************************************/
#define MISC_GR_BRIDGE_REVISION        0x00000fe0 /* GR Bridge Revision */
#define MISC_GR_BRIDGE_CTRL            0x00000fe4 /* GR Bridge Control Register */
#define MISC_GR_BRIDGE_SW_RESET_0      0x00000fe8 /* GR Bridge Software Reset 0 Register */
#define MISC_GR_BRIDGE_SW_RESET_1      0x00000fec /* GR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_DBU_TOP_DBU
 ***************************************************************************/
#define DBU_DBU_CMD                    0x00001000 /* DBU (Debug UART) command register */
#define DBU_DBU_STATUS                 0x00001004 /* DBU (Debug UART) status register */
#define DBU_DBU_CONFIG                 0x00001008 /* DBU (Debug UART) configuration register */
#define DBU_DBU_TIMING                 0x0000100c /* DBU (Debug UART) timing register */
#define DBU_DBU_RXDATA                 0x00001010 /* DBU (Debug UART) recieve data register */
#define DBU_DBU_TXDATA                 0x00001014 /* DBU (Debug UART) transmit data register */


/****************************************************************************
 * BCM70012_DBU_TOP_DBU_RGR_BRIDGE
 ***************************************************************************/
#define DBU_RGR_BRIDGE_REVISION        0x000013e0 /* RGR Bridge Revision */
#define DBU_RGR_BRIDGE_CTRL            0x000013e4 /* RGR Bridge Control Register */
#define DBU_RGR_BRIDGE_RBUS_TIMER      0x000013e8 /* RGR Bridge RBUS Timer Register */
#define DBU_RGR_BRIDGE_SW_RESET_0      0x000013ec /* RGR Bridge Software Reset 0 Register */
#define DBU_RGR_BRIDGE_SW_RESET_1      0x000013f0 /* RGR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_OTP_TOP_OTP
 ***************************************************************************/
#define OTP_CONFIG_INFO                0x00001400 /* OTP Configuration Register */
#define OTP_CMD                        0x00001404 /* OTP Command Register */
#define OTP_STATUS                     0x00001408 /* OTP Status Register */
#define OTP_CONTENT_MISC               0x0000140c /* Content : Miscellaneous Register */
#define OTP_CONTENT_AES_0              0x00001410 /* Content : AES Key 0 Register */
#define OTP_CONTENT_AES_1              0x00001414 /* Content : AES Key 1 Register */
#define OTP_CONTENT_AES_2              0x00001418 /* Content : AES Key 2 Register */
#define OTP_CONTENT_AES_3              0x0000141c /* Content : AES Key 3 Register */
#define OTP_CONTENT_SHA_0              0x00001420 /* Content : SHA Key 0 Register */
#define OTP_CONTENT_SHA_1              0x00001424 /* Content : SHA Key 1 Register */
#define OTP_CONTENT_SHA_2              0x00001428 /* Content : SHA Key 2 Register */
#define OTP_CONTENT_SHA_3              0x0000142c /* Content : SHA Key 3 Register */
#define OTP_CONTENT_SHA_4              0x00001430 /* Content : SHA Key 4 Register */
#define OTP_CONTENT_SHA_5              0x00001434 /* Content : SHA Key 5 Register */
#define OTP_CONTENT_SHA_6              0x00001438 /* Content : SHA Key 6 Register */
#define OTP_CONTENT_SHA_7              0x0000143c /* Content : SHA Key 7 Register */
#define OTP_CONTENT_CHECKSUM           0x00001440 /* Content : Checksum  Register */
#define OTP_PROG_CTRL                  0x00001444 /* Programming Control Register */
#define OTP_PROG_STATUS                0x00001448 /* Programming Status Register */
#define OTP_PROG_PULSE                 0x0000144c /* Program Pulse Width Register */
#define OTP_VERIFY_PULSE               0x00001450 /* Verify Pulse Width Register */
#define OTP_PROG_MASK                  0x00001454 /* Program Mask Register */
#define OTP_DATA_INPUT                 0x00001458 /* Data Input Register */
#define OTP_DATA_OUTPUT                0x0000145c /* Data Output Register */


/****************************************************************************
 * BCM70012_OTP_TOP_OTP_GR_BRIDGE
 ***************************************************************************/
#define OTP_GR_BRIDGE_REVISION         0x000017e0 /* GR Bridge Revision */
#define OTP_GR_BRIDGE_CTRL             0x000017e4 /* GR Bridge Control Register */
#define OTP_GR_BRIDGE_SW_RESET_0       0x000017e8 /* GR Bridge Software Reset 0 Register */
#define OTP_GR_BRIDGE_SW_RESET_1       0x000017ec /* GR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_AES_TOP_AES
 ***************************************************************************/
#define AES_CONFIG_INFO                0x00001800 /* AES Configuration Information Register */
#define AES_CMD                        0x00001804 /* AES Command Register */
#define AES_STATUS                     0x00001808 /* AES Status Register */
#define AES_EEPROM_CONFIG              0x0000180c /* AES EEPROM COnfiguration Register */
#define AES_EEPROM_DATA_0              0x00001810 /* AES EEPROM Data Register 0 */
#define AES_EEPROM_DATA_1              0x00001814 /* AES EEPROM Data Register 1 */
#define AES_EEPROM_DATA_2              0x00001818 /* AES EEPROM Data Register 2 */
#define AES_EEPROM_DATA_3              0x0000181c /* AES EEPROM Data Register 3 */


/****************************************************************************
 * BCM70012_AES_TOP_AES_RGR_BRIDGE
 ***************************************************************************/
#define AES_RGR_BRIDGE_REVISION        0x00001be0 /* RGR Bridge Revision */
#define AES_RGR_BRIDGE_CTRL            0x00001be4 /* RGR Bridge Control Register */
#define AES_RGR_BRIDGE_RBUS_TIMER      0x00001be8 /* RGR Bridge RBUS Timer Register */
#define AES_RGR_BRIDGE_SW_RESET_0      0x00001bec /* RGR Bridge Software Reset 0 Register */
#define AES_RGR_BRIDGE_SW_RESET_1      0x00001bf0 /* RGR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_DCI_TOP_DCI
 ***************************************************************************/
#define DCI_CMD                        0x00001c00 /* DCI Command Register */
#define DCI_STATUS                     0x00001c04 /* DCI Status Register */
#define DCI_DRAM_BASE_ADDR             0x00001c08 /* DRAM Base Address Register */
#define DCI_FIRMWARE_ADDR              0x00001c0c /* Firmware Address Register */
#define DCI_FIRMWARE_DATA              0x00001c10 /* Firmware Data Register */
#define DCI_SIGNATURE_DATA_0           0x00001c14 /* Signature Data Register 0 */
#define DCI_SIGNATURE_DATA_1           0x00001c18 /* Signature Data Register 1 */
#define DCI_SIGNATURE_DATA_2           0x00001c1c /* Signature Data Register 2 */
#define DCI_SIGNATURE_DATA_3           0x00001c20 /* Signature Data Register 3 */
#define DCI_SIGNATURE_DATA_4           0x00001c24 /* Signature Data Register 4 */
#define DCI_SIGNATURE_DATA_5           0x00001c28 /* Signature Data Register 5 */
#define DCI_SIGNATURE_DATA_6           0x00001c2c /* Signature Data Register 6 */
#define DCI_SIGNATURE_DATA_7           0x00001c30 /* Signature Data Register 7 */


/****************************************************************************
 * BCM70012_DCI_TOP_DCI_RGR_BRIDGE
 ***************************************************************************/
#define DCI_RGR_BRIDGE_REVISION        0x00001fe0 /* RGR Bridge Revision */
#define DCI_RGR_BRIDGE_CTRL            0x00001fe4 /* RGR Bridge Control Register */
#define DCI_RGR_BRIDGE_RBUS_TIMER      0x00001fe8 /* RGR Bridge RBUS Timer Register */
#define DCI_RGR_BRIDGE_SW_RESET_0      0x00001fec /* RGR Bridge Software Reset 0 Register */
#define DCI_RGR_BRIDGE_SW_RESET_1      0x00001ff0 /* RGR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_CCE_TOP_CCE_RGR_BRIDGE
 ***************************************************************************/
#define CCE_RGR_BRIDGE_REVISION        0x000023e0 /* RGR Bridge Revision */
#define CCE_RGR_BRIDGE_CTRL            0x000023e4 /* RGR Bridge Control Register */
#define CCE_RGR_BRIDGE_RBUS_TIMER      0x000023e8 /* RGR Bridge RBUS Timer Register */
#define CCE_RGR_BRIDGE_SW_RESET_0      0x000023ec /* RGR Bridge Software Reset 0 Register */
#define CCE_RGR_BRIDGE_SW_RESET_1      0x000023f0 /* RGR Bridge Software Reset 1 Register */


/****************************************************************************
 * BCM70012_TGT_TOP_PCIE_CFG
 ***************************************************************************/
/****************************************************************************
 * PCIE_CFG :: PLACEHOLDER0
 ***************************************************************************/
/* PCIE_CFG :: PLACEHOLDER0 :: reserved0 [31:00] */
#define PCIE_CFG_PLACEHOLDER0_reserved0_MASK                       0xffffffffffffffff
#define PCIE_CFG_PLACEHOLDER0_reserved0_ALIGN                      0
#define PCIE_CFG_PLACEHOLDER0_reserved0_BITS                       32
#define PCIE_CFG_PLACEHOLDER0_reserved0_SHIFT                      0


/****************************************************************************
 * PCIE_CFG :: PLACEHOLDER1
 ***************************************************************************/
/* PCIE_CFG :: PLACEHOLDER1 :: reserved0 [31:00] */
#define PCIE_CFG_PLACEHOLDER1_reserved0_MASK                       0xffffffffffffffff
#define PCIE_CFG_PLACEHOLDER1_reserved0_ALIGN                      0
#define PCIE_CFG_PLACEHOLDER1_reserved0_BITS                       32
#define PCIE_CFG_PLACEHOLDER1_reserved0_SHIFT                      0


/****************************************************************************
 * BCM70012_TGT_TOP_PCIE_DBG
 ***************************************************************************/
/****************************************************************************
 * PCIE_DBG :: PLACEHOLDER0
 ***************************************************************************/
/* PCIE_DBG :: PLACEHOLDER0 :: reserved0 [31:00] */
#define PCIE_DBG_PLACEHOLDER0_reserved0_MASK                       0xffffffffffffffff
#define PCIE_DBG_PLACEHOLDER0_reserved0_ALIGN                      0
#define PCIE_DBG_PLACEHOLDER0_reserved0_BITS                       32
#define PCIE_DBG_PLACEHOLDER0_reserved0_SHIFT                      0


/****************************************************************************
 * PCIE_DBG :: PLACEHOLDER1
 ***************************************************************************/
/* PCIE_DBG :: PLACEHOLDER1 :: reserved0 [31:00] */
#define PCIE_DBG_PLACEHOLDER1_reserved0_MASK                       0xffffffffffffffff
#define PCIE_DBG_PLACEHOLDER1_reserved0_ALIGN                      0
#define PCIE_DBG_PLACEHOLDER1_reserved0_BITS                       32
#define PCIE_DBG_PLACEHOLDER1_reserved0_SHIFT                      0


/****************************************************************************
 * BCM70012_TGT_TOP_INTR
 ***************************************************************************/
/****************************************************************************
 * INTR :: INTR_STATUS
 ***************************************************************************/
/* INTR :: INTR_STATUS :: reserved0 [31:26] */
#define INTR_INTR_STATUS_reserved0_MASK                            0xfffffffffc000000
#define INTR_INTR_STATUS_reserved0_ALIGN                           0
#define INTR_INTR_STATUS_reserved0_BITS                            6
#define INTR_INTR_STATUS_reserved0_SHIFT                           26

/* INTR :: INTR_STATUS :: PCIE_TGT_CA_ATTN [25:25] */
#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_MASK                     0x3fffffffe000000
#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_ALIGN                    0
#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_BITS                     1
#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_SHIFT                    25

/* INTR :: INTR_STATUS :: PCIE_TGT_UR_ATTN [24:24] */
#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_MASK                     0x1ffffffff000000
#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_ALIGN                    0
#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_BITS                     1
#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_SHIFT                    24

/* INTR :: INTR_STATUS :: reserved1 [23:14] */
#define INTR_INTR_STATUS_reserved1_MASK                            0xffffffffffc000
#define INTR_INTR_STATUS_reserved1_ALIGN                           0
#define INTR_INTR_STATUS_reserved1_BITS                            10
#define INTR_INTR_STATUS_reserved1_SHIFT                           14

/* INTR :: INTR_STATUS :: L1_UV_RX_DMA_ERR_INTR [13:13] */
#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_MASK                0x3fffffffe000
#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_ALIGN               0
#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_BITS                1
#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_SHIFT               13

/* INTR :: INTR_STATUS :: L1_UV_RX_DMA_DONE_INTR [12:12] */
#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_MASK               0x1ffffffff000
#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_ALIGN              0
#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_BITS               1
#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_SHIFT              12

/* INTR :: INTR_STATUS :: L1_Y_RX_DMA_ERR_INTR [11:11] */
#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_MASK                 0xffffffff800
#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_ALIGN                0
#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_BITS                 1
#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_SHIFT                11

/* INTR :: INTR_STATUS :: L1_Y_RX_DMA_DONE_INTR [10:10] */
#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_MASK                0x7fffffffc00
#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_ALIGN               0
#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_BITS                1
#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_SHIFT               10

/* INTR :: INTR_STATUS :: L1_TX_DMA_ERR_INTR [09:09] */
#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_MASK                   0x3fffffffe00
#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_ALIGN                  0
#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_BITS                   1
#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_SHIFT                  9

/* INTR :: INTR_STATUS :: L1_TX_DMA_DONE_INTR [08:08] */
#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_MASK                  0x1ffffffff00
#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_ALIGN                 0
#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_BITS                  1
#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_SHIFT                 8

/* INTR :: INTR_STATUS :: reserved2 [07:06] */
#define INTR_INTR_STATUS_reserved2_MASK                            0xffffffffc0
#define INTR_INTR_STATUS_reserved2_ALIGN                           0
#define INTR_INTR_STATUS_reserved2_BITS                            2
#define INTR_INTR_STATUS_reserved2_SHIFT                           6

/* INTR :: INTR_STATUS :: L0_UV_RX_DMA_ERR_INTR [05:05] */
#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_MASK                0x3fffffffe0
#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_ALIGN               0
#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_BITS                1
#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_SHIFT               5

/* INTR :: INTR_STATUS :: L0_UV_RX_DMA_DONE_INTR [04:04] */
#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_MASK               0x1ffffffff0
#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_ALIGN              0
#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_BITS               1
#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_SHIFT              4

/* INTR :: INTR_STATUS :: L0_Y_RX_DMA_ERR_INTR [03:03] */
#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_MASK                 0xffffffff8
#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_ALIGN                0
#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_BITS                 1
#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_SHIFT                3

/* INTR :: INTR_STATUS :: L0_Y_RX_DMA_DONE_INTR [02:02] */
#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_MASK                0x7fffffffc
#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_ALIGN               0
#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_BITS                1
#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_SHIFT               2

/* INTR :: INTR_STATUS :: L0_TX_DMA_ERR_INTR [01:01] */
#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_MASK                   0x3fffffffe
#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_ALIGN                  0
#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_BITS                   1
#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_SHIFT                  1

/* INTR :: INTR_STATUS :: L0_TX_DMA_DONE_INTR [00:00] */
#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_MASK                  0x1ffffffff
#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_ALIGN                 0
#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_BITS                  1
#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_SHIFT                 0


/****************************************************************************
 * INTR :: INTR_SET
 ***************************************************************************/
/* INTR :: INTR_SET :: reserved0 [31:26] */
#define INTR_INTR_SET_reserved0_MASK                               0xfffffffffc000000
#define INTR_INTR_SET_reserved0_ALIGN                              0
#define INTR_INTR_SET_reserved0_BITS                               6
#define INTR_INTR_SET_reserved0_SHIFT                              26

/* INTR :: INTR_SET :: PCIE_TGT_CA_ATTN [25:25] */
#define INTR_INTR_SET_PCIE_TGT_CA_ATTN_MASK                        0x3fffffffe000000
#define INTR_INTR_SET_PCIE_TGT_CA_ATTN_ALIGN                       0
#define INTR_INTR_SET_PCIE_TGT_CA_ATTN_BITS                        1
#define INTR_INTR_SET_PCIE_TGT_CA_ATTN_SHIFT                       25

/* INTR :: INTR_SET :: PCIE_TGT_UR_ATTN [24:24] */
#define INTR_INTR_SET_PCIE_TGT_UR_ATTN_MASK                        0x1ffffffff000000
#define INTR_INTR_SET_PCIE_TGT_UR_ATTN_ALIGN                       0
#define INTR_INTR_SET_PCIE_TGT_UR_ATTN_BITS                        1
#define INTR_INTR_SET_PCIE_TGT_UR_ATTN_SHIFT                       24

/* INTR :: INTR_SET :: reserved1 [23:14] */
#define INTR_INTR_SET_reserved1_MASK                               0xffffffffffc000
#define INTR_INTR_SET_reserved1_ALIGN                              0
#define INTR_INTR_SET_reserved1_BITS                               10
#define INTR_INTR_SET_reserved1_SHIFT                              14

/* INTR :: INTR_SET :: UV_RX_DMA_L1_ERR_INTR [13:13] */
#define INTR_INTR_SET_UV_RX_DMA_L1_ERR_INTR_MASK                   0x3fffffffe000
#define INTR_INTR_SET_UV_RX_DMA_L1_ERR_INTR_ALIGN                  0
#define INTR_INTR_SET_UV_RX_DMA_L1_ERR_INTR_BITS                   1
#define INTR_INTR_SET_UV_RX_DMA_L1_ERR_INTR_SHIFT                  13

/* INTR :: INTR_SET :: UV_RX_DMA_L1_DONE_INTR [12:12] */
#define INTR_INTR_SET_UV_RX_DMA_L1_DONE_INTR_MASK                  0x1ffffffff000
#define INTR_INTR_SET_UV_RX_DMA_L1_DONE_INTR_ALIGN                 0
#define INTR_INTR_SET_UV_RX_DMA_L1_DONE_INTR_BITS                  1
#define INTR_INTR_SET_UV_RX_DMA_L1_DONE_INTR_SHIFT                 12

/* INTR :: INTR_SET :: Y_RX_DMA_L1_ERR_INTR [11:11] */
#define INTR_INTR_SET_Y_RX_DMA_L1_ERR_INTR_MASK                    0xffffffff800
#define INTR_INTR_SET_Y_RX_DMA_L1_ERR_INTR_ALIGN                   0
#define INTR_INTR_SET_Y_RX_DMA_L1_ERR_INTR_BITS                    1
#define INTR_INTR_SET_Y_RX_DMA_L1_ERR_INTR_SHIFT                   11

/* INTR :: INTR_SET :: Y_RX_DMA_L1_DONE_INTR [10:10] */
#define INTR_INTR_SET_Y_RX_DMA_L1_DONE_INTR_MASK                   0x7fffffffc00
#define INTR_INTR_SET_Y_RX_DMA_L1_DONE_INTR_ALIGN                  0
#define INTR_INTR_SET_Y_RX_DMA_L1_DONE_INTR_BITS                   1
#define INTR_INTR_SET_Y_RX_DMA_L1_DONE_INTR_SHIFT                  10

/* INTR :: INTR_SET :: TX_DMA_L1_ERR_INTR [09:09] */
#define INTR_INTR_SET_TX_DMA_L1_ERR_INTR_MASK                      0x3fffffffe00
#define INTR_INTR_SET_TX_DMA_L1_ERR_INTR_ALIGN                     0
#define INTR_INTR_SET_TX_DMA_L1_ERR_INTR_BITS                      1
#define INTR_INTR_SET_TX_DMA_L1_ERR_INTR_SHIFT                     9

/* INTR :: INTR_SET :: TX_DMA_L1_DONE_INTR [08:08] */
#define INTR_INTR_SET_TX_DMA_L1_DONE_INTR_MASK                     0x1ffffffff00
#define INTR_INTR_SET_TX_DMA_L1_DONE_INTR_ALIGN                    0
#define INTR_INTR_SET_TX_DMA_L1_DONE_INTR_BITS                     1
#define INTR_INTR_SET_TX_DMA_L1_DONE_INTR_SHIFT                    8

/* INTR :: INTR_SET :: reserved2 [07:06] */
#define INTR_INTR_SET_reserved2_MASK                               0xffffffffc0
#define INTR_INTR_SET_reserved2_ALIGN                              0
#define INTR_INTR_SET_reserved2_BITS                               2
#define INTR_INTR_SET_reserved2_SHIFT                              6

/* INTR :: INTR_SET :: UV_RX_DMA_L0_ERR_INTR [05:05] */
#define INTR_INTR_SET_UV_RX_DMA_L0_ERR_INTR_MASK                   0x3fffffffe0
#define INTR_INTR_SET_UV_RX_DMA_L0_ERR_INTR_ALIGN                  0
#define INTR_INTR_SET_UV_RX_DMA_L0_ERR_INTR_BITS                   1
#define INTR_INTR_SET_UV_RX_DMA_L0_ERR_INTR_SHIFT                  5

/* INTR :: INTR_SET :: UV_RX_DMA_L0_DONE_INTR [04:04] */
#define INTR_INTR_SET_UV_RX_DMA_L0_DONE_INTR_MASK                  0x1ffffffff0
#define INTR_INTR_SET_UV_RX_DMA_L0_DONE_INTR_ALIGN                 0
#define INTR_INTR_SET_UV_RX_DMA_L0_DONE_INTR_BITS                  1
#define INTR_INTR_SET_UV_RX_DMA_L0_DONE_INTR_SHIFT                 4

/* INTR :: INTR_SET :: Y_RX_DMA_L0_ERR_INTR [03:03] */
#define INTR_INTR_SET_Y_RX_DMA_L0_ERR_INTR_MASK                    0xffffffff8
#define INTR_INTR_SET_Y_RX_DMA_L0_ERR_INTR_ALIGN                   0
#define INTR_INTR_SET_Y_RX_DMA_L0_ERR_INTR_BITS                    1
#define INTR_INTR_SET_Y_RX_DMA_L0_ERR_INTR_SHIFT                   3

/* INTR :: INTR_SET :: Y_RX_DMA_L0_DONE_INTR [02:02] */
#define INTR_INTR_SET_Y_RX_DMA_L0_DONE_INTR_MASK                   0x7fffffffc
#define INTR_INTR_SET_Y_RX_DMA_L0_DONE_INTR_ALIGN                  0
#define INTR_INTR_SET_Y_RX_DMA_L0_DONE_INTR_BITS                   1
#define INTR_INTR_SET_Y_RX_DMA_L0_DONE_INTR_SHIFT                  2

/* INTR :: INTR_SET :: TX_DMA_L0_ERR_INTR [01:01] */
#define INTR_INTR_SET_TX_DMA_L0_ERR_INTR_MASK                      0x3fffffffe
#define INTR_INTR_SET_TX_DMA_L0_ERR_INTR_ALIGN                     0
#define INTR_INTR_SET_TX_DMA_L0_ERR_INTR_BITS                      1
#define INTR_INTR_SET_TX_DMA_L0_ERR_INTR_SHIFT                     1

/* INTR :: INTR_SET :: TX_DMA_L0_DONE_INTR [00:00] */
#define INTR_INTR_SET_TX_DMA_L0_DONE_INTR_MASK                     0x1ffffffff
#define INTR_INTR_SET_TX_DMA_L0_DONE_INTR_ALIGN                    0
#define INTR_INTR_SET_TX_DMA_L0_DONE_INTR_BITS                     1
#define INTR_INTR_SET_TX_DMA_L0_DONE_INTR_SHIFT                    0


/****************************************************************************
 * INTR :: INTR_CLR_REG
 ***************************************************************************/
/* INTR :: INTR_CLR_REG :: reserved0 [31:26] */
#define INTR_INTR_CLR_REG_reserved0_MASK                           0xfffffffffc000000
#define INTR_INTR_CLR_REG_reserved0_ALIGN                          0
#define INTR_INTR_CLR_REG_reserved0_BITS                           6
#define INTR_INTR_CLR_REG_reserved0_SHIFT                          26

/* INTR :: INTR_CLR_REG :: PCIE_TGT_CA_ATTN [25:25] */
#define INTR_INTR_CLR_REG_PCIE_TGT_CA_ATTN_MASK                    0x3fffffffe000000
#define INTR_INTR_CLR_REG_PCIE_TGT_CA_ATTN_ALIGN                   0
#define INTR_INTR_CLR_REG_PCIE_TGT_CA_ATTN_BITS                    1
#define INTR_INTR_CLR_REG_PCIE_TGT_CA_ATTN_SHIFT                   25

/* INTR :: INTR_CLR_REG :: PCIE_TGT_UR_ATTN [24:24] */
#define INTR_INTR_CLR_REG_PCIE_TGT_UR_ATTN_MASK                    0x1ffffffff000000
#define INTR_INTR_CLR_REG_PCIE_TGT_UR_ATTN_ALIGN                   0
#define INTR_INTR_CLR_REG_PCIE_TGT_UR_ATTN_BITS                    1
#define INTR_INTR_CLR_REG_PCIE_TGT_UR_ATTN_SHIFT                   24

/* INTR :: INTR_CLR_REG :: reserved1 [23:14] */
#define INTR_INTR_CLR_REG_reserved1_MASK                           0xffffffffffc000
#define INTR_INTR_CLR_REG_reserved1_ALIGN                          0
#define INTR_INTR_CLR_REG_reserved1_BITS                           10
#define INTR_INTR_CLR_REG_reserved1_SHIFT                          14

/* INTR :: INTR_CLR_REG :: L1_UV_RX_DMA_ERR_INTR_CLR [13:13] */
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_ERR_INTR_CLR_MASK           0x3fffffffe000
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_ERR_INTR_CLR_ALIGN          0
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_ERR_INTR_CLR_BITS           1
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_ERR_INTR_CLR_SHIFT          13

/* INTR :: INTR_CLR_REG :: L1_UV_RX_DMA_DONE_INTR_CLR [12:12] */
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_DONE_INTR_CLR_MASK          0x1ffffffff000
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_DONE_INTR_CLR_ALIGN         0
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_DONE_INTR_CLR_BITS          1
#define INTR_INTR_CLR_REG_L1_UV_RX_DMA_DONE_INTR_CLR_SHIFT         12

/* INTR :: INTR_CLR_REG :: L1_Y_RX_DMA_ERR_INTR_CLR [11:11] */
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_ERR_INTR_CLR_MASK            0xffffffff800
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_ERR_INTR_CLR_ALIGN           0
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_ERR_INTR_CLR_BITS            1
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_ERR_INTR_CLR_SHIFT           11

/* INTR :: INTR_CLR_REG :: L1_Y_RX_DMA_DONE_INTR_CLR [10:10] */
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_DONE_INTR_CLR_MASK           0x7fffffffc00
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_DONE_INTR_CLR_ALIGN          0
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_DONE_INTR_CLR_BITS           1
#define INTR_INTR_CLR_REG_L1_Y_RX_DMA_DONE_INTR_CLR_SHIFT          10

/* INTR :: INTR_CLR_REG :: L1_TX_DMA_ERR_INTR_CLR [09:09] */
#define INTR_INTR_CLR_REG_L1_TX_DMA_ERR_INTR_CLR_MASK              0x3fffffffe00
#define INTR_INTR_CLR_REG_L1_TX_DMA_ERR_INTR_CLR_ALIGN             0
#define INTR_INTR_CLR_REG_L1_TX_DMA_ERR_INTR_CLR_BITS              1
#define INTR_INTR_CLR_REG_L1_TX_DMA_ERR_INTR_CLR_SHIFT             9

/* INTR :: INTR_CLR_REG :: L1_TX_DMA_DONE_INTR_CLR [08:08] */
#define INTR_INTR_CLR_REG_L1_TX_DMA_DONE_INTR_CLR_MASK             0x1ffffffff00
#define INTR_INTR_CLR_REG_L1_TX_DMA_DONE_INTR_CLR_ALIGN            0
#define INTR_INTR_CLR_REG_L1_TX_DMA_DONE_INTR_CLR_BITS             1
#define INTR_INTR_CLR_REG_L1_TX_DMA_DONE_INTR_CLR_SHIFT            8

/* INTR :: INTR_CLR_REG :: reserved2 [07:06] */
#define INTR_INTR_CLR_REG_reserved2_MASK                           0xffffffffc0
#define INTR_INTR_CLR_REG_reserved2_ALIGN                          0
#define INTR_INTR_CLR_REG_reserved2_BITS                           2
#define INTR_INTR_CLR_REG_reserved2_SHIFT                          6

/* INTR :: INTR_CLR_REG :: L0_UV_RX_DMA_ERR_INTR_CLR [05:05] */
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_ERR_INTR_CLR_MASK           0x3fffffffe0
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_ERR_INTR_CLR_ALIGN          0
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_ERR_INTR_CLR_BITS           1
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_ERR_INTR_CLR_SHIFT          5

/* INTR :: INTR_CLR_REG :: L0_UV_RX_DMA_DONE_INTR_CLR [04:04] */
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_DONE_INTR_CLR_MASK          0x1ffffffff0
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_DONE_INTR_CLR_ALIGN         0
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_DONE_INTR_CLR_BITS          1
#define INTR_INTR_CLR_REG_L0_UV_RX_DMA_DONE_INTR_CLR_SHIFT         4

/* INTR :: INTR_CLR_REG :: L0_Y_RX_DMA_ERR_INTR_CLR [03:03] */
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_ERR_INTR_CLR_MASK            0xffffffff8
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_ERR_INTR_CLR_ALIGN           0
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_ERR_INTR_CLR_BITS            1
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_ERR_INTR_CLR_SHIFT           3

/* INTR :: INTR_CLR_REG :: L0_Y_RX_DMA_DONE_INTR_CLR [02:02] */
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_DONE_INTR_CLR_MASK           0x7fffffffc
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_DONE_INTR_CLR_ALIGN          0
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_DONE_INTR_CLR_BITS           1
#define INTR_INTR_CLR_REG_L0_Y_RX_DMA_DONE_INTR_CLR_SHIFT          2

/* INTR :: INTR_CLR_REG :: L0_TX_DMA_ERR_INTR_CLR [01:01] */
#define INTR_INTR_CLR_REG_L0_TX_DMA_ERR_INTR_CLR_MASK              0x3fffffffe
#define INTR_INTR_CLR_REG_L0_TX_DMA_ERR_INTR_CLR_ALIGN             0
#define INTR_INTR_CLR_REG_L0_TX_DMA_ERR_INTR_CLR_BITS              1
#define INTR_INTR_CLR_REG_L0_TX_DMA_ERR_INTR_CLR_SHIFT             1

/* INTR :: INTR_CLR_REG :: L0_TX_DMA_DONE_INTR_CLR [00:00] */
#define INTR_INTR_CLR_REG_L0_TX_DMA_DONE_INTR_CLR_MASK             0x1ffffffff
#define INTR_INTR_CLR_REG_L0_TX_DMA_DONE_INTR_CLR_ALIGN            0
#define INTR_INTR_CLR_REG_L0_TX_DMA_DONE_INTR_CLR_BITS             1
#define INTR_INTR_CLR_REG_L0_TX_DMA_DONE_INTR_CLR_SHIFT            0


/****************************************************************************
 * INTR :: INTR_MARK_STS_REG
 ***************************************************************************/
/* INTR :: INTR_MARK_STS_REG :: reserved0 [31:26] */
#define INTR_INTR_MARK_STS_REG_reserved0_MASK                      0xfffffffffc000000
#define INTR_INTR_MARK_STS_REG_reserved0_ALIGN                     0
#define INTR_INTR_MARK_STS_REG_reserved0_BITS                      6
#define INTR_INTR_MARK_STS_REG_reserved0_SHIFT                     26

/* INTR :: INTR_MARK_STS_REG :: PCIE_TGT_CA_ATTN [25:25] */
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_CA_ATTN_MASK               0x3fffffffe000000
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_CA_ATTN_ALIGN              0
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_CA_ATTN_BITS               1
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_CA_ATTN_SHIFT              25

/* INTR :: INTR_MARK_STS_REG :: PCIE_TGT_UR_ATTN [24:24] */
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_UR_ATTN_MASK               0x1ffffffff000000
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_UR_ATTN_ALIGN              0
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_UR_ATTN_BITS               1
#define INTR_INTR_MARK_STS_REG_PCIE_TGT_UR_ATTN_SHIFT              24

/* INTR :: INTR_MARK_STS_REG :: reserved1 [23:14] */
#define INTR_INTR_MARK_STS_REG_reserved1_MASK                      0xffffffffffc000
#define INTR_INTR_MARK_STS_REG_reserved1_ALIGN                     0
#define INTR_INTR_MARK_STS_REG_reserved1_BITS                      10
#define INTR_INTR_MARK_STS_REG_reserved1_SHIFT                     14

/* INTR :: INTR_MARK_STS_REG :: L1_UV_RX_DMA_ERR_INTR_MSK [13:13] */
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_ERR_INTR_MSK_MASK      0x3fffffffe000
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_ERR_INTR_MSK_ALIGN     0
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_ERR_INTR_MSK_BITS      1
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_ERR_INTR_MSK_SHIFT     13

/* INTR :: INTR_MARK_STS_REG :: L1_UV_RX_DMA_DONE_INTR_MSK [12:12] */
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_DONE_INTR_MSK_MASK     0x1ffffffff000
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_DONE_INTR_MSK_ALIGN    0
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_DONE_INTR_MSK_BITS     1
#define INTR_INTR_MARK_STS_REG_L1_UV_RX_DMA_DONE_INTR_MSK_SHIFT    12

/* INTR :: INTR_MARK_STS_REG :: LIST1_Y_RX_DMA_ERR_INTR_MSK [11:11] */
#define INTR_INTR_MARK_STS_REG_LIST1_Y_RX_DMA_ERR_INTR_MSK_MASK    0xffffffff800
#define INTR_INTR_MARK_STS_REG_LIST1_Y_RX_DMA_ERR_INTR_MSK_ALIGN   0
#define INTR_INTR_MARK_STS_REG_LIST1_Y_RX_DMA_ERR_INTR_MSK_BITS    1
#define INTR_INTR_MARK_STS_REG_LIST1_Y_RX_DMA_ERR_INTR_MSK_SHIFT   11

/* INTR :: INTR_MARK_STS_REG :: L1_Y_RX_DMA_DONE_INTR_MSK [10:10] */
#define INTR_INTR_MARK_STS_REG_L1_Y_RX_DMA_DONE_INTR_MSK_MASK      0x7fffffffc00
#define INTR_INTR_MARK_STS_REG_L1_Y_RX_DMA_DONE_INTR_MSK_ALIGN     0
#define INTR_INTR_MARK_STS_REG_L1_Y_RX_DMA_DONE_INTR_MSK_BITS      1
#define INTR_INTR_MARK_STS_REG_L1_Y_RX_DMA_DONE_INTR_MSK_SHIFT     10

/* INTR :: INTR_MARK_STS_REG :: L1_TX_DMA_ERR_INTR_MSK [09:09] */
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_ERR_INTR_MSK_MASK         0x3fffffffe00
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_ERR_INTR_MSK_ALIGN        0
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_ERR_INTR_MSK_BITS         1
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_ERR_INTR_MSK_SHIFT        9

/* INTR :: INTR_MARK_STS_REG :: L1_TX_DMA_DONE_INTR_MSK [08:08] */
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_DONE_INTR_MSK_MASK        0x1ffffffff00
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_DONE_INTR_MSK_ALIGN       0
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_DONE_INTR_MSK_BITS        1
#define INTR_INTR_MARK_STS_REG_L1_TX_DMA_DONE_INTR_MSK_SHIFT       8

/* INTR :: INTR_MARK_STS_REG :: reserved2 [07:06] */
#define INTR_INTR_MARK_STS_REG_reserved2_MASK                      0xffffffffc0
#define INTR_INTR_MARK_STS_REG_reserved2_ALIGN                     0
#define INTR_INTR_MARK_STS_REG_reserved2_BITS                      2
#define INTR_INTR_MARK_STS_REG_reserved2_SHIFT                     6

/* INTR :: INTR_MARK_STS_REG :: L0_UV_RX_DMA_ERR_INTR_MSK [05:05] */
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_ERR_INTR_MSK_MASK      0x3fffffffe0
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_ERR_INTR_MSK_ALIGN     0
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_ERR_INTR_MSK_BITS      1
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_ERR_INTR_MSK_SHIFT     5

/* INTR :: INTR_MARK_STS_REG :: L0_UV_RX_DMA_DONE_INTR_MSK [04:04] */
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_DONE_INTR_MSK_MASK     0x1ffffffff0
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_DONE_INTR_MSK_ALIGN    0
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_DONE_INTR_MSK_BITS     1
#define INTR_INTR_MARK_STS_REG_L0_UV_RX_DMA_DONE_INTR_MSK_SHIFT    4

/* INTR :: INTR_MARK_STS_REG :: LIST0_Y_RX_DMA_ERR_INTR_MSK [03:03] */
#define INTR_INTR_MARK_STS_REG_LIST0_Y_RX_DMA_ERR_INTR_MSK_MASK    0xffffffff8
#define INTR_INTR_MARK_STS_REG_LIST0_Y_RX_DMA_ERR_INTR_MSK_ALIGN   0
#define INTR_INTR_MARK_STS_REG_LIST0_Y_RX_DMA_ERR_INTR_MSK_BITS    1
#define INTR_INTR_MARK_STS_REG_LIST0_Y_RX_DMA_ERR_INTR_MSK_SHIFT   3

/* INTR :: INTR_MARK_STS_REG :: L0_Y_RX_DMA_DONE_INTR_MSK [02:02] */
#define INTR_INTR_MARK_STS_REG_L0_Y_RX_DMA_DONE_INTR_MSK_MASK      0x7fffffffc
#define INTR_INTR_MARK_STS_REG_L0_Y_RX_DMA_DONE_INTR_MSK_ALIGN     0
#define INTR_INTR_MARK_STS_REG_L0_Y_RX_DMA_DONE_INTR_MSK_BITS      1
#define INTR_INTR_MARK_STS_REG_L0_Y_RX_DMA_DONE_INTR_MSK_SHIFT     2

/* INTR :: INTR_MARK_STS_REG :: L0_TX_DMA_ERR_INTR_MSK [01:01] */
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_ERR_INTR_MSK_MASK         0x3fffffffe
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_ERR_INTR_MSK_ALIGN        0
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_ERR_INTR_MSK_BITS         1
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_ERR_INTR_MSK_SHIFT        1

/* INTR :: INTR_MARK_STS_REG :: L0_TX_DMA_DONE_INTR_MSK [00:00] */
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_DONE_INTR_MSK_MASK        0x1ffffffff
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_DONE_INTR_MSK_ALIGN       0
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_DONE_INTR_MSK_BITS        1
#define INTR_INTR_MARK_STS_REG_L0_TX_DMA_DONE_INTR_MSK_SHIFT       0


/****************************************************************************
 * INTR :: INTR_MSK_SET_REG
 ***************************************************************************/
/* INTR :: INTR_MSK_SET_REG :: reserved0 [31:26] */
#define INTR_INTR_MSK_SET_REG_reserved0_MASK                       0xfffffffffc000000
#define INTR_INTR_MSK_SET_REG_reserved0_ALIGN                      0
#define INTR_INTR_MSK_SET_REG_reserved0_BITS                       6
#define INTR_INTR_MSK_SET_REG_reserved0_SHIFT                      26

/* INTR :: INTR_MSK_SET_REG :: PCIE_TGT_CA_ATTN [25:25] */
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_CA_ATTN_MASK                0x3fffffffe000000
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_CA_ATTN_ALIGN               0
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_CA_ATTN_BITS                1
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_CA_ATTN_SHIFT               25

/* INTR :: INTR_MSK_SET_REG :: PCIE_TGT_UR_ATTN [24:24] */
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_UR_ATTN_MASK                0x1ffffffff000000
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_UR_ATTN_ALIGN               0
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_UR_ATTN_BITS                1
#define INTR_INTR_MSK_SET_REG_PCIE_TGT_UR_ATTN_SHIFT               24

/* INTR :: INTR_MSK_SET_REG :: reserved1 [23:14] */
#define INTR_INTR_MSK_SET_REG_reserved1_MASK                       0xffffffffffc000
#define INTR_INTR_MSK_SET_REG_reserved1_ALIGN                      0
#define INTR_INTR_MSK_SET_REG_reserved1_BITS                       10
#define INTR_INTR_MSK_SET_REG_reserved1_SHIFT                      14

/* INTR :: INTR_MSK_SET_REG :: L1_UV_RX_DMA_ERR_INTR_MSK_SET [13:13] */
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_ERR_INTR_MSK_SET_MASK   0x3fffffffe000
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_ERR_INTR_MSK_SET_ALIGN  0
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_ERR_INTR_MSK_SET_BITS   1
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_ERR_INTR_MSK_SET_SHIFT  13

/* INTR :: INTR_MSK_SET_REG :: L1_UV_RX_DMA_DONE_INTR_MSK_SET [12:12] */
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_DONE_INTR_MSK_SET_MASK  0x1ffffffff000
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_DONE_INTR_MSK_SET_ALIGN 0
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_DONE_INTR_MSK_SET_BITS  1
#define INTR_INTR_MSK_SET_REG_L1_UV_RX_DMA_DONE_INTR_MSK_SET_SHIFT 12

/* INTR :: INTR_MSK_SET_REG :: L1_Y_RX_DMA_ERR_INTR_MSK_SET [11:11] */
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_ERR_INTR_MSK_SET_MASK    0xffffffff800
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_ERR_INTR_MSK_SET_ALIGN   0
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_ERR_INTR_MSK_SET_BITS    1
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_ERR_INTR_MSK_SET_SHIFT   11

/* INTR :: INTR_MSK_SET_REG :: L1_Y_RX_DMA_DONE_INTR_MSK_SET [10:10] */
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_DONE_INTR_MSK_SET_MASK   0x7fffffffc00
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_DONE_INTR_MSK_SET_ALIGN  0
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_DONE_INTR_MSK_SET_BITS   1
#define INTR_INTR_MSK_SET_REG_L1_Y_RX_DMA_DONE_INTR_MSK_SET_SHIFT  10

/* INTR :: INTR_MSK_SET_REG :: L1_TX_DMA_ERR_INTR_MSK_SET [09:09] */
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_ERR_INTR_MSK_SET_MASK      0x3fffffffe00
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_ERR_INTR_MSK_SET_ALIGN     0
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_ERR_INTR_MSK_SET_BITS      1
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_ERR_INTR_MSK_SET_SHIFT     9

/* INTR :: INTR_MSK_SET_REG :: L1_TX_DMA_DONE_INTR_MSK_SET [08:08] */
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_DONE_INTR_MSK_SET_MASK     0x1ffffffff00
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_DONE_INTR_MSK_SET_ALIGN    0
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_DONE_INTR_MSK_SET_BITS     1
#define INTR_INTR_MSK_SET_REG_L1_TX_DMA_DONE_INTR_MSK_SET_SHIFT    8

/* INTR :: INTR_MSK_SET_REG :: reserved2 [07:06] */
#define INTR_INTR_MSK_SET_REG_reserved2_MASK                       0xffffffffc0
#define INTR_INTR_MSK_SET_REG_reserved2_ALIGN                      0
#define INTR_INTR_MSK_SET_REG_reserved2_BITS                       2
#define INTR_INTR_MSK_SET_REG_reserved2_SHIFT                      6

/* INTR :: INTR_MSK_SET_REG :: L0_UV_RX_DMA_ERR_INTR_MSK_SET [05:05] */
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_ERR_INTR_MSK_SET_MASK   0x3fffffffe0
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_ERR_INTR_MSK_SET_ALIGN  0
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_ERR_INTR_MSK_SET_BITS   1
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_ERR_INTR_MSK_SET_SHIFT  5

/* INTR :: INTR_MSK_SET_REG :: L0_UV_RX_DMA_DONE_INTR_MSK_SET [04:04] */
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_DONE_INTR_MSK_SET_MASK  0x1ffffffff0
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_DONE_INTR_MSK_SET_ALIGN 0
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_DONE_INTR_MSK_SET_BITS  1
#define INTR_INTR_MSK_SET_REG_L0_UV_RX_DMA_DONE_INTR_MSK_SET_SHIFT 4

/* INTR :: INTR_MSK_SET_REG :: L0_Y_RX_DMA_ERR_INTR_MSK_SET [03:03] */
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_ERR_INTR_MSK_SET_MASK    0xffffffff8
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_ERR_INTR_MSK_SET_ALIGN   0
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_ERR_INTR_MSK_SET_BITS    1
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_ERR_INTR_MSK_SET_SHIFT   3

/* INTR :: INTR_MSK_SET_REG :: L0_Y_RX_DMA_DONE_INTR_MSK_SET [02:02] */
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_DONE_INTR_MSK_SET_MASK   0x7fffffffc
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_DONE_INTR_MSK_SET_ALIGN  0
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_DONE_INTR_MSK_SET_BITS   1
#define INTR_INTR_MSK_SET_REG_L0_Y_RX_DMA_DONE_INTR_MSK_SET_SHIFT  2

/* INTR :: INTR_MSK_SET_REG :: L0_TX_DMA_ERR_INTR_MSK_SET [01:01] */
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_ERR_INTR_MSK_SET_MASK      0x3fffffffe
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_ERR_INTR_MSK_SET_ALIGN     0
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_ERR_INTR_MSK_SET_BITS      1
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_ERR_INTR_MSK_SET_SHIFT     1

/* INTR :: INTR_MSK_SET_REG :: L0_TX_DMA_DONE_INTR_MSK_SET [00:00] */
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_DONE_INTR_MSK_SET_MASK     0x1ffffffff
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_DONE_INTR_MSK_SET_ALIGN    0
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_DONE_INTR_MSK_SET_BITS     1
#define INTR_INTR_MSK_SET_REG_L0_TX_DMA_DONE_INTR_MSK_SET_SHIFT    0


/****************************************************************************
 * INTR :: INTR_MSK_CLR_REG
 ***************************************************************************/
/* INTR :: INTR_MSK_CLR_REG :: reserved0 [31:26] */
#define INTR_INTR_MSK_CLR_REG_reserved0_MASK                       0xfffffffffc000000
#define INTR_INTR_MSK_CLR_REG_reserved0_ALIGN                      0
#define INTR_INTR_MSK_CLR_REG_reserved0_BITS                       6
#define INTR_INTR_MSK_CLR_REG_reserved0_SHIFT                      26

/* INTR :: INTR_MSK_CLR_REG :: PCIE_TGT_CA_ATTN [25:25] */
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_CA_ATTN_MASK                0x3fffffffe000000
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_CA_ATTN_ALIGN               0
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_CA_ATTN_BITS                1
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_CA_ATTN_SHIFT               25

/* INTR :: INTR_MSK_CLR_REG :: PCIE_TGT_UR_ATTN [24:24] */
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_UR_ATTN_MASK                0x1ffffffff000000
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_UR_ATTN_ALIGN               0
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_UR_ATTN_BITS                1
#define INTR_INTR_MSK_CLR_REG_PCIE_TGT_UR_ATTN_SHIFT               24

/* INTR :: INTR_MSK_CLR_REG :: reserved1 [23:14] */
#define INTR_INTR_MSK_CLR_REG_reserved1_MASK                       0xffffffffffc000
#define INTR_INTR_MSK_CLR_REG_reserved1_ALIGN                      0
#define INTR_INTR_MSK_CLR_REG_reserved1_BITS                       10
#define INTR_INTR_MSK_CLR_REG_reserved1_SHIFT                      14

/* INTR :: INTR_MSK_CLR_REG :: L1_UV_RX_DMA_ERR_INTR_MSK_CLR [13:13] */
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_ERR_INTR_MSK_CLR_MASK   0x3fffffffe000
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_ERR_INTR_MSK_CLR_ALIGN  0
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_ERR_INTR_MSK_CLR_BITS   1
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_ERR_INTR_MSK_CLR_SHIFT  13

/* INTR :: INTR_MSK_CLR_REG :: L1_UV_RX_DMA_DONE_INTR_MSK_CLR [12:12] */
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_DONE_INTR_MSK_CLR_MASK  0x1ffffffff000
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_DONE_INTR_MSK_CLR_ALIGN 0
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_DONE_INTR_MSK_CLR_BITS  1
#define INTR_INTR_MSK_CLR_REG_L1_UV_RX_DMA_DONE_INTR_MSK_CLR_SHIFT 12

/* INTR :: INTR_MSK_CLR_REG :: L1_Y_RX_DMA_ERR_INTR_MSK_CLR [11:11] */
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_ERR_INTR_MSK_CLR_MASK    0xffffffff800
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_ERR_INTR_MSK_CLR_ALIGN   0
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_ERR_INTR_MSK_CLR_BITS    1
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_ERR_INTR_MSK_CLR_SHIFT   11

/* INTR :: INTR_MSK_CLR_REG :: L1_Y_RX_DMA_DONE_INTR_MSK_CLR [10:10] */
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_DONE_INTR_MSK_CLR_MASK   0x7fffffffc00
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_DONE_INTR_MSK_CLR_ALIGN  0
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_DONE_INTR_MSK_CLR_BITS   1
#define INTR_INTR_MSK_CLR_REG_L1_Y_RX_DMA_DONE_INTR_MSK_CLR_SHIFT  10

/* INTR :: INTR_MSK_CLR_REG :: L1_TX_DMA_ERR_INTR_MSK_CLR [09:09] */
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_ERR_INTR_MSK_CLR_MASK      0x3fffffffe00
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_ERR_INTR_MSK_CLR_ALIGN     0
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_ERR_INTR_MSK_CLR_BITS      1
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_ERR_INTR_MSK_CLR_SHIFT     9

/* INTR :: INTR_MSK_CLR_REG :: L1_TX_DMA_DONE_INTR_MSK_CLR [08:08] */
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_DONE_INTR_MSK_CLR_MASK     0x1ffffffff00
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_DONE_INTR_MSK_CLR_ALIGN    0
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_DONE_INTR_MSK_CLR_BITS     1
#define INTR_INTR_MSK_CLR_REG_L1_TX_DMA_DONE_INTR_MSK_CLR_SHIFT    8

/* INTR :: INTR_MSK_CLR_REG :: reserved2 [07:06] */
#define INTR_INTR_MSK_CLR_REG_reserved2_MASK                       0xffffffffc0
#define INTR_INTR_MSK_CLR_REG_reserved2_ALIGN                      0
#define INTR_INTR_MSK_CLR_REG_reserved2_BITS                       2
#define INTR_INTR_MSK_CLR_REG_reserved2_SHIFT                      6

/* INTR :: INTR_MSK_CLR_REG :: L0_UV_RX_DMA_ERR_INTR_MSK_CLR [05:05] */
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_ERR_INTR_MSK_CLR_MASK   0x3fffffffe0
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_ERR_INTR_MSK_CLR_ALIGN  0
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_ERR_INTR_MSK_CLR_BITS   1
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_ERR_INTR_MSK_CLR_SHIFT  5

/* INTR :: INTR_MSK_CLR_REG :: L0_UV_RX_DMA_DONE_INTR_MSK_CLR [04:04] */
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_DONE_INTR_MSK_CLR_MASK  0x1ffffffff0
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_DONE_INTR_MSK_CLR_ALIGN 0
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_DONE_INTR_MSK_CLR_BITS  1
#define INTR_INTR_MSK_CLR_REG_L0_UV_RX_DMA_DONE_INTR_MSK_CLR_SHIFT 4

/* INTR :: INTR_MSK_CLR_REG :: L0_Y_RX_DMA_ERR_INTR_MSK_CLR [03:03] */
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_ERR_INTR_MSK_CLR_MASK    0xffffffff8
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_ERR_INTR_MSK_CLR_ALIGN   0
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_ERR_INTR_MSK_CLR_BITS    1
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_ERR_INTR_MSK_CLR_SHIFT   3

/* INTR :: INTR_MSK_CLR_REG :: L0_Y_RX_DMA_DONE_INTR_MSK_CLR [02:02] */
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_DONE_INTR_MSK_CLR_MASK   0x7fffffffc
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_DONE_INTR_MSK_CLR_ALIGN  0
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_DONE_INTR_MSK_CLR_BITS   1
#define INTR_INTR_MSK_CLR_REG_L0_Y_RX_DMA_DONE_INTR_MSK_CLR_SHIFT  2

/* INTR :: INTR_MSK_CLR_REG :: L0_TX_DMA_ERR_INTR_MSK_CLR [01:01] */
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_ERR_INTR_MSK_CLR_MASK      0x3fffffffe
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_ERR_INTR_MSK_CLR_ALIGN     0
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_ERR_INTR_MSK_CLR_BITS      1
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_ERR_INTR_MSK_CLR_SHIFT     1

/* INTR :: INTR_MSK_CLR_REG :: L0_TX_DMA_DONE_INTR_MSK_CLR [00:00] */
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_DONE_INTR_MSK_CLR_MASK     0x1ffffffff
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_DONE_INTR_MSK_CLR_ALIGN    0
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_DONE_INTR_MSK_CLR_BITS     1
#define INTR_INTR_MSK_CLR_REG_L0_TX_DMA_DONE_INTR_MSK_CLR_SHIFT    0


/****************************************************************************
 * INTR :: EOI_CTRL
 ***************************************************************************/
/* INTR :: EOI_CTRL :: reserved0 [31:01] */
#define INTR_EOI_CTRL_reserved0_MASK                               0xfffffffffffffffe
#define INTR_EOI_CTRL_reserved0_ALIGN                              0
#define INTR_EOI_CTRL_reserved0_BITS                               31
#define INTR_EOI_CTRL_reserved0_SHIFT                              1

/* INTR :: EOI_CTRL :: EOI [00:00] */
#define INTR_EOI_CTRL_EOI_MASK                                     0x1ffffffff
#define INTR_EOI_CTRL_EOI_ALIGN                                    0
#define INTR_EOI_CTRL_EOI_BITS                                     1
#define INTR_EOI_CTRL_EOI_SHIFT                                    0


/****************************************************************************
 * BCM70012_TGT_TOP_MDIO
 ***************************************************************************/
/****************************************************************************
 * MDIO :: CTRL0
 ***************************************************************************/
/* MDIO :: CTRL0 :: reserved0 [31:21] */
#define MDIO_CTRL0_reserved0_MASK                                  0xffffffffffe00000
#define MDIO_CTRL0_reserved0_ALIGN                                 0
#define MDIO_CTRL0_reserved0_BITS                                  11
#define MDIO_CTRL0_reserved0_SHIFT                                 21

/* MDIO :: CTRL0 :: WRITE_READ_COMMAND [20:20] */
#define MDIO_CTRL0_WRITE_READ_COMMAND_MASK                         0x1ffffffff00000
#define MDIO_CTRL0_WRITE_READ_COMMAND_ALIGN                        0
#define MDIO_CTRL0_WRITE_READ_COMMAND_BITS                         1
#define MDIO_CTRL0_WRITE_READ_COMMAND_SHIFT                        20

/* MDIO :: CTRL0 :: PHYAD [19:16] */
#define MDIO_CTRL0_PHYAD_MASK                                      0xfffffffff0000
#define MDIO_CTRL0_PHYAD_ALIGN                                     0
#define MDIO_CTRL0_PHYAD_BITS                                      4
#define MDIO_CTRL0_PHYAD_SHIFT                                     16

/* MDIO :: CTRL0 :: reserved1 [15:05] */
#define MDIO_CTRL0_reserved1_MASK                                  0xffffffffffe0
#define MDIO_CTRL0_reserved1_ALIGN                                 0
#define MDIO_CTRL0_reserved1_BITS                                  11
#define MDIO_CTRL0_reserved1_SHIFT                                 5

/* MDIO :: CTRL0 :: REGAD [04:00] */
#define MDIO_CTRL0_REGAD_MASK                                      0x1fffffffff
#define MDIO_CTRL0_REGAD_ALIGN                                     0
#define MDIO_CTRL0_REGAD_BITS                                      5
#define MDIO_CTRL0_REGAD_SHIFT                                     0


/****************************************************************************
 * MDIO :: CTRL1
 ***************************************************************************/
/* MDIO :: CTRL1 :: WR_STATUS [31:31] */
#define MDIO_CTRL1_WR_STATUS_MASK                                  0xffffffff80000000
#define MDIO_CTRL1_WR_STATUS_ALIGN                                 0
#define MDIO_CTRL1_WR_STATUS_BITS                                  1
#define MDIO_CTRL1_WR_STATUS_SHIFT                                 31

/* MDIO :: CTRL1 :: reserved0 [30:16] */
#define MDIO_CTRL1_reserved0_MASK                                  0x7fffffffffff0000
#define MDIO_CTRL1_reserved0_ALIGN                                 0
#define MDIO_CTRL1_reserved0_BITS                                  15
#define MDIO_CTRL1_reserved0_SHIFT                                 16

/* MDIO :: CTRL1 :: Write_Data [15:00] */
#define MDIO_CTRL1_Write_Data_MASK                                 0xffffffffffff
#define MDIO_CTRL1_Write_Data_ALIGN                                0
#define MDIO_CTRL1_Write_Data_BITS                                 16
#define MDIO_CTRL1_Write_Data_SHIFT                                0


/****************************************************************************
 * MDIO :: CTRL2
 ***************************************************************************/
/* MDIO :: CTRL2 :: RD_STATUS [31:31] */
#define MDIO_CTRL2_RD_STATUS_MASK                                  0xffffffff80000000
#define MDIO_CTRL2_RD_STATUS_ALIGN                                 0
#define MDIO_CTRL2_RD_STATUS_BITS                                  1
#define MDIO_CTRL2_RD_STATUS_SHIFT                                 31

/* MDIO :: CTRL2 :: reserved0 [30:16] */
#define MDIO_CTRL2_reserved0_MASK                                  0x7fffffffffff0000
#define MDIO_CTRL2_reserved0_ALIGN                                 0
#define MDIO_CTRL2_reserved0_BITS                                  15
#define MDIO_CTRL2_reserved0_SHIFT                                 16

/* MDIO :: CTRL2 :: Read_Data [15:00] */
#define MDIO_CTRL2_Read_Data_MASK                                  0xffffffffffff
#define MDIO_CTRL2_Read_Data_ALIGN                                 0
#define MDIO_CTRL2_Read_Data_BITS                                  16
#define MDIO_CTRL2_Read_Data_SHIFT                                 0


/****************************************************************************
 * BCM70012_TGT_TOP_TGT_RGR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * TGT_RGR_BRIDGE :: REVISION
 ***************************************************************************/
/* TGT_RGR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define TGT_RGR_BRIDGE_REVISION_reserved0_MASK                     0xffffffffffff0000
#define TGT_RGR_BRIDGE_REVISION_reserved0_ALIGN                    0
#define TGT_RGR_BRIDGE_REVISION_reserved0_BITS                     16
#define TGT_RGR_BRIDGE_REVISION_reserved0_SHIFT                    16

/* TGT_RGR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define TGT_RGR_BRIDGE_REVISION_MAJOR_MASK                         0xffffffffff00
#define TGT_RGR_BRIDGE_REVISION_MAJOR_ALIGN                        0
#define TGT_RGR_BRIDGE_REVISION_MAJOR_BITS                         8
#define TGT_RGR_BRIDGE_REVISION_MAJOR_SHIFT                        8

/* TGT_RGR_BRIDGE :: REVISION :: MINOR [07:00] */
#define TGT_RGR_BRIDGE_REVISION_MINOR_MASK                         0xffffffffff
#define TGT_RGR_BRIDGE_REVISION_MINOR_ALIGN                        0
#define TGT_RGR_BRIDGE_REVISION_MINOR_BITS                         8
#define TGT_RGR_BRIDGE_REVISION_MINOR_SHIFT                        0


/****************************************************************************
 * TGT_RGR_BRIDGE :: CTRL
 ***************************************************************************/
/* TGT_RGR_BRIDGE :: CTRL :: reserved0 [31:02] */
#define TGT_RGR_BRIDGE_CTRL_reserved0_MASK                         0xfffffffffffffffc
#define TGT_RGR_BRIDGE_CTRL_reserved0_ALIGN                        0
#define TGT_RGR_BRIDGE_CTRL_reserved0_BITS                         30
#define TGT_RGR_BRIDGE_CTRL_reserved0_SHIFT                        2

/* TGT_RGR_BRIDGE :: CTRL :: RBUS_ERROR_INTR [01:01] */
#define TGT_RGR_BRIDGE_CTRL_RBUS_ERROR_INTR_MASK                   0x3fffffffe
#define TGT_RGR_BRIDGE_CTRL_RBUS_ERROR_INTR_ALIGN                  0
#define TGT_RGR_BRIDGE_CTRL_RBUS_ERROR_INTR_BITS                   1
#define TGT_RGR_BRIDGE_CTRL_RBUS_ERROR_INTR_SHIFT                  1

/* TGT_RGR_BRIDGE :: CTRL :: GISB_ERROR_INTR [00:00] */
#define TGT_RGR_BRIDGE_CTRL_GISB_ERROR_INTR_MASK                   0x1ffffffff
#define TGT_RGR_BRIDGE_CTRL_GISB_ERROR_INTR_ALIGN                  0
#define TGT_RGR_BRIDGE_CTRL_GISB_ERROR_INTR_BITS                   1
#define TGT_RGR_BRIDGE_CTRL_GISB_ERROR_INTR_SHIFT                  0


/****************************************************************************
 * TGT_RGR_BRIDGE :: RBUS_TIMER
 ***************************************************************************/
/* TGT_RGR_BRIDGE :: RBUS_TIMER :: reserved0 [31:16] */
#define TGT_RGR_BRIDGE_RBUS_TIMER_reserved0_MASK                   0xffffffffffff0000
#define TGT_RGR_BRIDGE_RBUS_TIMER_reserved0_ALIGN                  0
#define TGT_RGR_BRIDGE_RBUS_TIMER_reserved0_BITS                   16
#define TGT_RGR_BRIDGE_RBUS_TIMER_reserved0_SHIFT                  16

/* TGT_RGR_BRIDGE :: RBUS_TIMER :: RBUS_TO_RBUS_TRANS_TIMER_CNT [15:00] */
#define TGT_RGR_BRIDGE_RBUS_TIMER_RBUS_TO_RBUS_TRANS_TIMER_CNT_MASK 0xffffffffffff
#define TGT_RGR_BRIDGE_RBUS_TIMER_RBUS_TO_RBUS_TRANS_TIMER_CNT_ALIGN 0
#define TGT_RGR_BRIDGE_RBUS_TIMER_RBUS_TO_RBUS_TRANS_TIMER_CNT_BITS 16
#define TGT_RGR_BRIDGE_RBUS_TIMER_RBUS_TO_RBUS_TRANS_TIMER_CNT_SHIFT 0


/****************************************************************************
 * TGT_RGR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* TGT_RGR_BRIDGE :: SW_RESET_0 :: reserved0 [31:01] */
#define TGT_RGR_BRIDGE_SW_RESET_0_reserved0_MASK                   0xfffffffffffffffe
#define TGT_RGR_BRIDGE_SW_RESET_0_reserved0_ALIGN                  0
#define TGT_RGR_BRIDGE_SW_RESET_0_reserved0_BITS                   31
#define TGT_RGR_BRIDGE_SW_RESET_0_reserved0_SHIFT                  1

/* TGT_RGR_BRIDGE :: SW_RESET_0 :: SW_RESET [00:00] */
#define TGT_RGR_BRIDGE_SW_RESET_0_SW_RESET_MASK                    0x1ffffffff
#define TGT_RGR_BRIDGE_SW_RESET_0_SW_RESET_ALIGN                   0
#define TGT_RGR_BRIDGE_SW_RESET_0_SW_RESET_BITS                    1
#define TGT_RGR_BRIDGE_SW_RESET_0_SW_RESET_SHIFT                   0


/****************************************************************************
 * BCM70012_I2C_TOP_I2C
 ***************************************************************************/
/****************************************************************************
 * I2C :: CHIP_ADDRESS
 ***************************************************************************/
/* I2C :: CHIP_ADDRESS :: reserved0 [31:08] */
#define I2C_CHIP_ADDRESS_reserved0_MASK                            0xffffffffffffff00
#define I2C_CHIP_ADDRESS_reserved0_ALIGN                           0
#define I2C_CHIP_ADDRESS_reserved0_BITS                            24
#define I2C_CHIP_ADDRESS_reserved0_SHIFT                           8

/* I2C :: CHIP_ADDRESS :: CHIP_ADDRESS [07:01] */
#define I2C_CHIP_ADDRESS_CHIP_ADDRESS_MASK                         0xfffffffffe
#define I2C_CHIP_ADDRESS_CHIP_ADDRESS_ALIGN                        0
#define I2C_CHIP_ADDRESS_CHIP_ADDRESS_BITS                         7
#define I2C_CHIP_ADDRESS_CHIP_ADDRESS_SHIFT                        1

/* I2C :: CHIP_ADDRESS :: RESERVED [00:00] */
#define I2C_CHIP_ADDRESS_RESERVED_MASK                             0x1ffffffff
#define I2C_CHIP_ADDRESS_RESERVED_ALIGN                            0
#define I2C_CHIP_ADDRESS_RESERVED_BITS                             1
#define I2C_CHIP_ADDRESS_RESERVED_SHIFT                            0


/****************************************************************************
 * I2C :: DATA_IN0
 ***************************************************************************/
/* I2C :: DATA_IN0 :: reserved0 [31:08] */
#define I2C_DATA_IN0_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN0_reserved0_ALIGN                               0
#define I2C_DATA_IN0_reserved0_BITS                                24
#define I2C_DATA_IN0_reserved0_SHIFT                               8

/* I2C :: DATA_IN0 :: DATA_IN0 [07:00] */
#define I2C_DATA_IN0_DATA_IN0_MASK                                 0xffffffffff
#define I2C_DATA_IN0_DATA_IN0_ALIGN                                0
#define I2C_DATA_IN0_DATA_IN0_BITS                                 8
#define I2C_DATA_IN0_DATA_IN0_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN1
 ***************************************************************************/
/* I2C :: DATA_IN1 :: reserved0 [31:08] */
#define I2C_DATA_IN1_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN1_reserved0_ALIGN                               0
#define I2C_DATA_IN1_reserved0_BITS                                24
#define I2C_DATA_IN1_reserved0_SHIFT                               8

/* I2C :: DATA_IN1 :: DATA_IN1 [07:00] */
#define I2C_DATA_IN1_DATA_IN1_MASK                                 0xffffffffff
#define I2C_DATA_IN1_DATA_IN1_ALIGN                                0
#define I2C_DATA_IN1_DATA_IN1_BITS                                 8
#define I2C_DATA_IN1_DATA_IN1_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN2
 ***************************************************************************/
/* I2C :: DATA_IN2 :: reserved0 [31:08] */
#define I2C_DATA_IN2_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN2_reserved0_ALIGN                               0
#define I2C_DATA_IN2_reserved0_BITS                                24
#define I2C_DATA_IN2_reserved0_SHIFT                               8

/* I2C :: DATA_IN2 :: DATA_IN2 [07:00] */
#define I2C_DATA_IN2_DATA_IN2_MASK                                 0xffffffffff
#define I2C_DATA_IN2_DATA_IN2_ALIGN                                0
#define I2C_DATA_IN2_DATA_IN2_BITS                                 8
#define I2C_DATA_IN2_DATA_IN2_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN3
 ***************************************************************************/
/* I2C :: DATA_IN3 :: reserved0 [31:08] */
#define I2C_DATA_IN3_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN3_reserved0_ALIGN                               0
#define I2C_DATA_IN3_reserved0_BITS                                24
#define I2C_DATA_IN3_reserved0_SHIFT                               8

/* I2C :: DATA_IN3 :: DATA_IN3 [07:00] */
#define I2C_DATA_IN3_DATA_IN3_MASK                                 0xffffffffff
#define I2C_DATA_IN3_DATA_IN3_ALIGN                                0
#define I2C_DATA_IN3_DATA_IN3_BITS                                 8
#define I2C_DATA_IN3_DATA_IN3_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN4
 ***************************************************************************/
/* I2C :: DATA_IN4 :: reserved0 [31:08] */
#define I2C_DATA_IN4_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN4_reserved0_ALIGN                               0
#define I2C_DATA_IN4_reserved0_BITS                                24
#define I2C_DATA_IN4_reserved0_SHIFT                               8

/* I2C :: DATA_IN4 :: DATA_IN4 [07:00] */
#define I2C_DATA_IN4_DATA_IN4_MASK                                 0xffffffffff
#define I2C_DATA_IN4_DATA_IN4_ALIGN                                0
#define I2C_DATA_IN4_DATA_IN4_BITS                                 8
#define I2C_DATA_IN4_DATA_IN4_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN5
 ***************************************************************************/
/* I2C :: DATA_IN5 :: reserved0 [31:08] */
#define I2C_DATA_IN5_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN5_reserved0_ALIGN                               0
#define I2C_DATA_IN5_reserved0_BITS                                24
#define I2C_DATA_IN5_reserved0_SHIFT                               8

/* I2C :: DATA_IN5 :: DATA_IN5 [07:00] */
#define I2C_DATA_IN5_DATA_IN5_MASK                                 0xffffffffff
#define I2C_DATA_IN5_DATA_IN5_ALIGN                                0
#define I2C_DATA_IN5_DATA_IN5_BITS                                 8
#define I2C_DATA_IN5_DATA_IN5_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN6
 ***************************************************************************/
/* I2C :: DATA_IN6 :: reserved0 [31:08] */
#define I2C_DATA_IN6_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN6_reserved0_ALIGN                               0
#define I2C_DATA_IN6_reserved0_BITS                                24
#define I2C_DATA_IN6_reserved0_SHIFT                               8

/* I2C :: DATA_IN6 :: DATA_IN6 [07:00] */
#define I2C_DATA_IN6_DATA_IN6_MASK                                 0xffffffffff
#define I2C_DATA_IN6_DATA_IN6_ALIGN                                0
#define I2C_DATA_IN6_DATA_IN6_BITS                                 8
#define I2C_DATA_IN6_DATA_IN6_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_IN7
 ***************************************************************************/
/* I2C :: DATA_IN7 :: reserved0 [31:08] */
#define I2C_DATA_IN7_reserved0_MASK                                0xffffffffffffff00
#define I2C_DATA_IN7_reserved0_ALIGN                               0
#define I2C_DATA_IN7_reserved0_BITS                                24
#define I2C_DATA_IN7_reserved0_SHIFT                               8

/* I2C :: DATA_IN7 :: DATA_IN7 [07:00] */
#define I2C_DATA_IN7_DATA_IN7_MASK                                 0xffffffffff
#define I2C_DATA_IN7_DATA_IN7_ALIGN                                0
#define I2C_DATA_IN7_DATA_IN7_BITS                                 8
#define I2C_DATA_IN7_DATA_IN7_SHIFT                                0


/****************************************************************************
 * I2C :: CNT_REG
 ***************************************************************************/
/* I2C :: CNT_REG :: reserved0 [31:08] */
#define I2C_CNT_REG_reserved0_MASK                                 0xffffffffffffff00
#define I2C_CNT_REG_reserved0_ALIGN                                0
#define I2C_CNT_REG_reserved0_BITS                                 24
#define I2C_CNT_REG_reserved0_SHIFT                                8

/* I2C :: CNT_REG :: CNT_REG2 [07:04] */
#define I2C_CNT_REG_CNT_REG2_MASK                                  0xfffffffff0
#define I2C_CNT_REG_CNT_REG2_ALIGN                                 0
#define I2C_CNT_REG_CNT_REG2_BITS                                  4
#define I2C_CNT_REG_CNT_REG2_SHIFT                                 4

/* I2C :: CNT_REG :: CNT_REG1 [03:00] */
#define I2C_CNT_REG_CNT_REG1_MASK                                  0xfffffffff
#define I2C_CNT_REG_CNT_REG1_ALIGN                                 0
#define I2C_CNT_REG_CNT_REG1_BITS                                  4
#define I2C_CNT_REG_CNT_REG1_SHIFT                                 0


/****************************************************************************
 * I2C :: CTL_REG
 ***************************************************************************/
/* I2C :: CTL_REG :: reserved0 [31:08] */
#define I2C_CTL_REG_reserved0_MASK                                 0xffffffffffffff00
#define I2C_CTL_REG_reserved0_ALIGN                                0
#define I2C_CTL_REG_reserved0_BITS                                 24
#define I2C_CTL_REG_reserved0_SHIFT                                8

/* I2C :: CTL_REG :: DIV_CLK [07:07] */
#define I2C_CTL_REG_DIV_CLK_MASK                                   0xffffffff80
#define I2C_CTL_REG_DIV_CLK_ALIGN                                  0
#define I2C_CTL_REG_DIV_CLK_BITS                                   1
#define I2C_CTL_REG_DIV_CLK_SHIFT                                  7

/* I2C :: CTL_REG :: INT_EN [06:06] */
#define I2C_CTL_REG_INT_EN_MASK                                    0x7fffffffc0
#define I2C_CTL_REG_INT_EN_ALIGN                                   0
#define I2C_CTL_REG_INT_EN_BITS                                    1
#define I2C_CTL_REG_INT_EN_SHIFT                                   6

/* I2C :: CTL_REG :: SCL_SEL [05:04] */
#define I2C_CTL_REG_SCL_SEL_MASK                                   0x3ffffffff0
#define I2C_CTL_REG_SCL_SEL_ALIGN                                  0
#define I2C_CTL_REG_SCL_SEL_BITS                                   2
#define I2C_CTL_REG_SCL_SEL_SHIFT                                  4

/* I2C :: CTL_REG :: DELAY_DIS [03:03] */
#define I2C_CTL_REG_DELAY_DIS_MASK                                 0xffffffff8
#define I2C_CTL_REG_DELAY_DIS_ALIGN                                0
#define I2C_CTL_REG_DELAY_DIS_BITS                                 1
#define I2C_CTL_REG_DELAY_DIS_SHIFT                                3

/* I2C :: CTL_REG :: DEGLITCH_DIS [02:02] */
#define I2C_CTL_REG_DEGLITCH_DIS_MASK                              0x7fffffffc
#define I2C_CTL_REG_DEGLITCH_DIS_ALIGN                             0
#define I2C_CTL_REG_DEGLITCH_DIS_BITS                              1
#define I2C_CTL_REG_DEGLITCH_DIS_SHIFT                             2

/* I2C :: CTL_REG :: DTF [01:00] */
#define I2C_CTL_REG_DTF_MASK                                       0x3ffffffff
#define I2C_CTL_REG_DTF_ALIGN                                      0
#define I2C_CTL_REG_DTF_BITS                                       2
#define I2C_CTL_REG_DTF_SHIFT                                      0


/****************************************************************************
 * I2C :: IIC_ENABLE
 ***************************************************************************/
/* I2C :: IIC_ENABLE :: reserved0 [31:07] */
#define I2C_IIC_ENABLE_reserved0_MASK                              0xffffffffffffff80
#define I2C_IIC_ENABLE_reserved0_ALIGN                             0
#define I2C_IIC_ENABLE_reserved0_BITS                              25
#define I2C_IIC_ENABLE_reserved0_SHIFT                             7

/* I2C :: IIC_ENABLE :: RESTART [06:06] */
#define I2C_IIC_ENABLE_RESTART_MASK                                0x7fffffffc0
#define I2C_IIC_ENABLE_RESTART_ALIGN                               0
#define I2C_IIC_ENABLE_RESTART_BITS                                1
#define I2C_IIC_ENABLE_RESTART_SHIFT                               6

/* I2C :: IIC_ENABLE :: NO_START [05:05] */
#define I2C_IIC_ENABLE_NO_START_MASK                               0x3fffffffe0
#define I2C_IIC_ENABLE_NO_START_ALIGN                              0
#define I2C_IIC_ENABLE_NO_START_BITS                               1
#define I2C_IIC_ENABLE_NO_START_SHIFT                              5

/* I2C :: IIC_ENABLE :: NO_STOP [04:04] */
#define I2C_IIC_ENABLE_NO_STOP_MASK                                0x1ffffffff0
#define I2C_IIC_ENABLE_NO_STOP_ALIGN                               0
#define I2C_IIC_ENABLE_NO_STOP_BITS                                1
#define I2C_IIC_ENABLE_NO_STOP_SHIFT                               4

/* I2C :: IIC_ENABLE :: reserved1 [03:03] */
#define I2C_IIC_ENABLE_reserved1_MASK                              0xffffffff8
#define I2C_IIC_ENABLE_reserved1_ALIGN                             0
#define I2C_IIC_ENABLE_reserved1_BITS                              1
#define I2C_IIC_ENABLE_reserved1_SHIFT                             3

/* I2C :: IIC_ENABLE :: NO_ACK [02:02] */
#define I2C_IIC_ENABLE_NO_ACK_MASK                                 0x7fffffffc
#define I2C_IIC_ENABLE_NO_ACK_ALIGN                                0
#define I2C_IIC_ENABLE_NO_ACK_BITS                                 1
#define I2C_IIC_ENABLE_NO_ACK_SHIFT                                2

/* I2C :: IIC_ENABLE :: INTRP [01:01] */
#define I2C_IIC_ENABLE_INTRP_MASK                                  0x3fffffffe
#define I2C_IIC_ENABLE_INTRP_ALIGN                                 0
#define I2C_IIC_ENABLE_INTRP_BITS                                  1
#define I2C_IIC_ENABLE_INTRP_SHIFT                                 1

/* I2C :: IIC_ENABLE :: ENABLE [00:00] */
#define I2C_IIC_ENABLE_ENABLE_MASK                                 0x1ffffffff
#define I2C_IIC_ENABLE_ENABLE_ALIGN                                0
#define I2C_IIC_ENABLE_ENABLE_BITS                                 1
#define I2C_IIC_ENABLE_ENABLE_SHIFT                                0


/****************************************************************************
 * I2C :: DATA_OUT0
 ***************************************************************************/
/* I2C :: DATA_OUT0 :: reserved0 [31:08] */
#define I2C_DATA_OUT0_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT0_reserved0_ALIGN                              0
#define I2C_DATA_OUT0_reserved0_BITS                               24
#define I2C_DATA_OUT0_reserved0_SHIFT                              8

/* I2C :: DATA_OUT0 :: DATA_OUT0 [07:00] */
#define I2C_DATA_OUT0_DATA_OUT0_MASK                               0xffffffffff
#define I2C_DATA_OUT0_DATA_OUT0_ALIGN                              0
#define I2C_DATA_OUT0_DATA_OUT0_BITS                               8
#define I2C_DATA_OUT0_DATA_OUT0_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT1
 ***************************************************************************/
/* I2C :: DATA_OUT1 :: reserved0 [31:08] */
#define I2C_DATA_OUT1_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT1_reserved0_ALIGN                              0
#define I2C_DATA_OUT1_reserved0_BITS                               24
#define I2C_DATA_OUT1_reserved0_SHIFT                              8

/* I2C :: DATA_OUT1 :: DATA_OUT1 [07:00] */
#define I2C_DATA_OUT1_DATA_OUT1_MASK                               0xffffffffff
#define I2C_DATA_OUT1_DATA_OUT1_ALIGN                              0
#define I2C_DATA_OUT1_DATA_OUT1_BITS                               8
#define I2C_DATA_OUT1_DATA_OUT1_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT2
 ***************************************************************************/
/* I2C :: DATA_OUT2 :: reserved0 [31:08] */
#define I2C_DATA_OUT2_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT2_reserved0_ALIGN                              0
#define I2C_DATA_OUT2_reserved0_BITS                               24
#define I2C_DATA_OUT2_reserved0_SHIFT                              8

/* I2C :: DATA_OUT2 :: DATA_OUT2 [07:00] */
#define I2C_DATA_OUT2_DATA_OUT2_MASK                               0xffffffffff
#define I2C_DATA_OUT2_DATA_OUT2_ALIGN                              0
#define I2C_DATA_OUT2_DATA_OUT2_BITS                               8
#define I2C_DATA_OUT2_DATA_OUT2_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT3
 ***************************************************************************/
/* I2C :: DATA_OUT3 :: reserved0 [31:08] */
#define I2C_DATA_OUT3_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT3_reserved0_ALIGN                              0
#define I2C_DATA_OUT3_reserved0_BITS                               24
#define I2C_DATA_OUT3_reserved0_SHIFT                              8

/* I2C :: DATA_OUT3 :: DATA_OUT3 [07:00] */
#define I2C_DATA_OUT3_DATA_OUT3_MASK                               0xffffffffff
#define I2C_DATA_OUT3_DATA_OUT3_ALIGN                              0
#define I2C_DATA_OUT3_DATA_OUT3_BITS                               8
#define I2C_DATA_OUT3_DATA_OUT3_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT4
 ***************************************************************************/
/* I2C :: DATA_OUT4 :: reserved0 [31:08] */
#define I2C_DATA_OUT4_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT4_reserved0_ALIGN                              0
#define I2C_DATA_OUT4_reserved0_BITS                               24
#define I2C_DATA_OUT4_reserved0_SHIFT                              8

/* I2C :: DATA_OUT4 :: DATA_OUT4 [07:00] */
#define I2C_DATA_OUT4_DATA_OUT4_MASK                               0xffffffffff
#define I2C_DATA_OUT4_DATA_OUT4_ALIGN                              0
#define I2C_DATA_OUT4_DATA_OUT4_BITS                               8
#define I2C_DATA_OUT4_DATA_OUT4_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT5
 ***************************************************************************/
/* I2C :: DATA_OUT5 :: reserved0 [31:08] */
#define I2C_DATA_OUT5_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT5_reserved0_ALIGN                              0
#define I2C_DATA_OUT5_reserved0_BITS                               24
#define I2C_DATA_OUT5_reserved0_SHIFT                              8

/* I2C :: DATA_OUT5 :: DATA_OUT5 [07:00] */
#define I2C_DATA_OUT5_DATA_OUT5_MASK                               0xffffffffff
#define I2C_DATA_OUT5_DATA_OUT5_ALIGN                              0
#define I2C_DATA_OUT5_DATA_OUT5_BITS                               8
#define I2C_DATA_OUT5_DATA_OUT5_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT6
 ***************************************************************************/
/* I2C :: DATA_OUT6 :: reserved0 [31:08] */
#define I2C_DATA_OUT6_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT6_reserved0_ALIGN                              0
#define I2C_DATA_OUT6_reserved0_BITS                               24
#define I2C_DATA_OUT6_reserved0_SHIFT                              8

/* I2C :: DATA_OUT6 :: DATA_OUT6 [07:00] */
#define I2C_DATA_OUT6_DATA_OUT6_MASK                               0xffffffffff
#define I2C_DATA_OUT6_DATA_OUT6_ALIGN                              0
#define I2C_DATA_OUT6_DATA_OUT6_BITS                               8
#define I2C_DATA_OUT6_DATA_OUT6_SHIFT                              0


/****************************************************************************
 * I2C :: DATA_OUT7
 ***************************************************************************/
/* I2C :: DATA_OUT7 :: reserved0 [31:08] */
#define I2C_DATA_OUT7_reserved0_MASK                               0xffffffffffffff00
#define I2C_DATA_OUT7_reserved0_ALIGN                              0
#define I2C_DATA_OUT7_reserved0_BITS                               24
#define I2C_DATA_OUT7_reserved0_SHIFT                              8

/* I2C :: DATA_OUT7 :: DATA_OUT7 [07:00] */
#define I2C_DATA_OUT7_DATA_OUT7_MASK                               0xffffffffff
#define I2C_DATA_OUT7_DATA_OUT7_ALIGN                              0
#define I2C_DATA_OUT7_DATA_OUT7_BITS                               8
#define I2C_DATA_OUT7_DATA_OUT7_SHIFT                              0


/****************************************************************************
 * I2C :: CTLHI_REG
 ***************************************************************************/
/* I2C :: CTLHI_REG :: reserved0 [31:02] */
#define I2C_CTLHI_REG_reserved0_MASK                               0xfffffffffffffffc
#define I2C_CTLHI_REG_reserved0_ALIGN                              0
#define I2C_CTLHI_REG_reserved0_BITS                               30
#define I2C_CTLHI_REG_reserved0_SHIFT                              2

/* I2C :: CTLHI_REG :: IGNORE_ACK [01:01] */
#define I2C_CTLHI_REG_IGNORE_ACK_MASK                              0x3fffffffe
#define I2C_CTLHI_REG_IGNORE_ACK_ALIGN                             0
#define I2C_CTLHI_REG_IGNORE_ACK_BITS                              1
#define I2C_CTLHI_REG_IGNORE_ACK_SHIFT                             1

/* I2C :: CTLHI_REG :: WAIT_DIS [00:00] */
#define I2C_CTLHI_REG_WAIT_DIS_MASK                                0x1ffffffff
#define I2C_CTLHI_REG_WAIT_DIS_ALIGN                               0
#define I2C_CTLHI_REG_WAIT_DIS_BITS                                1
#define I2C_CTLHI_REG_WAIT_DIS_SHIFT                               0


/****************************************************************************
 * I2C :: SCL_PARAM
 ***************************************************************************/
/* I2C :: SCL_PARAM :: reserved0 [31:00] */
#define I2C_SCL_PARAM_reserved0_MASK                               0xffffffffffffffff
#define I2C_SCL_PARAM_reserved0_ALIGN                              0
#define I2C_SCL_PARAM_reserved0_BITS                               32
#define I2C_SCL_PARAM_reserved0_SHIFT                              0


/****************************************************************************
 * BCM70012_I2C_TOP_I2C_GR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * I2C_GR_BRIDGE :: REVISION
 ***************************************************************************/
/* I2C_GR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define I2C_GR_BRIDGE_REVISION_reserved0_MASK                      0xffffffffffff0000
#define I2C_GR_BRIDGE_REVISION_reserved0_ALIGN                     0
#define I2C_GR_BRIDGE_REVISION_reserved0_BITS                      16
#define I2C_GR_BRIDGE_REVISION_reserved0_SHIFT                     16

/* I2C_GR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define I2C_GR_BRIDGE_REVISION_MAJOR_MASK                          0xffffffffff00
#define I2C_GR_BRIDGE_REVISION_MAJOR_ALIGN                         0
#define I2C_GR_BRIDGE_REVISION_MAJOR_BITS                          8
#define I2C_GR_BRIDGE_REVISION_MAJOR_SHIFT                         8

/* I2C_GR_BRIDGE :: REVISION :: MINOR [07:00] */
#define I2C_GR_BRIDGE_REVISION_MINOR_MASK                          0xffffffffff
#define I2C_GR_BRIDGE_REVISION_MINOR_ALIGN                         0
#define I2C_GR_BRIDGE_REVISION_MINOR_BITS                          8
#define I2C_GR_BRIDGE_REVISION_MINOR_SHIFT                         0


/****************************************************************************
 * I2C_GR_BRIDGE :: CTRL
 ***************************************************************************/
/* I2C_GR_BRIDGE :: CTRL :: reserved0 [31:01] */
#define I2C_GR_BRIDGE_CTRL_reserved0_MASK                          0xfffffffffffffffe
#define I2C_GR_BRIDGE_CTRL_reserved0_ALIGN                         0
#define I2C_GR_BRIDGE_CTRL_reserved0_BITS                          31
#define I2C_GR_BRIDGE_CTRL_reserved0_SHIFT                         1

/* I2C_GR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define I2C_GR_BRIDGE_CTRL_gisb_error_intr_MASK                    0x1ffffffff
#define I2C_GR_BRIDGE_CTRL_gisb_error_intr_ALIGN                   0
#define I2C_GR_BRIDGE_CTRL_gisb_error_intr_BITS                    1
#define I2C_GR_BRIDGE_CTRL_gisb_error_intr_SHIFT                   0
#define I2C_GR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE            0
#define I2C_GR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE             1


/****************************************************************************
 * I2C_GR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* I2C_GR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define I2C_GR_BRIDGE_SW_RESET_0_reserved0_MASK                    0xfffffffffffffff8
#define I2C_GR_BRIDGE_SW_RESET_0_reserved0_ALIGN                   0
#define I2C_GR_BRIDGE_SW_RESET_0_reserved0_BITS                    29
#define I2C_GR_BRIDGE_SW_RESET_0_reserved0_SHIFT                   3

/* I2C_GR_BRIDGE :: SW_RESET_0 :: I2C_02_SW_RESET [02:02] */
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_02_SW_RESET_MASK              0x7fffffffc
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_02_SW_RESET_ALIGN             0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_02_SW_RESET_BITS              1
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_02_SW_RESET_SHIFT             2
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_02_SW_RESET_DEASSERT          0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_02_SW_RESET_ASSERT            1

/* I2C_GR_BRIDGE :: SW_RESET_0 :: I2C_01_SW_RESET [01:01] */
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_01_SW_RESET_MASK              0x3fffffffe
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_01_SW_RESET_ALIGN             0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_01_SW_RESET_BITS              1
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_01_SW_RESET_SHIFT             1
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_01_SW_RESET_DEASSERT          0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_01_SW_RESET_ASSERT            1

/* I2C_GR_BRIDGE :: SW_RESET_0 :: I2C_00_SW_RESET [00:00] */
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_00_SW_RESET_MASK              0x1ffffffff
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_00_SW_RESET_ALIGN             0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_00_SW_RESET_BITS              1
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_00_SW_RESET_SHIFT             0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_00_SW_RESET_DEASSERT          0
#define I2C_GR_BRIDGE_SW_RESET_0_I2C_00_SW_RESET_ASSERT            1


/****************************************************************************
 * I2C_GR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* I2C_GR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define I2C_GR_BRIDGE_SW_RESET_1_reserved0_MASK                    0xfffffffffffffff8
#define I2C_GR_BRIDGE_SW_RESET_1_reserved0_ALIGN                   0
#define I2C_GR_BRIDGE_SW_RESET_1_reserved0_BITS                    29
#define I2C_GR_BRIDGE_SW_RESET_1_reserved0_SHIFT                   3

/* I2C_GR_BRIDGE :: SW_RESET_1 :: I2C_02_SW_RESET [02:02] */
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_02_SW_RESET_MASK              0x7fffffffc
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_02_SW_RESET_ALIGN             0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_02_SW_RESET_BITS              1
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_02_SW_RESET_SHIFT             2
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_02_SW_RESET_DEASSERT          0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_02_SW_RESET_ASSERT            1

/* I2C_GR_BRIDGE :: SW_RESET_1 :: I2C_01_SW_RESET [01:01] */
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_01_SW_RESET_MASK              0x3fffffffe
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_01_SW_RESET_ALIGN             0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_01_SW_RESET_BITS              1
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_01_SW_RESET_SHIFT             1
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_01_SW_RESET_DEASSERT          0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_01_SW_RESET_ASSERT            1

/* I2C_GR_BRIDGE :: SW_RESET_1 :: I2C_00_SW_RESET [00:00] */
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_00_SW_RESET_MASK              0x1ffffffff
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_00_SW_RESET_ALIGN             0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_00_SW_RESET_BITS              1
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_00_SW_RESET_SHIFT             0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_00_SW_RESET_DEASSERT          0
#define I2C_GR_BRIDGE_SW_RESET_1_I2C_00_SW_RESET_ASSERT            1


/****************************************************************************
 * BCM70012_MISC_TOP_MISC1
 ***************************************************************************/
/****************************************************************************
 * MISC1 :: TX_FIRST_DESC_L_ADDR_LIST0
 ***************************************************************************/
/* MISC1 :: TX_FIRST_DESC_L_ADDR_LIST0 :: DESC_ADDR [31:05] */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_MASK            0xffffffffffffffe0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_ALIGN           0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_BITS            27
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_SHIFT           5

/* MISC1 :: TX_FIRST_DESC_L_ADDR_LIST0 :: reserved0 [04:01] */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_reserved0_MASK            0x1ffffffffe
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_reserved0_ALIGN           0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_reserved0_BITS            4
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_reserved0_SHIFT           1

/* MISC1 :: TX_FIRST_DESC_L_ADDR_LIST0 :: TX_DESC_LIST0_VALID [00:00] */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_TX_DESC_LIST0_VALID_MASK  0x1ffffffff
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_TX_DESC_LIST0_VALID_ALIGN 0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_TX_DESC_LIST0_VALID_BITS  1
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0_TX_DESC_LIST0_VALID_SHIFT 0


/****************************************************************************
 * MISC1 :: TX_FIRST_DESC_U_ADDR_LIST0
 ***************************************************************************/
/* MISC1 :: TX_FIRST_DESC_U_ADDR_LIST0 :: DESC_ADDR [31:00] */
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_MASK            0xffffffffffffffff
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_ALIGN           0
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_BITS            32
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_SHIFT           0


/****************************************************************************
 * MISC1 :: TX_FIRST_DESC_L_ADDR_LIST1
 ***************************************************************************/
/* MISC1 :: TX_FIRST_DESC_L_ADDR_LIST1 :: DESC_ADDR [31:05] */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_MASK            0xffffffffffffffe0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_ALIGN           0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_BITS            27
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_SHIFT           5

/* MISC1 :: TX_FIRST_DESC_L_ADDR_LIST1 :: reserved0 [04:01] */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_reserved0_MASK            0x1ffffffffe
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_reserved0_ALIGN           0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_reserved0_BITS            4
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_reserved0_SHIFT           1

/* MISC1 :: TX_FIRST_DESC_L_ADDR_LIST1 :: TX_DESC_LIST1_VALID [00:00] */
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_TX_DESC_LIST1_VALID_MASK  0x1ffffffff
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_TX_DESC_LIST1_VALID_ALIGN 0
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_TX_DESC_LIST1_VALID_BITS  1
#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1_TX_DESC_LIST1_VALID_SHIFT 0


/****************************************************************************
 * MISC1 :: TX_FIRST_DESC_U_ADDR_LIST1
 ***************************************************************************/
/* MISC1 :: TX_FIRST_DESC_U_ADDR_LIST1 :: DESC_ADDR [31:00] */
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_MASK            0xffffffffffffffff
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_ALIGN           0
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_BITS            32
#define MISC1_TX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_SHIFT           0


/****************************************************************************
 * MISC1 :: TX_SW_DESC_LIST_CTRL_STS
 ***************************************************************************/
/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: reserved0 [31:04] */
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_MASK              0xfffffffffffffff0
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_ALIGN             0
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_BITS              28
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_SHIFT             4

/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: DMA_DATA_SERV_PTR [03:03] */
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_MASK      0xffffffff8
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_ALIGN     0
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_BITS      1
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_SHIFT     3

/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: DESC_SERV_PTR [02:02] */
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_MASK          0x7fffffffc
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_ALIGN         0
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_BITS          1
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_SHIFT         2

/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: TX_DMA_HALT_ON_ERROR [01:01] */
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_MASK   0x3fffffffe
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_ALIGN  0
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_BITS   1
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_SHIFT  1

/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: TX_DMA_RUN_STOP [00:00] */
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_MASK        0x1ffffffff
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_ALIGN       0
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_BITS        1
#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_SHIFT       0


/****************************************************************************
 * MISC1 :: TX_DMA_ERROR_STATUS
 ***************************************************************************/
/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved0 [31:10] */
#define MISC1_TX_DMA_ERROR_STATUS_reserved0_MASK                   0xfffffffffffffc00
#define MISC1_TX_DMA_ERROR_STATUS_reserved0_ALIGN                  0
#define MISC1_TX_DMA_ERROR_STATUS_reserved0_BITS                   22
#define MISC1_TX_DMA_ERROR_STATUS_reserved0_SHIFT                  10

/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L1_DESC_TX_ABORT_ERRORS [09:09] */
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_MASK  0x3fffffffe00
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_ALIGN 0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_BITS  1
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_SHIFT 9

/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved1 [08:08] */
#define MISC1_TX_DMA_ERROR_STATUS_reserved1_MASK                   0x1ffffffff00
#define MISC1_TX_DMA_ERROR_STATUS_reserved1_ALIGN                  0
#define MISC1_TX_DMA_ERROR_STATUS_reserved1_BITS                   1
#define MISC1_TX_DMA_ERROR_STATUS_reserved1_SHIFT                  8

/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L0_DESC_TX_ABORT_ERRORS [07:07] */
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_MASK  0xffffffff80
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_ALIGN 0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_BITS  1
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_SHIFT 7

/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved2 [06:06] */
#define MISC1_TX_DMA_ERROR_STATUS_reserved2_MASK                   0x7fffffffc0
#define MISC1_TX_DMA_ERROR_STATUS_reserved2_ALIGN                  0
#define MISC1_TX_DMA_ERROR_STATUS_reserved2_BITS                   1
#define MISC1_TX_DMA_ERROR_STATUS_reserved2_SHIFT                  6

/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L1_DMA_DATA_TX_ABORT_ERRORS [05:05] */
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_MASK 0x3fffffffe0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_ALIGN 0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_BITS 1
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_SHIFT 5

/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L1_FIFO_FULL_ERRORS [04:04] */
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_MASK      0x1ffffffff0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_ALIGN     0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_BITS      1
#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_SHIFT     4

/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved3 [03:03] */
#define MISC1_TX_DMA_ERROR_STATUS_reserved3_MASK                   0xffffffff8
#define MISC1_TX_DMA_ERROR_STATUS_reserved3_ALIGN                  0
#define MISC1_TX_DMA_ERROR_STATUS_reserved3_BITS                   1
#define MISC1_TX_DMA_ERROR_STATUS_reserved3_SHIFT                  3

/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L0_DMA_DATA_TX_ABORT_ERRORS [02:02] */
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_MASK 0x7fffffffc
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_ALIGN 0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_BITS 1
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_SHIFT 2

/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L0_FIFO_FULL_ERRORS [01:01] */
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_MASK      0x3fffffffe
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_ALIGN     0
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_BITS      1
#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_SHIFT     1

/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved4 [00:00] */
#define MISC1_TX_DMA_ERROR_STATUS_reserved4_MASK                   0x1ffffffff
#define MISC1_TX_DMA_ERROR_STATUS_reserved4_ALIGN                  0
#define MISC1_TX_DMA_ERROR_STATUS_reserved4_BITS                   1
#define MISC1_TX_DMA_ERROR_STATUS_reserved4_SHIFT                  0


/****************************************************************************
 * MISC1 :: TX_DMA_LIST0_CUR_DESC_L_ADDR
 ***************************************************************************/
/* MISC1 :: TX_DMA_LIST0_CUR_DESC_L_ADDR :: TX_DMA_L0_CUR_DESC_L_ADDR [31:05] */
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_TX_DMA_L0_CUR_DESC_L_ADDR_MASK 0xffffffffffffffe0
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_TX_DMA_L0_CUR_DESC_L_ADDR_ALIGN 0
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_TX_DMA_L0_CUR_DESC_L_ADDR_BITS 27
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_TX_DMA_L0_CUR_DESC_L_ADDR_SHIFT 5

/* MISC1 :: TX_DMA_LIST0_CUR_DESC_L_ADDR :: reserved0 [04:00] */
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_reserved0_MASK          0x1fffffffff
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_reserved0_ALIGN         0
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_reserved0_BITS          5
#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR_reserved0_SHIFT         0


/****************************************************************************
 * MISC1 :: TX_DMA_LIST0_CUR_DESC_U_ADDR
 ***************************************************************************/
/* MISC1 :: TX_DMA_LIST0_CUR_DESC_U_ADDR :: TX_DMA_L0_CUR_DESC_U_ADDR [31:00] */
#define MISC1_TX_DMA_LIST0_CUR_DESC_U_ADDR_TX_DMA_L0_CUR_DESC_U_ADDR_MASK 0xffffffffffffffff
#define MISC1_TX_DMA_LIST0_CUR_DESC_U_ADDR_TX_DMA_L0_CUR_DESC_U_ADDR_ALIGN 0
#define MISC1_TX_DMA_LIST0_CUR_DESC_U_ADDR_TX_DMA_L0_CUR_DESC_U_ADDR_BITS 32
#define MISC1_TX_DMA_LIST0_CUR_DESC_U_ADDR_TX_DMA_L0_CUR_DESC_U_ADDR_SHIFT 0


/****************************************************************************
 * MISC1 :: TX_DMA_LIST0_CUR_BYTE_CNT_REM
 ***************************************************************************/
/* MISC1 :: TX_DMA_LIST0_CUR_BYTE_CNT_REM :: reserved0 [31:24] */
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved0_MASK         0xffffffffff000000
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved0_ALIGN        0
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved0_BITS         8
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved0_SHIFT        24

/* MISC1 :: TX_DMA_LIST0_CUR_BYTE_CNT_REM :: TX_DMA_L0_CUR_BYTE_CNT_REM [23:02] */
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_TX_DMA_L0_CUR_BYTE_CNT_REM_MASK 0xfffffffffffffc
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_TX_DMA_L0_CUR_BYTE_CNT_REM_ALIGN 0
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_TX_DMA_L0_CUR_BYTE_CNT_REM_BITS 22
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_TX_DMA_L0_CUR_BYTE_CNT_REM_SHIFT 2

/* MISC1 :: TX_DMA_LIST0_CUR_BYTE_CNT_REM :: reserved1 [01:00] */
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved1_MASK         0x3ffffffff
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved1_ALIGN        0
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved1_BITS         2
#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM_reserved1_SHIFT        0


/****************************************************************************
 * MISC1 :: TX_DMA_LIST1_CUR_DESC_L_ADDR
 ***************************************************************************/
/* MISC1 :: TX_DMA_LIST1_CUR_DESC_L_ADDR :: TX_DMA_L1_CUR_DESC_L_ADDR [31:05] */
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_TX_DMA_L1_CUR_DESC_L_ADDR_MASK 0xffffffffffffffe0
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_TX_DMA_L1_CUR_DESC_L_ADDR_ALIGN 0
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_TX_DMA_L1_CUR_DESC_L_ADDR_BITS 27
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_TX_DMA_L1_CUR_DESC_L_ADDR_SHIFT 5

/* MISC1 :: TX_DMA_LIST1_CUR_DESC_L_ADDR :: reserved0 [04:00] */
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_reserved0_MASK          0x1fffffffff
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_reserved0_ALIGN         0
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_reserved0_BITS          5
#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR_reserved0_SHIFT         0


/****************************************************************************
 * MISC1 :: TX_DMA_LIST1_CUR_DESC_U_ADDR
 ***************************************************************************/
/* MISC1 :: TX_DMA_LIST1_CUR_DESC_U_ADDR :: TX_DMA_L1_CUR_DESC_U_ADDR [31:00] */
#define MISC1_TX_DMA_LIST1_CUR_DESC_U_ADDR_TX_DMA_L1_CUR_DESC_U_ADDR_MASK 0xffffffffffffffff
#define MISC1_TX_DMA_LIST1_CUR_DESC_U_ADDR_TX_DMA_L1_CUR_DESC_U_ADDR_ALIGN 0
#define MISC1_TX_DMA_LIST1_CUR_DESC_U_ADDR_TX_DMA_L1_CUR_DESC_U_ADDR_BITS 32
#define MISC1_TX_DMA_LIST1_CUR_DESC_U_ADDR_TX_DMA_L1_CUR_DESC_U_ADDR_SHIFT 0


/****************************************************************************
 * MISC1 :: TX_DMA_LIST1_CUR_BYTE_CNT_REM
 ***************************************************************************/
/* MISC1 :: TX_DMA_LIST1_CUR_BYTE_CNT_REM :: reserved0 [31:24] */
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved0_MASK         0xffffffffff000000
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved0_ALIGN        0
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved0_BITS         8
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved0_SHIFT        24

/* MISC1 :: TX_DMA_LIST1_CUR_BYTE_CNT_REM :: TX_DMA_L1_CUR_BYTE_CNT_REM [23:02] */
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_TX_DMA_L1_CUR_BYTE_CNT_REM_MASK 0xfffffffffffffc
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_TX_DMA_L1_CUR_BYTE_CNT_REM_ALIGN 0
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_TX_DMA_L1_CUR_BYTE_CNT_REM_BITS 22
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_TX_DMA_L1_CUR_BYTE_CNT_REM_SHIFT 2

/* MISC1 :: TX_DMA_LIST1_CUR_BYTE_CNT_REM :: reserved1 [01:00] */
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved1_MASK         0x3ffffffff
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved1_ALIGN        0
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved1_BITS         2
#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM_reserved1_SHIFT        0


/****************************************************************************
 * MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST0
 ***************************************************************************/
/* MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST0 :: DESC_ADDR [31:05] */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_MASK          0xffffffffffffffe0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_ALIGN         0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_BITS          27
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_SHIFT         5

/* MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST0 :: reserved0 [04:01] */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_MASK          0x1ffffffffe
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_ALIGN         0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_BITS          4
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_SHIFT         1

/* MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST0 :: RX_DESC_LIST0_VALID [00:00] */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_MASK 0x1ffffffff
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_ALIGN 0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_BITS 1
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_SHIFT 0


/****************************************************************************
 * MISC1 :: Y_RX_FIRST_DESC_U_ADDR_LIST0
 ***************************************************************************/
/* MISC1 :: Y_RX_FIRST_DESC_U_ADDR_LIST0 :: DESC_ADDR [31:00] */
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_MASK          0xffffffffffffffff
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_ALIGN         0
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_BITS          32
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_SHIFT         0


/****************************************************************************
 * MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST1
 ***************************************************************************/
/* MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST1 :: DESC_ADDR [31:05] */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_MASK          0xffffffffffffffe0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_ALIGN         0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_BITS          27
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_SHIFT         5

/* MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST1 :: reserved0 [04:01] */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_MASK          0x1ffffffffe
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_ALIGN         0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_BITS          4
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_SHIFT         1

/* MISC1 :: Y_RX_FIRST_DESC_L_ADDR_LIST1 :: RX_DESC_LIST1_VALID [00:00] */
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_MASK 0x1ffffffff
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_ALIGN 0
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_BITS 1
#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_SHIFT 0


/****************************************************************************
 * MISC1 :: Y_RX_FIRST_DESC_U_ADDR_LIST1
 ***************************************************************************/
/* MISC1 :: Y_RX_FIRST_DESC_U_ADDR_LIST1 :: DESC_ADDR [31:00] */
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_MASK          0xffffffffffffffff
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_ALIGN         0
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_BITS          32
#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_SHIFT         0


/****************************************************************************
 * MISC1 :: Y_RX_SW_DESC_LIST_CTRL_STS
 ***************************************************************************/
/* MISC1 :: Y_RX_SW_DESC_LIST_CTRL_STS :: reserved0 [31:04] */
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_reserved0_MASK            0xfffffffffffffff0
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_reserved0_ALIGN           0
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_reserved0_BITS            28
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_reserved0_SHIFT           4

/* MISC1 :: Y_RX_SW_DESC_LIST_CTRL_STS :: DMA_DATA_SERV_PTR [03:03] */
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_MASK    0xffffffff8
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_ALIGN   0
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_BITS    1
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_SHIFT   3

/* MISC1 :: Y_RX_SW_DESC_LIST_CTRL_STS :: DESC_SERV_PTR [02:02] */
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_MASK        0x7fffffffc
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_ALIGN       0
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_BITS        1
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_SHIFT       2

/* MISC1 :: Y_RX_SW_DESC_LIST_CTRL_STS :: RX_HALT_ON_ERROR [01:01] */
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_MASK     0x3fffffffe
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_ALIGN    0
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_BITS     1
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_SHIFT    1

/* MISC1 :: Y_RX_SW_DESC_LIST_CTRL_STS :: RX_RUN_STOP [00:00] */
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_MASK          0x1ffffffff
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_ALIGN         0
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_BITS          1
#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_SHIFT         0


/****************************************************************************
 * MISC1 :: Y_RX_ERROR_STATUS
 ***************************************************************************/
/* MISC1 :: Y_RX_ERROR_STATUS :: reserved0 [31:14] */
#define MISC1_Y_RX_ERROR_STATUS_reserved0_MASK                     0xffffffffffffc000
#define MISC1_Y_RX_ERROR_STATUS_reserved0_ALIGN                    0
#define MISC1_Y_RX_ERROR_STATUS_reserved0_BITS                     18
#define MISC1_Y_RX_ERROR_STATUS_reserved0_SHIFT                    14

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_UNDERRUN_ERROR [13:13] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_MASK          0x3fffffffe000
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_ALIGN         0
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_BITS          1
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_SHIFT         13

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_OVERRUN_ERROR [12:12] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_MASK           0x1ffffffff000
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_ALIGN          0
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_BITS           1
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_SHIFT          12

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_UNDERRUN_ERROR [11:11] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_MASK          0xffffffff800
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_ALIGN         0
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_BITS          1
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_SHIFT         11

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_OVERRUN_ERROR [10:10] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_MASK           0x7fffffffc00
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_ALIGN          0
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_BITS           1
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_SHIFT          10

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_DESC_TX_ABORT_ERRORS [09:09] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_MASK    0x3fffffffe00
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_ALIGN   0
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_BITS    1
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_SHIFT   9

/* MISC1 :: Y_RX_ERROR_STATUS :: reserved1 [08:08] */
#define MISC1_Y_RX_ERROR_STATUS_reserved1_MASK                     0x1ffffffff00
#define MISC1_Y_RX_ERROR_STATUS_reserved1_ALIGN                    0
#define MISC1_Y_RX_ERROR_STATUS_reserved1_BITS                     1
#define MISC1_Y_RX_ERROR_STATUS_reserved1_SHIFT                    8

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_DESC_TX_ABORT_ERRORS [07:07] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_MASK    0xffffffff80
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_ALIGN   0
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_BITS    1
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_SHIFT   7

/* MISC1 :: Y_RX_ERROR_STATUS :: reserved2 [06:05] */
#define MISC1_Y_RX_ERROR_STATUS_reserved2_MASK                     0x7fffffffe0
#define MISC1_Y_RX_ERROR_STATUS_reserved2_ALIGN                    0
#define MISC1_Y_RX_ERROR_STATUS_reserved2_BITS                     2
#define MISC1_Y_RX_ERROR_STATUS_reserved2_SHIFT                    5

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_FIFO_FULL_ERRORS [04:04] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_MASK        0x1ffffffff0
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_ALIGN       0
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_BITS        1
#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_SHIFT       4

/* MISC1 :: Y_RX_ERROR_STATUS :: reserved3 [03:02] */
#define MISC1_Y_RX_ERROR_STATUS_reserved3_MASK                     0xffffffffc
#define MISC1_Y_RX_ERROR_STATUS_reserved3_ALIGN                    0
#define MISC1_Y_RX_ERROR_STATUS_reserved3_BITS                     2
#define MISC1_Y_RX_ERROR_STATUS_reserved3_SHIFT                    2

/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_FIFO_FULL_ERRORS [01:01] */
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_MASK        0x3fffffffe
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_ALIGN       0
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_BITS        1
#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_SHIFT       1

/* MISC1 :: Y_RX_ERROR_STATUS :: reserved4 [00:00] */
#define MISC1_Y_RX_ERROR_STATUS_reserved4_MASK                     0x1ffffffff
#define MISC1_Y_RX_ERROR_STATUS_reserved4_ALIGN                    0
#define MISC1_Y_RX_ERROR_STATUS_reserved4_BITS                     1
#define MISC1_Y_RX_ERROR_STATUS_reserved4_SHIFT                    0


/****************************************************************************
 * MISC1 :: Y_RX_LIST0_CUR_DESC_L_ADDR
 ***************************************************************************/
/* MISC1 :: Y_RX_LIST0_CUR_DESC_L_ADDR :: RX_L0_CUR_DESC_L_ADDR [31:05] */
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_MASK 0xffffffffffffffe0
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_ALIGN 0
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_BITS 27
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_SHIFT 5

/* MISC1 :: Y_RX_LIST0_CUR_DESC_L_ADDR :: reserved0 [04:00] */
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_reserved0_MASK            0x1fffffffff
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_reserved0_ALIGN           0
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_reserved0_BITS            5
#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR_reserved0_SHIFT           0


/****************************************************************************
 * MISC1 :: Y_RX_LIST0_CUR_DESC_U_ADDR
 ***************************************************************************/
/* MISC1 :: Y_RX_LIST0_CUR_DESC_U_ADDR :: RX_L0_CUR_DESC_U_ADDR [31:00] */
#define MISC1_Y_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_MASK 0xffffffffffffffff
#define MISC1_Y_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_ALIGN 0
#define MISC1_Y_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_BITS 32
#define MISC1_Y_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_SHIFT 0


/****************************************************************************
 * MISC1 :: Y_RX_LIST0_CUR_BYTE_CNT
 ***************************************************************************/
/* MISC1 :: Y_RX_LIST0_CUR_BYTE_CNT :: RX_L0_CUR_BYTE_CNT [31:00] */
#define MISC1_Y_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_MASK      0xffffffffffffffff
#define MISC1_Y_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_ALIGN     0
#define MISC1_Y_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_BITS      32
#define MISC1_Y_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_SHIFT     0


/****************************************************************************
 * MISC1 :: Y_RX_LIST1_CUR_DESC_L_ADDR
 ***************************************************************************/
/* MISC1 :: Y_RX_LIST1_CUR_DESC_L_ADDR :: RX_L1_CUR_DESC_L_ADDR [31:05] */
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_MASK 0xffffffffffffffe0
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_ALIGN 0
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_BITS 27
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_SHIFT 5

/* MISC1 :: Y_RX_LIST1_CUR_DESC_L_ADDR :: reserved0 [04:00] */
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_reserved0_MASK            0x1fffffffff
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_reserved0_ALIGN           0
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_reserved0_BITS            5
#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR_reserved0_SHIFT           0


/****************************************************************************
 * MISC1 :: Y_RX_LIST1_CUR_DESC_U_ADDR
 ***************************************************************************/
/* MISC1 :: Y_RX_LIST1_CUR_DESC_U_ADDR :: RX_L1_CUR_DESC_U_ADDR [31:00] */
#define MISC1_Y_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_MASK 0xffffffffffffffff
#define MISC1_Y_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_ALIGN 0
#define MISC1_Y_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_BITS 32
#define MISC1_Y_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_SHIFT 0


/****************************************************************************
 * MISC1 :: Y_RX_LIST1_CUR_BYTE_CNT
 ***************************************************************************/
/* MISC1 :: Y_RX_LIST1_CUR_BYTE_CNT :: RX_L1_CUR_BYTE_CNT [31:00] */
#define MISC1_Y_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_MASK      0xffffffffffffffff
#define MISC1_Y_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_ALIGN     0
#define MISC1_Y_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_BITS      32
#define MISC1_Y_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_SHIFT     0


/****************************************************************************
 * MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST0
 ***************************************************************************/
/* MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST0 :: DESC_ADDR [31:05] */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_MASK         0xffffffffffffffe0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_ALIGN        0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_BITS         27
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_DESC_ADDR_SHIFT        5

/* MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST0 :: reserved0 [04:01] */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_MASK         0x1ffffffffe
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_ALIGN        0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_BITS         4
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_reserved0_SHIFT        1

/* MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST0 :: RX_DESC_LIST0_VALID [00:00] */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_MASK 0x1ffffffff
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_ALIGN 0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_BITS 1
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0_RX_DESC_LIST0_VALID_SHIFT 0


/****************************************************************************
 * MISC1 :: UV_RX_FIRST_DESC_U_ADDR_LIST0
 ***************************************************************************/
/* MISC1 :: UV_RX_FIRST_DESC_U_ADDR_LIST0 :: DESC_ADDR [31:00] */
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_MASK         0xffffffffffffffff
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_ALIGN        0
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_BITS         32
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST0_DESC_ADDR_SHIFT        0


/****************************************************************************
 * MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST1
 ***************************************************************************/
/* MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST1 :: DESC_ADDR [31:05] */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_MASK         0xffffffffffffffe0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_ALIGN        0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_BITS         27
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_DESC_ADDR_SHIFT        5

/* MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST1 :: reserved0 [04:01] */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_MASK         0x1ffffffffe
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_ALIGN        0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_BITS         4
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_reserved0_SHIFT        1

/* MISC1 :: UV_RX_FIRST_DESC_L_ADDR_LIST1 :: RX_DESC_LIST1_VALID [00:00] */
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_MASK 0x1ffffffff
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_ALIGN 0
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_BITS 1
#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1_RX_DESC_LIST1_VALID_SHIFT 0


/****************************************************************************
 * MISC1 :: UV_RX_FIRST_DESC_U_ADDR_LIST1
 ***************************************************************************/
/* MISC1 :: UV_RX_FIRST_DESC_U_ADDR_LIST1 :: DESC_ADDR [31:00] */
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_MASK         0xffffffffffffffff
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_ALIGN        0
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_BITS         32
#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST1_DESC_ADDR_SHIFT        0


/****************************************************************************
 * MISC1 :: UV_RX_SW_DESC_LIST_CTRL_STS
 ***************************************************************************/
/* MISC1 :: UV_RX_SW_DESC_LIST_CTRL_STS :: reserved0 [31:04] */
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_reserved0_MASK           0xfffffffffffffff0
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_reserved0_ALIGN          0
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_reserved0_BITS           28
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_reserved0_SHIFT          4

/* MISC1 :: UV_RX_SW_DESC_LIST_CTRL_STS :: DMA_DATA_SERV_PTR [03:03] */
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_MASK   0xffffffff8
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_ALIGN  0
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_BITS   1
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_SHIFT  3

/* MISC1 :: UV_RX_SW_DESC_LIST_CTRL_STS :: DESC_SERV_PTR [02:02] */
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_MASK       0x7fffffffc
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_ALIGN      0
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_BITS       1
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_SHIFT      2

/* MISC1 :: UV_RX_SW_DESC_LIST_CTRL_STS :: RX_HALT_ON_ERROR [01:01] */
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_MASK    0x3fffffffe
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_ALIGN   0
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_BITS    1
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_HALT_ON_ERROR_SHIFT   1

/* MISC1 :: UV_RX_SW_DESC_LIST_CTRL_STS :: RX_RUN_STOP [00:00] */
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_MASK         0x1ffffffff
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_ALIGN        0
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_BITS         1
#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS_RX_RUN_STOP_SHIFT        0


/****************************************************************************
 * MISC1 :: UV_RX_ERROR_STATUS
 ***************************************************************************/
/* MISC1 :: UV_RX_ERROR_STATUS :: reserved0 [31:14] */
#define MISC1_UV_RX_ERROR_STATUS_reserved0_MASK                    0xffffffffffffc000
#define MISC1_UV_RX_ERROR_STATUS_reserved0_ALIGN                   0
#define MISC1_UV_RX_ERROR_STATUS_reserved0_BITS                    18
#define MISC1_UV_RX_ERROR_STATUS_reserved0_SHIFT                   14

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_UNDERRUN_ERROR [13:13] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_MASK         0x3fffffffe000
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_ALIGN        0
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_BITS         1
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_SHIFT        13

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_OVERRUN_ERROR [12:12] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_MASK          0x1ffffffff000
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_ALIGN         0
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_BITS          1
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_SHIFT         12

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_UNDERRUN_ERROR [11:11] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_MASK         0xffffffff800
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_ALIGN        0
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_BITS         1
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_SHIFT        11

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_OVERRUN_ERROR [10:10] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_MASK          0x7fffffffc00
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_ALIGN         0
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_BITS          1
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_SHIFT         10

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_DESC_TX_ABORT_ERRORS [09:09] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_MASK   0x3fffffffe00
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_ALIGN  0
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_BITS   1
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_SHIFT  9

/* MISC1 :: UV_RX_ERROR_STATUS :: reserved1 [08:08] */
#define MISC1_UV_RX_ERROR_STATUS_reserved1_MASK                    0x1ffffffff00
#define MISC1_UV_RX_ERROR_STATUS_reserved1_ALIGN                   0
#define MISC1_UV_RX_ERROR_STATUS_reserved1_BITS                    1
#define MISC1_UV_RX_ERROR_STATUS_reserved1_SHIFT                   8

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_DESC_TX_ABORT_ERRORS [07:07] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_MASK   0xffffffff80
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_ALIGN  0
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_BITS   1
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_SHIFT  7

/* MISC1 :: UV_RX_ERROR_STATUS :: reserved2 [06:05] */
#define MISC1_UV_RX_ERROR_STATUS_reserved2_MASK                    0x7fffffffe0
#define MISC1_UV_RX_ERROR_STATUS_reserved2_ALIGN                   0
#define MISC1_UV_RX_ERROR_STATUS_reserved2_BITS                    2
#define MISC1_UV_RX_ERROR_STATUS_reserved2_SHIFT                   5

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_FIFO_FULL_ERRORS [04:04] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_MASK       0x1ffffffff0
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_ALIGN      0
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_BITS       1
#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_SHIFT      4

/* MISC1 :: UV_RX_ERROR_STATUS :: reserved3 [03:02] */
#define MISC1_UV_RX_ERROR_STATUS_reserved3_MASK                    0xffffffffc
#define MISC1_UV_RX_ERROR_STATUS_reserved3_ALIGN                   0
#define MISC1_UV_RX_ERROR_STATUS_reserved3_BITS                    2
#define MISC1_UV_RX_ERROR_STATUS_reserved3_SHIFT                   2

/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_FIFO_FULL_ERRORS [01:01] */
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_MASK       0x3fffffffe
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_ALIGN      0
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_BITS       1
#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_SHIFT      1

/* MISC1 :: UV_RX_ERROR_STATUS :: reserved4 [00:00] */
#define MISC1_UV_RX_ERROR_STATUS_reserved4_MASK                    0x1ffffffff
#define MISC1_UV_RX_ERROR_STATUS_reserved4_ALIGN                   0
#define MISC1_UV_RX_ERROR_STATUS_reserved4_BITS                    1
#define MISC1_UV_RX_ERROR_STATUS_reserved4_SHIFT                   0


/****************************************************************************
 * MISC1 :: UV_RX_LIST0_CUR_DESC_L_ADDR
 ***************************************************************************/
/* MISC1 :: UV_RX_LIST0_CUR_DESC_L_ADDR :: RX_L0_CUR_DESC_L_ADDR [31:05] */
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_MASK 0xffffffffffffffe0
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_ALIGN 0
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_BITS 27
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_RX_L0_CUR_DESC_L_ADDR_SHIFT 5

/* MISC1 :: UV_RX_LIST0_CUR_DESC_L_ADDR :: reserved0 [04:00] */
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_reserved0_MASK           0x1fffffffff
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_reserved0_ALIGN          0
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_reserved0_BITS           5
#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR_reserved0_SHIFT          0


/****************************************************************************
 * MISC1 :: UV_RX_LIST0_CUR_DESC_U_ADDR
 ***************************************************************************/
/* MISC1 :: UV_RX_LIST0_CUR_DESC_U_ADDR :: RX_L0_CUR_DESC_U_ADDR [31:00] */
#define MISC1_UV_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_MASK 0xffffffffffffffff
#define MISC1_UV_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_ALIGN 0
#define MISC1_UV_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_BITS 32
#define MISC1_UV_RX_LIST0_CUR_DESC_U_ADDR_RX_L0_CUR_DESC_U_ADDR_SHIFT 0


/****************************************************************************
 * MISC1 :: UV_RX_LIST0_CUR_BYTE_CNT
 ***************************************************************************/
/* MISC1 :: UV_RX_LIST0_CUR_BYTE_CNT :: RX_L0_CUR_BYTE_CNT [31:00] */
#define MISC1_UV_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_MASK     0xffffffffffffffff
#define MISC1_UV_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_ALIGN    0
#define MISC1_UV_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_BITS     32
#define MISC1_UV_RX_LIST0_CUR_BYTE_CNT_RX_L0_CUR_BYTE_CNT_SHIFT    0


/****************************************************************************
 * MISC1 :: UV_RX_LIST1_CUR_DESC_L_ADDR
 ***************************************************************************/
/* MISC1 :: UV_RX_LIST1_CUR_DESC_L_ADDR :: RX_L1_CUR_DESC_L_ADDR [31:05] */
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_MASK 0xffffffffffffffe0
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_ALIGN 0
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_BITS 27
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_RX_L1_CUR_DESC_L_ADDR_SHIFT 5

/* MISC1 :: UV_RX_LIST1_CUR_DESC_L_ADDR :: reserved0 [04:00] */
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_reserved0_MASK           0x1fffffffff
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_reserved0_ALIGN          0
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_reserved0_BITS           5
#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR_reserved0_SHIFT          0


/****************************************************************************
 * MISC1 :: UV_RX_LIST1_CUR_DESC_U_ADDR
 ***************************************************************************/
/* MISC1 :: UV_RX_LIST1_CUR_DESC_U_ADDR :: RX_L1_CUR_DESC_U_ADDR [31:00] */
#define MISC1_UV_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_MASK 0xffffffffffffffff
#define MISC1_UV_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_ALIGN 0
#define MISC1_UV_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_BITS 32
#define MISC1_UV_RX_LIST1_CUR_DESC_U_ADDR_RX_L1_CUR_DESC_U_ADDR_SHIFT 0


/****************************************************************************
 * MISC1 :: UV_RX_LIST1_CUR_BYTE_CNT
 ***************************************************************************/
/* MISC1 :: UV_RX_LIST1_CUR_BYTE_CNT :: RX_L1_CUR_BYTE_CNT [31:00] */
#define MISC1_UV_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_MASK     0xffffffffffffffff
#define MISC1_UV_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_ALIGN    0
#define MISC1_UV_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_BITS     32
#define MISC1_UV_RX_LIST1_CUR_BYTE_CNT_RX_L1_CUR_BYTE_CNT_SHIFT    0


/****************************************************************************
 * MISC1 :: DMA_DEBUG_OPTIONS_REG
 ***************************************************************************/
/* MISC1 :: DMA_DEBUG_OPTIONS_REG :: DMA_DEBUG_TX_DMA_SOFT_RST [31:31] */
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_TX_DMA_SOFT_RST_MASK 0xffffffff80000000
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_TX_DMA_SOFT_RST_ALIGN 0
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_TX_DMA_SOFT_RST_BITS 1
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_TX_DMA_SOFT_RST_SHIFT 31

/* MISC1 :: DMA_DEBUG_OPTIONS_REG :: DMA_DEBUG_RX_DMA_SOFT_RST [30:30] */
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_RX_DMA_SOFT_RST_MASK 0x7fffffffc0000000
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_RX_DMA_SOFT_RST_ALIGN 0
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_RX_DMA_SOFT_RST_BITS 1
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_RX_DMA_SOFT_RST_SHIFT 30

/* MISC1 :: DMA_DEBUG_OPTIONS_REG :: RSVD_DMA_DEBUG_0 [29:05] */
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_0_MASK          0x3fffffffffffffe0
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_0_ALIGN         0
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_0_BITS          25
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_0_SHIFT         5

/* MISC1 :: DMA_DEBUG_OPTIONS_REG :: DMA_DEBUG_EN_RX_DMA_XFER_CNT [04:04] */
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_EN_RX_DMA_XFER_CNT_MASK 0x1ffffffff0
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_EN_RX_DMA_XFER_CNT_ALIGN 0
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_EN_RX_DMA_XFER_CNT_BITS 1
#define MISC1_DMA_DEBUG_OPTIONS_REG_DMA_DEBUG_EN_RX_DMA_XFER_CNT_SHIFT 4

/* MISC1 :: DMA_DEBUG_OPTIONS_REG :: RSVD_DMA_DEBUG_1 [03:00] */
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_1_MASK          0xfffffffff
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_1_ALIGN         0
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_1_BITS          4
#define MISC1_DMA_DEBUG_OPTIONS_REG_RSVD_DMA_DEBUG_1_SHIFT         0


/****************************************************************************
 * MISC1 :: READ_CHANNEL_ERROR_STATUS
 ***************************************************************************/
/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_7 [31:28] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_7_MASK     0xfffffffff0000000
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_7_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_7_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_7_SHIFT    28

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_6 [27:24] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_6_MASK     0xfffffffff000000
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_6_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_6_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_6_SHIFT    24

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_5 [23:20] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_5_MASK     0xfffffffff00000
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_5_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_5_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_5_SHIFT    20

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_4 [19:16] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_4_MASK     0xfffffffff0000
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_4_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_4_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_4_SHIFT    16

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_3 [15:12] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_3_MASK     0xfffffffff000
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_3_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_3_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_3_SHIFT    12

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_2 [11:08] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_2_MASK     0xfffffffff00
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_2_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_2_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_2_SHIFT    8

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_1 [07:04] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_1_MASK     0xfffffffff0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_1_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_1_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_1_SHIFT    4

/* MISC1 :: READ_CHANNEL_ERROR_STATUS :: TX_ERR_STS_CHAN_0 [03:00] */
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_0_MASK     0xfffffffff
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_0_ALIGN    0
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_0_BITS     4
#define MISC1_READ_CHANNEL_ERROR_STATUS_TX_ERR_STS_CHAN_0_SHIFT    0


/****************************************************************************
 * MISC1 :: PCIE_DMA_CTRL
 ***************************************************************************/
/* MISC1 :: PCIE_DMA_CTRL :: reserved0 [31:18] */
#define MISC1_PCIE_DMA_CTRL_reserved0_MASK                         0xfffffffffffc0000
#define MISC1_PCIE_DMA_CTRL_reserved0_ALIGN                        0
#define MISC1_PCIE_DMA_CTRL_reserved0_BITS                         14
#define MISC1_PCIE_DMA_CTRL_reserved0_SHIFT                        18

/* MISC1 :: PCIE_DMA_CTRL :: DESC_ENDIAN_MODE [17:16] */
#define MISC1_PCIE_DMA_CTRL_DESC_ENDIAN_MODE_MASK                  0x3ffffffff0000
#define MISC1_PCIE_DMA_CTRL_DESC_ENDIAN_MODE_ALIGN                 0
#define MISC1_PCIE_DMA_CTRL_DESC_ENDIAN_MODE_BITS                  2
#define MISC1_PCIE_DMA_CTRL_DESC_ENDIAN_MODE_SHIFT                 16

/* MISC1 :: PCIE_DMA_CTRL :: reserved1 [15:10] */
#define MISC1_PCIE_DMA_CTRL_reserved1_MASK                         0xfffffffffc00
#define MISC1_PCIE_DMA_CTRL_reserved1_ALIGN                        0
#define MISC1_PCIE_DMA_CTRL_reserved1_BITS                         6
#define MISC1_PCIE_DMA_CTRL_reserved1_SHIFT                        10

/* MISC1 :: PCIE_DMA_CTRL :: EN_WEIGHTED_RR [09:09] */
#define MISC1_PCIE_DMA_CTRL_EN_WEIGHTED_RR_MASK                    0x3fffffffe00
#define MISC1_PCIE_DMA_CTRL_EN_WEIGHTED_RR_ALIGN                   0
#define MISC1_PCIE_DMA_CTRL_EN_WEIGHTED_RR_BITS                    1
#define MISC1_PCIE_DMA_CTRL_EN_WEIGHTED_RR_SHIFT                   9

/* MISC1 :: PCIE_DMA_CTRL :: EN_ROUND_ROBIN [08:08] */
#define MISC1_PCIE_DMA_CTRL_EN_ROUND_ROBIN_MASK                    0x1ffffffff00
#define MISC1_PCIE_DMA_CTRL_EN_ROUND_ROBIN_ALIGN                   0
#define MISC1_PCIE_DMA_CTRL_EN_ROUND_ROBIN_BITS                    1
#define MISC1_PCIE_DMA_CTRL_EN_ROUND_ROBIN_SHIFT                   8

/* MISC1 :: PCIE_DMA_CTRL :: reserved2 [07:05] */
#define MISC1_PCIE_DMA_CTRL_reserved2_MASK                         0xffffffffe0
#define MISC1_PCIE_DMA_CTRL_reserved2_ALIGN                        0
#define MISC1_PCIE_DMA_CTRL_reserved2_BITS                         3
#define MISC1_PCIE_DMA_CTRL_reserved2_SHIFT                        5

/* MISC1 :: PCIE_DMA_CTRL :: RELAXED_ORDERING [04:04] */
#define MISC1_PCIE_DMA_CTRL_RELAXED_ORDERING_MASK                  0x1ffffffff0
#define MISC1_PCIE_DMA_CTRL_RELAXED_ORDERING_ALIGN                 0
#define MISC1_PCIE_DMA_CTRL_RELAXED_ORDERING_BITS                  1
#define MISC1_PCIE_DMA_CTRL_RELAXED_ORDERING_SHIFT                 4

/* MISC1 :: PCIE_DMA_CTRL :: NO_SNOOP [03:03] */
#define MISC1_PCIE_DMA_CTRL_NO_SNOOP_MASK                          0xffffffff8
#define MISC1_PCIE_DMA_CTRL_NO_SNOOP_ALIGN                         0
#define MISC1_PCIE_DMA_CTRL_NO_SNOOP_BITS                          1
#define MISC1_PCIE_DMA_CTRL_NO_SNOOP_SHIFT                         3

/* MISC1 :: PCIE_DMA_CTRL :: TRAFFIC_CLASS [02:00] */
#define MISC1_PCIE_DMA_CTRL_TRAFFIC_CLASS_MASK                     0x7ffffffff
#define MISC1_PCIE_DMA_CTRL_TRAFFIC_CLASS_ALIGN                    0
#define MISC1_PCIE_DMA_CTRL_TRAFFIC_CLASS_BITS                     3
#define MISC1_PCIE_DMA_CTRL_TRAFFIC_CLASS_SHIFT                    0


/****************************************************************************
 * BCM70012_MISC_TOP_MISC2
 ***************************************************************************/
/****************************************************************************
 * MISC2 :: GLOBAL_CTRL
 ***************************************************************************/
/* MISC2 :: GLOBAL_CTRL :: reserved0 [31:21] */
#define MISC2_GLOBAL_CTRL_reserved0_MASK                           0xffffffffffe00000
#define MISC2_GLOBAL_CTRL_reserved0_ALIGN                          0
#define MISC2_GLOBAL_CTRL_reserved0_BITS                           11
#define MISC2_GLOBAL_CTRL_reserved0_SHIFT                          21

/* MISC2 :: GLOBAL_CTRL :: EN_WRITE_ALL [20:20] */
#define MISC2_GLOBAL_CTRL_EN_WRITE_ALL_MASK                        0x1ffffffff00000
#define MISC2_GLOBAL_CTRL_EN_WRITE_ALL_ALIGN                       0
#define MISC2_GLOBAL_CTRL_EN_WRITE_ALL_BITS                        1
#define MISC2_GLOBAL_CTRL_EN_WRITE_ALL_SHIFT                       20

/* MISC2 :: GLOBAL_CTRL :: reserved1 [19:17] */
#define MISC2_GLOBAL_CTRL_reserved1_MASK                           0xffffffffe0000
#define MISC2_GLOBAL_CTRL_reserved1_ALIGN                          0
#define MISC2_GLOBAL_CTRL_reserved1_BITS                           3
#define MISC2_GLOBAL_CTRL_reserved1_SHIFT                          17

/* MISC2 :: GLOBAL_CTRL :: EN_SINGLE_DMA [16:16] */
#define MISC2_GLOBAL_CTRL_EN_SINGLE_DMA_MASK                       0x1ffffffff0000
#define MISC2_GLOBAL_CTRL_EN_SINGLE_DMA_ALIGN                      0
#define MISC2_GLOBAL_CTRL_EN_SINGLE_DMA_BITS                       1
#define MISC2_GLOBAL_CTRL_EN_SINGLE_DMA_SHIFT                      16

/* MISC2 :: GLOBAL_CTRL :: reserved2 [15:11] */
#define MISC2_GLOBAL_CTRL_reserved2_MASK                           0xfffffffff800
#define MISC2_GLOBAL_CTRL_reserved2_ALIGN                          0
#define MISC2_GLOBAL_CTRL_reserved2_BITS                           5
#define MISC2_GLOBAL_CTRL_reserved2_SHIFT                          11

/* MISC2 :: GLOBAL_CTRL :: Y_UV_FIFO_LEN_SEL [10:10] */
#define MISC2_GLOBAL_CTRL_Y_UV_FIFO_LEN_SEL_MASK                   0x7fffffffc00
#define MISC2_GLOBAL_CTRL_Y_UV_FIFO_LEN_SEL_ALIGN                  0
#define MISC2_GLOBAL_CTRL_Y_UV_FIFO_LEN_SEL_BITS                   1
#define MISC2_GLOBAL_CTRL_Y_UV_FIFO_LEN_SEL_SHIFT                  10

/* MISC2 :: GLOBAL_CTRL :: ODD_DE_EOFRST_DIS [09:09] */
#define MISC2_GLOBAL_CTRL_ODD_DE_EOFRST_DIS_MASK                   0x3fffffffe00
#define MISC2_GLOBAL_CTRL_ODD_DE_EOFRST_DIS_ALIGN                  0
#define MISC2_GLOBAL_CTRL_ODD_DE_EOFRST_DIS_BITS                   1
#define MISC2_GLOBAL_CTRL_ODD_DE_EOFRST_DIS_SHIFT                  9

/* MISC2 :: GLOBAL_CTRL :: DIS_BIT_STUFFING [08:08] */
#define MISC2_GLOBAL_CTRL_DIS_BIT_STUFFING_MASK                    0x1ffffffff00
#define MISC2_GLOBAL_CTRL_DIS_BIT_STUFFING_ALIGN                   0
#define MISC2_GLOBAL_CTRL_DIS_BIT_STUFFING_BITS                    1
#define MISC2_GLOBAL_CTRL_DIS_BIT_STUFFING_SHIFT                   8

/* MISC2 :: GLOBAL_CTRL :: reserved3 [07:05] */
#define MISC2_GLOBAL_CTRL_reserved3_MASK                           0xffffffffe0
#define MISC2_GLOBAL_CTRL_reserved3_ALIGN                          0
#define MISC2_GLOBAL_CTRL_reserved3_BITS                           3
#define MISC2_GLOBAL_CTRL_reserved3_SHIFT                          5

/* MISC2 :: GLOBAL_CTRL :: EN_PROG_MODE [04:04] */
#define MISC2_GLOBAL_CTRL_EN_PROG_MODE_MASK                        0x1ffffffff0
#define MISC2_GLOBAL_CTRL_EN_PROG_MODE_ALIGN                       0
#define MISC2_GLOBAL_CTRL_EN_PROG_MODE_BITS                        1
#define MISC2_GLOBAL_CTRL_EN_PROG_MODE_SHIFT                       4

/* MISC2 :: GLOBAL_CTRL :: reserved4 [03:01] */
#define MISC2_GLOBAL_CTRL_reserved4_MASK                           0xffffffffe
#define MISC2_GLOBAL_CTRL_reserved4_ALIGN                          0
#define MISC2_GLOBAL_CTRL_reserved4_BITS                           3
#define MISC2_GLOBAL_CTRL_reserved4_SHIFT                          1

/* MISC2 :: GLOBAL_CTRL :: EN_188B [00:00] */
#define MISC2_GLOBAL_CTRL_EN_188B_MASK                             0x1ffffffff
#define MISC2_GLOBAL_CTRL_EN_188B_ALIGN                            0
#define MISC2_GLOBAL_CTRL_EN_188B_BITS                             1
#define MISC2_GLOBAL_CTRL_EN_188B_SHIFT                            0


/****************************************************************************
 * MISC2 :: INTERNAL_STATUS
 ***************************************************************************/
/* MISC2 :: INTERNAL_STATUS :: reserved0 [31:12] */
#define MISC2_INTERNAL_STATUS_reserved0_MASK                       0xfffffffffffff000
#define MISC2_INTERNAL_STATUS_reserved0_ALIGN                      0
#define MISC2_INTERNAL_STATUS_reserved0_BITS                       20
#define MISC2_INTERNAL_STATUS_reserved0_SHIFT                      12

/* MISC2 :: INTERNAL_STATUS :: UV_BYTE_COUNT_FIFO_FULL [11:11] */
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_FULL_MASK         0xffffffff800
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_FULL_ALIGN        0
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_FULL_BITS         1
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_FULL_SHIFT        11

/* MISC2 :: INTERNAL_STATUS :: UV_DATA_FIFO_FULL [10:10] */
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_FULL_MASK               0x7fffffffc00
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_FULL_ALIGN              0
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_FULL_BITS               1
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_FULL_SHIFT              10

/* MISC2 :: INTERNAL_STATUS :: Y_BYTE_COUNT_FIFO_FULL [09:09] */
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_FULL_MASK          0x3fffffffe00
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_FULL_ALIGN         0
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_FULL_BITS          1
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_FULL_SHIFT         9

/* MISC2 :: INTERNAL_STATUS :: Y_DATA_FIFO_FULL [08:08] */
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_FULL_MASK                0x1ffffffff00
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_FULL_ALIGN               0
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_FULL_BITS                1
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_FULL_SHIFT               8

/* MISC2 :: INTERNAL_STATUS :: UV_BYTE_COUNT_FIFO_EMPTY [07:07] */
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_EMPTY_MASK        0xffffffff80
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_EMPTY_ALIGN       0
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_EMPTY_BITS        1
#define MISC2_INTERNAL_STATUS_UV_BYTE_COUNT_FIFO_EMPTY_SHIFT       7

/* MISC2 :: INTERNAL_STATUS :: UV_DATA_FIFO_EMPTY [06:06] */
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_EMPTY_MASK              0x7fffffffc0
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_EMPTY_ALIGN             0
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_EMPTY_BITS              1
#define MISC2_INTERNAL_STATUS_UV_DATA_FIFO_EMPTY_SHIFT             6

/* MISC2 :: INTERNAL_STATUS :: Y_BYTE_COUNT_FIFO_EMPTY [05:05] */
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_EMPTY_MASK         0x3fffffffe0
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_EMPTY_ALIGN        0
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_EMPTY_BITS         1
#define MISC2_INTERNAL_STATUS_Y_BYTE_COUNT_FIFO_EMPTY_SHIFT        5

/* MISC2 :: INTERNAL_STATUS :: Y_DATA_FIFO_EMPTY [04:04] */
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_EMPTY_MASK               0x1ffffffff0
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_EMPTY_ALIGN              0
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_EMPTY_BITS               1
#define MISC2_INTERNAL_STATUS_Y_DATA_FIFO_EMPTY_SHIFT              4

/* MISC2 :: INTERNAL_STATUS :: reserved1 [03:00] */
#define MISC2_INTERNAL_STATUS_reserved1_MASK                       0xfffffffff
#define MISC2_INTERNAL_STATUS_reserved1_ALIGN                      0
#define MISC2_INTERNAL_STATUS_reserved1_BITS                       4
#define MISC2_INTERNAL_STATUS_reserved1_SHIFT                      0


/****************************************************************************
 * MISC2 :: INTERNAL_STATUS_MUX_CTRL
 ***************************************************************************/
/* MISC2 :: INTERNAL_STATUS_MUX_CTRL :: reserved0 [31:09] */
#define MISC2_INTERNAL_STATUS_MUX_CTRL_reserved0_MASK              0xfffffffffffffe00
#define MISC2_INTERNAL_STATUS_MUX_CTRL_reserved0_ALIGN             0
#define MISC2_INTERNAL_STATUS_MUX_CTRL_reserved0_BITS              23
#define MISC2_INTERNAL_STATUS_MUX_CTRL_reserved0_SHIFT             9

/* MISC2 :: INTERNAL_STATUS_MUX_CTRL :: DEBUG_TOP_CORE_SEL [08:08] */
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_TOP_CORE_SEL_MASK     0x1ffffffff00
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_TOP_CORE_SEL_ALIGN    0
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_TOP_CORE_SEL_BITS     1
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_TOP_CORE_SEL_SHIFT    8

/* MISC2 :: INTERNAL_STATUS_MUX_CTRL :: DEBUG_CORE_BLK_SEL [07:04] */
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_CORE_BLK_SEL_MASK     0xfffffffff0
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_CORE_BLK_SEL_ALIGN    0
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_CORE_BLK_SEL_BITS     4
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_CORE_BLK_SEL_SHIFT    4

/* MISC2 :: INTERNAL_STATUS_MUX_CTRL :: DEBUG_VECTOR_SEL [03:00] */
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_VECTOR_SEL_MASK       0xfffffffff
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_VECTOR_SEL_ALIGN      0
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_VECTOR_SEL_BITS       4
#define MISC2_INTERNAL_STATUS_MUX_CTRL_DEBUG_VECTOR_SEL_SHIFT      0


/****************************************************************************
 * MISC2 :: DEBUG_FIFO_LENGTH
 ***************************************************************************/
/* MISC2 :: DEBUG_FIFO_LENGTH :: reserved0 [31:21] */
#define MISC2_DEBUG_FIFO_LENGTH_reserved0_MASK                     0xffffffffffe00000
#define MISC2_DEBUG_FIFO_LENGTH_reserved0_ALIGN                    0
#define MISC2_DEBUG_FIFO_LENGTH_reserved0_BITS                     11
#define MISC2_DEBUG_FIFO_LENGTH_reserved0_SHIFT                    21

/* MISC2 :: DEBUG_FIFO_LENGTH :: FIFO_LENGTH [20:00] */
#define MISC2_DEBUG_FIFO_LENGTH_FIFO_LENGTH_MASK                   0x1fffffffffffff
#define MISC2_DEBUG_FIFO_LENGTH_FIFO_LENGTH_ALIGN                  0
#define MISC2_DEBUG_FIFO_LENGTH_FIFO_LENGTH_BITS                   21
#define MISC2_DEBUG_FIFO_LENGTH_FIFO_LENGTH_SHIFT                  0


/****************************************************************************
 * BCM70012_MISC_TOP_MISC3
 ***************************************************************************/
/****************************************************************************
 * MISC3 :: CLOCK_CTRL
 ***************************************************************************/
/* MISC3 :: CLOCK_CTRL :: reserved0 [31:20] */
#define MISC3_CLOCK_CTRL_reserved0_MASK                            0xfffffffffff00000
#define MISC3_CLOCK_CTRL_reserved0_ALIGN                           0
#define MISC3_CLOCK_CTRL_reserved0_BITS                            12
#define MISC3_CLOCK_CTRL_reserved0_SHIFT                           20

/* MISC3 :: CLOCK_CTRL :: PLL_DIV [19:16] */
#define MISC3_CLOCK_CTRL_PLL_DIV_MASK                              0xfffffffff0000
#define MISC3_CLOCK_CTRL_PLL_DIV_ALIGN                             0
#define MISC3_CLOCK_CTRL_PLL_DIV_BITS                              4
#define MISC3_CLOCK_CTRL_PLL_DIV_SHIFT                             16

/* MISC3 :: CLOCK_CTRL :: PLL_MULT [15:08] */
#define MISC3_CLOCK_CTRL_PLL_MULT_MASK                             0xffffffffff00
#define MISC3_CLOCK_CTRL_PLL_MULT_ALIGN                            0
#define MISC3_CLOCK_CTRL_PLL_MULT_BITS                             8
#define MISC3_CLOCK_CTRL_PLL_MULT_SHIFT                            8

/* MISC3 :: CLOCK_CTRL :: reserved1 [07:03] */
#define MISC3_CLOCK_CTRL_reserved1_MASK                            0xfffffffff8
#define MISC3_CLOCK_CTRL_reserved1_ALIGN                           0
#define MISC3_CLOCK_CTRL_reserved1_BITS                            5
#define MISC3_CLOCK_CTRL_reserved1_SHIFT                           3

/* MISC3 :: CLOCK_CTRL :: PLL_PWRDOWN [02:02] */
#define MISC3_CLOCK_CTRL_PLL_PWRDOWN_MASK                          0x7fffffffc
#define MISC3_CLOCK_CTRL_PLL_PWRDOWN_ALIGN                         0
#define MISC3_CLOCK_CTRL_PLL_PWRDOWN_BITS                          1
#define MISC3_CLOCK_CTRL_PLL_PWRDOWN_SHIFT                         2

/* MISC3 :: CLOCK_CTRL :: STOP_CORE_CLK [01:01] */
#define MISC3_CLOCK_CTRL_STOP_CORE_CLK_MASK                        0x3fffffffe
#define MISC3_CLOCK_CTRL_STOP_CORE_CLK_ALIGN                       0
#define MISC3_CLOCK_CTRL_STOP_CORE_CLK_BITS                        1
#define MISC3_CLOCK_CTRL_STOP_CORE_CLK_SHIFT                       1

/* MISC3 :: CLOCK_CTRL :: SEL_ALT_CLK [00:00] */
#define MISC3_CLOCK_CTRL_SEL_ALT_CLK_MASK                          0x1ffffffff
#define MISC3_CLOCK_CTRL_SEL_ALT_CLK_ALIGN                         0
#define MISC3_CLOCK_CTRL_SEL_ALT_CLK_BITS                          1
#define MISC3_CLOCK_CTRL_SEL_ALT_CLK_SHIFT                         0


/****************************************************************************
 * MISC3 :: RESET_CTRL
 ***************************************************************************/
/* MISC3 :: RESET_CTRL :: reserved0 [31:09] */
#define MISC3_RESET_CTRL_reserved0_MASK                            0xfffffffffffffe00
#define MISC3_RESET_CTRL_reserved0_ALIGN                           0
#define MISC3_RESET_CTRL_reserved0_BITS                            23
#define MISC3_RESET_CTRL_reserved0_SHIFT                           9

/* MISC3 :: RESET_CTRL :: PLL_RESET [08:08] */
#define MISC3_RESET_CTRL_PLL_RESET_MASK                            0x1ffffffff00
#define MISC3_RESET_CTRL_PLL_RESET_ALIGN                           0
#define MISC3_RESET_CTRL_PLL_RESET_BITS                            1
#define MISC3_RESET_CTRL_PLL_RESET_SHIFT                           8

/* MISC3 :: RESET_CTRL :: reserved1 [07:02] */
#define MISC3_RESET_CTRL_reserved1_MASK                            0xfffffffffc
#define MISC3_RESET_CTRL_reserved1_ALIGN                           0
#define MISC3_RESET_CTRL_reserved1_BITS                            6
#define MISC3_RESET_CTRL_reserved1_SHIFT                           2

/* MISC3 :: RESET_CTRL :: POR_RESET [01:01] */
#define MISC3_RESET_CTRL_POR_RESET_MASK                            0x3fffffffe
#define MISC3_RESET_CTRL_POR_RESET_ALIGN                           0
#define MISC3_RESET_CTRL_POR_RESET_BITS                            1
#define MISC3_RESET_CTRL_POR_RESET_SHIFT                           1

/* MISC3 :: RESET_CTRL :: CORE_RESET [00:00] */
#define MISC3_RESET_CTRL_CORE_RESET_MASK                           0x1ffffffff
#define MISC3_RESET_CTRL_CORE_RESET_ALIGN                          0
#define MISC3_RESET_CTRL_CORE_RESET_BITS                           1
#define MISC3_RESET_CTRL_CORE_RESET_SHIFT                          0


/****************************************************************************
 * MISC3 :: BIST_CTRL
 ***************************************************************************/
/* MISC3 :: BIST_CTRL :: MBIST_OVERRIDE [31:31] */
#define MISC3_BIST_CTRL_MBIST_OVERRIDE_MASK                        0xffffffff80000000
#define MISC3_BIST_CTRL_MBIST_OVERRIDE_ALIGN                       0
#define MISC3_BIST_CTRL_MBIST_OVERRIDE_BITS                        1
#define MISC3_BIST_CTRL_MBIST_OVERRIDE_SHIFT                       31

/* MISC3 :: BIST_CTRL :: reserved0 [30:15] */
#define MISC3_BIST_CTRL_reserved0_MASK                             0x7fffffffffff8000
#define MISC3_BIST_CTRL_reserved0_ALIGN                            0
#define MISC3_BIST_CTRL_reserved0_BITS                             16
#define MISC3_BIST_CTRL_reserved0_SHIFT                            15

/* MISC3 :: BIST_CTRL :: MBIST_EN_2 [14:14] */
#define MISC3_BIST_CTRL_MBIST_EN_2_MASK                            0x7fffffffc000
#define MISC3_BIST_CTRL_MBIST_EN_2_ALIGN                           0
#define MISC3_BIST_CTRL_MBIST_EN_2_BITS                            1
#define MISC3_BIST_CTRL_MBIST_EN_2_SHIFT                           14

/* MISC3 :: BIST_CTRL :: MBIST_EN_1 [13:13] */
#define MISC3_BIST_CTRL_MBIST_EN_1_MASK                            0x3fffffffe000
#define MISC3_BIST_CTRL_MBIST_EN_1_ALIGN                           0
#define MISC3_BIST_CTRL_MBIST_EN_1_BITS                            1
#define MISC3_BIST_CTRL_MBIST_EN_1_SHIFT                           13

/* MISC3 :: BIST_CTRL :: MBIST_EN_0 [12:12] */
#define MISC3_BIST_CTRL_MBIST_EN_0_MASK                            0x1ffffffff000
#define MISC3_BIST_CTRL_MBIST_EN_0_ALIGN                           0
#define MISC3_BIST_CTRL_MBIST_EN_0_BITS                            1
#define MISC3_BIST_CTRL_MBIST_EN_0_SHIFT                           12

/* MISC3 :: BIST_CTRL :: reserved1 [11:10] */
#define MISC3_BIST_CTRL_reserved1_MASK                             0xffffffffc00
#define MISC3_BIST_CTRL_reserved1_ALIGN                            0
#define MISC3_BIST_CTRL_reserved1_BITS                             2
#define MISC3_BIST_CTRL_reserved1_SHIFT                            10

/* MISC3 :: BIST_CTRL :: MBIST_SETUP_2 [09:08] */
#define MISC3_BIST_CTRL_MBIST_SETUP_2_MASK                         0x3ffffffff00
#define MISC3_BIST_CTRL_MBIST_SETUP_2_ALIGN                        0
#define MISC3_BIST_CTRL_MBIST_SETUP_2_BITS                         2
#define MISC3_BIST_CTRL_MBIST_SETUP_2_SHIFT                        8

/* MISC3 :: BIST_CTRL :: MBIST_SETUP_1 [07:06] */
#define MISC3_BIST_CTRL_MBIST_SETUP_1_MASK                         0xffffffffc0
#define MISC3_BIST_CTRL_MBIST_SETUP_1_ALIGN                        0
#define MISC3_BIST_CTRL_MBIST_SETUP_1_BITS                         2
#define MISC3_BIST_CTRL_MBIST_SETUP_1_SHIFT                        6

/* MISC3 :: BIST_CTRL :: MBIST_SETUP_0 [05:04] */
#define MISC3_BIST_CTRL_MBIST_SETUP_0_MASK                         0x3ffffffff0
#define MISC3_BIST_CTRL_MBIST_SETUP_0_ALIGN                        0
#define MISC3_BIST_CTRL_MBIST_SETUP_0_BITS                         2
#define MISC3_BIST_CTRL_MBIST_SETUP_0_SHIFT                        4

/* MISC3 :: BIST_CTRL :: reserved2 [03:03] */
#define MISC3_BIST_CTRL_reserved2_MASK                             0xffffffff8
#define MISC3_BIST_CTRL_reserved2_ALIGN                            0
#define MISC3_BIST_CTRL_reserved2_BITS                             1
#define MISC3_BIST_CTRL_reserved2_SHIFT                            3

/* MISC3 :: BIST_CTRL :: MBIST_ASYNC_RESET_2 [02:02] */
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_2_MASK                   0x7fffffffc
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_2_ALIGN                  0
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_2_BITS                   1
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_2_SHIFT                  2

/* MISC3 :: BIST_CTRL :: MBIST_ASYNC_RESET_1 [01:01] */
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_1_MASK                   0x3fffffffe
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_1_ALIGN                  0
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_1_BITS                   1
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_1_SHIFT                  1

/* MISC3 :: BIST_CTRL :: MBIST_ASYNC_RESET_0 [00:00] */
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_0_MASK                   0x1ffffffff
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_0_ALIGN                  0
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_0_BITS                   1
#define MISC3_BIST_CTRL_MBIST_ASYNC_RESET_0_SHIFT                  0


/****************************************************************************
 * MISC3 :: BIST_STATUS
 ***************************************************************************/
/* MISC3 :: BIST_STATUS :: reserved0 [31:31] */
#define MISC3_BIST_STATUS_reserved0_MASK                           0xffffffff80000000
#define MISC3_BIST_STATUS_reserved0_ALIGN                          0
#define MISC3_BIST_STATUS_reserved0_BITS                           1
#define MISC3_BIST_STATUS_reserved0_SHIFT                          31

/* MISC3 :: BIST_STATUS :: MBIST_GO_2 [30:30] */
#define MISC3_BIST_STATUS_MBIST_GO_2_MASK                          0x7fffffffc0000000
#define MISC3_BIST_STATUS_MBIST_GO_2_ALIGN                         0
#define MISC3_BIST_STATUS_MBIST_GO_2_BITS                          1
#define MISC3_BIST_STATUS_MBIST_GO_2_SHIFT                         30

/* MISC3 :: BIST_STATUS :: MBIST_GO_1 [29:29] */
#define MISC3_BIST_STATUS_MBIST_GO_1_MASK                          0x3fffffffe0000000
#define MISC3_BIST_STATUS_MBIST_GO_1_ALIGN                         0
#define MISC3_BIST_STATUS_MBIST_GO_1_BITS                          1
#define MISC3_BIST_STATUS_MBIST_GO_1_SHIFT                         29

/* MISC3 :: BIST_STATUS :: MBIST_GO_0 [28:28] */
#define MISC3_BIST_STATUS_MBIST_GO_0_MASK                          0x1ffffffff0000000
#define MISC3_BIST_STATUS_MBIST_GO_0_ALIGN                         0
#define MISC3_BIST_STATUS_MBIST_GO_0_BITS                          1
#define MISC3_BIST_STATUS_MBIST_GO_0_SHIFT                         28

/* MISC3 :: BIST_STATUS :: reserved1 [27:27] */
#define MISC3_BIST_STATUS_reserved1_MASK                           0xffffffff8000000
#define MISC3_BIST_STATUS_reserved1_ALIGN                          0
#define MISC3_BIST_STATUS_reserved1_BITS                           1
#define MISC3_BIST_STATUS_reserved1_SHIFT                          27

/* MISC3 :: BIST_STATUS :: MBIST_DONE_2 [26:26] */
#define MISC3_BIST_STATUS_MBIST_DONE_2_MASK                        0x7fffffffc000000
#define MISC3_BIST_STATUS_MBIST_DONE_2_ALIGN                       0
#define MISC3_BIST_STATUS_MBIST_DONE_2_BITS                        1
#define MISC3_BIST_STATUS_MBIST_DONE_2_SHIFT                       26

/* MISC3 :: BIST_STATUS :: MBIST_DONE_1 [25:25] */
#define MISC3_BIST_STATUS_MBIST_DONE_1_MASK                        0x3fffffffe000000
#define MISC3_BIST_STATUS_MBIST_DONE_1_ALIGN                       0
#define MISC3_BIST_STATUS_MBIST_DONE_1_BITS                        1
#define MISC3_BIST_STATUS_MBIST_DONE_1_SHIFT                       25

/* MISC3 :: BIST_STATUS :: MBIST_DONE_0 [24:24] */
#define MISC3_BIST_STATUS_MBIST_DONE_0_MASK                        0x1ffffffff000000
#define MISC3_BIST_STATUS_MBIST_DONE_0_ALIGN                       0
#define MISC3_BIST_STATUS_MBIST_DONE_0_BITS                        1
#define MISC3_BIST_STATUS_MBIST_DONE_0_SHIFT                       24

/* MISC3 :: BIST_STATUS :: reserved2 [23:06] */
#define MISC3_BIST_STATUS_reserved2_MASK                           0xffffffffffffc0
#define MISC3_BIST_STATUS_reserved2_ALIGN                          0
#define MISC3_BIST_STATUS_reserved2_BITS                           18
#define MISC3_BIST_STATUS_reserved2_SHIFT                          6

/* MISC3 :: BIST_STATUS :: MBIST_MBIST_MEMORY_GO_2 [05:04] */
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_2_MASK             0x3ffffffff0
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_2_ALIGN            0
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_2_BITS             2
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_2_SHIFT            4

/* MISC3 :: BIST_STATUS :: MBIST_MBIST_MEMORY_GO_1 [03:02] */
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_1_MASK             0xffffffffc
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_1_ALIGN            0
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_1_BITS             2
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_1_SHIFT            2

/* MISC3 :: BIST_STATUS :: MBIST_MBIST_MEMORY_GO_0 [01:00] */
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_0_MASK             0x3ffffffff
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_0_ALIGN            0
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_0_BITS             2
#define MISC3_BIST_STATUS_MBIST_MBIST_MEMORY_GO_0_SHIFT            0


/****************************************************************************
 * MISC3 :: RX_CHECKSUM
 ***************************************************************************/
/* MISC3 :: RX_CHECKSUM :: RX_CHECKSUM [31:00] */
#define MISC3_RX_CHECKSUM_RX_CHECKSUM_MASK                         0xffffffffffffffff
#define MISC3_RX_CHECKSUM_RX_CHECKSUM_ALIGN                        0
#define MISC3_RX_CHECKSUM_RX_CHECKSUM_BITS                         32
#define MISC3_RX_CHECKSUM_RX_CHECKSUM_SHIFT                        0


/****************************************************************************
 * MISC3 :: TX_CHECKSUM
 ***************************************************************************/
/* MISC3 :: TX_CHECKSUM :: TX_CHECKSUM [31:00] */
#define MISC3_TX_CHECKSUM_TX_CHECKSUM_MASK                         0xffffffffffffffff
#define MISC3_TX_CHECKSUM_TX_CHECKSUM_ALIGN                        0
#define MISC3_TX_CHECKSUM_TX_CHECKSUM_BITS                         32
#define MISC3_TX_CHECKSUM_TX_CHECKSUM_SHIFT                        0


/****************************************************************************
 * MISC3 :: ECO_CTRL_CORE
 ***************************************************************************/
/* MISC3 :: ECO_CTRL_CORE :: reserved0 [31:16] */
#define MISC3_ECO_CTRL_CORE_reserved0_MASK                         0xffffffffffff0000
#define MISC3_ECO_CTRL_CORE_reserved0_ALIGN                        0
#define MISC3_ECO_CTRL_CORE_reserved0_BITS                         16
#define MISC3_ECO_CTRL_CORE_reserved0_SHIFT                        16

/* MISC3 :: ECO_CTRL_CORE :: ECO_CORE_RST_N [15:00] */
#define MISC3_ECO_CTRL_CORE_ECO_CORE_RST_N_MASK                    0xffffffffffff
#define MISC3_ECO_CTRL_CORE_ECO_CORE_RST_N_ALIGN                   0
#define MISC3_ECO_CTRL_CORE_ECO_CORE_RST_N_BITS                    16
#define MISC3_ECO_CTRL_CORE_ECO_CORE_RST_N_SHIFT                   0


/****************************************************************************
 * MISC3 :: CSI_TEST_CTRL
 ***************************************************************************/
/* MISC3 :: CSI_TEST_CTRL :: ENABLE_CSI_TEST [31:31] */
#define MISC3_CSI_TEST_CTRL_ENABLE_CSI_TEST_MASK                   0xffffffff80000000
#define MISC3_CSI_TEST_CTRL_ENABLE_CSI_TEST_ALIGN                  0
#define MISC3_CSI_TEST_CTRL_ENABLE_CSI_TEST_BITS                   1
#define MISC3_CSI_TEST_CTRL_ENABLE_CSI_TEST_SHIFT                  31

/* MISC3 :: CSI_TEST_CTRL :: reserved0 [30:24] */
#define MISC3_CSI_TEST_CTRL_reserved0_MASK                         0x7fffffffff000000
#define MISC3_CSI_TEST_CTRL_reserved0_ALIGN                        0
#define MISC3_CSI_TEST_CTRL_reserved0_BITS                         7
#define MISC3_CSI_TEST_CTRL_reserved0_SHIFT                        24

/* MISC3 :: CSI_TEST_CTRL :: CSI_CLOCK_ENABLE [23:16] */
#define MISC3_CSI_TEST_CTRL_CSI_CLOCK_ENABLE_MASK                  0xffffffffff0000
#define MISC3_CSI_TEST_CTRL_CSI_CLOCK_ENABLE_ALIGN                 0
#define MISC3_CSI_TEST_CTRL_CSI_CLOCK_ENABLE_BITS                  8
#define MISC3_CSI_TEST_CTRL_CSI_CLOCK_ENABLE_SHIFT                 16

/* MISC3 :: CSI_TEST_CTRL :: CSI_SYNC [15:08] */
#define MISC3_CSI_TEST_CTRL_CSI_SYNC_MASK                          0xffffffffff00
#define MISC3_CSI_TEST_CTRL_CSI_SYNC_ALIGN                         0
#define MISC3_CSI_TEST_CTRL_CSI_SYNC_BITS                          8
#define MISC3_CSI_TEST_CTRL_CSI_SYNC_SHIFT                         8

/* MISC3 :: CSI_TEST_CTRL :: CSI_DATA [07:00] */
#define MISC3_CSI_TEST_CTRL_CSI_DATA_MASK                          0xffffffffff
#define MISC3_CSI_TEST_CTRL_CSI_DATA_ALIGN                         0
#define MISC3_CSI_TEST_CTRL_CSI_DATA_BITS                          8
#define MISC3_CSI_TEST_CTRL_CSI_DATA_SHIFT                         0


/****************************************************************************
 * MISC3 :: HD_DVI_TEST_CTRL
 ***************************************************************************/
/* MISC3 :: HD_DVI_TEST_CTRL :: reserved0 [31:25] */
#define MISC3_HD_DVI_TEST_CTRL_reserved0_MASK                      0xfffffffffe000000
#define MISC3_HD_DVI_TEST_CTRL_reserved0_ALIGN                     0
#define MISC3_HD_DVI_TEST_CTRL_reserved0_BITS                      7
#define MISC3_HD_DVI_TEST_CTRL_reserved0_SHIFT                     25

/* MISC3 :: HD_DVI_TEST_CTRL :: POS_VIDO_VBLANK_N [24:24] */
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_VBLANK_N_MASK              0x1ffffffff000000
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_VBLANK_N_ALIGN             0
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_VBLANK_N_BITS              1
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_VBLANK_N_SHIFT             24

/* MISC3 :: HD_DVI_TEST_CTRL :: NEG_VIDO_DVI_DATA [23:12] */
#define MISC3_HD_DVI_TEST_CTRL_NEG_VIDO_DVI_DATA_MASK              0xfffffffffff000
#define MISC3_HD_DVI_TEST_CTRL_NEG_VIDO_DVI_DATA_ALIGN             0
#define MISC3_HD_DVI_TEST_CTRL_NEG_VIDO_DVI_DATA_BITS              12
#define MISC3_HD_DVI_TEST_CTRL_NEG_VIDO_DVI_DATA_SHIFT             12

/* MISC3 :: HD_DVI_TEST_CTRL :: POS_VIDO_DVI_DATA [11:00] */
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_DVI_DATA_MASK              0xfffffffffff
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_DVI_DATA_ALIGN             0
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_DVI_DATA_BITS              12
#define MISC3_HD_DVI_TEST_CTRL_POS_VIDO_DVI_DATA_SHIFT             0


/****************************************************************************
 * BCM70012_MISC_TOP_MISC_PERST
 ***************************************************************************/
/****************************************************************************
 * MISC_PERST :: ECO_CTRL_PERST
 ***************************************************************************/
/* MISC_PERST :: ECO_CTRL_PERST :: reserved0 [31:16] */
#define MISC_PERST_ECO_CTRL_PERST_reserved0_MASK                   0xffffffffffff0000
#define MISC_PERST_ECO_CTRL_PERST_reserved0_ALIGN                  0
#define MISC_PERST_ECO_CTRL_PERST_reserved0_BITS                   16
#define MISC_PERST_ECO_CTRL_PERST_reserved0_SHIFT                  16

/* MISC_PERST :: ECO_CTRL_PERST :: ECO_PERST_N [15:00] */
#define MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_MASK                 0xffffffffffff
#define MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_ALIGN                0
#define MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_BITS                 16
#define MISC_PERST_ECO_CTRL_PERST_ECO_PERST_N_SHIFT                0


/****************************************************************************
 * MISC_PERST :: DECODER_CTRL
 ***************************************************************************/
/* MISC_PERST :: DECODER_CTRL :: reserved0 [31:05] */
#define MISC_PERST_DECODER_CTRL_reserved0_MASK                     0xffffffffffffffe0
#define MISC_PERST_DECODER_CTRL_reserved0_ALIGN                    0
#define MISC_PERST_DECODER_CTRL_reserved0_BITS                     27
#define MISC_PERST_DECODER_CTRL_reserved0_SHIFT                    5

/* MISC_PERST :: DECODER_CTRL :: STOP_BCM7412_CLK [04:04] */
#define MISC_PERST_DECODER_CTRL_STOP_BCM7412_CLK_MASK              0x1ffffffff0
#define MISC_PERST_DECODER_CTRL_STOP_BCM7412_CLK_ALIGN             0
#define MISC_PERST_DECODER_CTRL_STOP_BCM7412_CLK_BITS              1
#define MISC_PERST_DECODER_CTRL_STOP_BCM7412_CLK_SHIFT             4

/* MISC_PERST :: DECODER_CTRL :: reserved1 [03:01] */
#define MISC_PERST_DECODER_CTRL_reserved1_MASK                     0xffffffffe
#define MISC_PERST_DECODER_CTRL_reserved1_ALIGN                    0
#define MISC_PERST_DECODER_CTRL_reserved1_BITS                     3
#define MISC_PERST_DECODER_CTRL_reserved1_SHIFT                    1

/* MISC_PERST :: DECODER_CTRL :: BCM7412_RESET [00:00] */
#define MISC_PERST_DECODER_CTRL_BCM7412_RESET_MASK                 0x1ffffffff
#define MISC_PERST_DECODER_CTRL_BCM7412_RESET_ALIGN                0
#define MISC_PERST_DECODER_CTRL_BCM7412_RESET_BITS                 1
#define MISC_PERST_DECODER_CTRL_BCM7412_RESET_SHIFT                0


/****************************************************************************
 * MISC_PERST :: CCE_STATUS
 ***************************************************************************/
/* MISC_PERST :: CCE_STATUS :: CCE_DONE [31:31] */
#define MISC_PERST_CCE_STATUS_CCE_DONE_MASK                        0xffffffff80000000
#define MISC_PERST_CCE_STATUS_CCE_DONE_ALIGN                       0
#define MISC_PERST_CCE_STATUS_CCE_DONE_BITS                        1
#define MISC_PERST_CCE_STATUS_CCE_DONE_SHIFT                       31

/* MISC_PERST :: CCE_STATUS :: reserved0 [30:03] */
#define MISC_PERST_CCE_STATUS_reserved0_MASK                       0x7ffffffffffffff8
#define MISC_PERST_CCE_STATUS_reserved0_ALIGN                      0
#define MISC_PERST_CCE_STATUS_reserved0_BITS                       28
#define MISC_PERST_CCE_STATUS_reserved0_SHIFT                      3

/* MISC_PERST :: CCE_STATUS :: CCE_BAD_GISB_ACCESS [02:02] */
#define MISC_PERST_CCE_STATUS_CCE_BAD_GISB_ACCESS_MASK             0x7fffffffc
#define MISC_PERST_CCE_STATUS_CCE_BAD_GISB_ACCESS_ALIGN            0
#define MISC_PERST_CCE_STATUS_CCE_BAD_GISB_ACCESS_BITS             1
#define MISC_PERST_CCE_STATUS_CCE_BAD_GISB_ACCESS_SHIFT            2

/* MISC_PERST :: CCE_STATUS :: CCE_BAD_I2C_ACCESS [01:01] */
#define MISC_PERST_CCE_STATUS_CCE_BAD_I2C_ACCESS_MASK              0x3fffffffe
#define MISC_PERST_CCE_STATUS_CCE_BAD_I2C_ACCESS_ALIGN             0
#define MISC_PERST_CCE_STATUS_CCE_BAD_I2C_ACCESS_BITS              1
#define MISC_PERST_CCE_STATUS_CCE_BAD_I2C_ACCESS_SHIFT             1

/* MISC_PERST :: CCE_STATUS :: CCE_BAD_SECTION_ID [00:00] */
#define MISC_PERST_CCE_STATUS_CCE_BAD_SECTION_ID_MASK              0x1ffffffff
#define MISC_PERST_CCE_STATUS_CCE_BAD_SECTION_ID_ALIGN             0
#define MISC_PERST_CCE_STATUS_CCE_BAD_SECTION_ID_BITS              1
#define MISC_PERST_CCE_STATUS_CCE_BAD_SECTION_ID_SHIFT             0


/****************************************************************************
 * MISC_PERST :: PCIE_DEBUG
 ***************************************************************************/
/* MISC_PERST :: PCIE_DEBUG :: reserved0 [31:14] */
#define MISC_PERST_PCIE_DEBUG_reserved0_MASK                       0xffffffffffffc000
#define MISC_PERST_PCIE_DEBUG_reserved0_ALIGN                      0
#define MISC_PERST_PCIE_DEBUG_reserved0_BITS                       18
#define MISC_PERST_PCIE_DEBUG_reserved0_SHIFT                      14

/* MISC_PERST :: PCIE_DEBUG :: DATALINKATTN [13:13] */
#define MISC_PERST_PCIE_DEBUG_DATALINKATTN_MASK                    0x3fffffffe000
#define MISC_PERST_PCIE_DEBUG_DATALINKATTN_ALIGN                   0
#define MISC_PERST_PCIE_DEBUG_DATALINKATTN_BITS                    1
#define MISC_PERST_PCIE_DEBUG_DATALINKATTN_SHIFT                   13

/* MISC_PERST :: PCIE_DEBUG :: PHYLINKATTN [12:12] */
#define MISC_PERST_PCIE_DEBUG_PHYLINKATTN_MASK                     0x1ffffffff000
#define MISC_PERST_PCIE_DEBUG_PHYLINKATTN_ALIGN                    0
#define MISC_PERST_PCIE_DEBUG_PHYLINKATTN_BITS                     1
#define MISC_PERST_PCIE_DEBUG_PHYLINKATTN_SHIFT                    12

/* MISC_PERST :: PCIE_DEBUG :: PLL_VCO_RESCUE [11:11] */
#define MISC_PERST_PCIE_DEBUG_PLL_VCO_RESCUE_MASK                  0xffffffff800
#define MISC_PERST_PCIE_DEBUG_PLL_VCO_RESCUE_ALIGN                 0
#define MISC_PERST_PCIE_DEBUG_PLL_VCO_RESCUE_BITS                  1
#define MISC_PERST_PCIE_DEBUG_PLL_VCO_RESCUE_SHIFT                 11

/* MISC_PERST :: PCIE_DEBUG :: PLL_PDN_OVERRIDE [10:10] */
#define MISC_PERST_PCIE_DEBUG_PLL_PDN_OVERRIDE_MASK                0x7fffffffc00
#define MISC_PERST_PCIE_DEBUG_PLL_PDN_OVERRIDE_ALIGN               0
#define MISC_PERST_PCIE_DEBUG_PLL_PDN_OVERRIDE_BITS                1
#define MISC_PERST_PCIE_DEBUG_PLL_PDN_OVERRIDE_SHIFT               10

/* MISC_PERST :: PCIE_DEBUG :: DATA_LINKUP [09:09] */
#define MISC_PERST_PCIE_DEBUG_DATA_LINKUP_MASK                     0x3fffffffe00
#define MISC_PERST_PCIE_DEBUG_DATA_LINKUP_ALIGN                    0
#define MISC_PERST_PCIE_DEBUG_DATA_LINKUP_BITS                     1
#define MISC_PERST_PCIE_DEBUG_DATA_LINKUP_SHIFT                    9

/* MISC_PERST :: PCIE_DEBUG :: PHY_LINKUP [08:08] */
#define MISC_PERST_PCIE_DEBUG_PHY_LINKUP_MASK                      0x1ffffffff00
#define MISC_PERST_PCIE_DEBUG_PHY_LINKUP_ALIGN                     0
#define MISC_PERST_PCIE_DEBUG_PHY_LINKUP_BITS                      1
#define MISC_PERST_PCIE_DEBUG_PHY_LINKUP_SHIFT                     8

/* MISC_PERST :: PCIE_DEBUG :: reserved1 [07:04] */
#define MISC_PERST_PCIE_DEBUG_reserved1_MASK                       0xfffffffff0
#define MISC_PERST_PCIE_DEBUG_reserved1_ALIGN                      0
#define MISC_PERST_PCIE_DEBUG_reserved1_BITS                       4
#define MISC_PERST_PCIE_DEBUG_reserved1_SHIFT                      4

/* MISC_PERST :: PCIE_DEBUG :: PCIE_TMUX_SEL [03:00] */
#define MISC_PERST_PCIE_DEBUG_PCIE_TMUX_SEL_MASK                   0xfffffffff
#define MISC_PERST_PCIE_DEBUG_PCIE_TMUX_SEL_ALIGN                  0
#define MISC_PERST_PCIE_DEBUG_PCIE_TMUX_SEL_BITS                   4
#define MISC_PERST_PCIE_DEBUG_PCIE_TMUX_SEL_SHIFT                  0


/****************************************************************************
 * MISC_PERST :: VREG_CTRL
 ***************************************************************************/
/* MISC_PERST :: VREG_CTRL :: reserved0 [31:08] */
#define MISC_PERST_VREG_CTRL_reserved0_MASK                        0xffffffffffffff00
#define MISC_PERST_VREG_CTRL_reserved0_ALIGN                       0
#define MISC_PERST_VREG_CTRL_reserved0_BITS                        24
#define MISC_PERST_VREG_CTRL_reserved0_SHIFT                       8

/* MISC_PERST :: VREG_CTRL :: VREG1P2_SEL [07:04] */
#define MISC_PERST_VREG_CTRL_VREG1P2_SEL_MASK                      0xfffffffff0
#define MISC_PERST_VREG_CTRL_VREG1P2_SEL_ALIGN                     0
#define MISC_PERST_VREG_CTRL_VREG1P2_SEL_BITS                      4
#define MISC_PERST_VREG_CTRL_VREG1P2_SEL_SHIFT                     4

/* MISC_PERST :: VREG_CTRL :: VREG2P5_SEL [03:00] */
#define MISC_PERST_VREG_CTRL_VREG2P5_SEL_MASK                      0xfffffffff
#define MISC_PERST_VREG_CTRL_VREG2P5_SEL_ALIGN                     0
#define MISC_PERST_VREG_CTRL_VREG2P5_SEL_BITS                      4
#define MISC_PERST_VREG_CTRL_VREG2P5_SEL_SHIFT                     0


/****************************************************************************
 * BCM70012_MISC_TOP_GISB_ARBITER
 ***************************************************************************/
/****************************************************************************
 * GISB_ARBITER :: REVISION
 ***************************************************************************/
/* GISB_ARBITER :: REVISION :: reserved0 [31:16] */
#define GISB_ARBITER_REVISION_reserved0_MASK                       0xffffffffffff0000
#define GISB_ARBITER_REVISION_reserved0_ALIGN                      0
#define GISB_ARBITER_REVISION_reserved0_BITS                       16
#define GISB_ARBITER_REVISION_reserved0_SHIFT                      16

/* GISB_ARBITER :: REVISION :: MAJOR [15:08] */
#define GISB_ARBITER_REVISION_MAJOR_MASK                           0xffffffffff00
#define GISB_ARBITER_REVISION_MAJOR_ALIGN                          0
#define GISB_ARBITER_REVISION_MAJOR_BITS                           8
#define GISB_ARBITER_REVISION_MAJOR_SHIFT                          8

/* GISB_ARBITER :: REVISION :: MINOR [07:00] */
#define GISB_ARBITER_REVISION_MINOR_MASK                           0xffffffffff
#define GISB_ARBITER_REVISION_MINOR_ALIGN                          0
#define GISB_ARBITER_REVISION_MINOR_BITS                           8
#define GISB_ARBITER_REVISION_MINOR_SHIFT                          0


/****************************************************************************
 * GISB_ARBITER :: SCRATCH
 ***************************************************************************/
/* GISB_ARBITER :: SCRATCH :: scratch_bit [31:00] */
#define GISB_ARBITER_SCRATCH_scratch_bit_MASK                      0xffffffffffffffff
#define GISB_ARBITER_SCRATCH_scratch_bit_ALIGN                     0
#define GISB_ARBITER_SCRATCH_scratch_bit_BITS                      32
#define GISB_ARBITER_SCRATCH_scratch_bit_SHIFT                     0


/****************************************************************************
 * GISB_ARBITER :: REQ_MASK
 ***************************************************************************/
/* GISB_ARBITER :: REQ_MASK :: reserved0 [31:06] */
#define GISB_ARBITER_REQ_MASK_reserved0_MASK                       0xffffffffffffffc0
#define GISB_ARBITER_REQ_MASK_reserved0_ALIGN                      0
#define GISB_ARBITER_REQ_MASK_reserved0_BITS                       26
#define GISB_ARBITER_REQ_MASK_reserved0_SHIFT                      6

/* GISB_ARBITER :: REQ_MASK :: bsp [05:05] */
#define GISB_ARBITER_REQ_MASK_bsp_MASK                             0x3fffffffe0
#define GISB_ARBITER_REQ_MASK_bsp_ALIGN                            0
#define GISB_ARBITER_REQ_MASK_bsp_BITS                             1
#define GISB_ARBITER_REQ_MASK_bsp_SHIFT                            5
#define GISB_ARBITER_REQ_MASK_bsp_UNMASK                           0

/* GISB_ARBITER :: REQ_MASK :: tgt [04:04] */
#define GISB_ARBITER_REQ_MASK_tgt_MASK                             0x1ffffffff0
#define GISB_ARBITER_REQ_MASK_tgt_ALIGN                            0
#define GISB_ARBITER_REQ_MASK_tgt_BITS                             1
#define GISB_ARBITER_REQ_MASK_tgt_SHIFT                            4
#define GISB_ARBITER_REQ_MASK_tgt_UNMASK                           0

/* GISB_ARBITER :: REQ_MASK :: aes [03:03] */
#define GISB_ARBITER_REQ_MASK_aes_MASK                             0xffffffff8
#define GISB_ARBITER_REQ_MASK_aes_ALIGN                            0
#define GISB_ARBITER_REQ_MASK_aes_BITS                             1
#define GISB_ARBITER_REQ_MASK_aes_SHIFT                            3
#define GISB_ARBITER_REQ_MASK_aes_UNMASK                           0

/* GISB_ARBITER :: REQ_MASK :: dci [02:02] */
#define GISB_ARBITER_REQ_MASK_dci_MASK                             0x7fffffffc
#define GISB_ARBITER_REQ_MASK_dci_ALIGN                            0
#define GISB_ARBITER_REQ_MASK_dci_BITS                             1
#define GISB_ARBITER_REQ_MASK_dci_SHIFT                            2
#define GISB_ARBITER_REQ_MASK_dci_UNMASK                           0

/* GISB_ARBITER :: REQ_MASK :: cce [01:01] */
#define GISB_ARBITER_REQ_MASK_cce_MASK                             0x3fffffffe
#define GISB_ARBITER_REQ_MASK_cce_ALIGN                            0
#define GISB_ARBITER_REQ_MASK_cce_BITS                             1
#define GISB_ARBITER_REQ_MASK_cce_SHIFT                            1
#define GISB_ARBITER_REQ_MASK_cce_UNMASK                           0

/* GISB_ARBITER :: REQ_MASK :: dbu [00:00] */
#define GISB_ARBITER_REQ_MASK_dbu_MASK                             0x1ffffffff
#define GISB_ARBITER_REQ_MASK_dbu_ALIGN                            0
#define GISB_ARBITER_REQ_MASK_dbu_BITS                             1
#define GISB_ARBITER_REQ_MASK_dbu_SHIFT                            0
#define GISB_ARBITER_REQ_MASK_dbu_UNMASK                           0


/****************************************************************************
 * GISB_ARBITER :: TIMER
 ***************************************************************************/
/* GISB_ARBITER :: TIMER :: hi_count [31:16] */
#define GISB_ARBITER_TIMER_hi_count_MASK                           0xffffffffffff0000
#define GISB_ARBITER_TIMER_hi_count_ALIGN                          0
#define GISB_ARBITER_TIMER_hi_count_BITS                           16
#define GISB_ARBITER_TIMER_hi_count_SHIFT                          16

/* GISB_ARBITER :: TIMER :: lo_count [15:00] */
#define GISB_ARBITER_TIMER_lo_count_MASK                           0xffffffffffff
#define GISB_ARBITER_TIMER_lo_count_ALIGN                          0
#define GISB_ARBITER_TIMER_lo_count_BITS                           16
#define GISB_ARBITER_TIMER_lo_count_SHIFT                          0


/****************************************************************************
 * GISB_ARBITER :: BP_CTRL
 ***************************************************************************/
/* GISB_ARBITER :: BP_CTRL :: reserved0 [31:02] */
#define GISB_ARBITER_BP_CTRL_reserved0_MASK                        0xfffffffffffffffc
#define GISB_ARBITER_BP_CTRL_reserved0_ALIGN                       0
#define GISB_ARBITER_BP_CTRL_reserved0_BITS                        30
#define GISB_ARBITER_BP_CTRL_reserved0_SHIFT                       2

/* GISB_ARBITER :: BP_CTRL :: breakpoint_tea [01:01] */
#define GISB_ARBITER_BP_CTRL_breakpoint_tea_MASK                   0x3fffffffe
#define GISB_ARBITER_BP_CTRL_breakpoint_tea_ALIGN                  0
#define GISB_ARBITER_BP_CTRL_breakpoint_tea_BITS                   1
#define GISB_ARBITER_BP_CTRL_breakpoint_tea_SHIFT                  1
#define GISB_ARBITER_BP_CTRL_breakpoint_tea_DISABLE                0
#define GISB_ARBITER_BP_CTRL_breakpoint_tea_ENABLE                 1

/* GISB_ARBITER :: BP_CTRL :: repeat_capture [00:00] */
#define GISB_ARBITER_BP_CTRL_repeat_capture_MASK                   0x1ffffffff
#define GISB_ARBITER_BP_CTRL_repeat_capture_ALIGN                  0
#define GISB_ARBITER_BP_CTRL_repeat_capture_BITS                   1
#define GISB_ARBITER_BP_CTRL_repeat_capture_SHIFT                  0
#define GISB_ARBITER_BP_CTRL_repeat_capture_DISABLE                0
#define GISB_ARBITER_BP_CTRL_repeat_capture_ENABLE                 1


/****************************************************************************
 * GISB_ARBITER :: BP_CAP_CLR
 ***************************************************************************/
/* GISB_ARBITER :: BP_CAP_CLR :: reserved0 [31:01] */
#define GISB_ARBITER_BP_CAP_CLR_reserved0_MASK                     0xfffffffffffffffe
#define GISB_ARBITER_BP_CAP_CLR_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_CAP_CLR_reserved0_BITS                     31
#define GISB_ARBITER_BP_CAP_CLR_reserved0_SHIFT                    1

/* GISB_ARBITER :: BP_CAP_CLR :: clear [00:00] */
#define GISB_ARBITER_BP_CAP_CLR_clear_MASK                         0x1ffffffff
#define GISB_ARBITER_BP_CAP_CLR_clear_ALIGN                        0
#define GISB_ARBITER_BP_CAP_CLR_clear_BITS                         1
#define GISB_ARBITER_BP_CAP_CLR_clear_SHIFT                        0


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_0
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_0 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_0_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_0_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_0_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_0_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_0
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_0 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_0_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_0_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_0_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_0_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_0
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_0 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_0_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_0_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_0_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_0_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_0 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_0_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_0_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_0_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_0_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_0_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_0_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_0 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_0_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_0_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_0_aes_BITS                            1
#define GISB_ARBITER_BP_READ_0_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_0_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_0_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_0 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_0_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_0_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_0_fve_BITS                            1
#define GISB_ARBITER_BP_READ_0_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_0_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_0_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_0 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_0_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_0_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_0_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_0_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_0_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_0_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_0 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_0_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_0_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_0_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_0_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_0_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_0_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_0 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_0_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_0_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_0_cce_BITS                            1
#define GISB_ARBITER_BP_READ_0_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_0_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_0_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_0
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_0 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_0_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_0_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_0_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_0_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_0 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_0_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_0_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_0_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_0_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_0_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_0_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_0 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_0_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_0_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_0_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_0_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_0_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_0_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_0 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_0_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_0_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_0_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_0_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_0_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_0_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_0 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_0_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_0_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_0_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_0_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_0_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_0_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_0 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_0_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_0_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_0_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_0_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_0_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_0_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_0 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_0_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_0_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_0_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_0_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_0_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_0_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_0
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_0 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_0_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_0_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_0_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_0_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_0 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_0_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_0_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_0_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_0_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_0_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_0_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_0 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_0_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_0_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_0_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_0_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_0_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_0_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_0 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_0_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_0_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_0_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_0_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_0_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_0_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_1
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_1 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_1_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_1_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_1_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_1_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_1
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_1 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_1_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_1_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_1_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_1_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_1
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_1 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_1_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_1_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_1_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_1_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_1 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_1_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_1_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_1_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_1_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_1_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_1_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_1 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_1_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_1_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_1_aes_BITS                            1
#define GISB_ARBITER_BP_READ_1_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_1_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_1_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_1 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_1_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_1_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_1_fve_BITS                            1
#define GISB_ARBITER_BP_READ_1_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_1_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_1_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_1 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_1_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_1_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_1_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_1_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_1_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_1_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_1 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_1_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_1_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_1_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_1_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_1_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_1_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_1 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_1_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_1_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_1_cce_BITS                            1
#define GISB_ARBITER_BP_READ_1_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_1_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_1_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_1
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_1 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_1_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_1_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_1_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_1_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_1 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_1_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_1_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_1_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_1_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_1_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_1_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_1 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_1_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_1_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_1_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_1_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_1_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_1_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_1 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_1_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_1_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_1_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_1_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_1_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_1_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_1 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_1_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_1_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_1_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_1_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_1_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_1_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_1 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_1_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_1_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_1_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_1_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_1_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_1_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_1 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_1_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_1_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_1_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_1_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_1_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_1_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_1
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_1 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_1_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_1_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_1_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_1_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_1 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_1_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_1_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_1_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_1_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_1_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_1_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_1 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_1_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_1_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_1_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_1_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_1_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_1_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_1 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_1_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_1_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_1_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_1_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_1_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_1_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_2
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_2 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_2_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_2_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_2_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_2_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_2
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_2 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_2_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_2_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_2_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_2_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_2
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_2 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_2_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_2_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_2_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_2_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_2 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_2_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_2_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_2_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_2_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_2_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_2_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_2 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_2_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_2_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_2_aes_BITS                            1
#define GISB_ARBITER_BP_READ_2_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_2_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_2_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_2 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_2_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_2_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_2_fve_BITS                            1
#define GISB_ARBITER_BP_READ_2_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_2_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_2_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_2 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_2_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_2_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_2_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_2_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_2_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_2_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_2 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_2_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_2_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_2_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_2_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_2_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_2_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_2 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_2_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_2_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_2_cce_BITS                            1
#define GISB_ARBITER_BP_READ_2_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_2_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_2_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_2
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_2 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_2_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_2_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_2_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_2_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_2 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_2_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_2_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_2_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_2_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_2_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_2_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_2 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_2_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_2_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_2_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_2_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_2_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_2_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_2 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_2_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_2_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_2_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_2_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_2_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_2_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_2 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_2_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_2_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_2_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_2_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_2_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_2_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_2 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_2_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_2_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_2_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_2_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_2_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_2_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_2 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_2_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_2_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_2_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_2_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_2_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_2_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_2
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_2 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_2_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_2_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_2_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_2_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_2 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_2_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_2_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_2_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_2_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_2_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_2_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_2 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_2_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_2_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_2_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_2_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_2_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_2_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_2 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_2_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_2_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_2_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_2_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_2_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_2_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_3
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_3 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_3_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_3_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_3_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_3_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_3
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_3 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_3_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_3_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_3_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_3_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_3
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_3 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_3_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_3_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_3_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_3_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_3 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_3_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_3_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_3_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_3_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_3_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_3_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_3 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_3_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_3_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_3_aes_BITS                            1
#define GISB_ARBITER_BP_READ_3_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_3_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_3_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_3 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_3_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_3_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_3_fve_BITS                            1
#define GISB_ARBITER_BP_READ_3_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_3_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_3_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_3 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_3_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_3_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_3_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_3_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_3_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_3_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_3 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_3_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_3_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_3_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_3_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_3_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_3_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_3 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_3_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_3_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_3_cce_BITS                            1
#define GISB_ARBITER_BP_READ_3_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_3_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_3_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_3
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_3 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_3_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_3_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_3_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_3_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_3 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_3_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_3_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_3_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_3_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_3_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_3_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_3 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_3_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_3_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_3_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_3_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_3_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_3_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_3 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_3_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_3_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_3_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_3_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_3_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_3_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_3 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_3_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_3_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_3_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_3_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_3_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_3_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_3 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_3_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_3_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_3_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_3_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_3_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_3_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_3 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_3_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_3_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_3_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_3_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_3_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_3_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_3
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_3 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_3_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_3_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_3_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_3_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_3 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_3_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_3_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_3_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_3_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_3_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_3_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_3 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_3_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_3_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_3_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_3_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_3_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_3_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_3 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_3_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_3_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_3_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_3_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_3_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_3_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_4
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_4 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_4_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_4_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_4_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_4_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_4
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_4 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_4_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_4_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_4_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_4_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_4
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_4 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_4_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_4_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_4_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_4_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_4 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_4_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_4_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_4_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_4_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_4_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_4_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_4 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_4_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_4_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_4_aes_BITS                            1
#define GISB_ARBITER_BP_READ_4_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_4_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_4_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_4 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_4_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_4_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_4_fve_BITS                            1
#define GISB_ARBITER_BP_READ_4_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_4_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_4_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_4 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_4_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_4_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_4_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_4_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_4_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_4_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_4 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_4_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_4_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_4_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_4_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_4_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_4_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_4 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_4_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_4_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_4_cce_BITS                            1
#define GISB_ARBITER_BP_READ_4_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_4_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_4_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_4
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_4 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_4_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_4_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_4_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_4_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_4 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_4_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_4_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_4_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_4_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_4_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_4_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_4 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_4_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_4_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_4_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_4_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_4_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_4_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_4 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_4_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_4_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_4_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_4_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_4_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_4_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_4 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_4_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_4_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_4_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_4_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_4_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_4_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_4 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_4_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_4_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_4_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_4_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_4_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_4_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_4 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_4_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_4_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_4_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_4_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_4_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_4_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_4
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_4 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_4_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_4_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_4_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_4_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_4 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_4_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_4_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_4_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_4_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_4_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_4_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_4 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_4_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_4_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_4_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_4_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_4_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_4_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_4 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_4_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_4_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_4_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_4_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_4_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_4_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_5
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_5 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_5_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_5_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_5_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_5_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_5
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_5 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_5_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_5_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_5_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_5_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_5
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_5 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_5_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_5_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_5_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_5_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_5 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_5_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_5_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_5_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_5_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_5_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_5_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_5 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_5_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_5_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_5_aes_BITS                            1
#define GISB_ARBITER_BP_READ_5_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_5_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_5_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_5 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_5_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_5_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_5_fve_BITS                            1
#define GISB_ARBITER_BP_READ_5_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_5_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_5_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_5 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_5_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_5_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_5_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_5_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_5_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_5_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_5 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_5_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_5_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_5_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_5_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_5_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_5_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_5 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_5_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_5_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_5_cce_BITS                            1
#define GISB_ARBITER_BP_READ_5_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_5_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_5_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_5
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_5 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_5_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_5_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_5_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_5_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_5 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_5_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_5_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_5_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_5_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_5_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_5_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_5 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_5_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_5_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_5_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_5_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_5_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_5_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_5 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_5_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_5_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_5_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_5_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_5_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_5_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_5 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_5_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_5_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_5_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_5_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_5_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_5_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_5 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_5_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_5_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_5_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_5_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_5_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_5_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_5 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_5_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_5_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_5_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_5_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_5_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_5_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_5
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_5 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_5_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_5_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_5_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_5_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_5 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_5_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_5_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_5_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_5_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_5_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_5_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_5 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_5_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_5_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_5_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_5_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_5_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_5_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_5 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_5_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_5_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_5_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_5_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_5_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_5_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_6
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_6 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_6_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_6_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_6_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_6_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_6
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_6 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_6_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_6_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_6_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_6_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_6
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_6 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_6_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_6_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_6_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_6_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_6 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_6_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_6_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_6_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_6_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_6_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_6_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_6 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_6_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_6_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_6_aes_BITS                            1
#define GISB_ARBITER_BP_READ_6_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_6_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_6_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_6 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_6_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_6_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_6_fve_BITS                            1
#define GISB_ARBITER_BP_READ_6_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_6_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_6_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_6 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_6_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_6_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_6_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_6_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_6_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_6_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_6 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_6_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_6_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_6_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_6_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_6_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_6_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_6 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_6_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_6_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_6_cce_BITS                            1
#define GISB_ARBITER_BP_READ_6_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_6_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_6_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_6
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_6 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_6_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_6_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_6_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_6_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_6 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_6_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_6_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_6_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_6_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_6_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_6_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_6 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_6_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_6_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_6_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_6_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_6_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_6_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_6 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_6_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_6_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_6_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_6_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_6_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_6_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_6 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_6_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_6_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_6_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_6_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_6_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_6_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_6 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_6_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_6_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_6_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_6_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_6_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_6_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_6 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_6_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_6_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_6_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_6_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_6_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_6_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_6
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_6 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_6_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_6_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_6_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_6_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_6 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_6_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_6_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_6_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_6_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_6_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_6_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_6 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_6_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_6_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_6_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_6_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_6_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_6_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_6 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_6_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_6_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_6_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_6_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_6_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_6_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_START_ADDR_7
 ***************************************************************************/
/* GISB_ARBITER :: BP_START_ADDR_7 :: start [31:00] */
#define GISB_ARBITER_BP_START_ADDR_7_start_MASK                    0xffffffffffffffff
#define GISB_ARBITER_BP_START_ADDR_7_start_ALIGN                   0
#define GISB_ARBITER_BP_START_ADDR_7_start_BITS                    32
#define GISB_ARBITER_BP_START_ADDR_7_start_SHIFT                   0


/****************************************************************************
 * GISB_ARBITER :: BP_END_ADDR_7
 ***************************************************************************/
/* GISB_ARBITER :: BP_END_ADDR_7 :: end [31:00] */
#define GISB_ARBITER_BP_END_ADDR_7_end_MASK                        0xffffffffffffffff
#define GISB_ARBITER_BP_END_ADDR_7_end_ALIGN                       0
#define GISB_ARBITER_BP_END_ADDR_7_end_BITS                        32
#define GISB_ARBITER_BP_END_ADDR_7_end_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: BP_READ_7
 ***************************************************************************/
/* GISB_ARBITER :: BP_READ_7 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_READ_7_reserved0_MASK                      0xffffffffffffffc0
#define GISB_ARBITER_BP_READ_7_reserved0_ALIGN                     0
#define GISB_ARBITER_BP_READ_7_reserved0_BITS                      26
#define GISB_ARBITER_BP_READ_7_reserved0_SHIFT                     6

/* GISB_ARBITER :: BP_READ_7 :: bsp [05:05] */
#define GISB_ARBITER_BP_READ_7_bsp_MASK                            0x3fffffffe0
#define GISB_ARBITER_BP_READ_7_bsp_ALIGN                           0
#define GISB_ARBITER_BP_READ_7_bsp_BITS                            1
#define GISB_ARBITER_BP_READ_7_bsp_SHIFT                           5
#define GISB_ARBITER_BP_READ_7_bsp_DISABLE                         0
#define GISB_ARBITER_BP_READ_7_bsp_ENABLE                          1

/* GISB_ARBITER :: BP_READ_7 :: aes [04:04] */
#define GISB_ARBITER_BP_READ_7_aes_MASK                            0x1ffffffff0
#define GISB_ARBITER_BP_READ_7_aes_ALIGN                           0
#define GISB_ARBITER_BP_READ_7_aes_BITS                            1
#define GISB_ARBITER_BP_READ_7_aes_SHIFT                           4
#define GISB_ARBITER_BP_READ_7_aes_DISABLE                         0
#define GISB_ARBITER_BP_READ_7_aes_ENABLE                          1

/* GISB_ARBITER :: BP_READ_7 :: fve [03:03] */
#define GISB_ARBITER_BP_READ_7_fve_MASK                            0xffffffff8
#define GISB_ARBITER_BP_READ_7_fve_ALIGN                           0
#define GISB_ARBITER_BP_READ_7_fve_BITS                            1
#define GISB_ARBITER_BP_READ_7_fve_SHIFT                           3
#define GISB_ARBITER_BP_READ_7_fve_DISABLE                         0
#define GISB_ARBITER_BP_READ_7_fve_ENABLE                          1

/* GISB_ARBITER :: BP_READ_7 :: tgt [02:02] */
#define GISB_ARBITER_BP_READ_7_tgt_MASK                            0x7fffffffc
#define GISB_ARBITER_BP_READ_7_tgt_ALIGN                           0
#define GISB_ARBITER_BP_READ_7_tgt_BITS                            1
#define GISB_ARBITER_BP_READ_7_tgt_SHIFT                           2
#define GISB_ARBITER_BP_READ_7_tgt_DISABLE                         0
#define GISB_ARBITER_BP_READ_7_tgt_ENABLE                          1

/* GISB_ARBITER :: BP_READ_7 :: dbu [01:01] */
#define GISB_ARBITER_BP_READ_7_dbu_MASK                            0x3fffffffe
#define GISB_ARBITER_BP_READ_7_dbu_ALIGN                           0
#define GISB_ARBITER_BP_READ_7_dbu_BITS                            1
#define GISB_ARBITER_BP_READ_7_dbu_SHIFT                           1
#define GISB_ARBITER_BP_READ_7_dbu_DISABLE                         0
#define GISB_ARBITER_BP_READ_7_dbu_ENABLE                          1

/* GISB_ARBITER :: BP_READ_7 :: cce [00:00] */
#define GISB_ARBITER_BP_READ_7_cce_MASK                            0x1ffffffff
#define GISB_ARBITER_BP_READ_7_cce_ALIGN                           0
#define GISB_ARBITER_BP_READ_7_cce_BITS                            1
#define GISB_ARBITER_BP_READ_7_cce_SHIFT                           0
#define GISB_ARBITER_BP_READ_7_cce_DISABLE                         0
#define GISB_ARBITER_BP_READ_7_cce_ENABLE                          1


/****************************************************************************
 * GISB_ARBITER :: BP_WRITE_7
 ***************************************************************************/
/* GISB_ARBITER :: BP_WRITE_7 :: reserved0 [31:06] */
#define GISB_ARBITER_BP_WRITE_7_reserved0_MASK                     0xffffffffffffffc0
#define GISB_ARBITER_BP_WRITE_7_reserved0_ALIGN                    0
#define GISB_ARBITER_BP_WRITE_7_reserved0_BITS                     26
#define GISB_ARBITER_BP_WRITE_7_reserved0_SHIFT                    6

/* GISB_ARBITER :: BP_WRITE_7 :: bsp [05:05] */
#define GISB_ARBITER_BP_WRITE_7_bsp_MASK                           0x3fffffffe0
#define GISB_ARBITER_BP_WRITE_7_bsp_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_7_bsp_BITS                           1
#define GISB_ARBITER_BP_WRITE_7_bsp_SHIFT                          5
#define GISB_ARBITER_BP_WRITE_7_bsp_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_7_bsp_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_7 :: aes [04:04] */
#define GISB_ARBITER_BP_WRITE_7_aes_MASK                           0x1ffffffff0
#define GISB_ARBITER_BP_WRITE_7_aes_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_7_aes_BITS                           1
#define GISB_ARBITER_BP_WRITE_7_aes_SHIFT                          4
#define GISB_ARBITER_BP_WRITE_7_aes_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_7_aes_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_7 :: fve [03:03] */
#define GISB_ARBITER_BP_WRITE_7_fve_MASK                           0xffffffff8
#define GISB_ARBITER_BP_WRITE_7_fve_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_7_fve_BITS                           1
#define GISB_ARBITER_BP_WRITE_7_fve_SHIFT                          3
#define GISB_ARBITER_BP_WRITE_7_fve_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_7_fve_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_7 :: tgt [02:02] */
#define GISB_ARBITER_BP_WRITE_7_tgt_MASK                           0x7fffffffc
#define GISB_ARBITER_BP_WRITE_7_tgt_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_7_tgt_BITS                           1
#define GISB_ARBITER_BP_WRITE_7_tgt_SHIFT                          2
#define GISB_ARBITER_BP_WRITE_7_tgt_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_7_tgt_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_7 :: dbu [01:01] */
#define GISB_ARBITER_BP_WRITE_7_dbu_MASK                           0x3fffffffe
#define GISB_ARBITER_BP_WRITE_7_dbu_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_7_dbu_BITS                           1
#define GISB_ARBITER_BP_WRITE_7_dbu_SHIFT                          1
#define GISB_ARBITER_BP_WRITE_7_dbu_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_7_dbu_ENABLE                         1

/* GISB_ARBITER :: BP_WRITE_7 :: cce [00:00] */
#define GISB_ARBITER_BP_WRITE_7_cce_MASK                           0x1ffffffff
#define GISB_ARBITER_BP_WRITE_7_cce_ALIGN                          0
#define GISB_ARBITER_BP_WRITE_7_cce_BITS                           1
#define GISB_ARBITER_BP_WRITE_7_cce_SHIFT                          0
#define GISB_ARBITER_BP_WRITE_7_cce_DISABLE                        0
#define GISB_ARBITER_BP_WRITE_7_cce_ENABLE                         1


/****************************************************************************
 * GISB_ARBITER :: BP_ENABLE_7
 ***************************************************************************/
/* GISB_ARBITER :: BP_ENABLE_7 :: reserved0 [31:03] */
#define GISB_ARBITER_BP_ENABLE_7_reserved0_MASK                    0xfffffffffffffff8
#define GISB_ARBITER_BP_ENABLE_7_reserved0_ALIGN                   0
#define GISB_ARBITER_BP_ENABLE_7_reserved0_BITS                    29
#define GISB_ARBITER_BP_ENABLE_7_reserved0_SHIFT                   3

/* GISB_ARBITER :: BP_ENABLE_7 :: block [02:02] */
#define GISB_ARBITER_BP_ENABLE_7_block_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_ENABLE_7_block_ALIGN                       0
#define GISB_ARBITER_BP_ENABLE_7_block_BITS                        1
#define GISB_ARBITER_BP_ENABLE_7_block_SHIFT                       2
#define GISB_ARBITER_BP_ENABLE_7_block_DISABLE                     0
#define GISB_ARBITER_BP_ENABLE_7_block_ENABLE                      1

/* GISB_ARBITER :: BP_ENABLE_7 :: address [01:01] */
#define GISB_ARBITER_BP_ENABLE_7_address_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_ENABLE_7_address_ALIGN                     0
#define GISB_ARBITER_BP_ENABLE_7_address_BITS                      1
#define GISB_ARBITER_BP_ENABLE_7_address_SHIFT                     1
#define GISB_ARBITER_BP_ENABLE_7_address_DISABLE                   0
#define GISB_ARBITER_BP_ENABLE_7_address_ENABLE                    1

/* GISB_ARBITER :: BP_ENABLE_7 :: access [00:00] */
#define GISB_ARBITER_BP_ENABLE_7_access_MASK                       0x1ffffffff
#define GISB_ARBITER_BP_ENABLE_7_access_ALIGN                      0
#define GISB_ARBITER_BP_ENABLE_7_access_BITS                       1
#define GISB_ARBITER_BP_ENABLE_7_access_SHIFT                      0
#define GISB_ARBITER_BP_ENABLE_7_access_DISABLE                    0
#define GISB_ARBITER_BP_ENABLE_7_access_ENABLE                     1


/****************************************************************************
 * GISB_ARBITER :: BP_CAP_ADDR
 ***************************************************************************/
/* GISB_ARBITER :: BP_CAP_ADDR :: address [31:00] */
#define GISB_ARBITER_BP_CAP_ADDR_address_MASK                      0xffffffffffffffff
#define GISB_ARBITER_BP_CAP_ADDR_address_ALIGN                     0
#define GISB_ARBITER_BP_CAP_ADDR_address_BITS                      32
#define GISB_ARBITER_BP_CAP_ADDR_address_SHIFT                     0


/****************************************************************************
 * GISB_ARBITER :: BP_CAP_DATA
 ***************************************************************************/
/* GISB_ARBITER :: BP_CAP_DATA :: data [31:00] */
#define GISB_ARBITER_BP_CAP_DATA_data_MASK                         0xffffffffffffffff
#define GISB_ARBITER_BP_CAP_DATA_data_ALIGN                        0
#define GISB_ARBITER_BP_CAP_DATA_data_BITS                         32
#define GISB_ARBITER_BP_CAP_DATA_data_SHIFT                        0


/****************************************************************************
 * GISB_ARBITER :: BP_CAP_STATUS
 ***************************************************************************/
/* GISB_ARBITER :: BP_CAP_STATUS :: reserved0 [31:06] */
#define GISB_ARBITER_BP_CAP_STATUS_reserved0_MASK                  0xffffffffffffffc0
#define GISB_ARBITER_BP_CAP_STATUS_reserved0_ALIGN                 0
#define GISB_ARBITER_BP_CAP_STATUS_reserved0_BITS                  26
#define GISB_ARBITER_BP_CAP_STATUS_reserved0_SHIFT                 6

/* GISB_ARBITER :: BP_CAP_STATUS :: bs_b [05:02] */
#define GISB_ARBITER_BP_CAP_STATUS_bs_b_MASK                       0x3ffffffffc
#define GISB_ARBITER_BP_CAP_STATUS_bs_b_ALIGN                      0
#define GISB_ARBITER_BP_CAP_STATUS_bs_b_BITS                       4
#define GISB_ARBITER_BP_CAP_STATUS_bs_b_SHIFT                      2

/* GISB_ARBITER :: BP_CAP_STATUS :: write [01:01] */
#define GISB_ARBITER_BP_CAP_STATUS_write_MASK                      0x3fffffffe
#define GISB_ARBITER_BP_CAP_STATUS_write_ALIGN                     0
#define GISB_ARBITER_BP_CAP_STATUS_write_BITS                      1
#define GISB_ARBITER_BP_CAP_STATUS_write_SHIFT                     1

/* GISB_ARBITER :: BP_CAP_STATUS :: valid [00:00] */
#define GISB_ARBITER_BP_CAP_STATUS_valid_MASK                      0x1ffffffff
#define GISB_ARBITER_BP_CAP_STATUS_valid_ALIGN                     0
#define GISB_ARBITER_BP_CAP_STATUS_valid_BITS                      1
#define GISB_ARBITER_BP_CAP_STATUS_valid_SHIFT                     0


/****************************************************************************
 * GISB_ARBITER :: BP_CAP_MASTER
 ***************************************************************************/
/* GISB_ARBITER :: BP_CAP_MASTER :: reserved0 [31:06] */
#define GISB_ARBITER_BP_CAP_MASTER_reserved0_MASK                  0xffffffffffffffc0
#define GISB_ARBITER_BP_CAP_MASTER_reserved0_ALIGN                 0
#define GISB_ARBITER_BP_CAP_MASTER_reserved0_BITS                  26
#define GISB_ARBITER_BP_CAP_MASTER_reserved0_SHIFT                 6

/* GISB_ARBITER :: BP_CAP_MASTER :: bsp [05:05] */
#define GISB_ARBITER_BP_CAP_MASTER_bsp_MASK                        0x3fffffffe0
#define GISB_ARBITER_BP_CAP_MASTER_bsp_ALIGN                       0
#define GISB_ARBITER_BP_CAP_MASTER_bsp_BITS                        1
#define GISB_ARBITER_BP_CAP_MASTER_bsp_SHIFT                       5

/* GISB_ARBITER :: BP_CAP_MASTER :: aes [04:04] */
#define GISB_ARBITER_BP_CAP_MASTER_aes_MASK                        0x1ffffffff0
#define GISB_ARBITER_BP_CAP_MASTER_aes_ALIGN                       0
#define GISB_ARBITER_BP_CAP_MASTER_aes_BITS                        1
#define GISB_ARBITER_BP_CAP_MASTER_aes_SHIFT                       4

/* GISB_ARBITER :: BP_CAP_MASTER :: fve [03:03] */
#define GISB_ARBITER_BP_CAP_MASTER_fve_MASK                        0xffffffff8
#define GISB_ARBITER_BP_CAP_MASTER_fve_ALIGN                       0
#define GISB_ARBITER_BP_CAP_MASTER_fve_BITS                        1
#define GISB_ARBITER_BP_CAP_MASTER_fve_SHIFT                       3

/* GISB_ARBITER :: BP_CAP_MASTER :: tgt [02:02] */
#define GISB_ARBITER_BP_CAP_MASTER_tgt_MASK                        0x7fffffffc
#define GISB_ARBITER_BP_CAP_MASTER_tgt_ALIGN                       0
#define GISB_ARBITER_BP_CAP_MASTER_tgt_BITS                        1
#define GISB_ARBITER_BP_CAP_MASTER_tgt_SHIFT                       2

/* GISB_ARBITER :: BP_CAP_MASTER :: dbu [01:01] */
#define GISB_ARBITER_BP_CAP_MASTER_dbu_MASK                        0x3fffffffe
#define GISB_ARBITER_BP_CAP_MASTER_dbu_ALIGN                       0
#define GISB_ARBITER_BP_CAP_MASTER_dbu_BITS                        1
#define GISB_ARBITER_BP_CAP_MASTER_dbu_SHIFT                       1

/* GISB_ARBITER :: BP_CAP_MASTER :: cce [00:00] */
#define GISB_ARBITER_BP_CAP_MASTER_cce_MASK                        0x1ffffffff
#define GISB_ARBITER_BP_CAP_MASTER_cce_ALIGN                       0
#define GISB_ARBITER_BP_CAP_MASTER_cce_BITS                        1
#define GISB_ARBITER_BP_CAP_MASTER_cce_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: ERR_CAP_CLR
 ***************************************************************************/
/* GISB_ARBITER :: ERR_CAP_CLR :: reserved0 [31:01] */
#define GISB_ARBITER_ERR_CAP_CLR_reserved0_MASK                    0xfffffffffffffffe
#define GISB_ARBITER_ERR_CAP_CLR_reserved0_ALIGN                   0
#define GISB_ARBITER_ERR_CAP_CLR_reserved0_BITS                    31
#define GISB_ARBITER_ERR_CAP_CLR_reserved0_SHIFT                   1

/* GISB_ARBITER :: ERR_CAP_CLR :: clear [00:00] */
#define GISB_ARBITER_ERR_CAP_CLR_clear_MASK                        0x1ffffffff
#define GISB_ARBITER_ERR_CAP_CLR_clear_ALIGN                       0
#define GISB_ARBITER_ERR_CAP_CLR_clear_BITS                        1
#define GISB_ARBITER_ERR_CAP_CLR_clear_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: ERR_CAP_ADDR
 ***************************************************************************/
/* GISB_ARBITER :: ERR_CAP_ADDR :: address [31:00] */
#define GISB_ARBITER_ERR_CAP_ADDR_address_MASK                     0xffffffffffffffff
#define GISB_ARBITER_ERR_CAP_ADDR_address_ALIGN                    0
#define GISB_ARBITER_ERR_CAP_ADDR_address_BITS                     32
#define GISB_ARBITER_ERR_CAP_ADDR_address_SHIFT                    0


/****************************************************************************
 * GISB_ARBITER :: ERR_CAP_DATA
 ***************************************************************************/
/* GISB_ARBITER :: ERR_CAP_DATA :: data [31:00] */
#define GISB_ARBITER_ERR_CAP_DATA_data_MASK                        0xffffffffffffffff
#define GISB_ARBITER_ERR_CAP_DATA_data_ALIGN                       0
#define GISB_ARBITER_ERR_CAP_DATA_data_BITS                        32
#define GISB_ARBITER_ERR_CAP_DATA_data_SHIFT                       0


/****************************************************************************
 * GISB_ARBITER :: ERR_CAP_STATUS
 ***************************************************************************/
/* GISB_ARBITER :: ERR_CAP_STATUS :: reserved0 [31:13] */
#define GISB_ARBITER_ERR_CAP_STATUS_reserved0_MASK                 0xffffffffffffe000
#define GISB_ARBITER_ERR_CAP_STATUS_reserved0_ALIGN                0
#define GISB_ARBITER_ERR_CAP_STATUS_reserved0_BITS                 19
#define GISB_ARBITER_ERR_CAP_STATUS_reserved0_SHIFT                13

/* GISB_ARBITER :: ERR_CAP_STATUS :: timeout [12:12] */
#define GISB_ARBITER_ERR_CAP_STATUS_timeout_MASK                   0x1ffffffff000
#define GISB_ARBITER_ERR_CAP_STATUS_timeout_ALIGN                  0
#define GISB_ARBITER_ERR_CAP_STATUS_timeout_BITS                   1
#define GISB_ARBITER_ERR_CAP_STATUS_timeout_SHIFT                  12

/* GISB_ARBITER :: ERR_CAP_STATUS :: tea [11:11] */
#define GISB_ARBITER_ERR_CAP_STATUS_tea_MASK                       0xffffffff800
#define GISB_ARBITER_ERR_CAP_STATUS_tea_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_STATUS_tea_BITS                       1
#define GISB_ARBITER_ERR_CAP_STATUS_tea_SHIFT                      11

/* GISB_ARBITER :: ERR_CAP_STATUS :: reserved1 [10:06] */
#define GISB_ARBITER_ERR_CAP_STATUS_reserved1_MASK                 0x7ffffffffc0
#define GISB_ARBITER_ERR_CAP_STATUS_reserved1_ALIGN                0
#define GISB_ARBITER_ERR_CAP_STATUS_reserved1_BITS                 5
#define GISB_ARBITER_ERR_CAP_STATUS_reserved1_SHIFT                6

/* GISB_ARBITER :: ERR_CAP_STATUS :: bs_b [05:02] */
#define GISB_ARBITER_ERR_CAP_STATUS_bs_b_MASK                      0x3ffffffffc
#define GISB_ARBITER_ERR_CAP_STATUS_bs_b_ALIGN                     0
#define GISB_ARBITER_ERR_CAP_STATUS_bs_b_BITS                      4
#define GISB_ARBITER_ERR_CAP_STATUS_bs_b_SHIFT                     2

/* GISB_ARBITER :: ERR_CAP_STATUS :: write [01:01] */
#define GISB_ARBITER_ERR_CAP_STATUS_write_MASK                     0x3fffffffe
#define GISB_ARBITER_ERR_CAP_STATUS_write_ALIGN                    0
#define GISB_ARBITER_ERR_CAP_STATUS_write_BITS                     1
#define GISB_ARBITER_ERR_CAP_STATUS_write_SHIFT                    1

/* GISB_ARBITER :: ERR_CAP_STATUS :: valid [00:00] */
#define GISB_ARBITER_ERR_CAP_STATUS_valid_MASK                     0x1ffffffff
#define GISB_ARBITER_ERR_CAP_STATUS_valid_ALIGN                    0
#define GISB_ARBITER_ERR_CAP_STATUS_valid_BITS                     1
#define GISB_ARBITER_ERR_CAP_STATUS_valid_SHIFT                    0


/****************************************************************************
 * GISB_ARBITER :: ERR_CAP_MASTER
 ***************************************************************************/
/* GISB_ARBITER :: ERR_CAP_MASTER :: reserved0 [31:06] */
#define GISB_ARBITER_ERR_CAP_MASTER_reserved0_MASK                 0xffffffffffffffc0
#define GISB_ARBITER_ERR_CAP_MASTER_reserved0_ALIGN                0
#define GISB_ARBITER_ERR_CAP_MASTER_reserved0_BITS                 26
#define GISB_ARBITER_ERR_CAP_MASTER_reserved0_SHIFT                6

/* GISB_ARBITER :: ERR_CAP_MASTER :: bsp [05:05] */
#define GISB_ARBITER_ERR_CAP_MASTER_bsp_MASK                       0x3fffffffe0
#define GISB_ARBITER_ERR_CAP_MASTER_bsp_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_MASTER_bsp_BITS                       1
#define GISB_ARBITER_ERR_CAP_MASTER_bsp_SHIFT                      5

/* GISB_ARBITER :: ERR_CAP_MASTER :: aes [04:04] */
#define GISB_ARBITER_ERR_CAP_MASTER_aes_MASK                       0x1ffffffff0
#define GISB_ARBITER_ERR_CAP_MASTER_aes_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_MASTER_aes_BITS                       1
#define GISB_ARBITER_ERR_CAP_MASTER_aes_SHIFT                      4

/* GISB_ARBITER :: ERR_CAP_MASTER :: fve [03:03] */
#define GISB_ARBITER_ERR_CAP_MASTER_fve_MASK                       0xffffffff8
#define GISB_ARBITER_ERR_CAP_MASTER_fve_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_MASTER_fve_BITS                       1
#define GISB_ARBITER_ERR_CAP_MASTER_fve_SHIFT                      3

/* GISB_ARBITER :: ERR_CAP_MASTER :: tgt [02:02] */
#define GISB_ARBITER_ERR_CAP_MASTER_tgt_MASK                       0x7fffffffc
#define GISB_ARBITER_ERR_CAP_MASTER_tgt_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_MASTER_tgt_BITS                       1
#define GISB_ARBITER_ERR_CAP_MASTER_tgt_SHIFT                      2

/* GISB_ARBITER :: ERR_CAP_MASTER :: dbu [01:01] */
#define GISB_ARBITER_ERR_CAP_MASTER_dbu_MASK                       0x3fffffffe
#define GISB_ARBITER_ERR_CAP_MASTER_dbu_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_MASTER_dbu_BITS                       1
#define GISB_ARBITER_ERR_CAP_MASTER_dbu_SHIFT                      1

/* GISB_ARBITER :: ERR_CAP_MASTER :: cce [00:00] */
#define GISB_ARBITER_ERR_CAP_MASTER_cce_MASK                       0x1ffffffff
#define GISB_ARBITER_ERR_CAP_MASTER_cce_ALIGN                      0
#define GISB_ARBITER_ERR_CAP_MASTER_cce_BITS                       1
#define GISB_ARBITER_ERR_CAP_MASTER_cce_SHIFT                      0


/****************************************************************************
 * BCM70012_MISC_TOP_MISC_GR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * MISC_GR_BRIDGE :: REVISION
 ***************************************************************************/
/* MISC_GR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define MISC_GR_BRIDGE_REVISION_reserved0_MASK                     0xffffffffffff0000
#define MISC_GR_BRIDGE_REVISION_reserved0_ALIGN                    0
#define MISC_GR_BRIDGE_REVISION_reserved0_BITS                     16
#define MISC_GR_BRIDGE_REVISION_reserved0_SHIFT                    16

/* MISC_GR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define MISC_GR_BRIDGE_REVISION_MAJOR_MASK                         0xffffffffff00
#define MISC_GR_BRIDGE_REVISION_MAJOR_ALIGN                        0
#define MISC_GR_BRIDGE_REVISION_MAJOR_BITS                         8
#define MISC_GR_BRIDGE_REVISION_MAJOR_SHIFT                        8

/* MISC_GR_BRIDGE :: REVISION :: MINOR [07:00] */
#define MISC_GR_BRIDGE_REVISION_MINOR_MASK                         0xffffffffff
#define MISC_GR_BRIDGE_REVISION_MINOR_ALIGN                        0
#define MISC_GR_BRIDGE_REVISION_MINOR_BITS                         8
#define MISC_GR_BRIDGE_REVISION_MINOR_SHIFT                        0


/****************************************************************************
 * MISC_GR_BRIDGE :: CTRL
 ***************************************************************************/
/* MISC_GR_BRIDGE :: CTRL :: reserved0 [31:01] */
#define MISC_GR_BRIDGE_CTRL_reserved0_MASK                         0xfffffffffffffffe
#define MISC_GR_BRIDGE_CTRL_reserved0_ALIGN                        0
#define MISC_GR_BRIDGE_CTRL_reserved0_BITS                         31
#define MISC_GR_BRIDGE_CTRL_reserved0_SHIFT                        1

/* MISC_GR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define MISC_GR_BRIDGE_CTRL_gisb_error_intr_MASK                   0x1ffffffff
#define MISC_GR_BRIDGE_CTRL_gisb_error_intr_ALIGN                  0
#define MISC_GR_BRIDGE_CTRL_gisb_error_intr_BITS                   1
#define MISC_GR_BRIDGE_CTRL_gisb_error_intr_SHIFT                  0
#define MISC_GR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE           0
#define MISC_GR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE            1


/****************************************************************************
 * MISC_GR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* MISC_GR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define MISC_GR_BRIDGE_SW_RESET_0_reserved0_MASK                   0xfffffffffffffff8
#define MISC_GR_BRIDGE_SW_RESET_0_reserved0_ALIGN                  0
#define MISC_GR_BRIDGE_SW_RESET_0_reserved0_BITS                   29
#define MISC_GR_BRIDGE_SW_RESET_0_reserved0_SHIFT                  3

/* MISC_GR_BRIDGE :: SW_RESET_0 :: MISC_02_SW_RESET [02:02] */
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_02_SW_RESET_MASK            0x7fffffffc
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_02_SW_RESET_ALIGN           0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_02_SW_RESET_BITS            1
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_02_SW_RESET_SHIFT           2
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_02_SW_RESET_DEASSERT        0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_02_SW_RESET_ASSERT          1

/* MISC_GR_BRIDGE :: SW_RESET_0 :: MISC_01_SW_RESET [01:01] */
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_01_SW_RESET_MASK            0x3fffffffe
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_01_SW_RESET_ALIGN           0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_01_SW_RESET_BITS            1
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_01_SW_RESET_SHIFT           1
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_01_SW_RESET_DEASSERT        0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_01_SW_RESET_ASSERT          1

/* MISC_GR_BRIDGE :: SW_RESET_0 :: MISC_00_SW_RESET [00:00] */
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_00_SW_RESET_MASK            0x1ffffffff
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_00_SW_RESET_ALIGN           0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_00_SW_RESET_BITS            1
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_00_SW_RESET_SHIFT           0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_00_SW_RESET_DEASSERT        0
#define MISC_GR_BRIDGE_SW_RESET_0_MISC_00_SW_RESET_ASSERT          1


/****************************************************************************
 * MISC_GR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* MISC_GR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define MISC_GR_BRIDGE_SW_RESET_1_reserved0_MASK                   0xfffffffffffffff8
#define MISC_GR_BRIDGE_SW_RESET_1_reserved0_ALIGN                  0
#define MISC_GR_BRIDGE_SW_RESET_1_reserved0_BITS                   29
#define MISC_GR_BRIDGE_SW_RESET_1_reserved0_SHIFT                  3

/* MISC_GR_BRIDGE :: SW_RESET_1 :: MISC_02_SW_RESET [02:02] */
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_02_SW_RESET_MASK            0x7fffffffc
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_02_SW_RESET_ALIGN           0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_02_SW_RESET_BITS            1
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_02_SW_RESET_SHIFT           2
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_02_SW_RESET_DEASSERT        0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_02_SW_RESET_ASSERT          1

/* MISC_GR_BRIDGE :: SW_RESET_1 :: MISC_01_SW_RESET [01:01] */
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_01_SW_RESET_MASK            0x3fffffffe
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_01_SW_RESET_ALIGN           0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_01_SW_RESET_BITS            1
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_01_SW_RESET_SHIFT           1
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_01_SW_RESET_DEASSERT        0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_01_SW_RESET_ASSERT          1

/* MISC_GR_BRIDGE :: SW_RESET_1 :: MISC_00_SW_RESET [00:00] */
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_00_SW_RESET_MASK            0x1ffffffff
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_00_SW_RESET_ALIGN           0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_00_SW_RESET_BITS            1
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_00_SW_RESET_SHIFT           0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_00_SW_RESET_DEASSERT        0
#define MISC_GR_BRIDGE_SW_RESET_1_MISC_00_SW_RESET_ASSERT          1


/****************************************************************************
 * BCM70012_DBU_TOP_DBU
 ***************************************************************************/
/****************************************************************************
 * DBU :: DBU_CMD
 ***************************************************************************/
/* DBU :: DBU_CMD :: reserved0 [31:03] */
#define DBU_DBU_CMD_reserved0_MASK                                 0xfffffffffffffff8
#define DBU_DBU_CMD_reserved0_ALIGN                                0
#define DBU_DBU_CMD_reserved0_BITS                                 29
#define DBU_DBU_CMD_reserved0_SHIFT                                3

/* DBU :: DBU_CMD :: RX_OVERFLOW [02:02] */
#define DBU_DBU_CMD_RX_OVERFLOW_MASK                               0x7fffffffc
#define DBU_DBU_CMD_RX_OVERFLOW_ALIGN                              0
#define DBU_DBU_CMD_RX_OVERFLOW_BITS                               1
#define DBU_DBU_CMD_RX_OVERFLOW_SHIFT                              2

/* DBU :: DBU_CMD :: RX_ERROR [01:01] */
#define DBU_DBU_CMD_RX_ERROR_MASK                                  0x3fffffffe
#define DBU_DBU_CMD_RX_ERROR_ALIGN                                 0
#define DBU_DBU_CMD_RX_ERROR_BITS                                  1
#define DBU_DBU_CMD_RX_ERROR_SHIFT                                 1

/* DBU :: DBU_CMD :: ENABLE [00:00] */
#define DBU_DBU_CMD_ENABLE_MASK                                    0x1ffffffff
#define DBU_DBU_CMD_ENABLE_ALIGN                                   0
#define DBU_DBU_CMD_ENABLE_BITS                                    1
#define DBU_DBU_CMD_ENABLE_SHIFT                                   0


/****************************************************************************
 * DBU :: DBU_STATUS
 ***************************************************************************/
/* DBU :: DBU_STATUS :: reserved0 [31:02] */
#define DBU_DBU_STATUS_reserved0_MASK                              0xfffffffffffffffc
#define DBU_DBU_STATUS_reserved0_ALIGN                             0
#define DBU_DBU_STATUS_reserved0_BITS                              30
#define DBU_DBU_STATUS_reserved0_SHIFT                             2

/* DBU :: DBU_STATUS :: TXDATA_OCCUPIED [01:01] */
#define DBU_DBU_STATUS_TXDATA_OCCUPIED_MASK                        0x3fffffffe
#define DBU_DBU_STATUS_TXDATA_OCCUPIED_ALIGN                       0
#define DBU_DBU_STATUS_TXDATA_OCCUPIED_BITS                        1
#define DBU_DBU_STATUS_TXDATA_OCCUPIED_SHIFT                       1

/* DBU :: DBU_STATUS :: RXDATA_VALID [00:00] */
#define DBU_DBU_STATUS_RXDATA_VALID_MASK                           0x1ffffffff
#define DBU_DBU_STATUS_RXDATA_VALID_ALIGN                          0
#define DBU_DBU_STATUS_RXDATA_VALID_BITS                           1
#define DBU_DBU_STATUS_RXDATA_VALID_SHIFT                          0


/****************************************************************************
 * DBU :: DBU_CONFIG
 ***************************************************************************/
/* DBU :: DBU_CONFIG :: reserved0 [31:03] */
#define DBU_DBU_CONFIG_reserved0_MASK                              0xfffffffffffffff8
#define DBU_DBU_CONFIG_reserved0_ALIGN                             0
#define DBU_DBU_CONFIG_reserved0_BITS                              29
#define DBU_DBU_CONFIG_reserved0_SHIFT                             3

/* DBU :: DBU_CONFIG :: CRLF_ENABLE [02:02] */
#define DBU_DBU_CONFIG_CRLF_ENABLE_MASK                            0x7fffffffc
#define DBU_DBU_CONFIG_CRLF_ENABLE_ALIGN                           0
#define DBU_DBU_CONFIG_CRLF_ENABLE_BITS                            1
#define DBU_DBU_CONFIG_CRLF_ENABLE_SHIFT                           2

/* DBU :: DBU_CONFIG :: DEBUGSM_ENABLE [01:01] */
#define DBU_DBU_CONFIG_DEBUGSM_ENABLE_MASK                         0x3fffffffe
#define DBU_DBU_CONFIG_DEBUGSM_ENABLE_ALIGN                        0
#define DBU_DBU_CONFIG_DEBUGSM_ENABLE_BITS                         1
#define DBU_DBU_CONFIG_DEBUGSM_ENABLE_SHIFT                        1

/* DBU :: DBU_CONFIG :: TIMING_OVERRIDE [00:00] */
#define DBU_DBU_CONFIG_TIMING_OVERRIDE_MASK                        0x1ffffffff
#define DBU_DBU_CONFIG_TIMING_OVERRIDE_ALIGN                       0
#define DBU_DBU_CONFIG_TIMING_OVERRIDE_BITS                        1
#define DBU_DBU_CONFIG_TIMING_OVERRIDE_SHIFT                       0


/****************************************************************************
 * DBU :: DBU_TIMING
 ***************************************************************************/
/* DBU :: DBU_TIMING :: BIT_INTERVAL [31:16] */
#define DBU_DBU_TIMING_BIT_INTERVAL_MASK                           0xffffffffffff0000
#define DBU_DBU_TIMING_BIT_INTERVAL_ALIGN                          0
#define DBU_DBU_TIMING_BIT_INTERVAL_BITS                           16
#define DBU_DBU_TIMING_BIT_INTERVAL_SHIFT                          16

/* DBU :: DBU_TIMING :: FB_SMPL_OFFSET [15:00] */
#define DBU_DBU_TIMING_FB_SMPL_OFFSET_MASK                         0xffffffffffff
#define DBU_DBU_TIMING_FB_SMPL_OFFSET_ALIGN                        0
#define DBU_DBU_TIMING_FB_SMPL_OFFSET_BITS                         16
#define DBU_DBU_TIMING_FB_SMPL_OFFSET_SHIFT                        0


/****************************************************************************
 * DBU :: DBU_RXDATA
 ***************************************************************************/
/* DBU :: DBU_RXDATA :: reserved0 [31:09] */
#define DBU_DBU_RXDATA_reserved0_MASK                              0xfffffffffffffe00
#define DBU_DBU_RXDATA_reserved0_ALIGN                             0
#define DBU_DBU_RXDATA_reserved0_BITS                              23
#define DBU_DBU_RXDATA_reserved0_SHIFT                             9

/* DBU :: DBU_RXDATA :: ERROR [08:08] */
#define DBU_DBU_RXDATA_ERROR_MASK                                  0x1ffffffff00
#define DBU_DBU_RXDATA_ERROR_ALIGN                                 0
#define DBU_DBU_RXDATA_ERROR_BITS                                  1
#define DBU_DBU_RXDATA_ERROR_SHIFT                                 8

/* DBU :: DBU_RXDATA :: VALUE [07:00] */
#define DBU_DBU_RXDATA_VALUE_MASK                                  0xffffffffff
#define DBU_DBU_RXDATA_VALUE_ALIGN                                 0
#define DBU_DBU_RXDATA_VALUE_BITS                                  8
#define DBU_DBU_RXDATA_VALUE_SHIFT                                 0


/****************************************************************************
 * DBU :: DBU_TXDATA
 ***************************************************************************/
/* DBU :: DBU_TXDATA :: reserved0 [31:08] */
#define DBU_DBU_TXDATA_reserved0_MASK                              0xffffffffffffff00
#define DBU_DBU_TXDATA_reserved0_ALIGN                             0
#define DBU_DBU_TXDATA_reserved0_BITS                              24
#define DBU_DBU_TXDATA_reserved0_SHIFT                             8

/* DBU :: DBU_TXDATA :: VALUE [07:00] */
#define DBU_DBU_TXDATA_VALUE_MASK                                  0xffffffffff
#define DBU_DBU_TXDATA_VALUE_ALIGN                                 0
#define DBU_DBU_TXDATA_VALUE_BITS                                  8
#define DBU_DBU_TXDATA_VALUE_SHIFT                                 0


/****************************************************************************
 * BCM70012_DBU_TOP_DBU_RGR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * DBU_RGR_BRIDGE :: REVISION
 ***************************************************************************/
/* DBU_RGR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define DBU_RGR_BRIDGE_REVISION_reserved0_MASK                     0xffffffffffff0000
#define DBU_RGR_BRIDGE_REVISION_reserved0_ALIGN                    0
#define DBU_RGR_BRIDGE_REVISION_reserved0_BITS                     16
#define DBU_RGR_BRIDGE_REVISION_reserved0_SHIFT                    16

/* DBU_RGR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define DBU_RGR_BRIDGE_REVISION_MAJOR_MASK                         0xffffffffff00
#define DBU_RGR_BRIDGE_REVISION_MAJOR_ALIGN                        0
#define DBU_RGR_BRIDGE_REVISION_MAJOR_BITS                         8
#define DBU_RGR_BRIDGE_REVISION_MAJOR_SHIFT                        8

/* DBU_RGR_BRIDGE :: REVISION :: MINOR [07:00] */
#define DBU_RGR_BRIDGE_REVISION_MINOR_MASK                         0xffffffffff
#define DBU_RGR_BRIDGE_REVISION_MINOR_ALIGN                        0
#define DBU_RGR_BRIDGE_REVISION_MINOR_BITS                         8
#define DBU_RGR_BRIDGE_REVISION_MINOR_SHIFT                        0


/****************************************************************************
 * DBU_RGR_BRIDGE :: CTRL
 ***************************************************************************/
/* DBU_RGR_BRIDGE :: CTRL :: reserved0 [31:02] */
#define DBU_RGR_BRIDGE_CTRL_reserved0_MASK                         0xfffffffffffffffc
#define DBU_RGR_BRIDGE_CTRL_reserved0_ALIGN                        0
#define DBU_RGR_BRIDGE_CTRL_reserved0_BITS                         30
#define DBU_RGR_BRIDGE_CTRL_reserved0_SHIFT                        2

/* DBU_RGR_BRIDGE :: CTRL :: rbus_error_intr [01:01] */
#define DBU_RGR_BRIDGE_CTRL_rbus_error_intr_MASK                   0x3fffffffe
#define DBU_RGR_BRIDGE_CTRL_rbus_error_intr_ALIGN                  0
#define DBU_RGR_BRIDGE_CTRL_rbus_error_intr_BITS                   1
#define DBU_RGR_BRIDGE_CTRL_rbus_error_intr_SHIFT                  1
#define DBU_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_DISABLE           0
#define DBU_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_ENABLE            1

/* DBU_RGR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define DBU_RGR_BRIDGE_CTRL_gisb_error_intr_MASK                   0x1ffffffff
#define DBU_RGR_BRIDGE_CTRL_gisb_error_intr_ALIGN                  0
#define DBU_RGR_BRIDGE_CTRL_gisb_error_intr_BITS                   1
#define DBU_RGR_BRIDGE_CTRL_gisb_error_intr_SHIFT                  0
#define DBU_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE           0
#define DBU_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE            1


/****************************************************************************
 * DBU_RGR_BRIDGE :: RBUS_TIMER
 ***************************************************************************/
/* DBU_RGR_BRIDGE :: RBUS_TIMER :: reserved0 [31:16] */
#define DBU_RGR_BRIDGE_RBUS_TIMER_reserved0_MASK                   0xffffffffffff0000
#define DBU_RGR_BRIDGE_RBUS_TIMER_reserved0_ALIGN                  0
#define DBU_RGR_BRIDGE_RBUS_TIMER_reserved0_BITS                   16
#define DBU_RGR_BRIDGE_RBUS_TIMER_reserved0_SHIFT                  16

/* DBU_RGR_BRIDGE :: RBUS_TIMER :: timer_value [15:00] */
#define DBU_RGR_BRIDGE_RBUS_TIMER_timer_value_MASK                 0xffffffffffff
#define DBU_RGR_BRIDGE_RBUS_TIMER_timer_value_ALIGN                0
#define DBU_RGR_BRIDGE_RBUS_TIMER_timer_value_BITS                 16
#define DBU_RGR_BRIDGE_RBUS_TIMER_timer_value_SHIFT                0


/****************************************************************************
 * DBU_RGR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* DBU_RGR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define DBU_RGR_BRIDGE_SW_RESET_0_reserved0_MASK                   0xfffffffffffffff8
#define DBU_RGR_BRIDGE_SW_RESET_0_reserved0_ALIGN                  0
#define DBU_RGR_BRIDGE_SW_RESET_0_reserved0_BITS                   29
#define DBU_RGR_BRIDGE_SW_RESET_0_reserved0_SHIFT                  3

/* DBU_RGR_BRIDGE :: SW_RESET_0 :: DBU_02_SW_RESET [02:02] */
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_02_SW_RESET_MASK             0x7fffffffc
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_02_SW_RESET_ALIGN            0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_02_SW_RESET_BITS             1
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_02_SW_RESET_SHIFT            2
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_02_SW_RESET_DEASSERT         0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_02_SW_RESET_ASSERT           1

/* DBU_RGR_BRIDGE :: SW_RESET_0 :: DBU_01_SW_RESET [01:01] */
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_01_SW_RESET_MASK             0x3fffffffe
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_01_SW_RESET_ALIGN            0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_01_SW_RESET_BITS             1
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_01_SW_RESET_SHIFT            1
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_01_SW_RESET_DEASSERT         0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_01_SW_RESET_ASSERT           1

/* DBU_RGR_BRIDGE :: SW_RESET_0 :: DBU_00_SW_RESET [00:00] */
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_00_SW_RESET_MASK             0x1ffffffff
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_00_SW_RESET_ALIGN            0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_00_SW_RESET_BITS             1
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_00_SW_RESET_SHIFT            0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_00_SW_RESET_DEASSERT         0
#define DBU_RGR_BRIDGE_SW_RESET_0_DBU_00_SW_RESET_ASSERT           1


/****************************************************************************
 * DBU_RGR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* DBU_RGR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define DBU_RGR_BRIDGE_SW_RESET_1_reserved0_MASK                   0xfffffffffffffff8
#define DBU_RGR_BRIDGE_SW_RESET_1_reserved0_ALIGN                  0
#define DBU_RGR_BRIDGE_SW_RESET_1_reserved0_BITS                   29
#define DBU_RGR_BRIDGE_SW_RESET_1_reserved0_SHIFT                  3

/* DBU_RGR_BRIDGE :: SW_RESET_1 :: DBU_02_SW_RESET [02:02] */
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_02_SW_RESET_MASK             0x7fffffffc
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_02_SW_RESET_ALIGN            0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_02_SW_RESET_BITS             1
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_02_SW_RESET_SHIFT            2
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_02_SW_RESET_DEASSERT         0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_02_SW_RESET_ASSERT           1

/* DBU_RGR_BRIDGE :: SW_RESET_1 :: DBU_01_SW_RESET [01:01] */
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_01_SW_RESET_MASK             0x3fffffffe
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_01_SW_RESET_ALIGN            0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_01_SW_RESET_BITS             1
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_01_SW_RESET_SHIFT            1
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_01_SW_RESET_DEASSERT         0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_01_SW_RESET_ASSERT           1

/* DBU_RGR_BRIDGE :: SW_RESET_1 :: DBU_00_SW_RESET [00:00] */
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_00_SW_RESET_MASK             0x1ffffffff
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_00_SW_RESET_ALIGN            0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_00_SW_RESET_BITS             1
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_00_SW_RESET_SHIFT            0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_00_SW_RESET_DEASSERT         0
#define DBU_RGR_BRIDGE_SW_RESET_1_DBU_00_SW_RESET_ASSERT           1


/****************************************************************************
 * BCM70012_OTP_TOP_OTP
 ***************************************************************************/
/****************************************************************************
 * OTP :: CONFIG_INFO
 ***************************************************************************/
/* OTP :: CONFIG_INFO :: reserved0 [31:22] */
#define OTP_CONFIG_INFO_reserved0_MASK                             0xffffffffffc00000
#define OTP_CONFIG_INFO_reserved0_ALIGN                            0
#define OTP_CONFIG_INFO_reserved0_BITS                             10
#define OTP_CONFIG_INFO_reserved0_SHIFT                            22

/* OTP :: CONFIG_INFO :: SELVL [21:20] */
#define OTP_CONFIG_INFO_SELVL_MASK                                 0x3ffffffff00000
#define OTP_CONFIG_INFO_SELVL_ALIGN                                0
#define OTP_CONFIG_INFO_SELVL_BITS                                 2
#define OTP_CONFIG_INFO_SELVL_SHIFT                                20

/* OTP :: CONFIG_INFO :: reserved1 [19:17] */
#define OTP_CONFIG_INFO_reserved1_MASK                             0xffffffffe0000
#define OTP_CONFIG_INFO_reserved1_ALIGN                            0
#define OTP_CONFIG_INFO_reserved1_BITS                             3
#define OTP_CONFIG_INFO_reserved1_SHIFT                            17

/* OTP :: CONFIG_INFO :: PTEST [16:16] */
#define OTP_CONFIG_INFO_PTEST_MASK                                 0x1ffffffff0000
#define OTP_CONFIG_INFO_PTEST_ALIGN                                0
#define OTP_CONFIG_INFO_PTEST_BITS                                 1
#define OTP_CONFIG_INFO_PTEST_SHIFT                                16

/* OTP :: CONFIG_INFO :: reserved2 [15:13] */
#define OTP_CONFIG_INFO_reserved2_MASK                             0xffffffffe000
#define OTP_CONFIG_INFO_reserved2_ALIGN                            0
#define OTP_CONFIG_INFO_reserved2_BITS                             3
#define OTP_CONFIG_INFO_reserved2_SHIFT                            13

/* OTP :: CONFIG_INFO :: MAX_REDUNDANT_ROWS [12:08] */
#define OTP_CONFIG_INFO_MAX_REDUNDANT_ROWS_MASK                    0x1fffffffff00
#define OTP_CONFIG_INFO_MAX_REDUNDANT_ROWS_ALIGN                   0
#define OTP_CONFIG_INFO_MAX_REDUNDANT_ROWS_BITS                    5
#define OTP_CONFIG_INFO_MAX_REDUNDANT_ROWS_SHIFT                   8

/* OTP :: CONFIG_INFO :: MAX_RETRY [07:04] */
#define OTP_CONFIG_INFO_MAX_RETRY_MASK                             0xfffffffff0
#define OTP_CONFIG_INFO_MAX_RETRY_ALIGN                            0
#define OTP_CONFIG_INFO_MAX_RETRY_BITS                             4
#define OTP_CONFIG_INFO_MAX_RETRY_SHIFT                            4

/* OTP :: CONFIG_INFO :: reserved3 [03:01] */
#define OTP_CONFIG_INFO_reserved3_MASK                             0xffffffffe
#define OTP_CONFIG_INFO_reserved3_ALIGN                            0
#define OTP_CONFIG_INFO_reserved3_BITS                             3
#define OTP_CONFIG_INFO_reserved3_SHIFT                            1

/* OTP :: CONFIG_INFO :: PROG_MODE [00:00] */
#define OTP_CONFIG_INFO_PROG_MODE_MASK                             0x1ffffffff
#define OTP_CONFIG_INFO_PROG_MODE_ALIGN                            0
#define OTP_CONFIG_INFO_PROG_MODE_BITS                             1
#define OTP_CONFIG_INFO_PROG_MODE_SHIFT                            0


/****************************************************************************
 * OTP :: CMD
 ***************************************************************************/
/* OTP :: CMD :: reserved0 [31:02] */
#define OTP_CMD_reserved0_MASK                                     0xfffffffffffffffc
#define OTP_CMD_reserved0_ALIGN                                    0
#define OTP_CMD_reserved0_BITS                                     30
#define OTP_CMD_reserved0_SHIFT                                    2

/* OTP :: CMD :: KEYS_AVAIL [01:01] */
#define OTP_CMD_KEYS_AVAIL_MASK                                    0x3fffffffe
#define OTP_CMD_KEYS_AVAIL_ALIGN                                   0
#define OTP_CMD_KEYS_AVAIL_BITS                                    1
#define OTP_CMD_KEYS_AVAIL_SHIFT                                   1

/* OTP :: CMD :: PROGRAM_OTP [00:00] */
#define OTP_CMD_PROGRAM_OTP_MASK                                   0x1ffffffff
#define OTP_CMD_PROGRAM_OTP_ALIGN                                  0
#define OTP_CMD_PROGRAM_OTP_BITS                                   1
#define OTP_CMD_PROGRAM_OTP_SHIFT                                  0


/****************************************************************************
 * OTP :: STATUS
 ***************************************************************************/
/* OTP :: STATUS :: reserved0 [31:30] */
#define OTP_STATUS_reserved0_MASK                                  0xffffffffc0000000
#define OTP_STATUS_reserved0_ALIGN                                 0
#define OTP_STATUS_reserved0_BITS                                  2
#define OTP_STATUS_reserved0_SHIFT                                 30

/* OTP :: STATUS :: TOTAL_RETRIES [29:17] */
#define OTP_STATUS_TOTAL_RETRIES_MASK                              0x3ffffffffffe0000
#define OTP_STATUS_TOTAL_RETRIES_ALIGN                             0
#define OTP_STATUS_TOTAL_RETRIES_BITS                              13
#define OTP_STATUS_TOTAL_RETRIES_SHIFT                             17

/* OTP :: STATUS :: ROWS_USED [16:12] */
#define OTP_STATUS_ROWS_USED_MASK                                  0x1fffffffff000
#define OTP_STATUS_ROWS_USED_ALIGN                                 0
#define OTP_STATUS_ROWS_USED_BITS                                  5
#define OTP_STATUS_ROWS_USED_SHIFT                                 12

/* OTP :: STATUS :: MAX_RETRIES [11:08] */
#define OTP_STATUS_MAX_RETRIES_MASK                                0xfffffffff00
#define OTP_STATUS_MAX_RETRIES_ALIGN                               0
#define OTP_STATUS_MAX_RETRIES_BITS                                4
#define OTP_STATUS_MAX_RETRIES_SHIFT                               8

/* OTP :: STATUS :: PROG_STATUS [07:04] */
#define OTP_STATUS_PROG_STATUS_MASK                                0xfffffffff0
#define OTP_STATUS_PROG_STATUS_ALIGN                               0
#define OTP_STATUS_PROG_STATUS_BITS                                4
#define OTP_STATUS_PROG_STATUS_SHIFT                               4

/* OTP :: STATUS :: reserved1 [03:03] */
#define OTP_STATUS_reserved1_MASK                                  0xffffffff8
#define OTP_STATUS_reserved1_ALIGN                                 0
#define OTP_STATUS_reserved1_BITS                                  1
#define OTP_STATUS_reserved1_SHIFT                                 3

/* OTP :: STATUS :: CHECKSUM_MISMATCH [02:02] */
#define OTP_STATUS_CHECKSUM_MISMATCH_MASK                          0x7fffffffc
#define OTP_STATUS_CHECKSUM_MISMATCH_ALIGN                         0
#define OTP_STATUS_CHECKSUM_MISMATCH_BITS                          1
#define OTP_STATUS_CHECKSUM_MISMATCH_SHIFT                         2

/* OTP :: STATUS :: INSUFFICIENT_ROWS [01:01] */
#define OTP_STATUS_INSUFFICIENT_ROWS_MASK                          0x3fffffffe
#define OTP_STATUS_INSUFFICIENT_ROWS_ALIGN                         0
#define OTP_STATUS_INSUFFICIENT_ROWS_BITS                          1
#define OTP_STATUS_INSUFFICIENT_ROWS_SHIFT                         1

/* OTP :: STATUS :: PROGRAMMED [00:00] */
#define OTP_STATUS_PROGRAMMED_MASK                                 0x1ffffffff
#define OTP_STATUS_PROGRAMMED_ALIGN                                0
#define OTP_STATUS_PROGRAMMED_BITS                                 1
#define OTP_STATUS_PROGRAMMED_SHIFT                                0


/****************************************************************************
 * OTP :: CONTENT_MISC
 ***************************************************************************/
/* OTP :: CONTENT_MISC :: reserved0 [31:06] */
#define OTP_CONTENT_MISC_reserved0_MASK                            0xffffffffffffffc0
#define OTP_CONTENT_MISC_reserved0_ALIGN                           0
#define OTP_CONTENT_MISC_reserved0_BITS                            26
#define OTP_CONTENT_MISC_reserved0_SHIFT                           6

/* OTP :: CONTENT_MISC :: DCI_SECURITY_ENABLE [05:05] */
#define OTP_CONTENT_MISC_DCI_SECURITY_ENABLE_MASK                  0x3fffffffe0
#define OTP_CONTENT_MISC_DCI_SECURITY_ENABLE_ALIGN                 0
#define OTP_CONTENT_MISC_DCI_SECURITY_ENABLE_BITS                  1
#define OTP_CONTENT_MISC_DCI_SECURITY_ENABLE_SHIFT                 5

/* OTP :: CONTENT_MISC :: AES_SECURITY_ENABLE [04:04] */
#define OTP_CONTENT_MISC_AES_SECURITY_ENABLE_MASK                  0x1ffffffff0
#define OTP_CONTENT_MISC_AES_SECURITY_ENABLE_ALIGN                 0
#define OTP_CONTENT_MISC_AES_SECURITY_ENABLE_BITS                  1
#define OTP_CONTENT_MISC_AES_SECURITY_ENABLE_SHIFT                 4

/* OTP :: CONTENT_MISC :: DISABLE_JTAG [03:03] */
#define OTP_CONTENT_MISC_DISABLE_JTAG_MASK                         0xffffffff8
#define OTP_CONTENT_MISC_DISABLE_JTAG_ALIGN                        0
#define OTP_CONTENT_MISC_DISABLE_JTAG_BITS                         1
#define OTP_CONTENT_MISC_DISABLE_JTAG_SHIFT                        3

/* OTP :: CONTENT_MISC :: DISABLE_UART [02:02] */
#define OTP_CONTENT_MISC_DISABLE_UART_MASK                         0x7fffffffc
#define OTP_CONTENT_MISC_DISABLE_UART_ALIGN                        0
#define OTP_CONTENT_MISC_DISABLE_UART_BITS                         1
#define OTP_CONTENT_MISC_DISABLE_UART_SHIFT                        2

/* OTP :: CONTENT_MISC :: ENABLE_RANDOMIZATION [01:01] */
#define OTP_CONTENT_MISC_ENABLE_RANDOMIZATION_MASK                 0x3fffffffe
#define OTP_CONTENT_MISC_ENABLE_RANDOMIZATION_ALIGN                0
#define OTP_CONTENT_MISC_ENABLE_RANDOMIZATION_BITS                 1
#define OTP_CONTENT_MISC_ENABLE_RANDOMIZATION_SHIFT                1

/* OTP :: CONTENT_MISC :: OTP_SECURITY_ENABLE [00:00] */
#define OTP_CONTENT_MISC_OTP_SECURITY_ENABLE_MASK                  0x1ffffffff
#define OTP_CONTENT_MISC_OTP_SECURITY_ENABLE_ALIGN                 0
#define OTP_CONTENT_MISC_OTP_SECURITY_ENABLE_BITS                  1
#define OTP_CONTENT_MISC_OTP_SECURITY_ENABLE_SHIFT                 0


/****************************************************************************
 * OTP :: CONTENT_AES_0
 ***************************************************************************/
/* OTP :: CONTENT_AES_0 :: AES_KEY_0 [31:00] */
#define OTP_CONTENT_AES_0_AES_KEY_0_MASK                           0xffffffffffffffff
#define OTP_CONTENT_AES_0_AES_KEY_0_ALIGN                          0
#define OTP_CONTENT_AES_0_AES_KEY_0_BITS                           32
#define OTP_CONTENT_AES_0_AES_KEY_0_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_AES_1
 ***************************************************************************/
/* OTP :: CONTENT_AES_1 :: AES_KEY_1 [31:00] */
#define OTP_CONTENT_AES_1_AES_KEY_1_MASK                           0xffffffffffffffff
#define OTP_CONTENT_AES_1_AES_KEY_1_ALIGN                          0
#define OTP_CONTENT_AES_1_AES_KEY_1_BITS                           32
#define OTP_CONTENT_AES_1_AES_KEY_1_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_AES_2
 ***************************************************************************/
/* OTP :: CONTENT_AES_2 :: AES_KEY_2 [31:00] */
#define OTP_CONTENT_AES_2_AES_KEY_2_MASK                           0xffffffffffffffff
#define OTP_CONTENT_AES_2_AES_KEY_2_ALIGN                          0
#define OTP_CONTENT_AES_2_AES_KEY_2_BITS                           32
#define OTP_CONTENT_AES_2_AES_KEY_2_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_AES_3
 ***************************************************************************/
/* OTP :: CONTENT_AES_3 :: AES_KEY_3 [31:00] */
#define OTP_CONTENT_AES_3_AES_KEY_3_MASK                           0xffffffffffffffff
#define OTP_CONTENT_AES_3_AES_KEY_3_ALIGN                          0
#define OTP_CONTENT_AES_3_AES_KEY_3_BITS                           32
#define OTP_CONTENT_AES_3_AES_KEY_3_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_0
 ***************************************************************************/
/* OTP :: CONTENT_SHA_0 :: SHA_KEY_0 [31:00] */
#define OTP_CONTENT_SHA_0_SHA_KEY_0_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_0_SHA_KEY_0_ALIGN                          0
#define OTP_CONTENT_SHA_0_SHA_KEY_0_BITS                           32
#define OTP_CONTENT_SHA_0_SHA_KEY_0_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_1
 ***************************************************************************/
/* OTP :: CONTENT_SHA_1 :: SHA_KEY_1 [31:00] */
#define OTP_CONTENT_SHA_1_SHA_KEY_1_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_1_SHA_KEY_1_ALIGN                          0
#define OTP_CONTENT_SHA_1_SHA_KEY_1_BITS                           32
#define OTP_CONTENT_SHA_1_SHA_KEY_1_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_2
 ***************************************************************************/
/* OTP :: CONTENT_SHA_2 :: SHA_KEY_2 [31:00] */
#define OTP_CONTENT_SHA_2_SHA_KEY_2_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_2_SHA_KEY_2_ALIGN                          0
#define OTP_CONTENT_SHA_2_SHA_KEY_2_BITS                           32
#define OTP_CONTENT_SHA_2_SHA_KEY_2_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_3
 ***************************************************************************/
/* OTP :: CONTENT_SHA_3 :: SHA_KEY_3 [31:00] */
#define OTP_CONTENT_SHA_3_SHA_KEY_3_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_3_SHA_KEY_3_ALIGN                          0
#define OTP_CONTENT_SHA_3_SHA_KEY_3_BITS                           32
#define OTP_CONTENT_SHA_3_SHA_KEY_3_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_4
 ***************************************************************************/
/* OTP :: CONTENT_SHA_4 :: SHA_KEY_4 [31:00] */
#define OTP_CONTENT_SHA_4_SHA_KEY_4_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_4_SHA_KEY_4_ALIGN                          0
#define OTP_CONTENT_SHA_4_SHA_KEY_4_BITS                           32
#define OTP_CONTENT_SHA_4_SHA_KEY_4_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_5
 ***************************************************************************/
/* OTP :: CONTENT_SHA_5 :: SHA_KEY_5 [31:00] */
#define OTP_CONTENT_SHA_5_SHA_KEY_5_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_5_SHA_KEY_5_ALIGN                          0
#define OTP_CONTENT_SHA_5_SHA_KEY_5_BITS                           32
#define OTP_CONTENT_SHA_5_SHA_KEY_5_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_6
 ***************************************************************************/
/* OTP :: CONTENT_SHA_6 :: SHA_KEY_6 [31:00] */
#define OTP_CONTENT_SHA_6_SHA_KEY_6_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_6_SHA_KEY_6_ALIGN                          0
#define OTP_CONTENT_SHA_6_SHA_KEY_6_BITS                           32
#define OTP_CONTENT_SHA_6_SHA_KEY_6_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_SHA_7
 ***************************************************************************/
/* OTP :: CONTENT_SHA_7 :: SHA_KEY_7 [31:00] */
#define OTP_CONTENT_SHA_7_SHA_KEY_7_MASK                           0xffffffffffffffff
#define OTP_CONTENT_SHA_7_SHA_KEY_7_ALIGN                          0
#define OTP_CONTENT_SHA_7_SHA_KEY_7_BITS                           32
#define OTP_CONTENT_SHA_7_SHA_KEY_7_SHIFT                          0


/****************************************************************************
 * OTP :: CONTENT_CHECKSUM
 ***************************************************************************/
/* OTP :: CONTENT_CHECKSUM :: reserved0 [31:16] */
#define OTP_CONTENT_CHECKSUM_reserved0_MASK                        0xffffffffffff0000
#define OTP_CONTENT_CHECKSUM_reserved0_ALIGN                       0
#define OTP_CONTENT_CHECKSUM_reserved0_BITS                        16
#define OTP_CONTENT_CHECKSUM_reserved0_SHIFT                       16

/* OTP :: CONTENT_CHECKSUM :: CHECKSUM [15:00] */
#define OTP_CONTENT_CHECKSUM_CHECKSUM_MASK                         0xffffffffffff
#define OTP_CONTENT_CHECKSUM_CHECKSUM_ALIGN                        0
#define OTP_CONTENT_CHECKSUM_CHECKSUM_BITS                         16
#define OTP_CONTENT_CHECKSUM_CHECKSUM_SHIFT                        0


/****************************************************************************
 * OTP :: PROG_CTRL
 ***************************************************************************/
/* OTP :: PROG_CTRL :: reserved0 [31:02] */
#define OTP_PROG_CTRL_reserved0_MASK                               0xfffffffffffffffc
#define OTP_PROG_CTRL_reserved0_ALIGN                              0
#define OTP_PROG_CTRL_reserved0_BITS                               30
#define OTP_PROG_CTRL_reserved0_SHIFT                              2

/* OTP :: PROG_CTRL :: ENABLE [01:01] */
#define OTP_PROG_CTRL_ENABLE_MASK                                  0x3fffffffe
#define OTP_PROG_CTRL_ENABLE_ALIGN                                 0
#define OTP_PROG_CTRL_ENABLE_BITS                                  1
#define OTP_PROG_CTRL_ENABLE_SHIFT                                 1

/* OTP :: PROG_CTRL :: RST [00:00] */
#define OTP_PROG_CTRL_RST_MASK                                     0x1ffffffff
#define OTP_PROG_CTRL_RST_ALIGN                                    0
#define OTP_PROG_CTRL_RST_BITS                                     1
#define OTP_PROG_CTRL_RST_SHIFT                                    0


/****************************************************************************
 * OTP :: PROG_STATUS
 ***************************************************************************/
/* OTP :: PROG_STATUS :: reserved0 [31:02] */
#define OTP_PROG_STATUS_reserved0_MASK                             0xfffffffffffffffc
#define OTP_PROG_STATUS_reserved0_ALIGN                            0
#define OTP_PROG_STATUS_reserved0_BITS                             30
#define OTP_PROG_STATUS_reserved0_SHIFT                            2

/* OTP :: PROG_STATUS :: ORDY [01:01] */
#define OTP_PROG_STATUS_ORDY_MASK                                  0x3fffffffe
#define OTP_PROG_STATUS_ORDY_ALIGN                                 0
#define OTP_PROG_STATUS_ORDY_BITS                                  1
#define OTP_PROG_STATUS_ORDY_SHIFT                                 1

/* OTP :: PROG_STATUS :: IRDY [00:00] */
#define OTP_PROG_STATUS_IRDY_MASK                                  0x1ffffffff
#define OTP_PROG_STATUS_IRDY_ALIGN                                 0
#define OTP_PROG_STATUS_IRDY_BITS                                  1
#define OTP_PROG_STATUS_IRDY_SHIFT                                 0


/****************************************************************************
 * OTP :: PROG_PULSE
 ***************************************************************************/
/* OTP :: PROG_PULSE :: PROG_HI [31:00] */
#define OTP_PROG_PULSE_PROG_HI_MASK                                0xffffffffffffffff
#define OTP_PROG_PULSE_PROG_HI_ALIGN                               0
#define OTP_PROG_PULSE_PROG_HI_BITS                                32
#define OTP_PROG_PULSE_PROG_HI_SHIFT                               0


/****************************************************************************
 * OTP :: VERIFY_PULSE
 ***************************************************************************/
/* OTP :: VERIFY_PULSE :: PROG_LOW [31:16] */
#define OTP_VERIFY_PULSE_PROG_LOW_MASK                             0xffffffffffff0000
#define OTP_VERIFY_PULSE_PROG_LOW_ALIGN                            0
#define OTP_VERIFY_PULSE_PROG_LOW_BITS                             16
#define OTP_VERIFY_PULSE_PROG_LOW_SHIFT                            16

/* OTP :: VERIFY_PULSE :: VERIFY [15:00] */
#define OTP_VERIFY_PULSE_VERIFY_MASK                               0xffffffffffff
#define OTP_VERIFY_PULSE_VERIFY_ALIGN                              0
#define OTP_VERIFY_PULSE_VERIFY_BITS                               16
#define OTP_VERIFY_PULSE_VERIFY_SHIFT                              0


/****************************************************************************
 * OTP :: PROG_MASK
 ***************************************************************************/
/* OTP :: PROG_MASK :: reserved0 [31:17] */
#define OTP_PROG_MASK_reserved0_MASK                               0xfffffffffffe0000
#define OTP_PROG_MASK_reserved0_ALIGN                              0
#define OTP_PROG_MASK_reserved0_BITS                               15
#define OTP_PROG_MASK_reserved0_SHIFT                              17

/* OTP :: PROG_MASK :: PROG_MASK [16:00] */
#define OTP_PROG_MASK_PROG_MASK_MASK                               0x1ffffffffffff
#define OTP_PROG_MASK_PROG_MASK_ALIGN                              0
#define OTP_PROG_MASK_PROG_MASK_BITS                               17
#define OTP_PROG_MASK_PROG_MASK_SHIFT                              0


/****************************************************************************
 * OTP :: DATA_INPUT
 ***************************************************************************/
/* OTP :: DATA_INPUT :: reserved0 [31:31] */
#define OTP_DATA_INPUT_reserved0_MASK                              0xffffffff80000000
#define OTP_DATA_INPUT_reserved0_ALIGN                             0
#define OTP_DATA_INPUT_reserved0_BITS                              1
#define OTP_DATA_INPUT_reserved0_SHIFT                             31

/* OTP :: DATA_INPUT :: CMD [30:28] */
#define OTP_DATA_INPUT_CMD_MASK                                    0x7ffffffff0000000
#define OTP_DATA_INPUT_CMD_ALIGN                                   0
#define OTP_DATA_INPUT_CMD_BITS                                    3
#define OTP_DATA_INPUT_CMD_SHIFT                                   28

/* OTP :: DATA_INPUT :: reserved1 [27:26] */
#define OTP_DATA_INPUT_reserved1_MASK                              0xffffffffc000000
#define OTP_DATA_INPUT_reserved1_ALIGN                             0
#define OTP_DATA_INPUT_reserved1_BITS                              2
#define OTP_DATA_INPUT_reserved1_SHIFT                             26

/* OTP :: DATA_INPUT :: ADDR [25:20] */
#define OTP_DATA_INPUT_ADDR_MASK                                   0x3fffffffff00000
#define OTP_DATA_INPUT_ADDR_ALIGN                                  0
#define OTP_DATA_INPUT_ADDR_BITS                                   6
#define OTP_DATA_INPUT_ADDR_SHIFT                                  20

/* OTP :: DATA_INPUT :: reserved2 [19:18] */
#define OTP_DATA_INPUT_reserved2_MASK                              0xffffffffc0000
#define OTP_DATA_INPUT_reserved2_ALIGN                             0
#define OTP_DATA_INPUT_reserved2_BITS                              2
#define OTP_DATA_INPUT_reserved2_SHIFT                             18

/* OTP :: DATA_INPUT :: WRCOL [17:17] */
#define OTP_DATA_INPUT_WRCOL_MASK                                  0x3fffffffe0000
#define OTP_DATA_INPUT_WRCOL_ALIGN                                 0
#define OTP_DATA_INPUT_WRCOL_BITS                                  1
#define OTP_DATA_INPUT_WRCOL_SHIFT                                 17

/* OTP :: DATA_INPUT :: DIN [16:00] */
#define OTP_DATA_INPUT_DIN_MASK                                    0x1ffffffffffff
#define OTP_DATA_INPUT_DIN_ALIGN                                   0
#define OTP_DATA_INPUT_DIN_BITS                                    17
#define OTP_DATA_INPUT_DIN_SHIFT                                   0


/****************************************************************************
 * OTP :: DATA_OUTPUT
 ***************************************************************************/
/* OTP :: DATA_OUTPUT :: reserved0 [31:17] */
#define OTP_DATA_OUTPUT_reserved0_MASK                             0xfffffffffffe0000
#define OTP_DATA_OUTPUT_reserved0_ALIGN                            0
#define OTP_DATA_OUTPUT_reserved0_BITS                             15
#define OTP_DATA_OUTPUT_reserved0_SHIFT                            17

/* OTP :: DATA_OUTPUT :: DOUT [16:00] */
#define OTP_DATA_OUTPUT_DOUT_MASK                                  0x1ffffffffffff
#define OTP_DATA_OUTPUT_DOUT_ALIGN                                 0
#define OTP_DATA_OUTPUT_DOUT_BITS                                  17
#define OTP_DATA_OUTPUT_DOUT_SHIFT                                 0


/****************************************************************************
 * BCM70012_OTP_TOP_OTP_GR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * OTP_GR_BRIDGE :: REVISION
 ***************************************************************************/
/* OTP_GR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define OTP_GR_BRIDGE_REVISION_reserved0_MASK                      0xffffffffffff0000
#define OTP_GR_BRIDGE_REVISION_reserved0_ALIGN                     0
#define OTP_GR_BRIDGE_REVISION_reserved0_BITS                      16
#define OTP_GR_BRIDGE_REVISION_reserved0_SHIFT                     16

/* OTP_GR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define OTP_GR_BRIDGE_REVISION_MAJOR_MASK                          0xffffffffff00
#define OTP_GR_BRIDGE_REVISION_MAJOR_ALIGN                         0
#define OTP_GR_BRIDGE_REVISION_MAJOR_BITS                          8
#define OTP_GR_BRIDGE_REVISION_MAJOR_SHIFT                         8

/* OTP_GR_BRIDGE :: REVISION :: MINOR [07:00] */
#define OTP_GR_BRIDGE_REVISION_MINOR_MASK                          0xffffffffff
#define OTP_GR_BRIDGE_REVISION_MINOR_ALIGN                         0
#define OTP_GR_BRIDGE_REVISION_MINOR_BITS                          8
#define OTP_GR_BRIDGE_REVISION_MINOR_SHIFT                         0


/****************************************************************************
 * OTP_GR_BRIDGE :: CTRL
 ***************************************************************************/
/* OTP_GR_BRIDGE :: CTRL :: reserved0 [31:01] */
#define OTP_GR_BRIDGE_CTRL_reserved0_MASK                          0xfffffffffffffffe
#define OTP_GR_BRIDGE_CTRL_reserved0_ALIGN                         0
#define OTP_GR_BRIDGE_CTRL_reserved0_BITS                          31
#define OTP_GR_BRIDGE_CTRL_reserved0_SHIFT                         1

/* OTP_GR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define OTP_GR_BRIDGE_CTRL_gisb_error_intr_MASK                    0x1ffffffff
#define OTP_GR_BRIDGE_CTRL_gisb_error_intr_ALIGN                   0
#define OTP_GR_BRIDGE_CTRL_gisb_error_intr_BITS                    1
#define OTP_GR_BRIDGE_CTRL_gisb_error_intr_SHIFT                   0
#define OTP_GR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE            0
#define OTP_GR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE             1


/****************************************************************************
 * OTP_GR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* OTP_GR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define OTP_GR_BRIDGE_SW_RESET_0_reserved0_MASK                    0xfffffffffffffff8
#define OTP_GR_BRIDGE_SW_RESET_0_reserved0_ALIGN                   0
#define OTP_GR_BRIDGE_SW_RESET_0_reserved0_BITS                    29
#define OTP_GR_BRIDGE_SW_RESET_0_reserved0_SHIFT                   3

/* OTP_GR_BRIDGE :: SW_RESET_0 :: OTP_02_SW_RESET [02:02] */
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_02_SW_RESET_MASK              0x7fffffffc
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_02_SW_RESET_ALIGN             0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_02_SW_RESET_BITS              1
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_02_SW_RESET_SHIFT             2
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_02_SW_RESET_DEASSERT          0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_02_SW_RESET_ASSERT            1

/* OTP_GR_BRIDGE :: SW_RESET_0 :: OTP_01_SW_RESET [01:01] */
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_01_SW_RESET_MASK              0x3fffffffe
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_01_SW_RESET_ALIGN             0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_01_SW_RESET_BITS              1
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_01_SW_RESET_SHIFT             1
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_01_SW_RESET_DEASSERT          0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_01_SW_RESET_ASSERT            1

/* OTP_GR_BRIDGE :: SW_RESET_0 :: OTP_00_SW_RESET [00:00] */
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_00_SW_RESET_MASK              0x1ffffffff
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_00_SW_RESET_ALIGN             0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_00_SW_RESET_BITS              1
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_00_SW_RESET_SHIFT             0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_00_SW_RESET_DEASSERT          0
#define OTP_GR_BRIDGE_SW_RESET_0_OTP_00_SW_RESET_ASSERT            1


/****************************************************************************
 * OTP_GR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* OTP_GR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define OTP_GR_BRIDGE_SW_RESET_1_reserved0_MASK                    0xfffffffffffffff8
#define OTP_GR_BRIDGE_SW_RESET_1_reserved0_ALIGN                   0
#define OTP_GR_BRIDGE_SW_RESET_1_reserved0_BITS                    29
#define OTP_GR_BRIDGE_SW_RESET_1_reserved0_SHIFT                   3

/* OTP_GR_BRIDGE :: SW_RESET_1 :: OTP_02_SW_RESET [02:02] */
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_02_SW_RESET_MASK              0x7fffffffc
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_02_SW_RESET_ALIGN             0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_02_SW_RESET_BITS              1
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_02_SW_RESET_SHIFT             2
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_02_SW_RESET_DEASSERT          0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_02_SW_RESET_ASSERT            1

/* OTP_GR_BRIDGE :: SW_RESET_1 :: OTP_01_SW_RESET [01:01] */
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_01_SW_RESET_MASK              0x3fffffffe
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_01_SW_RESET_ALIGN             0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_01_SW_RESET_BITS              1
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_01_SW_RESET_SHIFT             1
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_01_SW_RESET_DEASSERT          0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_01_SW_RESET_ASSERT            1

/* OTP_GR_BRIDGE :: SW_RESET_1 :: OTP_00_SW_RESET [00:00] */
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_00_SW_RESET_MASK              0x1ffffffff
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_00_SW_RESET_ALIGN             0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_00_SW_RESET_BITS              1
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_00_SW_RESET_SHIFT             0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_00_SW_RESET_DEASSERT          0
#define OTP_GR_BRIDGE_SW_RESET_1_OTP_00_SW_RESET_ASSERT            1


/****************************************************************************
 * BCM70012_AES_TOP_AES
 ***************************************************************************/
/****************************************************************************
 * AES :: CONFIG_INFO
 ***************************************************************************/
/* AES :: CONFIG_INFO :: SWAP [31:31] */
#define AES_CONFIG_INFO_SWAP_MASK                                  0xffffffff80000000
#define AES_CONFIG_INFO_SWAP_ALIGN                                 0
#define AES_CONFIG_INFO_SWAP_BITS                                  1
#define AES_CONFIG_INFO_SWAP_SHIFT                                 31

/* AES :: CONFIG_INFO :: reserved0 [30:19] */
#define AES_CONFIG_INFO_reserved0_MASK                             0x7ffffffffff80000
#define AES_CONFIG_INFO_reserved0_ALIGN                            0
#define AES_CONFIG_INFO_reserved0_BITS                             12
#define AES_CONFIG_INFO_reserved0_SHIFT                            19

/* AES :: CONFIG_INFO :: OFFSET [18:02] */
#define AES_CONFIG_INFO_OFFSET_MASK                                0x7fffffffffffc
#define AES_CONFIG_INFO_OFFSET_ALIGN                               0
#define AES_CONFIG_INFO_OFFSET_BITS                                17
#define AES_CONFIG_INFO_OFFSET_SHIFT                               2

/* AES :: CONFIG_INFO :: reserved1 [01:00] */
#define AES_CONFIG_INFO_reserved1_MASK                             0x3ffffffff
#define AES_CONFIG_INFO_reserved1_ALIGN                            0
#define AES_CONFIG_INFO_reserved1_BITS                             2
#define AES_CONFIG_INFO_reserved1_SHIFT                            0


/****************************************************************************
 * AES :: CMD
 ***************************************************************************/
/* AES :: CMD :: reserved0 [31:13] */
#define AES_CMD_reserved0_MASK                                     0xffffffffffffe000
#define AES_CMD_reserved0_ALIGN                                    0
#define AES_CMD_reserved0_BITS                                     19
#define AES_CMD_reserved0_SHIFT                                    13

/* AES :: CMD :: WRITE_EEPROM [12:12] */
#define AES_CMD_WRITE_EEPROM_MASK                                  0x1ffffffff000
#define AES_CMD_WRITE_EEPROM_ALIGN                                 0
#define AES_CMD_WRITE_EEPROM_BITS                                  1
#define AES_CMD_WRITE_EEPROM_SHIFT                                 12

/* AES :: CMD :: reserved1 [11:09] */
#define AES_CMD_reserved1_MASK                                     0xffffffffe00
#define AES_CMD_reserved1_ALIGN                                    0
#define AES_CMD_reserved1_BITS                                     3
#define AES_CMD_reserved1_SHIFT                                    9

/* AES :: CMD :: START_EEPROM_COPY [08:08] */
#define AES_CMD_START_EEPROM_COPY_MASK                             0x1ffffffff00
#define AES_CMD_START_EEPROM_COPY_ALIGN                            0
#define AES_CMD_START_EEPROM_COPY_BITS                             1
#define AES_CMD_START_EEPROM_COPY_SHIFT                            8

/* AES :: CMD :: reserved2 [07:05] */
#define AES_CMD_reserved2_MASK                                     0xffffffffe0
#define AES_CMD_reserved2_ALIGN                                    0
#define AES_CMD_reserved2_BITS                                     3
#define AES_CMD_reserved2_SHIFT                                    5

/* AES :: CMD :: PREPARE_ENCRYPTION [04:04] */
#define AES_CMD_PREPARE_ENCRYPTION_MASK                            0x1ffffffff0
#define AES_CMD_PREPARE_ENCRYPTION_ALIGN                           0
#define AES_CMD_PREPARE_ENCRYPTION_BITS                            1
#define AES_CMD_PREPARE_ENCRYPTION_SHIFT                           4

/* AES :: CMD :: reserved3 [03:01] */
#define AES_CMD_reserved3_MASK                                     0xffffffffe
#define AES_CMD_reserved3_ALIGN                                    0
#define AES_CMD_reserved3_BITS                                     3
#define AES_CMD_reserved3_SHIFT                                    1

/* AES :: CMD :: START_KEY_LOAD [00:00] */
#define AES_CMD_START_KEY_LOAD_MASK                                0x1ffffffff
#define AES_CMD_START_KEY_LOAD_ALIGN                               0
#define AES_CMD_START_KEY_LOAD_BITS                                1
#define AES_CMD_START_KEY_LOAD_SHIFT                               0


/****************************************************************************
 * AES :: STATUS
 ***************************************************************************/
/* AES :: STATUS :: reserved0 [31:23] */
#define AES_STATUS_reserved0_MASK                                  0xffffffffff800000
#define AES_STATUS_reserved0_ALIGN                                 0
#define AES_STATUS_reserved0_BITS                                  9
#define AES_STATUS_reserved0_SHIFT                                 23

/* AES :: STATUS :: STUCK_AT_ZERO [22:22] */
#define AES_STATUS_STUCK_AT_ZERO_MASK                              0x7fffffffc00000
#define AES_STATUS_STUCK_AT_ZERO_ALIGN                             0
#define AES_STATUS_STUCK_AT_ZERO_BITS                              1
#define AES_STATUS_STUCK_AT_ZERO_SHIFT                             22

/* AES :: STATUS :: STUCK_AT_ONE [21:21] */
#define AES_STATUS_STUCK_AT_ONE_MASK                               0x3fffffffe00000
#define AES_STATUS_STUCK_AT_ONE_ALIGN                              0
#define AES_STATUS_STUCK_AT_ONE_BITS                               1
#define AES_STATUS_STUCK_AT_ONE_SHIFT                              21

/* AES :: STATUS :: RANDOM_READY [20:20] */
#define AES_STATUS_RANDOM_READY_MASK                               0x1ffffffff00000
#define AES_STATUS_RANDOM_READY_ALIGN                              0
#define AES_STATUS_RANDOM_READY_BITS                               1
#define AES_STATUS_RANDOM_READY_SHIFT                              20

/* AES :: STATUS :: reserved1 [19:17] */
#define AES_STATUS_reserved1_MASK                                  0xffffffffe0000
#define AES_STATUS_reserved1_ALIGN                                 0
#define AES_STATUS_reserved1_BITS                                  3
#define AES_STATUS_reserved1_SHIFT                                 17

/* AES :: STATUS :: WRITE_DATA_MISMATCH [16:16] */
#define AES_STATUS_WRITE_DATA_MISMATCH_MASK                        0x1ffffffff0000
#define AES_STATUS_WRITE_DATA_MISMATCH_ALIGN                       0
#define AES_STATUS_WRITE_DATA_MISMATCH_BITS                        1
#define AES_STATUS_WRITE_DATA_MISMATCH_SHIFT                       16

/* AES :: STATUS :: WRITE_EEPROM_TIMEOUT [15:15] */
#define AES_STATUS_WRITE_EEPROM_TIMEOUT_MASK                       0xffffffff8000
#define AES_STATUS_WRITE_EEPROM_TIMEOUT_ALIGN                      0
#define AES_STATUS_WRITE_EEPROM_TIMEOUT_BITS                       1
#define AES_STATUS_WRITE_EEPROM_TIMEOUT_SHIFT                      15

/* AES :: STATUS :: WRITE_EEPROM_ERROR [14:14] */
#define AES_STATUS_WRITE_EEPROM_ERROR_MASK                         0x7fffffffc000
#define AES_STATUS_WRITE_EEPROM_ERROR_ALIGN                        0
#define AES_STATUS_WRITE_EEPROM_ERROR_BITS                         1
#define AES_STATUS_WRITE_EEPROM_ERROR_SHIFT                        14

/* AES :: STATUS :: WRITE_GISB_ERROR [13:13] */
#define AES_STATUS_WRITE_GISB_ERROR_MASK                           0x3fffffffe000
#define AES_STATUS_WRITE_GISB_ERROR_ALIGN                          0
#define AES_STATUS_WRITE_GISB_ERROR_BITS                           1
#define AES_STATUS_WRITE_GISB_ERROR_SHIFT                          13

/* AES :: STATUS :: WRITE_DONE [12:12] */
#define AES_STATUS_WRITE_DONE_MASK                                 0x1ffffffff000
#define AES_STATUS_WRITE_DONE_ALIGN                                0
#define AES_STATUS_WRITE_DONE_BITS                                 1
#define AES_STATUS_WRITE_DONE_SHIFT                                12

/* AES :: STATUS :: reserved2 [11:11] */
#define AES_STATUS_reserved2_MASK                                  0xffffffff800
#define AES_STATUS_reserved2_ALIGN                                 0
#define AES_STATUS_reserved2_BITS                                  1
#define AES_STATUS_reserved2_SHIFT                                 11

/* AES :: STATUS :: COPY_EEPROM_ERROR [10:10] */
#define AES_STATUS_COPY_EEPROM_ERROR_MASK                          0x7fffffffc00
#define AES_STATUS_COPY_EEPROM_ERROR_ALIGN                         0
#define AES_STATUS_COPY_EEPROM_ERROR_BITS                          1
#define AES_STATUS_COPY_EEPROM_ERROR_SHIFT                         10

/* AES :: STATUS :: COPY_GISB_ERROR [09:09] */
#define AES_STATUS_COPY_GISB_ERROR_MASK                            0x3fffffffe00
#define AES_STATUS_COPY_GISB_ERROR_ALIGN                           0
#define AES_STATUS_COPY_GISB_ERROR_BITS                            1
#define AES_STATUS_COPY_GISB_ERROR_SHIFT                           9

/* AES :: STATUS :: COPY_DONE [08:08] */
#define AES_STATUS_COPY_DONE_MASK                                  0x1ffffffff00
#define AES_STATUS_COPY_DONE_ALIGN                                 0
#define AES_STATUS_COPY_DONE_BITS                                  1
#define AES_STATUS_COPY_DONE_SHIFT                                 8

/* AES :: STATUS :: PREPARE_EEPROM_TIMEOUT [07:07] */
#define AES_STATUS_PREPARE_EEPROM_TIMEOUT_MASK                     0xffffffff80
#define AES_STATUS_PREPARE_EEPROM_TIMEOUT_ALIGN                    0
#define AES_STATUS_PREPARE_EEPROM_TIMEOUT_BITS                     1
#define AES_STATUS_PREPARE_EEPROM_TIMEOUT_SHIFT                    7

/* AES :: STATUS :: PREPARE_EEPROM_ERROR [06:06] */
#define AES_STATUS_PREPARE_EEPROM_ERROR_MASK                       0x7fffffffc0
#define AES_STATUS_PREPARE_EEPROM_ERROR_ALIGN                      0
#define AES_STATUS_PREPARE_EEPROM_ERROR_BITS                       1
#define AES_STATUS_PREPARE_EEPROM_ERROR_SHIFT                      6

/* AES :: STATUS :: PREPARE_GISB_ERROR [05:05] */
#define AES_STATUS_PREPARE_GISB_ERROR_MASK                         0x3fffffffe0
#define AES_STATUS_PREPARE_GISB_ERROR_ALIGN                        0
#define AES_STATUS_PREPARE_GISB_ERROR_BITS                         1
#define AES_STATUS_PREPARE_GISB_ERROR_SHIFT                        5

/* AES :: STATUS :: PREPARE_DONE [04:04] */
#define AES_STATUS_PREPARE_DONE_MASK                               0x1ffffffff0
#define AES_STATUS_PREPARE_DONE_ALIGN                              0
#define AES_STATUS_PREPARE_DONE_BITS                               1
#define AES_STATUS_PREPARE_DONE_SHIFT                              4

/* AES :: STATUS :: reserved3 [03:02] */
#define AES_STATUS_reserved3_MASK                                  0xffffffffc
#define AES_STATUS_reserved3_ALIGN                                 0
#define AES_STATUS_reserved3_BITS                                  2
#define AES_STATUS_reserved3_SHIFT                                 2

/* AES :: STATUS :: KEY_LOAD_GISB_ERROR [01:01] */
#define AES_STATUS_KEY_LOAD_GISB_ERROR_MASK                        0x3fffffffe
#define AES_STATUS_KEY_LOAD_GISB_ERROR_ALIGN                       0
#define AES_STATUS_KEY_LOAD_GISB_ERROR_BITS                        1
#define AES_STATUS_KEY_LOAD_GISB_ERROR_SHIFT                       1

/* AES :: STATUS :: KEY_LOAD_DONE [00:00] */
#define AES_STATUS_KEY_LOAD_DONE_MASK                              0x1ffffffff
#define AES_STATUS_KEY_LOAD_DONE_ALIGN                             0
#define AES_STATUS_KEY_LOAD_DONE_BITS                              1
#define AES_STATUS_KEY_LOAD_DONE_SHIFT                             0


/****************************************************************************
 * AES :: EEPROM_CONFIG
 ***************************************************************************/
/* AES :: EEPROM_CONFIG :: LENGTH [31:20] */
#define AES_EEPROM_CONFIG_LENGTH_MASK                              0xfffffffffff00000
#define AES_EEPROM_CONFIG_LENGTH_ALIGN                             0
#define AES_EEPROM_CONFIG_LENGTH_BITS                              12
#define AES_EEPROM_CONFIG_LENGTH_SHIFT                             20

/* AES :: EEPROM_CONFIG :: reserved0 [19:16] */
#define AES_EEPROM_CONFIG_reserved0_MASK                           0xfffffffff0000
#define AES_EEPROM_CONFIG_reserved0_ALIGN                          0
#define AES_EEPROM_CONFIG_reserved0_BITS                           4
#define AES_EEPROM_CONFIG_reserved0_SHIFT                          16

/* AES :: EEPROM_CONFIG :: START_ADDR [15:02] */
#define AES_EEPROM_CONFIG_START_ADDR_MASK                          0xfffffffffffc
#define AES_EEPROM_CONFIG_START_ADDR_ALIGN                         0
#define AES_EEPROM_CONFIG_START_ADDR_BITS                          14
#define AES_EEPROM_CONFIG_START_ADDR_SHIFT                         2

/* AES :: EEPROM_CONFIG :: reserved1 [01:00] */
#define AES_EEPROM_CONFIG_reserved1_MASK                           0x3ffffffff
#define AES_EEPROM_CONFIG_reserved1_ALIGN                          0
#define AES_EEPROM_CONFIG_reserved1_BITS                           2
#define AES_EEPROM_CONFIG_reserved1_SHIFT                          0


/****************************************************************************
 * AES :: EEPROM_DATA_0
 ***************************************************************************/
/* AES :: EEPROM_DATA_0 :: DATA [31:00] */
#define AES_EEPROM_DATA_0_DATA_MASK                                0xffffffffffffffff
#define AES_EEPROM_DATA_0_DATA_ALIGN                               0
#define AES_EEPROM_DATA_0_DATA_BITS                                32
#define AES_EEPROM_DATA_0_DATA_SHIFT                               0


/****************************************************************************
 * AES :: EEPROM_DATA_1
 ***************************************************************************/
/* AES :: EEPROM_DATA_1 :: DATA [31:00] */
#define AES_EEPROM_DATA_1_DATA_MASK                                0xffffffffffffffff
#define AES_EEPROM_DATA_1_DATA_ALIGN                               0
#define AES_EEPROM_DATA_1_DATA_BITS                                32
#define AES_EEPROM_DATA_1_DATA_SHIFT                               0


/****************************************************************************
 * AES :: EEPROM_DATA_2
 ***************************************************************************/
/* AES :: EEPROM_DATA_2 :: DATA [31:00] */
#define AES_EEPROM_DATA_2_DATA_MASK                                0xffffffffffffffff
#define AES_EEPROM_DATA_2_DATA_ALIGN                               0
#define AES_EEPROM_DATA_2_DATA_BITS                                32
#define AES_EEPROM_DATA_2_DATA_SHIFT                               0


/****************************************************************************
 * AES :: EEPROM_DATA_3
 ***************************************************************************/
/* AES :: EEPROM_DATA_3 :: DATA [31:00] */
#define AES_EEPROM_DATA_3_DATA_MASK                                0xffffffffffffffff
#define AES_EEPROM_DATA_3_DATA_ALIGN                               0
#define AES_EEPROM_DATA_3_DATA_BITS                                32
#define AES_EEPROM_DATA_3_DATA_SHIFT                               0


/****************************************************************************
 * BCM70012_AES_TOP_AES_RGR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * AES_RGR_BRIDGE :: REVISION
 ***************************************************************************/
/* AES_RGR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define AES_RGR_BRIDGE_REVISION_reserved0_MASK                     0xffffffffffff0000
#define AES_RGR_BRIDGE_REVISION_reserved0_ALIGN                    0
#define AES_RGR_BRIDGE_REVISION_reserved0_BITS                     16
#define AES_RGR_BRIDGE_REVISION_reserved0_SHIFT                    16

/* AES_RGR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define AES_RGR_BRIDGE_REVISION_MAJOR_MASK                         0xffffffffff00
#define AES_RGR_BRIDGE_REVISION_MAJOR_ALIGN                        0
#define AES_RGR_BRIDGE_REVISION_MAJOR_BITS                         8
#define AES_RGR_BRIDGE_REVISION_MAJOR_SHIFT                        8

/* AES_RGR_BRIDGE :: REVISION :: MINOR [07:00] */
#define AES_RGR_BRIDGE_REVISION_MINOR_MASK                         0xffffffffff
#define AES_RGR_BRIDGE_REVISION_MINOR_ALIGN                        0
#define AES_RGR_BRIDGE_REVISION_MINOR_BITS                         8
#define AES_RGR_BRIDGE_REVISION_MINOR_SHIFT                        0


/****************************************************************************
 * AES_RGR_BRIDGE :: CTRL
 ***************************************************************************/
/* AES_RGR_BRIDGE :: CTRL :: reserved0 [31:02] */
#define AES_RGR_BRIDGE_CTRL_reserved0_MASK                         0xfffffffffffffffc
#define AES_RGR_BRIDGE_CTRL_reserved0_ALIGN                        0
#define AES_RGR_BRIDGE_CTRL_reserved0_BITS                         30
#define AES_RGR_BRIDGE_CTRL_reserved0_SHIFT                        2

/* AES_RGR_BRIDGE :: CTRL :: rbus_error_intr [01:01] */
#define AES_RGR_BRIDGE_CTRL_rbus_error_intr_MASK                   0x3fffffffe
#define AES_RGR_BRIDGE_CTRL_rbus_error_intr_ALIGN                  0
#define AES_RGR_BRIDGE_CTRL_rbus_error_intr_BITS                   1
#define AES_RGR_BRIDGE_CTRL_rbus_error_intr_SHIFT                  1
#define AES_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_DISABLE           0
#define AES_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_ENABLE            1

/* AES_RGR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define AES_RGR_BRIDGE_CTRL_gisb_error_intr_MASK                   0x1ffffffff
#define AES_RGR_BRIDGE_CTRL_gisb_error_intr_ALIGN                  0
#define AES_RGR_BRIDGE_CTRL_gisb_error_intr_BITS                   1
#define AES_RGR_BRIDGE_CTRL_gisb_error_intr_SHIFT                  0
#define AES_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE           0
#define AES_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE            1


/****************************************************************************
 * AES_RGR_BRIDGE :: RBUS_TIMER
 ***************************************************************************/
/* AES_RGR_BRIDGE :: RBUS_TIMER :: reserved0 [31:16] */
#define AES_RGR_BRIDGE_RBUS_TIMER_reserved0_MASK                   0xffffffffffff0000
#define AES_RGR_BRIDGE_RBUS_TIMER_reserved0_ALIGN                  0
#define AES_RGR_BRIDGE_RBUS_TIMER_reserved0_BITS                   16
#define AES_RGR_BRIDGE_RBUS_TIMER_reserved0_SHIFT                  16

/* AES_RGR_BRIDGE :: RBUS_TIMER :: timer_value [15:00] */
#define AES_RGR_BRIDGE_RBUS_TIMER_timer_value_MASK                 0xffffffffffff
#define AES_RGR_BRIDGE_RBUS_TIMER_timer_value_ALIGN                0
#define AES_RGR_BRIDGE_RBUS_TIMER_timer_value_BITS                 16
#define AES_RGR_BRIDGE_RBUS_TIMER_timer_value_SHIFT                0


/****************************************************************************
 * AES_RGR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* AES_RGR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define AES_RGR_BRIDGE_SW_RESET_0_reserved0_MASK                   0xfffffffffffffff8
#define AES_RGR_BRIDGE_SW_RESET_0_reserved0_ALIGN                  0
#define AES_RGR_BRIDGE_SW_RESET_0_reserved0_BITS                   29
#define AES_RGR_BRIDGE_SW_RESET_0_reserved0_SHIFT                  3

/* AES_RGR_BRIDGE :: SW_RESET_0 :: AES_02_SW_RESET [02:02] */
#define AES_RGR_BRIDGE_SW_RESET_0_AES_02_SW_RESET_MASK             0x7fffffffc
#define AES_RGR_BRIDGE_SW_RESET_0_AES_02_SW_RESET_ALIGN            0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_02_SW_RESET_BITS             1
#define AES_RGR_BRIDGE_SW_RESET_0_AES_02_SW_RESET_SHIFT            2
#define AES_RGR_BRIDGE_SW_RESET_0_AES_02_SW_RESET_DEASSERT         0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_02_SW_RESET_ASSERT           1

/* AES_RGR_BRIDGE :: SW_RESET_0 :: AES_01_SW_RESET [01:01] */
#define AES_RGR_BRIDGE_SW_RESET_0_AES_01_SW_RESET_MASK             0x3fffffffe
#define AES_RGR_BRIDGE_SW_RESET_0_AES_01_SW_RESET_ALIGN            0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_01_SW_RESET_BITS             1
#define AES_RGR_BRIDGE_SW_RESET_0_AES_01_SW_RESET_SHIFT            1
#define AES_RGR_BRIDGE_SW_RESET_0_AES_01_SW_RESET_DEASSERT         0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_01_SW_RESET_ASSERT           1

/* AES_RGR_BRIDGE :: SW_RESET_0 :: AES_00_SW_RESET [00:00] */
#define AES_RGR_BRIDGE_SW_RESET_0_AES_00_SW_RESET_MASK             0x1ffffffff
#define AES_RGR_BRIDGE_SW_RESET_0_AES_00_SW_RESET_ALIGN            0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_00_SW_RESET_BITS             1
#define AES_RGR_BRIDGE_SW_RESET_0_AES_00_SW_RESET_SHIFT            0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_00_SW_RESET_DEASSERT         0
#define AES_RGR_BRIDGE_SW_RESET_0_AES_00_SW_RESET_ASSERT           1


/****************************************************************************
 * AES_RGR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* AES_RGR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define AES_RGR_BRIDGE_SW_RESET_1_reserved0_MASK                   0xfffffffffffffff8
#define AES_RGR_BRIDGE_SW_RESET_1_reserved0_ALIGN                  0
#define AES_RGR_BRIDGE_SW_RESET_1_reserved0_BITS                   29
#define AES_RGR_BRIDGE_SW_RESET_1_reserved0_SHIFT                  3

/* AES_RGR_BRIDGE :: SW_RESET_1 :: AES_02_SW_RESET [02:02] */
#define AES_RGR_BRIDGE_SW_RESET_1_AES_02_SW_RESET_MASK             0x7fffffffc
#define AES_RGR_BRIDGE_SW_RESET_1_AES_02_SW_RESET_ALIGN            0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_02_SW_RESET_BITS             1
#define AES_RGR_BRIDGE_SW_RESET_1_AES_02_SW_RESET_SHIFT            2
#define AES_RGR_BRIDGE_SW_RESET_1_AES_02_SW_RESET_DEASSERT         0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_02_SW_RESET_ASSERT           1

/* AES_RGR_BRIDGE :: SW_RESET_1 :: AES_01_SW_RESET [01:01] */
#define AES_RGR_BRIDGE_SW_RESET_1_AES_01_SW_RESET_MASK             0x3fffffffe
#define AES_RGR_BRIDGE_SW_RESET_1_AES_01_SW_RESET_ALIGN            0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_01_SW_RESET_BITS             1
#define AES_RGR_BRIDGE_SW_RESET_1_AES_01_SW_RESET_SHIFT            1
#define AES_RGR_BRIDGE_SW_RESET_1_AES_01_SW_RESET_DEASSERT         0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_01_SW_RESET_ASSERT           1

/* AES_RGR_BRIDGE :: SW_RESET_1 :: AES_00_SW_RESET [00:00] */
#define AES_RGR_BRIDGE_SW_RESET_1_AES_00_SW_RESET_MASK             0x1ffffffff
#define AES_RGR_BRIDGE_SW_RESET_1_AES_00_SW_RESET_ALIGN            0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_00_SW_RESET_BITS             1
#define AES_RGR_BRIDGE_SW_RESET_1_AES_00_SW_RESET_SHIFT            0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_00_SW_RESET_DEASSERT         0
#define AES_RGR_BRIDGE_SW_RESET_1_AES_00_SW_RESET_ASSERT           1


/****************************************************************************
 * BCM70012_DCI_TOP_DCI
 ***************************************************************************/
/****************************************************************************
 * DCI :: CMD
 ***************************************************************************/
/* DCI :: CMD :: reserved0 [31:09] */
#define DCI_CMD_reserved0_MASK                                     0xfffffffffffffe00
#define DCI_CMD_reserved0_ALIGN                                    0
#define DCI_CMD_reserved0_BITS                                     23
#define DCI_CMD_reserved0_SHIFT                                    9

/* DCI :: CMD :: FORCE_FW_VALIDATED [08:08] */
#define DCI_CMD_FORCE_FW_VALIDATED_MASK                            0x1ffffffff00
#define DCI_CMD_FORCE_FW_VALIDATED_ALIGN                           0
#define DCI_CMD_FORCE_FW_VALIDATED_BITS                            1
#define DCI_CMD_FORCE_FW_VALIDATED_SHIFT                           8

/* DCI :: CMD :: reserved1 [07:05] */
#define DCI_CMD_reserved1_MASK                                     0xffffffffe0
#define DCI_CMD_reserved1_ALIGN                                    0
#define DCI_CMD_reserved1_BITS                                     3
#define DCI_CMD_reserved1_SHIFT                                    5

/* DCI :: CMD :: START_PROCESSOR [04:04] */
#define DCI_CMD_START_PROCESSOR_MASK                               0x1ffffffff0
#define DCI_CMD_START_PROCESSOR_ALIGN                              0
#define DCI_CMD_START_PROCESSOR_BITS                               1
#define DCI_CMD_START_PROCESSOR_SHIFT                              4

/* DCI :: CMD :: reserved2 [03:02] */
#define DCI_CMD_reserved2_MASK                                     0xffffffffc
#define DCI_CMD_reserved2_ALIGN                                    0
#define DCI_CMD_reserved2_BITS                                     2
#define DCI_CMD_reserved2_SHIFT                                    2

/* DCI :: CMD :: DOWNLOAD_COMPLETE [01:01] */
#define DCI_CMD_DOWNLOAD_COMPLETE_MASK                             0x3fffffffe
#define DCI_CMD_DOWNLOAD_COMPLETE_ALIGN                            0
#define DCI_CMD_DOWNLOAD_COMPLETE_BITS                             1
#define DCI_CMD_DOWNLOAD_COMPLETE_SHIFT                            1

/* DCI :: CMD :: INITIATE_FW_DOWNLOAD [00:00] */
#define DCI_CMD_INITIATE_FW_DOWNLOAD_MASK                          0x1ffffffff
#define DCI_CMD_INITIATE_FW_DOWNLOAD_ALIGN                         0
#define DCI_CMD_INITIATE_FW_DOWNLOAD_BITS                          1
#define DCI_CMD_INITIATE_FW_DOWNLOAD_SHIFT                         0


/****************************************************************************
 * DCI :: STATUS
 ***************************************************************************/
/* DCI :: STATUS :: reserved0 [31:10] */
#define DCI_STATUS_reserved0_MASK                                  0xfffffffffffffc00
#define DCI_STATUS_reserved0_ALIGN                                 0
#define DCI_STATUS_reserved0_BITS                                  22
#define DCI_STATUS_reserved0_SHIFT                                 10

/* DCI :: STATUS :: SIGNATURE_MATCHED [09:09] */
#define DCI_STATUS_SIGNATURE_MATCHED_MASK                          0x3fffffffe00
#define DCI_STATUS_SIGNATURE_MATCHED_ALIGN                         0
#define DCI_STATUS_SIGNATURE_MATCHED_BITS                          1
#define DCI_STATUS_SIGNATURE_MATCHED_SHIFT                         9

/* DCI :: STATUS :: SIGNATURE_MISMATCH [08:08] */
#define DCI_STATUS_SIGNATURE_MISMATCH_MASK                         0x1ffffffff00
#define DCI_STATUS_SIGNATURE_MISMATCH_ALIGN                        0
#define DCI_STATUS_SIGNATURE_MISMATCH_BITS                         1
#define DCI_STATUS_SIGNATURE_MISMATCH_SHIFT                        8

/* DCI :: STATUS :: reserved1 [07:05] */
#define DCI_STATUS_reserved1_MASK                                  0xffffffffe0
#define DCI_STATUS_reserved1_ALIGN                                 0
#define DCI_STATUS_reserved1_BITS                                  3
#define DCI_STATUS_reserved1_SHIFT                                 5

/* DCI :: STATUS :: DOWNLOAD_READY [04:04] */
#define DCI_STATUS_DOWNLOAD_READY_MASK                             0x1ffffffff0
#define DCI_STATUS_DOWNLOAD_READY_ALIGN                            0
#define DCI_STATUS_DOWNLOAD_READY_BITS                             1
#define DCI_STATUS_DOWNLOAD_READY_SHIFT                            4

/* DCI :: STATUS :: reserved2 [03:01] */
#define DCI_STATUS_reserved2_MASK                                  0xffffffffe
#define DCI_STATUS_reserved2_ALIGN                                 0
#define DCI_STATUS_reserved2_BITS                                  3
#define DCI_STATUS_reserved2_SHIFT                                 1

/* DCI :: STATUS :: FIRMWARE_VALIDATED [00:00] */
#define DCI_STATUS_FIRMWARE_VALIDATED_MASK                         0x1ffffffff
#define DCI_STATUS_FIRMWARE_VALIDATED_ALIGN                        0
#define DCI_STATUS_FIRMWARE_VALIDATED_BITS                         1
#define DCI_STATUS_FIRMWARE_VALIDATED_SHIFT                        0


/****************************************************************************
 * DCI :: DRAM_BASE_ADDR
 ***************************************************************************/
/* DCI :: DRAM_BASE_ADDR :: reserved0 [31:13] */
#define DCI_DRAM_BASE_ADDR_reserved0_MASK                          0xffffffffffffe000
#define DCI_DRAM_BASE_ADDR_reserved0_ALIGN                         0
#define DCI_DRAM_BASE_ADDR_reserved0_BITS                          19
#define DCI_DRAM_BASE_ADDR_reserved0_SHIFT                         13

/* DCI :: DRAM_BASE_ADDR :: BASE_ADDR [12:00] */
#define DCI_DRAM_BASE_ADDR_BASE_ADDR_MASK                          0x1fffffffffff
#define DCI_DRAM_BASE_ADDR_BASE_ADDR_ALIGN                         0
#define DCI_DRAM_BASE_ADDR_BASE_ADDR_BITS                          13
#define DCI_DRAM_BASE_ADDR_BASE_ADDR_SHIFT                         0


/****************************************************************************
 * DCI :: FIRMWARE_ADDR
 ***************************************************************************/
/* DCI :: FIRMWARE_ADDR :: reserved0 [31:19] */
#define DCI_FIRMWARE_ADDR_reserved0_MASK                           0xfffffffffff80000
#define DCI_FIRMWARE_ADDR_reserved0_ALIGN                          0
#define DCI_FIRMWARE_ADDR_reserved0_BITS                           13
#define DCI_FIRMWARE_ADDR_reserved0_SHIFT                          19

/* DCI :: FIRMWARE_ADDR :: FW_ADDR [18:02] */
#define DCI_FIRMWARE_ADDR_FW_ADDR_MASK                             0x7fffffffffffc
#define DCI_FIRMWARE_ADDR_FW_ADDR_ALIGN                            0
#define DCI_FIRMWARE_ADDR_FW_ADDR_BITS                             17
#define DCI_FIRMWARE_ADDR_FW_ADDR_SHIFT                            2

/* DCI :: FIRMWARE_ADDR :: reserved1 [01:00] */
#define DCI_FIRMWARE_ADDR_reserved1_MASK                           0x3ffffffff
#define DCI_FIRMWARE_ADDR_reserved1_ALIGN                          0
#define DCI_FIRMWARE_ADDR_reserved1_BITS                           2
#define DCI_FIRMWARE_ADDR_reserved1_SHIFT                          0


/****************************************************************************
 * DCI :: FIRMWARE_DATA
 ***************************************************************************/
/* DCI :: FIRMWARE_DATA :: FW_DATA [31:00] */
#define DCI_FIRMWARE_DATA_FW_DATA_MASK                             0xffffffffffffffff
#define DCI_FIRMWARE_DATA_FW_DATA_ALIGN                            0
#define DCI_FIRMWARE_DATA_FW_DATA_BITS                             32
#define DCI_FIRMWARE_DATA_FW_DATA_SHIFT                            0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_0
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_0 :: SIG_DATA_0 [31:00] */
#define DCI_SIGNATURE_DATA_0_SIG_DATA_0_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_0_SIG_DATA_0_ALIGN                      0
#define DCI_SIGNATURE_DATA_0_SIG_DATA_0_BITS                       32
#define DCI_SIGNATURE_DATA_0_SIG_DATA_0_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_1
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_1 :: SIG_DATA_1 [31:00] */
#define DCI_SIGNATURE_DATA_1_SIG_DATA_1_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_1_SIG_DATA_1_ALIGN                      0
#define DCI_SIGNATURE_DATA_1_SIG_DATA_1_BITS                       32
#define DCI_SIGNATURE_DATA_1_SIG_DATA_1_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_2
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_2 :: SIG_DATA_2 [31:00] */
#define DCI_SIGNATURE_DATA_2_SIG_DATA_2_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_2_SIG_DATA_2_ALIGN                      0
#define DCI_SIGNATURE_DATA_2_SIG_DATA_2_BITS                       32
#define DCI_SIGNATURE_DATA_2_SIG_DATA_2_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_3
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_3 :: SIG_DATA_3 [31:00] */
#define DCI_SIGNATURE_DATA_3_SIG_DATA_3_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_3_SIG_DATA_3_ALIGN                      0
#define DCI_SIGNATURE_DATA_3_SIG_DATA_3_BITS                       32
#define DCI_SIGNATURE_DATA_3_SIG_DATA_3_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_4
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_4 :: SIG_DATA_4 [31:00] */
#define DCI_SIGNATURE_DATA_4_SIG_DATA_4_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_4_SIG_DATA_4_ALIGN                      0
#define DCI_SIGNATURE_DATA_4_SIG_DATA_4_BITS                       32
#define DCI_SIGNATURE_DATA_4_SIG_DATA_4_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_5
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_5 :: SIG_DATA_5 [31:00] */
#define DCI_SIGNATURE_DATA_5_SIG_DATA_5_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_5_SIG_DATA_5_ALIGN                      0
#define DCI_SIGNATURE_DATA_5_SIG_DATA_5_BITS                       32
#define DCI_SIGNATURE_DATA_5_SIG_DATA_5_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_6
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_6 :: SIG_DATA_6 [31:00] */
#define DCI_SIGNATURE_DATA_6_SIG_DATA_6_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_6_SIG_DATA_6_ALIGN                      0
#define DCI_SIGNATURE_DATA_6_SIG_DATA_6_BITS                       32
#define DCI_SIGNATURE_DATA_6_SIG_DATA_6_SHIFT                      0


/****************************************************************************
 * DCI :: SIGNATURE_DATA_7
 ***************************************************************************/
/* DCI :: SIGNATURE_DATA_7 :: SIG_DATA_7 [31:00] */
#define DCI_SIGNATURE_DATA_7_SIG_DATA_7_MASK                       0xffffffffffffffff
#define DCI_SIGNATURE_DATA_7_SIG_DATA_7_ALIGN                      0
#define DCI_SIGNATURE_DATA_7_SIG_DATA_7_BITS                       32
#define DCI_SIGNATURE_DATA_7_SIG_DATA_7_SHIFT                      0


/****************************************************************************
 * BCM70012_DCI_TOP_DCI_RGR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * DCI_RGR_BRIDGE :: REVISION
 ***************************************************************************/
/* DCI_RGR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define DCI_RGR_BRIDGE_REVISION_reserved0_MASK                     0xffffffffffff0000
#define DCI_RGR_BRIDGE_REVISION_reserved0_ALIGN                    0
#define DCI_RGR_BRIDGE_REVISION_reserved0_BITS                     16
#define DCI_RGR_BRIDGE_REVISION_reserved0_SHIFT                    16

/* DCI_RGR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define DCI_RGR_BRIDGE_REVISION_MAJOR_MASK                         0xffffffffff00
#define DCI_RGR_BRIDGE_REVISION_MAJOR_ALIGN                        0
#define DCI_RGR_BRIDGE_REVISION_MAJOR_BITS                         8
#define DCI_RGR_BRIDGE_REVISION_MAJOR_SHIFT                        8

/* DCI_RGR_BRIDGE :: REVISION :: MINOR [07:00] */
#define DCI_RGR_BRIDGE_REVISION_MINOR_MASK                         0xffffffffff
#define DCI_RGR_BRIDGE_REVISION_MINOR_ALIGN                        0
#define DCI_RGR_BRIDGE_REVISION_MINOR_BITS                         8
#define DCI_RGR_BRIDGE_REVISION_MINOR_SHIFT                        0


/****************************************************************************
 * DCI_RGR_BRIDGE :: CTRL
 ***************************************************************************/
/* DCI_RGR_BRIDGE :: CTRL :: reserved0 [31:02] */
#define DCI_RGR_BRIDGE_CTRL_reserved0_MASK                         0xfffffffffffffffc
#define DCI_RGR_BRIDGE_CTRL_reserved0_ALIGN                        0
#define DCI_RGR_BRIDGE_CTRL_reserved0_BITS                         30
#define DCI_RGR_BRIDGE_CTRL_reserved0_SHIFT                        2

/* DCI_RGR_BRIDGE :: CTRL :: rbus_error_intr [01:01] */
#define DCI_RGR_BRIDGE_CTRL_rbus_error_intr_MASK                   0x3fffffffe
#define DCI_RGR_BRIDGE_CTRL_rbus_error_intr_ALIGN                  0
#define DCI_RGR_BRIDGE_CTRL_rbus_error_intr_BITS                   1
#define DCI_RGR_BRIDGE_CTRL_rbus_error_intr_SHIFT                  1
#define DCI_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_DISABLE           0
#define DCI_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_ENABLE            1

/* DCI_RGR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define DCI_RGR_BRIDGE_CTRL_gisb_error_intr_MASK                   0x1ffffffff
#define DCI_RGR_BRIDGE_CTRL_gisb_error_intr_ALIGN                  0
#define DCI_RGR_BRIDGE_CTRL_gisb_error_intr_BITS                   1
#define DCI_RGR_BRIDGE_CTRL_gisb_error_intr_SHIFT                  0
#define DCI_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE           0
#define DCI_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE            1


/****************************************************************************
 * DCI_RGR_BRIDGE :: RBUS_TIMER
 ***************************************************************************/
/* DCI_RGR_BRIDGE :: RBUS_TIMER :: reserved0 [31:16] */
#define DCI_RGR_BRIDGE_RBUS_TIMER_reserved0_MASK                   0xffffffffffff0000
#define DCI_RGR_BRIDGE_RBUS_TIMER_reserved0_ALIGN                  0
#define DCI_RGR_BRIDGE_RBUS_TIMER_reserved0_BITS                   16
#define DCI_RGR_BRIDGE_RBUS_TIMER_reserved0_SHIFT                  16

/* DCI_RGR_BRIDGE :: RBUS_TIMER :: timer_value [15:00] */
#define DCI_RGR_BRIDGE_RBUS_TIMER_timer_value_MASK                 0xffffffffffff
#define DCI_RGR_BRIDGE_RBUS_TIMER_timer_value_ALIGN                0
#define DCI_RGR_BRIDGE_RBUS_TIMER_timer_value_BITS                 16
#define DCI_RGR_BRIDGE_RBUS_TIMER_timer_value_SHIFT                0


/****************************************************************************
 * DCI_RGR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* DCI_RGR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define DCI_RGR_BRIDGE_SW_RESET_0_reserved0_MASK                   0xfffffffffffffff8
#define DCI_RGR_BRIDGE_SW_RESET_0_reserved0_ALIGN                  0
#define DCI_RGR_BRIDGE_SW_RESET_0_reserved0_BITS                   29
#define DCI_RGR_BRIDGE_SW_RESET_0_reserved0_SHIFT                  3

/* DCI_RGR_BRIDGE :: SW_RESET_0 :: DCI_02_SW_RESET [02:02] */
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_02_SW_RESET_MASK             0x7fffffffc
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_02_SW_RESET_ALIGN            0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_02_SW_RESET_BITS             1
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_02_SW_RESET_SHIFT            2
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_02_SW_RESET_DEASSERT         0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_02_SW_RESET_ASSERT           1

/* DCI_RGR_BRIDGE :: SW_RESET_0 :: DCI_01_SW_RESET [01:01] */
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_01_SW_RESET_MASK             0x3fffffffe
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_01_SW_RESET_ALIGN            0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_01_SW_RESET_BITS             1
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_01_SW_RESET_SHIFT            1
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_01_SW_RESET_DEASSERT         0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_01_SW_RESET_ASSERT           1

/* DCI_RGR_BRIDGE :: SW_RESET_0 :: DCI_00_SW_RESET [00:00] */
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_00_SW_RESET_MASK             0x1ffffffff
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_00_SW_RESET_ALIGN            0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_00_SW_RESET_BITS             1
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_00_SW_RESET_SHIFT            0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_00_SW_RESET_DEASSERT         0
#define DCI_RGR_BRIDGE_SW_RESET_0_DCI_00_SW_RESET_ASSERT           1


/****************************************************************************
 * DCI_RGR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* DCI_RGR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define DCI_RGR_BRIDGE_SW_RESET_1_reserved0_MASK                   0xfffffffffffffff8
#define DCI_RGR_BRIDGE_SW_RESET_1_reserved0_ALIGN                  0
#define DCI_RGR_BRIDGE_SW_RESET_1_reserved0_BITS                   29
#define DCI_RGR_BRIDGE_SW_RESET_1_reserved0_SHIFT                  3

/* DCI_RGR_BRIDGE :: SW_RESET_1 :: DCI_02_SW_RESET [02:02] */
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_02_SW_RESET_MASK             0x7fffffffc
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_02_SW_RESET_ALIGN            0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_02_SW_RESET_BITS             1
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_02_SW_RESET_SHIFT            2
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_02_SW_RESET_DEASSERT         0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_02_SW_RESET_ASSERT           1

/* DCI_RGR_BRIDGE :: SW_RESET_1 :: DCI_01_SW_RESET [01:01] */
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_01_SW_RESET_MASK             0x3fffffffe
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_01_SW_RESET_ALIGN            0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_01_SW_RESET_BITS             1
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_01_SW_RESET_SHIFT            1
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_01_SW_RESET_DEASSERT         0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_01_SW_RESET_ASSERT           1

/* DCI_RGR_BRIDGE :: SW_RESET_1 :: DCI_00_SW_RESET [00:00] */
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_00_SW_RESET_MASK             0x1ffffffff
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_00_SW_RESET_ALIGN            0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_00_SW_RESET_BITS             1
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_00_SW_RESET_SHIFT            0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_00_SW_RESET_DEASSERT         0
#define DCI_RGR_BRIDGE_SW_RESET_1_DCI_00_SW_RESET_ASSERT           1


/****************************************************************************
 * BCM70012_CCE_TOP_CCE_RGR_BRIDGE
 ***************************************************************************/
/****************************************************************************
 * CCE_RGR_BRIDGE :: REVISION
 ***************************************************************************/
/* CCE_RGR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define CCE_RGR_BRIDGE_REVISION_reserved0_MASK                     0xffffffffffff0000
#define CCE_RGR_BRIDGE_REVISION_reserved0_ALIGN                    0
#define CCE_RGR_BRIDGE_REVISION_reserved0_BITS                     16
#define CCE_RGR_BRIDGE_REVISION_reserved0_SHIFT                    16

/* CCE_RGR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define CCE_RGR_BRIDGE_REVISION_MAJOR_MASK                         0xffffffffff00
#define CCE_RGR_BRIDGE_REVISION_MAJOR_ALIGN                        0
#define CCE_RGR_BRIDGE_REVISION_MAJOR_BITS                         8
#define CCE_RGR_BRIDGE_REVISION_MAJOR_SHIFT                        8

/* CCE_RGR_BRIDGE :: REVISION :: MINOR [07:00] */
#define CCE_RGR_BRIDGE_REVISION_MINOR_MASK                         0xffffffffff
#define CCE_RGR_BRIDGE_REVISION_MINOR_ALIGN                        0
#define CCE_RGR_BRIDGE_REVISION_MINOR_BITS                         8
#define CCE_RGR_BRIDGE_REVISION_MINOR_SHIFT                        0


/****************************************************************************
 * CCE_RGR_BRIDGE :: CTRL
 ***************************************************************************/
/* CCE_RGR_BRIDGE :: CTRL :: reserved0 [31:02] */
#define CCE_RGR_BRIDGE_CTRL_reserved0_MASK                         0xfffffffffffffffc
#define CCE_RGR_BRIDGE_CTRL_reserved0_ALIGN                        0
#define CCE_RGR_BRIDGE_CTRL_reserved0_BITS                         30
#define CCE_RGR_BRIDGE_CTRL_reserved0_SHIFT                        2

/* CCE_RGR_BRIDGE :: CTRL :: rbus_error_intr [01:01] */
#define CCE_RGR_BRIDGE_CTRL_rbus_error_intr_MASK                   0x3fffffffe
#define CCE_RGR_BRIDGE_CTRL_rbus_error_intr_ALIGN                  0
#define CCE_RGR_BRIDGE_CTRL_rbus_error_intr_BITS                   1
#define CCE_RGR_BRIDGE_CTRL_rbus_error_intr_SHIFT                  1
#define CCE_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_DISABLE           0
#define CCE_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_ENABLE            1

/* CCE_RGR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define CCE_RGR_BRIDGE_CTRL_gisb_error_intr_MASK                   0x1ffffffff
#define CCE_RGR_BRIDGE_CTRL_gisb_error_intr_ALIGN                  0
#define CCE_RGR_BRIDGE_CTRL_gisb_error_intr_BITS                   1
#define CCE_RGR_BRIDGE_CTRL_gisb_error_intr_SHIFT                  0
#define CCE_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE           0
#define CCE_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE            1


/****************************************************************************
 * CCE_RGR_BRIDGE :: RBUS_TIMER
 ***************************************************************************/
/* CCE_RGR_BRIDGE :: RBUS_TIMER :: reserved0 [31:16] */
#define CCE_RGR_BRIDGE_RBUS_TIMER_reserved0_MASK                   0xffffffffffff0000
#define CCE_RGR_BRIDGE_RBUS_TIMER_reserved0_ALIGN                  0
#define CCE_RGR_BRIDGE_RBUS_TIMER_reserved0_BITS                   16
#define CCE_RGR_BRIDGE_RBUS_TIMER_reserved0_SHIFT                  16

/* CCE_RGR_BRIDGE :: RBUS_TIMER :: timer_value [15:00] */
#define CCE_RGR_BRIDGE_RBUS_TIMER_timer_value_MASK                 0xffffffffffff
#define CCE_RGR_BRIDGE_RBUS_TIMER_timer_value_ALIGN                0
#define CCE_RGR_BRIDGE_RBUS_TIMER_timer_value_BITS                 16
#define CCE_RGR_BRIDGE_RBUS_TIMER_timer_value_SHIFT                0


/****************************************************************************
 * CCE_RGR_BRIDGE :: SW_RESET_0
 ***************************************************************************/
/* CCE_RGR_BRIDGE :: SW_RESET_0 :: reserved0 [31:03] */
#define CCE_RGR_BRIDGE_SW_RESET_0_reserved0_MASK                   0xfffffffffffffff8
#define CCE_RGR_BRIDGE_SW_RESET_0_reserved0_ALIGN                  0
#define CCE_RGR_BRIDGE_SW_RESET_0_reserved0_BITS                   29
#define CCE_RGR_BRIDGE_SW_RESET_0_reserved0_SHIFT                  3

/* CCE_RGR_BRIDGE :: SW_RESET_0 :: CCE_02_SW_RESET [02:02] */
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_02_SW_RESET_MASK             0x7fffffffc
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_02_SW_RESET_ALIGN            0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_02_SW_RESET_BITS             1
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_02_SW_RESET_SHIFT            2
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_02_SW_RESET_DEASSERT         0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_02_SW_RESET_ASSERT           1

/* CCE_RGR_BRIDGE :: SW_RESET_0 :: CCE_01_SW_RESET [01:01] */
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_01_SW_RESET_MASK             0x3fffffffe
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_01_SW_RESET_ALIGN            0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_01_SW_RESET_BITS             1
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_01_SW_RESET_SHIFT            1
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_01_SW_RESET_DEASSERT         0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_01_SW_RESET_ASSERT           1

/* CCE_RGR_BRIDGE :: SW_RESET_0 :: CCE_00_SW_RESET [00:00] */
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_00_SW_RESET_MASK             0x1ffffffff
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_00_SW_RESET_ALIGN            0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_00_SW_RESET_BITS             1
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_00_SW_RESET_SHIFT            0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_00_SW_RESET_DEASSERT         0
#define CCE_RGR_BRIDGE_SW_RESET_0_CCE_00_SW_RESET_ASSERT           1


/****************************************************************************
 * CCE_RGR_BRIDGE :: SW_RESET_1
 ***************************************************************************/
/* CCE_RGR_BRIDGE :: SW_RESET_1 :: reserved0 [31:03] */
#define CCE_RGR_BRIDGE_SW_RESET_1_reserved0_MASK                   0xfffffffffffffff8
#define CCE_RGR_BRIDGE_SW_RESET_1_reserved0_ALIGN                  0
#define CCE_RGR_BRIDGE_SW_RESET_1_reserved0_BITS                   29
#define CCE_RGR_BRIDGE_SW_RESET_1_reserved0_SHIFT                  3

/* CCE_RGR_BRIDGE :: SW_RESET_1 :: CCE_02_SW_RESET [02:02] */
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_02_SW_RESET_MASK             0x7fffffffc
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_02_SW_RESET_ALIGN            0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_02_SW_RESET_BITS             1
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_02_SW_RESET_SHIFT            2
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_02_SW_RESET_DEASSERT         0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_02_SW_RESET_ASSERT           1

/* CCE_RGR_BRIDGE :: SW_RESET_1 :: CCE_01_SW_RESET [01:01] */
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_01_SW_RESET_MASK             0x3fffffffe
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_01_SW_RESET_ALIGN            0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_01_SW_RESET_BITS             1
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_01_SW_RESET_SHIFT            1
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_01_SW_RESET_DEASSERT         0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_01_SW_RESET_ASSERT           1

/* CCE_RGR_BRIDGE :: SW_RESET_1 :: CCE_00_SW_RESET [00:00] */
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_00_SW_RESET_MASK             0x1ffffffff
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_00_SW_RESET_ALIGN            0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_00_SW_RESET_BITS             1
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_00_SW_RESET_SHIFT            0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_00_SW_RESET_DEASSERT         0
#define CCE_RGR_BRIDGE_SW_RESET_1_CCE_00_SW_RESET_ASSERT           1


/****************************************************************************
 * Datatype Definitions.
 ***************************************************************************/
#endif /* #ifndef MACFILE_H__ */

/* End of File */

