
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b1c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402b1c  00402b1c  00012b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000044c  20400000  00402b24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002d0  2040044c  00402f70  0002044c  2**2
                  ALLOC
  4 .stack        00002004  2040071c  00403240  0002044c  2**0
                  ALLOC
  5 .heap         00000200  20402720  00405244  0002044c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  8 .debug_info   000196c4  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000393f  00000000  00000000  00039b97  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000605a  00000000  00000000  0003d4d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000978  00000000  00000000  00043530  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a10  00000000  00000000  00043ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a5c3  00000000  00000000  000448b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f919  00000000  00000000  0004ee7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fe9c  00000000  00000000  0005e794  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001748  00000000  00000000  000ee630  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	20 27 40 20 d5 12 40 00 d1 12 40 00 d1 12 40 00      '@ ..@...@...@.
  400010:	d1 12 40 00 d1 12 40 00 d1 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d1 12 40 00 d1 12 40 00 00 00 00 00 d1 12 40 00     ..@...@.......@.
  40003c:	d1 12 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  40004c:	49 18 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     I.@...@...@...@.
  40005c:	d1 12 40 00 d1 12 40 00 00 00 00 00 35 0e 40 00     ..@...@.....5.@.
  40006c:	49 0e 40 00 5d 0e 40 00 d1 12 40 00 d1 12 40 00     I.@.].@...@...@.
  40007c:	d1 12 40 00 71 0e 40 00 85 0e 40 00 d1 12 40 00     ..@.q.@...@...@.
  40008c:	d1 12 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  40009c:	d1 12 40 00 71 19 40 00 d1 12 40 00 d1 19 40 00     ..@.q.@...@...@.
  4000ac:	d1 12 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  4000bc:	d1 12 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  4000cc:	d1 12 40 00 00 00 00 00 d1 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	d1 12 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  4000ec:	d1 12 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  4000fc:	a9 19 40 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ..@...@...@...@.
  40010c:	d1 12 40 00 d1 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 d1 12 40 00 d1 12 40 00 d1 12 40 00     ......@...@...@.
  40012c:	d1 12 40 00 d1 12 40 00 00 00 00 00 d1 12 40 00     ..@...@.......@.
  40013c:	d1 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040044c 	.word	0x2040044c
  40015c:	00000000 	.word	0x00000000
  400160:	00402b24 	.word	0x00402b24

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402b24 	.word	0x00402b24
  4001a0:	20400450 	.word	0x20400450
  4001a4:	00402b24 	.word	0x00402b24
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	20400468 	.word	0x20400468

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	20400468 	.word	0x20400468

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	20400468 	.word	0x20400468

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	20400468 	.word	0x20400468

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00400fb9 	.word	0x00400fb9

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr

004003ba <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003ba:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003bc:	0189      	lsls	r1, r1, #6
  4003be:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003c0:	2402      	movs	r4, #2
  4003c2:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4003c4:	f04f 31ff 	mov.w	r1, #4294967295
  4003c8:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003ca:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003cc:	605a      	str	r2, [r3, #4]
}
  4003ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003d2:	4770      	bx	lr

004003d4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003d4:	0189      	lsls	r1, r1, #6
  4003d6:	2305      	movs	r3, #5
  4003d8:	5043      	str	r3, [r0, r1]
  4003da:	4770      	bx	lr

004003dc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4003dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003e0:	61ca      	str	r2, [r1, #28]
  4003e2:	4770      	bx	lr

004003e4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4003e8:	624a      	str	r2, [r1, #36]	; 0x24
  4003ea:	4770      	bx	lr

004003ec <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003f0:	6a08      	ldr	r0, [r1, #32]
}
  4003f2:	4770      	bx	lr

004003f4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003f4:	b4f0      	push	{r4, r5, r6, r7}
  4003f6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003f8:	2402      	movs	r4, #2
  4003fa:	9401      	str	r4, [sp, #4]
  4003fc:	2408      	movs	r4, #8
  4003fe:	9402      	str	r4, [sp, #8]
  400400:	2420      	movs	r4, #32
  400402:	9403      	str	r4, [sp, #12]
  400404:	2480      	movs	r4, #128	; 0x80
  400406:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400408:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40040a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40040c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40040e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400412:	d814      	bhi.n	40043e <tc_find_mck_divisor+0x4a>
  400414:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400416:	42a0      	cmp	r0, r4
  400418:	d217      	bcs.n	40044a <tc_find_mck_divisor+0x56>
  40041a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40041c:	af01      	add	r7, sp, #4
  40041e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400422:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400426:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400428:	4284      	cmp	r4, r0
  40042a:	d30a      	bcc.n	400442 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40042c:	4286      	cmp	r6, r0
  40042e:	d90d      	bls.n	40044c <tc_find_mck_divisor+0x58>
			ul_index++) {
  400430:	3501      	adds	r5, #1
	for (ul_index = 0;
  400432:	2d05      	cmp	r5, #5
  400434:	d1f3      	bne.n	40041e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400436:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400438:	b006      	add	sp, #24
  40043a:	bcf0      	pop	{r4, r5, r6, r7}
  40043c:	4770      	bx	lr
			return 0;
  40043e:	2000      	movs	r0, #0
  400440:	e7fa      	b.n	400438 <tc_find_mck_divisor+0x44>
  400442:	2000      	movs	r0, #0
  400444:	e7f8      	b.n	400438 <tc_find_mck_divisor+0x44>
	return 1;
  400446:	2001      	movs	r0, #1
  400448:	e7f6      	b.n	400438 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40044a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40044c:	b12a      	cbz	r2, 40045a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40044e:	a906      	add	r1, sp, #24
  400450:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400454:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400458:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40045a:	2b00      	cmp	r3, #0
  40045c:	d0f3      	beq.n	400446 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40045e:	601d      	str	r5, [r3, #0]
	return 1;
  400460:	2001      	movs	r0, #1
  400462:	e7e9      	b.n	400438 <tc_find_mck_divisor+0x44>

00400464 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400464:	4b01      	ldr	r3, [pc, #4]	; (40046c <gfx_mono_set_framebuffer+0x8>)
  400466:	6018      	str	r0, [r3, #0]
  400468:	4770      	bx	lr
  40046a:	bf00      	nop
  40046c:	2040046c 	.word	0x2040046c

00400470 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400470:	4b02      	ldr	r3, [pc, #8]	; (40047c <gfx_mono_framebuffer_put_byte+0xc>)
  400472:	681b      	ldr	r3, [r3, #0]
  400474:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400478:	5442      	strb	r2, [r0, r1]
  40047a:	4770      	bx	lr
  40047c:	2040046c 	.word	0x2040046c

00400480 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <gfx_mono_framebuffer_get_byte+0xc>)
  400482:	681b      	ldr	r3, [r3, #0]
  400484:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400488:	5c40      	ldrb	r0, [r0, r1]
  40048a:	4770      	bx	lr
  40048c:	2040046c 	.word	0x2040046c

00400490 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400494:	1884      	adds	r4, r0, r2
  400496:	2c80      	cmp	r4, #128	; 0x80
  400498:	dd02      	ble.n	4004a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40049a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40049e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4004a0:	b322      	cbz	r2, 4004ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4004a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4004a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4004a8:	2601      	movs	r6, #1
  4004aa:	fa06 f101 	lsl.w	r1, r6, r1
  4004ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4004b0:	2b01      	cmp	r3, #1
  4004b2:	d01d      	beq.n	4004f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d035      	beq.n	400524 <gfx_mono_generic_draw_horizontal_line+0x94>
  4004b8:	2b02      	cmp	r3, #2
  4004ba:	d117      	bne.n	4004ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4004bc:	3801      	subs	r0, #1
  4004be:	b2c7      	uxtb	r7, r0
  4004c0:	19d4      	adds	r4, r2, r7
  4004c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4004c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4004c8:	f04f 0900 	mov.w	r9, #0
  4004cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004d0:	4621      	mov	r1, r4
  4004d2:	4628      	mov	r0, r5
  4004d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4004d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004da:	464b      	mov	r3, r9
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	4621      	mov	r1, r4
  4004e0:	4628      	mov	r0, r5
  4004e2:	47c0      	blx	r8
  4004e4:	3c01      	subs	r4, #1
  4004e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004e8:	42bc      	cmp	r4, r7
  4004ea:	d1f1      	bne.n	4004d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004f0:	3801      	subs	r0, #1
  4004f2:	b2c7      	uxtb	r7, r0
  4004f4:	19d4      	adds	r4, r2, r7
  4004f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004fc:	f04f 0900 	mov.w	r9, #0
  400500:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400504:	4621      	mov	r1, r4
  400506:	4628      	mov	r0, r5
  400508:	47d0      	blx	sl
			temp |= pixelmask;
  40050a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40050e:	464b      	mov	r3, r9
  400510:	b2d2      	uxtb	r2, r2
  400512:	4621      	mov	r1, r4
  400514:	4628      	mov	r0, r5
  400516:	47c0      	blx	r8
  400518:	3c01      	subs	r4, #1
  40051a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40051c:	42bc      	cmp	r4, r7
  40051e:	d1f1      	bne.n	400504 <gfx_mono_generic_draw_horizontal_line+0x74>
  400520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400524:	3801      	subs	r0, #1
  400526:	b2c7      	uxtb	r7, r0
  400528:	19d4      	adds	r4, r2, r7
  40052a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40052c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400530:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400532:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400536:	4621      	mov	r1, r4
  400538:	4628      	mov	r0, r5
  40053a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40053c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400540:	2300      	movs	r3, #0
  400542:	b2d2      	uxtb	r2, r2
  400544:	4621      	mov	r1, r4
  400546:	4628      	mov	r0, r5
  400548:	47c8      	blx	r9
  40054a:	3c01      	subs	r4, #1
  40054c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40054e:	42bc      	cmp	r4, r7
  400550:	d1f1      	bne.n	400536 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400556:	bf00      	nop
  400558:	00400791 	.word	0x00400791
  40055c:	0040068d 	.word	0x0040068d

00400560 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400564:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400568:	b18b      	cbz	r3, 40058e <gfx_mono_generic_draw_filled_rect+0x2e>
  40056a:	461c      	mov	r4, r3
  40056c:	4690      	mov	r8, r2
  40056e:	4606      	mov	r6, r0
  400570:	1e4d      	subs	r5, r1, #1
  400572:	b2ed      	uxtb	r5, r5
  400574:	442c      	add	r4, r5
  400576:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400578:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400594 <gfx_mono_generic_draw_filled_rect+0x34>
  40057c:	463b      	mov	r3, r7
  40057e:	4642      	mov	r2, r8
  400580:	4621      	mov	r1, r4
  400582:	4630      	mov	r0, r6
  400584:	47c8      	blx	r9
  400586:	3c01      	subs	r4, #1
  400588:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40058a:	42ac      	cmp	r4, r5
  40058c:	d1f6      	bne.n	40057c <gfx_mono_generic_draw_filled_rect+0x1c>
  40058e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400592:	bf00      	nop
  400594:	00400491 	.word	0x00400491

00400598 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40059c:	b083      	sub	sp, #12
  40059e:	4604      	mov	r4, r0
  4005a0:	4688      	mov	r8, r1
  4005a2:	4691      	mov	r9, r2
  4005a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005a6:	7a5b      	ldrb	r3, [r3, #9]
  4005a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005ac:	2100      	movs	r1, #0
  4005ae:	9100      	str	r1, [sp, #0]
  4005b0:	4649      	mov	r1, r9
  4005b2:	4640      	mov	r0, r8
  4005b4:	4d21      	ldr	r5, [pc, #132]	; (40063c <gfx_mono_draw_char+0xa4>)
  4005b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4005b8:	f89b 3000 	ldrb.w	r3, [fp]
  4005bc:	b113      	cbz	r3, 4005c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4005be:	b003      	add	sp, #12
  4005c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4005c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4005ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4005ce:	bf18      	it	ne
  4005d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4005d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4005d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4005da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4005dc:	fb17 f70a 	smulbb	r7, r7, sl
  4005e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4005e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4005e8:	fa13 f787 	uxtah	r7, r3, r7
  4005ec:	e01f      	b.n	40062e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4005ee:	0064      	lsls	r4, r4, #1
  4005f0:	b2e4      	uxtb	r4, r4
  4005f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4005f4:	b2eb      	uxtb	r3, r5
  4005f6:	429e      	cmp	r6, r3
  4005f8:	d910      	bls.n	40061c <gfx_mono_draw_char+0x84>
  4005fa:	b2eb      	uxtb	r3, r5
  4005fc:	eb08 0003 	add.w	r0, r8, r3
  400600:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400602:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400606:	bf08      	it	eq
  400608:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40060c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400610:	d0ed      	beq.n	4005ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400612:	2201      	movs	r2, #1
  400614:	4649      	mov	r1, r9
  400616:	4b0a      	ldr	r3, [pc, #40]	; (400640 <gfx_mono_draw_char+0xa8>)
  400618:	4798      	blx	r3
  40061a:	e7e8      	b.n	4005ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40061c:	f109 0901 	add.w	r9, r9, #1
  400620:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400624:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400628:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40062c:	d0c7      	beq.n	4005be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40062e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400632:	2e00      	cmp	r6, #0
  400634:	d0f2      	beq.n	40061c <gfx_mono_draw_char+0x84>
  400636:	2500      	movs	r5, #0
  400638:	462c      	mov	r4, r5
  40063a:	e7de      	b.n	4005fa <gfx_mono_draw_char+0x62>
  40063c:	00400561 	.word	0x00400561
  400640:	0040072d 	.word	0x0040072d

00400644 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400648:	4604      	mov	r4, r0
  40064a:	4690      	mov	r8, r2
  40064c:	461d      	mov	r5, r3
  40064e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400650:	4f0d      	ldr	r7, [pc, #52]	; (400688 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400652:	460e      	mov	r6, r1
  400654:	e008      	b.n	400668 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400656:	7a6a      	ldrb	r2, [r5, #9]
  400658:	3201      	adds	r2, #1
  40065a:	4442      	add	r2, r8
  40065c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400660:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400662:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400666:	b16b      	cbz	r3, 400684 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400668:	7820      	ldrb	r0, [r4, #0]
  40066a:	280a      	cmp	r0, #10
  40066c:	d0f3      	beq.n	400656 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40066e:	280d      	cmp	r0, #13
  400670:	d0f7      	beq.n	400662 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400672:	462b      	mov	r3, r5
  400674:	4642      	mov	r2, r8
  400676:	4649      	mov	r1, r9
  400678:	47b8      	blx	r7
			x += font->width;
  40067a:	7a2b      	ldrb	r3, [r5, #8]
  40067c:	4499      	add	r9, r3
  40067e:	fa5f f989 	uxtb.w	r9, r9
  400682:	e7ee      	b.n	400662 <gfx_mono_draw_string+0x1e>
}
  400684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400688:	00400599 	.word	0x00400599

0040068c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40068c:	b570      	push	{r4, r5, r6, lr}
  40068e:	4604      	mov	r4, r0
  400690:	460d      	mov	r5, r1
  400692:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400694:	b91b      	cbnz	r3, 40069e <gfx_mono_ssd1306_put_byte+0x12>
  400696:	4b0d      	ldr	r3, [pc, #52]	; (4006cc <gfx_mono_ssd1306_put_byte+0x40>)
  400698:	4798      	blx	r3
  40069a:	42b0      	cmp	r0, r6
  40069c:	d015      	beq.n	4006ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40069e:	4632      	mov	r2, r6
  4006a0:	4629      	mov	r1, r5
  4006a2:	4620      	mov	r0, r4
  4006a4:	4b0a      	ldr	r3, [pc, #40]	; (4006d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4006a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4006a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4006b0:	4c08      	ldr	r4, [pc, #32]	; (4006d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4006b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4006b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4006b8:	f040 0010 	orr.w	r0, r0, #16
  4006bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4006be:	f005 000f 	and.w	r0, r5, #15
  4006c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4006c4:	4630      	mov	r0, r6
  4006c6:	4b04      	ldr	r3, [pc, #16]	; (4006d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4006c8:	4798      	blx	r3
  4006ca:	bd70      	pop	{r4, r5, r6, pc}
  4006cc:	00400481 	.word	0x00400481
  4006d0:	00400471 	.word	0x00400471
  4006d4:	0040079d 	.word	0x0040079d
  4006d8:	004009bd 	.word	0x004009bd

004006dc <gfx_mono_ssd1306_init>:
{
  4006dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4006e0:	480d      	ldr	r0, [pc, #52]	; (400718 <gfx_mono_ssd1306_init+0x3c>)
  4006e2:	4b0e      	ldr	r3, [pc, #56]	; (40071c <gfx_mono_ssd1306_init+0x40>)
  4006e4:	4798      	blx	r3
	ssd1306_init();
  4006e6:	4b0e      	ldr	r3, [pc, #56]	; (400720 <gfx_mono_ssd1306_init+0x44>)
  4006e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4006ea:	2040      	movs	r0, #64	; 0x40
  4006ec:	4b0d      	ldr	r3, [pc, #52]	; (400724 <gfx_mono_ssd1306_init+0x48>)
  4006ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006f2:	f04f 0801 	mov.w	r8, #1
  4006f6:	462f      	mov	r7, r5
  4006f8:	4e0b      	ldr	r6, [pc, #44]	; (400728 <gfx_mono_ssd1306_init+0x4c>)
{
  4006fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006fc:	4643      	mov	r3, r8
  4006fe:	463a      	mov	r2, r7
  400700:	b2e1      	uxtb	r1, r4
  400702:	4628      	mov	r0, r5
  400704:	47b0      	blx	r6
  400706:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400708:	2c80      	cmp	r4, #128	; 0x80
  40070a:	d1f7      	bne.n	4006fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40070c:	3501      	adds	r5, #1
  40070e:	b2ed      	uxtb	r5, r5
  400710:	2d04      	cmp	r5, #4
  400712:	d1f2      	bne.n	4006fa <gfx_mono_ssd1306_init+0x1e>
  400714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400718:	20400470 	.word	0x20400470
  40071c:	00400465 	.word	0x00400465
  400720:	004007dd 	.word	0x004007dd
  400724:	0040079d 	.word	0x0040079d
  400728:	0040068d 	.word	0x0040068d

0040072c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40072c:	09c3      	lsrs	r3, r0, #7
  40072e:	d12a      	bne.n	400786 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400730:	291f      	cmp	r1, #31
  400732:	d828      	bhi.n	400786 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400738:	4614      	mov	r4, r2
  40073a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40073c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40073e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400742:	2201      	movs	r2, #1
  400744:	fa02 f701 	lsl.w	r7, r2, r1
  400748:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40074c:	4601      	mov	r1, r0
  40074e:	4630      	mov	r0, r6
  400750:	4b0d      	ldr	r3, [pc, #52]	; (400788 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400752:	4798      	blx	r3
  400754:	4602      	mov	r2, r0
	switch (color) {
  400756:	2c01      	cmp	r4, #1
  400758:	d009      	beq.n	40076e <gfx_mono_ssd1306_draw_pixel+0x42>
  40075a:	b164      	cbz	r4, 400776 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40075c:	2c02      	cmp	r4, #2
  40075e:	d00e      	beq.n	40077e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400760:	2300      	movs	r3, #0
  400762:	4629      	mov	r1, r5
  400764:	4630      	mov	r0, r6
  400766:	4c09      	ldr	r4, [pc, #36]	; (40078c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400768:	47a0      	blx	r4
  40076a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40076e:	ea48 0200 	orr.w	r2, r8, r0
  400772:	b2d2      	uxtb	r2, r2
		break;
  400774:	e7f4      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400776:	ea20 0207 	bic.w	r2, r0, r7
  40077a:	b2d2      	uxtb	r2, r2
		break;
  40077c:	e7f0      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40077e:	ea88 0200 	eor.w	r2, r8, r0
  400782:	b2d2      	uxtb	r2, r2
		break;
  400784:	e7ec      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
  400786:	4770      	bx	lr
  400788:	00400481 	.word	0x00400481
  40078c:	0040068d 	.word	0x0040068d

00400790 <gfx_mono_ssd1306_get_byte>:
{
  400790:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400792:	4b01      	ldr	r3, [pc, #4]	; (400798 <gfx_mono_ssd1306_get_byte+0x8>)
  400794:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400796:	bd08      	pop	{r3, pc}
  400798:	00400481 	.word	0x00400481

0040079c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40079c:	b538      	push	{r3, r4, r5, lr}
  40079e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007a0:	2208      	movs	r2, #8
  4007a2:	4b09      	ldr	r3, [pc, #36]	; (4007c8 <ssd1306_write_command+0x2c>)
  4007a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4007a6:	4c09      	ldr	r4, [pc, #36]	; (4007cc <ssd1306_write_command+0x30>)
  4007a8:	2101      	movs	r1, #1
  4007aa:	4620      	mov	r0, r4
  4007ac:	4b08      	ldr	r3, [pc, #32]	; (4007d0 <ssd1306_write_command+0x34>)
  4007ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4007b0:	2301      	movs	r3, #1
  4007b2:	461a      	mov	r2, r3
  4007b4:	4629      	mov	r1, r5
  4007b6:	4620      	mov	r0, r4
  4007b8:	4c06      	ldr	r4, [pc, #24]	; (4007d4 <ssd1306_write_command+0x38>)
  4007ba:	47a0      	blx	r4
	delay_us(10);
  4007bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4007c0:	4b05      	ldr	r3, [pc, #20]	; (4007d8 <ssd1306_write_command+0x3c>)
  4007c2:	4798      	blx	r3
  4007c4:	bd38      	pop	{r3, r4, r5, pc}
  4007c6:	bf00      	nop
  4007c8:	400e1000 	.word	0x400e1000
  4007cc:	40008000 	.word	0x40008000
  4007d0:	0040029d 	.word	0x0040029d
  4007d4:	004002b3 	.word	0x004002b3
  4007d8:	20400001 	.word	0x20400001

004007dc <ssd1306_init>:
{
  4007dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007e0:	4d66      	ldr	r5, [pc, #408]	; (40097c <ssd1306_init+0x1a0>)
  4007e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4007e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007ec:	4b64      	ldr	r3, [pc, #400]	; (400980 <ssd1306_init+0x1a4>)
  4007ee:	2708      	movs	r7, #8
  4007f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400800:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400804:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400806:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40080a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40080c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40080e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400812:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400814:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400816:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40081a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40081c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40081e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400822:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400824:	f022 0208 	bic.w	r2, r2, #8
  400828:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40082a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40082c:	f022 0208 	bic.w	r2, r2, #8
  400830:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400832:	601f      	str	r7, [r3, #0]
  400834:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400836:	631f      	str	r7, [r3, #48]	; 0x30
  400838:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40083a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4009b8 <ssd1306_init+0x1dc>
  40083e:	2300      	movs	r3, #0
  400840:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400844:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400848:	4640      	mov	r0, r8
  40084a:	4c4e      	ldr	r4, [pc, #312]	; (400984 <ssd1306_init+0x1a8>)
  40084c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40084e:	2300      	movs	r3, #0
  400850:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400854:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400858:	4640      	mov	r0, r8
  40085a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40085c:	2300      	movs	r3, #0
  40085e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400862:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400866:	4640      	mov	r0, r8
  400868:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40086a:	2300      	movs	r3, #0
  40086c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400870:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400874:	4640      	mov	r0, r8
  400876:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400878:	2300      	movs	r3, #0
  40087a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40087e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400882:	4640      	mov	r0, r8
  400884:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400886:	2300      	movs	r3, #0
  400888:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40088c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400890:	4640      	mov	r0, r8
  400892:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400894:	4c3c      	ldr	r4, [pc, #240]	; (400988 <ssd1306_init+0x1ac>)
  400896:	f04f 0902 	mov.w	r9, #2
  40089a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40089e:	f04f 0880 	mov.w	r8, #128	; 0x80
  4008a2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4008a6:	6863      	ldr	r3, [r4, #4]
  4008a8:	f043 0301 	orr.w	r3, r3, #1
  4008ac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4008ae:	463a      	mov	r2, r7
  4008b0:	2101      	movs	r1, #1
  4008b2:	4620      	mov	r0, r4
  4008b4:	4b35      	ldr	r3, [pc, #212]	; (40098c <ssd1306_init+0x1b0>)
  4008b6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4008b8:	2200      	movs	r2, #0
  4008ba:	2101      	movs	r1, #1
  4008bc:	4620      	mov	r0, r4
  4008be:	4b34      	ldr	r3, [pc, #208]	; (400990 <ssd1306_init+0x1b4>)
  4008c0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4008c2:	2200      	movs	r2, #0
  4008c4:	2101      	movs	r1, #1
  4008c6:	4620      	mov	r0, r4
  4008c8:	4b32      	ldr	r3, [pc, #200]	; (400994 <ssd1306_init+0x1b8>)
  4008ca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4008cc:	6863      	ldr	r3, [r4, #4]
  4008ce:	f023 0302 	bic.w	r3, r3, #2
  4008d2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4008d4:	2200      	movs	r2, #0
  4008d6:	2101      	movs	r1, #1
  4008d8:	4620      	mov	r0, r4
  4008da:	4b2f      	ldr	r3, [pc, #188]	; (400998 <ssd1306_init+0x1bc>)
  4008dc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4008de:	6863      	ldr	r3, [r4, #4]
  4008e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4008e4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4008e6:	6863      	ldr	r3, [r4, #4]
  4008e8:	f043 0310 	orr.w	r3, r3, #16
  4008ec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  4008ee:	492b      	ldr	r1, [pc, #172]	; (40099c <ssd1306_init+0x1c0>)
  4008f0:	482b      	ldr	r0, [pc, #172]	; (4009a0 <ssd1306_init+0x1c4>)
  4008f2:	4b2c      	ldr	r3, [pc, #176]	; (4009a4 <ssd1306_init+0x1c8>)
  4008f4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008f6:	b2c2      	uxtb	r2, r0
  4008f8:	2101      	movs	r1, #1
  4008fa:	4620      	mov	r0, r4
  4008fc:	4b2a      	ldr	r3, [pc, #168]	; (4009a8 <ssd1306_init+0x1cc>)
  4008fe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400900:	4620      	mov	r0, r4
  400902:	4b2a      	ldr	r3, [pc, #168]	; (4009ac <ssd1306_init+0x1d0>)
  400904:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400906:	2301      	movs	r3, #1
  400908:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40090a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40090c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400910:	4c27      	ldr	r4, [pc, #156]	; (4009b0 <ssd1306_init+0x1d4>)
  400912:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400914:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400916:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40091a:	47a0      	blx	r4
  40091c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40091e:	20a8      	movs	r0, #168	; 0xa8
  400920:	4c24      	ldr	r4, [pc, #144]	; (4009b4 <ssd1306_init+0x1d8>)
  400922:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400924:	201f      	movs	r0, #31
  400926:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400928:	20d3      	movs	r0, #211	; 0xd3
  40092a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40092c:	2000      	movs	r0, #0
  40092e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400930:	2040      	movs	r0, #64	; 0x40
  400932:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400934:	20a1      	movs	r0, #161	; 0xa1
  400936:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400938:	20c8      	movs	r0, #200	; 0xc8
  40093a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40093c:	20da      	movs	r0, #218	; 0xda
  40093e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400940:	4648      	mov	r0, r9
  400942:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400944:	2081      	movs	r0, #129	; 0x81
  400946:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400948:	208f      	movs	r0, #143	; 0x8f
  40094a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40094c:	20a4      	movs	r0, #164	; 0xa4
  40094e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400950:	20a6      	movs	r0, #166	; 0xa6
  400952:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400954:	20d5      	movs	r0, #213	; 0xd5
  400956:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400958:	4640      	mov	r0, r8
  40095a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40095c:	208d      	movs	r0, #141	; 0x8d
  40095e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400960:	2014      	movs	r0, #20
  400962:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400964:	20db      	movs	r0, #219	; 0xdb
  400966:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400968:	2040      	movs	r0, #64	; 0x40
  40096a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40096c:	20d9      	movs	r0, #217	; 0xd9
  40096e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400970:	20f1      	movs	r0, #241	; 0xf1
  400972:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400974:	20af      	movs	r0, #175	; 0xaf
  400976:	47a0      	blx	r4
  400978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40097c:	400e1200 	.word	0x400e1200
  400980:	400e1000 	.word	0x400e1000
  400984:	00400ca5 	.word	0x00400ca5
  400988:	40008000 	.word	0x40008000
  40098c:	00400323 	.word	0x00400323
  400990:	004002e7 	.word	0x004002e7
  400994:	00400305 	.word	0x00400305
  400998:	00400369 	.word	0x00400369
  40099c:	08f0d180 	.word	0x08f0d180
  4009a0:	000f4240 	.word	0x000f4240
  4009a4:	0040037d 	.word	0x0040037d
  4009a8:	00400393 	.word	0x00400393
  4009ac:	00400271 	.word	0x00400271
  4009b0:	20400001 	.word	0x20400001
  4009b4:	0040079d 	.word	0x0040079d
  4009b8:	400e1400 	.word	0x400e1400

004009bc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4009bc:	b538      	push	{r3, r4, r5, lr}
  4009be:	4605      	mov	r5, r0
  4009c0:	2208      	movs	r2, #8
  4009c2:	4b09      	ldr	r3, [pc, #36]	; (4009e8 <ssd1306_write_data+0x2c>)
  4009c4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4009c6:	4c09      	ldr	r4, [pc, #36]	; (4009ec <ssd1306_write_data+0x30>)
  4009c8:	2101      	movs	r1, #1
  4009ca:	4620      	mov	r0, r4
  4009cc:	4b08      	ldr	r3, [pc, #32]	; (4009f0 <ssd1306_write_data+0x34>)
  4009ce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4009d0:	2301      	movs	r3, #1
  4009d2:	461a      	mov	r2, r3
  4009d4:	4629      	mov	r1, r5
  4009d6:	4620      	mov	r0, r4
  4009d8:	4c06      	ldr	r4, [pc, #24]	; (4009f4 <ssd1306_write_data+0x38>)
  4009da:	47a0      	blx	r4
	delay_us(10);
  4009dc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4009e0:	4b05      	ldr	r3, [pc, #20]	; (4009f8 <ssd1306_write_data+0x3c>)
  4009e2:	4798      	blx	r3
  4009e4:	bd38      	pop	{r3, r4, r5, pc}
  4009e6:	bf00      	nop
  4009e8:	400e1000 	.word	0x400e1000
  4009ec:	40008000 	.word	0x40008000
  4009f0:	0040029d 	.word	0x0040029d
  4009f4:	004002b3 	.word	0x004002b3
  4009f8:	20400001 	.word	0x20400001

004009fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009fe:	4810      	ldr	r0, [pc, #64]	; (400a40 <sysclk_init+0x44>)
  400a00:	4b10      	ldr	r3, [pc, #64]	; (400a44 <sysclk_init+0x48>)
  400a02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a04:	213e      	movs	r1, #62	; 0x3e
  400a06:	2000      	movs	r0, #0
  400a08:	4b0f      	ldr	r3, [pc, #60]	; (400a48 <sysclk_init+0x4c>)
  400a0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a0c:	4c0f      	ldr	r4, [pc, #60]	; (400a4c <sysclk_init+0x50>)
  400a0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a10:	2800      	cmp	r0, #0
  400a12:	d0fc      	beq.n	400a0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a14:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <sysclk_init+0x54>)
  400a16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a18:	4a0e      	ldr	r2, [pc, #56]	; (400a54 <sysclk_init+0x58>)
  400a1a:	4b0f      	ldr	r3, [pc, #60]	; (400a58 <sysclk_init+0x5c>)
  400a1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400a1e:	4c0f      	ldr	r4, [pc, #60]	; (400a5c <sysclk_init+0x60>)
  400a20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a22:	2800      	cmp	r0, #0
  400a24:	d0fc      	beq.n	400a20 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a26:	2002      	movs	r0, #2
  400a28:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <sysclk_init+0x64>)
  400a2a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a2c:	2000      	movs	r0, #0
  400a2e:	4b0d      	ldr	r3, [pc, #52]	; (400a64 <sysclk_init+0x68>)
  400a30:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a32:	4b0d      	ldr	r3, [pc, #52]	; (400a68 <sysclk_init+0x6c>)
  400a34:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <sysclk_init+0x44>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <sysclk_init+0x48>)
  400a3a:	4798      	blx	r3
  400a3c:	bd10      	pop	{r4, pc}
  400a3e:	bf00      	nop
  400a40:	11e1a300 	.word	0x11e1a300
  400a44:	004014a9 	.word	0x004014a9
  400a48:	00400f35 	.word	0x00400f35
  400a4c:	00400f89 	.word	0x00400f89
  400a50:	00400f99 	.word	0x00400f99
  400a54:	20183f01 	.word	0x20183f01
  400a58:	400e0600 	.word	0x400e0600
  400a5c:	00400fa9 	.word	0x00400fa9
  400a60:	00400e99 	.word	0x00400e99
  400a64:	00400ed1 	.word	0x00400ed1
  400a68:	0040139d 	.word	0x0040139d

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a72:	4b48      	ldr	r3, [pc, #288]	; (400b94 <board_init+0x128>)
  400a74:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a7e:	4b46      	ldr	r3, [pc, #280]	; (400b98 <board_init+0x12c>)
  400a80:	2200      	movs	r2, #0
  400a82:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a86:	695a      	ldr	r2, [r3, #20]
  400a88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a8c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a92:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a96:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a9a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a9e:	f007 0007 	and.w	r0, r7, #7
  400aa2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400aa4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400aa8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400aac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400ab0:	f3bf 8f4f 	dsb	sy
  400ab4:	f04f 34ff 	mov.w	r4, #4294967295
  400ab8:	fa04 fc00 	lsl.w	ip, r4, r0
  400abc:	fa06 f000 	lsl.w	r0, r6, r0
  400ac0:	fa04 f40e 	lsl.w	r4, r4, lr
  400ac4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400ac8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400aca:	463a      	mov	r2, r7
  400acc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400ace:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400ad2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400ad6:	3a01      	subs	r2, #1
  400ad8:	4423      	add	r3, r4
  400ada:	f1b2 3fff 	cmp.w	r2, #4294967295
  400ade:	d1f6      	bne.n	400ace <board_init+0x62>
        } while(sets--);
  400ae0:	3e01      	subs	r6, #1
  400ae2:	4460      	add	r0, ip
  400ae4:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ae8:	d1ef      	bne.n	400aca <board_init+0x5e>
  400aea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aee:	4b2a      	ldr	r3, [pc, #168]	; (400b98 <board_init+0x12c>)
  400af0:	695a      	ldr	r2, [r3, #20]
  400af2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400af6:	615a      	str	r2, [r3, #20]
  400af8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400afc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b00:	4a26      	ldr	r2, [pc, #152]	; (400b9c <board_init+0x130>)
  400b02:	4927      	ldr	r1, [pc, #156]	; (400ba0 <board_init+0x134>)
  400b04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400b0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b18:	f022 0201 	bic.w	r2, r2, #1
  400b1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b24:	f022 0201 	bic.w	r2, r2, #1
  400b28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b30:	f3bf 8f6f 	isb	sy
  400b34:	200a      	movs	r0, #10
  400b36:	4c1b      	ldr	r4, [pc, #108]	; (400ba4 <board_init+0x138>)
  400b38:	47a0      	blx	r4
  400b3a:	200b      	movs	r0, #11
  400b3c:	47a0      	blx	r4
  400b3e:	200c      	movs	r0, #12
  400b40:	47a0      	blx	r4
  400b42:	2010      	movs	r0, #16
  400b44:	47a0      	blx	r4
  400b46:	2011      	movs	r0, #17
  400b48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b4a:	4b17      	ldr	r3, [pc, #92]	; (400ba8 <board_init+0x13c>)
  400b4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b92:	bf00      	nop
  400b94:	400e1850 	.word	0x400e1850
  400b98:	e000ed00 	.word	0xe000ed00
  400b9c:	400e0c00 	.word	0x400e0c00
  400ba0:	5a00080c 	.word	0x5a00080c
  400ba4:	00400fb9 	.word	0x00400fb9
  400ba8:	400e1200 	.word	0x400e1200

00400bac <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400bac:	6301      	str	r1, [r0, #48]	; 0x30
  400bae:	4770      	bx	lr

00400bb0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400bb0:	6341      	str	r1, [r0, #52]	; 0x34
  400bb2:	4770      	bx	lr

00400bb4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bb4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bb6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bba:	d03a      	beq.n	400c32 <pio_set_peripheral+0x7e>
  400bbc:	d813      	bhi.n	400be6 <pio_set_peripheral+0x32>
  400bbe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bc2:	d025      	beq.n	400c10 <pio_set_peripheral+0x5c>
  400bc4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bc8:	d10a      	bne.n	400be0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bcc:	4313      	orrs	r3, r2
  400bce:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bd0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bd2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bd4:	400b      	ands	r3, r1
  400bd6:	ea23 0302 	bic.w	r3, r3, r2
  400bda:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bdc:	6042      	str	r2, [r0, #4]
  400bde:	4770      	bx	lr
	switch (ul_type) {
  400be0:	2900      	cmp	r1, #0
  400be2:	d1fb      	bne.n	400bdc <pio_set_peripheral+0x28>
  400be4:	4770      	bx	lr
  400be6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bea:	d021      	beq.n	400c30 <pio_set_peripheral+0x7c>
  400bec:	d809      	bhi.n	400c02 <pio_set_peripheral+0x4e>
  400bee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bf2:	d1f3      	bne.n	400bdc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bf4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bf6:	4313      	orrs	r3, r2
  400bf8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400bfa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bfc:	4313      	orrs	r3, r2
  400bfe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c00:	e7ec      	b.n	400bdc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c02:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c06:	d013      	beq.n	400c30 <pio_set_peripheral+0x7c>
  400c08:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c0c:	d010      	beq.n	400c30 <pio_set_peripheral+0x7c>
  400c0e:	e7e5      	b.n	400bdc <pio_set_peripheral+0x28>
{
  400c10:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c12:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c14:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c16:	43d3      	mvns	r3, r2
  400c18:	4021      	ands	r1, r4
  400c1a:	461c      	mov	r4, r3
  400c1c:	4019      	ands	r1, r3
  400c1e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c22:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c24:	400b      	ands	r3, r1
  400c26:	4023      	ands	r3, r4
  400c28:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c2a:	6042      	str	r2, [r0, #4]
}
  400c2c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c30:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c32:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c34:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c36:	400b      	ands	r3, r1
  400c38:	ea23 0302 	bic.w	r3, r3, r2
  400c3c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c3e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c40:	4313      	orrs	r3, r2
  400c42:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c44:	e7ca      	b.n	400bdc <pio_set_peripheral+0x28>

00400c46 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c46:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c48:	f012 0f01 	tst.w	r2, #1
  400c4c:	d10d      	bne.n	400c6a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c4e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c50:	f012 0f0a 	tst.w	r2, #10
  400c54:	d00b      	beq.n	400c6e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c56:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c58:	f012 0f02 	tst.w	r2, #2
  400c5c:	d109      	bne.n	400c72 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c5e:	f012 0f08 	tst.w	r2, #8
  400c62:	d008      	beq.n	400c76 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c64:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c68:	e005      	b.n	400c76 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c6a:	6641      	str	r1, [r0, #100]	; 0x64
  400c6c:	e7f0      	b.n	400c50 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c6e:	6241      	str	r1, [r0, #36]	; 0x24
  400c70:	e7f2      	b.n	400c58 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c72:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c76:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c78:	6001      	str	r1, [r0, #0]
  400c7a:	4770      	bx	lr

00400c7c <pio_set_output>:
{
  400c7c:	b410      	push	{r4}
  400c7e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c80:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c82:	b94c      	cbnz	r4, 400c98 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c84:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400c86:	b14b      	cbz	r3, 400c9c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400c88:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400c8a:	b94a      	cbnz	r2, 400ca0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400c8c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400c8e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c90:	6001      	str	r1, [r0, #0]
}
  400c92:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c96:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c98:	6641      	str	r1, [r0, #100]	; 0x64
  400c9a:	e7f4      	b.n	400c86 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400c9c:	6541      	str	r1, [r0, #84]	; 0x54
  400c9e:	e7f4      	b.n	400c8a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400ca0:	6301      	str	r1, [r0, #48]	; 0x30
  400ca2:	e7f4      	b.n	400c8e <pio_set_output+0x12>

00400ca4 <pio_configure>:
{
  400ca4:	b570      	push	{r4, r5, r6, lr}
  400ca6:	b082      	sub	sp, #8
  400ca8:	4605      	mov	r5, r0
  400caa:	4616      	mov	r6, r2
  400cac:	461c      	mov	r4, r3
	switch (ul_type) {
  400cae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cb2:	d014      	beq.n	400cde <pio_configure+0x3a>
  400cb4:	d90a      	bls.n	400ccc <pio_configure+0x28>
  400cb6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cba:	d024      	beq.n	400d06 <pio_configure+0x62>
  400cbc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cc0:	d021      	beq.n	400d06 <pio_configure+0x62>
  400cc2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cc6:	d017      	beq.n	400cf8 <pio_configure+0x54>
		return 0;
  400cc8:	2000      	movs	r0, #0
  400cca:	e01a      	b.n	400d02 <pio_configure+0x5e>
	switch (ul_type) {
  400ccc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cd0:	d005      	beq.n	400cde <pio_configure+0x3a>
  400cd2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cd6:	d002      	beq.n	400cde <pio_configure+0x3a>
  400cd8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cdc:	d1f4      	bne.n	400cc8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400cde:	4632      	mov	r2, r6
  400ce0:	4628      	mov	r0, r5
  400ce2:	4b11      	ldr	r3, [pc, #68]	; (400d28 <pio_configure+0x84>)
  400ce4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ce6:	f014 0f01 	tst.w	r4, #1
  400cea:	d102      	bne.n	400cf2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400cec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400cee:	2001      	movs	r0, #1
  400cf0:	e007      	b.n	400d02 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400cf2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	e004      	b.n	400d02 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400cf8:	461a      	mov	r2, r3
  400cfa:	4631      	mov	r1, r6
  400cfc:	4b0b      	ldr	r3, [pc, #44]	; (400d2c <pio_configure+0x88>)
  400cfe:	4798      	blx	r3
	return 1;
  400d00:	2001      	movs	r0, #1
}
  400d02:	b002      	add	sp, #8
  400d04:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d06:	f004 0301 	and.w	r3, r4, #1
  400d0a:	9300      	str	r3, [sp, #0]
  400d0c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d14:	bf14      	ite	ne
  400d16:	2200      	movne	r2, #0
  400d18:	2201      	moveq	r2, #1
  400d1a:	4631      	mov	r1, r6
  400d1c:	4628      	mov	r0, r5
  400d1e:	4c04      	ldr	r4, [pc, #16]	; (400d30 <pio_configure+0x8c>)
  400d20:	47a0      	blx	r4
	return 1;
  400d22:	2001      	movs	r0, #1
		break;
  400d24:	e7ed      	b.n	400d02 <pio_configure+0x5e>
  400d26:	bf00      	nop
  400d28:	00400bb5 	.word	0x00400bb5
  400d2c:	00400c47 	.word	0x00400c47
  400d30:	00400c7d 	.word	0x00400c7d

00400d34 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d34:	f012 0f10 	tst.w	r2, #16
  400d38:	d012      	beq.n	400d60 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d3a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d3e:	f012 0f20 	tst.w	r2, #32
  400d42:	d007      	beq.n	400d54 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d44:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d48:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d4c:	d005      	beq.n	400d5a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d4e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d52:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d54:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d58:	e7f6      	b.n	400d48 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d5a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d5e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d60:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d64:	4770      	bx	lr

00400d66 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d66:	6401      	str	r1, [r0, #64]	; 0x40
  400d68:	4770      	bx	lr

00400d6a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d6a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d6c:	4770      	bx	lr

00400d6e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d6e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d70:	4770      	bx	lr
	...

00400d74 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d78:	4604      	mov	r4, r0
  400d7a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d7c:	4b0e      	ldr	r3, [pc, #56]	; (400db8 <pio_handler_process+0x44>)
  400d7e:	4798      	blx	r3
  400d80:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400d82:	4620      	mov	r0, r4
  400d84:	4b0d      	ldr	r3, [pc, #52]	; (400dbc <pio_handler_process+0x48>)
  400d86:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400d88:	4005      	ands	r5, r0
  400d8a:	d013      	beq.n	400db4 <pio_handler_process+0x40>
  400d8c:	4c0c      	ldr	r4, [pc, #48]	; (400dc0 <pio_handler_process+0x4c>)
  400d8e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400d92:	e003      	b.n	400d9c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d94:	42b4      	cmp	r4, r6
  400d96:	d00d      	beq.n	400db4 <pio_handler_process+0x40>
  400d98:	3410      	adds	r4, #16
		while (status != 0) {
  400d9a:	b15d      	cbz	r5, 400db4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400d9c:	6820      	ldr	r0, [r4, #0]
  400d9e:	4540      	cmp	r0, r8
  400da0:	d1f8      	bne.n	400d94 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400da2:	6861      	ldr	r1, [r4, #4]
  400da4:	4229      	tst	r1, r5
  400da6:	d0f5      	beq.n	400d94 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400da8:	68e3      	ldr	r3, [r4, #12]
  400daa:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400dac:	6863      	ldr	r3, [r4, #4]
  400dae:	ea25 0503 	bic.w	r5, r5, r3
  400db2:	e7ef      	b.n	400d94 <pio_handler_process+0x20>
  400db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400db8:	00400d6b 	.word	0x00400d6b
  400dbc:	00400d6f 	.word	0x00400d6f
  400dc0:	20400670 	.word	0x20400670

00400dc4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400dc6:	4c18      	ldr	r4, [pc, #96]	; (400e28 <pio_handler_set+0x64>)
  400dc8:	6826      	ldr	r6, [r4, #0]
  400dca:	2e06      	cmp	r6, #6
  400dcc:	d82a      	bhi.n	400e24 <pio_handler_set+0x60>
  400dce:	f04f 0c00 	mov.w	ip, #0
  400dd2:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400dd4:	4f15      	ldr	r7, [pc, #84]	; (400e2c <pio_handler_set+0x68>)
  400dd6:	e004      	b.n	400de2 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400dd8:	3401      	adds	r4, #1
  400dda:	b2e4      	uxtb	r4, r4
  400ddc:	46a4      	mov	ip, r4
  400dde:	42a6      	cmp	r6, r4
  400de0:	d309      	bcc.n	400df6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400de2:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400de4:	0125      	lsls	r5, r4, #4
  400de6:	597d      	ldr	r5, [r7, r5]
  400de8:	428d      	cmp	r5, r1
  400dea:	d1f5      	bne.n	400dd8 <pio_handler_set+0x14>
  400dec:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400df0:	686d      	ldr	r5, [r5, #4]
  400df2:	4295      	cmp	r5, r2
  400df4:	d1f0      	bne.n	400dd8 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400df6:	4d0d      	ldr	r5, [pc, #52]	; (400e2c <pio_handler_set+0x68>)
  400df8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400dfc:	eb05 040e 	add.w	r4, r5, lr
  400e00:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e04:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e06:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e08:	9906      	ldr	r1, [sp, #24]
  400e0a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e0c:	3601      	adds	r6, #1
  400e0e:	4566      	cmp	r6, ip
  400e10:	d005      	beq.n	400e1e <pio_handler_set+0x5a>
  400e12:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e14:	461a      	mov	r2, r3
  400e16:	4b06      	ldr	r3, [pc, #24]	; (400e30 <pio_handler_set+0x6c>)
  400e18:	4798      	blx	r3

	return 0;
  400e1a:	2000      	movs	r0, #0
  400e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e1e:	4902      	ldr	r1, [pc, #8]	; (400e28 <pio_handler_set+0x64>)
  400e20:	600e      	str	r6, [r1, #0]
  400e22:	e7f6      	b.n	400e12 <pio_handler_set+0x4e>
		return 1;
  400e24:	2001      	movs	r0, #1
}
  400e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e28:	204006e0 	.word	0x204006e0
  400e2c:	20400670 	.word	0x20400670
  400e30:	00400d35 	.word	0x00400d35

00400e34 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e34:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e36:	210a      	movs	r1, #10
  400e38:	4801      	ldr	r0, [pc, #4]	; (400e40 <PIOA_Handler+0xc>)
  400e3a:	4b02      	ldr	r3, [pc, #8]	; (400e44 <PIOA_Handler+0x10>)
  400e3c:	4798      	blx	r3
  400e3e:	bd08      	pop	{r3, pc}
  400e40:	400e0e00 	.word	0x400e0e00
  400e44:	00400d75 	.word	0x00400d75

00400e48 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e48:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e4a:	210b      	movs	r1, #11
  400e4c:	4801      	ldr	r0, [pc, #4]	; (400e54 <PIOB_Handler+0xc>)
  400e4e:	4b02      	ldr	r3, [pc, #8]	; (400e58 <PIOB_Handler+0x10>)
  400e50:	4798      	blx	r3
  400e52:	bd08      	pop	{r3, pc}
  400e54:	400e1000 	.word	0x400e1000
  400e58:	00400d75 	.word	0x00400d75

00400e5c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e5e:	210c      	movs	r1, #12
  400e60:	4801      	ldr	r0, [pc, #4]	; (400e68 <PIOC_Handler+0xc>)
  400e62:	4b02      	ldr	r3, [pc, #8]	; (400e6c <PIOC_Handler+0x10>)
  400e64:	4798      	blx	r3
  400e66:	bd08      	pop	{r3, pc}
  400e68:	400e1200 	.word	0x400e1200
  400e6c:	00400d75 	.word	0x00400d75

00400e70 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e70:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e72:	2110      	movs	r1, #16
  400e74:	4801      	ldr	r0, [pc, #4]	; (400e7c <PIOD_Handler+0xc>)
  400e76:	4b02      	ldr	r3, [pc, #8]	; (400e80 <PIOD_Handler+0x10>)
  400e78:	4798      	blx	r3
  400e7a:	bd08      	pop	{r3, pc}
  400e7c:	400e1400 	.word	0x400e1400
  400e80:	00400d75 	.word	0x00400d75

00400e84 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e84:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e86:	2111      	movs	r1, #17
  400e88:	4801      	ldr	r0, [pc, #4]	; (400e90 <PIOE_Handler+0xc>)
  400e8a:	4b02      	ldr	r3, [pc, #8]	; (400e94 <PIOE_Handler+0x10>)
  400e8c:	4798      	blx	r3
  400e8e:	bd08      	pop	{r3, pc}
  400e90:	400e1600 	.word	0x400e1600
  400e94:	00400d75 	.word	0x00400d75

00400e98 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400e98:	2803      	cmp	r0, #3
  400e9a:	d011      	beq.n	400ec0 <pmc_mck_set_division+0x28>
  400e9c:	2804      	cmp	r0, #4
  400e9e:	d012      	beq.n	400ec6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ea0:	2802      	cmp	r0, #2
  400ea2:	bf0c      	ite	eq
  400ea4:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ea8:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400eaa:	4a08      	ldr	r2, [pc, #32]	; (400ecc <pmc_mck_set_division+0x34>)
  400eac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400eb2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400eb4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400eb6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eb8:	f013 0f08 	tst.w	r3, #8
  400ebc:	d0fb      	beq.n	400eb6 <pmc_mck_set_division+0x1e>
}
  400ebe:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ec0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400ec4:	e7f1      	b.n	400eaa <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400ec6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400eca:	e7ee      	b.n	400eaa <pmc_mck_set_division+0x12>
  400ecc:	400e0600 	.word	0x400e0600

00400ed0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ed0:	4a17      	ldr	r2, [pc, #92]	; (400f30 <pmc_switch_mck_to_pllack+0x60>)
  400ed2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ed8:	4318      	orrs	r0, r3
  400eda:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400edc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ede:	f013 0f08 	tst.w	r3, #8
  400ee2:	d10a      	bne.n	400efa <pmc_switch_mck_to_pllack+0x2a>
  400ee4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ee8:	4911      	ldr	r1, [pc, #68]	; (400f30 <pmc_switch_mck_to_pllack+0x60>)
  400eea:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400eec:	f012 0f08 	tst.w	r2, #8
  400ef0:	d103      	bne.n	400efa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ef2:	3b01      	subs	r3, #1
  400ef4:	d1f9      	bne.n	400eea <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ef6:	2001      	movs	r0, #1
  400ef8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400efa:	4a0d      	ldr	r2, [pc, #52]	; (400f30 <pmc_switch_mck_to_pllack+0x60>)
  400efc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400efe:	f023 0303 	bic.w	r3, r3, #3
  400f02:	f043 0302 	orr.w	r3, r3, #2
  400f06:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f08:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f0a:	f013 0f08 	tst.w	r3, #8
  400f0e:	d10a      	bne.n	400f26 <pmc_switch_mck_to_pllack+0x56>
  400f10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f14:	4906      	ldr	r1, [pc, #24]	; (400f30 <pmc_switch_mck_to_pllack+0x60>)
  400f16:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f18:	f012 0f08 	tst.w	r2, #8
  400f1c:	d105      	bne.n	400f2a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f1e:	3b01      	subs	r3, #1
  400f20:	d1f9      	bne.n	400f16 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f22:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f24:	4770      	bx	lr
	return 0;
  400f26:	2000      	movs	r0, #0
  400f28:	4770      	bx	lr
  400f2a:	2000      	movs	r0, #0
  400f2c:	4770      	bx	lr
  400f2e:	bf00      	nop
  400f30:	400e0600 	.word	0x400e0600

00400f34 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f34:	b9a0      	cbnz	r0, 400f60 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f36:	480e      	ldr	r0, [pc, #56]	; (400f70 <pmc_switch_mainck_to_xtal+0x3c>)
  400f38:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f3a:	0209      	lsls	r1, r1, #8
  400f3c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f3e:	4a0d      	ldr	r2, [pc, #52]	; (400f74 <pmc_switch_mainck_to_xtal+0x40>)
  400f40:	401a      	ands	r2, r3
  400f42:	4b0d      	ldr	r3, [pc, #52]	; (400f78 <pmc_switch_mainck_to_xtal+0x44>)
  400f44:	4313      	orrs	r3, r2
  400f46:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f48:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f4a:	4602      	mov	r2, r0
  400f4c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f4e:	f013 0f01 	tst.w	r3, #1
  400f52:	d0fb      	beq.n	400f4c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f54:	4a06      	ldr	r2, [pc, #24]	; (400f70 <pmc_switch_mainck_to_xtal+0x3c>)
  400f56:	6a11      	ldr	r1, [r2, #32]
  400f58:	4b08      	ldr	r3, [pc, #32]	; (400f7c <pmc_switch_mainck_to_xtal+0x48>)
  400f5a:	430b      	orrs	r3, r1
  400f5c:	6213      	str	r3, [r2, #32]
  400f5e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f60:	4903      	ldr	r1, [pc, #12]	; (400f70 <pmc_switch_mainck_to_xtal+0x3c>)
  400f62:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f64:	4a06      	ldr	r2, [pc, #24]	; (400f80 <pmc_switch_mainck_to_xtal+0x4c>)
  400f66:	401a      	ands	r2, r3
  400f68:	4b06      	ldr	r3, [pc, #24]	; (400f84 <pmc_switch_mainck_to_xtal+0x50>)
  400f6a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f6c:	620b      	str	r3, [r1, #32]
  400f6e:	4770      	bx	lr
  400f70:	400e0600 	.word	0x400e0600
  400f74:	ffc8fffc 	.word	0xffc8fffc
  400f78:	00370001 	.word	0x00370001
  400f7c:	01370000 	.word	0x01370000
  400f80:	fec8fffc 	.word	0xfec8fffc
  400f84:	01370002 	.word	0x01370002

00400f88 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f88:	4b02      	ldr	r3, [pc, #8]	; (400f94 <pmc_osc_is_ready_mainck+0xc>)
  400f8a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400f8c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400f90:	4770      	bx	lr
  400f92:	bf00      	nop
  400f94:	400e0600 	.word	0x400e0600

00400f98 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f98:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f9c:	4b01      	ldr	r3, [pc, #4]	; (400fa4 <pmc_disable_pllack+0xc>)
  400f9e:	629a      	str	r2, [r3, #40]	; 0x28
  400fa0:	4770      	bx	lr
  400fa2:	bf00      	nop
  400fa4:	400e0600 	.word	0x400e0600

00400fa8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fa8:	4b02      	ldr	r3, [pc, #8]	; (400fb4 <pmc_is_locked_pllack+0xc>)
  400faa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fac:	f000 0002 	and.w	r0, r0, #2
  400fb0:	4770      	bx	lr
  400fb2:	bf00      	nop
  400fb4:	400e0600 	.word	0x400e0600

00400fb8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fb8:	283f      	cmp	r0, #63	; 0x3f
  400fba:	d81e      	bhi.n	400ffa <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fbc:	281f      	cmp	r0, #31
  400fbe:	d80c      	bhi.n	400fda <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fc0:	4b11      	ldr	r3, [pc, #68]	; (401008 <pmc_enable_periph_clk+0x50>)
  400fc2:	699a      	ldr	r2, [r3, #24]
  400fc4:	2301      	movs	r3, #1
  400fc6:	4083      	lsls	r3, r0
  400fc8:	4393      	bics	r3, r2
  400fca:	d018      	beq.n	400ffe <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fcc:	2301      	movs	r3, #1
  400fce:	fa03 f000 	lsl.w	r0, r3, r0
  400fd2:	4b0d      	ldr	r3, [pc, #52]	; (401008 <pmc_enable_periph_clk+0x50>)
  400fd4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400fd6:	2000      	movs	r0, #0
  400fd8:	4770      	bx	lr
		ul_id -= 32;
  400fda:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400fdc:	4b0a      	ldr	r3, [pc, #40]	; (401008 <pmc_enable_periph_clk+0x50>)
  400fde:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400fe2:	2301      	movs	r3, #1
  400fe4:	4083      	lsls	r3, r0
  400fe6:	4393      	bics	r3, r2
  400fe8:	d00b      	beq.n	401002 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400fea:	2301      	movs	r3, #1
  400fec:	fa03 f000 	lsl.w	r0, r3, r0
  400ff0:	4b05      	ldr	r3, [pc, #20]	; (401008 <pmc_enable_periph_clk+0x50>)
  400ff2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ff6:	2000      	movs	r0, #0
  400ff8:	4770      	bx	lr
		return 1;
  400ffa:	2001      	movs	r0, #1
  400ffc:	4770      	bx	lr
	return 0;
  400ffe:	2000      	movs	r0, #0
  401000:	4770      	bx	lr
  401002:	2000      	movs	r0, #0
}
  401004:	4770      	bx	lr
  401006:	bf00      	nop
  401008:	400e0600 	.word	0x400e0600

0040100c <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  40100c:	4770      	bx	lr
	...

00401010 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401010:	4a10      	ldr	r2, [pc, #64]	; (401054 <pmc_enable_waitmode+0x44>)
  401012:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401014:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401018:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  40101c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40101e:	6a11      	ldr	r1, [r2, #32]
  401020:	4b0d      	ldr	r3, [pc, #52]	; (401058 <pmc_enable_waitmode+0x48>)
  401022:	430b      	orrs	r3, r1
  401024:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401026:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401028:	f013 0f08 	tst.w	r3, #8
  40102c:	d0fb      	beq.n	401026 <pmc_enable_waitmode+0x16>
  40102e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  401032:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401034:	3b01      	subs	r3, #1
  401036:	d1fc      	bne.n	401032 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401038:	4a06      	ldr	r2, [pc, #24]	; (401054 <pmc_enable_waitmode+0x44>)
  40103a:	6a13      	ldr	r3, [r2, #32]
  40103c:	f013 0f08 	tst.w	r3, #8
  401040:	d0fb      	beq.n	40103a <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  401042:	4a04      	ldr	r2, [pc, #16]	; (401054 <pmc_enable_waitmode+0x44>)
  401044:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401046:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40104a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40104e:	6713      	str	r3, [r2, #112]	; 0x70
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600
  401058:	00370004 	.word	0x00370004

0040105c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40105c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401060:	1e43      	subs	r3, r0, #1
  401062:	2b04      	cmp	r3, #4
  401064:	f200 8107 	bhi.w	401276 <pmc_sleep+0x21a>
  401068:	e8df f013 	tbh	[pc, r3, lsl #1]
  40106c:	00050005 	.word	0x00050005
  401070:	00150015 	.word	0x00150015
  401074:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401076:	4a81      	ldr	r2, [pc, #516]	; (40127c <pmc_sleep+0x220>)
  401078:	6913      	ldr	r3, [r2, #16]
  40107a:	f023 0304 	bic.w	r3, r3, #4
  40107e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401080:	2201      	movs	r2, #1
  401082:	4b7f      	ldr	r3, [pc, #508]	; (401280 <pmc_sleep+0x224>)
  401084:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401086:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40108a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  40108c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401090:	bf30      	wfi
  401092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401096:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401098:	2803      	cmp	r0, #3
  40109a:	bf0c      	ite	eq
  40109c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40109e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4010a2:	4b78      	ldr	r3, [pc, #480]	; (401284 <pmc_sleep+0x228>)
  4010a4:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010a6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4010a8:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4010ac:	2200      	movs	r2, #0
  4010ae:	4b74      	ldr	r3, [pc, #464]	; (401280 <pmc_sleep+0x224>)
  4010b0:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4010b2:	2201      	movs	r2, #1
  4010b4:	4b74      	ldr	r3, [pc, #464]	; (401288 <pmc_sleep+0x22c>)
  4010b6:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4010b8:	4b74      	ldr	r3, [pc, #464]	; (40128c <pmc_sleep+0x230>)
  4010ba:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4010bc:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4010be:	4a74      	ldr	r2, [pc, #464]	; (401290 <pmc_sleep+0x234>)
  4010c0:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4010c4:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4010c6:	4a73      	ldr	r2, [pc, #460]	; (401294 <pmc_sleep+0x238>)
  4010c8:	433a      	orrs	r2, r7
  4010ca:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4010cc:	f005 0903 	and.w	r9, r5, #3
  4010d0:	f1b9 0f01 	cmp.w	r9, #1
  4010d4:	f240 8089 	bls.w	4011ea <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4010d8:	f025 0103 	bic.w	r1, r5, #3
  4010dc:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4010e0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010e2:	461a      	mov	r2, r3
  4010e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010e6:	f013 0f08 	tst.w	r3, #8
  4010ea:	d0fb      	beq.n	4010e4 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4010ec:	f011 0f70 	tst.w	r1, #112	; 0x70
  4010f0:	d008      	beq.n	401104 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4010f2:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4010f6:	4b65      	ldr	r3, [pc, #404]	; (40128c <pmc_sleep+0x230>)
  4010f8:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010fa:	461a      	mov	r2, r3
  4010fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010fe:	f013 0f08 	tst.w	r3, #8
  401102:	d0fb      	beq.n	4010fc <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401104:	4b64      	ldr	r3, [pc, #400]	; (401298 <pmc_sleep+0x23c>)
  401106:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401108:	4a60      	ldr	r2, [pc, #384]	; (40128c <pmc_sleep+0x230>)
  40110a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40110c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401110:	d0fb      	beq.n	40110a <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401112:	4a5e      	ldr	r2, [pc, #376]	; (40128c <pmc_sleep+0x230>)
  401114:	6a11      	ldr	r1, [r2, #32]
  401116:	4b61      	ldr	r3, [pc, #388]	; (40129c <pmc_sleep+0x240>)
  401118:	400b      	ands	r3, r1
  40111a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40111e:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401120:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401122:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401126:	d0fb      	beq.n	401120 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401128:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  40112c:	4a58      	ldr	r2, [pc, #352]	; (401290 <pmc_sleep+0x234>)
  40112e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401130:	2c04      	cmp	r4, #4
  401132:	d05c      	beq.n	4011ee <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401134:	4c52      	ldr	r4, [pc, #328]	; (401280 <pmc_sleep+0x224>)
  401136:	2301      	movs	r3, #1
  401138:	7023      	strb	r3, [r4, #0]
  40113a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40113e:	b662      	cpsie	i

		pmc_enable_waitmode();
  401140:	4b57      	ldr	r3, [pc, #348]	; (4012a0 <pmc_sleep+0x244>)
  401142:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401144:	b672      	cpsid	i
  401146:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40114a:	2300      	movs	r3, #0
  40114c:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40114e:	f017 0f02 	tst.w	r7, #2
  401152:	d055      	beq.n	401200 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401154:	4a4d      	ldr	r2, [pc, #308]	; (40128c <pmc_sleep+0x230>)
  401156:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401158:	4952      	ldr	r1, [pc, #328]	; (4012a4 <pmc_sleep+0x248>)
  40115a:	4019      	ands	r1, r3
  40115c:	4b52      	ldr	r3, [pc, #328]	; (4012a8 <pmc_sleep+0x24c>)
  40115e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401160:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401162:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401164:	4b51      	ldr	r3, [pc, #324]	; (4012ac <pmc_sleep+0x250>)
  401166:	400b      	ands	r3, r1
  401168:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40116c:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40116e:	4b50      	ldr	r3, [pc, #320]	; (4012b0 <pmc_sleep+0x254>)
  401170:	4033      	ands	r3, r6
  401172:	2b00      	cmp	r3, #0
  401174:	d06e      	beq.n	401254 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401176:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40117a:	4b44      	ldr	r3, [pc, #272]	; (40128c <pmc_sleep+0x230>)
  40117c:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40117e:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401180:	f1b9 0f02 	cmp.w	r9, #2
  401184:	d104      	bne.n	401190 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401186:	4a41      	ldr	r2, [pc, #260]	; (40128c <pmc_sleep+0x230>)
  401188:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40118a:	f013 0f02 	tst.w	r3, #2
  40118e:	d0fb      	beq.n	401188 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401190:	4a3e      	ldr	r2, [pc, #248]	; (40128c <pmc_sleep+0x230>)
  401192:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401198:	f005 0070 	and.w	r0, r5, #112	; 0x70
  40119c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40119e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011a2:	f013 0f08 	tst.w	r3, #8
  4011a6:	d0fb      	beq.n	4011a0 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4011a8:	4b39      	ldr	r3, [pc, #228]	; (401290 <pmc_sleep+0x234>)
  4011aa:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4011ae:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4011b2:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011b4:	461a      	mov	r2, r3
  4011b6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011b8:	f013 0f08 	tst.w	r3, #8
  4011bc:	d0fb      	beq.n	4011b6 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4011be:	4a33      	ldr	r2, [pc, #204]	; (40128c <pmc_sleep+0x230>)
  4011c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011c2:	420b      	tst	r3, r1
  4011c4:	d0fc      	beq.n	4011c0 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4011c6:	2200      	movs	r2, #0
  4011c8:	4b2f      	ldr	r3, [pc, #188]	; (401288 <pmc_sleep+0x22c>)
  4011ca:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4011cc:	4b39      	ldr	r3, [pc, #228]	; (4012b4 <pmc_sleep+0x258>)
  4011ce:	681b      	ldr	r3, [r3, #0]
  4011d0:	b11b      	cbz	r3, 4011da <pmc_sleep+0x17e>
			callback_clocks_restored();
  4011d2:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011d4:	2200      	movs	r2, #0
  4011d6:	4b37      	ldr	r3, [pc, #220]	; (4012b4 <pmc_sleep+0x258>)
  4011d8:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4011da:	2201      	movs	r2, #1
  4011dc:	4b28      	ldr	r3, [pc, #160]	; (401280 <pmc_sleep+0x224>)
  4011de:	701a      	strb	r2, [r3, #0]
  4011e0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011e4:	b662      	cpsie	i
  4011e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4011ea:	4629      	mov	r1, r5
  4011ec:	e77e      	b.n	4010ec <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ee:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4011f2:	6a11      	ldr	r1, [r2, #32]
  4011f4:	4b30      	ldr	r3, [pc, #192]	; (4012b8 <pmc_sleep+0x25c>)
  4011f6:	400b      	ands	r3, r1
  4011f8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011fc:	6213      	str	r3, [r2, #32]
  4011fe:	e799      	b.n	401134 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401200:	f017 0f01 	tst.w	r7, #1
  401204:	d0b3      	beq.n	40116e <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401206:	4b21      	ldr	r3, [pc, #132]	; (40128c <pmc_sleep+0x230>)
  401208:	6a1b      	ldr	r3, [r3, #32]
  40120a:	f013 0f01 	tst.w	r3, #1
  40120e:	d10b      	bne.n	401228 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401210:	491e      	ldr	r1, [pc, #120]	; (40128c <pmc_sleep+0x230>)
  401212:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401214:	4a29      	ldr	r2, [pc, #164]	; (4012bc <pmc_sleep+0x260>)
  401216:	401a      	ands	r2, r3
  401218:	4b29      	ldr	r3, [pc, #164]	; (4012c0 <pmc_sleep+0x264>)
  40121a:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40121c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40121e:	460a      	mov	r2, r1
  401220:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401222:	f013 0f01 	tst.w	r3, #1
  401226:	d0fb      	beq.n	401220 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401228:	4b18      	ldr	r3, [pc, #96]	; (40128c <pmc_sleep+0x230>)
  40122a:	6a1b      	ldr	r3, [r3, #32]
  40122c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401230:	d108      	bne.n	401244 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401232:	4a16      	ldr	r2, [pc, #88]	; (40128c <pmc_sleep+0x230>)
  401234:	6a11      	ldr	r1, [r2, #32]
  401236:	4b23      	ldr	r3, [pc, #140]	; (4012c4 <pmc_sleep+0x268>)
  401238:	430b      	orrs	r3, r1
  40123a:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40123c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40123e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401242:	d0fb      	beq.n	40123c <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401244:	4a11      	ldr	r2, [pc, #68]	; (40128c <pmc_sleep+0x230>)
  401246:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401248:	4b18      	ldr	r3, [pc, #96]	; (4012ac <pmc_sleep+0x250>)
  40124a:	400b      	ands	r3, r1
  40124c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401250:	6213      	str	r3, [r2, #32]
  401252:	e78c      	b.n	40116e <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401254:	2100      	movs	r1, #0
  401256:	e793      	b.n	401180 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401258:	4a08      	ldr	r2, [pc, #32]	; (40127c <pmc_sleep+0x220>)
  40125a:	6913      	ldr	r3, [r2, #16]
  40125c:	f043 0304 	orr.w	r3, r3, #4
  401260:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401262:	4a19      	ldr	r2, [pc, #100]	; (4012c8 <pmc_sleep+0x26c>)
  401264:	4b19      	ldr	r3, [pc, #100]	; (4012cc <pmc_sleep+0x270>)
  401266:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401268:	2201      	movs	r2, #1
  40126a:	4b05      	ldr	r3, [pc, #20]	; (401280 <pmc_sleep+0x224>)
  40126c:	701a      	strb	r2, [r3, #0]
  40126e:	f3bf 8f5f 	dmb	sy
  401272:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401274:	bf30      	wfi
  401276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40127a:	bf00      	nop
  40127c:	e000ed00 	.word	0xe000ed00
  401280:	20400018 	.word	0x20400018
  401284:	0040100d 	.word	0x0040100d
  401288:	204006e4 	.word	0x204006e4
  40128c:	400e0600 	.word	0x400e0600
  401290:	400e0c00 	.word	0x400e0c00
  401294:	00370008 	.word	0x00370008
  401298:	00400f99 	.word	0x00400f99
  40129c:	fec8ffff 	.word	0xfec8ffff
  4012a0:	00401011 	.word	0x00401011
  4012a4:	fec8fffc 	.word	0xfec8fffc
  4012a8:	01370002 	.word	0x01370002
  4012ac:	ffc8ff87 	.word	0xffc8ff87
  4012b0:	07ff0000 	.word	0x07ff0000
  4012b4:	204006e8 	.word	0x204006e8
  4012b8:	ffc8fffe 	.word	0xffc8fffe
  4012bc:	ffc8fffc 	.word	0xffc8fffc
  4012c0:	00370001 	.word	0x00370001
  4012c4:	01370000 	.word	0x01370000
  4012c8:	a5000004 	.word	0xa5000004
  4012cc:	400e1810 	.word	0x400e1810

004012d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012d0:	e7fe      	b.n	4012d0 <Dummy_Handler>
	...

004012d4 <Reset_Handler>:
{
  4012d4:	b500      	push	{lr}
  4012d6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012d8:	4b25      	ldr	r3, [pc, #148]	; (401370 <Reset_Handler+0x9c>)
  4012da:	4a26      	ldr	r2, [pc, #152]	; (401374 <Reset_Handler+0xa0>)
  4012dc:	429a      	cmp	r2, r3
  4012de:	d010      	beq.n	401302 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012e0:	4b25      	ldr	r3, [pc, #148]	; (401378 <Reset_Handler+0xa4>)
  4012e2:	4a23      	ldr	r2, [pc, #140]	; (401370 <Reset_Handler+0x9c>)
  4012e4:	429a      	cmp	r2, r3
  4012e6:	d20c      	bcs.n	401302 <Reset_Handler+0x2e>
  4012e8:	3b01      	subs	r3, #1
  4012ea:	1a9b      	subs	r3, r3, r2
  4012ec:	f023 0303 	bic.w	r3, r3, #3
  4012f0:	3304      	adds	r3, #4
  4012f2:	4413      	add	r3, r2
  4012f4:	491f      	ldr	r1, [pc, #124]	; (401374 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012f6:	f851 0b04 	ldr.w	r0, [r1], #4
  4012fa:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012fe:	429a      	cmp	r2, r3
  401300:	d1f9      	bne.n	4012f6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401302:	4b1e      	ldr	r3, [pc, #120]	; (40137c <Reset_Handler+0xa8>)
  401304:	4a1e      	ldr	r2, [pc, #120]	; (401380 <Reset_Handler+0xac>)
  401306:	429a      	cmp	r2, r3
  401308:	d20a      	bcs.n	401320 <Reset_Handler+0x4c>
  40130a:	3b01      	subs	r3, #1
  40130c:	1a9b      	subs	r3, r3, r2
  40130e:	f023 0303 	bic.w	r3, r3, #3
  401312:	3304      	adds	r3, #4
  401314:	4413      	add	r3, r2
                *pDest++ = 0;
  401316:	2100      	movs	r1, #0
  401318:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40131c:	4293      	cmp	r3, r2
  40131e:	d1fb      	bne.n	401318 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401320:	4a18      	ldr	r2, [pc, #96]	; (401384 <Reset_Handler+0xb0>)
  401322:	4b19      	ldr	r3, [pc, #100]	; (401388 <Reset_Handler+0xb4>)
  401324:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401328:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40132a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40132e:	fab3 f383 	clz	r3, r3
  401332:	095b      	lsrs	r3, r3, #5
  401334:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401336:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401338:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40133c:	2200      	movs	r2, #0
  40133e:	4b13      	ldr	r3, [pc, #76]	; (40138c <Reset_Handler+0xb8>)
  401340:	701a      	strb	r2, [r3, #0]
	return flags;
  401342:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401344:	4a12      	ldr	r2, [pc, #72]	; (401390 <Reset_Handler+0xbc>)
  401346:	6813      	ldr	r3, [r2, #0]
  401348:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40134c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40134e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401352:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401356:	b129      	cbz	r1, 401364 <Reset_Handler+0x90>
		cpu_irq_enable();
  401358:	2201      	movs	r2, #1
  40135a:	4b0c      	ldr	r3, [pc, #48]	; (40138c <Reset_Handler+0xb8>)
  40135c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40135e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401362:	b662      	cpsie	i
        __libc_init_array();
  401364:	4b0b      	ldr	r3, [pc, #44]	; (401394 <Reset_Handler+0xc0>)
  401366:	4798      	blx	r3
        main();
  401368:	4b0b      	ldr	r3, [pc, #44]	; (401398 <Reset_Handler+0xc4>)
  40136a:	4798      	blx	r3
  40136c:	e7fe      	b.n	40136c <Reset_Handler+0x98>
  40136e:	bf00      	nop
  401370:	20400000 	.word	0x20400000
  401374:	00402b24 	.word	0x00402b24
  401378:	2040044c 	.word	0x2040044c
  40137c:	2040071c 	.word	0x2040071c
  401380:	2040044c 	.word	0x2040044c
  401384:	e000ed00 	.word	0xe000ed00
  401388:	00400000 	.word	0x00400000
  40138c:	20400018 	.word	0x20400018
  401390:	e000ed88 	.word	0xe000ed88
  401394:	00401f21 	.word	0x00401f21
  401398:	004019f9 	.word	0x004019f9

0040139c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40139c:	4b3b      	ldr	r3, [pc, #236]	; (40148c <SystemCoreClockUpdate+0xf0>)
  40139e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013a0:	f003 0303 	and.w	r3, r3, #3
  4013a4:	2b01      	cmp	r3, #1
  4013a6:	d01d      	beq.n	4013e4 <SystemCoreClockUpdate+0x48>
  4013a8:	b183      	cbz	r3, 4013cc <SystemCoreClockUpdate+0x30>
  4013aa:	2b02      	cmp	r3, #2
  4013ac:	d036      	beq.n	40141c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013ae:	4b37      	ldr	r3, [pc, #220]	; (40148c <SystemCoreClockUpdate+0xf0>)
  4013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013b6:	2b70      	cmp	r3, #112	; 0x70
  4013b8:	d05f      	beq.n	40147a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013ba:	4b34      	ldr	r3, [pc, #208]	; (40148c <SystemCoreClockUpdate+0xf0>)
  4013bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013be:	4934      	ldr	r1, [pc, #208]	; (401490 <SystemCoreClockUpdate+0xf4>)
  4013c0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013c4:	680b      	ldr	r3, [r1, #0]
  4013c6:	40d3      	lsrs	r3, r2
  4013c8:	600b      	str	r3, [r1, #0]
  4013ca:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013cc:	4b31      	ldr	r3, [pc, #196]	; (401494 <SystemCoreClockUpdate+0xf8>)
  4013ce:	695b      	ldr	r3, [r3, #20]
  4013d0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013d4:	bf14      	ite	ne
  4013d6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013da:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013de:	4b2c      	ldr	r3, [pc, #176]	; (401490 <SystemCoreClockUpdate+0xf4>)
  4013e0:	601a      	str	r2, [r3, #0]
  4013e2:	e7e4      	b.n	4013ae <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e4:	4b29      	ldr	r3, [pc, #164]	; (40148c <SystemCoreClockUpdate+0xf0>)
  4013e6:	6a1b      	ldr	r3, [r3, #32]
  4013e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013ec:	d003      	beq.n	4013f6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ee:	4a2a      	ldr	r2, [pc, #168]	; (401498 <SystemCoreClockUpdate+0xfc>)
  4013f0:	4b27      	ldr	r3, [pc, #156]	; (401490 <SystemCoreClockUpdate+0xf4>)
  4013f2:	601a      	str	r2, [r3, #0]
  4013f4:	e7db      	b.n	4013ae <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013f6:	4a29      	ldr	r2, [pc, #164]	; (40149c <SystemCoreClockUpdate+0x100>)
  4013f8:	4b25      	ldr	r3, [pc, #148]	; (401490 <SystemCoreClockUpdate+0xf4>)
  4013fa:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013fc:	4b23      	ldr	r3, [pc, #140]	; (40148c <SystemCoreClockUpdate+0xf0>)
  4013fe:	6a1b      	ldr	r3, [r3, #32]
  401400:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401404:	2b10      	cmp	r3, #16
  401406:	d005      	beq.n	401414 <SystemCoreClockUpdate+0x78>
  401408:	2b20      	cmp	r3, #32
  40140a:	d1d0      	bne.n	4013ae <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40140c:	4a22      	ldr	r2, [pc, #136]	; (401498 <SystemCoreClockUpdate+0xfc>)
  40140e:	4b20      	ldr	r3, [pc, #128]	; (401490 <SystemCoreClockUpdate+0xf4>)
  401410:	601a      	str	r2, [r3, #0]
          break;
  401412:	e7cc      	b.n	4013ae <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401414:	4a22      	ldr	r2, [pc, #136]	; (4014a0 <SystemCoreClockUpdate+0x104>)
  401416:	4b1e      	ldr	r3, [pc, #120]	; (401490 <SystemCoreClockUpdate+0xf4>)
  401418:	601a      	str	r2, [r3, #0]
          break;
  40141a:	e7c8      	b.n	4013ae <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40141c:	4b1b      	ldr	r3, [pc, #108]	; (40148c <SystemCoreClockUpdate+0xf0>)
  40141e:	6a1b      	ldr	r3, [r3, #32]
  401420:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401424:	d016      	beq.n	401454 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401426:	4a1c      	ldr	r2, [pc, #112]	; (401498 <SystemCoreClockUpdate+0xfc>)
  401428:	4b19      	ldr	r3, [pc, #100]	; (401490 <SystemCoreClockUpdate+0xf4>)
  40142a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40142c:	4b17      	ldr	r3, [pc, #92]	; (40148c <SystemCoreClockUpdate+0xf0>)
  40142e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401430:	f003 0303 	and.w	r3, r3, #3
  401434:	2b02      	cmp	r3, #2
  401436:	d1ba      	bne.n	4013ae <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401438:	4a14      	ldr	r2, [pc, #80]	; (40148c <SystemCoreClockUpdate+0xf0>)
  40143a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40143c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40143e:	4814      	ldr	r0, [pc, #80]	; (401490 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401440:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401444:	6803      	ldr	r3, [r0, #0]
  401446:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40144a:	b2d2      	uxtb	r2, r2
  40144c:	fbb3 f3f2 	udiv	r3, r3, r2
  401450:	6003      	str	r3, [r0, #0]
  401452:	e7ac      	b.n	4013ae <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401454:	4a11      	ldr	r2, [pc, #68]	; (40149c <SystemCoreClockUpdate+0x100>)
  401456:	4b0e      	ldr	r3, [pc, #56]	; (401490 <SystemCoreClockUpdate+0xf4>)
  401458:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40145a:	4b0c      	ldr	r3, [pc, #48]	; (40148c <SystemCoreClockUpdate+0xf0>)
  40145c:	6a1b      	ldr	r3, [r3, #32]
  40145e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401462:	2b10      	cmp	r3, #16
  401464:	d005      	beq.n	401472 <SystemCoreClockUpdate+0xd6>
  401466:	2b20      	cmp	r3, #32
  401468:	d1e0      	bne.n	40142c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40146a:	4a0b      	ldr	r2, [pc, #44]	; (401498 <SystemCoreClockUpdate+0xfc>)
  40146c:	4b08      	ldr	r3, [pc, #32]	; (401490 <SystemCoreClockUpdate+0xf4>)
  40146e:	601a      	str	r2, [r3, #0]
          break;
  401470:	e7dc      	b.n	40142c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401472:	4a0b      	ldr	r2, [pc, #44]	; (4014a0 <SystemCoreClockUpdate+0x104>)
  401474:	4b06      	ldr	r3, [pc, #24]	; (401490 <SystemCoreClockUpdate+0xf4>)
  401476:	601a      	str	r2, [r3, #0]
          break;
  401478:	e7d8      	b.n	40142c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40147a:	4a05      	ldr	r2, [pc, #20]	; (401490 <SystemCoreClockUpdate+0xf4>)
  40147c:	6813      	ldr	r3, [r2, #0]
  40147e:	4909      	ldr	r1, [pc, #36]	; (4014a4 <SystemCoreClockUpdate+0x108>)
  401480:	fba1 1303 	umull	r1, r3, r1, r3
  401484:	085b      	lsrs	r3, r3, #1
  401486:	6013      	str	r3, [r2, #0]
  401488:	4770      	bx	lr
  40148a:	bf00      	nop
  40148c:	400e0600 	.word	0x400e0600
  401490:	2040001c 	.word	0x2040001c
  401494:	400e1810 	.word	0x400e1810
  401498:	00b71b00 	.word	0x00b71b00
  40149c:	003d0900 	.word	0x003d0900
  4014a0:	007a1200 	.word	0x007a1200
  4014a4:	aaaaaaab 	.word	0xaaaaaaab

004014a8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014a8:	4b16      	ldr	r3, [pc, #88]	; (401504 <system_init_flash+0x5c>)
  4014aa:	4298      	cmp	r0, r3
  4014ac:	d913      	bls.n	4014d6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014ae:	4b16      	ldr	r3, [pc, #88]	; (401508 <system_init_flash+0x60>)
  4014b0:	4298      	cmp	r0, r3
  4014b2:	d915      	bls.n	4014e0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014b4:	4b15      	ldr	r3, [pc, #84]	; (40150c <system_init_flash+0x64>)
  4014b6:	4298      	cmp	r0, r3
  4014b8:	d916      	bls.n	4014e8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014ba:	4b15      	ldr	r3, [pc, #84]	; (401510 <system_init_flash+0x68>)
  4014bc:	4298      	cmp	r0, r3
  4014be:	d917      	bls.n	4014f0 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014c0:	4b14      	ldr	r3, [pc, #80]	; (401514 <system_init_flash+0x6c>)
  4014c2:	4298      	cmp	r0, r3
  4014c4:	d918      	bls.n	4014f8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014c6:	4b14      	ldr	r3, [pc, #80]	; (401518 <system_init_flash+0x70>)
  4014c8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014ca:	bf94      	ite	ls
  4014cc:	4a13      	ldrls	r2, [pc, #76]	; (40151c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014ce:	4a14      	ldrhi	r2, [pc, #80]	; (401520 <system_init_flash+0x78>)
  4014d0:	4b14      	ldr	r3, [pc, #80]	; (401524 <system_init_flash+0x7c>)
  4014d2:	601a      	str	r2, [r3, #0]
  4014d4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014d6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4014da:	4b12      	ldr	r3, [pc, #72]	; (401524 <system_init_flash+0x7c>)
  4014dc:	601a      	str	r2, [r3, #0]
  4014de:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014e0:	4a11      	ldr	r2, [pc, #68]	; (401528 <system_init_flash+0x80>)
  4014e2:	4b10      	ldr	r3, [pc, #64]	; (401524 <system_init_flash+0x7c>)
  4014e4:	601a      	str	r2, [r3, #0]
  4014e6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014e8:	4a10      	ldr	r2, [pc, #64]	; (40152c <system_init_flash+0x84>)
  4014ea:	4b0e      	ldr	r3, [pc, #56]	; (401524 <system_init_flash+0x7c>)
  4014ec:	601a      	str	r2, [r3, #0]
  4014ee:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014f0:	4a0f      	ldr	r2, [pc, #60]	; (401530 <system_init_flash+0x88>)
  4014f2:	4b0c      	ldr	r3, [pc, #48]	; (401524 <system_init_flash+0x7c>)
  4014f4:	601a      	str	r2, [r3, #0]
  4014f6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014f8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014fc:	4b09      	ldr	r3, [pc, #36]	; (401524 <system_init_flash+0x7c>)
  4014fe:	601a      	str	r2, [r3, #0]
  401500:	4770      	bx	lr
  401502:	bf00      	nop
  401504:	015ef3bf 	.word	0x015ef3bf
  401508:	02bde77f 	.word	0x02bde77f
  40150c:	041cdb3f 	.word	0x041cdb3f
  401510:	057bceff 	.word	0x057bceff
  401514:	06dac2bf 	.word	0x06dac2bf
  401518:	0839b67f 	.word	0x0839b67f
  40151c:	04000500 	.word	0x04000500
  401520:	04000600 	.word	0x04000600
  401524:	400e0c00 	.word	0x400e0c00
  401528:	04000100 	.word	0x04000100
  40152c:	04000200 	.word	0x04000200
  401530:	04000300 	.word	0x04000300

00401534 <but_1_callback>:
	uint32_t minute;
	uint32_t second;
} calendar;

void but_1_callback(void){
	but_1_flag = !but_1_flag;
  401534:	4a03      	ldr	r2, [pc, #12]	; (401544 <but_1_callback+0x10>)
  401536:	7813      	ldrb	r3, [r2, #0]
  401538:	fab3 f383 	clz	r3, r3
  40153c:	095b      	lsrs	r3, r3, #5
  40153e:	7013      	strb	r3, [r2, #0]
  401540:	4770      	bx	lr
  401542:	bf00      	nop
  401544:	204006ed 	.word	0x204006ed

00401548 <but_2_callback>:
}

void but_2_callback(void){
	but_2_flag = !but_2_flag;
  401548:	4a03      	ldr	r2, [pc, #12]	; (401558 <but_2_callback+0x10>)
  40154a:	7813      	ldrb	r3, [r2, #0]
  40154c:	fab3 f383 	clz	r3, r3
  401550:	095b      	lsrs	r3, r3, #5
  401552:	7013      	strb	r3, [r2, #0]
  401554:	4770      	bx	lr
  401556:	bf00      	nop
  401558:	204006ee 	.word	0x204006ee

0040155c <but_3_callback>:
}

void but_3_callback(void){
	but_3_flag = !but_3_flag;
  40155c:	4a03      	ldr	r2, [pc, #12]	; (40156c <but_3_callback+0x10>)
  40155e:	7813      	ldrb	r3, [r2, #0]
  401560:	fab3 f383 	clz	r3, r3
  401564:	095b      	lsrs	r3, r3, #5
  401566:	7013      	strb	r3, [r2, #0]
  401568:	4770      	bx	lr
  40156a:	bf00      	nop
  40156c:	204006ef 	.word	0x204006ef

00401570 <pisca_led>:
}


void pisca_led(int n, int t){
  401570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0;i<n;i++){
  401574:	f1b0 0800 	subs.w	r8, r0, #0
  401578:	dd30      	ble.n	4015dc <pisca_led+0x6c>
  40157a:	460f      	mov	r7, r1
		pio_clear(LED_1_PIO, LED_1_IDX_MASK);
		delay_ms(t);
  40157c:	17cd      	asrs	r5, r1, #31
  40157e:	4b18      	ldr	r3, [pc, #96]	; (4015e0 <pisca_led+0x70>)
  401580:	fba1 0103 	umull	r0, r1, r1, r3
  401584:	fb03 1105 	mla	r1, r3, r5, r1
  401588:	f241 722c 	movw	r2, #5932	; 0x172c
  40158c:	2300      	movs	r3, #0
  40158e:	f241 742b 	movw	r4, #5931	; 0x172b
  401592:	2500      	movs	r5, #0
  401594:	1900      	adds	r0, r0, r4
  401596:	4169      	adcs	r1, r5
  401598:	4c12      	ldr	r4, [pc, #72]	; (4015e4 <pisca_led+0x74>)
  40159a:	47a0      	blx	r4
  40159c:	4682      	mov	sl, r0
  40159e:	2400      	movs	r4, #0
		pio_clear(LED_1_PIO, LED_1_IDX_MASK);
  4015a0:	4e11      	ldr	r6, [pc, #68]	; (4015e8 <pisca_led+0x78>)
  4015a2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 4015f4 <pisca_led+0x84>
		delay_ms(t);
  4015a6:	4d11      	ldr	r5, [pc, #68]	; (4015ec <pisca_led+0x7c>)
  4015a8:	e00a      	b.n	4015c0 <pisca_led+0x50>
  4015aa:	2033      	movs	r0, #51	; 0x33
  4015ac:	47a8      	blx	r5
		pio_set(LED_1_PIO, LED_1_IDX_MASK);
  4015ae:	2101      	movs	r1, #1
  4015b0:	4630      	mov	r0, r6
  4015b2:	4b0f      	ldr	r3, [pc, #60]	; (4015f0 <pisca_led+0x80>)
  4015b4:	4798      	blx	r3
		delay_ms(t);
  4015b6:	2033      	movs	r0, #51	; 0x33
  4015b8:	47a8      	blx	r5
	for (int i=0;i<n;i++){
  4015ba:	3401      	adds	r4, #1
  4015bc:	45a0      	cmp	r8, r4
  4015be:	d00d      	beq.n	4015dc <pisca_led+0x6c>
		pio_clear(LED_1_PIO, LED_1_IDX_MASK);
  4015c0:	2101      	movs	r1, #1
  4015c2:	4630      	mov	r0, r6
  4015c4:	47c8      	blx	r9
		delay_ms(t);
  4015c6:	2f00      	cmp	r7, #0
  4015c8:	d0ef      	beq.n	4015aa <pisca_led+0x3a>
  4015ca:	4650      	mov	r0, sl
  4015cc:	47a8      	blx	r5
		pio_set(LED_1_PIO, LED_1_IDX_MASK);
  4015ce:	2101      	movs	r1, #1
  4015d0:	4630      	mov	r0, r6
  4015d2:	4b07      	ldr	r3, [pc, #28]	; (4015f0 <pisca_led+0x80>)
  4015d4:	4798      	blx	r3
		delay_ms(t);
  4015d6:	4650      	mov	r0, sl
  4015d8:	47a8      	blx	r5
  4015da:	e7ee      	b.n	4015ba <pisca_led+0x4a>
  4015dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4015e0:	11e1a300 	.word	0x11e1a300
  4015e4:	00401c11 	.word	0x00401c11
  4015e8:	400e0e00 	.word	0x400e0e00
  4015ec:	20400001 	.word	0x20400001
  4015f0:	00400bad 	.word	0x00400bad
  4015f4:	00400bb1 	.word	0x00400bb1

004015f8 <pisca_led_2>:
	}
}

void pisca_led_2(int n, int t){
  4015f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0;i<n;i++){
  4015fc:	f1b0 0800 	subs.w	r8, r0, #0
  401600:	dd33      	ble.n	40166a <pisca_led_2+0x72>
  401602:	460f      	mov	r7, r1
		pio_clear(LED_2_PIO, LED_2_IDX_MASK);
		delay_ms(t);
  401604:	17cd      	asrs	r5, r1, #31
  401606:	4b1a      	ldr	r3, [pc, #104]	; (401670 <pisca_led_2+0x78>)
  401608:	fba1 0103 	umull	r0, r1, r1, r3
  40160c:	fb03 1105 	mla	r1, r3, r5, r1
  401610:	f241 722c 	movw	r2, #5932	; 0x172c
  401614:	2300      	movs	r3, #0
  401616:	f241 742b 	movw	r4, #5931	; 0x172b
  40161a:	2500      	movs	r5, #0
  40161c:	1900      	adds	r0, r0, r4
  40161e:	4169      	adcs	r1, r5
  401620:	4c14      	ldr	r4, [pc, #80]	; (401674 <pisca_led_2+0x7c>)
  401622:	47a0      	blx	r4
  401624:	4682      	mov	sl, r0
  401626:	2400      	movs	r4, #0
		pio_clear(LED_2_PIO, LED_2_IDX_MASK);
  401628:	4e13      	ldr	r6, [pc, #76]	; (401678 <pisca_led_2+0x80>)
  40162a:	f8df 9058 	ldr.w	r9, [pc, #88]	; 401684 <pisca_led_2+0x8c>
		delay_ms(t);
  40162e:	4d13      	ldr	r5, [pc, #76]	; (40167c <pisca_led_2+0x84>)
  401630:	e00b      	b.n	40164a <pisca_led_2+0x52>
  401632:	2033      	movs	r0, #51	; 0x33
  401634:	47a8      	blx	r5
		pio_set(LED_2_PIO, LED_2_IDX_MASK);
  401636:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40163a:	4630      	mov	r0, r6
  40163c:	4b10      	ldr	r3, [pc, #64]	; (401680 <pisca_led_2+0x88>)
  40163e:	4798      	blx	r3
		delay_ms(t);
  401640:	2033      	movs	r0, #51	; 0x33
  401642:	47a8      	blx	r5
	for (int i=0;i<n;i++){
  401644:	3401      	adds	r4, #1
  401646:	45a0      	cmp	r8, r4
  401648:	d00f      	beq.n	40166a <pisca_led_2+0x72>
		pio_clear(LED_2_PIO, LED_2_IDX_MASK);
  40164a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40164e:	4630      	mov	r0, r6
  401650:	47c8      	blx	r9
		delay_ms(t);
  401652:	2f00      	cmp	r7, #0
  401654:	d0ed      	beq.n	401632 <pisca_led_2+0x3a>
  401656:	4650      	mov	r0, sl
  401658:	47a8      	blx	r5
		pio_set(LED_2_PIO, LED_2_IDX_MASK);
  40165a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40165e:	4630      	mov	r0, r6
  401660:	4b07      	ldr	r3, [pc, #28]	; (401680 <pisca_led_2+0x88>)
  401662:	4798      	blx	r3
		delay_ms(t);
  401664:	4650      	mov	r0, sl
  401666:	47a8      	blx	r5
  401668:	e7ec      	b.n	401644 <pisca_led_2+0x4c>
  40166a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40166e:	bf00      	nop
  401670:	11e1a300 	.word	0x11e1a300
  401674:	00401c11 	.word	0x00401c11
  401678:	400e1200 	.word	0x400e1200
  40167c:	20400001 	.word	0x20400001
  401680:	00400bad 	.word	0x00400bad
  401684:	00400bb1 	.word	0x00400bb1

00401688 <pisca_led_3>:
	}
}


void pisca_led_3(int n, int t){
  401688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0;i<n;i++){
  40168c:	f1b0 0800 	subs.w	r8, r0, #0
  401690:	dd30      	ble.n	4016f4 <pisca_led_3+0x6c>
  401692:	460f      	mov	r7, r1
		pio_clear(LED_3_PIO, LED_3_IDX_MASK);
		delay_ms(t);
  401694:	17cd      	asrs	r5, r1, #31
  401696:	4b18      	ldr	r3, [pc, #96]	; (4016f8 <pisca_led_3+0x70>)
  401698:	fba1 0103 	umull	r0, r1, r1, r3
  40169c:	fb03 1105 	mla	r1, r3, r5, r1
  4016a0:	f241 722c 	movw	r2, #5932	; 0x172c
  4016a4:	2300      	movs	r3, #0
  4016a6:	f241 742b 	movw	r4, #5931	; 0x172b
  4016aa:	2500      	movs	r5, #0
  4016ac:	1900      	adds	r0, r0, r4
  4016ae:	4169      	adcs	r1, r5
  4016b0:	4c12      	ldr	r4, [pc, #72]	; (4016fc <pisca_led_3+0x74>)
  4016b2:	47a0      	blx	r4
  4016b4:	4682      	mov	sl, r0
  4016b6:	2400      	movs	r4, #0
		pio_clear(LED_3_PIO, LED_3_IDX_MASK);
  4016b8:	4e11      	ldr	r6, [pc, #68]	; (401700 <pisca_led_3+0x78>)
  4016ba:	f8df 9050 	ldr.w	r9, [pc, #80]	; 40170c <pisca_led_3+0x84>
		delay_ms(t);
  4016be:	4d11      	ldr	r5, [pc, #68]	; (401704 <pisca_led_3+0x7c>)
  4016c0:	e00a      	b.n	4016d8 <pisca_led_3+0x50>
  4016c2:	2033      	movs	r0, #51	; 0x33
  4016c4:	47a8      	blx	r5
		pio_set(LED_3_PIO, LED_3_IDX_MASK);
  4016c6:	2104      	movs	r1, #4
  4016c8:	4630      	mov	r0, r6
  4016ca:	4b0f      	ldr	r3, [pc, #60]	; (401708 <pisca_led_3+0x80>)
  4016cc:	4798      	blx	r3
		delay_ms(t);
  4016ce:	2033      	movs	r0, #51	; 0x33
  4016d0:	47a8      	blx	r5
	for (int i=0;i<n;i++){
  4016d2:	3401      	adds	r4, #1
  4016d4:	45a0      	cmp	r8, r4
  4016d6:	d00d      	beq.n	4016f4 <pisca_led_3+0x6c>
		pio_clear(LED_3_PIO, LED_3_IDX_MASK);
  4016d8:	2104      	movs	r1, #4
  4016da:	4630      	mov	r0, r6
  4016dc:	47c8      	blx	r9
		delay_ms(t);
  4016de:	2f00      	cmp	r7, #0
  4016e0:	d0ef      	beq.n	4016c2 <pisca_led_3+0x3a>
  4016e2:	4650      	mov	r0, sl
  4016e4:	47a8      	blx	r5
		pio_set(LED_3_PIO, LED_3_IDX_MASK);
  4016e6:	2104      	movs	r1, #4
  4016e8:	4630      	mov	r0, r6
  4016ea:	4b07      	ldr	r3, [pc, #28]	; (401708 <pisca_led_3+0x80>)
  4016ec:	4798      	blx	r3
		delay_ms(t);
  4016ee:	4650      	mov	r0, sl
  4016f0:	47a8      	blx	r5
  4016f2:	e7ee      	b.n	4016d2 <pisca_led_3+0x4a>
  4016f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4016f8:	11e1a300 	.word	0x11e1a300
  4016fc:	00401c11 	.word	0x00401c11
  401700:	400e1000 	.word	0x400e1000
  401704:	20400001 	.word	0x20400001
  401708:	00400bad 	.word	0x00400bad
  40170c:	00400bb1 	.word	0x00400bb1

00401710 <LED_1_init>:
	}
}


void LED_1_init(int estado){
  401710:	b510      	push	{r4, lr}
  401712:	b082      	sub	sp, #8
  401714:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED_1_PIO_ID);
  401716:	200a      	movs	r0, #10
  401718:	4b05      	ldr	r3, [pc, #20]	; (401730 <LED_1_init+0x20>)
  40171a:	4798      	blx	r3
	pio_set_output(LED_1_PIO, LED_1_IDX_MASK, estado, 0, 0 );
  40171c:	2300      	movs	r3, #0
  40171e:	9300      	str	r3, [sp, #0]
  401720:	4622      	mov	r2, r4
  401722:	2101      	movs	r1, #1
  401724:	4803      	ldr	r0, [pc, #12]	; (401734 <LED_1_init+0x24>)
  401726:	4c04      	ldr	r4, [pc, #16]	; (401738 <LED_1_init+0x28>)
  401728:	47a0      	blx	r4
};
  40172a:	b002      	add	sp, #8
  40172c:	bd10      	pop	{r4, pc}
  40172e:	bf00      	nop
  401730:	00400fb9 	.word	0x00400fb9
  401734:	400e0e00 	.word	0x400e0e00
  401738:	00400c7d 	.word	0x00400c7d

0040173c <LED_2_init>:

void LED_2_init(int estado){
  40173c:	b510      	push	{r4, lr}
  40173e:	b082      	sub	sp, #8
  401740:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED_2_PIO_ID);
  401742:	200c      	movs	r0, #12
  401744:	4b05      	ldr	r3, [pc, #20]	; (40175c <LED_2_init+0x20>)
  401746:	4798      	blx	r3
	pio_set_output(LED_2_PIO, LED_2_IDX_MASK, estado, 0, 0 );
  401748:	2300      	movs	r3, #0
  40174a:	9300      	str	r3, [sp, #0]
  40174c:	4622      	mov	r2, r4
  40174e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401752:	4803      	ldr	r0, [pc, #12]	; (401760 <LED_2_init+0x24>)
  401754:	4c03      	ldr	r4, [pc, #12]	; (401764 <LED_2_init+0x28>)
  401756:	47a0      	blx	r4
};
  401758:	b002      	add	sp, #8
  40175a:	bd10      	pop	{r4, pc}
  40175c:	00400fb9 	.word	0x00400fb9
  401760:	400e1200 	.word	0x400e1200
  401764:	00400c7d 	.word	0x00400c7d

00401768 <LED_3_init>:

void LED_3_init(int estado){
  401768:	b510      	push	{r4, lr}
  40176a:	b082      	sub	sp, #8
  40176c:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED_3_PIO_ID);
  40176e:	200b      	movs	r0, #11
  401770:	4b05      	ldr	r3, [pc, #20]	; (401788 <LED_3_init+0x20>)
  401772:	4798      	blx	r3
	pio_set_output(LED_3_PIO, LED_3_IDX_MASK, estado, 0, 0 );
  401774:	2300      	movs	r3, #0
  401776:	9300      	str	r3, [sp, #0]
  401778:	4622      	mov	r2, r4
  40177a:	2104      	movs	r1, #4
  40177c:	4803      	ldr	r0, [pc, #12]	; (40178c <LED_3_init+0x24>)
  40177e:	4c04      	ldr	r4, [pc, #16]	; (401790 <LED_3_init+0x28>)
  401780:	47a0      	blx	r4
};
  401782:	b002      	add	sp, #8
  401784:	bd10      	pop	{r4, pc}
  401786:	bf00      	nop
  401788:	00400fb9 	.word	0x00400fb9
  40178c:	400e1000 	.word	0x400e1000
  401790:	00400c7d 	.word	0x00400c7d

00401794 <TC_init>:


void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401794:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401798:	b085      	sub	sp, #20
  40179a:	4606      	mov	r6, r0
  40179c:	460c      	mov	r4, r1
  40179e:	4617      	mov	r7, r2
  4017a0:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4017a2:	4608      	mov	r0, r1
  4017a4:	4b1e      	ldr	r3, [pc, #120]	; (401820 <TC_init+0x8c>)
  4017a6:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4017a8:	4d1e      	ldr	r5, [pc, #120]	; (401824 <TC_init+0x90>)
  4017aa:	9500      	str	r5, [sp, #0]
  4017ac:	ab02      	add	r3, sp, #8
  4017ae:	aa03      	add	r2, sp, #12
  4017b0:	4629      	mov	r1, r5
  4017b2:	4640      	mov	r0, r8
  4017b4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401844 <TC_init+0xb0>
  4017b8:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4017ba:	9a02      	ldr	r2, [sp, #8]
  4017bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4017c0:	4639      	mov	r1, r7
  4017c2:	4630      	mov	r0, r6
  4017c4:	4b18      	ldr	r3, [pc, #96]	; (401828 <TC_init+0x94>)
  4017c6:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4017c8:	9a03      	ldr	r2, [sp, #12]
  4017ca:	fbb5 f2f2 	udiv	r2, r5, r2
  4017ce:	fbb2 f2f8 	udiv	r2, r2, r8
  4017d2:	4639      	mov	r1, r7
  4017d4:	4630      	mov	r0, r6
  4017d6:	4b15      	ldr	r3, [pc, #84]	; (40182c <TC_init+0x98>)
  4017d8:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
  NVIC_SetPriority(ID_TC, 4);
  4017da:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4017dc:	2b00      	cmp	r3, #0
  4017de:	db17      	blt.n	401810 <TC_init+0x7c>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017e0:	4a13      	ldr	r2, [pc, #76]	; (401830 <TC_init+0x9c>)
  4017e2:	2180      	movs	r1, #128	; 0x80
  4017e4:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017e6:	095b      	lsrs	r3, r3, #5
  4017e8:	f004 041f 	and.w	r4, r4, #31
  4017ec:	2201      	movs	r2, #1
  4017ee:	fa02 f404 	lsl.w	r4, r2, r4
  4017f2:	4a10      	ldr	r2, [pc, #64]	; (401834 <TC_init+0xa0>)
  4017f4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4017f8:	2210      	movs	r2, #16
  4017fa:	4639      	mov	r1, r7
  4017fc:	4630      	mov	r0, r6
  4017fe:	4b0e      	ldr	r3, [pc, #56]	; (401838 <TC_init+0xa4>)
  401800:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  401802:	4639      	mov	r1, r7
  401804:	4630      	mov	r0, r6
  401806:	4b0d      	ldr	r3, [pc, #52]	; (40183c <TC_init+0xa8>)
  401808:	4798      	blx	r3
	
}
  40180a:	b005      	add	sp, #20
  40180c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401810:	f004 010f 	and.w	r1, r4, #15
  401814:	4a0a      	ldr	r2, [pc, #40]	; (401840 <TC_init+0xac>)
  401816:	440a      	add	r2, r1
  401818:	2180      	movs	r1, #128	; 0x80
  40181a:	7611      	strb	r1, [r2, #24]
  40181c:	e7e3      	b.n	4017e6 <TC_init+0x52>
  40181e:	bf00      	nop
  401820:	00400fb9 	.word	0x00400fb9
  401824:	11e1a300 	.word	0x11e1a300
  401828:	004003bb 	.word	0x004003bb
  40182c:	004003dd 	.word	0x004003dd
  401830:	e000e400 	.word	0xe000e400
  401834:	e000e100 	.word	0xe000e100
  401838:	004003e5 	.word	0x004003e5
  40183c:	004003d5 	.word	0x004003d5
  401840:	e000ecfc 	.word	0xe000ecfc
  401844:	004003f5 	.word	0x004003f5

00401848 <RTT_Handler>:
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN | RTT_MR_RTTINCIEN);
}


void RTT_Handler(void)
{
  401848:	b508      	push	{r3, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  40184a:	480b      	ldr	r0, [pc, #44]	; (401878 <RTT_Handler+0x30>)
  40184c:	4b0b      	ldr	r3, [pc, #44]	; (40187c <RTT_Handler+0x34>)
  40184e:	4798      	blx	r3

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  401850:	f010 0f02 	tst.w	r0, #2
  401854:	d003      	beq.n	40185e <RTT_Handler+0x16>
		//f_rtt_alarme = false;
		// BLINK Led
		count += 1;
  401856:	4a0a      	ldr	r2, [pc, #40]	; (401880 <RTT_Handler+0x38>)
  401858:	6813      	ldr	r3, [r2, #0]
  40185a:	3301      	adds	r3, #1
  40185c:	6013      	str	r3, [r2, #0]
		
		
	}

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  40185e:	f010 0f01 	tst.w	r0, #1
  401862:	d008      	beq.n	401876 <RTT_Handler+0x2e>
		// pin_toggle(LED_PIO, LED_IDX_MASK);    // BLINK Led
		f_rtt_alarme = true;					 // flag RTT alarme
  401864:	2201      	movs	r2, #1
  401866:	4b07      	ldr	r3, [pc, #28]	; (401884 <RTT_Handler+0x3c>)
  401868:	701a      	strb	r2, [r3, #0]
		authorize = !authorize;
  40186a:	4a07      	ldr	r2, [pc, #28]	; (401888 <RTT_Handler+0x40>)
  40186c:	7813      	ldrb	r3, [r2, #0]
  40186e:	fab3 f383 	clz	r3, r3
  401872:	095b      	lsrs	r3, r3, #5
  401874:	7013      	strb	r3, [r2, #0]
  401876:	bd08      	pop	{r3, pc}
  401878:	400e1830 	.word	0x400e1830
  40187c:	00400229 	.word	0x00400229
  401880:	204006f0 	.word	0x204006f0
  401884:	204006f4 	.word	0x204006f4
  401888:	204006ec 	.word	0x204006ec

0040188c <enable>:
		
	}
}


void enable(){
  40188c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40188e:	b083      	sub	sp, #12
	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT_PIO_ID);
  401890:	2010      	movs	r0, #16
  401892:	4c2c      	ldr	r4, [pc, #176]	; (401944 <enable+0xb8>)
  401894:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT_2_PIO_ID);
  401896:	200c      	movs	r0, #12
  401898:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT_3_PIO_ID);
  40189a:	200a      	movs	r0, #10
  40189c:	47a0      	blx	r4


	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	pio_configure(BUT_PIO, PIO_INPUT, BUT_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40189e:	4c2a      	ldr	r4, [pc, #168]	; (401948 <enable+0xbc>)
  4018a0:	2309      	movs	r3, #9
  4018a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018a6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018aa:	4620      	mov	r0, r4
  4018ac:	4f27      	ldr	r7, [pc, #156]	; (40194c <enable+0xc0>)
  4018ae:	47b8      	blx	r7
	pio_configure(BUT_2_PIO, PIO_INPUT, BUT_2_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4018b0:	4e27      	ldr	r6, [pc, #156]	; (401950 <enable+0xc4>)
  4018b2:	2309      	movs	r3, #9
  4018b4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4018b8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018bc:	4630      	mov	r0, r6
  4018be:	47b8      	blx	r7
	pio_configure(BUT_3_PIO, PIO_INPUT, BUT_3_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4018c0:	4d24      	ldr	r5, [pc, #144]	; (401954 <enable+0xc8>)
  4018c2:	2309      	movs	r3, #9
  4018c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4018c8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018cc:	4628      	mov	r0, r5
  4018ce:	47b8      	blx	r7

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_IDX_MASK, PIO_IT_RISE_EDGE, but_1_callback);
  4018d0:	4b21      	ldr	r3, [pc, #132]	; (401958 <enable+0xcc>)
  4018d2:	9300      	str	r3, [sp, #0]
  4018d4:	2370      	movs	r3, #112	; 0x70
  4018d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018da:	2110      	movs	r1, #16
  4018dc:	4620      	mov	r0, r4
  4018de:	4f1f      	ldr	r7, [pc, #124]	; (40195c <enable+0xd0>)
  4018e0:	47b8      	blx	r7
	pio_handler_set(BUT_2_PIO, BUT_2_PIO_ID, BUT_2_IDX_MASK, PIO_IT_RISE_EDGE, but_2_callback);
  4018e2:	4b1f      	ldr	r3, [pc, #124]	; (401960 <enable+0xd4>)
  4018e4:	9300      	str	r3, [sp, #0]
  4018e6:	2370      	movs	r3, #112	; 0x70
  4018e8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4018ec:	210c      	movs	r1, #12
  4018ee:	4630      	mov	r0, r6
  4018f0:	47b8      	blx	r7
	pio_handler_set(BUT_3_PIO, BUT_3_PIO_ID, BUT_3_IDX_MASK, PIO_IT_RISE_EDGE, but_3_callback);
  4018f2:	4b1c      	ldr	r3, [pc, #112]	; (401964 <enable+0xd8>)
  4018f4:	9300      	str	r3, [sp, #0]
  4018f6:	2370      	movs	r3, #112	; 0x70
  4018f8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4018fc:	210a      	movs	r1, #10
  4018fe:	4628      	mov	r0, r5
  401900:	47b8      	blx	r7



	// Ativa interrupo
	pio_enable_interrupt(BUT_PIO, BUT_IDX_MASK);
  401902:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401906:	4620      	mov	r0, r4
  401908:	4c17      	ldr	r4, [pc, #92]	; (401968 <enable+0xdc>)
  40190a:	47a0      	blx	r4
	pio_enable_interrupt(BUT_2_PIO, BUT_2_IDX_MASK);
  40190c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401910:	4630      	mov	r0, r6
  401912:	47a0      	blx	r4
	pio_enable_interrupt(BUT_3_PIO, BUT_3_IDX_MASK);
  401914:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401918:	4628      	mov	r0, r5
  40191a:	47a0      	blx	r4
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40191c:	4b13      	ldr	r3, [pc, #76]	; (40196c <enable+0xe0>)
  40191e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401922:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401924:	2280      	movs	r2, #128	; 0x80
  401926:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40192a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40192e:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401930:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401934:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401938:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40193a:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_EnableIRQ(BUT_2_PIO_ID);
	NVIC_SetPriority(BUT_2_PIO_ID, 4);
	
	NVIC_EnableIRQ(BUT_3_PIO_ID);
	NVIC_SetPriority(BUT_3_PIO_ID, 4);
}
  40193e:	b003      	add	sp, #12
  401940:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401942:	bf00      	nop
  401944:	00400fb9 	.word	0x00400fb9
  401948:	400e1400 	.word	0x400e1400
  40194c:	00400ca5 	.word	0x00400ca5
  401950:	400e1200 	.word	0x400e1200
  401954:	400e0e00 	.word	0x400e0e00
  401958:	00401535 	.word	0x00401535
  40195c:	00400dc5 	.word	0x00400dc5
  401960:	00401549 	.word	0x00401549
  401964:	0040155d 	.word	0x0040155d
  401968:	00400d67 	.word	0x00400d67
  40196c:	e000e100 	.word	0xe000e100

00401970 <TC1_Handler>:

void TC1_Handler(void){
  401970:	b500      	push	{lr}
  401972:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401974:	2101      	movs	r1, #1
  401976:	4807      	ldr	r0, [pc, #28]	; (401994 <TC1_Handler+0x24>)
  401978:	4b07      	ldr	r3, [pc, #28]	; (401998 <TC1_Handler+0x28>)
  40197a:	4798      	blx	r3
  40197c:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40197e:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc1 = 1;
  401980:	2301      	movs	r3, #1
  401982:	4a06      	ldr	r2, [pc, #24]	; (40199c <TC1_Handler+0x2c>)
  401984:	7013      	strb	r3, [r2, #0]
	flag_tc2 = 1;
  401986:	4a06      	ldr	r2, [pc, #24]	; (4019a0 <TC1_Handler+0x30>)
  401988:	7013      	strb	r3, [r2, #0]
	flag_tc3 = 1;
  40198a:	4a06      	ldr	r2, [pc, #24]	; (4019a4 <TC1_Handler+0x34>)
  40198c:	7013      	strb	r3, [r2, #0]
}
  40198e:	b003      	add	sp, #12
  401990:	f85d fb04 	ldr.w	pc, [sp], #4
  401994:	4000c000 	.word	0x4000c000
  401998:	004003ed 	.word	0x004003ed
  40199c:	204006f5 	.word	0x204006f5
  4019a0:	204006f6 	.word	0x204006f6
  4019a4:	204006f7 	.word	0x204006f7

004019a8 <TC6_Handler>:

void TC6_Handler(void){
  4019a8:	b500      	push	{lr}
  4019aa:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC2, 0);
  4019ac:	2100      	movs	r1, #0
  4019ae:	4805      	ldr	r0, [pc, #20]	; (4019c4 <TC6_Handler+0x1c>)
  4019b0:	4b05      	ldr	r3, [pc, #20]	; (4019c8 <TC6_Handler+0x20>)
  4019b2:	4798      	blx	r3
  4019b4:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4019b6:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc2 = 1;
  4019b8:	2201      	movs	r2, #1
  4019ba:	4b04      	ldr	r3, [pc, #16]	; (4019cc <TC6_Handler+0x24>)
  4019bc:	701a      	strb	r2, [r3, #0]
	
}
  4019be:	b003      	add	sp, #12
  4019c0:	f85d fb04 	ldr.w	pc, [sp], #4
  4019c4:	40014000 	.word	0x40014000
  4019c8:	004003ed 	.word	0x004003ed
  4019cc:	204006f6 	.word	0x204006f6

004019d0 <TC3_Handler>:

void TC3_Handler(void){
  4019d0:	b500      	push	{lr}
  4019d2:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC1, 0);
  4019d4:	2100      	movs	r1, #0
  4019d6:	4805      	ldr	r0, [pc, #20]	; (4019ec <TC3_Handler+0x1c>)
  4019d8:	4b05      	ldr	r3, [pc, #20]	; (4019f0 <TC3_Handler+0x20>)
  4019da:	4798      	blx	r3
  4019dc:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4019de:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc3 = 1;
  4019e0:	2201      	movs	r2, #1
  4019e2:	4b04      	ldr	r3, [pc, #16]	; (4019f4 <TC3_Handler+0x24>)
  4019e4:	701a      	strb	r2, [r3, #0]
}
  4019e6:	b003      	add	sp, #12
  4019e8:	f85d fb04 	ldr.w	pc, [sp], #4
  4019ec:	40010000 	.word	0x40010000
  4019f0:	004003ed 	.word	0x004003ed
  4019f4:	204006f7 	.word	0x204006f7

004019f8 <main>:



int main (void)
{
  4019f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	board_init();
  4019fc:	4b5e      	ldr	r3, [pc, #376]	; (401b78 <main+0x180>)
  4019fe:	4798      	blx	r3
	sysclk_init();
  401a00:	4b5e      	ldr	r3, [pc, #376]	; (401b7c <main+0x184>)
  401a02:	4798      	blx	r3
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  401a04:	4b5e      	ldr	r3, [pc, #376]	; (401b80 <main+0x188>)
  401a06:	4798      	blx	r3
	
	TC_init(TC0, ID_TC1, 1, 4);
  401a08:	2304      	movs	r3, #4
  401a0a:	2201      	movs	r2, #1
  401a0c:	2118      	movs	r1, #24
  401a0e:	485d      	ldr	r0, [pc, #372]	; (401b84 <main+0x18c>)
  401a10:	4c5d      	ldr	r4, [pc, #372]	; (401b88 <main+0x190>)
  401a12:	47a0      	blx	r4
	TC_init(TC1, ID_TC3, 0, 4);
  401a14:	2304      	movs	r3, #4
  401a16:	2200      	movs	r2, #0
  401a18:	211a      	movs	r1, #26
  401a1a:	485c      	ldr	r0, [pc, #368]	; (401b8c <main+0x194>)
  401a1c:	47a0      	blx	r4
	TC_init(TC2, ID_TC6, 0, 4);
  401a1e:	2304      	movs	r3, #4
  401a20:	2200      	movs	r2, #0
  401a22:	212f      	movs	r1, #47	; 0x2f
  401a24:	485a      	ldr	r0, [pc, #360]	; (401b90 <main+0x198>)
  401a26:	47a0      	blx	r4
	
	enable();
  401a28:	4b5a      	ldr	r3, [pc, #360]	; (401b94 <main+0x19c>)
  401a2a:	4798      	blx	r3
	
	LED_1_init(1);
  401a2c:	2001      	movs	r0, #1
  401a2e:	4b5a      	ldr	r3, [pc, #360]	; (401b98 <main+0x1a0>)
  401a30:	4798      	blx	r3
	LED_2_init(1);
  401a32:	2001      	movs	r0, #1
  401a34:	4b59      	ldr	r3, [pc, #356]	; (401b9c <main+0x1a4>)
  401a36:	4798      	blx	r3
	LED_3_init(1);
  401a38:	2001      	movs	r0, #1
  401a3a:	4b59      	ldr	r3, [pc, #356]	; (401ba0 <main+0x1a8>)
  401a3c:	4798      	blx	r3
	
	f_rtt_alarme = true;
  401a3e:	2201      	movs	r2, #1
  401a40:	4b58      	ldr	r3, [pc, #352]	; (401ba4 <main+0x1ac>)
  401a42:	701a      	strb	r2, [r3, #0]
  //gfx_mono_draw_string("mundo", 50,16, &sysfont);

  /* Insert application code here, after the board has been initialized. */
	while(1) {
		
		if(flag_tc1){
  401a44:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 401c0c <main+0x214>
	rtt_sel_source(RTT, false);
  401a48:	4d57      	ldr	r5, [pc, #348]	; (401ba8 <main+0x1b0>)
			RTT_init(pllPreScale, irqRTTvalue);
			
			f_rtt_alarme = false;
		}
		
		if(count == 4){
  401a4a:	4c58      	ldr	r4, [pc, #352]	; (401bac <main+0x1b4>)
  401a4c:	e01f      	b.n	401a8e <main+0x96>
					pisca_led(1, 200);
  401a4e:	21c8      	movs	r1, #200	; 0xc8
  401a50:	2001      	movs	r0, #1
  401a52:	4b57      	ldr	r3, [pc, #348]	; (401bb0 <main+0x1b8>)
  401a54:	4798      	blx	r3
  401a56:	e024      	b.n	401aa2 <main+0xaa>
					pisca_led_2(1, 10);	
  401a58:	210a      	movs	r1, #10
  401a5a:	2001      	movs	r0, #1
  401a5c:	4b55      	ldr	r3, [pc, #340]	; (401bb4 <main+0x1bc>)
  401a5e:	4798      	blx	r3
  401a60:	e029      	b.n	401ab6 <main+0xbe>
		if(f_rtt_alarme){
  401a62:	4b50      	ldr	r3, [pc, #320]	; (401ba4 <main+0x1ac>)
  401a64:	781b      	ldrb	r3, [r3, #0]
  401a66:	2b00      	cmp	r3, #0
  401a68:	d137      	bne.n	401ada <main+0xe2>
		if(count == 4){
  401a6a:	6823      	ldr	r3, [r4, #0]
  401a6c:	2b04      	cmp	r3, #4
  401a6e:	d05e      	beq.n	401b2e <main+0x136>
			gfx_mono_draw_string("*", 16,16, &sysfont);
		}
		if(count == 8){
  401a70:	6823      	ldr	r3, [r4, #0]
  401a72:	2b08      	cmp	r3, #8
  401a74:	d062      	beq.n	401b3c <main+0x144>
			gfx_mono_draw_string("**", 16,16, &sysfont);
			
		}
		if(count == 12){
  401a76:	6823      	ldr	r3, [r4, #0]
  401a78:	2b0c      	cmp	r3, #12
  401a7a:	d066      	beq.n	401b4a <main+0x152>
			gfx_mono_draw_string("***", 16,16, &sysfont);
			
		}
		if(count == 16){
  401a7c:	6823      	ldr	r3, [r4, #0]
  401a7e:	2b10      	cmp	r3, #16
  401a80:	d06a      	beq.n	401b58 <main+0x160>
			gfx_mono_draw_string("****", 16,16, &sysfont);
			
		}
		if(count == 20){			
  401a82:	6823      	ldr	r3, [r4, #0]
  401a84:	2b14      	cmp	r3, #20
  401a86:	d06e      	beq.n	401b66 <main+0x16e>
		
		//gfx_mono_ssd1306_init();
		
		
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401a88:	2002      	movs	r0, #2
  401a8a:	4b4b      	ldr	r3, [pc, #300]	; (401bb8 <main+0x1c0>)
  401a8c:	4798      	blx	r3
		if(flag_tc1){
  401a8e:	f898 3000 	ldrb.w	r3, [r8]
  401a92:	b133      	cbz	r3, 401aa2 <main+0xaa>
			if(but_1_flag){
  401a94:	4b49      	ldr	r3, [pc, #292]	; (401bbc <main+0x1c4>)
  401a96:	781b      	ldrb	r3, [r3, #0]
  401a98:	b11b      	cbz	r3, 401aa2 <main+0xaa>
				if(authorize){
  401a9a:	4b49      	ldr	r3, [pc, #292]	; (401bc0 <main+0x1c8>)
  401a9c:	781b      	ldrb	r3, [r3, #0]
  401a9e:	2b00      	cmp	r3, #0
  401aa0:	d1d5      	bne.n	401a4e <main+0x56>
		if(flag_tc2){
  401aa2:	4b48      	ldr	r3, [pc, #288]	; (401bc4 <main+0x1cc>)
  401aa4:	781b      	ldrb	r3, [r3, #0]
  401aa6:	b133      	cbz	r3, 401ab6 <main+0xbe>
			if(but_2_flag){
  401aa8:	4b47      	ldr	r3, [pc, #284]	; (401bc8 <main+0x1d0>)
  401aaa:	781b      	ldrb	r3, [r3, #0]
  401aac:	b11b      	cbz	r3, 401ab6 <main+0xbe>
				if(authorize){
  401aae:	4b44      	ldr	r3, [pc, #272]	; (401bc0 <main+0x1c8>)
  401ab0:	781b      	ldrb	r3, [r3, #0]
  401ab2:	2b00      	cmp	r3, #0
  401ab4:	d1d0      	bne.n	401a58 <main+0x60>
		if(flag_tc3){
  401ab6:	4b45      	ldr	r3, [pc, #276]	; (401bcc <main+0x1d4>)
  401ab8:	781b      	ldrb	r3, [r3, #0]
  401aba:	2b00      	cmp	r3, #0
  401abc:	d0d1      	beq.n	401a62 <main+0x6a>
			if(but_3_flag){
  401abe:	4b44      	ldr	r3, [pc, #272]	; (401bd0 <main+0x1d8>)
  401ac0:	781b      	ldrb	r3, [r3, #0]
  401ac2:	2b00      	cmp	r3, #0
  401ac4:	d0cd      	beq.n	401a62 <main+0x6a>
				if(authorize){
  401ac6:	4b3e      	ldr	r3, [pc, #248]	; (401bc0 <main+0x1c8>)
  401ac8:	781b      	ldrb	r3, [r3, #0]
  401aca:	2b00      	cmp	r3, #0
  401acc:	d0c9      	beq.n	401a62 <main+0x6a>
					pisca_led_3(1, 1000);
  401ace:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401ad2:	2001      	movs	r0, #1
  401ad4:	4b3f      	ldr	r3, [pc, #252]	; (401bd4 <main+0x1dc>)
  401ad6:	4798      	blx	r3
  401ad8:	e7c3      	b.n	401a62 <main+0x6a>
	rtt_sel_source(RTT, false);
  401ada:	2100      	movs	r1, #0
  401adc:	4628      	mov	r0, r5
  401ade:	4b3e      	ldr	r3, [pc, #248]	; (401bd8 <main+0x1e0>)
  401ae0:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  401ae2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401ae6:	4628      	mov	r0, r5
  401ae8:	4b3c      	ldr	r3, [pc, #240]	; (401bdc <main+0x1e4>)
  401aea:	4798      	blx	r3
	ul_previous_time = rtt_read_timer_value(RTT);
  401aec:	4628      	mov	r0, r5
  401aee:	4b3c      	ldr	r3, [pc, #240]	; (401be0 <main+0x1e8>)
  401af0:	4798      	blx	r3
  401af2:	4606      	mov	r6, r0
	while (ul_previous_time == rtt_read_timer_value(RTT));
  401af4:	4f3a      	ldr	r7, [pc, #232]	; (401be0 <main+0x1e8>)
  401af6:	4628      	mov	r0, r5
  401af8:	47b8      	blx	r7
  401afa:	4286      	cmp	r6, r0
  401afc:	d0fb      	beq.n	401af6 <main+0xfe>
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401afe:	f106 0114 	add.w	r1, r6, #20
  401b02:	4628      	mov	r0, r5
  401b04:	4b37      	ldr	r3, [pc, #220]	; (401be4 <main+0x1ec>)
  401b06:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401b08:	4b37      	ldr	r3, [pc, #220]	; (401be8 <main+0x1f0>)
  401b0a:	2208      	movs	r2, #8
  401b0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401b10:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401b14:	2180      	movs	r1, #128	; 0x80
  401b16:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b1a:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN | RTT_MR_RTTINCIEN);
  401b1c:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  401b20:	4628      	mov	r0, r5
  401b22:	4b32      	ldr	r3, [pc, #200]	; (401bec <main+0x1f4>)
  401b24:	4798      	blx	r3
			f_rtt_alarme = false;
  401b26:	2200      	movs	r2, #0
  401b28:	4b1e      	ldr	r3, [pc, #120]	; (401ba4 <main+0x1ac>)
  401b2a:	701a      	strb	r2, [r3, #0]
  401b2c:	e79d      	b.n	401a6a <main+0x72>
			gfx_mono_draw_string("*", 16,16, &sysfont);
  401b2e:	4b30      	ldr	r3, [pc, #192]	; (401bf0 <main+0x1f8>)
  401b30:	2210      	movs	r2, #16
  401b32:	4611      	mov	r1, r2
  401b34:	482f      	ldr	r0, [pc, #188]	; (401bf4 <main+0x1fc>)
  401b36:	4e30      	ldr	r6, [pc, #192]	; (401bf8 <main+0x200>)
  401b38:	47b0      	blx	r6
  401b3a:	e799      	b.n	401a70 <main+0x78>
			gfx_mono_draw_string("**", 16,16, &sysfont);
  401b3c:	4b2c      	ldr	r3, [pc, #176]	; (401bf0 <main+0x1f8>)
  401b3e:	2210      	movs	r2, #16
  401b40:	4611      	mov	r1, r2
  401b42:	482e      	ldr	r0, [pc, #184]	; (401bfc <main+0x204>)
  401b44:	4e2c      	ldr	r6, [pc, #176]	; (401bf8 <main+0x200>)
  401b46:	47b0      	blx	r6
  401b48:	e795      	b.n	401a76 <main+0x7e>
			gfx_mono_draw_string("***", 16,16, &sysfont);
  401b4a:	4b29      	ldr	r3, [pc, #164]	; (401bf0 <main+0x1f8>)
  401b4c:	2210      	movs	r2, #16
  401b4e:	4611      	mov	r1, r2
  401b50:	482b      	ldr	r0, [pc, #172]	; (401c00 <main+0x208>)
  401b52:	4e29      	ldr	r6, [pc, #164]	; (401bf8 <main+0x200>)
  401b54:	47b0      	blx	r6
  401b56:	e791      	b.n	401a7c <main+0x84>
			gfx_mono_draw_string("****", 16,16, &sysfont);
  401b58:	4b25      	ldr	r3, [pc, #148]	; (401bf0 <main+0x1f8>)
  401b5a:	2210      	movs	r2, #16
  401b5c:	4611      	mov	r1, r2
  401b5e:	4829      	ldr	r0, [pc, #164]	; (401c04 <main+0x20c>)
  401b60:	4e25      	ldr	r6, [pc, #148]	; (401bf8 <main+0x200>)
  401b62:	47b0      	blx	r6
  401b64:	e78d      	b.n	401a82 <main+0x8a>
			gfx_mono_draw_string("    ", 16,16, &sysfont);	
  401b66:	4b22      	ldr	r3, [pc, #136]	; (401bf0 <main+0x1f8>)
  401b68:	2210      	movs	r2, #16
  401b6a:	4611      	mov	r1, r2
  401b6c:	4826      	ldr	r0, [pc, #152]	; (401c08 <main+0x210>)
  401b6e:	4e22      	ldr	r6, [pc, #136]	; (401bf8 <main+0x200>)
  401b70:	47b0      	blx	r6
			count = 0;
  401b72:	2300      	movs	r3, #0
  401b74:	6023      	str	r3, [r4, #0]
  401b76:	e787      	b.n	401a88 <main+0x90>
  401b78:	00400a6d 	.word	0x00400a6d
  401b7c:	004009fd 	.word	0x004009fd
  401b80:	004006dd 	.word	0x004006dd
  401b84:	4000c000 	.word	0x4000c000
  401b88:	00401795 	.word	0x00401795
  401b8c:	40010000 	.word	0x40010000
  401b90:	40014000 	.word	0x40014000
  401b94:	0040188d 	.word	0x0040188d
  401b98:	00401711 	.word	0x00401711
  401b9c:	0040173d 	.word	0x0040173d
  401ba0:	00401769 	.word	0x00401769
  401ba4:	204006f4 	.word	0x204006f4
  401ba8:	400e1830 	.word	0x400e1830
  401bac:	204006f0 	.word	0x204006f0
  401bb0:	00401571 	.word	0x00401571
  401bb4:	004015f9 	.word	0x004015f9
  401bb8:	0040105d 	.word	0x0040105d
  401bbc:	204006ed 	.word	0x204006ed
  401bc0:	204006ec 	.word	0x204006ec
  401bc4:	204006f6 	.word	0x204006f6
  401bc8:	204006ee 	.word	0x204006ee
  401bcc:	204006f7 	.word	0x204006f7
  401bd0:	204006ef 	.word	0x204006ef
  401bd4:	00401689 	.word	0x00401689
  401bd8:	004001c1 	.word	0x004001c1
  401bdc:	004001ad 	.word	0x004001ad
  401be0:	00400215 	.word	0x00400215
  401be4:	0040022d 	.word	0x0040022d
  401be8:	e000e100 	.word	0xe000e100
  401bec:	004001ed 	.word	0x004001ed
  401bf0:	2040000c 	.word	0x2040000c
  401bf4:	00402ad8 	.word	0x00402ad8
  401bf8:	00400645 	.word	0x00400645
  401bfc:	00402adc 	.word	0x00402adc
  401c00:	00402ae0 	.word	0x00402ae0
  401c04:	00402ae4 	.word	0x00402ae4
  401c08:	00402aec 	.word	0x00402aec
  401c0c:	204006f5 	.word	0x204006f5

00401c10 <__aeabi_uldivmod>:
  401c10:	b953      	cbnz	r3, 401c28 <__aeabi_uldivmod+0x18>
  401c12:	b94a      	cbnz	r2, 401c28 <__aeabi_uldivmod+0x18>
  401c14:	2900      	cmp	r1, #0
  401c16:	bf08      	it	eq
  401c18:	2800      	cmpeq	r0, #0
  401c1a:	bf1c      	itt	ne
  401c1c:	f04f 31ff 	movne.w	r1, #4294967295
  401c20:	f04f 30ff 	movne.w	r0, #4294967295
  401c24:	f000 b97a 	b.w	401f1c <__aeabi_idiv0>
  401c28:	f1ad 0c08 	sub.w	ip, sp, #8
  401c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401c30:	f000 f806 	bl	401c40 <__udivmoddi4>
  401c34:	f8dd e004 	ldr.w	lr, [sp, #4]
  401c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401c3c:	b004      	add	sp, #16
  401c3e:	4770      	bx	lr

00401c40 <__udivmoddi4>:
  401c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401c44:	468c      	mov	ip, r1
  401c46:	460d      	mov	r5, r1
  401c48:	4604      	mov	r4, r0
  401c4a:	9e08      	ldr	r6, [sp, #32]
  401c4c:	2b00      	cmp	r3, #0
  401c4e:	d151      	bne.n	401cf4 <__udivmoddi4+0xb4>
  401c50:	428a      	cmp	r2, r1
  401c52:	4617      	mov	r7, r2
  401c54:	d96d      	bls.n	401d32 <__udivmoddi4+0xf2>
  401c56:	fab2 fe82 	clz	lr, r2
  401c5a:	f1be 0f00 	cmp.w	lr, #0
  401c5e:	d00b      	beq.n	401c78 <__udivmoddi4+0x38>
  401c60:	f1ce 0c20 	rsb	ip, lr, #32
  401c64:	fa01 f50e 	lsl.w	r5, r1, lr
  401c68:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c6c:	fa02 f70e 	lsl.w	r7, r2, lr
  401c70:	ea4c 0c05 	orr.w	ip, ip, r5
  401c74:	fa00 f40e 	lsl.w	r4, r0, lr
  401c78:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401c7c:	0c25      	lsrs	r5, r4, #16
  401c7e:	fbbc f8fa 	udiv	r8, ip, sl
  401c82:	fa1f f987 	uxth.w	r9, r7
  401c86:	fb0a cc18 	mls	ip, sl, r8, ip
  401c8a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401c8e:	fb08 f309 	mul.w	r3, r8, r9
  401c92:	42ab      	cmp	r3, r5
  401c94:	d90a      	bls.n	401cac <__udivmoddi4+0x6c>
  401c96:	19ed      	adds	r5, r5, r7
  401c98:	f108 32ff 	add.w	r2, r8, #4294967295
  401c9c:	f080 8123 	bcs.w	401ee6 <__udivmoddi4+0x2a6>
  401ca0:	42ab      	cmp	r3, r5
  401ca2:	f240 8120 	bls.w	401ee6 <__udivmoddi4+0x2a6>
  401ca6:	f1a8 0802 	sub.w	r8, r8, #2
  401caa:	443d      	add	r5, r7
  401cac:	1aed      	subs	r5, r5, r3
  401cae:	b2a4      	uxth	r4, r4
  401cb0:	fbb5 f0fa 	udiv	r0, r5, sl
  401cb4:	fb0a 5510 	mls	r5, sl, r0, r5
  401cb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401cbc:	fb00 f909 	mul.w	r9, r0, r9
  401cc0:	45a1      	cmp	r9, r4
  401cc2:	d909      	bls.n	401cd8 <__udivmoddi4+0x98>
  401cc4:	19e4      	adds	r4, r4, r7
  401cc6:	f100 33ff 	add.w	r3, r0, #4294967295
  401cca:	f080 810a 	bcs.w	401ee2 <__udivmoddi4+0x2a2>
  401cce:	45a1      	cmp	r9, r4
  401cd0:	f240 8107 	bls.w	401ee2 <__udivmoddi4+0x2a2>
  401cd4:	3802      	subs	r0, #2
  401cd6:	443c      	add	r4, r7
  401cd8:	eba4 0409 	sub.w	r4, r4, r9
  401cdc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401ce0:	2100      	movs	r1, #0
  401ce2:	2e00      	cmp	r6, #0
  401ce4:	d061      	beq.n	401daa <__udivmoddi4+0x16a>
  401ce6:	fa24 f40e 	lsr.w	r4, r4, lr
  401cea:	2300      	movs	r3, #0
  401cec:	6034      	str	r4, [r6, #0]
  401cee:	6073      	str	r3, [r6, #4]
  401cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cf4:	428b      	cmp	r3, r1
  401cf6:	d907      	bls.n	401d08 <__udivmoddi4+0xc8>
  401cf8:	2e00      	cmp	r6, #0
  401cfa:	d054      	beq.n	401da6 <__udivmoddi4+0x166>
  401cfc:	2100      	movs	r1, #0
  401cfe:	e886 0021 	stmia.w	r6, {r0, r5}
  401d02:	4608      	mov	r0, r1
  401d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d08:	fab3 f183 	clz	r1, r3
  401d0c:	2900      	cmp	r1, #0
  401d0e:	f040 808e 	bne.w	401e2e <__udivmoddi4+0x1ee>
  401d12:	42ab      	cmp	r3, r5
  401d14:	d302      	bcc.n	401d1c <__udivmoddi4+0xdc>
  401d16:	4282      	cmp	r2, r0
  401d18:	f200 80fa 	bhi.w	401f10 <__udivmoddi4+0x2d0>
  401d1c:	1a84      	subs	r4, r0, r2
  401d1e:	eb65 0503 	sbc.w	r5, r5, r3
  401d22:	2001      	movs	r0, #1
  401d24:	46ac      	mov	ip, r5
  401d26:	2e00      	cmp	r6, #0
  401d28:	d03f      	beq.n	401daa <__udivmoddi4+0x16a>
  401d2a:	e886 1010 	stmia.w	r6, {r4, ip}
  401d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d32:	b912      	cbnz	r2, 401d3a <__udivmoddi4+0xfa>
  401d34:	2701      	movs	r7, #1
  401d36:	fbb7 f7f2 	udiv	r7, r7, r2
  401d3a:	fab7 fe87 	clz	lr, r7
  401d3e:	f1be 0f00 	cmp.w	lr, #0
  401d42:	d134      	bne.n	401dae <__udivmoddi4+0x16e>
  401d44:	1beb      	subs	r3, r5, r7
  401d46:	0c3a      	lsrs	r2, r7, #16
  401d48:	fa1f fc87 	uxth.w	ip, r7
  401d4c:	2101      	movs	r1, #1
  401d4e:	fbb3 f8f2 	udiv	r8, r3, r2
  401d52:	0c25      	lsrs	r5, r4, #16
  401d54:	fb02 3318 	mls	r3, r2, r8, r3
  401d58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d5c:	fb0c f308 	mul.w	r3, ip, r8
  401d60:	42ab      	cmp	r3, r5
  401d62:	d907      	bls.n	401d74 <__udivmoddi4+0x134>
  401d64:	19ed      	adds	r5, r5, r7
  401d66:	f108 30ff 	add.w	r0, r8, #4294967295
  401d6a:	d202      	bcs.n	401d72 <__udivmoddi4+0x132>
  401d6c:	42ab      	cmp	r3, r5
  401d6e:	f200 80d1 	bhi.w	401f14 <__udivmoddi4+0x2d4>
  401d72:	4680      	mov	r8, r0
  401d74:	1aed      	subs	r5, r5, r3
  401d76:	b2a3      	uxth	r3, r4
  401d78:	fbb5 f0f2 	udiv	r0, r5, r2
  401d7c:	fb02 5510 	mls	r5, r2, r0, r5
  401d80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401d84:	fb0c fc00 	mul.w	ip, ip, r0
  401d88:	45a4      	cmp	ip, r4
  401d8a:	d907      	bls.n	401d9c <__udivmoddi4+0x15c>
  401d8c:	19e4      	adds	r4, r4, r7
  401d8e:	f100 33ff 	add.w	r3, r0, #4294967295
  401d92:	d202      	bcs.n	401d9a <__udivmoddi4+0x15a>
  401d94:	45a4      	cmp	ip, r4
  401d96:	f200 80b8 	bhi.w	401f0a <__udivmoddi4+0x2ca>
  401d9a:	4618      	mov	r0, r3
  401d9c:	eba4 040c 	sub.w	r4, r4, ip
  401da0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401da4:	e79d      	b.n	401ce2 <__udivmoddi4+0xa2>
  401da6:	4631      	mov	r1, r6
  401da8:	4630      	mov	r0, r6
  401daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401dae:	f1ce 0420 	rsb	r4, lr, #32
  401db2:	fa05 f30e 	lsl.w	r3, r5, lr
  401db6:	fa07 f70e 	lsl.w	r7, r7, lr
  401dba:	fa20 f804 	lsr.w	r8, r0, r4
  401dbe:	0c3a      	lsrs	r2, r7, #16
  401dc0:	fa25 f404 	lsr.w	r4, r5, r4
  401dc4:	ea48 0803 	orr.w	r8, r8, r3
  401dc8:	fbb4 f1f2 	udiv	r1, r4, r2
  401dcc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401dd0:	fb02 4411 	mls	r4, r2, r1, r4
  401dd4:	fa1f fc87 	uxth.w	ip, r7
  401dd8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401ddc:	fb01 f30c 	mul.w	r3, r1, ip
  401de0:	42ab      	cmp	r3, r5
  401de2:	fa00 f40e 	lsl.w	r4, r0, lr
  401de6:	d909      	bls.n	401dfc <__udivmoddi4+0x1bc>
  401de8:	19ed      	adds	r5, r5, r7
  401dea:	f101 30ff 	add.w	r0, r1, #4294967295
  401dee:	f080 808a 	bcs.w	401f06 <__udivmoddi4+0x2c6>
  401df2:	42ab      	cmp	r3, r5
  401df4:	f240 8087 	bls.w	401f06 <__udivmoddi4+0x2c6>
  401df8:	3902      	subs	r1, #2
  401dfa:	443d      	add	r5, r7
  401dfc:	1aeb      	subs	r3, r5, r3
  401dfe:	fa1f f588 	uxth.w	r5, r8
  401e02:	fbb3 f0f2 	udiv	r0, r3, r2
  401e06:	fb02 3310 	mls	r3, r2, r0, r3
  401e0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401e0e:	fb00 f30c 	mul.w	r3, r0, ip
  401e12:	42ab      	cmp	r3, r5
  401e14:	d907      	bls.n	401e26 <__udivmoddi4+0x1e6>
  401e16:	19ed      	adds	r5, r5, r7
  401e18:	f100 38ff 	add.w	r8, r0, #4294967295
  401e1c:	d26f      	bcs.n	401efe <__udivmoddi4+0x2be>
  401e1e:	42ab      	cmp	r3, r5
  401e20:	d96d      	bls.n	401efe <__udivmoddi4+0x2be>
  401e22:	3802      	subs	r0, #2
  401e24:	443d      	add	r5, r7
  401e26:	1aeb      	subs	r3, r5, r3
  401e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401e2c:	e78f      	b.n	401d4e <__udivmoddi4+0x10e>
  401e2e:	f1c1 0720 	rsb	r7, r1, #32
  401e32:	fa22 f807 	lsr.w	r8, r2, r7
  401e36:	408b      	lsls	r3, r1
  401e38:	fa05 f401 	lsl.w	r4, r5, r1
  401e3c:	ea48 0303 	orr.w	r3, r8, r3
  401e40:	fa20 fe07 	lsr.w	lr, r0, r7
  401e44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401e48:	40fd      	lsrs	r5, r7
  401e4a:	ea4e 0e04 	orr.w	lr, lr, r4
  401e4e:	fbb5 f9fc 	udiv	r9, r5, ip
  401e52:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401e56:	fb0c 5519 	mls	r5, ip, r9, r5
  401e5a:	fa1f f883 	uxth.w	r8, r3
  401e5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401e62:	fb09 f408 	mul.w	r4, r9, r8
  401e66:	42ac      	cmp	r4, r5
  401e68:	fa02 f201 	lsl.w	r2, r2, r1
  401e6c:	fa00 fa01 	lsl.w	sl, r0, r1
  401e70:	d908      	bls.n	401e84 <__udivmoddi4+0x244>
  401e72:	18ed      	adds	r5, r5, r3
  401e74:	f109 30ff 	add.w	r0, r9, #4294967295
  401e78:	d243      	bcs.n	401f02 <__udivmoddi4+0x2c2>
  401e7a:	42ac      	cmp	r4, r5
  401e7c:	d941      	bls.n	401f02 <__udivmoddi4+0x2c2>
  401e7e:	f1a9 0902 	sub.w	r9, r9, #2
  401e82:	441d      	add	r5, r3
  401e84:	1b2d      	subs	r5, r5, r4
  401e86:	fa1f fe8e 	uxth.w	lr, lr
  401e8a:	fbb5 f0fc 	udiv	r0, r5, ip
  401e8e:	fb0c 5510 	mls	r5, ip, r0, r5
  401e92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401e96:	fb00 f808 	mul.w	r8, r0, r8
  401e9a:	45a0      	cmp	r8, r4
  401e9c:	d907      	bls.n	401eae <__udivmoddi4+0x26e>
  401e9e:	18e4      	adds	r4, r4, r3
  401ea0:	f100 35ff 	add.w	r5, r0, #4294967295
  401ea4:	d229      	bcs.n	401efa <__udivmoddi4+0x2ba>
  401ea6:	45a0      	cmp	r8, r4
  401ea8:	d927      	bls.n	401efa <__udivmoddi4+0x2ba>
  401eaa:	3802      	subs	r0, #2
  401eac:	441c      	add	r4, r3
  401eae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401eb2:	eba4 0408 	sub.w	r4, r4, r8
  401eb6:	fba0 8902 	umull	r8, r9, r0, r2
  401eba:	454c      	cmp	r4, r9
  401ebc:	46c6      	mov	lr, r8
  401ebe:	464d      	mov	r5, r9
  401ec0:	d315      	bcc.n	401eee <__udivmoddi4+0x2ae>
  401ec2:	d012      	beq.n	401eea <__udivmoddi4+0x2aa>
  401ec4:	b156      	cbz	r6, 401edc <__udivmoddi4+0x29c>
  401ec6:	ebba 030e 	subs.w	r3, sl, lr
  401eca:	eb64 0405 	sbc.w	r4, r4, r5
  401ece:	fa04 f707 	lsl.w	r7, r4, r7
  401ed2:	40cb      	lsrs	r3, r1
  401ed4:	431f      	orrs	r7, r3
  401ed6:	40cc      	lsrs	r4, r1
  401ed8:	6037      	str	r7, [r6, #0]
  401eda:	6074      	str	r4, [r6, #4]
  401edc:	2100      	movs	r1, #0
  401ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ee2:	4618      	mov	r0, r3
  401ee4:	e6f8      	b.n	401cd8 <__udivmoddi4+0x98>
  401ee6:	4690      	mov	r8, r2
  401ee8:	e6e0      	b.n	401cac <__udivmoddi4+0x6c>
  401eea:	45c2      	cmp	sl, r8
  401eec:	d2ea      	bcs.n	401ec4 <__udivmoddi4+0x284>
  401eee:	ebb8 0e02 	subs.w	lr, r8, r2
  401ef2:	eb69 0503 	sbc.w	r5, r9, r3
  401ef6:	3801      	subs	r0, #1
  401ef8:	e7e4      	b.n	401ec4 <__udivmoddi4+0x284>
  401efa:	4628      	mov	r0, r5
  401efc:	e7d7      	b.n	401eae <__udivmoddi4+0x26e>
  401efe:	4640      	mov	r0, r8
  401f00:	e791      	b.n	401e26 <__udivmoddi4+0x1e6>
  401f02:	4681      	mov	r9, r0
  401f04:	e7be      	b.n	401e84 <__udivmoddi4+0x244>
  401f06:	4601      	mov	r1, r0
  401f08:	e778      	b.n	401dfc <__udivmoddi4+0x1bc>
  401f0a:	3802      	subs	r0, #2
  401f0c:	443c      	add	r4, r7
  401f0e:	e745      	b.n	401d9c <__udivmoddi4+0x15c>
  401f10:	4608      	mov	r0, r1
  401f12:	e708      	b.n	401d26 <__udivmoddi4+0xe6>
  401f14:	f1a8 0802 	sub.w	r8, r8, #2
  401f18:	443d      	add	r5, r7
  401f1a:	e72b      	b.n	401d74 <__udivmoddi4+0x134>

00401f1c <__aeabi_idiv0>:
  401f1c:	4770      	bx	lr
  401f1e:	bf00      	nop

00401f20 <__libc_init_array>:
  401f20:	b570      	push	{r4, r5, r6, lr}
  401f22:	4e0f      	ldr	r6, [pc, #60]	; (401f60 <__libc_init_array+0x40>)
  401f24:	4d0f      	ldr	r5, [pc, #60]	; (401f64 <__libc_init_array+0x44>)
  401f26:	1b76      	subs	r6, r6, r5
  401f28:	10b6      	asrs	r6, r6, #2
  401f2a:	bf18      	it	ne
  401f2c:	2400      	movne	r4, #0
  401f2e:	d005      	beq.n	401f3c <__libc_init_array+0x1c>
  401f30:	3401      	adds	r4, #1
  401f32:	f855 3b04 	ldr.w	r3, [r5], #4
  401f36:	4798      	blx	r3
  401f38:	42a6      	cmp	r6, r4
  401f3a:	d1f9      	bne.n	401f30 <__libc_init_array+0x10>
  401f3c:	4e0a      	ldr	r6, [pc, #40]	; (401f68 <__libc_init_array+0x48>)
  401f3e:	4d0b      	ldr	r5, [pc, #44]	; (401f6c <__libc_init_array+0x4c>)
  401f40:	1b76      	subs	r6, r6, r5
  401f42:	f000 fdd9 	bl	402af8 <_init>
  401f46:	10b6      	asrs	r6, r6, #2
  401f48:	bf18      	it	ne
  401f4a:	2400      	movne	r4, #0
  401f4c:	d006      	beq.n	401f5c <__libc_init_array+0x3c>
  401f4e:	3401      	adds	r4, #1
  401f50:	f855 3b04 	ldr.w	r3, [r5], #4
  401f54:	4798      	blx	r3
  401f56:	42a6      	cmp	r6, r4
  401f58:	d1f9      	bne.n	401f4e <__libc_init_array+0x2e>
  401f5a:	bd70      	pop	{r4, r5, r6, pc}
  401f5c:	bd70      	pop	{r4, r5, r6, pc}
  401f5e:	bf00      	nop
  401f60:	00402b04 	.word	0x00402b04
  401f64:	00402b04 	.word	0x00402b04
  401f68:	00402b0c 	.word	0x00402b0c
  401f6c:	00402b04 	.word	0x00402b04

00401f70 <register_fini>:
  401f70:	4b02      	ldr	r3, [pc, #8]	; (401f7c <register_fini+0xc>)
  401f72:	b113      	cbz	r3, 401f7a <register_fini+0xa>
  401f74:	4802      	ldr	r0, [pc, #8]	; (401f80 <register_fini+0x10>)
  401f76:	f000 b805 	b.w	401f84 <atexit>
  401f7a:	4770      	bx	lr
  401f7c:	00000000 	.word	0x00000000
  401f80:	00401f91 	.word	0x00401f91

00401f84 <atexit>:
  401f84:	2300      	movs	r3, #0
  401f86:	4601      	mov	r1, r0
  401f88:	461a      	mov	r2, r3
  401f8a:	4618      	mov	r0, r3
  401f8c:	f000 b81e 	b.w	401fcc <__register_exitproc>

00401f90 <__libc_fini_array>:
  401f90:	b538      	push	{r3, r4, r5, lr}
  401f92:	4c0a      	ldr	r4, [pc, #40]	; (401fbc <__libc_fini_array+0x2c>)
  401f94:	4d0a      	ldr	r5, [pc, #40]	; (401fc0 <__libc_fini_array+0x30>)
  401f96:	1b64      	subs	r4, r4, r5
  401f98:	10a4      	asrs	r4, r4, #2
  401f9a:	d00a      	beq.n	401fb2 <__libc_fini_array+0x22>
  401f9c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401fa0:	3b01      	subs	r3, #1
  401fa2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401fa6:	3c01      	subs	r4, #1
  401fa8:	f855 3904 	ldr.w	r3, [r5], #-4
  401fac:	4798      	blx	r3
  401fae:	2c00      	cmp	r4, #0
  401fb0:	d1f9      	bne.n	401fa6 <__libc_fini_array+0x16>
  401fb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401fb6:	f000 bda9 	b.w	402b0c <_fini>
  401fba:	bf00      	nop
  401fbc:	00402b1c 	.word	0x00402b1c
  401fc0:	00402b18 	.word	0x00402b18

00401fc4 <__retarget_lock_acquire_recursive>:
  401fc4:	4770      	bx	lr
  401fc6:	bf00      	nop

00401fc8 <__retarget_lock_release_recursive>:
  401fc8:	4770      	bx	lr
  401fca:	bf00      	nop

00401fcc <__register_exitproc>:
  401fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401fd0:	4d2c      	ldr	r5, [pc, #176]	; (402084 <__register_exitproc+0xb8>)
  401fd2:	4606      	mov	r6, r0
  401fd4:	6828      	ldr	r0, [r5, #0]
  401fd6:	4698      	mov	r8, r3
  401fd8:	460f      	mov	r7, r1
  401fda:	4691      	mov	r9, r2
  401fdc:	f7ff fff2 	bl	401fc4 <__retarget_lock_acquire_recursive>
  401fe0:	4b29      	ldr	r3, [pc, #164]	; (402088 <__register_exitproc+0xbc>)
  401fe2:	681c      	ldr	r4, [r3, #0]
  401fe4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401fe8:	2b00      	cmp	r3, #0
  401fea:	d03e      	beq.n	40206a <__register_exitproc+0x9e>
  401fec:	685a      	ldr	r2, [r3, #4]
  401fee:	2a1f      	cmp	r2, #31
  401ff0:	dc1c      	bgt.n	40202c <__register_exitproc+0x60>
  401ff2:	f102 0e01 	add.w	lr, r2, #1
  401ff6:	b176      	cbz	r6, 402016 <__register_exitproc+0x4a>
  401ff8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401ffc:	2401      	movs	r4, #1
  401ffe:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402002:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402006:	4094      	lsls	r4, r2
  402008:	4320      	orrs	r0, r4
  40200a:	2e02      	cmp	r6, #2
  40200c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402010:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402014:	d023      	beq.n	40205e <__register_exitproc+0x92>
  402016:	3202      	adds	r2, #2
  402018:	f8c3 e004 	str.w	lr, [r3, #4]
  40201c:	6828      	ldr	r0, [r5, #0]
  40201e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402022:	f7ff ffd1 	bl	401fc8 <__retarget_lock_release_recursive>
  402026:	2000      	movs	r0, #0
  402028:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40202c:	4b17      	ldr	r3, [pc, #92]	; (40208c <__register_exitproc+0xc0>)
  40202e:	b30b      	cbz	r3, 402074 <__register_exitproc+0xa8>
  402030:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402034:	f3af 8000 	nop.w
  402038:	4603      	mov	r3, r0
  40203a:	b1d8      	cbz	r0, 402074 <__register_exitproc+0xa8>
  40203c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402040:	6002      	str	r2, [r0, #0]
  402042:	2100      	movs	r1, #0
  402044:	6041      	str	r1, [r0, #4]
  402046:	460a      	mov	r2, r1
  402048:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40204c:	f04f 0e01 	mov.w	lr, #1
  402050:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402054:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402058:	2e00      	cmp	r6, #0
  40205a:	d0dc      	beq.n	402016 <__register_exitproc+0x4a>
  40205c:	e7cc      	b.n	401ff8 <__register_exitproc+0x2c>
  40205e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402062:	430c      	orrs	r4, r1
  402064:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402068:	e7d5      	b.n	402016 <__register_exitproc+0x4a>
  40206a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40206e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402072:	e7bb      	b.n	401fec <__register_exitproc+0x20>
  402074:	6828      	ldr	r0, [r5, #0]
  402076:	f7ff ffa7 	bl	401fc8 <__retarget_lock_release_recursive>
  40207a:	f04f 30ff 	mov.w	r0, #4294967295
  40207e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402082:	bf00      	nop
  402084:	20400448 	.word	0x20400448
  402088:	00402af4 	.word	0x00402af4
  40208c:	00000000 	.word	0x00000000

00402090 <sysfont_glyphs>:
	...
  4020b0:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  4020c0:	00000030 00000000 00000000 006c006c     0...........l.l.
  4020d0:	006c006c 00000000 00000000 00000000     l.l.............
	...
  4020e8:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  4020f8:	00000028 00000000 00000000 003c0010     (.............<.
  402108:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  402120:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  402130:	00000088 00000000 00000000 00900060     ............`...
  402140:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  402158:	00100010 00000010 00000000 00000000     ................
	...
  402174:	00100008 00200020 00200020 00200020     .... . . . . . .
  402184:	00080010 00000000 00000000 00100020     ............ ...
  402194:	00080008 00080008 00080008 00200010     .............. .
  4021a4:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  4021cc:	00100010 00fe0010 00100010 00000010     ................
	...
  4021f4:	00300010 00000020 00000000 00000000     ..0. ...........
  402204:	00000000 007c0000 00000000 00000000     ......|.........
	...
  402228:	00300000 00000030 00000000 00000000     ..0.0...........
  402238:	00080000 00100008 00200010 00400020     .......... . .@.
  402248:	00000040 00000000 00000000 00780000     @.............x.
  402258:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  402270:	00100000 00500030 00100010 00100010     ....0.P.........
  402280:	0000007c 00000000 00000000 00700000     |.............p.
  402290:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  4022a8:	00700000 00080088 00080030 00880008     ..p.....0.......
  4022b8:	00000070 00000000 00000000 00080000     p...............
  4022c8:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  4022e0:	00780000 00800080 000800f0 00080008     ..x.............
  4022f0:	000000f0 00000000 00000000 00300000     ..............0.
  402300:	00800040 008800f0 00880088 00000070     @...........p...
	...
  402318:	00f80000 00100008 00200010 00400020     .......... . .@.
  402328:	00000040 00000000 00000000 00700000     @.............p.
  402338:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  402350:	00700000 00880088 00780088 00100008     ..p.......x.....
  402360:	00000060 00000000 00000000 00000000     `...............
  402370:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  40238c:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  40239c:	00000040 00000000 00000000 00100008     @...............
  4023ac:	00400020 00100020 00000008 00000000      .@. ...........
	...
  4023c8:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  4023e0:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  4023f8:	00300000 00080048 00200010 00000000     ..0.H..... .....
  402408:	00000020 00000000 00000000 00000000      ...............
  402418:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  402430:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  402440:	00000044 00000000 00000000 00f80000     D...............
  402450:	00840084 008400f8 00840084 000000f8     ................
	...
  402468:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  402478:	0000003c 00000000 00000000 00f00000     <...............
  402488:	00840088 00840084 00880084 000000f0     ................
	...
  4024a0:	00f80000 00800080 008000f0 00800080     ................
  4024b0:	000000f8 00000000 00000000 00f80000     ................
  4024c0:	00800080 008000f8 00800080 00000080     ................
	...
  4024d8:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  4024e8:	00000038 00000000 00000000 00880000     8...............
  4024f8:	00880088 008800f8 00880088 00000088     ................
	...
  402510:	00f80000 00200020 00200020 00200020     .... . . . . . .
  402520:	000000f8 00000000 00000000 00f80000     ................
  402530:	00080008 00080008 00080008 000000f0     ................
	...
  402548:	00840000 00900088 00d000a0 00840088     ................
  402558:	00000084 00000000 00000000 00800000     ................
  402568:	00800080 00800080 00800080 000000fc     ................
	...
  402580:	00840000 00cc00cc 00b400b4 00840084     ................
  402590:	00000084 00000000 00000000 00840000     ................
  4025a0:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  4025b8:	00780000 00840084 00840084 00840084     ..x.............
  4025c8:	00000078 00000000 00000000 00f80000     x...............
  4025d8:	00840084 00f80084 00800080 00000080     ................
	...
  4025f0:	00780000 00840084 00840084 00840084     ..x.............
  402600:	00200078 00000018 00000000 00f80000     x. .............
  402610:	00840084 00f80084 00840088 00000084     ................
	...
  402628:	007c0000 00800080 00180060 00040004     ..|.....`.......
  402638:	000000f8 00000000 00000000 00f80000     ................
  402648:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  402660:	00840000 00840084 00840084 00840084     ................
  402670:	00000078 00000000 00000000 00840000     x...............
  402680:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  402698:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  4026a8:	00000050 00000000 00000000 00880000     P...............
  4026b8:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  4026d0:	00880000 00880088 00500050 00200020     ........P.P. . .
  4026e0:	00000020 00000000 00000000 00fc0000      ...............
  4026f0:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  402708:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  402718:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  402728:	00200020 00100020 00100010 00080008      . . ...........
	...
  402740:	00080038 00080008 00080008 00080008     8...............
  402750:	00080008 00000038 00000000 00280010     ....8.........(.
  402760:	00000044 00000000 00000000 00000000     D...............
	...
  402788:	00000038 00000000 00000000 00200000     8............. .
  402798:	00000010 00000000 00000000 00000000     ................
	...
  4027b4:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  4027cc:	00800080 00f80080 00840084 00840084     ................
  4027dc:	000000f8 00000000 00000000 00000000     ................
  4027ec:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  402804:	00040004 007c0004 00840084 008c0084     ......|.........
  402814:	00000074 00000000 00000000 00000000     t...............
  402824:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  40283c:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  40284c:	000000fc 00000000 00000000 00000000     ................
  40285c:	007c0000 00840084 00840084 0004007c     ..|.........|...
  40286c:	00000078 00000000 00800080 00b80080     x...............
  40287c:	008400c4 00840084 00000084 00000000     ................
  40288c:	00000000 00100000 00700000 00100010     ..........p.....
  40289c:	00100010 0000007c 00000000 00000000     ....|...........
  4028ac:	00080000 00780000 00080008 00080008     ......x.........
  4028bc:	00080008 00700008 00000000 00800080     ......p.........
  4028cc:	00880080 00a00090 008800d0 00000088     ................
	...
  4028e4:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  4028f4:	000000f8 00000000 00000000 00000000     ................
  402904:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  402920:	00b80000 008400c4 00840084 00000084     ................
	...
  40293c:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  402958:	00b80000 008400c4 00840084 008000f8     ................
  402968:	00000080 00000000 00000000 007c0000     ..............|.
  402978:	00840084 00840084 0004007c 00000004     ........|.......
	...
  402990:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  4029ac:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  4029c8:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  4029e4:	00880000 00880088 00880088 0000007c     ............|...
	...
  402a00:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  402a1c:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  402a38:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  402a54:	00840000 00480084 00300048 00200010     ......H.H.0... .
  402a64:	00000040 00000000 00000000 00f80000     @...............
  402a74:	00100008 00400020 000000f8 00000000     .... .@.........
  402a84:	00000000 00200010 00100020 00200020     ...... . ... . .
  402a94:	00200010 00100020 00000000 00000000     .. . ...........
  402aa4:	00100010 00100010 00000000 00100010     ................
  402ab4:	00100010 00000000 00000000 00100020     ............ ...
  402ac4:	00200010 00100010 00100020 00200010     .. ..... ..... .
  402ad4:	00000000 0000002a 00002a2a 002a2a2a     ....*...**..***.
  402ae4:	2a2a2a2a 00000000 20202020 00000000     ****....    ....

00402af4 <_global_impure_ptr>:
  402af4:	20400020                                 .@ 

00402af8 <_init>:
  402af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402afa:	bf00      	nop
  402afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402afe:	bc08      	pop	{r3}
  402b00:	469e      	mov	lr, r3
  402b02:	4770      	bx	lr

00402b04 <__init_array_start>:
  402b04:	00401f71 	.word	0x00401f71

00402b08 <__frame_dummy_init_array_entry>:
  402b08:	00400165                                e.@.

00402b0c <_fini>:
  402b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b0e:	bf00      	nop
  402b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402b12:	bc08      	pop	{r3}
  402b14:	469e      	mov	lr, r3
  402b16:	4770      	bx	lr

00402b18 <__fini_array_start>:
  402b18:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 2090 0040 0e0a 7d20               ..... @... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__atexit_recursive_mutex>:
20400448:	06f8 2040                                   ..@ 
