Analysis & Synthesis report for ArchivoRegistros
Wed May 10 20:49:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RAM_8bit:RAM|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated
 15. Parameter Settings for User Entity Instance: ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component
 16. Parameter Settings for User Entity Instance: RAM_8bit:RAM|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5
 18. altsyncram Parameter Settings by Entity Instance
 19. lpm_mult Parameter Settings by Entity Instance
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 10 20:49:57 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ArchivoRegistros                            ;
; Top-level Entity Name              ; MiQRObio                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 899                                         ;
;     Total combinational functions  ; 859                                         ;
;     Dedicated logic registers      ; 168                                         ;
; Total registers                    ; 168                                         ;
; Total pins                         ; 198                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; MiQRObio           ; ArchivoRegistros   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+---------+
; ArchivoRegistros.tdf             ; yes             ; User AHDL File                     ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf       ;         ;
; RegUnivEn.tdf                    ; yes             ; User AHDL File                     ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RegUnivEn.tdf              ;         ;
; RegLoad.tdf                      ; yes             ; User AHDL File                     ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RegLoad.tdf                ;         ;
; MiQRObio.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/MiQRObio.bdf               ;         ;
; RAM_8bit.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RAM_8bit.vhd               ;         ;
; ALU_final.tdf                    ; yes             ; User AHDL File                     ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ALU_final.tdf              ;         ;
; Division.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Division.vhd               ;         ;
; Divi.tdf                         ; yes             ; User AHDL File                     ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Divi.tdf                   ;         ;
; RegLoad_17bits.tdf               ; yes             ; User AHDL File                     ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RegLoad_17bits.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc               ;         ;
; db/lpm_divide_sap.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/lpm_divide_sap.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_8fe.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/alt_u_div_8fe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/add_sub_u3c.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_1jo3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/altsyncram_1jo3.tdf     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_0ls.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/mult_0ls.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 899         ;
;                                             ;             ;
; Total combinational functions               ; 859         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 478         ;
;     -- 3 input functions                    ; 238         ;
;     -- <=2 input functions                  ; 143         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 678         ;
;     -- arithmetic mode                      ; 181         ;
;                                             ;             ;
; Total registers                             ; 168         ;
;     -- Dedicated logic registers            ; 168         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 198         ;
; Total memory bits                           ; 2048        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; Reloj~input ;
; Maximum fan-out                             ; 176         ;
; Total fan-out                               ; 3934        ;
; Average fan-out                             ; 2.75        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |MiQRObio                                          ; 859 (0)             ; 168 (0)                   ; 2048        ; 0          ; 1            ; 1       ; 0         ; 198  ; 0            ; 0          ; |MiQRObio                                                                                                                                                                                                    ; MiQRObio            ; work         ;
;    |ArchivoRegistros:inst|                         ; 859 (118)           ; 168 (0)                   ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst                                                                                                                                                                              ; ArchivoRegistros    ; work         ;
;       |ALU_final:ALU|                              ; 219 (149)           ; 7 (7)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU                                                                                                                                                                ; ALU_final           ; work         ;
;          |Divi:Division|                           ; 70 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division                                                                                                                                                  ; Divi                ; work         ;
;             |Division:D|                           ; 70 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D                                                                                                                                       ; Division            ; work         ;
;                |lpm_divide:LPM_DIVIDE_component|   ; 70 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component                                                                                                       ; lpm_divide          ; work         ;
;                   |lpm_divide_sap:auto_generated|  ; 70 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated                                                                         ; lpm_divide_sap      ; work         ;
;                      |sign_div_unsign_fkh:divider| ; 70 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                         |alt_u_div_8fe:divider|    ; 70 (69)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe       ; work         ;
;                            |add_sub_u3c:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c         ; work         ;
;          |lpm_mult:op_5|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5                                                                                                                                                  ; lpm_mult            ; work         ;
;             |mult_0ls:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5|mult_0ls:auto_generated                                                                                                                          ; mult_0ls            ; work         ;
;       |RegLoad:BP|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:BP                                                                                                                                                                   ; RegLoad             ; work         ;
;       |RegLoad:DST|                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:DST                                                                                                                                                                  ; RegLoad             ; work         ;
;       |RegLoad:IR|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:IR                                                                                                                                                                   ; RegLoad             ; work         ;
;       |RegLoad:MAR|                                ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:MAR                                                                                                                                                                  ; RegLoad             ; work         ;
;       |RegLoad:MDR|                                ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:MDR                                                                                                                                                                  ; RegLoad             ; work         ;
;       |RegLoad:SRC|                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:SRC                                                                                                                                                                  ; RegLoad             ; work         ;
;       |RegLoad:alu_res|                            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:alu_res                                                                                                                                                              ; RegLoad             ; work         ;
;       |RegLoad:alu_x|                              ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:alu_x                                                                                                                                                                ; RegLoad             ; work         ;
;       |RegLoad:alu_y|                              ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad:alu_y                                                                                                                                                                ; RegLoad             ; work         ;
;       |RegLoad_17bits:alu_r|                       ; 1 (1)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegLoad_17bits:alu_r                                                                                                                                                         ; RegLoad_17bits      ; work         ;
;       |RegUnivEn:Ax|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:Ax                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:Bx|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:Bx                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:Cx|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:Cx                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:DI|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:DI                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:Dx|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:Dx                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:Ex|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:Ex                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:PC|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:PC                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:SI|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:SI                                                                                                                                                                 ; RegUnivEn           ; work         ;
;       |RegUnivEn:SP|                               ; 55 (55)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|ArchivoRegistros:inst|RegUnivEn:SP                                                                                                                                                                 ; RegUnivEn           ; work         ;
;    |RAM_8bit:RAM|                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|RAM_8bit:RAM                                                                                                                                                                                       ; RAM_8bit            ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|RAM_8bit:RAM|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram          ; work         ;
;          |altsyncram_1jo3:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MiQRObio|RAM_8bit:RAM|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated                                                                                                                        ; altsyncram_1jo3     ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; RAM_8bit:RAM|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+
; Altera ; LPM_DIVIDE   ; 18.1    ; N/A          ; N/A          ; |MiQRObio|ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D ; Division.vhd    ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |MiQRObio|RAM_8bit:RAM                                                 ; RAM_8bit.vhd    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; ArchivoRegistros:inst|ALU_final:ALU|Flags[1] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1        ;                                        ;
+----------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 168   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MiQRObio|ArchivoRegistros:inst|RegLoad:MAR|R[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MiQRObio|ArchivoRegistros:inst|RegLoad:MDR|R[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM_8bit:RAM|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Signed Integer                                                                                  ;
; LPM_WIDTHD             ; 8              ; Signed Integer                                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_sap ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_8bit:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_1jo3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5 ;
+------------------------------------------------+----------+----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                   ;
+------------------------------------------------+----------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 8        ; Untyped                                ;
; LPM_WIDTHB                                     ; 8        ; Untyped                                ;
; LPM_WIDTHP                                     ; 16       ; Untyped                                ;
; LPM_WIDTHR                                     ; 16       ; Untyped                                ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                ;
; LATENCY                                        ; 0        ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                ;
; USE_EAB                                        ; OFF      ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                ;
+------------------------------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; RAM_8bit:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 1                                                 ;
; Entity Instance                       ; ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5 ;
;     -- LPM_WIDTHA                     ; 8                                                 ;
;     -- LPM_WIDTHB                     ; 8                                                 ;
;     -- LPM_WIDTHP                     ; 16                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 198                         ;
; cycloneiii_ff         ; 168                         ;
;     CLR               ; 97                          ;
;     CLR SCLR SLD      ; 7                           ;
;     ENA CLR           ; 64                          ;
; cycloneiii_lcell_comb ; 861                         ;
;     arith             ; 181                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 72                          ;
;     normal            ; 680                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 166                         ;
;         4 data inputs ; 478                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 20.40                       ;
; Average LUT depth     ; 7.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 10 20:49:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArchivoRegistros -c ArchivoRegistros
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram/ram.bdf
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file alu.tdf
    Info (12023): Found entity 1: ALU File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ALU.tdf Line: 1
Warning (287004): Group name "Salida" is missing brackets ([ ]) File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 89
Warning (287004): Group name "Salida" is missing brackets ([ ]) File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 89
Warning (287004): Group name "Dato" is missing brackets ([ ]) File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 112
Warning (287004): Group name "Result" is missing brackets ([ ]) File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 112
Warning (287004): Group name "Dato" is missing brackets ([ ]) File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 116
Warning (287004): Group name "Remain" is missing brackets ([ ]) File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file archivoregistros.tdf
    Info (12023): Found entity 1: ArchivoRegistros File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file reguniven.tdf
    Info (12023): Found entity 1: RegUnivEn File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RegUnivEn.tdf Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regload.tdf
    Info (12023): Found entity 1: RegLoad File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RegLoad.tdf Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file miqrobio.bdf
    Info (12023): Found entity 1: MiQRObio
Info (12021): Found 2 design units, including 1 entities, in source file ram_8bit.vhd
    Info (12022): Found design unit 1: ram_8bit-SYN File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RAM_8bit.vhd Line: 54
    Info (12023): Found entity 1: RAM_8bit File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RAM_8bit.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file alu_final.tdf
    Info (12023): Found entity 1: ALU_final File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ALU_final.tdf Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file division.vhd
    Info (12022): Found design unit 1: division-SYN File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Division.vhd Line: 53
    Info (12023): Found entity 1: Division File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Division.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file divi.tdf
    Info (12023): Found entity 1: Divi File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Divi.tdf Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file regload_17bits.tdf
    Info (12023): Found entity 1: RegLoad_17bits File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RegLoad_17bits.tdf Line: 1
Info (12127): Elaborating entity "MiQRObio" for the top level hierarchy
Info (12128): Elaborating entity "ArchivoRegistros" for hierarchy "ArchivoRegistros:inst"
Info (12128): Elaborating entity "ALU_final" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 28
Info (12128): Elaborating entity "Divi" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ALU_final.tdf Line: 12
Info (12128): Elaborating entity "Division" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Divi.tdf Line: 18
Info (12128): Elaborating entity "lpm_divide" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Division.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Division.vhd Line: 81
Info (12133): Instantiated megafunction "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/Division.vhd Line: 81
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "8"
    Info (12134): Parameter "lpm_widthn" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sap.tdf
    Info (12023): Found entity 1: lpm_divide_sap File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/lpm_divide_sap.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_sap" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/sign_div_unsign_fkh.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_fkh" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/lpm_divide_sap.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf
    Info (12023): Found entity 1: alt_u_div_8fe File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/alt_u_div_8fe.tdf Line: 26
Info (12128): Elaborating entity "alt_u_div_8fe" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/sign_div_unsign_fkh.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/add_sub_t3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/alt_u_div_8fe.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/add_sub_u3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "ArchivoRegistros:inst|ALU_final:ALU|Divi:Division|Division:D|lpm_divide:LPM_DIVIDE_component|lpm_divide_sap:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/alt_u_div_8fe.tdf Line: 35
Info (12128): Elaborating entity "RegUnivEn" for hierarchy "ArchivoRegistros:inst|RegUnivEn:Ax" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 36
Info (12128): Elaborating entity "RegLoad" for hierarchy "ArchivoRegistros:inst|RegLoad:alu_x" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 43
Info (12128): Elaborating entity "RegLoad_17bits" for hierarchy "ArchivoRegistros:inst|RegLoad_17bits:alu_r" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 45
Info (12128): Elaborating entity "RegLoad" for hierarchy "ArchivoRegistros:inst|RegLoad:alu_res" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/ArchivoRegistros.tdf Line: 46
Info (12128): Elaborating entity "RAM_8bit" for hierarchy "RAM_8bit:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_8bit:RAM|altsyncram:altsyncram_component" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RAM_8bit.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RAM_8bit:RAM|altsyncram:altsyncram_component" File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RAM_8bit.vhd Line: 61
Info (12133): Instantiated megafunction "RAM_8bit:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/RAM_8bit.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jo3.tdf
    Info (12023): Found entity 1: altsyncram_1jo3 File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/altsyncram_1jo3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1jo3" for hierarchy "RAM_8bit:RAM|altsyncram:altsyncram_component|altsyncram_1jo3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ArchivoRegistros:inst|ALU_final:ALU|op_5"
Info (12130): Elaborated megafunction instantiation "ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5"
Info (12133): Instantiated megafunction "ArchivoRegistros:inst|ALU_final:ALU|lpm_mult:op_5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf
    Info (12023): Found entity 1: mult_0ls File: C:/Proyectos/SISTEMAS EMBEBIDOS/PROYECTO_FINAL/Embebidos/db/mult_0ls.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Flags[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1138 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 167 output pins
    Info (21061): Implemented 931 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Wed May 10 20:49:57 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:39


