 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 17:28:20 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_REG_FILE/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][3]/CK (SDFFRX1M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][3]/QN (SDFFRX1M)              0.52       0.52 r
  U0_REG_FILE/regArr_reg[1][4]/SI (SDFFRX1M)              0.00       0.52 r
  data arrival time                                                  0.52

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[1][4]/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_REG_FILE/regArr_reg[1][2]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][2]/CK (SDFFRX1M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][2]/QN (SDFFRX1M)              0.52       0.52 r
  U0_REG_FILE/regArr_reg[1][3]/SI (SDFFRX1M)              0.00       0.52 r
  data arrival time                                                  0.52

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[1][3]/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_REG_FILE/regArr_reg[2][2]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[2][2]/CK (SDFFRX1M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[2][2]/QN (SDFFRX1M)              0.52       0.52 r
  U0_REG_FILE/regArr_reg[2][3]/SI (SDFFRX1M)              0.00       0.52 r
  data arrival time                                                  0.52

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_REG_FILE/regArr_reg[2][3]/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_SYS_CTRL/stored_addr_reg[0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/stored_addr_reg[0]/CK (SDFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/stored_addr_reg[0]/Q (SDFFRX1M)             0.65       0.65 r
  U0_SYS_CTRL/stored_addr_reg[1]/SI (SDFFRX1M)            0.00       0.65 r
  data arrival time                                                  0.65

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/stored_addr_reg[1]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_SYS_CTRL/stored_addr_reg[1]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[2]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/stored_addr_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/stored_addr_reg[1]/Q (SDFFRX1M)             0.65       0.65 r
  U0_SYS_CTRL/stored_addr_reg[2]/SI (SDFFRX1M)            0.00       0.65 r
  data arrival time                                                  0.65

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/stored_addr_reg[2]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_SYS_CTRL/stored_addr_reg[2]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_SYS_CTRL/stored_addr_reg[3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/stored_addr_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/stored_addr_reg[2]/Q (SDFFRX1M)             0.65       0.65 r
  U0_SYS_CTRL/stored_addr_reg[3]/SI (SDFFRX1M)            0.00       0.65 r
  data arrival time                                                  0.65

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/stored_addr_reg[3]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: RST_SYNC_1/flops_reg[0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: RST_SYNC_1/flops_reg[1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_1/flops_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RST_SYNC_1/flops_reg[0]/Q (SDFFRQX2M)                   0.64       0.64 f
  RST_SYNC_1/flops_reg[1]/D (SDFFRQX2M)                   0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/flops_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: RST_SYNC_2/flops_reg[0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: RST_SYNC_2/flops_reg[1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/flops_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RST_SYNC_2/flops_reg[0]/Q (SDFFRQX2M)                   0.64       0.64 f
  RST_SYNC_2/flops_reg[1]/D (SDFFRQX2M)                   0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/flops_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[3][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[1][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[0][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[3][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_WR/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][0]/Q (SDFFRQX2M)      0.64       0.64 f
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][1]/D (SDFFRQX2M)      0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_WR/sync_reg_reg[2][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U0_DATA_SYNC/flops_reg[0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: U0_DATA_SYNC/flops_reg[1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_DATA_SYNC/flops_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  U0_DATA_SYNC/flops_reg[0]/Q (SDFFRQX2M)                 0.64       0.64 f
  U0_DATA_SYNC/flops_reg[1]/D (SDFFRQX2M)                 0.00       0.64 f
  data arrival time                                                  0.64

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_DATA_SYNC/flops_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][0]/Q (SDFFRQX2M)      0.69       0.69 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]/SI (SDFFRQX2M)     0.00       0.69 r
  data arrival time                                                  0.69

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[2][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][0]/Q (SDFFRQX2M)      0.69       0.69 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]/SI (SDFFRQX2M)     0.00       0.69 r
  data arrival time                                                  0.69

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[1][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by DFT_CLK)
  Endpoint: FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]/CK (SDFFRQX2M)     0.00       0.00 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][0]/Q (SDFFRQX2M)      0.69       0.69 r
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]/SI (SDFFRQX2M)     0.00       0.69 r
  data arrival time                                                  0.69

  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/U_DF_SYNC_RD/sync_reg_reg[0][1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_TX/U_SERIALIZER/data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[7]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[7]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/test_so (Serializer_test_1)          0.00       0.52 r
  U0_TX/U_MUX/test_si (MUX_test_1)                        0.00       0.52 r
  U0_TX/U_MUX/TX_OUT_reg/SI (SDFFRQX2M)                   0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_MUX/TX_OUT_reg/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_TX/U_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_FSM/current_state_reg[1]/CK (SDFFRX1M)          0.00       0.00 r
  U0_TX/U_FSM/current_state_reg[1]/QN (SDFFRX1M)          0.52       0.52 r
  U0_TX/U_FSM/current_state_reg[2]/SI (SDFFRX1M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_FSM/current_state_reg[2]/CK (SDFFRX1M)          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_FSM/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_FSM/busy_reg/CK (SDFFRX1M)                      0.00       0.00 r
  U0_TX/U_FSM/busy_reg/QN (SDFFRX1M)                      0.52       0.52 r
  U0_TX/U_FSM/current_state_reg[0]/SI (SDFFRX1M)          0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_FSM/current_state_reg[0]/CK (SDFFRX1M)          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[5]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[5]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[6]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[6]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[4]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[4]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[5]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[5]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[0]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[0]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[1]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[1]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[3]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[3]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[4]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[4]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_bit_reg/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_bit_reg/QN (SDFFRX1M)           0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[0]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[0]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[1]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[1]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[2]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[2]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[2]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[2]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[3]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[3]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[6]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/par_data_reg[7]/SI (SDFFRX1M)       0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_PARITY_CALC/par_data_reg[7]/CK (SDFFRX1M)       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/QN (SDFFRX1M)           0.52       0.52 r
  U0_TX/U_SERIALIZER/count_reg[1]/SI (SDFFRX1M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/count_reg[1]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[7]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[7]/QN (SDFFRX1M)       0.52       0.52 r
  U0_TX/U_PARITY_CALC/test_so (Parity_calc_test_1)        0.00       0.52 r
  U0_TX/U_SERIALIZER/test_si (Serializer_test_1)          0.00       0.52 r
  U0_TX/U_SERIALIZER/count_reg[0]/SI (SDFFRX1M)           0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[5]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[5]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[6]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[6]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[4]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[4]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[5]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[5]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[3]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[3]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[4]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[4]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[2]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[2]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[3]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[3]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[1]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[1]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[2]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[2]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/data_reg[0]/CK (SDFFRX1M)            0.00       0.00 r
  U0_TX/U_SERIALIZER/data_reg[0]/QN (SDFFRX1M)            0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[1]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[1]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U0_TX/U_SERIALIZER/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[3]/QN (SDFFRX1M)           0.52       0.52 r
  U0_TX/U_SERIALIZER/data_reg[0]/SI (SDFFRX1M)            0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_TX/U_SERIALIZER/data_reg[0]/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


1
