// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MatchCalculator_L5PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.505500,HLS_SYN_LAT=114,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=1665,HLS_SYN_LUT=6103,HLS_VERSION=2020_1}" *)

module MatchCalculator_L5PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        match_0_dataarray_data_V_address0,
        match_0_dataarray_data_V_ce0,
        match_0_dataarray_data_V_q0,
        match_1_dataarray_data_V_address0,
        match_1_dataarray_data_V_ce0,
        match_1_dataarray_data_V_q0,
        match_2_dataarray_data_V_address0,
        match_2_dataarray_data_V_ce0,
        match_2_dataarray_data_V_q0,
        match_3_dataarray_data_V_address0,
        match_3_dataarray_data_V_ce0,
        match_3_dataarray_data_V_q0,
        match_4_dataarray_data_V_address0,
        match_4_dataarray_data_V_ce0,
        match_4_dataarray_data_V_q0,
        match_5_dataarray_data_V_address0,
        match_5_dataarray_data_V_ce0,
        match_5_dataarray_data_V_q0,
        match_6_dataarray_data_V_address0,
        match_6_dataarray_data_V_ce0,
        match_6_dataarray_data_V_q0,
        match_7_dataarray_data_V_address0,
        match_7_dataarray_data_V_ce0,
        match_7_dataarray_data_V_q0,
        match_0_nentries_0_V,
        match_0_nentries_1_V,
        match_1_nentries_0_V,
        match_1_nentries_1_V,
        match_2_nentries_0_V,
        match_2_nentries_1_V,
        match_3_nentries_0_V,
        match_3_nentries_1_V,
        match_4_nentries_0_V,
        match_4_nentries_1_V,
        match_5_nentries_0_V,
        match_5_nentries_1_V,
        match_6_nentries_0_V,
        match_6_nentries_1_V,
        match_7_nentries_0_V,
        match_7_nentries_1_V,
        allstub_dataarray_data_V_address0,
        allstub_dataarray_data_V_ce0,
        allstub_dataarray_data_V_q0,
        allproj_dataarray_data_V_address0,
        allproj_dataarray_data_V_ce0,
        allproj_dataarray_data_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        fullmatch_0_dataarray_data_V_address0,
        fullmatch_0_dataarray_data_V_ce0,
        fullmatch_0_dataarray_data_V_we0,
        fullmatch_0_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] match_0_dataarray_data_V_address0;
output   match_0_dataarray_data_V_ce0;
input  [13:0] match_0_dataarray_data_V_q0;
output  [7:0] match_1_dataarray_data_V_address0;
output   match_1_dataarray_data_V_ce0;
input  [13:0] match_1_dataarray_data_V_q0;
output  [7:0] match_2_dataarray_data_V_address0;
output   match_2_dataarray_data_V_ce0;
input  [13:0] match_2_dataarray_data_V_q0;
output  [7:0] match_3_dataarray_data_V_address0;
output   match_3_dataarray_data_V_ce0;
input  [13:0] match_3_dataarray_data_V_q0;
output  [7:0] match_4_dataarray_data_V_address0;
output   match_4_dataarray_data_V_ce0;
input  [13:0] match_4_dataarray_data_V_q0;
output  [7:0] match_5_dataarray_data_V_address0;
output   match_5_dataarray_data_V_ce0;
input  [13:0] match_5_dataarray_data_V_q0;
output  [7:0] match_6_dataarray_data_V_address0;
output   match_6_dataarray_data_V_ce0;
input  [13:0] match_6_dataarray_data_V_q0;
output  [7:0] match_7_dataarray_data_V_address0;
output   match_7_dataarray_data_V_ce0;
input  [13:0] match_7_dataarray_data_V_q0;
input  [6:0] match_0_nentries_0_V;
input  [6:0] match_0_nentries_1_V;
input  [6:0] match_1_nentries_0_V;
input  [6:0] match_1_nentries_1_V;
input  [6:0] match_2_nentries_0_V;
input  [6:0] match_2_nentries_1_V;
input  [6:0] match_3_nentries_0_V;
input  [6:0] match_3_nentries_1_V;
input  [6:0] match_4_nentries_0_V;
input  [6:0] match_4_nentries_1_V;
input  [6:0] match_5_nentries_0_V;
input  [6:0] match_5_nentries_1_V;
input  [6:0] match_6_nentries_0_V;
input  [6:0] match_6_nentries_1_V;
input  [6:0] match_7_nentries_0_V;
input  [6:0] match_7_nentries_1_V;
output  [9:0] allstub_dataarray_data_V_address0;
output   allstub_dataarray_data_V_ce0;
input  [35:0] allstub_dataarray_data_V_q0;
output  [9:0] allproj_dataarray_data_V_address0;
output   allproj_dataarray_data_V_ce0;
input  [57:0] allproj_dataarray_data_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] fullmatch_0_dataarray_data_V_address0;
output   fullmatch_0_dataarray_data_V_ce0;
output   fullmatch_0_dataarray_data_V_we0;
output  [51:0] fullmatch_0_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg match_0_dataarray_data_V_ce0;
reg match_1_dataarray_data_V_ce0;
reg match_2_dataarray_data_V_ce0;
reg match_3_dataarray_data_V_ce0;
reg match_4_dataarray_data_V_ce0;
reg match_5_dataarray_data_V_ce0;
reg match_6_dataarray_data_V_ce0;
reg match_7_dataarray_data_V_ce0;
reg allstub_dataarray_data_V_ce0;
reg allproj_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln453_fu_2159_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
reg    bx_o_V_1_ack_in;
reg    ap_block_state9_pp0_stage0_iter7;
reg    ap_enable_reg_pp0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [3:0] LUT_matchcut_phi1_address0;
reg    LUT_matchcut_phi1_ce0;
wire   [9:0] LUT_matchcut_phi1_q0;
wire   [3:0] LUT_matchcut_z2_address0;
reg    LUT_matchcut_z2_ce0;
wire   [7:0] LUT_matchcut_z2_q0;
reg   [0:0] do_init_reg_512;
reg   [0:0] p_rewind_reg_528;
reg   [2:0] bx_V92_rewind_reg_542;
reg   [6:0] t_V43_reg_556;
reg   [0:0] read_0_016_reg_570;
reg   [0:0] read_1_015_reg_584;
reg   [0:0] read_2_014_reg_598;
reg   [0:0] read_3_013_reg_612;
reg   [0:0] read_4_012_reg_626;
reg   [0:0] read_5_011_reg_640;
reg   [0:0] read_6_010_reg_654;
reg   [0:0] read_7_09_reg_668;
reg   [6:0] addr_V_0_08_reg_682;
reg   [6:0] addr_V_1_07_reg_696;
reg   [6:0] addr_V_2_06_reg_710;
reg   [6:0] addr_V_3_05_reg_724;
reg   [6:0] addr_V_4_04_reg_738;
reg   [6:0] addr_V_5_03_reg_752;
reg   [6:0] addr_V_6_02_reg_766;
reg   [6:0] addr_V_7_01_reg_780;
reg   [0:0] p_phi_reg_794;
reg   [0:0] p_phi_reg_794_pp0_iter1_reg;
reg   [0:0] p_phi_reg_794_pp0_iter2_reg;
reg   [0:0] p_phi_reg_794_pp0_iter3_reg;
reg   [0:0] p_phi_reg_794_pp0_iter4_reg;
reg   [0:0] p_phi_reg_794_pp0_iter5_reg;
reg   [0:0] p_phi_reg_794_pp0_iter6_reg;
reg   [2:0] bx_V92_phi_reg_806;
reg   [2:0] bx_V92_phi_reg_806_pp0_iter1_reg;
reg   [2:0] bx_V92_phi_reg_806_pp0_iter2_reg;
reg   [2:0] bx_V92_phi_reg_806_pp0_iter3_reg;
reg   [2:0] bx_V92_phi_reg_806_pp0_iter4_reg;
reg   [2:0] bx_V92_phi_reg_806_pp0_iter5_reg;
reg   [0:0] sB_L1_4_next_368_reg_820;
reg   [0:0] sB_L1_3_next_367_reg_835;
reg   [0:0] sB_L1_2_next_366_reg_850;
reg   [0:0] sB_L1_1_next_365_reg_865;
reg   [0:0] sA_L1_4_next_364_reg_880;
reg   [0:0] sA_L1_3_next_363_reg_895;
reg   [0:0] sA_L1_2_next_362_reg_910;
reg   [0:0] sA_L1_1_next_361_reg_925;
reg   [0:0] valid_L1_4_next_160_reg_940;
reg   [0:0] valid_L1_3_next_159_reg_955;
reg   [0:0] valid_L1_2_next_158_reg_970;
reg   [0:0] valid_L1_1_next_157_reg_985;
reg   [0:0] vA_L1_4_next_356_reg_1000;
reg   [0:0] vA_L1_3_next_355_reg_1015;
reg   [0:0] vA_L1_2_next_354_reg_1030;
reg   [0:0] vA_L1_1_next_353_reg_1045;
reg   [0:0] valid_L1_4_next52_reg_1060;
reg   [0:0] inread_assign51_reg_1075;
reg   [0:0] inread_assign_150_reg_1089;
reg   [0:0] inread_assign_249_reg_1103;
reg   [0:0] inread_assign_348_reg_1117;
reg   [0:0] valid_L1_1_next47_reg_1131;
reg   [0:0] valid_L1_2_next46_reg_1146;
reg   [0:0] valid_L1_3_next45_reg_1161;
reg   [0:0] sB_L2_2_next_380_reg_1176;
reg   [0:0] sB_L2_1_next_379_reg_1190;
reg   [0:0] sA_L2_2_next_378_reg_1204;
reg   [0:0] sA_L2_1_next_377_reg_1218;
reg   [0:0] valid_L2_2_next_176_reg_1232;
reg   [0:0] valid_L2_1_next_175_reg_1246;
reg   [0:0] vA_L2_2_next_174_reg_1260;
reg   [0:0] vA_L2_1_next_173_reg_1274;
reg   [0:0] valid_L2_2_next72_reg_1288;
reg   [0:0] valid_L2_1_next71_reg_1302;
reg   [0:0] inread_assign_570_reg_1316;
reg   [0:0] inread_assign_469_reg_1330;
reg   [13:0] cm_L1_1_next_data_V39_reg_1344;
reg   [13:0] cm_L1_2_next_data_V38_reg_1358;
reg   [13:0] cm_L1_3_next_data_V37_reg_1372;
reg   [13:0] cm_L1_4_next_data_V36_reg_1386;
reg   [13:0] p_Val2_335_reg_1400;
reg   [13:0] p_Val2_834_reg_1414;
reg   [13:0] p_Val2_1433_reg_1428;
reg   [13:0] p_Val2_2032_reg_1442;
reg   [13:0] cm_L1_1_next_data_V_231_reg_1456;
reg   [13:0] cm_L1_2_next_data_V_230_reg_1470;
reg   [13:0] cm_L1_3_next_data_V_229_reg_1484;
reg   [13:0] cm_L1_4_next_data_V_228_reg_1498;
reg   [13:0] cm_L2_1_next_data_V27_reg_1512;
reg   [13:0] cm_L2_2_next_data_V26_reg_1526;
reg   [13:0] p_Val2_2625_reg_1540;
reg   [13:0] p_Val2_3024_reg_1554;
reg   [13:0] cm_L2_1_next_data_V_223_reg_1568;
reg   [13:0] cm_L2_2_next_data_V_222_reg_1582;
reg   [0:0] sB_L3_next_385_reg_1596;
reg   [0:0] sA_L3_next_384_reg_1610;
reg   [0:0] valid_L3_next_183_reg_1624;
reg   [0:0] vA_L3_next_182_reg_1638;
reg   [0:0] valid_L3_next81_reg_1652;
reg   [13:0] p_Val2_3421_reg_1666;
reg   [13:0] cm_L3_next_data_V_220_reg_1680;
reg   [13:0] cm_L3_next_data_V18_reg_1694;
reg   [6:0] p_0154_0_i42_reg_1708;
reg   [0:0] p_0992_0_i41_reg_1722;
wire   [6:0] select_ln554_fu_1841_p3;
reg   [6:0] select_ln554_reg_7137;
wire   [6:0] select_ln554_1_fu_1855_p3;
reg   [6:0] select_ln554_1_reg_7142;
wire   [6:0] select_ln554_2_fu_1869_p3;
reg   [6:0] select_ln554_2_reg_7147;
wire   [6:0] select_ln554_3_fu_1883_p3;
reg   [6:0] select_ln554_3_reg_7152;
wire   [6:0] select_ln554_4_fu_1897_p3;
reg   [6:0] select_ln554_4_reg_7157;
wire   [6:0] select_ln554_5_fu_1911_p3;
reg   [6:0] select_ln554_5_reg_7162;
wire   [6:0] select_ln554_6_fu_1925_p3;
reg   [6:0] select_ln554_6_reg_7167;
wire   [6:0] select_ln554_7_fu_1939_p3;
reg   [6:0] select_ln554_7_reg_7172;
wire   [0:0] icmp_ln887_fu_2051_p2;
reg   [0:0] icmp_ln887_reg_7217;
wire   [0:0] icmp_ln895_fu_2057_p2;
reg   [0:0] icmp_ln895_reg_7223;
wire   [0:0] icmp_ln887_1_fu_2063_p2;
reg   [0:0] icmp_ln887_1_reg_7229;
wire   [0:0] icmp_ln895_1_fu_2069_p2;
reg   [0:0] icmp_ln895_1_reg_7235;
wire   [0:0] icmp_ln887_2_fu_2075_p2;
reg   [0:0] icmp_ln887_2_reg_7241;
wire   [0:0] icmp_ln895_2_fu_2081_p2;
reg   [0:0] icmp_ln895_2_reg_7247;
wire   [0:0] icmp_ln887_3_fu_2087_p2;
reg   [0:0] icmp_ln887_3_reg_7253;
wire   [0:0] icmp_ln895_3_fu_2093_p2;
reg   [0:0] icmp_ln895_3_reg_7259;
wire   [0:0] icmp_ln887_4_fu_2099_p2;
reg   [0:0] icmp_ln887_4_reg_7265;
wire   [0:0] icmp_ln895_4_fu_2105_p2;
reg   [0:0] icmp_ln895_4_reg_7271;
wire   [0:0] icmp_ln887_5_fu_2111_p2;
reg   [0:0] icmp_ln887_5_reg_7277;
wire   [0:0] icmp_ln895_5_fu_2117_p2;
reg   [0:0] icmp_ln895_5_reg_7283;
wire   [0:0] icmp_ln887_6_fu_2123_p2;
reg   [0:0] icmp_ln887_6_reg_7289;
wire   [0:0] icmp_ln895_6_fu_2129_p2;
reg   [0:0] icmp_ln895_6_reg_7295;
wire   [0:0] icmp_ln887_7_fu_2135_p2;
reg   [0:0] icmp_ln887_7_reg_7301;
wire   [0:0] icmp_ln895_7_fu_2141_p2;
reg   [0:0] icmp_ln895_7_reg_7307;
wire   [0:0] icmp_ln879_fu_2147_p2;
reg   [0:0] icmp_ln879_reg_7313;
reg   [0:0] icmp_ln879_reg_7313_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_7313_pp0_iter2_reg;
wire   [6:0] t_V_fu_2153_p2;
reg   [6:0] t_V_reg_7318;
reg   [0:0] icmp_ln453_reg_7323;
reg   [0:0] icmp_ln453_reg_7323_pp0_iter1_reg;
reg   [0:0] icmp_ln453_reg_7323_pp0_iter2_reg;
reg   [0:0] icmp_ln453_reg_7323_pp0_iter3_reg;
reg   [0:0] icmp_ln453_reg_7323_pp0_iter4_reg;
reg   [0:0] icmp_ln453_reg_7323_pp0_iter5_reg;
reg   [0:0] icmp_ln453_reg_7323_pp0_iter6_reg;
wire   [0:0] valid1_fu_2165_p2;
reg   [0:0] valid1_reg_7327;
wire   [0:0] valid2_fu_2169_p2;
reg   [0:0] valid2_reg_7335;
wire   [0:0] valid3_fu_2173_p2;
reg   [0:0] valid3_reg_7343;
wire   [0:0] valid4_fu_2177_p2;
reg   [0:0] valid4_reg_7351;
wire   [0:0] valid5_fu_2181_p2;
reg   [0:0] valid5_reg_7359;
wire   [0:0] valid6_fu_2185_p2;
reg   [0:0] valid6_reg_7367;
wire   [0:0] valid7_fu_2189_p2;
reg   [0:0] valid7_reg_7375;
wire   [0:0] valid8_fu_2193_p2;
reg   [0:0] valid8_reg_7383;
wire   [0:0] xor_ln54_1_fu_2215_p2;
reg   [0:0] xor_ln54_1_reg_7391;
wire   [0:0] read_0_fu_2227_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] xor_ln55_fu_2239_p2;
reg   [0:0] xor_ln55_reg_7401;
wire   [0:0] read_1_fu_2251_p2;
wire   [0:0] and_ln60_fu_2369_p2;
reg   [0:0] and_ln60_reg_7411;
wire   [2:0] select_ln60_1_fu_2389_p3;
reg   [2:0] select_ln60_1_reg_7418;
wire   [0:0] xor_ln88_fu_2401_p2;
reg   [0:0] xor_ln88_reg_7426;
wire   [0:0] xor_ln97_fu_2411_p2;
reg   [0:0] xor_ln97_reg_7432;
wire   [0:0] xor_ln54_3_fu_2435_p2;
reg   [0:0] xor_ln54_3_reg_7438;
wire   [0:0] read_2_fu_2447_p2;
wire   [0:0] xor_ln55_1_fu_2459_p2;
reg   [0:0] xor_ln55_1_reg_7448;
wire   [0:0] read_3_fu_2471_p2;
wire   [0:0] and_ln60_1_fu_2589_p2;
reg   [0:0] and_ln60_1_reg_7458;
wire   [2:0] select_ln60_3_fu_2609_p3;
reg   [2:0] select_ln60_3_reg_7465;
wire   [0:0] xor_ln88_1_fu_2621_p2;
reg   [0:0] xor_ln88_1_reg_7473;
wire   [0:0] xor_ln97_1_fu_2631_p2;
reg   [0:0] xor_ln97_1_reg_7479;
wire   [0:0] xor_ln54_5_fu_2655_p2;
reg   [0:0] xor_ln54_5_reg_7485;
wire   [0:0] read_4_fu_2667_p2;
wire   [0:0] xor_ln55_2_fu_2679_p2;
reg   [0:0] xor_ln55_2_reg_7495;
wire   [0:0] read_5_fu_2691_p2;
wire   [0:0] and_ln60_2_fu_2809_p2;
reg   [0:0] and_ln60_2_reg_7505;
wire   [2:0] select_ln60_5_fu_2829_p3;
reg   [2:0] select_ln60_5_reg_7512;
wire   [0:0] xor_ln88_2_fu_2841_p2;
reg   [0:0] xor_ln88_2_reg_7520;
wire   [0:0] xor_ln97_2_fu_2851_p2;
reg   [0:0] xor_ln97_2_reg_7526;
wire   [0:0] xor_ln54_7_fu_2875_p2;
reg   [0:0] xor_ln54_7_reg_7532;
wire   [0:0] read_6_fu_2887_p2;
wire   [0:0] xor_ln55_3_fu_2899_p2;
reg   [0:0] xor_ln55_3_reg_7542;
wire   [0:0] read_7_fu_2911_p2;
wire   [0:0] and_ln60_3_fu_3029_p2;
reg   [0:0] and_ln60_3_reg_7552;
wire   [2:0] select_ln60_7_fu_3049_p3;
reg   [2:0] select_ln60_7_reg_7559;
wire   [0:0] xor_ln88_3_fu_3061_p2;
reg   [0:0] xor_ln88_3_reg_7567;
wire   [0:0] xor_ln97_3_fu_3071_p2;
reg   [0:0] xor_ln97_3_reg_7573;
wire   [13:0] tmpB_L1_1_data_V_fu_3289_p3;
reg   [13:0] tmpB_L1_1_data_V_reg_7579;
reg    ap_enable_reg_pp0_iter2;
wire   [13:0] tmpA_L1_1_data_V_fu_3321_p3;
reg   [13:0] tmpA_L1_1_data_V_reg_7584;
wire   [13:0] cm_L1_1_next_data_V_fu_3352_p3;
reg   [13:0] cm_L1_1_next_data_V_reg_7589;
wire   [0:0] sB_L1_1_fu_3382_p3;
wire   [0:0] sA_L1_1_fu_3412_p3;
wire   [0:0] vB_L1_1_fu_3440_p3;
wire   [0:0] vA_L1_1_fu_3468_p3;
wire   [0:0] valid_L1_1_4_fu_3500_p3;
wire   [13:0] tmpB_L1_2_data_V_fu_3720_p3;
reg   [13:0] tmpB_L1_2_data_V_reg_7619;
wire   [13:0] tmpA_L1_2_data_V_fu_3752_p3;
reg   [13:0] tmpA_L1_2_data_V_reg_7624;
wire   [13:0] cm_L1_2_next_data_V_fu_3783_p3;
reg   [13:0] cm_L1_2_next_data_V_reg_7629;
wire   [0:0] sB_L1_2_fu_3813_p3;
wire   [0:0] sA_L1_2_fu_3843_p3;
wire   [0:0] vB_L1_2_fu_3871_p3;
wire   [0:0] vA_L1_2_fu_3899_p3;
wire   [0:0] valid_L1_2_4_fu_3931_p3;
wire   [13:0] tmpB_L1_3_data_V_fu_4151_p3;
reg   [13:0] tmpB_L1_3_data_V_reg_7659;
wire   [13:0] tmpA_L1_3_data_V_fu_4183_p3;
reg   [13:0] tmpA_L1_3_data_V_reg_7664;
wire   [13:0] cm_L1_3_next_data_V_fu_4214_p3;
reg   [13:0] cm_L1_3_next_data_V_reg_7669;
wire   [0:0] sB_L1_3_fu_4244_p3;
wire   [0:0] sA_L1_3_fu_4274_p3;
wire   [0:0] vB_L1_3_fu_4302_p3;
wire   [0:0] vA_L1_3_fu_4330_p3;
wire   [0:0] valid_L1_3_4_fu_4362_p3;
wire   [13:0] tmpB_L1_4_data_V_fu_4582_p3;
reg   [13:0] tmpB_L1_4_data_V_reg_7699;
wire   [13:0] tmpA_L1_4_data_V_fu_4614_p3;
reg   [13:0] tmpA_L1_4_data_V_reg_7704;
wire   [13:0] cm_L1_4_next_data_V_fu_4645_p3;
reg   [13:0] cm_L1_4_next_data_V_reg_7709;
wire   [0:0] sB_L1_4_fu_4675_p3;
wire   [0:0] sA_L1_4_fu_4705_p3;
wire   [0:0] vB_L1_4_fu_4733_p3;
wire   [0:0] vA_L1_4_fu_4761_p3;
wire   [0:0] valid_L1_4_4_fu_4793_p3;
wire   [0:0] read_L1_1_fu_4831_p2;
wire   [0:0] read_L1_2_fu_4855_p2;
wire   [13:0] tmpB_L2_1_data_V_fu_5221_p3;
reg   [13:0] tmpB_L2_1_data_V_reg_7749;
wire   [13:0] tmpA_L2_1_data_V_fu_5253_p3;
reg   [13:0] tmpA_L2_1_data_V_reg_7754;
wire   [13:0] cm_L2_1_next_data_V_fu_5285_p3;
reg   [13:0] cm_L2_1_next_data_V_reg_7759;
wire   [0:0] sB_L2_1_fu_5321_p3;
reg   [0:0] sB_L2_1_reg_7766;
wire   [0:0] sA_L2_1_fu_5351_p3;
reg   [0:0] sA_L2_1_reg_7771;
wire   [0:0] vB_L2_1_fu_5381_p3;
reg   [0:0] vB_L2_1_reg_7776;
wire   [0:0] vA_L2_1_fu_5411_p3;
reg   [0:0] vA_L2_1_reg_7781;
wire   [0:0] valid_L2_1_4_fu_5445_p3;
reg   [0:0] valid_L2_1_4_reg_7786;
wire   [0:0] read_L1_3_fu_5483_p2;
wire   [0:0] read_L1_4_fu_5507_p2;
wire   [13:0] tmpB_L2_2_data_V_fu_5873_p3;
reg   [13:0] tmpB_L2_2_data_V_reg_7808;
wire   [13:0] tmpA_L2_2_data_V_fu_5905_p3;
reg   [13:0] tmpA_L2_2_data_V_reg_7813;
wire   [13:0] cm_L2_2_next_data_V_fu_5937_p3;
reg   [13:0] cm_L2_2_next_data_V_reg_7818;
wire   [0:0] sB_L2_2_fu_5973_p3;
reg   [0:0] sB_L2_2_reg_7825;
wire   [0:0] sA_L2_2_fu_6003_p3;
reg   [0:0] sA_L2_2_reg_7830;
wire   [0:0] vB_L2_2_fu_6033_p3;
reg   [0:0] vB_L2_2_reg_7835;
wire   [0:0] vA_L2_2_fu_6063_p3;
reg   [0:0] vA_L2_2_reg_7840;
wire   [0:0] valid_L2_2_4_fu_6097_p3;
reg   [0:0] valid_L2_2_4_reg_7845;
reg   [6:0] p_Result_i24_reg_7857;
reg   [6:0] p_Result_i27_reg_7865;
wire   [0:0] read_L2_1_fu_6140_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [0:0] read_L2_2_fu_6157_p2;
wire   [13:0] tmpB_L3_data_V_fu_6412_p3;
reg   [13:0] tmpB_L3_data_V_reg_7883;
wire   [13:0] tmpA_L3_data_V_fu_6443_p3;
reg   [13:0] tmpA_L3_data_V_reg_7888;
wire   [13:0] cm_L3_next_data_V_fu_6474_p3;
reg   [13:0] cm_L3_next_data_V_reg_7893;
wire   [0:0] vB_L3_fu_6502_p3;
reg   [0:0] vB_L3_reg_7898;
wire   [0:0] vA_L3_fu_6531_p3;
reg   [0:0] vA_L3_reg_7903;
wire   [0:0] valid_L3_fu_6564_p3;
reg   [0:0] valid_L3_reg_7908;
reg   [0:0] valid_L3_reg_7908_pp0_iter4_reg;
reg   [0:0] valid_L3_reg_7908_pp0_iter5_reg;
reg   [0:0] valid_L3_reg_7908_pp0_iter6_reg;
wire   [0:0] sA_L3_fu_6600_p3;
reg   [0:0] sA_L3_reg_7914;
wire   [0:0] sB_L3_fu_6630_p3;
reg   [0:0] sB_L3_reg_7919;
wire   [6:0] stubid_V_fu_6648_p1;
reg   [6:0] stubid_V_reg_7924;
reg   [6:0] stubid_V_reg_7924_pp0_iter4_reg;
reg   [6:0] stubid_V_reg_7924_pp0_iter5_reg;
reg   [6:0] stubid_V_reg_7924_pp0_iter6_reg;
wire   [0:0] newtracklet_fu_6684_p2;
reg   [0:0] newtracklet_reg_7939;
reg   [0:0] newtracklet_reg_7939_pp0_iter4_reg;
reg   [0:0] newtracklet_reg_7939_pp0_iter5_reg;
reg   [0:0] newtracklet_reg_7939_pp0_iter6_reg;
reg   [57:0] proj_data_V_reg_7945;
reg   [57:0] proj_data_V_reg_7945_pp0_iter6_reg;
wire  signed [6:0] stub_r_V_fu_6694_p4;
reg  signed [6:0] stub_r_V_reg_7950;
reg  signed [6:0] stub_r_V_reg_7950_pp0_iter6_reg;
reg   [7:0] stub_z_V_reg_7955;
wire   [2:0] projseed_next_V_fu_6724_p4;
reg   [2:0] projseed_next_V_reg_7960;
reg   [2:0] projseed_next_V_reg_7960_pp0_iter6_reg;
reg   [5:0] tmp_11_reg_7965;
reg   [7:0] tmp_12_reg_7970;
wire   [16:0] delta_phi_V_fu_6819_p2;
reg   [16:0] delta_phi_V_reg_7975;
reg   [16:0] delta_phi_V_reg_7975_pp0_iter6_reg;
reg   [0:0] tmp_14_reg_7982;
wire   [9:0] delta_z_V_fu_6858_p2;
reg   [9:0] delta_z_V_reg_7997;
wire   [16:0] absval_V_fu_6877_p3;
reg   [16:0] absval_V_reg_8002;
reg   [9:0] LUT_matchcut_phi1_load_reg_8008;
wire   [0:0] icmp_ln887_8_fu_6887_p2;
reg   [0:0] icmp_ln887_8_reg_8013;
wire   [0:0] icmp_ln891_fu_6907_p2;
reg   [0:0] icmp_ln891_reg_8021;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_phi_mux_do_init_phi_fu_516_p6;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_532_p6;
reg   [2:0] ap_phi_mux_bx_V92_rewind_phi_fu_546_p6;
reg   [6:0] ap_phi_mux_t_V43_phi_fu_560_p6;
reg   [0:0] ap_phi_mux_read_0_016_phi_fu_574_p6;
reg   [0:0] ap_phi_mux_read_1_015_phi_fu_588_p6;
reg   [0:0] ap_phi_mux_read_2_014_phi_fu_602_p6;
reg   [0:0] ap_phi_mux_read_3_013_phi_fu_616_p6;
reg   [0:0] ap_phi_mux_read_4_012_phi_fu_630_p6;
reg   [0:0] ap_phi_mux_read_5_011_phi_fu_644_p6;
reg   [0:0] ap_phi_mux_read_6_010_phi_fu_658_p6;
reg   [0:0] ap_phi_mux_read_7_09_phi_fu_672_p6;
reg   [6:0] ap_phi_mux_addr_V_0_08_phi_fu_686_p6;
reg   [6:0] ap_phi_mux_addr_V_1_07_phi_fu_700_p6;
reg   [6:0] ap_phi_mux_addr_V_2_06_phi_fu_714_p6;
reg   [6:0] ap_phi_mux_addr_V_3_05_phi_fu_728_p6;
reg   [6:0] ap_phi_mux_addr_V_4_04_phi_fu_742_p6;
reg   [6:0] ap_phi_mux_addr_V_5_03_phi_fu_756_p6;
reg   [6:0] ap_phi_mux_addr_V_6_02_phi_fu_770_p6;
reg   [6:0] ap_phi_mux_addr_V_7_01_phi_fu_784_p6;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_798_p4;
wire   [0:0] trunc_ln209_fu_1766_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_794;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V92_phi_reg_806;
reg   [0:0] ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6;
reg   [0:0] ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6;
reg   [0:0] ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6;
reg   [0:0] ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6;
reg   [0:0] ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6;
reg   [0:0] ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6;
reg   [0:0] ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6;
reg   [0:0] ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next_160_phi_fu_944_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next_159_phi_fu_959_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next_158_phi_fu_974_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next_157_phi_fu_989_p6;
reg   [0:0] ap_phi_mux_vA_L1_4_next_356_phi_fu_1004_p6;
reg   [0:0] ap_phi_mux_vA_L1_3_next_355_phi_fu_1019_p6;
reg   [0:0] ap_phi_mux_vA_L1_2_next_354_phi_fu_1034_p6;
reg   [0:0] ap_phi_mux_vA_L1_1_next_353_phi_fu_1049_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6;
reg   [0:0] ap_phi_mux_inread_assign51_phi_fu_1079_p6;
reg   [0:0] ap_phi_mux_inread_assign_150_phi_fu_1093_p6;
reg   [0:0] ap_phi_mux_inread_assign_249_phi_fu_1107_p6;
reg   [0:0] ap_phi_mux_inread_assign_348_phi_fu_1121_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6;
reg   [0:0] ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6;
reg   [0:0] ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6;
reg   [0:0] ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6;
reg   [0:0] ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6;
reg   [0:0] ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6;
reg   [0:0] ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6;
reg   [0:0] ap_phi_mux_inread_assign_570_phi_fu_1320_p6;
reg   [0:0] ap_phi_mux_inread_assign_469_phi_fu_1334_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1348_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1362_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1376_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1390_p6;
reg   [13:0] ap_phi_mux_p_Val2_335_phi_fu_1404_p6;
reg   [13:0] ap_phi_mux_p_Val2_834_phi_fu_1418_p6;
reg   [13:0] ap_phi_mux_p_Val2_1433_phi_fu_1432_p6;
reg   [13:0] ap_phi_mux_p_Val2_2032_phi_fu_1446_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1516_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1530_p6;
reg   [13:0] ap_phi_mux_p_Val2_2625_phi_fu_1544_p6;
reg   [13:0] ap_phi_mux_p_Val2_3024_phi_fu_1558_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6;
reg   [0:0] ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6;
reg   [0:0] ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6;
reg   [0:0] ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6;
reg   [0:0] ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6;
reg   [0:0] ap_phi_mux_valid_L3_next81_phi_fu_1656_p6;
reg   [13:0] ap_phi_mux_p_Val2_3421_phi_fu_1670_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V18_phi_fu_1698_p6;
reg   [6:0] ap_phi_mux_p_0154_2_i_phi_fu_1755_p6;
reg   [0:0] ap_phi_mux_p_0992_2_i_phi_fu_1740_p6;
wire   [0:0] ap_phi_reg_pp0_iter7_p_0992_2_i_reg_1736;
wire   [0:0] or_ln835_fu_7031_p2;
wire   [0:0] icmp_ln837_fu_7052_p2;
wire   [0:0] or_ln758_fu_6922_p2;
wire   [6:0] nmcout1_V_fu_7095_p2;
wire   [6:0] ap_phi_reg_pp0_iter7_p_0154_2_i_reg_1751;
wire   [63:0] zext_ln57_fu_1955_p1;
wire   [63:0] zext_ln57_1_fu_1968_p1;
wire   [63:0] zext_ln57_2_fu_1981_p1;
wire   [63:0] zext_ln57_3_fu_1994_p1;
wire   [63:0] zext_ln57_4_fu_2007_p1;
wire   [63:0] zext_ln57_5_fu_2020_p1;
wire   [63:0] zext_ln57_6_fu_2033_p1;
wire   [63:0] zext_ln57_7_fu_2046_p1;
wire   [63:0] zext_ln57_8_fu_6660_p1;
wire   [63:0] zext_ln57_9_fu_6673_p1;
wire   [63:0] zext_ln544_fu_6833_p1;
wire   [63:0] zext_ln321_1_fu_7090_p1;
reg   [16:0] best_delta_phi_V_017_fu_218;
wire   [16:0] select_ln887_fu_6999_p3;
reg   [51:0] bestmatch_next_01819_fu_222;
wire   [51:0] select_ln887_1_fu_7006_p3;
reg   [6:0] id_V_fu_226;
wire   [6:0] projid_V_fu_6638_p4;
reg   [2:0] p_01074_01550_i44_fu_230;
wire   [2:0] select_ln887_2_fu_7014_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] addr_0_V_fu_1835_p2;
wire   [6:0] addr_1_V_fu_1849_p2;
wire   [6:0] addr_2_V_fu_1863_p2;
wire   [6:0] addr_3_V_fu_1877_p2;
wire   [6:0] addr_4_V_fu_1891_p2;
wire   [6:0] addr_5_V_fu_1905_p2;
wire   [6:0] addr_6_V_fu_1919_p2;
wire   [6:0] addr_7_V_fu_1933_p2;
wire   [7:0] tmp_3_fu_1947_p3;
wire   [7:0] tmp_4_fu_1960_p3;
wire   [7:0] tmp_5_fu_1973_p3;
wire   [7:0] tmp_6_fu_1986_p3;
wire   [7:0] tmp_7_fu_1999_p3;
wire   [7:0] tmp_8_fu_2012_p3;
wire   [7:0] tmp_9_fu_2025_p3;
wire   [7:0] tmp_s_fu_2038_p3;
wire   [6:0] ncm_0_V_fu_1771_p3;
wire   [6:0] ncm_1_V_fu_1779_p3;
wire   [6:0] ncm_2_V_fu_1787_p3;
wire   [6:0] ncm_3_V_fu_1795_p3;
wire   [6:0] ncm_4_V_fu_1803_p3;
wire   [6:0] ncm_5_V_fu_1811_p3;
wire   [6:0] ncm_6_V_fu_1819_p3;
wire   [6:0] ncm_7_V_fu_1827_p3;
wire   [0:0] xor_ln54_fu_2197_p2;
wire   [0:0] or_ln54_fu_2203_p2;
wire   [0:0] and_ln54_fu_2209_p2;
wire   [0:0] or_ln54_1_fu_2221_p2;
wire   [0:0] and_ln55_fu_2233_p2;
wire   [0:0] or_ln55_fu_2245_p2;
wire   [0:0] xor_ln59_1_fu_2263_p2;
wire   [0:0] and_ln59_fu_2269_p2;
wire   [0:0] xor_ln59_fu_2257_p2;
wire   [0:0] xor_ln60_fu_2281_p2;
wire   [0:0] or_ln62_fu_2305_p2;
wire   [0:0] or_ln61_fu_2293_p2;
wire   [0:0] or_ln59_fu_2275_p2;
wire   [0:0] or_ln60_fu_2287_p2;
wire   [0:0] or_ln61_1_fu_2299_p2;
wire   [0:0] and_ln61_1_fu_2329_p2;
wire   [0:0] xor_ln61_fu_2317_p2;
wire   [0:0] and_ln61_2_fu_2335_p2;
wire   [0:0] and_ln61_fu_2323_p2;
wire   [0:0] and_ln61_3_fu_2341_p2;
wire   [0:0] or_ln62_1_fu_2311_p2;
wire   [0:0] or_ln61_2_fu_2355_p2;
wire   [2:0] select_ln61_fu_2347_p3;
wire   [0:0] or_ln60_6_fu_2383_p2;
wire   [2:0] select_ln60_fu_2375_p3;
wire   [2:0] select_ln61_1_fu_2361_p3;
wire   [0:0] and_ln88_fu_2397_p2;
wire   [0:0] and_ln97_fu_2407_p2;
wire   [0:0] xor_ln54_2_fu_2417_p2;
wire   [0:0] or_ln54_2_fu_2423_p2;
wire   [0:0] and_ln54_2_fu_2429_p2;
wire   [0:0] or_ln54_3_fu_2441_p2;
wire   [0:0] and_ln55_2_fu_2453_p2;
wire   [0:0] or_ln55_1_fu_2465_p2;
wire   [0:0] xor_ln59_3_fu_2483_p2;
wire   [0:0] and_ln59_1_fu_2489_p2;
wire   [0:0] xor_ln59_2_fu_2477_p2;
wire   [0:0] xor_ln60_1_fu_2501_p2;
wire   [0:0] or_ln62_2_fu_2525_p2;
wire   [0:0] or_ln61_3_fu_2513_p2;
wire   [0:0] or_ln59_1_fu_2495_p2;
wire   [0:0] or_ln60_1_fu_2507_p2;
wire   [0:0] or_ln61_4_fu_2519_p2;
wire   [0:0] and_ln61_5_fu_2549_p2;
wire   [0:0] xor_ln61_1_fu_2537_p2;
wire   [0:0] and_ln61_6_fu_2555_p2;
wire   [0:0] and_ln61_4_fu_2543_p2;
wire   [0:0] and_ln61_7_fu_2561_p2;
wire   [0:0] or_ln62_3_fu_2531_p2;
wire   [0:0] or_ln61_5_fu_2575_p2;
wire   [2:0] select_ln61_2_fu_2567_p3;
wire   [0:0] or_ln60_7_fu_2603_p2;
wire   [2:0] select_ln60_2_fu_2595_p3;
wire   [2:0] select_ln61_3_fu_2581_p3;
wire   [0:0] and_ln88_2_fu_2617_p2;
wire   [0:0] and_ln97_2_fu_2627_p2;
wire   [0:0] xor_ln54_4_fu_2637_p2;
wire   [0:0] or_ln54_4_fu_2643_p2;
wire   [0:0] and_ln54_4_fu_2649_p2;
wire   [0:0] or_ln54_5_fu_2661_p2;
wire   [0:0] and_ln55_4_fu_2673_p2;
wire   [0:0] or_ln55_2_fu_2685_p2;
wire   [0:0] xor_ln59_5_fu_2703_p2;
wire   [0:0] and_ln59_2_fu_2709_p2;
wire   [0:0] xor_ln59_4_fu_2697_p2;
wire   [0:0] xor_ln60_2_fu_2721_p2;
wire   [0:0] or_ln62_4_fu_2745_p2;
wire   [0:0] or_ln61_6_fu_2733_p2;
wire   [0:0] or_ln59_2_fu_2715_p2;
wire   [0:0] or_ln60_2_fu_2727_p2;
wire   [0:0] or_ln61_7_fu_2739_p2;
wire   [0:0] and_ln61_9_fu_2769_p2;
wire   [0:0] xor_ln61_2_fu_2757_p2;
wire   [0:0] and_ln61_10_fu_2775_p2;
wire   [0:0] and_ln61_8_fu_2763_p2;
wire   [0:0] and_ln61_11_fu_2781_p2;
wire   [0:0] or_ln62_5_fu_2751_p2;
wire   [0:0] or_ln61_8_fu_2795_p2;
wire   [2:0] select_ln61_4_fu_2787_p3;
wire   [0:0] or_ln60_8_fu_2823_p2;
wire   [2:0] select_ln60_4_fu_2815_p3;
wire   [2:0] select_ln61_5_fu_2801_p3;
wire   [0:0] and_ln88_4_fu_2837_p2;
wire   [0:0] and_ln97_4_fu_2847_p2;
wire   [0:0] xor_ln54_6_fu_2857_p2;
wire   [0:0] or_ln54_6_fu_2863_p2;
wire   [0:0] and_ln54_6_fu_2869_p2;
wire   [0:0] or_ln54_7_fu_2881_p2;
wire   [0:0] and_ln55_6_fu_2893_p2;
wire   [0:0] or_ln55_3_fu_2905_p2;
wire   [0:0] xor_ln59_7_fu_2923_p2;
wire   [0:0] and_ln59_3_fu_2929_p2;
wire   [0:0] xor_ln59_6_fu_2917_p2;
wire   [0:0] xor_ln60_3_fu_2941_p2;
wire   [0:0] or_ln62_6_fu_2965_p2;
wire   [0:0] or_ln61_9_fu_2953_p2;
wire   [0:0] or_ln59_3_fu_2935_p2;
wire   [0:0] or_ln60_3_fu_2947_p2;
wire   [0:0] or_ln61_10_fu_2959_p2;
wire   [0:0] and_ln61_13_fu_2989_p2;
wire   [0:0] xor_ln61_3_fu_2977_p2;
wire   [0:0] and_ln61_14_fu_2995_p2;
wire   [0:0] and_ln61_12_fu_2983_p2;
wire   [0:0] and_ln61_15_fu_3001_p2;
wire   [0:0] or_ln62_7_fu_2971_p2;
wire   [0:0] or_ln61_11_fu_3015_p2;
wire   [2:0] select_ln61_6_fu_3007_p3;
wire   [0:0] or_ln60_9_fu_3043_p2;
wire   [2:0] select_ln60_6_fu_3035_p3;
wire   [2:0] select_ln61_7_fu_3021_p3;
wire   [0:0] and_ln88_6_fu_3057_p2;
wire   [0:0] and_ln97_6_fu_3067_p2;
wire   [6:0] p_Result_i1_fu_3087_p4;
wire   [6:0] p_Result_i_fu_3077_p4;
wire   [0:0] icmp_ln87_fu_3097_p2;
wire   [0:0] xor_ln87_fu_3103_p2;
wire   [0:0] or_ln87_fu_3109_p2;
wire   [0:0] icmp_ln899_fu_3119_p2;
wire   [0:0] or_ln88_fu_3125_p2;
wire   [6:0] p_Result_i3_fu_3146_p4;
wire   [6:0] p_Result_i2_fu_3136_p4;
wire   [0:0] icmp_ln97_fu_3156_p2;
wire   [0:0] xor_ln97_7_fu_3162_p2;
wire   [0:0] or_ln97_fu_3168_p2;
wire   [0:0] icmp_ln899_1_fu_3179_p2;
wire   [0:0] or_ln98_fu_3185_p2;
wire   [0:0] icmp_ln107_fu_3195_p2;
wire   [0:0] xor_ln107_fu_3201_p2;
wire   [0:0] or_ln107_fu_3207_p2;
wire   [0:0] icmp_ln899_2_fu_3217_p2;
wire   [0:0] or_ln108_fu_3223_p2;
wire   [0:0] icmp_ln78_2_fu_3243_p2;
wire   [0:0] icmp_ln78_1_fu_3238_p2;
wire   [0:0] icmp_ln78_fu_3233_p2;
wire   [0:0] or_ln78_fu_3256_p2;
wire   [13:0] select_ln78_fu_3248_p3;
wire   [13:0] select_ln78_1_fu_3261_p3;
wire   [0:0] or_ln78_1_fu_3269_p2;
wire   [0:0] or_ln78_2_fu_3283_p2;
wire   [13:0] select_ln78_2_fu_3275_p3;
wire   [13:0] select_ln78_4_fu_3297_p3;
wire   [13:0] select_ln78_5_fu_3305_p3;
wire   [13:0] select_ln78_6_fu_3313_p3;
wire   [13:0] select_ln78_8_fu_3329_p3;
wire   [13:0] select_ln78_9_fu_3337_p3;
wire   [13:0] select_ln78_10_fu_3345_p3;
wire   [0:0] sB_L1_1_next_fu_3130_p2;
wire   [0:0] sB_L1_1_next_1_fu_3190_p2;
wire   [0:0] sB_L1_1_next_2_fu_3228_p2;
wire   [0:0] sB_L1_1_next_4_fu_3360_p2;
wire   [0:0] select_ln78_12_fu_3366_p3;
wire   [0:0] select_ln78_13_fu_3374_p3;
wire   [0:0] sA_L1_1_next_fu_3114_p2;
wire   [0:0] sA_L1_1_next_1_fu_3173_p2;
wire   [0:0] sA_L1_1_next_2_fu_3212_p2;
wire   [0:0] sA_L1_1_next_4_fu_3390_p2;
wire   [0:0] select_ln78_15_fu_3396_p3;
wire   [0:0] select_ln78_16_fu_3404_p3;
wire   [0:0] vB_L1_1_next_1_fu_3420_p2;
wire   [0:0] select_ln78_18_fu_3426_p3;
wire   [0:0] select_ln78_19_fu_3433_p3;
wire   [0:0] vA_L1_1_next_2_fu_3448_p2;
wire   [0:0] select_ln78_21_fu_3454_p3;
wire   [0:0] select_ln78_22_fu_3461_p3;
wire   [0:0] icmp_ln78_3_fu_3476_p2;
wire   [0:0] and_ln78_fu_3481_p2;
wire   [0:0] and_ln78_1_fu_3487_p2;
wire   [0:0] select_ln78_24_fu_3493_p3;
wire   [6:0] p_Result_i7_fu_3518_p4;
wire   [6:0] p_Result_i6_fu_3508_p4;
wire   [0:0] icmp_ln87_1_fu_3528_p2;
wire   [0:0] xor_ln87_1_fu_3534_p2;
wire   [0:0] or_ln87_1_fu_3540_p2;
wire   [0:0] icmp_ln899_3_fu_3550_p2;
wire   [0:0] or_ln88_1_fu_3556_p2;
wire   [6:0] p_Result_i9_fu_3577_p4;
wire   [6:0] p_Result_i8_fu_3567_p4;
wire   [0:0] icmp_ln97_1_fu_3587_p2;
wire   [0:0] xor_ln97_8_fu_3593_p2;
wire   [0:0] or_ln97_1_fu_3599_p2;
wire   [0:0] icmp_ln899_4_fu_3610_p2;
wire   [0:0] or_ln98_1_fu_3616_p2;
wire   [0:0] icmp_ln107_1_fu_3626_p2;
wire   [0:0] xor_ln107_1_fu_3632_p2;
wire   [0:0] or_ln107_1_fu_3638_p2;
wire   [0:0] icmp_ln899_5_fu_3648_p2;
wire   [0:0] or_ln108_1_fu_3654_p2;
wire   [0:0] icmp_ln78_6_fu_3674_p2;
wire   [0:0] icmp_ln78_5_fu_3669_p2;
wire   [0:0] icmp_ln78_4_fu_3664_p2;
wire   [0:0] or_ln78_3_fu_3687_p2;
wire   [13:0] select_ln78_26_fu_3679_p3;
wire   [13:0] select_ln78_27_fu_3692_p3;
wire   [0:0] or_ln78_4_fu_3700_p2;
wire   [0:0] or_ln78_5_fu_3714_p2;
wire   [13:0] select_ln78_28_fu_3706_p3;
wire   [13:0] select_ln78_30_fu_3728_p3;
wire   [13:0] select_ln78_31_fu_3736_p3;
wire   [13:0] select_ln78_32_fu_3744_p3;
wire   [13:0] select_ln78_34_fu_3760_p3;
wire   [13:0] select_ln78_35_fu_3768_p3;
wire   [13:0] select_ln78_36_fu_3776_p3;
wire   [0:0] sB_L1_2_next_fu_3561_p2;
wire   [0:0] sB_L1_2_next_1_fu_3621_p2;
wire   [0:0] sB_L1_2_next_2_fu_3659_p2;
wire   [0:0] sB_L1_2_next_4_fu_3791_p2;
wire   [0:0] select_ln78_38_fu_3797_p3;
wire   [0:0] select_ln78_39_fu_3805_p3;
wire   [0:0] sA_L1_2_next_fu_3545_p2;
wire   [0:0] sA_L1_2_next_1_fu_3604_p2;
wire   [0:0] sA_L1_2_next_2_fu_3643_p2;
wire   [0:0] sA_L1_2_next_4_fu_3821_p2;
wire   [0:0] select_ln78_41_fu_3827_p3;
wire   [0:0] select_ln78_42_fu_3835_p3;
wire   [0:0] vB_L1_2_next_1_fu_3851_p2;
wire   [0:0] select_ln78_44_fu_3857_p3;
wire   [0:0] select_ln78_45_fu_3864_p3;
wire   [0:0] vA_L1_2_next_2_fu_3879_p2;
wire   [0:0] select_ln78_47_fu_3885_p3;
wire   [0:0] select_ln78_48_fu_3892_p3;
wire   [0:0] icmp_ln78_7_fu_3907_p2;
wire   [0:0] and_ln78_6_fu_3912_p2;
wire   [0:0] and_ln78_7_fu_3918_p2;
wire   [0:0] select_ln78_50_fu_3924_p3;
wire   [6:0] p_Result_i5_fu_3949_p4;
wire   [6:0] p_Result_i4_fu_3939_p4;
wire   [0:0] icmp_ln87_2_fu_3959_p2;
wire   [0:0] xor_ln87_2_fu_3965_p2;
wire   [0:0] or_ln87_2_fu_3971_p2;
wire   [0:0] icmp_ln899_6_fu_3981_p2;
wire   [0:0] or_ln88_2_fu_3987_p2;
wire   [6:0] p_Result_i11_fu_4008_p4;
wire   [6:0] p_Result_i10_fu_3998_p4;
wire   [0:0] icmp_ln97_2_fu_4018_p2;
wire   [0:0] xor_ln97_9_fu_4024_p2;
wire   [0:0] or_ln97_2_fu_4030_p2;
wire   [0:0] icmp_ln899_7_fu_4041_p2;
wire   [0:0] or_ln98_2_fu_4047_p2;
wire   [0:0] icmp_ln107_2_fu_4057_p2;
wire   [0:0] xor_ln107_2_fu_4063_p2;
wire   [0:0] or_ln107_2_fu_4069_p2;
wire   [0:0] icmp_ln899_8_fu_4079_p2;
wire   [0:0] or_ln108_2_fu_4085_p2;
wire   [0:0] icmp_ln78_10_fu_4105_p2;
wire   [0:0] icmp_ln78_9_fu_4100_p2;
wire   [0:0] icmp_ln78_8_fu_4095_p2;
wire   [0:0] or_ln78_6_fu_4118_p2;
wire   [13:0] select_ln78_52_fu_4110_p3;
wire   [13:0] select_ln78_53_fu_4123_p3;
wire   [0:0] or_ln78_7_fu_4131_p2;
wire   [0:0] or_ln78_8_fu_4145_p2;
wire   [13:0] select_ln78_54_fu_4137_p3;
wire   [13:0] select_ln78_56_fu_4159_p3;
wire   [13:0] select_ln78_57_fu_4167_p3;
wire   [13:0] select_ln78_58_fu_4175_p3;
wire   [13:0] select_ln78_60_fu_4191_p3;
wire   [13:0] select_ln78_61_fu_4199_p3;
wire   [13:0] select_ln78_62_fu_4207_p3;
wire   [0:0] sB_L1_3_next_fu_3992_p2;
wire   [0:0] sB_L1_3_next_1_fu_4052_p2;
wire   [0:0] sB_L1_3_next_2_fu_4090_p2;
wire   [0:0] sB_L1_3_next_4_fu_4222_p2;
wire   [0:0] select_ln78_64_fu_4228_p3;
wire   [0:0] select_ln78_65_fu_4236_p3;
wire   [0:0] sA_L1_3_next_fu_3976_p2;
wire   [0:0] sA_L1_3_next_1_fu_4035_p2;
wire   [0:0] sA_L1_3_next_2_fu_4074_p2;
wire   [0:0] sA_L1_3_next_4_fu_4252_p2;
wire   [0:0] select_ln78_67_fu_4258_p3;
wire   [0:0] select_ln78_68_fu_4266_p3;
wire   [0:0] vB_L1_3_next_1_fu_4282_p2;
wire   [0:0] select_ln78_70_fu_4288_p3;
wire   [0:0] select_ln78_71_fu_4295_p3;
wire   [0:0] vA_L1_3_next_2_fu_4310_p2;
wire   [0:0] select_ln78_73_fu_4316_p3;
wire   [0:0] select_ln78_74_fu_4323_p3;
wire   [0:0] icmp_ln78_11_fu_4338_p2;
wire   [0:0] and_ln78_12_fu_4343_p2;
wire   [0:0] and_ln78_13_fu_4349_p2;
wire   [0:0] select_ln78_76_fu_4355_p3;
wire   [6:0] p_Result_i13_fu_4380_p4;
wire   [6:0] p_Result_i12_fu_4370_p4;
wire   [0:0] icmp_ln87_3_fu_4390_p2;
wire   [0:0] xor_ln87_3_fu_4396_p2;
wire   [0:0] or_ln87_3_fu_4402_p2;
wire   [0:0] icmp_ln899_9_fu_4412_p2;
wire   [0:0] or_ln88_3_fu_4418_p2;
wire   [6:0] p_Result_i15_fu_4439_p4;
wire   [6:0] p_Result_i14_fu_4429_p4;
wire   [0:0] icmp_ln97_3_fu_4449_p2;
wire   [0:0] xor_ln97_10_fu_4455_p2;
wire   [0:0] or_ln97_3_fu_4461_p2;
wire   [0:0] icmp_ln899_10_fu_4472_p2;
wire   [0:0] or_ln98_3_fu_4478_p2;
wire   [0:0] icmp_ln107_3_fu_4488_p2;
wire   [0:0] xor_ln107_3_fu_4494_p2;
wire   [0:0] or_ln107_3_fu_4500_p2;
wire   [0:0] icmp_ln899_11_fu_4510_p2;
wire   [0:0] or_ln108_3_fu_4516_p2;
wire   [0:0] icmp_ln78_14_fu_4536_p2;
wire   [0:0] icmp_ln78_13_fu_4531_p2;
wire   [0:0] icmp_ln78_12_fu_4526_p2;
wire   [0:0] or_ln78_9_fu_4549_p2;
wire   [13:0] select_ln78_78_fu_4541_p3;
wire   [13:0] select_ln78_79_fu_4554_p3;
wire   [0:0] or_ln78_10_fu_4562_p2;
wire   [0:0] or_ln78_11_fu_4576_p2;
wire   [13:0] select_ln78_80_fu_4568_p3;
wire   [13:0] select_ln78_82_fu_4590_p3;
wire   [13:0] select_ln78_83_fu_4598_p3;
wire   [13:0] select_ln78_84_fu_4606_p3;
wire   [13:0] select_ln78_86_fu_4622_p3;
wire   [13:0] select_ln78_87_fu_4630_p3;
wire   [13:0] select_ln78_88_fu_4638_p3;
wire   [0:0] sB_L1_4_next_fu_4423_p2;
wire   [0:0] sB_L1_4_next_1_fu_4483_p2;
wire   [0:0] sB_L1_4_next_2_fu_4521_p2;
wire   [0:0] sB_L1_4_next_4_fu_4653_p2;
wire   [0:0] select_ln78_90_fu_4659_p3;
wire   [0:0] select_ln78_91_fu_4667_p3;
wire   [0:0] sA_L1_4_next_fu_4407_p2;
wire   [0:0] sA_L1_4_next_1_fu_4466_p2;
wire   [0:0] sA_L1_4_next_2_fu_4505_p2;
wire   [0:0] sA_L1_4_next_4_fu_4683_p2;
wire   [0:0] select_ln78_93_fu_4689_p3;
wire   [0:0] select_ln78_94_fu_4697_p3;
wire   [0:0] vB_L1_4_next_1_fu_4713_p2;
wire   [0:0] select_ln78_96_fu_4719_p3;
wire   [0:0] select_ln78_97_fu_4726_p3;
wire   [0:0] vA_L1_4_next_2_fu_4741_p2;
wire   [0:0] select_ln78_99_fu_4747_p3;
wire   [0:0] select_ln78_100_fu_4754_p3;
wire   [0:0] icmp_ln78_15_fu_4769_p2;
wire   [0:0] and_ln78_18_fu_4774_p2;
wire   [0:0] and_ln78_19_fu_4780_p2;
wire   [0:0] select_ln78_102_fu_4786_p3;
wire   [0:0] xor_ln54_8_fu_4801_p2;
wire   [0:0] or_ln54_8_fu_4807_p2;
wire   [0:0] and_ln54_8_fu_4813_p2;
wire   [0:0] xor_ln54_9_fu_4819_p2;
wire   [0:0] or_ln54_9_fu_4825_p2;
wire   [0:0] and_ln55_8_fu_4837_p2;
wire   [0:0] xor_ln55_4_fu_4843_p2;
wire   [0:0] or_ln55_4_fu_4849_p2;
wire   [0:0] xor_ln59_9_fu_4867_p2;
wire   [0:0] and_ln59_4_fu_4873_p2;
wire   [0:0] xor_ln59_8_fu_4861_p2;
wire   [0:0] xor_ln60_4_fu_4885_p2;
wire   [0:0] or_ln62_8_fu_4909_p2;
wire   [0:0] or_ln61_12_fu_4897_p2;
wire   [0:0] or_ln59_4_fu_4879_p2;
wire   [0:0] or_ln60_4_fu_4891_p2;
wire   [0:0] or_ln61_13_fu_4903_p2;
wire   [0:0] and_ln61_17_fu_4933_p2;
wire   [0:0] xor_ln61_4_fu_4921_p2;
wire   [0:0] and_ln61_18_fu_4939_p2;
wire   [0:0] and_ln61_16_fu_4927_p2;
wire   [0:0] and_ln61_19_fu_4945_p2;
wire   [0:0] or_ln62_9_fu_4915_p2;
wire   [0:0] or_ln61_14_fu_4959_p2;
wire   [2:0] select_ln61_8_fu_4951_p3;
wire   [0:0] and_ln60_4_fu_4973_p2;
wire   [0:0] or_ln60_10_fu_4987_p2;
wire   [2:0] select_ln60_8_fu_4979_p3;
wire   [2:0] select_ln61_9_fu_4965_p3;
wire   [6:0] p_Result_i17_fu_5011_p4;
wire   [6:0] p_Result_i16_fu_5001_p4;
wire   [0:0] icmp_ln87_4_fu_5021_p2;
wire   [0:0] xor_ln87_4_fu_5027_p2;
wire   [0:0] or_ln87_4_fu_5033_p2;
wire   [0:0] icmp_ln899_12_fu_5045_p2;
wire   [0:0] xor_ln88_4_fu_5051_p2;
wire   [0:0] or_ln88_4_fu_5057_p2;
wire   [6:0] p_Result_i19_fu_5079_p4;
wire   [6:0] p_Result_i18_fu_5069_p4;
wire   [0:0] icmp_ln97_4_fu_5089_p2;
wire   [0:0] xor_ln97_11_fu_5095_p2;
wire   [0:0] xor_ln97_4_fu_5101_p2;
wire   [0:0] or_ln97_4_fu_5107_p2;
wire   [0:0] icmp_ln899_13_fu_5119_p2;
wire   [0:0] or_ln98_4_fu_5125_p2;
wire   [0:0] icmp_ln107_4_fu_5137_p2;
wire   [0:0] xor_ln107_4_fu_5143_p2;
wire   [0:0] or_ln107_4_fu_5149_p2;
wire   [0:0] icmp_ln899_14_fu_5161_p2;
wire   [0:0] or_ln108_4_fu_5167_p2;
wire   [2:0] select_ln60_9_fu_4993_p3;
wire   [0:0] icmp_ln78_16_fu_5179_p2;
wire   [0:0] icmp_ln78_17_fu_5193_p2;
wire   [13:0] cm_L1_2_data_V_fu_5185_p3;
wire   [13:0] cm_L1_2_data_V_1_fu_5199_p3;
wire   [0:0] icmp_ln78_18_fu_5215_p2;
wire   [13:0] cm_L1_2_data_V_2_fu_5207_p3;
wire   [13:0] cm_L1_1_data_V_fu_5229_p3;
wire   [13:0] cm_L1_1_data_V_1_fu_5237_p3;
wire   [13:0] cm_L1_1_data_V_2_fu_5245_p3;
wire   [13:0] select_ln78_112_fu_5261_p3;
wire   [13:0] select_ln78_113_fu_5269_p3;
wire   [13:0] select_ln78_114_fu_5277_p3;
wire   [0:0] sB_L2_1_next_fu_5063_p2;
wire   [0:0] sB_L2_1_next_1_fu_5131_p2;
wire   [0:0] sB_L2_1_next_2_fu_5173_p2;
wire   [0:0] sB_L2_1_next_4_fu_5293_p2;
wire   [0:0] or_ln78_12_fu_5307_p2;
wire   [0:0] select_ln78_116_fu_5299_p3;
wire   [0:0] select_ln78_117_fu_5313_p3;
wire   [0:0] sA_L2_1_next_fu_5039_p2;
wire   [0:0] sA_L2_1_next_1_fu_5113_p2;
wire   [0:0] sA_L2_1_next_2_fu_5155_p2;
wire   [0:0] sA_L2_1_next_4_fu_5329_p2;
wire   [0:0] select_ln78_119_fu_5335_p3;
wire   [0:0] select_ln78_120_fu_5343_p3;
wire   [0:0] valid_L1_2_fu_5359_p2;
wire   [0:0] valid_L1_2_1_fu_5365_p3;
wire   [0:0] valid_L1_2_2_fu_5373_p3;
wire   [0:0] valid_L1_1_fu_5389_p2;
wire   [0:0] valid_L1_1_1_fu_5395_p3;
wire   [0:0] valid_L1_1_2_fu_5403_p3;
wire   [0:0] icmp_ln78_19_fu_5419_p2;
wire   [0:0] and_ln78_24_fu_5425_p2;
wire   [0:0] and_ln78_25_fu_5431_p2;
wire   [0:0] select_ln78_128_fu_5437_p3;
wire   [0:0] xor_ln54_10_fu_5453_p2;
wire   [0:0] or_ln54_10_fu_5459_p2;
wire   [0:0] and_ln54_10_fu_5465_p2;
wire   [0:0] xor_ln54_11_fu_5471_p2;
wire   [0:0] or_ln54_11_fu_5477_p2;
wire   [0:0] and_ln55_10_fu_5489_p2;
wire   [0:0] xor_ln55_5_fu_5495_p2;
wire   [0:0] or_ln55_5_fu_5501_p2;
wire   [0:0] xor_ln59_11_fu_5519_p2;
wire   [0:0] and_ln59_5_fu_5525_p2;
wire   [0:0] xor_ln59_10_fu_5513_p2;
wire   [0:0] xor_ln60_5_fu_5537_p2;
wire   [0:0] or_ln62_10_fu_5561_p2;
wire   [0:0] or_ln61_15_fu_5549_p2;
wire   [0:0] or_ln59_5_fu_5531_p2;
wire   [0:0] or_ln60_5_fu_5543_p2;
wire   [0:0] or_ln61_16_fu_5555_p2;
wire   [0:0] and_ln61_21_fu_5585_p2;
wire   [0:0] xor_ln61_5_fu_5573_p2;
wire   [0:0] and_ln61_22_fu_5591_p2;
wire   [0:0] and_ln61_20_fu_5579_p2;
wire   [0:0] and_ln61_23_fu_5597_p2;
wire   [0:0] or_ln62_11_fu_5567_p2;
wire   [0:0] or_ln61_17_fu_5611_p2;
wire   [2:0] select_ln61_10_fu_5603_p3;
wire   [0:0] and_ln60_5_fu_5625_p2;
wire   [0:0] or_ln60_11_fu_5639_p2;
wire   [2:0] select_ln60_10_fu_5631_p3;
wire   [2:0] select_ln61_11_fu_5617_p3;
wire   [6:0] p_Result_i21_fu_5663_p4;
wire   [6:0] p_Result_i20_fu_5653_p4;
wire   [0:0] icmp_ln87_5_fu_5673_p2;
wire   [0:0] xor_ln87_5_fu_5679_p2;
wire   [0:0] or_ln87_5_fu_5685_p2;
wire   [0:0] icmp_ln899_15_fu_5697_p2;
wire   [0:0] xor_ln88_5_fu_5703_p2;
wire   [0:0] or_ln88_5_fu_5709_p2;
wire   [6:0] p_Result_i23_fu_5731_p4;
wire   [6:0] p_Result_i22_fu_5721_p4;
wire   [0:0] icmp_ln97_5_fu_5741_p2;
wire   [0:0] xor_ln97_12_fu_5747_p2;
wire   [0:0] xor_ln97_5_fu_5753_p2;
wire   [0:0] or_ln97_5_fu_5759_p2;
wire   [0:0] icmp_ln899_16_fu_5771_p2;
wire   [0:0] or_ln98_5_fu_5777_p2;
wire   [0:0] icmp_ln107_5_fu_5789_p2;
wire   [0:0] xor_ln107_5_fu_5795_p2;
wire   [0:0] or_ln107_5_fu_5801_p2;
wire   [0:0] icmp_ln899_17_fu_5813_p2;
wire   [0:0] or_ln108_5_fu_5819_p2;
wire   [2:0] select_ln60_11_fu_5645_p3;
wire   [0:0] icmp_ln78_20_fu_5831_p2;
wire   [0:0] icmp_ln78_21_fu_5845_p2;
wire   [13:0] cm_L1_4_data_V_fu_5837_p3;
wire   [13:0] cm_L1_4_data_V_1_fu_5851_p3;
wire   [0:0] icmp_ln78_22_fu_5867_p2;
wire   [13:0] cm_L1_4_data_V_2_fu_5859_p3;
wire   [13:0] cm_L1_3_data_V_fu_5881_p3;
wire   [13:0] cm_L1_3_data_V_1_fu_5889_p3;
wire   [13:0] cm_L1_3_data_V_2_fu_5897_p3;
wire   [13:0] select_ln78_138_fu_5913_p3;
wire   [13:0] select_ln78_139_fu_5921_p3;
wire   [13:0] select_ln78_140_fu_5929_p3;
wire   [0:0] sB_L2_2_next_fu_5715_p2;
wire   [0:0] sB_L2_2_next_1_fu_5783_p2;
wire   [0:0] sB_L2_2_next_2_fu_5825_p2;
wire   [0:0] sB_L2_2_next_4_fu_5945_p2;
wire   [0:0] or_ln78_13_fu_5959_p2;
wire   [0:0] select_ln78_142_fu_5951_p3;
wire   [0:0] select_ln78_143_fu_5965_p3;
wire   [0:0] sA_L2_2_next_fu_5691_p2;
wire   [0:0] sA_L2_2_next_1_fu_5765_p2;
wire   [0:0] sA_L2_2_next_2_fu_5807_p2;
wire   [0:0] sA_L2_2_next_4_fu_5981_p2;
wire   [0:0] select_ln78_145_fu_5987_p3;
wire   [0:0] select_ln78_146_fu_5995_p3;
wire   [0:0] valid_L1_4_fu_6011_p2;
wire   [0:0] valid_L1_4_1_fu_6017_p3;
wire   [0:0] valid_L1_4_2_fu_6025_p3;
wire   [0:0] valid_L1_3_fu_6041_p2;
wire   [0:0] valid_L1_3_1_fu_6047_p3;
wire   [0:0] valid_L1_3_2_fu_6055_p3;
wire   [0:0] icmp_ln78_23_fu_6071_p2;
wire   [0:0] and_ln78_30_fu_6077_p2;
wire   [0:0] and_ln78_31_fu_6083_p2;
wire   [0:0] select_ln78_154_fu_6089_p3;
wire   [0:0] xor_ln54_12_fu_6128_p2;
wire   [0:0] or_ln54_12_fu_6134_p2;
wire   [0:0] xor_ln55_6_fu_6145_p2;
wire   [0:0] or_ln55_6_fu_6151_p2;
wire   [0:0] or_ln61_18_fu_6176_p2;
wire   [0:0] xor_ln61_6_fu_6180_p2;
wire   [0:0] or_ln59_6_fu_6162_p2;
wire   [0:0] or_ln61_19_fu_6186_p2;
wire   [0:0] xor_ln59_12_fu_6200_p2;
wire   [0:0] and_ln61_24_fu_6206_p2;
wire   [2:0] select_ln62_fu_6192_p3;
wire   [2:0] select_ln59_fu_6168_p3;
wire   [2:0] select_ln61_12_fu_6212_p3;
wire   [6:0] p_Result_i25_fu_6228_p4;
wire   [0:0] icmp_ln87_6_fu_6238_p2;
wire   [0:0] xor_ln87_6_fu_6243_p2;
wire   [0:0] or_ln87_6_fu_6249_p2;
wire   [0:0] icmp_ln899_18_fu_6260_p2;
wire   [0:0] xor_ln88_6_fu_6265_p2;
wire   [0:0] or_ln88_6_fu_6270_p2;
wire   [6:0] p_Result_i26_fu_6282_p4;
wire   [0:0] icmp_ln97_6_fu_6292_p2;
wire   [0:0] xor_ln97_13_fu_6297_p2;
wire   [0:0] xor_ln97_6_fu_6303_p2;
wire   [0:0] or_ln97_6_fu_6308_p2;
wire   [0:0] icmp_ln899_19_fu_6320_p2;
wire   [0:0] or_ln98_6_fu_6325_p2;
wire   [0:0] icmp_ln107_6_fu_6336_p2;
wire   [0:0] xor_ln107_6_fu_6340_p2;
wire   [0:0] or_ln107_6_fu_6346_p2;
wire   [0:0] icmp_ln899_20_fu_6357_p2;
wire   [0:0] or_ln108_6_fu_6361_p2;
wire   [2:0] select_ln59_1_fu_6220_p3;
wire   [0:0] icmp_ln78_24_fu_6372_p2;
wire   [0:0] icmp_ln78_25_fu_6386_p2;
wire   [13:0] cm_L2_2_data_V_fu_6378_p3;
wire   [0:0] icmp_ln78_26_fu_6399_p2;
wire   [13:0] cm_L2_2_data_V_1_fu_6392_p3;
wire   [13:0] cm_L2_2_data_V_2_fu_6405_p3;
wire   [13:0] cm_L2_1_data_V_fu_6420_p3;
wire   [13:0] cm_L2_1_data_V_1_fu_6428_p3;
wire   [13:0] cm_L2_1_data_V_2_fu_6435_p3;
wire   [13:0] select_ln78_164_fu_6450_p3;
wire   [13:0] select_ln78_165_fu_6458_p3;
wire   [13:0] select_ln78_166_fu_6466_p3;
wire   [0:0] valid_L2_2_fu_6482_p2;
wire   [0:0] valid_L2_2_1_fu_6488_p3;
wire   [0:0] valid_L2_2_2_fu_6495_p3;
wire   [0:0] valid_L2_1_fu_6510_p2;
wire   [0:0] valid_L2_1_1_fu_6516_p3;
wire   [0:0] valid_L2_1_2_fu_6523_p3;
wire   [0:0] icmp_ln78_27_fu_6538_p2;
wire   [0:0] and_ln78_34_fu_6544_p2;
wire   [0:0] and_ln78_35_fu_6550_p2;
wire   [0:0] select_ln78_174_fu_6556_p3;
wire   [0:0] sA_L3_next_fu_6255_p2;
wire   [0:0] sA_L3_next_1_fu_6314_p2;
wire   [0:0] sA_L3_next_2_fu_6352_p2;
wire   [0:0] sA_L3_next_4_fu_6572_p2;
wire   [0:0] or_ln78_14_fu_6586_p2;
wire   [0:0] select_ln78_176_fu_6578_p3;
wire   [0:0] select_ln78_177_fu_6592_p3;
wire   [0:0] sB_L3_next_fu_6276_p2;
wire   [0:0] sB_L3_next_1_fu_6331_p2;
wire   [0:0] sB_L3_next_2_fu_6367_p2;
wire   [0:0] sB_L3_next_4_fu_6608_p2;
wire   [0:0] select_ln78_179_fu_6614_p3;
wire   [0:0] select_ln78_180_fu_6622_p3;
wire   [9:0] tmp_2_fu_6652_p3;
wire   [9:0] tmp_10_fu_6665_p3;
wire   [0:0] icmp_ln883_fu_6678_p2;
wire   [9:0] proj_phid_V_fu_6744_p4;
wire  signed [6:0] ret_V_fu_6766_p0;
wire  signed [9:0] ret_V_fu_6766_p1;
wire  signed [8:0] proj_zd_V_fu_6754_p1;
wire   [16:0] ret_V_fu_6766_p2;
wire  signed [15:0] grp_fu_7104_p3;
wire   [10:0] phi_corr_V_fu_6780_p4;
wire  signed [16:0] sext_ln1503_fu_6799_p1;
wire   [16:0] proj_phi_V_fu_6734_p4;
wire   [16:0] stub_phi_V_fu_6714_p4;
wire   [16:0] add_ln1503_fu_6813_p2;
wire  signed [8:0] sext_ln1354_fu_6842_p1;
wire  signed [8:0] sext_ln1503_1_fu_6839_p1;
wire   [8:0] add_ln1354_fu_6848_p2;
wire  signed [9:0] sext_ln1354_1_fu_6845_p1;
wire  signed [9:0] sext_ln1354_3_fu_6854_p1;
wire   [16:0] sub_ln214_fu_6872_p2;
wire   [13:0] delta_z_fact_V_fu_6864_p3;
wire   [13:0] zext_ln887_fu_6883_p1;
wire   [8:0] zext_ln215_fu_6893_p1;
wire   [8:0] ret_V_3_fu_6897_p2;
wire  signed [13:0] sext_ln1354_2_fu_6903_p1;
wire   [13:0] tmp_1_fu_6934_p4;
wire   [11:0] fm_phi_V_fu_6928_p1;
wire   [8:0] fm_z_V_fu_6931_p1;
wire   [16:0] zext_ln321_fu_6957_p1;
wire   [16:0] best_delta_phi_V_fu_6960_p3;
wire   [0:0] icmp_ln899_21_fu_6967_p2;
wire   [0:0] or_ln824_fu_6972_p2;
wire   [51:0] bestmatch_next_data_V_fu_6943_p7;
wire   [16:0] select_ln824_fu_6977_p3;
wire   [51:0] select_ln824_1_fu_6984_p3;
wire   [2:0] select_ln824_2_fu_6992_p3;
wire   [0:0] and_ln835_fu_7021_p2;
wire   [0:0] xor_ln835_fu_7025_p2;
wire   [0:0] xor_ln214_fu_7062_p2;
wire   [6:0] select_ln214_fu_7068_p3;
wire   [6:0] add_ln214_fu_7076_p2;
wire   [7:0] tmp_13_fu_7082_p3;
wire   [6:0] zext_ln214_fu_7058_p1;
wire   [10:0] grp_fu_7104_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_766;
reg    ap_condition_51;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

MatchCalculator_L5PHIB_LUT_matchcut_phi1 #(
    .DataWidth( 10 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_phi1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_phi1_address0),
    .ce0(LUT_matchcut_phi1_ce0),
    .q0(LUT_matchcut_phi1_q0)
);

MatchCalculator_L5PHIB_LUT_matchcut_z2 #(
    .DataWidth( 8 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_z2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_z2_address0),
    .ce0(LUT_matchcut_z2_ce0),
    .q0(LUT_matchcut_z2_q0)
);

MatchCalculator_L5PHIB_mac_muladd_7s_9s_11ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
MatchCalculator_L5PHIB_mac_muladd_7s_9s_11ns_16_1_1_U1(
    .din0(stub_r_V_fu_6694_p4),
    .din1(proj_zd_V_fu_6754_p1),
    .din2(grp_fu_7104_p2),
    .dout(grp_fu_7104_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_0_08_reg_682 <= select_ln554_reg_7137;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_0_08_reg_682 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_1_07_reg_696 <= select_ln554_1_reg_7142;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_1_07_reg_696 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_2_06_reg_710 <= select_ln554_2_reg_7147;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_2_06_reg_710 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_3_05_reg_724 <= select_ln554_3_reg_7152;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_3_05_reg_724 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_4_04_reg_738 <= select_ln554_4_reg_7157;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_4_04_reg_738 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_5_03_reg_752 <= select_ln554_5_reg_7162;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_5_03_reg_752 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_6_02_reg_766 <= select_ln554_6_reg_7167;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_6_02_reg_766 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_7_01_reg_780 <= select_ln554_7_reg_7172;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_V_7_01_reg_780 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_51)) begin
        if ((ap_phi_mux_do_init_phi_fu_516_p6 == 1'd0)) begin
            bx_V92_phi_reg_806 <= ap_phi_mux_bx_V92_rewind_phi_fu_546_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_516_p6 == 1'd1)) begin
            bx_V92_phi_reg_806 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V92_phi_reg_806 <= ap_phi_reg_pp0_iter0_bx_V92_phi_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V39_reg_1344 <= cm_L1_1_next_data_V_reg_7589;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V39_reg_1344 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_231_reg_1456 <= tmpB_L1_1_data_V_reg_7579;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V_231_reg_1456 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V38_reg_1358 <= cm_L1_2_next_data_V_reg_7629;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V38_reg_1358 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_230_reg_1470 <= tmpB_L1_2_data_V_reg_7619;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V_230_reg_1470 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V37_reg_1372 <= cm_L1_3_next_data_V_reg_7669;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V37_reg_1372 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_229_reg_1484 <= tmpB_L1_3_data_V_reg_7659;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V_229_reg_1484 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V36_reg_1386 <= cm_L1_4_next_data_V_reg_7709;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V36_reg_1386 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_228_reg_1498 <= tmpB_L1_4_data_V_reg_7699;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V_228_reg_1498 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V27_reg_1512 <= cm_L2_1_next_data_V_reg_7759;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V27_reg_1512 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V_223_reg_1568 <= tmpB_L2_1_data_V_reg_7749;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V_223_reg_1568 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V26_reg_1526 <= cm_L2_2_next_data_V_reg_7818;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V26_reg_1526 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_2_next_data_V_222_reg_1582 <= tmpB_L2_2_data_V_reg_7808;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V_222_reg_1582 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V18_reg_1694 <= cm_L3_next_data_V_reg_7893;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V18_reg_1694 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V_220_reg_1680 <= tmpB_L3_data_V_reg_7883;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V_220_reg_1680 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_512 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_512 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign51_reg_1075 <= read_L1_1_fu_4831_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign51_reg_1075 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_150_reg_1089 <= read_L1_2_fu_4855_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_150_reg_1089 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_249_reg_1103 <= read_L1_3_fu_5483_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_249_reg_1103 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_348_reg_1117 <= read_L1_4_fu_5507_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_348_reg_1117 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_469_reg_1330 <= read_L2_1_fu_6140_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_469_reg_1330 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_570_reg_1316 <= read_L2_2_fu_6157_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_570_reg_1316 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0154_0_i42_reg_1708 <= ap_phi_mux_p_0154_2_i_phi_fu_1755_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0154_0_i42_reg_1708 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0992_0_i41_reg_1722 <= ap_phi_mux_p_0992_2_i_phi_fu_1740_p6;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_0992_0_i41_reg_1722 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_1433_reg_1428 <= tmpA_L1_3_data_V_reg_7664;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_1433_reg_1428 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2032_reg_1442 <= tmpA_L1_4_data_V_reg_7704;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2032_reg_1442 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2625_reg_1540 <= tmpA_L2_1_data_V_reg_7754;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2625_reg_1540 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_3024_reg_1554 <= tmpA_L2_2_data_V_reg_7813;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_3024_reg_1554 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_335_reg_1400 <= tmpA_L1_1_data_V_reg_7584;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_335_reg_1400 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_3421_reg_1666 <= tmpA_L3_data_V_reg_7888;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_3421_reg_1666 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_834_reg_1414 <= tmpA_L1_2_data_V_reg_7624;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_834_reg_1414 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_51)) begin
        if ((ap_phi_mux_do_init_phi_fu_516_p6 == 1'd0)) begin
            p_phi_reg_794 <= ap_phi_mux_p_rewind_phi_fu_532_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_516_p6 == 1'd1)) begin
            p_phi_reg_794 <= trunc_ln209_fu_1766_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_794 <= ap_phi_reg_pp0_iter0_p_phi_reg_794;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_0_016_reg_570 <= read_0_fu_2227_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_0_016_reg_570 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_1_015_reg_584 <= read_1_fu_2251_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_1_015_reg_584 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_2_014_reg_598 <= read_2_fu_2447_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_2_014_reg_598 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_3_013_reg_612 <= read_3_fu_2471_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_3_013_reg_612 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_4_012_reg_626 <= read_4_fu_2667_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_4_012_reg_626 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_5_011_reg_640 <= read_5_fu_2691_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_5_011_reg_640 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_6_010_reg_654 <= read_6_fu_2887_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_6_010_reg_654 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_7_09_reg_668 <= read_7_fu_2911_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read_7_09_reg_668 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_1_next_361_reg_925 <= sA_L1_1_fu_3412_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_1_next_361_reg_925 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_2_next_362_reg_910 <= sA_L1_2_fu_3843_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_2_next_362_reg_910 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_3_next_363_reg_895 <= sA_L1_3_fu_4274_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_3_next_363_reg_895 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_4_next_364_reg_880 <= sA_L1_4_fu_4705_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_4_next_364_reg_880 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_1_next_377_reg_1218 <= sA_L2_1_reg_7771;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_1_next_377_reg_1218 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_2_next_378_reg_1204 <= sA_L2_2_reg_7830;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_2_next_378_reg_1204 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sA_L3_next_384_reg_1610 <= sA_L3_reg_7914;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L3_next_384_reg_1610 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_1_next_365_reg_865 <= sB_L1_1_fu_3382_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_1_next_365_reg_865 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_2_next_366_reg_850 <= sB_L1_2_fu_3813_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_2_next_366_reg_850 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_3_next_367_reg_835 <= sB_L1_3_fu_4244_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_3_next_367_reg_835 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_4_next_368_reg_820 <= sB_L1_4_fu_4675_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_4_next_368_reg_820 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_1_next_379_reg_1190 <= sB_L2_1_reg_7766;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_1_next_379_reg_1190 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_2_next_380_reg_1176 <= sB_L2_2_reg_7825;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_2_next_380_reg_1176 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sB_L3_next_385_reg_1596 <= sB_L3_reg_7919;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L3_next_385_reg_1596 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V43_reg_556 <= t_V_reg_7318;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V43_reg_556 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_1_next_353_reg_1045 <= vA_L1_1_fu_3468_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_1_next_353_reg_1045 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_2_next_354_reg_1030 <= vA_L1_2_fu_3899_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_2_next_354_reg_1030 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_3_next_355_reg_1015 <= vA_L1_3_fu_4330_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_3_next_355_reg_1015 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_4_next_356_reg_1000 <= vA_L1_4_fu_4761_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_4_next_356_reg_1000 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_1_next_173_reg_1274 <= vA_L2_1_reg_7781;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_1_next_173_reg_1274 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_2_next_174_reg_1260 <= vA_L2_2_reg_7840;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_2_next_174_reg_1260 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vA_L3_next_182_reg_1638 <= vA_L3_reg_7903;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L3_next_182_reg_1638 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next47_reg_1131 <= valid_L1_1_4_fu_3500_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next47_reg_1131 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_157_reg_985 <= vB_L1_1_fu_3440_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next_157_reg_985 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next46_reg_1146 <= valid_L1_2_4_fu_3931_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next46_reg_1146 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_158_reg_970 <= vB_L1_2_fu_3871_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next_158_reg_970 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next45_reg_1161 <= valid_L1_3_4_fu_4362_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next45_reg_1161 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_159_reg_955 <= vB_L1_3_fu_4302_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next_159_reg_955 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next52_reg_1060 <= valid_L1_4_4_fu_4793_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next52_reg_1060 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_160_reg_940 <= vB_L1_4_fu_4733_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next_160_reg_940 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next71_reg_1302 <= valid_L2_1_4_reg_7786;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next71_reg_1302 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next_175_reg_1246 <= vB_L2_1_reg_7776;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next_175_reg_1246 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next72_reg_1288 <= valid_L2_2_4_reg_7845;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next72_reg_1288 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next_176_reg_1232 <= vB_L2_2_reg_7835;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next_176_reg_1232 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next81_reg_1652 <= valid_L3_reg_7908;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next81_reg_1652 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next_183_reg_1624 <= vB_L3_reg_7898;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next_183_reg_1624 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (newtracklet_reg_7939_pp0_iter5_reg == 1'd1))) begin
        LUT_matchcut_phi1_load_reg_8008 <= LUT_matchcut_phi1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        absval_V_reg_8002 <= absval_V_fu_6877_p3;
        bx_V92_phi_reg_806_pp0_iter2_reg <= bx_V92_phi_reg_806_pp0_iter1_reg;
        bx_V92_phi_reg_806_pp0_iter3_reg <= bx_V92_phi_reg_806_pp0_iter2_reg;
        bx_V92_phi_reg_806_pp0_iter4_reg <= bx_V92_phi_reg_806_pp0_iter3_reg;
        bx_V92_phi_reg_806_pp0_iter5_reg <= bx_V92_phi_reg_806_pp0_iter4_reg;
        delta_phi_V_reg_7975 <= delta_phi_V_fu_6819_p2;
        delta_phi_V_reg_7975_pp0_iter6_reg <= delta_phi_V_reg_7975;
        delta_z_V_reg_7997 <= delta_z_V_fu_6858_p2;
        icmp_ln453_reg_7323_pp0_iter2_reg <= icmp_ln453_reg_7323_pp0_iter1_reg;
        icmp_ln453_reg_7323_pp0_iter3_reg <= icmp_ln453_reg_7323_pp0_iter2_reg;
        icmp_ln453_reg_7323_pp0_iter4_reg <= icmp_ln453_reg_7323_pp0_iter3_reg;
        icmp_ln453_reg_7323_pp0_iter5_reg <= icmp_ln453_reg_7323_pp0_iter4_reg;
        icmp_ln453_reg_7323_pp0_iter6_reg <= icmp_ln453_reg_7323_pp0_iter5_reg;
        icmp_ln879_reg_7313_pp0_iter2_reg <= icmp_ln879_reg_7313_pp0_iter1_reg;
        icmp_ln887_8_reg_8013 <= icmp_ln887_8_fu_6887_p2;
        icmp_ln891_reg_8021 <= icmp_ln891_fu_6907_p2;
        newtracklet_reg_7939 <= newtracklet_fu_6684_p2;
        newtracklet_reg_7939_pp0_iter4_reg <= newtracklet_reg_7939;
        newtracklet_reg_7939_pp0_iter5_reg <= newtracklet_reg_7939_pp0_iter4_reg;
        newtracklet_reg_7939_pp0_iter6_reg <= newtracklet_reg_7939_pp0_iter5_reg;
        p_Result_i24_reg_7857 <= {{cm_L2_1_next_data_V_fu_5285_p3[13:7]}};
        p_Result_i27_reg_7865 <= {{cm_L2_2_next_data_V_fu_5937_p3[13:7]}};
        p_phi_reg_794_pp0_iter2_reg <= p_phi_reg_794_pp0_iter1_reg;
        p_phi_reg_794_pp0_iter3_reg <= p_phi_reg_794_pp0_iter2_reg;
        p_phi_reg_794_pp0_iter4_reg <= p_phi_reg_794_pp0_iter3_reg;
        p_phi_reg_794_pp0_iter5_reg <= p_phi_reg_794_pp0_iter4_reg;
        p_phi_reg_794_pp0_iter6_reg <= p_phi_reg_794_pp0_iter5_reg;
        proj_data_V_reg_7945 <= allproj_dataarray_data_V_q0;
        proj_data_V_reg_7945_pp0_iter6_reg <= proj_data_V_reg_7945;
        projseed_next_V_reg_7960 <= {{allproj_dataarray_data_V_q0[57:55]}};
        projseed_next_V_reg_7960_pp0_iter6_reg <= projseed_next_V_reg_7960;
        stub_r_V_reg_7950 <= {{allstub_dataarray_data_V_q0[35:29]}};
        stub_r_V_reg_7950_pp0_iter6_reg <= stub_r_V_reg_7950;
        stub_z_V_reg_7955 <= {{allstub_dataarray_data_V_q0[28:21]}};
        stubid_V_reg_7924 <= stubid_V_fu_6648_p1;
        stubid_V_reg_7924_pp0_iter4_reg <= stubid_V_reg_7924;
        stubid_V_reg_7924_pp0_iter5_reg <= stubid_V_reg_7924_pp0_iter4_reg;
        stubid_V_reg_7924_pp0_iter6_reg <= stubid_V_reg_7924_pp0_iter5_reg;
        tmp_11_reg_7965 <= {{grp_fu_7104_p3[15:10]}};
        tmp_12_reg_7970 <= {{allproj_dataarray_data_V_q0[26:19]}};
        tmp_14_reg_7982 <= delta_phi_V_fu_6819_p2[32'd16];
        valid_L3_reg_7908_pp0_iter4_reg <= valid_L3_reg_7908;
        valid_L3_reg_7908_pp0_iter5_reg <= valid_L3_reg_7908_pp0_iter4_reg;
        valid_L3_reg_7908_pp0_iter6_reg <= valid_L3_reg_7908_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln60_1_reg_7458 <= and_ln60_1_fu_2589_p2;
        and_ln60_2_reg_7505 <= and_ln60_2_fu_2809_p2;
        and_ln60_3_reg_7552 <= and_ln60_3_fu_3029_p2;
        and_ln60_reg_7411 <= and_ln60_fu_2369_p2;
        bx_V92_phi_reg_806_pp0_iter1_reg <= bx_V92_phi_reg_806;
        icmp_ln453_reg_7323 <= icmp_ln453_fu_2159_p2;
        icmp_ln453_reg_7323_pp0_iter1_reg <= icmp_ln453_reg_7323;
        icmp_ln879_reg_7313 <= icmp_ln879_fu_2147_p2;
        icmp_ln879_reg_7313_pp0_iter1_reg <= icmp_ln879_reg_7313;
        icmp_ln887_1_reg_7229 <= icmp_ln887_1_fu_2063_p2;
        icmp_ln887_2_reg_7241 <= icmp_ln887_2_fu_2075_p2;
        icmp_ln887_3_reg_7253 <= icmp_ln887_3_fu_2087_p2;
        icmp_ln887_4_reg_7265 <= icmp_ln887_4_fu_2099_p2;
        icmp_ln887_5_reg_7277 <= icmp_ln887_5_fu_2111_p2;
        icmp_ln887_6_reg_7289 <= icmp_ln887_6_fu_2123_p2;
        icmp_ln887_7_reg_7301 <= icmp_ln887_7_fu_2135_p2;
        icmp_ln887_reg_7217 <= icmp_ln887_fu_2051_p2;
        icmp_ln895_1_reg_7235 <= icmp_ln895_1_fu_2069_p2;
        icmp_ln895_2_reg_7247 <= icmp_ln895_2_fu_2081_p2;
        icmp_ln895_3_reg_7259 <= icmp_ln895_3_fu_2093_p2;
        icmp_ln895_4_reg_7271 <= icmp_ln895_4_fu_2105_p2;
        icmp_ln895_5_reg_7283 <= icmp_ln895_5_fu_2117_p2;
        icmp_ln895_6_reg_7295 <= icmp_ln895_6_fu_2129_p2;
        icmp_ln895_7_reg_7307 <= icmp_ln895_7_fu_2141_p2;
        icmp_ln895_reg_7223 <= icmp_ln895_fu_2057_p2;
        p_phi_reg_794_pp0_iter1_reg <= p_phi_reg_794;
        select_ln60_1_reg_7418 <= select_ln60_1_fu_2389_p3;
        select_ln60_3_reg_7465 <= select_ln60_3_fu_2609_p3;
        select_ln60_5_reg_7512 <= select_ln60_5_fu_2829_p3;
        select_ln60_7_reg_7559 <= select_ln60_7_fu_3049_p3;
        valid1_reg_7327 <= valid1_fu_2165_p2;
        valid2_reg_7335 <= valid2_fu_2169_p2;
        valid3_reg_7343 <= valid3_fu_2173_p2;
        valid4_reg_7351 <= valid4_fu_2177_p2;
        valid5_reg_7359 <= valid5_fu_2181_p2;
        valid6_reg_7367 <= valid6_fu_2185_p2;
        valid7_reg_7375 <= valid7_fu_2189_p2;
        valid8_reg_7383 <= valid8_fu_2193_p2;
        xor_ln54_1_reg_7391 <= xor_ln54_1_fu_2215_p2;
        xor_ln54_3_reg_7438 <= xor_ln54_3_fu_2435_p2;
        xor_ln54_5_reg_7485 <= xor_ln54_5_fu_2655_p2;
        xor_ln54_7_reg_7532 <= xor_ln54_7_fu_2875_p2;
        xor_ln55_1_reg_7448 <= xor_ln55_1_fu_2459_p2;
        xor_ln55_2_reg_7495 <= xor_ln55_2_fu_2679_p2;
        xor_ln55_3_reg_7542 <= xor_ln55_3_fu_2899_p2;
        xor_ln55_reg_7401 <= xor_ln55_fu_2239_p2;
        xor_ln88_1_reg_7473 <= xor_ln88_1_fu_2621_p2;
        xor_ln88_2_reg_7520 <= xor_ln88_2_fu_2841_p2;
        xor_ln88_3_reg_7567 <= xor_ln88_3_fu_3061_p2;
        xor_ln88_reg_7426 <= xor_ln88_fu_2401_p2;
        xor_ln97_1_reg_7479 <= xor_ln97_1_fu_2631_p2;
        xor_ln97_2_reg_7526 <= xor_ln97_2_fu_2851_p2;
        xor_ln97_3_reg_7573 <= xor_ln97_3_fu_3071_p2;
        xor_ln97_reg_7432 <= xor_ln97_fu_2411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        best_delta_phi_V_017_fu_218 <= select_ln887_fu_6999_p3;
        bestmatch_next_01819_fu_222 <= select_ln887_1_fu_7006_p3;
        p_01074_01550_i44_fu_230 <= select_ln887_2_fu_7014_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V92_rewind_reg_542 <= bx_V92_phi_reg_806;
        p_rewind_reg_528 <= p_phi_reg_794;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V92_phi_reg_806_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cm_L1_1_next_data_V_reg_7589 <= cm_L1_1_next_data_V_fu_3352_p3;
        cm_L1_2_next_data_V_reg_7629 <= cm_L1_2_next_data_V_fu_3783_p3;
        cm_L1_3_next_data_V_reg_7669 <= cm_L1_3_next_data_V_fu_4214_p3;
        cm_L1_4_next_data_V_reg_7709 <= cm_L1_4_next_data_V_fu_4645_p3;
        cm_L2_1_next_data_V_reg_7759 <= cm_L2_1_next_data_V_fu_5285_p3;
        cm_L2_2_next_data_V_reg_7818 <= cm_L2_2_next_data_V_fu_5937_p3;
        sA_L2_1_reg_7771 <= sA_L2_1_fu_5351_p3;
        sA_L2_2_reg_7830 <= sA_L2_2_fu_6003_p3;
        sB_L2_1_reg_7766 <= sB_L2_1_fu_5321_p3;
        sB_L2_2_reg_7825 <= sB_L2_2_fu_5973_p3;
        tmpA_L1_1_data_V_reg_7584 <= tmpA_L1_1_data_V_fu_3321_p3;
        tmpA_L1_2_data_V_reg_7624 <= tmpA_L1_2_data_V_fu_3752_p3;
        tmpA_L1_3_data_V_reg_7664 <= tmpA_L1_3_data_V_fu_4183_p3;
        tmpA_L1_4_data_V_reg_7704 <= tmpA_L1_4_data_V_fu_4614_p3;
        tmpA_L2_1_data_V_reg_7754 <= tmpA_L2_1_data_V_fu_5253_p3;
        tmpA_L2_2_data_V_reg_7813 <= tmpA_L2_2_data_V_fu_5905_p3;
        tmpB_L1_1_data_V_reg_7579 <= tmpB_L1_1_data_V_fu_3289_p3;
        tmpB_L1_2_data_V_reg_7619 <= tmpB_L1_2_data_V_fu_3720_p3;
        tmpB_L1_3_data_V_reg_7659 <= tmpB_L1_3_data_V_fu_4151_p3;
        tmpB_L1_4_data_V_reg_7699 <= tmpB_L1_4_data_V_fu_4582_p3;
        tmpB_L2_1_data_V_reg_7749 <= tmpB_L2_1_data_V_fu_5221_p3;
        tmpB_L2_2_data_V_reg_7808 <= tmpB_L2_2_data_V_fu_5873_p3;
        vA_L2_1_reg_7781 <= vA_L2_1_fu_5411_p3;
        vA_L2_2_reg_7840 <= vA_L2_2_fu_6063_p3;
        vB_L2_1_reg_7776 <= vB_L2_1_fu_5381_p3;
        vB_L2_2_reg_7835 <= vB_L2_2_fu_6033_p3;
        valid_L2_1_4_reg_7786 <= valid_L2_1_4_fu_5445_p3;
        valid_L2_2_4_reg_7845 <= valid_L2_2_4_fu_6097_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L3_next_data_V_reg_7893 <= cm_L3_next_data_V_fu_6474_p3;
        id_V_fu_226 <= {{cm_L3_next_data_V_fu_6474_p3[13:7]}};
        sA_L3_reg_7914 <= sA_L3_fu_6600_p3;
        sB_L3_reg_7919 <= sB_L3_fu_6630_p3;
        tmpA_L3_data_V_reg_7888 <= tmpA_L3_data_V_fu_6443_p3;
        tmpB_L3_data_V_reg_7883 <= tmpB_L3_data_V_fu_6412_p3;
        vA_L3_reg_7903 <= vA_L3_fu_6531_p3;
        vB_L3_reg_7898 <= vB_L3_fu_6502_p3;
        valid_L3_reg_7908 <= valid_L3_fu_6564_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln554_1_reg_7142 <= select_ln554_1_fu_1855_p3;
        select_ln554_2_reg_7147 <= select_ln554_2_fu_1869_p3;
        select_ln554_3_reg_7152 <= select_ln554_3_fu_1883_p3;
        select_ln554_4_reg_7157 <= select_ln554_4_fu_1897_p3;
        select_ln554_5_reg_7162 <= select_ln554_5_fu_1911_p3;
        select_ln554_6_reg_7167 <= select_ln554_6_fu_1925_p3;
        select_ln554_7_reg_7172 <= select_ln554_7_fu_1939_p3;
        select_ln554_reg_7137 <= select_ln554_fu_1841_p3;
        t_V_reg_7318 <= t_V_fu_2153_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_phi1_ce0 = 1'b1;
    end else begin
        LUT_matchcut_phi1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        LUT_matchcut_z2_ce0 = 1'b1;
    end else begin
        LUT_matchcut_z2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allproj_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allproj_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        allstub_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allstub_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_0_08_phi_fu_686_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_0_08_phi_fu_686_p6 = select_ln554_reg_7137;
        end else begin
            ap_phi_mux_addr_V_0_08_phi_fu_686_p6 = addr_V_0_08_reg_682;
        end
    end else begin
        ap_phi_mux_addr_V_0_08_phi_fu_686_p6 = addr_V_0_08_reg_682;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_1_07_phi_fu_700_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_1_07_phi_fu_700_p6 = select_ln554_1_reg_7142;
        end else begin
            ap_phi_mux_addr_V_1_07_phi_fu_700_p6 = addr_V_1_07_reg_696;
        end
    end else begin
        ap_phi_mux_addr_V_1_07_phi_fu_700_p6 = addr_V_1_07_reg_696;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_2_06_phi_fu_714_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_2_06_phi_fu_714_p6 = select_ln554_2_reg_7147;
        end else begin
            ap_phi_mux_addr_V_2_06_phi_fu_714_p6 = addr_V_2_06_reg_710;
        end
    end else begin
        ap_phi_mux_addr_V_2_06_phi_fu_714_p6 = addr_V_2_06_reg_710;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_3_05_phi_fu_728_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_3_05_phi_fu_728_p6 = select_ln554_3_reg_7152;
        end else begin
            ap_phi_mux_addr_V_3_05_phi_fu_728_p6 = addr_V_3_05_reg_724;
        end
    end else begin
        ap_phi_mux_addr_V_3_05_phi_fu_728_p6 = addr_V_3_05_reg_724;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_4_04_phi_fu_742_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_4_04_phi_fu_742_p6 = select_ln554_4_reg_7157;
        end else begin
            ap_phi_mux_addr_V_4_04_phi_fu_742_p6 = addr_V_4_04_reg_738;
        end
    end else begin
        ap_phi_mux_addr_V_4_04_phi_fu_742_p6 = addr_V_4_04_reg_738;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_5_03_phi_fu_756_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_5_03_phi_fu_756_p6 = select_ln554_5_reg_7162;
        end else begin
            ap_phi_mux_addr_V_5_03_phi_fu_756_p6 = addr_V_5_03_reg_752;
        end
    end else begin
        ap_phi_mux_addr_V_5_03_phi_fu_756_p6 = addr_V_5_03_reg_752;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_6_02_phi_fu_770_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_6_02_phi_fu_770_p6 = select_ln554_6_reg_7167;
        end else begin
            ap_phi_mux_addr_V_6_02_phi_fu_770_p6 = addr_V_6_02_reg_766;
        end
    end else begin
        ap_phi_mux_addr_V_6_02_phi_fu_770_p6 = addr_V_6_02_reg_766;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_addr_V_7_01_phi_fu_784_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_addr_V_7_01_phi_fu_784_p6 = select_ln554_7_reg_7172;
        end else begin
            ap_phi_mux_addr_V_7_01_phi_fu_784_p6 = addr_V_7_01_reg_780;
        end
    end else begin
        ap_phi_mux_addr_V_7_01_phi_fu_784_p6 = addr_V_7_01_reg_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V92_rewind_phi_fu_546_p6 = bx_V92_phi_reg_806;
    end else begin
        ap_phi_mux_bx_V92_rewind_phi_fu_546_p6 = bx_V92_rewind_reg_542;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1348_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1348_p6 = cm_L1_1_next_data_V_reg_7589;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1348_p6 = cm_L1_1_next_data_V39_reg_1344;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1348_p6 = cm_L1_1_next_data_V39_reg_1344;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6 = tmpB_L1_1_data_V_reg_7579;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6 = cm_L1_1_next_data_V_231_reg_1456;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6 = cm_L1_1_next_data_V_231_reg_1456;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1362_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1362_p6 = cm_L1_2_next_data_V_reg_7629;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1362_p6 = cm_L1_2_next_data_V38_reg_1358;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1362_p6 = cm_L1_2_next_data_V38_reg_1358;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6 = tmpB_L1_2_data_V_reg_7619;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6 = cm_L1_2_next_data_V_230_reg_1470;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6 = cm_L1_2_next_data_V_230_reg_1470;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1376_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1376_p6 = cm_L1_3_next_data_V_reg_7669;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1376_p6 = cm_L1_3_next_data_V37_reg_1372;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1376_p6 = cm_L1_3_next_data_V37_reg_1372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6 = tmpB_L1_3_data_V_reg_7659;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6 = cm_L1_3_next_data_V_229_reg_1484;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6 = cm_L1_3_next_data_V_229_reg_1484;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1390_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1390_p6 = cm_L1_4_next_data_V_reg_7709;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1390_p6 = cm_L1_4_next_data_V36_reg_1386;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1390_p6 = cm_L1_4_next_data_V36_reg_1386;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6 = tmpB_L1_4_data_V_reg_7699;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6 = cm_L1_4_next_data_V_228_reg_1498;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6 = cm_L1_4_next_data_V_228_reg_1498;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1516_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1516_p6 = cm_L2_1_next_data_V_reg_7759;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1516_p6 = cm_L2_1_next_data_V27_reg_1512;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1516_p6 = cm_L2_1_next_data_V27_reg_1512;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 = tmpB_L2_1_data_V_reg_7749;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 = cm_L2_1_next_data_V_223_reg_1568;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 = cm_L2_1_next_data_V_223_reg_1568;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1530_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1530_p6 = cm_L2_2_next_data_V_reg_7818;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1530_p6 = cm_L2_2_next_data_V26_reg_1526;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1530_p6 = cm_L2_2_next_data_V26_reg_1526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 = tmpB_L2_2_data_V_reg_7808;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 = cm_L2_2_next_data_V_222_reg_1582;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 = cm_L2_2_next_data_V_222_reg_1582;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1698_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1698_p6 = cm_L3_next_data_V_reg_7893;
        end else begin
            ap_phi_mux_cm_L3_next_data_V18_phi_fu_1698_p6 = cm_L3_next_data_V18_reg_1694;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V18_phi_fu_1698_p6 = cm_L3_next_data_V18_reg_1694;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 = tmpB_L3_data_V_reg_7883;
        end else begin
            ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 = cm_L3_next_data_V_220_reg_1680;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 = cm_L3_next_data_V_220_reg_1680;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_516_p6 = 1'd1;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_516_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_516_p6 = do_init_reg_512;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_516_p6 = do_init_reg_512;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign51_phi_fu_1079_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign51_phi_fu_1079_p6 = read_L1_1_fu_4831_p2;
        end else begin
            ap_phi_mux_inread_assign51_phi_fu_1079_p6 = inread_assign51_reg_1075;
        end
    end else begin
        ap_phi_mux_inread_assign51_phi_fu_1079_p6 = inread_assign51_reg_1075;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_150_phi_fu_1093_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_150_phi_fu_1093_p6 = read_L1_2_fu_4855_p2;
        end else begin
            ap_phi_mux_inread_assign_150_phi_fu_1093_p6 = inread_assign_150_reg_1089;
        end
    end else begin
        ap_phi_mux_inread_assign_150_phi_fu_1093_p6 = inread_assign_150_reg_1089;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_249_phi_fu_1107_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_249_phi_fu_1107_p6 = read_L1_3_fu_5483_p2;
        end else begin
            ap_phi_mux_inread_assign_249_phi_fu_1107_p6 = inread_assign_249_reg_1103;
        end
    end else begin
        ap_phi_mux_inread_assign_249_phi_fu_1107_p6 = inread_assign_249_reg_1103;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_348_phi_fu_1121_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_348_phi_fu_1121_p6 = read_L1_4_fu_5507_p2;
        end else begin
            ap_phi_mux_inread_assign_348_phi_fu_1121_p6 = inread_assign_348_reg_1117;
        end
    end else begin
        ap_phi_mux_inread_assign_348_phi_fu_1121_p6 = inread_assign_348_reg_1117;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_469_phi_fu_1334_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_469_phi_fu_1334_p6 = read_L2_1_fu_6140_p2;
        end else begin
            ap_phi_mux_inread_assign_469_phi_fu_1334_p6 = inread_assign_469_reg_1330;
        end
    end else begin
        ap_phi_mux_inread_assign_469_phi_fu_1334_p6 = inread_assign_469_reg_1330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_570_phi_fu_1320_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_570_phi_fu_1320_p6 = read_L2_2_fu_6157_p2;
        end else begin
            ap_phi_mux_inread_assign_570_phi_fu_1320_p6 = inread_assign_570_reg_1316;
        end
    end else begin
        ap_phi_mux_inread_assign_570_phi_fu_1320_p6 = inread_assign_570_reg_1316;
    end
end

always @ (*) begin
    if (((or_ln835_fu_7031_p2 == 1'd1) | ((icmp_ln837_fu_7052_p2 == 1'd0) & (or_ln835_fu_7031_p2 == 1'd0)))) begin
        ap_phi_mux_p_0154_2_i_phi_fu_1755_p6 = p_0154_0_i42_reg_1708;
    end else if (((or_ln835_fu_7031_p2 == 1'd0) & (icmp_ln837_fu_7052_p2 == 1'd1))) begin
        ap_phi_mux_p_0154_2_i_phi_fu_1755_p6 = nmcout1_V_fu_7095_p2;
    end else begin
        ap_phi_mux_p_0154_2_i_phi_fu_1755_p6 = ap_phi_reg_pp0_iter7_p_0154_2_i_reg_1751;
    end
end

always @ (*) begin
    if ((or_ln835_fu_7031_p2 == 1'd1)) begin
        ap_phi_mux_p_0992_2_i_phi_fu_1740_p6 = or_ln758_fu_6922_p2;
    end else if ((((icmp_ln837_fu_7052_p2 == 1'd0) & (or_ln835_fu_7031_p2 == 1'd0)) | ((or_ln835_fu_7031_p2 == 1'd0) & (icmp_ln837_fu_7052_p2 == 1'd1)))) begin
        ap_phi_mux_p_0992_2_i_phi_fu_1740_p6 = 1'd0;
    end else begin
        ap_phi_mux_p_0992_2_i_phi_fu_1740_p6 = ap_phi_reg_pp0_iter7_p_0992_2_i_reg_1736;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_1433_phi_fu_1432_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_1433_phi_fu_1432_p6 = tmpA_L1_3_data_V_reg_7664;
        end else begin
            ap_phi_mux_p_Val2_1433_phi_fu_1432_p6 = p_Val2_1433_reg_1428;
        end
    end else begin
        ap_phi_mux_p_Val2_1433_phi_fu_1432_p6 = p_Val2_1433_reg_1428;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_2032_phi_fu_1446_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_2032_phi_fu_1446_p6 = tmpA_L1_4_data_V_reg_7704;
        end else begin
            ap_phi_mux_p_Val2_2032_phi_fu_1446_p6 = p_Val2_2032_reg_1442;
        end
    end else begin
        ap_phi_mux_p_Val2_2032_phi_fu_1446_p6 = p_Val2_2032_reg_1442;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 = tmpA_L2_1_data_V_reg_7754;
        end else begin
            ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 = p_Val2_2625_reg_1540;
        end
    end else begin
        ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 = p_Val2_2625_reg_1540;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 = tmpA_L2_2_data_V_reg_7813;
        end else begin
            ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 = p_Val2_3024_reg_1554;
        end
    end else begin
        ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 = p_Val2_3024_reg_1554;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_335_phi_fu_1404_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_335_phi_fu_1404_p6 = tmpA_L1_1_data_V_reg_7584;
        end else begin
            ap_phi_mux_p_Val2_335_phi_fu_1404_p6 = p_Val2_335_reg_1400;
        end
    end else begin
        ap_phi_mux_p_Val2_335_phi_fu_1404_p6 = p_Val2_335_reg_1400;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 = tmpA_L3_data_V_reg_7888;
        end else begin
            ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 = p_Val2_3421_reg_1666;
        end
    end else begin
        ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 = p_Val2_3421_reg_1666;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_834_phi_fu_1418_p6 = 14'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_834_phi_fu_1418_p6 = tmpA_L1_2_data_V_reg_7624;
        end else begin
            ap_phi_mux_p_Val2_834_phi_fu_1418_p6 = p_Val2_834_reg_1414;
        end
    end else begin
        ap_phi_mux_p_Val2_834_phi_fu_1418_p6 = p_Val2_834_reg_1414;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_516_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_798_p4 = ap_phi_mux_p_rewind_phi_fu_532_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_516_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_798_p4 = trunc_ln209_fu_1766_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_798_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_794;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln453_reg_7323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_532_p6 = p_phi_reg_794;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_532_p6 = p_rewind_reg_528;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_0_016_phi_fu_574_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_0_016_phi_fu_574_p6 = read_0_fu_2227_p2;
        end else begin
            ap_phi_mux_read_0_016_phi_fu_574_p6 = read_0_016_reg_570;
        end
    end else begin
        ap_phi_mux_read_0_016_phi_fu_574_p6 = read_0_016_reg_570;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_1_015_phi_fu_588_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_1_015_phi_fu_588_p6 = read_1_fu_2251_p2;
        end else begin
            ap_phi_mux_read_1_015_phi_fu_588_p6 = read_1_015_reg_584;
        end
    end else begin
        ap_phi_mux_read_1_015_phi_fu_588_p6 = read_1_015_reg_584;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_2_014_phi_fu_602_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_2_014_phi_fu_602_p6 = read_2_fu_2447_p2;
        end else begin
            ap_phi_mux_read_2_014_phi_fu_602_p6 = read_2_014_reg_598;
        end
    end else begin
        ap_phi_mux_read_2_014_phi_fu_602_p6 = read_2_014_reg_598;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_3_013_phi_fu_616_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_3_013_phi_fu_616_p6 = read_3_fu_2471_p2;
        end else begin
            ap_phi_mux_read_3_013_phi_fu_616_p6 = read_3_013_reg_612;
        end
    end else begin
        ap_phi_mux_read_3_013_phi_fu_616_p6 = read_3_013_reg_612;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_4_012_phi_fu_630_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_4_012_phi_fu_630_p6 = read_4_fu_2667_p2;
        end else begin
            ap_phi_mux_read_4_012_phi_fu_630_p6 = read_4_012_reg_626;
        end
    end else begin
        ap_phi_mux_read_4_012_phi_fu_630_p6 = read_4_012_reg_626;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_5_011_phi_fu_644_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_5_011_phi_fu_644_p6 = read_5_fu_2691_p2;
        end else begin
            ap_phi_mux_read_5_011_phi_fu_644_p6 = read_5_011_reg_640;
        end
    end else begin
        ap_phi_mux_read_5_011_phi_fu_644_p6 = read_5_011_reg_640;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_6_010_phi_fu_658_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_6_010_phi_fu_658_p6 = read_6_fu_2887_p2;
        end else begin
            ap_phi_mux_read_6_010_phi_fu_658_p6 = read_6_010_reg_654;
        end
    end else begin
        ap_phi_mux_read_6_010_phi_fu_658_p6 = read_6_010_reg_654;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_read_7_09_phi_fu_672_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_read_7_09_phi_fu_672_p6 = read_7_fu_2911_p2;
        end else begin
            ap_phi_mux_read_7_09_phi_fu_672_p6 = read_7_09_reg_668;
        end
    end else begin
        ap_phi_mux_read_7_09_phi_fu_672_p6 = read_7_09_reg_668;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6 = sA_L1_1_fu_3412_p3;
        end else begin
            ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6 = sA_L1_1_next_361_reg_925;
        end
    end else begin
        ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6 = sA_L1_1_next_361_reg_925;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6 = sA_L1_2_fu_3843_p3;
        end else begin
            ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6 = sA_L1_2_next_362_reg_910;
        end
    end else begin
        ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6 = sA_L1_2_next_362_reg_910;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6 = sA_L1_3_fu_4274_p3;
        end else begin
            ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6 = sA_L1_3_next_363_reg_895;
        end
    end else begin
        ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6 = sA_L1_3_next_363_reg_895;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6 = sA_L1_4_fu_4705_p3;
        end else begin
            ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6 = sA_L1_4_next_364_reg_880;
        end
    end else begin
        ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6 = sA_L1_4_next_364_reg_880;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6 = sA_L2_1_reg_7771;
        end else begin
            ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6 = sA_L2_1_next_377_reg_1218;
        end
    end else begin
        ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6 = sA_L2_1_next_377_reg_1218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6 = sA_L2_2_reg_7830;
        end else begin
            ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6 = sA_L2_2_next_378_reg_1204;
        end
    end else begin
        ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6 = sA_L2_2_next_378_reg_1204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6 = sA_L3_reg_7914;
        end else begin
            ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6 = sA_L3_next_384_reg_1610;
        end
    end else begin
        ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6 = sA_L3_next_384_reg_1610;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6 = sB_L1_1_fu_3382_p3;
        end else begin
            ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6 = sB_L1_1_next_365_reg_865;
        end
    end else begin
        ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6 = sB_L1_1_next_365_reg_865;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6 = sB_L1_2_fu_3813_p3;
        end else begin
            ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6 = sB_L1_2_next_366_reg_850;
        end
    end else begin
        ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6 = sB_L1_2_next_366_reg_850;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6 = sB_L1_3_fu_4244_p3;
        end else begin
            ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6 = sB_L1_3_next_367_reg_835;
        end
    end else begin
        ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6 = sB_L1_3_next_367_reg_835;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6 = sB_L1_4_fu_4675_p3;
        end else begin
            ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6 = sB_L1_4_next_368_reg_820;
        end
    end else begin
        ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6 = sB_L1_4_next_368_reg_820;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6 = sB_L2_1_reg_7766;
        end else begin
            ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6 = sB_L2_1_next_379_reg_1190;
        end
    end else begin
        ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6 = sB_L2_1_next_379_reg_1190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6 = sB_L2_2_reg_7825;
        end else begin
            ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6 = sB_L2_2_next_380_reg_1176;
        end
    end else begin
        ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6 = sB_L2_2_next_380_reg_1176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6 = sB_L3_reg_7919;
        end else begin
            ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6 = sB_L3_next_385_reg_1596;
        end
    end else begin
        ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6 = sB_L3_next_385_reg_1596;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln453_reg_7323 == 1'd1)) begin
            ap_phi_mux_t_V43_phi_fu_560_p6 = 7'd0;
        end else if ((icmp_ln453_reg_7323 == 1'd0)) begin
            ap_phi_mux_t_V43_phi_fu_560_p6 = t_V_reg_7318;
        end else begin
            ap_phi_mux_t_V43_phi_fu_560_p6 = t_V43_reg_556;
        end
    end else begin
        ap_phi_mux_t_V43_phi_fu_560_p6 = t_V43_reg_556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_1_next_353_phi_fu_1049_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_1_next_353_phi_fu_1049_p6 = vA_L1_1_fu_3468_p3;
        end else begin
            ap_phi_mux_vA_L1_1_next_353_phi_fu_1049_p6 = vA_L1_1_next_353_reg_1045;
        end
    end else begin
        ap_phi_mux_vA_L1_1_next_353_phi_fu_1049_p6 = vA_L1_1_next_353_reg_1045;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_2_next_354_phi_fu_1034_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_2_next_354_phi_fu_1034_p6 = vA_L1_2_fu_3899_p3;
        end else begin
            ap_phi_mux_vA_L1_2_next_354_phi_fu_1034_p6 = vA_L1_2_next_354_reg_1030;
        end
    end else begin
        ap_phi_mux_vA_L1_2_next_354_phi_fu_1034_p6 = vA_L1_2_next_354_reg_1030;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_3_next_355_phi_fu_1019_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_3_next_355_phi_fu_1019_p6 = vA_L1_3_fu_4330_p3;
        end else begin
            ap_phi_mux_vA_L1_3_next_355_phi_fu_1019_p6 = vA_L1_3_next_355_reg_1015;
        end
    end else begin
        ap_phi_mux_vA_L1_3_next_355_phi_fu_1019_p6 = vA_L1_3_next_355_reg_1015;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_4_next_356_phi_fu_1004_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_4_next_356_phi_fu_1004_p6 = vA_L1_4_fu_4761_p3;
        end else begin
            ap_phi_mux_vA_L1_4_next_356_phi_fu_1004_p6 = vA_L1_4_next_356_reg_1000;
        end
    end else begin
        ap_phi_mux_vA_L1_4_next_356_phi_fu_1004_p6 = vA_L1_4_next_356_reg_1000;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 = vA_L2_1_reg_7781;
        end else begin
            ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 = vA_L2_1_next_173_reg_1274;
        end
    end else begin
        ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 = vA_L2_1_next_173_reg_1274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 = vA_L2_2_reg_7840;
        end else begin
            ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 = vA_L2_2_next_174_reg_1260;
        end
    end else begin
        ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 = vA_L2_2_next_174_reg_1260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 = vA_L3_reg_7903;
        end else begin
            ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 = vA_L3_next_182_reg_1638;
        end
    end else begin
        ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 = vA_L3_next_182_reg_1638;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6 = valid_L1_1_4_fu_3500_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6 = valid_L1_1_next47_reg_1131;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6 = valid_L1_1_next47_reg_1131;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next_157_phi_fu_989_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next_157_phi_fu_989_p6 = vB_L1_1_fu_3440_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next_157_phi_fu_989_p6 = valid_L1_1_next_157_reg_985;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next_157_phi_fu_989_p6 = valid_L1_1_next_157_reg_985;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6 = valid_L1_2_4_fu_3931_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6 = valid_L1_2_next46_reg_1146;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6 = valid_L1_2_next46_reg_1146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next_158_phi_fu_974_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next_158_phi_fu_974_p6 = vB_L1_2_fu_3871_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next_158_phi_fu_974_p6 = valid_L1_2_next_158_reg_970;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next_158_phi_fu_974_p6 = valid_L1_2_next_158_reg_970;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6 = valid_L1_3_4_fu_4362_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6 = valid_L1_3_next45_reg_1161;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6 = valid_L1_3_next45_reg_1161;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next_159_phi_fu_959_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next_159_phi_fu_959_p6 = vB_L1_3_fu_4302_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next_159_phi_fu_959_p6 = valid_L1_3_next_159_reg_955;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next_159_phi_fu_959_p6 = valid_L1_3_next_159_reg_955;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6 = valid_L1_4_4_fu_4793_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6 = valid_L1_4_next52_reg_1060;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6 = valid_L1_4_next52_reg_1060;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next_160_phi_fu_944_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next_160_phi_fu_944_p6 = vB_L1_4_fu_4733_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next_160_phi_fu_944_p6 = valid_L1_4_next_160_reg_940;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next_160_phi_fu_944_p6 = valid_L1_4_next_160_reg_940;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6 = valid_L2_1_4_reg_7786;
        end else begin
            ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6 = valid_L2_1_next71_reg_1302;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6 = valid_L2_1_next71_reg_1302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 = vB_L2_1_reg_7776;
        end else begin
            ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 = valid_L2_1_next_175_reg_1246;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 = valid_L2_1_next_175_reg_1246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6 = valid_L2_2_4_reg_7845;
        end else begin
            ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6 = valid_L2_2_next72_reg_1288;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6 = valid_L2_2_next72_reg_1288;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 = vB_L2_2_reg_7835;
        end else begin
            ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 = valid_L2_2_next_176_reg_1232;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 = valid_L2_2_next_176_reg_1232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next81_phi_fu_1656_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next81_phi_fu_1656_p6 = valid_L3_reg_7908;
        end else begin
            ap_phi_mux_valid_L3_next81_phi_fu_1656_p6 = valid_L3_next81_reg_1652;
        end
    end else begin
        ap_phi_mux_valid_L3_next81_phi_fu_1656_p6 = valid_L3_next81_reg_1652;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 = 1'd0;
        end else if ((icmp_ln453_reg_7323_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 = vB_L3_reg_7898;
        end else begin
            ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 = valid_L3_next_183_reg_1624;
        end
    end else begin
        ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 = valid_L3_next_183_reg_1624;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_fu_2159_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln453_reg_7323_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln835_fu_7031_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln837_fu_7052_p2 == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_matchcut_phi1_address0 = zext_ln544_fu_6833_p1;

assign LUT_matchcut_z2_address0 = zext_ln544_fu_6833_p1;

assign absval_V_fu_6877_p3 = ((tmp_14_reg_7982[0:0] === 1'b1) ? sub_ln214_fu_6872_p2 : delta_phi_V_reg_7975);

assign add_ln1354_fu_6848_p2 = ($signed(sext_ln1354_fu_6842_p1) + $signed(sext_ln1503_1_fu_6839_p1));

assign add_ln1503_fu_6813_p2 = ($signed(sext_ln1503_fu_6799_p1) + $signed(proj_phi_V_fu_6734_p4));

assign add_ln214_fu_7076_p2 = (select_ln214_fu_7068_p3 + p_0154_0_i42_reg_1708);

assign addr_0_V_fu_1835_p2 = (7'd1 + ap_phi_mux_addr_V_0_08_phi_fu_686_p6);

assign addr_1_V_fu_1849_p2 = (7'd1 + ap_phi_mux_addr_V_1_07_phi_fu_700_p6);

assign addr_2_V_fu_1863_p2 = (7'd1 + ap_phi_mux_addr_V_2_06_phi_fu_714_p6);

assign addr_3_V_fu_1877_p2 = (7'd1 + ap_phi_mux_addr_V_3_05_phi_fu_728_p6);

assign addr_4_V_fu_1891_p2 = (7'd1 + ap_phi_mux_addr_V_4_04_phi_fu_742_p6);

assign addr_5_V_fu_1905_p2 = (7'd1 + ap_phi_mux_addr_V_5_03_phi_fu_756_p6);

assign addr_6_V_fu_1919_p2 = (7'd1 + ap_phi_mux_addr_V_6_02_phi_fu_770_p6);

assign addr_7_V_fu_1933_p2 = (7'd1 + ap_phi_mux_addr_V_7_01_phi_fu_784_p6);

assign allproj_dataarray_data_V_address0 = zext_ln57_8_fu_6660_p1;

assign allstub_dataarray_data_V_address0 = zext_ln57_9_fu_6673_p1;

assign and_ln54_10_fu_5465_p2 = (or_ln54_10_fu_5459_p2 & ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6);

assign and_ln54_2_fu_2429_p2 = (or_ln54_2_fu_2423_p2 & ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6);

assign and_ln54_4_fu_2649_p2 = (or_ln54_4_fu_2643_p2 & ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6);

assign and_ln54_6_fu_2869_p2 = (or_ln54_6_fu_2863_p2 & ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6);

assign and_ln54_8_fu_4813_p2 = (or_ln54_8_fu_4807_p2 & ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6);

assign and_ln54_fu_2209_p2 = (or_ln54_fu_2203_p2 & ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6);

assign and_ln55_10_fu_5489_p2 = (or_ln54_10_fu_5459_p2 & ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6);

assign and_ln55_2_fu_2453_p2 = (or_ln54_2_fu_2423_p2 & ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6);

assign and_ln55_4_fu_2673_p2 = (or_ln54_4_fu_2643_p2 & ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6);

assign and_ln55_6_fu_2893_p2 = (or_ln54_6_fu_2863_p2 & ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6);

assign and_ln55_8_fu_4837_p2 = (or_ln54_8_fu_4807_p2 & ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6);

assign and_ln55_fu_2233_p2 = (or_ln54_fu_2203_p2 & ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6);

assign and_ln59_1_fu_2489_p2 = (xor_ln59_3_fu_2483_p2 & ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6);

assign and_ln59_2_fu_2709_p2 = (xor_ln59_5_fu_2703_p2 & ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6);

assign and_ln59_3_fu_2929_p2 = (xor_ln59_7_fu_2923_p2 & ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6);

assign and_ln59_4_fu_4873_p2 = (xor_ln59_9_fu_4867_p2 & ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6);

assign and_ln59_5_fu_5525_p2 = (xor_ln59_11_fu_5519_p2 & ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6);

assign and_ln59_fu_2269_p2 = (xor_ln59_1_fu_2263_p2 & ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6);

assign and_ln60_1_fu_2589_p2 = (or_ln59_1_fu_2495_p2 & and_ln55_2_fu_2453_p2);

assign and_ln60_2_fu_2809_p2 = (or_ln59_2_fu_2715_p2 & and_ln55_4_fu_2673_p2);

assign and_ln60_3_fu_3029_p2 = (or_ln59_3_fu_2935_p2 & and_ln55_6_fu_2893_p2);

assign and_ln60_4_fu_4973_p2 = (or_ln59_4_fu_4879_p2 & and_ln55_8_fu_4837_p2);

assign and_ln60_5_fu_5625_p2 = (or_ln59_5_fu_5531_p2 & and_ln55_10_fu_5489_p2);

assign and_ln60_fu_2369_p2 = (or_ln59_fu_2275_p2 & and_ln55_fu_2233_p2);

assign and_ln61_10_fu_2775_p2 = (xor_ln61_2_fu_2757_p2 & and_ln61_9_fu_2769_p2);

assign and_ln61_11_fu_2781_p2 = (and_ln61_8_fu_2763_p2 & and_ln61_10_fu_2775_p2);

assign and_ln61_12_fu_2983_p2 = (or_ln60_3_fu_2947_p2 & or_ln59_3_fu_2935_p2);

assign and_ln61_13_fu_2989_p2 = (xor_ln54_6_fu_2857_p2 & or_ln61_10_fu_2959_p2);

assign and_ln61_14_fu_2995_p2 = (xor_ln61_3_fu_2977_p2 & and_ln61_13_fu_2989_p2);

assign and_ln61_15_fu_3001_p2 = (and_ln61_14_fu_2995_p2 & and_ln61_12_fu_2983_p2);

assign and_ln61_16_fu_4927_p2 = (or_ln60_4_fu_4891_p2 & or_ln59_4_fu_4879_p2);

assign and_ln61_17_fu_4933_p2 = (xor_ln54_8_fu_4801_p2 & or_ln61_13_fu_4903_p2);

assign and_ln61_18_fu_4939_p2 = (xor_ln61_4_fu_4921_p2 & and_ln61_17_fu_4933_p2);

assign and_ln61_19_fu_4945_p2 = (and_ln61_18_fu_4939_p2 & and_ln61_16_fu_4927_p2);

assign and_ln61_1_fu_2329_p2 = (xor_ln54_fu_2197_p2 & or_ln61_1_fu_2299_p2);

assign and_ln61_20_fu_5579_p2 = (or_ln60_5_fu_5543_p2 & or_ln59_5_fu_5531_p2);

assign and_ln61_21_fu_5585_p2 = (xor_ln54_10_fu_5453_p2 & or_ln61_16_fu_5555_p2);

assign and_ln61_22_fu_5591_p2 = (xor_ln61_5_fu_5573_p2 & and_ln61_21_fu_5585_p2);

assign and_ln61_23_fu_5597_p2 = (and_ln61_22_fu_5591_p2 & and_ln61_20_fu_5579_p2);

assign and_ln61_24_fu_6206_p2 = (xor_ln59_12_fu_6200_p2 & or_ln61_19_fu_6186_p2);

assign and_ln61_2_fu_2335_p2 = (xor_ln61_fu_2317_p2 & and_ln61_1_fu_2329_p2);

assign and_ln61_3_fu_2341_p2 = (and_ln61_fu_2323_p2 & and_ln61_2_fu_2335_p2);

assign and_ln61_4_fu_2543_p2 = (or_ln60_1_fu_2507_p2 & or_ln59_1_fu_2495_p2);

assign and_ln61_5_fu_2549_p2 = (xor_ln54_2_fu_2417_p2 & or_ln61_4_fu_2519_p2);

assign and_ln61_6_fu_2555_p2 = (xor_ln61_1_fu_2537_p2 & and_ln61_5_fu_2549_p2);

assign and_ln61_7_fu_2561_p2 = (and_ln61_6_fu_2555_p2 & and_ln61_4_fu_2543_p2);

assign and_ln61_8_fu_2763_p2 = (or_ln60_2_fu_2727_p2 & or_ln59_2_fu_2715_p2);

assign and_ln61_9_fu_2769_p2 = (xor_ln54_4_fu_2637_p2 & or_ln61_7_fu_2739_p2);

assign and_ln61_fu_2323_p2 = (or_ln60_fu_2287_p2 & or_ln59_fu_2275_p2);

assign and_ln78_12_fu_4343_p2 = (valid_L1_3_next45_reg_1161 & icmp_ln78_11_fu_4338_p2);

assign and_ln78_13_fu_4349_p2 = (icmp_ln78_8_fu_4095_p2 & and_ln78_12_fu_4343_p2);

assign and_ln78_18_fu_4774_p2 = (valid_L1_4_next52_reg_1060 & icmp_ln78_15_fu_4769_p2);

assign and_ln78_19_fu_4780_p2 = (icmp_ln78_12_fu_4526_p2 & and_ln78_18_fu_4774_p2);

assign and_ln78_1_fu_3487_p2 = (icmp_ln78_fu_3233_p2 & and_ln78_fu_3481_p2);

assign and_ln78_24_fu_5425_p2 = (icmp_ln78_19_fu_5419_p2 & ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6);

assign and_ln78_25_fu_5431_p2 = (icmp_ln78_16_fu_5179_p2 & and_ln78_24_fu_5425_p2);

assign and_ln78_30_fu_6077_p2 = (icmp_ln78_23_fu_6071_p2 & ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6);

assign and_ln78_31_fu_6083_p2 = (icmp_ln78_20_fu_5831_p2 & and_ln78_30_fu_6077_p2);

assign and_ln78_34_fu_6544_p2 = (icmp_ln78_27_fu_6538_p2 & ap_phi_mux_valid_L3_next81_phi_fu_1656_p6);

assign and_ln78_35_fu_6550_p2 = (icmp_ln78_24_fu_6372_p2 & and_ln78_34_fu_6544_p2);

assign and_ln78_6_fu_3912_p2 = (valid_L1_2_next46_reg_1146 & icmp_ln78_7_fu_3907_p2);

assign and_ln78_7_fu_3918_p2 = (icmp_ln78_4_fu_3664_p2 & and_ln78_6_fu_3912_p2);

assign and_ln78_fu_3481_p2 = (valid_L1_1_next47_reg_1131 & icmp_ln78_3_fu_3476_p2);

assign and_ln835_fu_7021_p2 = (valid_L3_reg_7908_pp0_iter6_reg & icmp_ln887_8_reg_8013);

assign and_ln88_2_fu_2617_p2 = (icmp_ln895_2_reg_7247 & icmp_ln887_2_reg_7241);

assign and_ln88_4_fu_2837_p2 = (icmp_ln895_4_reg_7271 & icmp_ln887_4_reg_7265);

assign and_ln88_6_fu_3057_p2 = (icmp_ln895_6_reg_7295 & icmp_ln887_6_reg_7289);

assign and_ln88_fu_2397_p2 = (icmp_ln895_reg_7223 & icmp_ln887_reg_7217);

assign and_ln97_2_fu_2627_p2 = (icmp_ln895_3_reg_7259 & icmp_ln887_3_reg_7253);

assign and_ln97_4_fu_2847_p2 = (icmp_ln895_5_reg_7283 & icmp_ln887_5_reg_7277);

assign and_ln97_6_fu_3067_p2 = (icmp_ln895_7_reg_7307 & icmp_ln887_7_reg_7301);

assign and_ln97_fu_2407_p2 = (icmp_ln895_1_reg_7235 & icmp_ln887_1_reg_7229);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter7 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_51 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_766 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V92_phi_reg_806 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter7_p_0154_2_i_reg_1751 = 'bx;

assign ap_phi_reg_pp0_iter7_p_0992_2_i_reg_1736 = 'bx;

assign best_delta_phi_V_fu_6960_p3 = ((newtracklet_reg_7939_pp0_iter6_reg[0:0] === 1'b1) ? zext_ln321_fu_6957_p1 : best_delta_phi_V_017_fu_218);

assign bestmatch_next_data_V_fu_6943_p7 = {{{{{{tmp_1_fu_6934_p4}, {3'd1}}, {stubid_V_reg_7924_pp0_iter6_reg}}, {stub_r_V_reg_7950_pp0_iter6_reg}}, {fm_phi_V_fu_6928_p1}}, {fm_z_V_fu_6931_p1}};

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign cm_L1_1_data_V_1_fu_5237_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_fu_3352_p3 : cm_L1_1_data_V_fu_5229_p3);

assign cm_L1_1_data_V_2_fu_5245_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 : cm_L1_1_data_V_1_fu_5237_p3);

assign cm_L1_1_data_V_fu_5229_p3 = ((icmp_ln78_16_fu_5179_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 : 14'd0);

assign cm_L1_1_next_data_V_fu_3352_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_335_phi_fu_1404_p6 : select_ln78_10_fu_3345_p3);

assign cm_L1_2_data_V_1_fu_5199_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_fu_3783_p3 : cm_L1_2_data_V_fu_5185_p3);

assign cm_L1_2_data_V_2_fu_5207_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_fu_3783_p3 : cm_L1_2_data_V_1_fu_5199_p3);

assign cm_L1_2_data_V_fu_5185_p3 = ((icmp_ln78_16_fu_5179_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 : 14'd0);

assign cm_L1_2_next_data_V_fu_3783_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_834_phi_fu_1418_p6 : select_ln78_36_fu_3776_p3);

assign cm_L1_3_data_V_1_fu_5889_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_fu_4214_p3 : cm_L1_3_data_V_fu_5881_p3);

assign cm_L1_3_data_V_2_fu_5897_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 : cm_L1_3_data_V_1_fu_5889_p3);

assign cm_L1_3_data_V_fu_5881_p3 = ((icmp_ln78_20_fu_5831_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 : 14'd0);

assign cm_L1_3_next_data_V_fu_4214_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_1433_phi_fu_1432_p6 : select_ln78_62_fu_4207_p3);

assign cm_L1_4_data_V_1_fu_5851_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_fu_4645_p3 : cm_L1_4_data_V_fu_5837_p3);

assign cm_L1_4_data_V_2_fu_5859_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_fu_4645_p3 : cm_L1_4_data_V_1_fu_5851_p3);

assign cm_L1_4_data_V_fu_5837_p3 = ((icmp_ln78_20_fu_5831_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 : 14'd0);

assign cm_L1_4_next_data_V_fu_4645_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2032_phi_fu_1446_p6 : select_ln78_88_fu_4638_p3);

assign cm_L2_1_data_V_1_fu_6428_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7759 : cm_L2_1_data_V_fu_6420_p3);

assign cm_L2_1_data_V_2_fu_6435_p3 = ((icmp_ln78_26_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 : cm_L2_1_data_V_1_fu_6428_p3);

assign cm_L2_1_data_V_fu_6420_p3 = ((icmp_ln78_24_fu_6372_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 : 14'd0);

assign cm_L2_1_next_data_V_fu_5285_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2625_phi_fu_1544_p6 : select_ln78_114_fu_5277_p3);

assign cm_L2_2_data_V_1_fu_6392_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7818 : cm_L2_2_data_V_fu_6378_p3);

assign cm_L2_2_data_V_2_fu_6405_p3 = ((icmp_ln78_26_fu_6399_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7818 : cm_L2_2_data_V_1_fu_6392_p3);

assign cm_L2_2_data_V_fu_6378_p3 = ((icmp_ln78_24_fu_6372_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 : 14'd0);

assign cm_L2_2_next_data_V_fu_5937_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3024_phi_fu_1558_p6 : select_ln78_140_fu_5929_p3);

assign cm_L3_next_data_V_fu_6474_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? ap_phi_mux_p_Val2_3421_phi_fu_1670_p6 : select_ln78_166_fu_6466_p3);

assign delta_phi_V_fu_6819_p2 = (stub_phi_V_fu_6714_p4 - add_ln1503_fu_6813_p2);

assign delta_z_V_fu_6858_p2 = ($signed(sext_ln1354_1_fu_6845_p1) - $signed(sext_ln1354_3_fu_6854_p1));

assign delta_z_fact_V_fu_6864_p3 = {{delta_z_V_fu_6858_p2}, {4'd0}};

assign fm_phi_V_fu_6928_p1 = delta_phi_V_reg_7975_pp0_iter6_reg[11:0];

assign fm_z_V_fu_6931_p1 = delta_z_V_reg_7997[8:0];

assign fullmatch_0_dataarray_data_V_address0 = zext_ln321_1_fu_7090_p1;

assign fullmatch_0_dataarray_data_V_d0 = ((icmp_ln887_8_reg_8013[0:0] === 1'b1) ? select_ln824_1_fu_6984_p3 : bestmatch_next_01819_fu_222);

assign grp_fu_7104_p2 = 16'd512;

assign icmp_ln107_1_fu_3626_p2 = ((p_Result_i9_fu_3577_p4 < p_Result_i6_fu_3508_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_2_fu_4057_p2 = ((p_Result_i11_fu_4008_p4 < p_Result_i4_fu_3939_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_3_fu_4488_p2 = ((p_Result_i15_fu_4439_p4 < p_Result_i12_fu_4370_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_4_fu_5137_p2 = ((p_Result_i19_fu_5079_p4 < p_Result_i16_fu_5001_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_5_fu_5789_p2 = ((p_Result_i23_fu_5731_p4 < p_Result_i20_fu_5653_p4) ? 1'b1 : 1'b0);

assign icmp_ln107_6_fu_6336_p2 = ((p_Result_i27_reg_7865 < p_Result_i24_reg_7857) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_3195_p2 = ((p_Result_i3_fu_3146_p4 < p_Result_i_fu_3077_p4) ? 1'b1 : 1'b0);

assign icmp_ln453_fu_2159_p2 = ((ap_phi_mux_t_V43_phi_fu_560_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln78_10_fu_4105_p2 = ((select_ln60_5_reg_7512 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_11_fu_4338_p2 = ((select_ln60_5_reg_7512 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_12_fu_4526_p2 = ((select_ln60_7_reg_7559 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_13_fu_4531_p2 = ((select_ln60_7_reg_7559 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_14_fu_4536_p2 = ((select_ln60_7_reg_7559 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_15_fu_4769_p2 = ((select_ln60_7_reg_7559 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_16_fu_5179_p2 = ((select_ln60_9_fu_4993_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_17_fu_5193_p2 = ((select_ln60_9_fu_4993_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_18_fu_5215_p2 = ((select_ln60_9_fu_4993_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_19_fu_5419_p2 = ((select_ln60_9_fu_4993_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_1_fu_3238_p2 = ((select_ln60_1_reg_7418 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_20_fu_5831_p2 = ((select_ln60_11_fu_5645_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_21_fu_5845_p2 = ((select_ln60_11_fu_5645_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_22_fu_5867_p2 = ((select_ln60_11_fu_5645_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_23_fu_6071_p2 = ((select_ln60_11_fu_5645_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_24_fu_6372_p2 = ((select_ln59_1_fu_6220_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_25_fu_6386_p2 = ((select_ln59_1_fu_6220_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_26_fu_6399_p2 = ((select_ln59_1_fu_6220_p3 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln78_27_fu_6538_p2 = ((select_ln59_1_fu_6220_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_2_fu_3243_p2 = ((select_ln60_1_reg_7418 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_3_fu_3476_p2 = ((select_ln60_1_reg_7418 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_4_fu_3664_p2 = ((select_ln60_3_reg_7465 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_5_fu_3669_p2 = ((select_ln60_3_reg_7465 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_6_fu_3674_p2 = ((select_ln60_3_reg_7465 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln78_7_fu_3907_p2 = ((select_ln60_3_reg_7465 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_8_fu_4095_p2 = ((select_ln60_5_reg_7512 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_9_fu_4100_p2 = ((select_ln60_5_reg_7512 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_3233_p2 = ((select_ln60_1_reg_7418 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln837_fu_7052_p2 = ((select_ln887_2_fu_7014_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2147_p2 = ((ap_phi_mux_t_V43_phi_fu_560_p6 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_1_fu_3528_p2 = ((p_Result_i7_fu_3518_p4 < p_Result_i6_fu_3508_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_2_fu_3959_p2 = ((p_Result_i5_fu_3949_p4 < p_Result_i4_fu_3939_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_3_fu_4390_p2 = ((p_Result_i13_fu_4380_p4 < p_Result_i12_fu_4370_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_4_fu_5021_p2 = ((p_Result_i17_fu_5011_p4 < p_Result_i16_fu_5001_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_5_fu_5673_p2 = ((p_Result_i21_fu_5663_p4 < p_Result_i20_fu_5653_p4) ? 1'b1 : 1'b0);

assign icmp_ln87_6_fu_6238_p2 = ((p_Result_i25_fu_6228_p4 < p_Result_i24_reg_7857) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_3097_p2 = ((p_Result_i1_fu_3087_p4 < p_Result_i_fu_3077_p4) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_6678_p2 = ((projid_V_fu_6638_p4 != id_V_fu_226) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2063_p2 = ((select_ln554_1_fu_1855_p3 < ncm_1_V_fu_1779_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2075_p2 = ((select_ln554_2_fu_1869_p3 < ncm_2_V_fu_1787_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2087_p2 = ((select_ln554_3_fu_1883_p3 < ncm_3_V_fu_1795_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2099_p2 = ((select_ln554_4_fu_1897_p3 < ncm_4_V_fu_1803_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2111_p2 = ((select_ln554_5_fu_1911_p3 < ncm_5_V_fu_1811_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2123_p2 = ((select_ln554_6_fu_1925_p3 < ncm_6_V_fu_1819_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2135_p2 = ((select_ln554_7_fu_1939_p3 < ncm_7_V_fu_1827_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_6887_p2 = (($signed(delta_z_fact_V_fu_6864_p3) < $signed(zext_ln887_fu_6883_p1)) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2051_p2 = ((select_ln554_fu_1841_p3 < ncm_0_V_fu_1771_p3) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_6907_p2 = (($signed(delta_z_fact_V_fu_6864_p3) < $signed(sext_ln1354_2_fu_6903_p1)) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2069_p2 = ((ncm_1_V_fu_1779_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2081_p2 = ((ncm_2_V_fu_1787_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2093_p2 = ((ncm_3_V_fu_1795_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2105_p2 = ((ncm_4_V_fu_1803_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_2117_p2 = ((ncm_5_V_fu_1811_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2129_p2 = ((ncm_6_V_fu_1819_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2141_p2 = ((ncm_7_V_fu_1827_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2057_p2 = ((ncm_0_V_fu_1771_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_4472_p2 = ((p_Result_i14_fu_4429_p4 > p_Result_i15_fu_4439_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_4510_p2 = ((p_Result_i12_fu_4370_p4 > p_Result_i15_fu_4439_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_5045_p2 = ((p_Result_i16_fu_5001_p4 > p_Result_i17_fu_5011_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_5119_p2 = ((p_Result_i18_fu_5069_p4 > p_Result_i19_fu_5079_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_5161_p2 = ((p_Result_i16_fu_5001_p4 > p_Result_i19_fu_5079_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_5697_p2 = ((p_Result_i20_fu_5653_p4 > p_Result_i21_fu_5663_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_5771_p2 = ((p_Result_i22_fu_5721_p4 > p_Result_i23_fu_5731_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_5813_p2 = ((p_Result_i20_fu_5653_p4 > p_Result_i23_fu_5731_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_6260_p2 = ((p_Result_i24_reg_7857 > p_Result_i25_fu_6228_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_6320_p2 = ((p_Result_i26_fu_6282_p4 > p_Result_i27_reg_7865) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_3179_p2 = ((p_Result_i2_fu_3136_p4 > p_Result_i3_fu_3146_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_6357_p2 = ((p_Result_i24_reg_7857 > p_Result_i27_reg_7865) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_6967_p2 = ((absval_V_reg_8002 > best_delta_phi_V_fu_6960_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_3217_p2 = ((p_Result_i_fu_3077_p4 > p_Result_i3_fu_3146_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3550_p2 = ((p_Result_i6_fu_3508_p4 > p_Result_i7_fu_3518_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3610_p2 = ((p_Result_i8_fu_3567_p4 > p_Result_i9_fu_3577_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3648_p2 = ((p_Result_i6_fu_3508_p4 > p_Result_i9_fu_3577_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_3981_p2 = ((p_Result_i4_fu_3939_p4 > p_Result_i5_fu_3949_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_4041_p2 = ((p_Result_i10_fu_3998_p4 > p_Result_i11_fu_4008_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_4079_p2 = ((p_Result_i4_fu_3939_p4 > p_Result_i11_fu_4008_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_4412_p2 = ((p_Result_i12_fu_4370_p4 > p_Result_i13_fu_4380_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_3119_p2 = ((p_Result_i_fu_3077_p4 > p_Result_i1_fu_3087_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_1_fu_3587_p2 = ((p_Result_i9_fu_3577_p4 < p_Result_i8_fu_3567_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_2_fu_4018_p2 = ((p_Result_i11_fu_4008_p4 < p_Result_i10_fu_3998_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_3_fu_4449_p2 = ((p_Result_i15_fu_4439_p4 < p_Result_i14_fu_4429_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_4_fu_5089_p2 = ((p_Result_i19_fu_5079_p4 < p_Result_i18_fu_5069_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_5_fu_5741_p2 = ((p_Result_i23_fu_5731_p4 < p_Result_i22_fu_5721_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_6_fu_6292_p2 = ((p_Result_i27_reg_7865 < p_Result_i26_fu_6282_p4) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_3156_p2 = ((p_Result_i3_fu_3146_p4 < p_Result_i2_fu_3136_p4) ? 1'b1 : 1'b0);

assign match_0_dataarray_data_V_address0 = zext_ln57_fu_1955_p1;

assign match_1_dataarray_data_V_address0 = zext_ln57_1_fu_1968_p1;

assign match_2_dataarray_data_V_address0 = zext_ln57_2_fu_1981_p1;

assign match_3_dataarray_data_V_address0 = zext_ln57_3_fu_1994_p1;

assign match_4_dataarray_data_V_address0 = zext_ln57_4_fu_2007_p1;

assign match_5_dataarray_data_V_address0 = zext_ln57_5_fu_2020_p1;

assign match_6_dataarray_data_V_address0 = zext_ln57_6_fu_2033_p1;

assign match_7_dataarray_data_V_address0 = zext_ln57_7_fu_2046_p1;

assign ncm_0_V_fu_1771_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_0_nentries_1_V : match_0_nentries_0_V);

assign ncm_1_V_fu_1779_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_1_nentries_1_V : match_1_nentries_0_V);

assign ncm_2_V_fu_1787_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_2_nentries_1_V : match_2_nentries_0_V);

assign ncm_3_V_fu_1795_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_3_nentries_1_V : match_3_nentries_0_V);

assign ncm_4_V_fu_1803_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_4_nentries_1_V : match_4_nentries_0_V);

assign ncm_5_V_fu_1811_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_5_nentries_1_V : match_5_nentries_0_V);

assign ncm_6_V_fu_1819_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_6_nentries_1_V : match_6_nentries_0_V);

assign ncm_7_V_fu_1827_p3 = ((ap_phi_mux_p_phi_phi_fu_798_p4[0:0] === 1'b1) ? match_7_nentries_1_V : match_7_nentries_0_V);

assign newtracklet_fu_6684_p2 = (icmp_ln883_fu_6678_p2 | icmp_ln879_reg_7313_pp0_iter2_reg);

assign nmcout1_V_fu_7095_p2 = (p_0154_0_i42_reg_1708 + zext_ln214_fu_7058_p1);

assign or_ln107_1_fu_3638_p2 = (xor_ln97_1_reg_7479 | xor_ln107_1_fu_3632_p2);

assign or_ln107_2_fu_4069_p2 = (xor_ln97_2_reg_7526 | xor_ln107_2_fu_4063_p2);

assign or_ln107_3_fu_4500_p2 = (xor_ln97_3_reg_7573 | xor_ln107_3_fu_4494_p2);

assign or_ln107_4_fu_5149_p2 = (xor_ln97_4_fu_5101_p2 | xor_ln107_4_fu_5143_p2);

assign or_ln107_5_fu_5801_p2 = (xor_ln97_5_fu_5753_p2 | xor_ln107_5_fu_5795_p2);

assign or_ln107_6_fu_6346_p2 = (xor_ln97_6_fu_6303_p2 | xor_ln107_6_fu_6340_p2);

assign or_ln107_fu_3207_p2 = (xor_ln97_reg_7432 | xor_ln107_fu_3201_p2);

assign or_ln108_1_fu_3654_p2 = (xor_ln88_1_reg_7473 | icmp_ln899_5_fu_3648_p2);

assign or_ln108_2_fu_4085_p2 = (xor_ln88_2_reg_7520 | icmp_ln899_8_fu_4079_p2);

assign or_ln108_3_fu_4516_p2 = (xor_ln88_3_reg_7567 | icmp_ln899_11_fu_4510_p2);

assign or_ln108_4_fu_5167_p2 = (xor_ln88_4_fu_5051_p2 | icmp_ln899_14_fu_5161_p2);

assign or_ln108_5_fu_5819_p2 = (xor_ln88_5_fu_5703_p2 | icmp_ln899_17_fu_5813_p2);

assign or_ln108_6_fu_6361_p2 = (xor_ln88_6_fu_6265_p2 | icmp_ln899_20_fu_6357_p2);

assign or_ln108_fu_3223_p2 = (xor_ln88_reg_7426 | icmp_ln899_2_fu_3217_p2);

assign or_ln54_10_fu_5459_p2 = (xor_ln54_10_fu_5453_p2 | ap_phi_mux_inread_assign_570_phi_fu_1320_p6);

assign or_ln54_11_fu_5477_p2 = (xor_ln54_11_fu_5471_p2 | and_ln54_10_fu_5465_p2);

assign or_ln54_12_fu_6134_p2 = (xor_ln54_12_fu_6128_p2 | ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6);

assign or_ln54_1_fu_2221_p2 = (xor_ln54_1_fu_2215_p2 | and_ln54_fu_2209_p2);

assign or_ln54_2_fu_2423_p2 = (xor_ln54_2_fu_2417_p2 | ap_phi_mux_inread_assign_150_phi_fu_1093_p6);

assign or_ln54_3_fu_2441_p2 = (xor_ln54_3_fu_2435_p2 | and_ln54_2_fu_2429_p2);

assign or_ln54_4_fu_2643_p2 = (xor_ln54_4_fu_2637_p2 | ap_phi_mux_inread_assign_249_phi_fu_1107_p6);

assign or_ln54_5_fu_2661_p2 = (xor_ln54_5_fu_2655_p2 | and_ln54_4_fu_2649_p2);

assign or_ln54_6_fu_2863_p2 = (xor_ln54_6_fu_2857_p2 | ap_phi_mux_inread_assign_348_phi_fu_1121_p6);

assign or_ln54_7_fu_2881_p2 = (xor_ln54_7_fu_2875_p2 | and_ln54_6_fu_2869_p2);

assign or_ln54_8_fu_4807_p2 = (xor_ln54_8_fu_4801_p2 | ap_phi_mux_inread_assign_469_phi_fu_1334_p6);

assign or_ln54_9_fu_4825_p2 = (xor_ln54_9_fu_4819_p2 | and_ln54_8_fu_4813_p2);

assign or_ln54_fu_2203_p2 = (xor_ln54_fu_2197_p2 | ap_phi_mux_inread_assign51_phi_fu_1079_p6);

assign or_ln55_1_fu_2465_p2 = (xor_ln55_1_fu_2459_p2 | and_ln55_2_fu_2453_p2);

assign or_ln55_2_fu_2685_p2 = (xor_ln55_2_fu_2679_p2 | and_ln55_4_fu_2673_p2);

assign or_ln55_3_fu_2905_p2 = (xor_ln55_3_fu_2899_p2 | and_ln55_6_fu_2893_p2);

assign or_ln55_4_fu_4849_p2 = (xor_ln55_4_fu_4843_p2 | and_ln55_8_fu_4837_p2);

assign or_ln55_5_fu_5501_p2 = (xor_ln55_5_fu_5495_p2 | and_ln55_10_fu_5489_p2);

assign or_ln55_6_fu_6151_p2 = (xor_ln55_6_fu_6145_p2 | ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6);

assign or_ln55_fu_2245_p2 = (xor_ln55_fu_2239_p2 | and_ln55_fu_2233_p2);

assign or_ln59_1_fu_2495_p2 = (xor_ln59_2_fu_2477_p2 | and_ln59_1_fu_2489_p2);

assign or_ln59_2_fu_2715_p2 = (xor_ln59_4_fu_2697_p2 | and_ln59_2_fu_2709_p2);

assign or_ln59_3_fu_2935_p2 = (xor_ln59_6_fu_2917_p2 | and_ln59_3_fu_2929_p2);

assign or_ln59_4_fu_4879_p2 = (xor_ln59_8_fu_4861_p2 | and_ln59_4_fu_4873_p2);

assign or_ln59_5_fu_5531_p2 = (xor_ln59_10_fu_5513_p2 | and_ln59_5_fu_5525_p2);

assign or_ln59_6_fu_6162_p2 = (ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6 | ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6);

assign or_ln59_fu_2275_p2 = (xor_ln59_fu_2257_p2 | and_ln59_fu_2269_p2);

assign or_ln60_10_fu_4987_p2 = (and_ln60_4_fu_4973_p2 | and_ln54_8_fu_4813_p2);

assign or_ln60_11_fu_5639_p2 = (and_ln60_5_fu_5625_p2 | and_ln54_10_fu_5465_p2);

assign or_ln60_1_fu_2507_p2 = (xor_ln60_1_fu_2501_p2 | and_ln59_1_fu_2489_p2);

assign or_ln60_2_fu_2727_p2 = (xor_ln60_2_fu_2721_p2 | and_ln59_2_fu_2709_p2);

assign or_ln60_3_fu_2947_p2 = (xor_ln60_3_fu_2941_p2 | and_ln59_3_fu_2929_p2);

assign or_ln60_4_fu_4891_p2 = (xor_ln60_4_fu_4885_p2 | and_ln59_4_fu_4873_p2);

assign or_ln60_5_fu_5543_p2 = (xor_ln60_5_fu_5537_p2 | and_ln59_5_fu_5525_p2);

assign or_ln60_6_fu_2383_p2 = (and_ln60_fu_2369_p2 | and_ln54_fu_2209_p2);

assign or_ln60_7_fu_2603_p2 = (and_ln60_1_fu_2589_p2 | and_ln54_2_fu_2429_p2);

assign or_ln60_8_fu_2823_p2 = (and_ln60_2_fu_2809_p2 | and_ln54_4_fu_2649_p2);

assign or_ln60_9_fu_3043_p2 = (and_ln60_3_fu_3029_p2 | and_ln54_6_fu_2869_p2);

assign or_ln60_fu_2287_p2 = (xor_ln60_fu_2281_p2 | and_ln59_fu_2269_p2);

assign or_ln61_10_fu_2959_p2 = (valid8_fu_2193_p2 | valid7_fu_2189_p2);

assign or_ln61_11_fu_3015_p2 = (or_ln62_7_fu_2971_p2 | and_ln61_15_fu_3001_p2);

assign or_ln61_12_fu_4897_p2 = (ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6 | ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6);

assign or_ln61_13_fu_4903_p2 = (valid_L1_2_4_fu_3931_p3 | valid_L1_1_4_fu_3500_p3);

assign or_ln61_14_fu_4959_p2 = (or_ln62_9_fu_4915_p2 | and_ln61_19_fu_4945_p2);

assign or_ln61_15_fu_5549_p2 = (ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6 | ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6);

assign or_ln61_16_fu_5555_p2 = (valid_L1_4_4_fu_4793_p3 | valid_L1_3_4_fu_4362_p3);

assign or_ln61_17_fu_5611_p2 = (or_ln62_11_fu_5567_p2 | and_ln61_23_fu_5597_p2);

assign or_ln61_18_fu_6176_p2 = (valid_L2_2_4_reg_7845 | valid_L2_1_4_reg_7786);

assign or_ln61_19_fu_6186_p2 = (xor_ln61_6_fu_6180_p2 | ap_phi_mux_valid_L3_next81_phi_fu_1656_p6);

assign or_ln61_1_fu_2299_p2 = (valid2_fu_2169_p2 | valid1_fu_2165_p2);

assign or_ln61_2_fu_2355_p2 = (or_ln62_1_fu_2311_p2 | and_ln61_3_fu_2341_p2);

assign or_ln61_3_fu_2513_p2 = (ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6 | ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6);

assign or_ln61_4_fu_2519_p2 = (valid4_fu_2177_p2 | valid3_fu_2173_p2);

assign or_ln61_5_fu_2575_p2 = (or_ln62_3_fu_2531_p2 | and_ln61_7_fu_2561_p2);

assign or_ln61_6_fu_2733_p2 = (ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6 | ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6);

assign or_ln61_7_fu_2739_p2 = (valid6_fu_2185_p2 | valid5_fu_2181_p2);

assign or_ln61_8_fu_2795_p2 = (or_ln62_5_fu_2751_p2 | and_ln61_11_fu_2781_p2);

assign or_ln61_9_fu_2953_p2 = (ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6 | ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6);

assign or_ln61_fu_2293_p2 = (ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6 | ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6);

assign or_ln62_10_fu_5561_p2 = (xor_ln59_11_fu_5519_p2 | xor_ln54_10_fu_5453_p2);

assign or_ln62_11_fu_5567_p2 = (or_ln62_10_fu_5561_p2 | or_ln61_15_fu_5549_p2);

assign or_ln62_1_fu_2311_p2 = (or_ln62_fu_2305_p2 | or_ln61_fu_2293_p2);

assign or_ln62_2_fu_2525_p2 = (xor_ln59_3_fu_2483_p2 | xor_ln54_2_fu_2417_p2);

assign or_ln62_3_fu_2531_p2 = (or_ln62_2_fu_2525_p2 | or_ln61_3_fu_2513_p2);

assign or_ln62_4_fu_2745_p2 = (xor_ln59_5_fu_2703_p2 | xor_ln54_4_fu_2637_p2);

assign or_ln62_5_fu_2751_p2 = (or_ln62_4_fu_2745_p2 | or_ln61_6_fu_2733_p2);

assign or_ln62_6_fu_2965_p2 = (xor_ln59_7_fu_2923_p2 | xor_ln54_6_fu_2857_p2);

assign or_ln62_7_fu_2971_p2 = (or_ln62_6_fu_2965_p2 | or_ln61_9_fu_2953_p2);

assign or_ln62_8_fu_4909_p2 = (xor_ln59_9_fu_4867_p2 | xor_ln54_8_fu_4801_p2);

assign or_ln62_9_fu_4915_p2 = (or_ln62_8_fu_4909_p2 | or_ln61_12_fu_4897_p2);

assign or_ln62_fu_2305_p2 = (xor_ln59_1_fu_2263_p2 | xor_ln54_fu_2197_p2);

assign or_ln758_fu_6922_p2 = (p_0992_0_i41_reg_1722 | newtracklet_reg_7939_pp0_iter6_reg);

assign or_ln78_10_fu_4562_p2 = (icmp_ln78_13_fu_4531_p2 | icmp_ln78_12_fu_4526_p2);

assign or_ln78_11_fu_4576_p2 = (or_ln78_9_fu_4549_p2 | or_ln78_10_fu_4562_p2);

assign or_ln78_12_fu_5307_p2 = (icmp_ln78_18_fu_5215_p2 | and_ln60_4_fu_4973_p2);

assign or_ln78_13_fu_5959_p2 = (icmp_ln78_22_fu_5867_p2 | and_ln60_5_fu_5625_p2);

assign or_ln78_14_fu_6586_p2 = (icmp_ln78_26_fu_6399_p2 | ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6);

assign or_ln78_1_fu_3269_p2 = (icmp_ln78_fu_3233_p2 | icmp_ln78_1_fu_3238_p2);

assign or_ln78_2_fu_3283_p2 = (or_ln78_fu_3256_p2 | or_ln78_1_fu_3269_p2);

assign or_ln78_3_fu_3687_p2 = (icmp_ln78_6_fu_3674_p2 | and_ln60_1_reg_7458);

assign or_ln78_4_fu_3700_p2 = (icmp_ln78_5_fu_3669_p2 | icmp_ln78_4_fu_3664_p2);

assign or_ln78_5_fu_3714_p2 = (or_ln78_4_fu_3700_p2 | or_ln78_3_fu_3687_p2);

assign or_ln78_6_fu_4118_p2 = (icmp_ln78_10_fu_4105_p2 | and_ln60_2_reg_7505);

assign or_ln78_7_fu_4131_p2 = (icmp_ln78_9_fu_4100_p2 | icmp_ln78_8_fu_4095_p2);

assign or_ln78_8_fu_4145_p2 = (or_ln78_7_fu_4131_p2 | or_ln78_6_fu_4118_p2);

assign or_ln78_9_fu_4549_p2 = (icmp_ln78_14_fu_4536_p2 | and_ln60_3_reg_7552);

assign or_ln78_fu_3256_p2 = (icmp_ln78_2_fu_3243_p2 | and_ln60_reg_7411);

assign or_ln824_fu_6972_p2 = (icmp_ln899_21_fu_6967_p2 | icmp_ln891_reg_8021);

assign or_ln835_fu_7031_p2 = (xor_ln835_fu_7025_p2 | or_ln824_fu_6972_p2);

assign or_ln87_1_fu_3540_p2 = (xor_ln87_1_fu_3534_p2 | xor_ln55_1_reg_7448);

assign or_ln87_2_fu_3971_p2 = (xor_ln87_2_fu_3965_p2 | xor_ln55_2_reg_7495);

assign or_ln87_3_fu_4402_p2 = (xor_ln87_3_fu_4396_p2 | xor_ln55_3_reg_7542);

assign or_ln87_4_fu_5033_p2 = (xor_ln87_4_fu_5027_p2 | xor_ln55_4_fu_4843_p2);

assign or_ln87_5_fu_5685_p2 = (xor_ln87_5_fu_5679_p2 | xor_ln55_5_fu_5495_p2);

assign or_ln87_6_fu_6249_p2 = (xor_ln87_6_fu_6243_p2 | xor_ln55_6_fu_6145_p2);

assign or_ln87_fu_3109_p2 = (xor_ln87_fu_3103_p2 | xor_ln55_reg_7401);

assign or_ln88_1_fu_3556_p2 = (xor_ln88_1_reg_7473 | icmp_ln899_3_fu_3550_p2);

assign or_ln88_2_fu_3987_p2 = (xor_ln88_2_reg_7520 | icmp_ln899_6_fu_3981_p2);

assign or_ln88_3_fu_4418_p2 = (xor_ln88_3_reg_7567 | icmp_ln899_9_fu_4412_p2);

assign or_ln88_4_fu_5057_p2 = (xor_ln88_4_fu_5051_p2 | icmp_ln899_12_fu_5045_p2);

assign or_ln88_5_fu_5709_p2 = (xor_ln88_5_fu_5703_p2 | icmp_ln899_15_fu_5697_p2);

assign or_ln88_6_fu_6270_p2 = (xor_ln88_6_fu_6265_p2 | icmp_ln899_18_fu_6260_p2);

assign or_ln88_fu_3125_p2 = (xor_ln88_reg_7426 | icmp_ln899_fu_3119_p2);

assign or_ln97_1_fu_3599_p2 = (xor_ln97_8_fu_3593_p2 | xor_ln97_1_reg_7479);

assign or_ln97_2_fu_4030_p2 = (xor_ln97_9_fu_4024_p2 | xor_ln97_2_reg_7526);

assign or_ln97_3_fu_4461_p2 = (xor_ln97_3_reg_7573 | xor_ln97_10_fu_4455_p2);

assign or_ln97_4_fu_5107_p2 = (xor_ln97_4_fu_5101_p2 | xor_ln97_11_fu_5095_p2);

assign or_ln97_5_fu_5759_p2 = (xor_ln97_5_fu_5753_p2 | xor_ln97_12_fu_5747_p2);

assign or_ln97_6_fu_6308_p2 = (xor_ln97_6_fu_6303_p2 | xor_ln97_13_fu_6297_p2);

assign or_ln97_fu_3168_p2 = (xor_ln97_reg_7432 | xor_ln97_7_fu_3162_p2);

assign or_ln98_1_fu_3616_p2 = (xor_ln54_3_reg_7438 | icmp_ln899_4_fu_3610_p2);

assign or_ln98_2_fu_4047_p2 = (xor_ln54_5_reg_7485 | icmp_ln899_7_fu_4041_p2);

assign or_ln98_3_fu_4478_p2 = (xor_ln54_7_reg_7532 | icmp_ln899_10_fu_4472_p2);

assign or_ln98_4_fu_5125_p2 = (xor_ln54_9_fu_4819_p2 | icmp_ln899_13_fu_5119_p2);

assign or_ln98_5_fu_5777_p2 = (xor_ln54_11_fu_5471_p2 | icmp_ln899_16_fu_5771_p2);

assign or_ln98_6_fu_6325_p2 = (xor_ln54_12_fu_6128_p2 | icmp_ln899_19_fu_6320_p2);

assign or_ln98_fu_3185_p2 = (xor_ln54_1_reg_7391 | icmp_ln899_1_fu_3179_p2);

assign p_Result_i10_fu_3998_p4 = {{ap_phi_mux_p_Val2_1433_phi_fu_1432_p6[13:7]}};

assign p_Result_i11_fu_4008_p4 = {{match_5_dataarray_data_V_q0[13:7]}};

assign p_Result_i12_fu_4370_p4 = {{match_6_dataarray_data_V_q0[13:7]}};

assign p_Result_i13_fu_4380_p4 = {{ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6[13:7]}};

assign p_Result_i14_fu_4429_p4 = {{ap_phi_mux_p_Val2_2032_phi_fu_1446_p6[13:7]}};

assign p_Result_i15_fu_4439_p4 = {{match_7_dataarray_data_V_q0[13:7]}};

assign p_Result_i16_fu_5001_p4 = {{cm_L1_1_next_data_V_fu_3352_p3[13:7]}};

assign p_Result_i17_fu_5011_p4 = {{ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6[13:7]}};

assign p_Result_i18_fu_5069_p4 = {{ap_phi_mux_p_Val2_2625_phi_fu_1544_p6[13:7]}};

assign p_Result_i19_fu_5079_p4 = {{cm_L1_2_next_data_V_fu_3783_p3[13:7]}};

assign p_Result_i1_fu_3087_p4 = {{ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6[13:7]}};

assign p_Result_i20_fu_5653_p4 = {{cm_L1_3_next_data_V_fu_4214_p3[13:7]}};

assign p_Result_i21_fu_5663_p4 = {{ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6[13:7]}};

assign p_Result_i22_fu_5721_p4 = {{ap_phi_mux_p_Val2_3024_phi_fu_1558_p6[13:7]}};

assign p_Result_i23_fu_5731_p4 = {{cm_L1_4_next_data_V_fu_4645_p3[13:7]}};

assign p_Result_i25_fu_6228_p4 = {{ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6[13:7]}};

assign p_Result_i26_fu_6282_p4 = {{ap_phi_mux_p_Val2_3421_phi_fu_1670_p6[13:7]}};

assign p_Result_i2_fu_3136_p4 = {{ap_phi_mux_p_Val2_335_phi_fu_1404_p6[13:7]}};

assign p_Result_i3_fu_3146_p4 = {{match_1_dataarray_data_V_q0[13:7]}};

assign p_Result_i4_fu_3939_p4 = {{match_4_dataarray_data_V_q0[13:7]}};

assign p_Result_i5_fu_3949_p4 = {{ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6[13:7]}};

assign p_Result_i6_fu_3508_p4 = {{match_2_dataarray_data_V_q0[13:7]}};

assign p_Result_i7_fu_3518_p4 = {{ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6[13:7]}};

assign p_Result_i8_fu_3567_p4 = {{ap_phi_mux_p_Val2_834_phi_fu_1418_p6[13:7]}};

assign p_Result_i9_fu_3577_p4 = {{match_3_dataarray_data_V_q0[13:7]}};

assign p_Result_i_fu_3077_p4 = {{match_0_dataarray_data_V_q0[13:7]}};

assign phi_corr_V_fu_6780_p4 = {{ret_V_fu_6766_p2[14:4]}};

assign proj_phi_V_fu_6734_p4 = {{allproj_dataarray_data_V_q0[43:27]}};

assign proj_phid_V_fu_6744_p4 = {{allproj_dataarray_data_V_q0[18:9]}};

assign proj_zd_V_fu_6754_p1 = allproj_dataarray_data_V_q0[8:0];

assign projid_V_fu_6638_p4 = {{cm_L3_next_data_V_fu_6474_p3[13:7]}};

assign projseed_next_V_fu_6724_p4 = {{allproj_dataarray_data_V_q0[57:55]}};

assign read_0_fu_2227_p2 = (valid1_fu_2165_p2 & or_ln54_1_fu_2221_p2);

assign read_1_fu_2251_p2 = (valid2_fu_2169_p2 & or_ln55_fu_2245_p2);

assign read_2_fu_2447_p2 = (valid3_fu_2173_p2 & or_ln54_3_fu_2441_p2);

assign read_3_fu_2471_p2 = (valid4_fu_2177_p2 & or_ln55_1_fu_2465_p2);

assign read_4_fu_2667_p2 = (valid5_fu_2181_p2 & or_ln54_5_fu_2661_p2);

assign read_5_fu_2691_p2 = (valid6_fu_2185_p2 & or_ln55_2_fu_2685_p2);

assign read_6_fu_2887_p2 = (valid7_fu_2189_p2 & or_ln54_7_fu_2881_p2);

assign read_7_fu_2911_p2 = (valid8_fu_2193_p2 & or_ln55_3_fu_2905_p2);

assign read_L1_1_fu_4831_p2 = (valid_L1_1_4_fu_3500_p3 & or_ln54_9_fu_4825_p2);

assign read_L1_2_fu_4855_p2 = (valid_L1_2_4_fu_3931_p3 & or_ln55_4_fu_4849_p2);

assign read_L1_3_fu_5483_p2 = (valid_L1_3_4_fu_4362_p3 & or_ln54_11_fu_5477_p2);

assign read_L1_4_fu_5507_p2 = (valid_L1_4_4_fu_4793_p3 & or_ln55_5_fu_5501_p2);

assign read_L2_1_fu_6140_p2 = (valid_L2_1_4_reg_7786 & or_ln54_12_fu_6134_p2);

assign read_L2_2_fu_6157_p2 = (valid_L2_2_4_reg_7845 & or_ln55_6_fu_6151_p2);

assign ret_V_3_fu_6897_p2 = (9'd0 - zext_ln215_fu_6893_p1);

assign ret_V_fu_6766_p0 = stub_r_V_fu_6694_p4;

assign ret_V_fu_6766_p1 = proj_phid_V_fu_6744_p4;

assign ret_V_fu_6766_p2 = ($signed(ret_V_fu_6766_p0) * $signed(ret_V_fu_6766_p1));

assign sA_L1_1_fu_3412_p3 = ((or_ln78_fu_3256_p2[0:0] === 1'b1) ? select_ln78_15_fu_3396_p3 : select_ln78_16_fu_3404_p3);

assign sA_L1_1_next_1_fu_3173_p2 = (vA_L1_1_next_353_reg_1045 & or_ln97_fu_3168_p2);

assign sA_L1_1_next_2_fu_3212_p2 = (valid1_reg_7327 & or_ln107_fu_3207_p2);

assign sA_L1_1_next_4_fu_3390_p2 = (sA_L1_1_next_361_reg_925 & icmp_ln78_fu_3233_p2);

assign sA_L1_1_next_fu_3114_p2 = (valid1_reg_7327 & or_ln87_fu_3109_p2);

assign sA_L1_2_fu_3843_p3 = ((or_ln78_3_fu_3687_p2[0:0] === 1'b1) ? select_ln78_41_fu_3827_p3 : select_ln78_42_fu_3835_p3);

assign sA_L1_2_next_1_fu_3604_p2 = (vA_L1_2_next_354_reg_1030 & or_ln97_1_fu_3599_p2);

assign sA_L1_2_next_2_fu_3643_p2 = (valid3_reg_7343 & or_ln107_1_fu_3638_p2);

assign sA_L1_2_next_4_fu_3821_p2 = (sA_L1_2_next_362_reg_910 & icmp_ln78_4_fu_3664_p2);

assign sA_L1_2_next_fu_3545_p2 = (valid3_reg_7343 & or_ln87_1_fu_3540_p2);

assign sA_L1_3_fu_4274_p3 = ((or_ln78_6_fu_4118_p2[0:0] === 1'b1) ? select_ln78_67_fu_4258_p3 : select_ln78_68_fu_4266_p3);

assign sA_L1_3_next_1_fu_4035_p2 = (vA_L1_3_next_355_reg_1015 & or_ln97_2_fu_4030_p2);

assign sA_L1_3_next_2_fu_4074_p2 = (valid5_reg_7359 & or_ln107_2_fu_4069_p2);

assign sA_L1_3_next_4_fu_4252_p2 = (sA_L1_3_next_363_reg_895 & icmp_ln78_8_fu_4095_p2);

assign sA_L1_3_next_fu_3976_p2 = (valid5_reg_7359 & or_ln87_2_fu_3971_p2);

assign sA_L1_4_fu_4705_p3 = ((or_ln78_9_fu_4549_p2[0:0] === 1'b1) ? select_ln78_93_fu_4689_p3 : select_ln78_94_fu_4697_p3);

assign sA_L1_4_next_1_fu_4466_p2 = (vA_L1_4_next_356_reg_1000 & or_ln97_3_fu_4461_p2);

assign sA_L1_4_next_2_fu_4505_p2 = (valid7_reg_7375 & or_ln107_3_fu_4500_p2);

assign sA_L1_4_next_4_fu_4683_p2 = (sA_L1_4_next_364_reg_880 & icmp_ln78_12_fu_4526_p2);

assign sA_L1_4_next_fu_4407_p2 = (valid7_reg_7375 & or_ln87_3_fu_4402_p2);

assign sA_L2_1_fu_5351_p3 = ((or_ln78_12_fu_5307_p2[0:0] === 1'b1) ? select_ln78_119_fu_5335_p3 : select_ln78_120_fu_5343_p3);

assign sA_L2_1_next_1_fu_5113_p2 = (or_ln97_4_fu_5107_p2 & ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6);

assign sA_L2_1_next_2_fu_5155_p2 = (valid_L1_1_4_fu_3500_p3 & or_ln107_4_fu_5149_p2);

assign sA_L2_1_next_4_fu_5329_p2 = (icmp_ln78_16_fu_5179_p2 & ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6);

assign sA_L2_1_next_fu_5039_p2 = (valid_L1_1_4_fu_3500_p3 & or_ln87_4_fu_5033_p2);

assign sA_L2_2_fu_6003_p3 = ((or_ln78_13_fu_5959_p2[0:0] === 1'b1) ? select_ln78_145_fu_5987_p3 : select_ln78_146_fu_5995_p3);

assign sA_L2_2_next_1_fu_5765_p2 = (or_ln97_5_fu_5759_p2 & ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6);

assign sA_L2_2_next_2_fu_5807_p2 = (valid_L1_3_4_fu_4362_p3 & or_ln107_5_fu_5801_p2);

assign sA_L2_2_next_4_fu_5981_p2 = (icmp_ln78_20_fu_5831_p2 & ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6);

assign sA_L2_2_next_fu_5691_p2 = (valid_L1_3_4_fu_4362_p3 & or_ln87_5_fu_5685_p2);

assign sA_L3_fu_6600_p3 = ((or_ln78_14_fu_6586_p2[0:0] === 1'b1) ? select_ln78_176_fu_6578_p3 : select_ln78_177_fu_6592_p3);

assign sA_L3_next_1_fu_6314_p2 = (or_ln97_6_fu_6308_p2 & ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6);

assign sA_L3_next_2_fu_6352_p2 = (valid_L2_1_4_reg_7786 & or_ln107_6_fu_6346_p2);

assign sA_L3_next_4_fu_6572_p2 = (icmp_ln78_24_fu_6372_p2 & ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6);

assign sA_L3_next_fu_6255_p2 = (valid_L2_1_4_reg_7786 & or_ln87_6_fu_6249_p2);

assign sB_L1_1_fu_3382_p3 = ((or_ln78_fu_3256_p2[0:0] === 1'b1) ? select_ln78_12_fu_3366_p3 : select_ln78_13_fu_3374_p3);

assign sB_L1_1_next_1_fu_3190_p2 = (valid2_reg_7335 & or_ln98_fu_3185_p2);

assign sB_L1_1_next_2_fu_3228_p2 = (valid2_reg_7335 & or_ln108_fu_3223_p2);

assign sB_L1_1_next_4_fu_3360_p2 = (sB_L1_1_next_365_reg_865 & icmp_ln78_fu_3233_p2);

assign sB_L1_1_next_fu_3130_p2 = (valid_L1_1_next_157_reg_985 & or_ln88_fu_3125_p2);

assign sB_L1_2_fu_3813_p3 = ((or_ln78_3_fu_3687_p2[0:0] === 1'b1) ? select_ln78_38_fu_3797_p3 : select_ln78_39_fu_3805_p3);

assign sB_L1_2_next_1_fu_3621_p2 = (valid4_reg_7351 & or_ln98_1_fu_3616_p2);

assign sB_L1_2_next_2_fu_3659_p2 = (valid4_reg_7351 & or_ln108_1_fu_3654_p2);

assign sB_L1_2_next_4_fu_3791_p2 = (sB_L1_2_next_366_reg_850 & icmp_ln78_4_fu_3664_p2);

assign sB_L1_2_next_fu_3561_p2 = (valid_L1_2_next_158_reg_970 & or_ln88_1_fu_3556_p2);

assign sB_L1_3_fu_4244_p3 = ((or_ln78_6_fu_4118_p2[0:0] === 1'b1) ? select_ln78_64_fu_4228_p3 : select_ln78_65_fu_4236_p3);

assign sB_L1_3_next_1_fu_4052_p2 = (valid6_reg_7367 & or_ln98_2_fu_4047_p2);

assign sB_L1_3_next_2_fu_4090_p2 = (valid6_reg_7367 & or_ln108_2_fu_4085_p2);

assign sB_L1_3_next_4_fu_4222_p2 = (sB_L1_3_next_367_reg_835 & icmp_ln78_8_fu_4095_p2);

assign sB_L1_3_next_fu_3992_p2 = (valid_L1_3_next_159_reg_955 & or_ln88_2_fu_3987_p2);

assign sB_L1_4_fu_4675_p3 = ((or_ln78_9_fu_4549_p2[0:0] === 1'b1) ? select_ln78_90_fu_4659_p3 : select_ln78_91_fu_4667_p3);

assign sB_L1_4_next_1_fu_4483_p2 = (valid8_reg_7383 & or_ln98_3_fu_4478_p2);

assign sB_L1_4_next_2_fu_4521_p2 = (valid8_reg_7383 & or_ln108_3_fu_4516_p2);

assign sB_L1_4_next_4_fu_4653_p2 = (sB_L1_4_next_368_reg_820 & icmp_ln78_12_fu_4526_p2);

assign sB_L1_4_next_fu_4423_p2 = (valid_L1_4_next_160_reg_940 & or_ln88_3_fu_4418_p2);

assign sB_L2_1_fu_5321_p3 = ((or_ln78_12_fu_5307_p2[0:0] === 1'b1) ? select_ln78_116_fu_5299_p3 : select_ln78_117_fu_5313_p3);

assign sB_L2_1_next_1_fu_5131_p2 = (valid_L1_2_4_fu_3931_p3 & or_ln98_4_fu_5125_p2);

assign sB_L2_1_next_2_fu_5173_p2 = (valid_L1_2_4_fu_3931_p3 & or_ln108_4_fu_5167_p2);

assign sB_L2_1_next_4_fu_5293_p2 = (icmp_ln78_16_fu_5179_p2 & ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6);

assign sB_L2_1_next_fu_5063_p2 = (or_ln88_4_fu_5057_p2 & ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6);

assign sB_L2_2_fu_5973_p3 = ((or_ln78_13_fu_5959_p2[0:0] === 1'b1) ? select_ln78_142_fu_5951_p3 : select_ln78_143_fu_5965_p3);

assign sB_L2_2_next_1_fu_5783_p2 = (valid_L1_4_4_fu_4793_p3 & or_ln98_5_fu_5777_p2);

assign sB_L2_2_next_2_fu_5825_p2 = (valid_L1_4_4_fu_4793_p3 & or_ln108_5_fu_5819_p2);

assign sB_L2_2_next_4_fu_5945_p2 = (icmp_ln78_20_fu_5831_p2 & ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6);

assign sB_L2_2_next_fu_5715_p2 = (or_ln88_5_fu_5709_p2 & ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6);

assign sB_L3_fu_6630_p3 = ((or_ln78_14_fu_6586_p2[0:0] === 1'b1) ? select_ln78_179_fu_6614_p3 : select_ln78_180_fu_6622_p3);

assign sB_L3_next_1_fu_6331_p2 = (valid_L2_2_4_reg_7845 & or_ln98_6_fu_6325_p2);

assign sB_L3_next_2_fu_6367_p2 = (valid_L2_2_4_reg_7845 & or_ln108_6_fu_6361_p2);

assign sB_L3_next_4_fu_6608_p2 = (icmp_ln78_24_fu_6372_p2 & ap_phi_mux_sB_L3_next_385_phi_fu_1600_p6);

assign sB_L3_next_fu_6276_p2 = (or_ln88_6_fu_6270_p2 & ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6);

assign select_ln214_fu_7068_p3 = ((xor_ln214_fu_7062_p2[0:0] === 1'b1) ? 7'd127 : 7'd0);

assign select_ln554_1_fu_1855_p3 = ((ap_phi_mux_read_1_015_phi_fu_588_p6[0:0] === 1'b1) ? addr_1_V_fu_1849_p2 : ap_phi_mux_addr_V_1_07_phi_fu_700_p6);

assign select_ln554_2_fu_1869_p3 = ((ap_phi_mux_read_2_014_phi_fu_602_p6[0:0] === 1'b1) ? addr_2_V_fu_1863_p2 : ap_phi_mux_addr_V_2_06_phi_fu_714_p6);

assign select_ln554_3_fu_1883_p3 = ((ap_phi_mux_read_3_013_phi_fu_616_p6[0:0] === 1'b1) ? addr_3_V_fu_1877_p2 : ap_phi_mux_addr_V_3_05_phi_fu_728_p6);

assign select_ln554_4_fu_1897_p3 = ((ap_phi_mux_read_4_012_phi_fu_630_p6[0:0] === 1'b1) ? addr_4_V_fu_1891_p2 : ap_phi_mux_addr_V_4_04_phi_fu_742_p6);

assign select_ln554_5_fu_1911_p3 = ((ap_phi_mux_read_5_011_phi_fu_644_p6[0:0] === 1'b1) ? addr_5_V_fu_1905_p2 : ap_phi_mux_addr_V_5_03_phi_fu_756_p6);

assign select_ln554_6_fu_1925_p3 = ((ap_phi_mux_read_6_010_phi_fu_658_p6[0:0] === 1'b1) ? addr_6_V_fu_1919_p2 : ap_phi_mux_addr_V_6_02_phi_fu_770_p6);

assign select_ln554_7_fu_1939_p3 = ((ap_phi_mux_read_7_09_phi_fu_672_p6[0:0] === 1'b1) ? addr_7_V_fu_1933_p2 : ap_phi_mux_addr_V_7_01_phi_fu_784_p6);

assign select_ln554_fu_1841_p3 = ((ap_phi_mux_read_0_016_phi_fu_574_p6[0:0] === 1'b1) ? addr_0_V_fu_1835_p2 : ap_phi_mux_addr_V_0_08_phi_fu_686_p6);

assign select_ln59_1_fu_6220_p3 = ((or_ln59_6_fu_6162_p2[0:0] === 1'b1) ? select_ln59_fu_6168_p3 : select_ln61_12_fu_6212_p3);

assign select_ln59_fu_6168_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln60_10_fu_5631_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_11_fu_5645_p3 = ((or_ln60_11_fu_5639_p2[0:0] === 1'b1) ? select_ln60_10_fu_5631_p3 : select_ln61_11_fu_5617_p3);

assign select_ln60_1_fu_2389_p3 = ((or_ln60_6_fu_2383_p2[0:0] === 1'b1) ? select_ln60_fu_2375_p3 : select_ln61_1_fu_2361_p3);

assign select_ln60_2_fu_2595_p3 = ((and_ln60_1_fu_2589_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_3_fu_2609_p3 = ((or_ln60_7_fu_2603_p2[0:0] === 1'b1) ? select_ln60_2_fu_2595_p3 : select_ln61_3_fu_2581_p3);

assign select_ln60_4_fu_2815_p3 = ((and_ln60_2_fu_2809_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_5_fu_2829_p3 = ((or_ln60_8_fu_2823_p2[0:0] === 1'b1) ? select_ln60_4_fu_2815_p3 : select_ln61_5_fu_2801_p3);

assign select_ln60_6_fu_3035_p3 = ((and_ln60_3_fu_3029_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_7_fu_3049_p3 = ((or_ln60_9_fu_3043_p2[0:0] === 1'b1) ? select_ln60_6_fu_3035_p3 : select_ln61_7_fu_3021_p3);

assign select_ln60_8_fu_4979_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln60_9_fu_4993_p3 = ((or_ln60_10_fu_4987_p2[0:0] === 1'b1) ? select_ln60_8_fu_4979_p3 : select_ln61_9_fu_4965_p3);

assign select_ln60_fu_2375_p3 = ((and_ln60_fu_2369_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln61_10_fu_5603_p3 = ((and_ln61_23_fu_5597_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_11_fu_5617_p3 = ((or_ln61_17_fu_5611_p2[0:0] === 1'b1) ? select_ln61_10_fu_5603_p3 : 3'd4);

assign select_ln61_12_fu_6212_p3 = ((and_ln61_24_fu_6206_p2[0:0] === 1'b1) ? select_ln62_fu_6192_p3 : 3'd3);

assign select_ln61_1_fu_2361_p3 = ((or_ln61_2_fu_2355_p2[0:0] === 1'b1) ? select_ln61_fu_2347_p3 : 3'd4);

assign select_ln61_2_fu_2567_p3 = ((and_ln61_7_fu_2561_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_3_fu_2581_p3 = ((or_ln61_5_fu_2575_p2[0:0] === 1'b1) ? select_ln61_2_fu_2567_p3 : 3'd4);

assign select_ln61_4_fu_2787_p3 = ((and_ln61_11_fu_2781_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_5_fu_2801_p3 = ((or_ln61_8_fu_2795_p2[0:0] === 1'b1) ? select_ln61_4_fu_2787_p3 : 3'd4);

assign select_ln61_6_fu_3007_p3 = ((and_ln61_15_fu_3001_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_7_fu_3021_p3 = ((or_ln61_11_fu_3015_p2[0:0] === 1'b1) ? select_ln61_6_fu_3007_p3 : 3'd4);

assign select_ln61_8_fu_4951_p3 = ((and_ln61_19_fu_4945_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln61_9_fu_4965_p3 = ((or_ln61_14_fu_4959_p2[0:0] === 1'b1) ? select_ln61_8_fu_4951_p3 : 3'd4);

assign select_ln61_fu_2347_p3 = ((and_ln61_3_fu_2341_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln62_fu_6192_p3 = ((ap_phi_mux_valid_L3_next81_phi_fu_1656_p6[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign select_ln78_100_fu_4754_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? valid7_reg_7375 : vA_L1_4_next_2_fu_4741_p2);

assign select_ln78_102_fu_4786_p3 = ((and_ln60_3_reg_7552[0:0] === 1'b1) ? valid_L1_4_next_160_reg_940 : and_ln78_19_fu_4780_p2);

assign select_ln78_10_fu_3345_p3 = ((and_ln60_reg_7411[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6 : select_ln78_9_fu_3337_p3);

assign select_ln78_112_fu_5261_p3 = ((icmp_ln78_16_fu_5179_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V27_phi_fu_1516_p6 : 14'd0);

assign select_ln78_113_fu_5269_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_112_fu_5261_p3);

assign select_ln78_114_fu_5277_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 : select_ln78_113_fu_5269_p3);

assign select_ln78_116_fu_5299_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? sB_L2_1_next_fu_5063_p2 : sB_L2_1_next_1_fu_5131_p2);

assign select_ln78_117_fu_5313_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? sB_L2_1_next_2_fu_5173_p2 : sB_L2_1_next_4_fu_5293_p2);

assign select_ln78_119_fu_5335_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? sA_L2_1_next_fu_5039_p2 : sA_L2_1_next_1_fu_5113_p2);

assign select_ln78_120_fu_5343_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? sA_L2_1_next_2_fu_5155_p2 : sA_L2_1_next_4_fu_5329_p2);

assign select_ln78_128_fu_5437_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 : and_ln78_25_fu_5431_p2);

assign select_ln78_12_fu_3366_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? sB_L1_1_next_fu_3130_p2 : sB_L1_1_next_1_fu_3190_p2);

assign select_ln78_138_fu_5913_p3 = ((icmp_ln78_20_fu_5831_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V26_phi_fu_1530_p6 : 14'd0);

assign select_ln78_139_fu_5921_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_138_fu_5913_p3);

assign select_ln78_13_fu_3374_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? sB_L1_1_next_2_fu_3228_p2 : sB_L1_1_next_4_fu_3360_p2);

assign select_ln78_140_fu_5929_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 : select_ln78_139_fu_5921_p3);

assign select_ln78_142_fu_5951_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? sB_L2_2_next_fu_5715_p2 : sB_L2_2_next_1_fu_5783_p2);

assign select_ln78_143_fu_5965_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? sB_L2_2_next_2_fu_5825_p2 : sB_L2_2_next_4_fu_5945_p2);

assign select_ln78_145_fu_5987_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? sA_L2_2_next_fu_5691_p2 : sA_L2_2_next_1_fu_5765_p2);

assign select_ln78_146_fu_5995_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? sA_L2_2_next_2_fu_5807_p2 : sA_L2_2_next_4_fu_5981_p2);

assign select_ln78_154_fu_6089_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 : and_ln78_31_fu_6083_p2);

assign select_ln78_15_fu_3396_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? sA_L1_1_next_fu_3114_p2 : sA_L1_1_next_1_fu_3173_p2);

assign select_ln78_164_fu_6450_p3 = ((icmp_ln78_24_fu_6372_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V18_phi_fu_1698_p6 : 14'd0);

assign select_ln78_165_fu_6458_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_164_fu_6450_p3);

assign select_ln78_166_fu_6466_p3 = ((icmp_ln78_26_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 : select_ln78_165_fu_6458_p3);

assign select_ln78_16_fu_3404_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? sA_L1_1_next_2_fu_3212_p2 : sA_L1_1_next_4_fu_3390_p2);

assign select_ln78_174_fu_6556_p3 = ((icmp_ln78_26_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 : and_ln78_35_fu_6550_p2);

assign select_ln78_176_fu_6578_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? sA_L3_next_fu_6255_p2 : sA_L3_next_1_fu_6314_p2);

assign select_ln78_177_fu_6592_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? sA_L3_next_2_fu_6352_p2 : sA_L3_next_4_fu_6572_p2);

assign select_ln78_179_fu_6614_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? sB_L3_next_fu_6276_p2 : sB_L3_next_1_fu_6331_p2);

assign select_ln78_180_fu_6622_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? sB_L3_next_2_fu_6367_p2 : sB_L3_next_4_fu_6608_p2);

assign select_ln78_18_fu_3426_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? valid_L1_1_next_157_reg_985 : valid2_reg_7335);

assign select_ln78_19_fu_3433_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? valid2_reg_7335 : vB_L1_1_next_1_fu_3420_p2);

assign select_ln78_1_fu_3261_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? match_1_dataarray_data_V_q0 : ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6);

assign select_ln78_21_fu_3454_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? valid1_reg_7327 : vA_L1_1_next_353_reg_1045);

assign select_ln78_22_fu_3461_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? valid1_reg_7327 : vA_L1_1_next_2_fu_3448_p2);

assign select_ln78_24_fu_3493_p3 = ((and_ln60_reg_7411[0:0] === 1'b1) ? valid_L1_1_next_157_reg_985 : and_ln78_1_fu_3487_p2);

assign select_ln78_26_fu_3679_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6 : match_3_dataarray_data_V_q0);

assign select_ln78_27_fu_3692_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? match_3_dataarray_data_V_q0 : ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6);

assign select_ln78_28_fu_3706_p3 = ((or_ln78_3_fu_3687_p2[0:0] === 1'b1) ? select_ln78_26_fu_3679_p3 : select_ln78_27_fu_3692_p3);

assign select_ln78_2_fu_3275_p3 = ((or_ln78_fu_3256_p2[0:0] === 1'b1) ? select_ln78_fu_3248_p3 : select_ln78_1_fu_3261_p3);

assign select_ln78_30_fu_3728_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_834_phi_fu_1418_p6);

assign select_ln78_31_fu_3736_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_834_phi_fu_1418_p6);

assign select_ln78_32_fu_3744_p3 = ((or_ln78_3_fu_3687_p2[0:0] === 1'b1) ? select_ln78_30_fu_3728_p3 : select_ln78_31_fu_3736_p3);

assign select_ln78_34_fu_3760_p3 = ((icmp_ln78_4_fu_3664_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V38_phi_fu_1362_p6 : 14'd0);

assign select_ln78_35_fu_3768_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_34_fu_3760_p3);

assign select_ln78_36_fu_3776_p3 = ((and_ln60_1_reg_7458[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_230_phi_fu_1474_p6 : select_ln78_35_fu_3768_p3);

assign select_ln78_38_fu_3797_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? sB_L1_2_next_fu_3561_p2 : sB_L1_2_next_1_fu_3621_p2);

assign select_ln78_39_fu_3805_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? sB_L1_2_next_2_fu_3659_p2 : sB_L1_2_next_4_fu_3791_p2);

assign select_ln78_41_fu_3827_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? sA_L1_2_next_fu_3545_p2 : sA_L1_2_next_1_fu_3604_p2);

assign select_ln78_42_fu_3835_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? sA_L1_2_next_2_fu_3643_p2 : sA_L1_2_next_4_fu_3821_p2);

assign select_ln78_44_fu_3857_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? valid_L1_2_next_158_reg_970 : valid4_reg_7351);

assign select_ln78_45_fu_3864_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? valid4_reg_7351 : vB_L1_2_next_1_fu_3851_p2);

assign select_ln78_47_fu_3885_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? valid3_reg_7343 : vA_L1_2_next_354_reg_1030);

assign select_ln78_48_fu_3892_p3 = ((icmp_ln78_5_fu_3669_p2[0:0] === 1'b1) ? valid3_reg_7343 : vA_L1_2_next_2_fu_3879_p2);

assign select_ln78_4_fu_3297_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_335_phi_fu_1404_p6);

assign select_ln78_50_fu_3924_p3 = ((and_ln60_1_reg_7458[0:0] === 1'b1) ? valid_L1_2_next_158_reg_970 : and_ln78_7_fu_3918_p2);

assign select_ln78_52_fu_4110_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6 : match_5_dataarray_data_V_q0);

assign select_ln78_53_fu_4123_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? match_5_dataarray_data_V_q0 : ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6);

assign select_ln78_54_fu_4137_p3 = ((or_ln78_6_fu_4118_p2[0:0] === 1'b1) ? select_ln78_52_fu_4110_p3 : select_ln78_53_fu_4123_p3);

assign select_ln78_56_fu_4159_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1433_phi_fu_1432_p6);

assign select_ln78_57_fu_4167_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1433_phi_fu_1432_p6);

assign select_ln78_58_fu_4175_p3 = ((or_ln78_6_fu_4118_p2[0:0] === 1'b1) ? select_ln78_56_fu_4159_p3 : select_ln78_57_fu_4167_p3);

assign select_ln78_5_fu_3305_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_335_phi_fu_1404_p6);

assign select_ln78_60_fu_4191_p3 = ((icmp_ln78_8_fu_4095_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V37_phi_fu_1376_p6 : 14'd0);

assign select_ln78_61_fu_4199_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_60_fu_4191_p3);

assign select_ln78_62_fu_4207_p3 = ((and_ln60_2_reg_7505[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_229_phi_fu_1488_p6 : select_ln78_61_fu_4199_p3);

assign select_ln78_64_fu_4228_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? sB_L1_3_next_fu_3992_p2 : sB_L1_3_next_1_fu_4052_p2);

assign select_ln78_65_fu_4236_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? sB_L1_3_next_2_fu_4090_p2 : sB_L1_3_next_4_fu_4222_p2);

assign select_ln78_67_fu_4258_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? sA_L1_3_next_fu_3976_p2 : sA_L1_3_next_1_fu_4035_p2);

assign select_ln78_68_fu_4266_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? sA_L1_3_next_2_fu_4074_p2 : sA_L1_3_next_4_fu_4252_p2);

assign select_ln78_6_fu_3313_p3 = ((or_ln78_fu_3256_p2[0:0] === 1'b1) ? select_ln78_4_fu_3297_p3 : select_ln78_5_fu_3305_p3);

assign select_ln78_70_fu_4288_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? valid_L1_3_next_159_reg_955 : valid6_reg_7367);

assign select_ln78_71_fu_4295_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? valid6_reg_7367 : vB_L1_3_next_1_fu_4282_p2);

assign select_ln78_73_fu_4316_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? valid5_reg_7359 : vA_L1_3_next_355_reg_1015);

assign select_ln78_74_fu_4323_p3 = ((icmp_ln78_9_fu_4100_p2[0:0] === 1'b1) ? valid5_reg_7359 : vA_L1_3_next_2_fu_4310_p2);

assign select_ln78_76_fu_4355_p3 = ((and_ln60_2_reg_7505[0:0] === 1'b1) ? valid_L1_3_next_159_reg_955 : and_ln78_13_fu_4349_p2);

assign select_ln78_78_fu_4541_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6 : match_7_dataarray_data_V_q0);

assign select_ln78_79_fu_4554_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? match_7_dataarray_data_V_q0 : ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6);

assign select_ln78_80_fu_4568_p3 = ((or_ln78_9_fu_4549_p2[0:0] === 1'b1) ? select_ln78_78_fu_4541_p3 : select_ln78_79_fu_4554_p3);

assign select_ln78_82_fu_4590_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2032_phi_fu_1446_p6);

assign select_ln78_83_fu_4598_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2032_phi_fu_1446_p6);

assign select_ln78_84_fu_4606_p3 = ((or_ln78_9_fu_4549_p2[0:0] === 1'b1) ? select_ln78_82_fu_4590_p3 : select_ln78_83_fu_4598_p3);

assign select_ln78_86_fu_4622_p3 = ((icmp_ln78_12_fu_4526_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V36_phi_fu_1390_p6 : 14'd0);

assign select_ln78_87_fu_4630_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_86_fu_4622_p3);

assign select_ln78_88_fu_4638_p3 = ((and_ln60_3_reg_7552[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_228_phi_fu_1502_p6 : select_ln78_87_fu_4630_p3);

assign select_ln78_8_fu_3329_p3 = ((icmp_ln78_fu_3233_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V39_phi_fu_1348_p6 : 14'd0);

assign select_ln78_90_fu_4659_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? sB_L1_4_next_fu_4423_p2 : sB_L1_4_next_1_fu_4483_p2);

assign select_ln78_91_fu_4667_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? sB_L1_4_next_2_fu_4521_p2 : sB_L1_4_next_4_fu_4653_p2);

assign select_ln78_93_fu_4689_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? sA_L1_4_next_fu_4407_p2 : sA_L1_4_next_1_fu_4466_p2);

assign select_ln78_94_fu_4697_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? sA_L1_4_next_2_fu_4505_p2 : sA_L1_4_next_4_fu_4683_p2);

assign select_ln78_96_fu_4719_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? valid_L1_4_next_160_reg_940 : valid8_reg_7383);

assign select_ln78_97_fu_4726_p3 = ((icmp_ln78_13_fu_4531_p2[0:0] === 1'b1) ? valid8_reg_7383 : vB_L1_4_next_1_fu_4713_p2);

assign select_ln78_99_fu_4747_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? valid7_reg_7375 : vA_L1_4_next_356_reg_1000);

assign select_ln78_9_fu_3337_p3 = ((icmp_ln78_1_fu_3238_p2[0:0] === 1'b1) ? 14'd0 : select_ln78_8_fu_3329_p3);

assign select_ln78_fu_3248_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_231_phi_fu_1460_p6 : match_1_dataarray_data_V_q0);

assign select_ln824_1_fu_6984_p3 = ((or_ln824_fu_6972_p2[0:0] === 1'b1) ? bestmatch_next_01819_fu_222 : bestmatch_next_data_V_fu_6943_p7);

assign select_ln824_2_fu_6992_p3 = ((or_ln824_fu_6972_p2[0:0] === 1'b1) ? p_01074_01550_i44_fu_230 : projseed_next_V_reg_7960_pp0_iter6_reg);

assign select_ln824_fu_6977_p3 = ((or_ln824_fu_6972_p2[0:0] === 1'b1) ? best_delta_phi_V_fu_6960_p3 : absval_V_reg_8002);

assign select_ln887_1_fu_7006_p3 = ((icmp_ln887_8_reg_8013[0:0] === 1'b1) ? select_ln824_1_fu_6984_p3 : bestmatch_next_01819_fu_222);

assign select_ln887_2_fu_7014_p3 = ((icmp_ln887_8_reg_8013[0:0] === 1'b1) ? select_ln824_2_fu_6992_p3 : p_01074_01550_i44_fu_230);

assign select_ln887_fu_6999_p3 = ((icmp_ln887_8_reg_8013[0:0] === 1'b1) ? select_ln824_fu_6977_p3 : best_delta_phi_V_fu_6960_p3);

assign sext_ln1354_1_fu_6845_p1 = $signed(stub_z_V_reg_7955);

assign sext_ln1354_2_fu_6903_p1 = $signed(ret_V_3_fu_6897_p2);

assign sext_ln1354_3_fu_6854_p1 = $signed(add_ln1354_fu_6848_p2);

assign sext_ln1354_fu_6842_p1 = $signed(tmp_12_reg_7970);

assign sext_ln1503_1_fu_6839_p1 = $signed(tmp_11_reg_7965);

assign sext_ln1503_fu_6799_p1 = $signed(phi_corr_V_fu_6780_p4);

assign stub_phi_V_fu_6714_p4 = {{allstub_dataarray_data_V_q0[20:4]}};

assign stub_r_V_fu_6694_p4 = {{allstub_dataarray_data_V_q0[35:29]}};

assign stubid_V_fu_6648_p1 = cm_L3_next_data_V_fu_6474_p3[6:0];

assign sub_ln214_fu_6872_p2 = (17'd0 - delta_phi_V_reg_7975);

assign t_V_fu_2153_p2 = (7'd1 + ap_phi_mux_t_V43_phi_fu_560_p6);

assign tmpA_L1_1_data_V_fu_3321_p3 = ((or_ln78_2_fu_3283_p2[0:0] === 1'b1) ? select_ln78_6_fu_3313_p3 : 14'd0);

assign tmpA_L1_2_data_V_fu_3752_p3 = ((or_ln78_5_fu_3714_p2[0:0] === 1'b1) ? select_ln78_32_fu_3744_p3 : 14'd0);

assign tmpA_L1_3_data_V_fu_4183_p3 = ((or_ln78_8_fu_4145_p2[0:0] === 1'b1) ? select_ln78_58_fu_4175_p3 : 14'd0);

assign tmpA_L1_4_data_V_fu_4614_p3 = ((or_ln78_11_fu_4576_p2[0:0] === 1'b1) ? select_ln78_84_fu_4606_p3 : 14'd0);

assign tmpA_L2_1_data_V_fu_5253_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_fu_3352_p3 : cm_L1_1_data_V_2_fu_5245_p3);

assign tmpA_L2_2_data_V_fu_5905_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_fu_4214_p3 : cm_L1_3_data_V_2_fu_5897_p3);

assign tmpA_L3_data_V_fu_6443_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7759 : cm_L2_1_data_V_2_fu_6435_p3);

assign tmpB_L1_1_data_V_fu_3289_p3 = ((or_ln78_2_fu_3283_p2[0:0] === 1'b1) ? select_ln78_2_fu_3275_p3 : 14'd0);

assign tmpB_L1_2_data_V_fu_3720_p3 = ((or_ln78_5_fu_3714_p2[0:0] === 1'b1) ? select_ln78_28_fu_3706_p3 : 14'd0);

assign tmpB_L1_3_data_V_fu_4151_p3 = ((or_ln78_8_fu_4145_p2[0:0] === 1'b1) ? select_ln78_54_fu_4137_p3 : 14'd0);

assign tmpB_L1_4_data_V_fu_4582_p3 = ((or_ln78_11_fu_4576_p2[0:0] === 1'b1) ? select_ln78_80_fu_4568_p3 : 14'd0);

assign tmpB_L2_1_data_V_fu_5221_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_223_phi_fu_1572_p6 : cm_L1_2_data_V_2_fu_5207_p3);

assign tmpB_L2_2_data_V_fu_5873_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_222_phi_fu_1586_p6 : cm_L1_4_data_V_2_fu_5859_p3);

assign tmpB_L3_data_V_fu_6412_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_220_phi_fu_1684_p6 : cm_L2_2_data_V_2_fu_6405_p3);

assign tmp_10_fu_6665_p3 = {{bx_V92_phi_reg_806_pp0_iter2_reg}, {stubid_V_fu_6648_p1}};

assign tmp_13_fu_7082_p3 = {{p_phi_reg_794_pp0_iter6_reg}, {add_ln214_fu_7076_p2}};

assign tmp_1_fu_6934_p4 = {{proj_data_V_reg_7945_pp0_iter6_reg[57:44]}};

assign tmp_2_fu_6652_p3 = {{bx_V92_phi_reg_806_pp0_iter2_reg}, {projid_V_fu_6638_p4}};

assign tmp_3_fu_1947_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_fu_1841_p3}};

assign tmp_4_fu_1960_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_1_fu_1855_p3}};

assign tmp_5_fu_1973_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_2_fu_1869_p3}};

assign tmp_6_fu_1986_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_3_fu_1883_p3}};

assign tmp_7_fu_1999_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_4_fu_1897_p3}};

assign tmp_8_fu_2012_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_5_fu_1911_p3}};

assign tmp_9_fu_2025_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_6_fu_1925_p3}};

assign tmp_s_fu_2038_p3 = {{ap_phi_mux_p_phi_phi_fu_798_p4}, {select_ln554_7_fu_1939_p3}};

assign trunc_ln209_fu_1766_p1 = bx_V[0:0];

assign vA_L1_1_fu_3468_p3 = ((or_ln78_fu_3256_p2[0:0] === 1'b1) ? select_ln78_21_fu_3454_p3 : select_ln78_22_fu_3461_p3);

assign vA_L1_1_next_2_fu_3448_p2 = (vA_L1_1_next_353_reg_1045 & icmp_ln78_fu_3233_p2);

assign vA_L1_2_fu_3899_p3 = ((or_ln78_3_fu_3687_p2[0:0] === 1'b1) ? select_ln78_47_fu_3885_p3 : select_ln78_48_fu_3892_p3);

assign vA_L1_2_next_2_fu_3879_p2 = (vA_L1_2_next_354_reg_1030 & icmp_ln78_4_fu_3664_p2);

assign vA_L1_3_fu_4330_p3 = ((or_ln78_6_fu_4118_p2[0:0] === 1'b1) ? select_ln78_73_fu_4316_p3 : select_ln78_74_fu_4323_p3);

assign vA_L1_3_next_2_fu_4310_p2 = (vA_L1_3_next_355_reg_1015 & icmp_ln78_8_fu_4095_p2);

assign vA_L1_4_fu_4761_p3 = ((or_ln78_9_fu_4549_p2[0:0] === 1'b1) ? select_ln78_99_fu_4747_p3 : select_ln78_100_fu_4754_p3);

assign vA_L1_4_next_2_fu_4741_p2 = (vA_L1_4_next_356_reg_1000 & icmp_ln78_12_fu_4526_p2);

assign vA_L2_1_fu_5411_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? valid_L1_1_4_fu_3500_p3 : valid_L1_1_2_fu_5403_p3);

assign vA_L2_2_fu_6063_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? valid_L1_3_4_fu_4362_p3 : valid_L1_3_2_fu_6055_p3);

assign vA_L3_fu_6531_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? valid_L2_1_4_reg_7786 : valid_L2_1_2_fu_6523_p3);

assign vB_L1_1_fu_3440_p3 = ((or_ln78_fu_3256_p2[0:0] === 1'b1) ? select_ln78_18_fu_3426_p3 : select_ln78_19_fu_3433_p3);

assign vB_L1_1_next_1_fu_3420_p2 = (valid_L1_1_next_157_reg_985 & icmp_ln78_fu_3233_p2);

assign vB_L1_2_fu_3871_p3 = ((or_ln78_3_fu_3687_p2[0:0] === 1'b1) ? select_ln78_44_fu_3857_p3 : select_ln78_45_fu_3864_p3);

assign vB_L1_2_next_1_fu_3851_p2 = (valid_L1_2_next_158_reg_970 & icmp_ln78_4_fu_3664_p2);

assign vB_L1_3_fu_4302_p3 = ((or_ln78_6_fu_4118_p2[0:0] === 1'b1) ? select_ln78_70_fu_4288_p3 : select_ln78_71_fu_4295_p3);

assign vB_L1_3_next_1_fu_4282_p2 = (valid_L1_3_next_159_reg_955 & icmp_ln78_8_fu_4095_p2);

assign vB_L1_4_fu_4733_p3 = ((or_ln78_9_fu_4549_p2[0:0] === 1'b1) ? select_ln78_96_fu_4719_p3 : select_ln78_97_fu_4726_p3);

assign vB_L1_4_next_1_fu_4713_p2 = (valid_L1_4_next_160_reg_940 & icmp_ln78_12_fu_4526_p2);

assign vB_L2_1_fu_5381_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 : valid_L1_2_2_fu_5373_p3);

assign vB_L2_2_fu_6033_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 : valid_L1_4_2_fu_6025_p3);

assign vB_L3_fu_6502_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 : valid_L2_2_2_fu_6495_p3);

assign valid1_fu_2165_p2 = (icmp_ln895_reg_7223 & icmp_ln887_reg_7217);

assign valid2_fu_2169_p2 = (icmp_ln895_1_reg_7235 & icmp_ln887_1_reg_7229);

assign valid3_fu_2173_p2 = (icmp_ln895_2_reg_7247 & icmp_ln887_2_reg_7241);

assign valid4_fu_2177_p2 = (icmp_ln895_3_reg_7259 & icmp_ln887_3_reg_7253);

assign valid5_fu_2181_p2 = (icmp_ln895_4_reg_7271 & icmp_ln887_4_reg_7265);

assign valid6_fu_2185_p2 = (icmp_ln895_5_reg_7283 & icmp_ln887_5_reg_7277);

assign valid7_fu_2189_p2 = (icmp_ln895_6_reg_7295 & icmp_ln887_6_reg_7289);

assign valid8_fu_2193_p2 = (icmp_ln895_7_reg_7307 & icmp_ln887_7_reg_7301);

assign valid_L1_1_1_fu_5395_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? valid_L1_1_4_fu_3500_p3 : valid_L1_1_fu_5389_p2);

assign valid_L1_1_2_fu_5403_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 : valid_L1_1_1_fu_5395_p3);

assign valid_L1_1_4_fu_3500_p3 = ((icmp_ln78_2_fu_3243_p2[0:0] === 1'b1) ? vA_L1_1_next_353_reg_1045 : select_ln78_24_fu_3493_p3);

assign valid_L1_1_fu_5389_p2 = (icmp_ln78_16_fu_5179_p2 & ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6);

assign valid_L1_2_1_fu_5365_p3 = ((icmp_ln78_17_fu_5193_p2[0:0] === 1'b1) ? valid_L1_2_4_fu_3931_p3 : valid_L1_2_fu_5359_p2);

assign valid_L1_2_2_fu_5373_p3 = ((and_ln60_4_fu_4973_p2[0:0] === 1'b1) ? valid_L1_2_4_fu_3931_p3 : valid_L1_2_1_fu_5365_p3);

assign valid_L1_2_4_fu_3931_p3 = ((icmp_ln78_6_fu_3674_p2[0:0] === 1'b1) ? vA_L1_2_next_354_reg_1030 : select_ln78_50_fu_3924_p3);

assign valid_L1_2_fu_5359_p2 = (icmp_ln78_16_fu_5179_p2 & ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6);

assign valid_L1_3_1_fu_6047_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? valid_L1_3_4_fu_4362_p3 : valid_L1_3_fu_6041_p2);

assign valid_L1_3_2_fu_6055_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 : valid_L1_3_1_fu_6047_p3);

assign valid_L1_3_4_fu_4362_p3 = ((icmp_ln78_10_fu_4105_p2[0:0] === 1'b1) ? vA_L1_3_next_355_reg_1015 : select_ln78_76_fu_4355_p3);

assign valid_L1_3_fu_6041_p2 = (icmp_ln78_20_fu_5831_p2 & ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6);

assign valid_L1_4_1_fu_6017_p3 = ((icmp_ln78_21_fu_5845_p2[0:0] === 1'b1) ? valid_L1_4_4_fu_4793_p3 : valid_L1_4_fu_6011_p2);

assign valid_L1_4_2_fu_6025_p3 = ((and_ln60_5_fu_5625_p2[0:0] === 1'b1) ? valid_L1_4_4_fu_4793_p3 : valid_L1_4_1_fu_6017_p3);

assign valid_L1_4_4_fu_4793_p3 = ((icmp_ln78_14_fu_4536_p2[0:0] === 1'b1) ? vA_L1_4_next_356_reg_1000 : select_ln78_102_fu_4786_p3);

assign valid_L1_4_fu_6011_p2 = (icmp_ln78_20_fu_5831_p2 & ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6);

assign valid_L2_1_1_fu_6516_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? valid_L2_1_4_reg_7786 : valid_L2_1_fu_6510_p2);

assign valid_L2_1_2_fu_6523_p3 = ((icmp_ln78_26_fu_6399_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 : valid_L2_1_1_fu_6516_p3);

assign valid_L2_1_4_fu_5445_p3 = ((icmp_ln78_18_fu_5215_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 : select_ln78_128_fu_5437_p3);

assign valid_L2_1_fu_6510_p2 = (icmp_ln78_24_fu_6372_p2 & ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6);

assign valid_L2_2_1_fu_6488_p3 = ((icmp_ln78_25_fu_6386_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7845 : valid_L2_2_fu_6482_p2);

assign valid_L2_2_2_fu_6495_p3 = ((icmp_ln78_26_fu_6399_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7845 : valid_L2_2_1_fu_6488_p3);

assign valid_L2_2_4_fu_6097_p3 = ((icmp_ln78_22_fu_5867_p2[0:0] === 1'b1) ? ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 : select_ln78_154_fu_6089_p3);

assign valid_L2_2_fu_6482_p2 = (icmp_ln78_24_fu_6372_p2 & ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6);

assign valid_L3_fu_6564_p3 = ((ap_phi_mux_sA_L3_next_384_phi_fu_1614_p6[0:0] === 1'b1) ? ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 : select_ln78_174_fu_6556_p3);

assign xor_ln107_1_fu_3632_p2 = (icmp_ln107_1_fu_3626_p2 ^ 1'd1);

assign xor_ln107_2_fu_4063_p2 = (icmp_ln107_2_fu_4057_p2 ^ 1'd1);

assign xor_ln107_3_fu_4494_p2 = (icmp_ln107_3_fu_4488_p2 ^ 1'd1);

assign xor_ln107_4_fu_5143_p2 = (icmp_ln107_4_fu_5137_p2 ^ 1'd1);

assign xor_ln107_5_fu_5795_p2 = (icmp_ln107_5_fu_5789_p2 ^ 1'd1);

assign xor_ln107_6_fu_6340_p2 = (icmp_ln107_6_fu_6336_p2 ^ 1'd1);

assign xor_ln107_fu_3201_p2 = (icmp_ln107_fu_3195_p2 ^ 1'd1);

assign xor_ln214_fu_7062_p2 = (or_ln758_fu_6922_p2 ^ 1'd1);

assign xor_ln54_10_fu_5453_p2 = (ap_phi_mux_valid_L2_2_next72_phi_fu_1292_p6 ^ 1'd1);

assign xor_ln54_11_fu_5471_p2 = (ap_phi_mux_vA_L2_2_next_174_phi_fu_1264_p6 ^ 1'd1);

assign xor_ln54_12_fu_6128_p2 = (ap_phi_mux_vA_L3_next_182_phi_fu_1642_p6 ^ 1'd1);

assign xor_ln54_1_fu_2215_p2 = (ap_phi_mux_vA_L1_1_next_353_phi_fu_1049_p6 ^ 1'd1);

assign xor_ln54_2_fu_2417_p2 = (ap_phi_mux_valid_L1_2_next46_phi_fu_1150_p6 ^ 1'd1);

assign xor_ln54_3_fu_2435_p2 = (ap_phi_mux_vA_L1_2_next_354_phi_fu_1034_p6 ^ 1'd1);

assign xor_ln54_4_fu_2637_p2 = (ap_phi_mux_valid_L1_3_next45_phi_fu_1165_p6 ^ 1'd1);

assign xor_ln54_5_fu_2655_p2 = (ap_phi_mux_vA_L1_3_next_355_phi_fu_1019_p6 ^ 1'd1);

assign xor_ln54_6_fu_2857_p2 = (ap_phi_mux_valid_L1_4_next52_phi_fu_1064_p6 ^ 1'd1);

assign xor_ln54_7_fu_2875_p2 = (ap_phi_mux_vA_L1_4_next_356_phi_fu_1004_p6 ^ 1'd1);

assign xor_ln54_8_fu_4801_p2 = (ap_phi_mux_valid_L2_1_next71_phi_fu_1306_p6 ^ 1'd1);

assign xor_ln54_9_fu_4819_p2 = (ap_phi_mux_vA_L2_1_next_173_phi_fu_1278_p6 ^ 1'd1);

assign xor_ln54_fu_2197_p2 = (ap_phi_mux_valid_L1_1_next47_phi_fu_1135_p6 ^ 1'd1);

assign xor_ln55_1_fu_2459_p2 = (ap_phi_mux_valid_L1_2_next_158_phi_fu_974_p6 ^ 1'd1);

assign xor_ln55_2_fu_2679_p2 = (ap_phi_mux_valid_L1_3_next_159_phi_fu_959_p6 ^ 1'd1);

assign xor_ln55_3_fu_2899_p2 = (ap_phi_mux_valid_L1_4_next_160_phi_fu_944_p6 ^ 1'd1);

assign xor_ln55_4_fu_4843_p2 = (ap_phi_mux_valid_L2_1_next_175_phi_fu_1250_p6 ^ 1'd1);

assign xor_ln55_5_fu_5495_p2 = (ap_phi_mux_valid_L2_2_next_176_phi_fu_1236_p6 ^ 1'd1);

assign xor_ln55_6_fu_6145_p2 = (ap_phi_mux_valid_L3_next_183_phi_fu_1628_p6 ^ 1'd1);

assign xor_ln55_fu_2239_p2 = (ap_phi_mux_valid_L1_1_next_157_phi_fu_989_p6 ^ 1'd1);

assign xor_ln59_10_fu_5513_p2 = (ap_phi_mux_sA_L2_2_next_378_phi_fu_1208_p6 ^ 1'd1);

assign xor_ln59_11_fu_5519_p2 = (ap_phi_mux_inread_assign_570_phi_fu_1320_p6 ^ 1'd1);

assign xor_ln59_12_fu_6200_p2 = (or_ln59_6_fu_6162_p2 ^ 1'd1);

assign xor_ln59_1_fu_2263_p2 = (ap_phi_mux_inread_assign51_phi_fu_1079_p6 ^ 1'd1);

assign xor_ln59_2_fu_2477_p2 = (ap_phi_mux_sA_L1_2_next_362_phi_fu_914_p6 ^ 1'd1);

assign xor_ln59_3_fu_2483_p2 = (ap_phi_mux_inread_assign_150_phi_fu_1093_p6 ^ 1'd1);

assign xor_ln59_4_fu_2697_p2 = (ap_phi_mux_sA_L1_3_next_363_phi_fu_899_p6 ^ 1'd1);

assign xor_ln59_5_fu_2703_p2 = (ap_phi_mux_inread_assign_249_phi_fu_1107_p6 ^ 1'd1);

assign xor_ln59_6_fu_2917_p2 = (ap_phi_mux_sA_L1_4_next_364_phi_fu_884_p6 ^ 1'd1);

assign xor_ln59_7_fu_2923_p2 = (ap_phi_mux_inread_assign_348_phi_fu_1121_p6 ^ 1'd1);

assign xor_ln59_8_fu_4861_p2 = (ap_phi_mux_sA_L2_1_next_377_phi_fu_1222_p6 ^ 1'd1);

assign xor_ln59_9_fu_4867_p2 = (ap_phi_mux_inread_assign_469_phi_fu_1334_p6 ^ 1'd1);

assign xor_ln59_fu_2257_p2 = (ap_phi_mux_sA_L1_1_next_361_phi_fu_929_p6 ^ 1'd1);

assign xor_ln60_1_fu_2501_p2 = (ap_phi_mux_sB_L1_2_next_366_phi_fu_854_p6 ^ 1'd1);

assign xor_ln60_2_fu_2721_p2 = (ap_phi_mux_sB_L1_3_next_367_phi_fu_839_p6 ^ 1'd1);

assign xor_ln60_3_fu_2941_p2 = (ap_phi_mux_sB_L1_4_next_368_phi_fu_824_p6 ^ 1'd1);

assign xor_ln60_4_fu_4885_p2 = (ap_phi_mux_sB_L2_1_next_379_phi_fu_1194_p6 ^ 1'd1);

assign xor_ln60_5_fu_5537_p2 = (ap_phi_mux_sB_L2_2_next_380_phi_fu_1180_p6 ^ 1'd1);

assign xor_ln60_fu_2281_p2 = (ap_phi_mux_sB_L1_1_next_365_phi_fu_869_p6 ^ 1'd1);

assign xor_ln61_1_fu_2537_p2 = (or_ln61_3_fu_2513_p2 ^ 1'd1);

assign xor_ln61_2_fu_2757_p2 = (or_ln61_6_fu_2733_p2 ^ 1'd1);

assign xor_ln61_3_fu_2977_p2 = (or_ln61_9_fu_2953_p2 ^ 1'd1);

assign xor_ln61_4_fu_4921_p2 = (or_ln61_12_fu_4897_p2 ^ 1'd1);

assign xor_ln61_5_fu_5573_p2 = (or_ln61_15_fu_5549_p2 ^ 1'd1);

assign xor_ln61_6_fu_6180_p2 = (or_ln61_18_fu_6176_p2 ^ 1'd1);

assign xor_ln61_fu_2317_p2 = (or_ln61_fu_2293_p2 ^ 1'd1);

assign xor_ln835_fu_7025_p2 = (1'd1 ^ and_ln835_fu_7021_p2);

assign xor_ln87_1_fu_3534_p2 = (icmp_ln87_1_fu_3528_p2 ^ 1'd1);

assign xor_ln87_2_fu_3965_p2 = (icmp_ln87_2_fu_3959_p2 ^ 1'd1);

assign xor_ln87_3_fu_4396_p2 = (icmp_ln87_3_fu_4390_p2 ^ 1'd1);

assign xor_ln87_4_fu_5027_p2 = (icmp_ln87_4_fu_5021_p2 ^ 1'd1);

assign xor_ln87_5_fu_5679_p2 = (icmp_ln87_5_fu_5673_p2 ^ 1'd1);

assign xor_ln87_6_fu_6243_p2 = (icmp_ln87_6_fu_6238_p2 ^ 1'd1);

assign xor_ln87_fu_3103_p2 = (icmp_ln87_fu_3097_p2 ^ 1'd1);

assign xor_ln88_1_fu_2621_p2 = (1'd1 ^ and_ln88_2_fu_2617_p2);

assign xor_ln88_2_fu_2841_p2 = (1'd1 ^ and_ln88_4_fu_2837_p2);

assign xor_ln88_3_fu_3061_p2 = (1'd1 ^ and_ln88_6_fu_3057_p2);

assign xor_ln88_4_fu_5051_p2 = (valid_L1_1_4_fu_3500_p3 ^ 1'd1);

assign xor_ln88_5_fu_5703_p2 = (valid_L1_3_4_fu_4362_p3 ^ 1'd1);

assign xor_ln88_6_fu_6265_p2 = (valid_L2_1_4_reg_7786 ^ 1'd1);

assign xor_ln88_fu_2401_p2 = (1'd1 ^ and_ln88_fu_2397_p2);

assign xor_ln97_10_fu_4455_p2 = (icmp_ln97_3_fu_4449_p2 ^ 1'd1);

assign xor_ln97_11_fu_5095_p2 = (icmp_ln97_4_fu_5089_p2 ^ 1'd1);

assign xor_ln97_12_fu_5747_p2 = (icmp_ln97_5_fu_5741_p2 ^ 1'd1);

assign xor_ln97_13_fu_6297_p2 = (icmp_ln97_6_fu_6292_p2 ^ 1'd1);

assign xor_ln97_1_fu_2631_p2 = (1'd1 ^ and_ln97_2_fu_2627_p2);

assign xor_ln97_2_fu_2851_p2 = (1'd1 ^ and_ln97_4_fu_2847_p2);

assign xor_ln97_3_fu_3071_p2 = (1'd1 ^ and_ln97_6_fu_3067_p2);

assign xor_ln97_4_fu_5101_p2 = (valid_L1_2_4_fu_3931_p3 ^ 1'd1);

assign xor_ln97_5_fu_5753_p2 = (valid_L1_4_4_fu_4793_p3 ^ 1'd1);

assign xor_ln97_6_fu_6303_p2 = (valid_L2_2_4_reg_7845 ^ 1'd1);

assign xor_ln97_7_fu_3162_p2 = (icmp_ln97_fu_3156_p2 ^ 1'd1);

assign xor_ln97_8_fu_3593_p2 = (icmp_ln97_1_fu_3587_p2 ^ 1'd1);

assign xor_ln97_9_fu_4024_p2 = (icmp_ln97_2_fu_4018_p2 ^ 1'd1);

assign xor_ln97_fu_2411_p2 = (1'd1 ^ and_ln97_fu_2407_p2);

assign zext_ln214_fu_7058_p1 = or_ln758_fu_6922_p2;

assign zext_ln215_fu_6893_p1 = LUT_matchcut_z2_q0;

assign zext_ln321_1_fu_7090_p1 = tmp_13_fu_7082_p3;

assign zext_ln321_fu_6957_p1 = LUT_matchcut_phi1_load_reg_8008;

assign zext_ln544_fu_6833_p1 = projseed_next_V_fu_6724_p4;

assign zext_ln57_1_fu_1968_p1 = tmp_4_fu_1960_p3;

assign zext_ln57_2_fu_1981_p1 = tmp_5_fu_1973_p3;

assign zext_ln57_3_fu_1994_p1 = tmp_6_fu_1986_p3;

assign zext_ln57_4_fu_2007_p1 = tmp_7_fu_1999_p3;

assign zext_ln57_5_fu_2020_p1 = tmp_8_fu_2012_p3;

assign zext_ln57_6_fu_2033_p1 = tmp_9_fu_2025_p3;

assign zext_ln57_7_fu_2046_p1 = tmp_s_fu_2038_p3;

assign zext_ln57_8_fu_6660_p1 = tmp_2_fu_6652_p3;

assign zext_ln57_9_fu_6673_p1 = tmp_10_fu_6665_p3;

assign zext_ln57_fu_1955_p1 = tmp_3_fu_1947_p3;

assign zext_ln887_fu_6883_p1 = LUT_matchcut_z2_q0;

endmodule //MatchCalculator_L5PHIB
