// Seed: 1668082918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input wire id_6,
    input supply0 id_7
    , id_18,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wor id_16
);
  assign id_16 = 1;
  assign id_16 = id_14;
  logic id_19 = id_14 < -1;
  parameter id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_18,
      id_18
  );
  wire id_21;
  wire id_22;
  final $unsigned(73);
  ;
endmodule
