<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ZeroMate: zero_mate::arm1176jzf_s::CCPU_Context Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ZeroMate
   &#160;<span id="projectnumber">v1.2.1</span>
   </div>
   <div id="projectbrief">Raspberry Pi Zero Emulator</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-static-methods">Static Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">zero_mate::arm1176jzf_s::CCPU_Context Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>This class represents the context (registers) of the CPU.  
 <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="context_8hpp_source.html">context.hpp</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for zero_mate::arm1176jzf_s::CCPU_Context:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context__coll__graph.svg" width="236" height="156"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a391d3ef35a11316f2d9690ddae7bd8e7"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> : std::uint32_t { <br />
&#160;&#160;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a8d9c307cb7f3c4a32822a51922d1ceaa">N</a> = 0b1U &lt;&lt; 31U
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a21c2e59531c8710156d34a3c30ac81d5">Z</a> = 0b1U &lt;&lt; 30U
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a0d61f8370cad1d412f80b84d143e1257">C</a> = 0b1U &lt;&lt; 29U
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a5206560a306a2e085a437fd258eb57ce">V</a> = 0b1U &lt;&lt; 28U
, <br />
&#160;&#160;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a7fc56270e7a70fa81a5935b72eacbe29">A</a> = 0b1U &lt;&lt; 8U
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7add7536794b63bf90eccfd37f9b147d7f">I</a> = 0b1U &lt;&lt; 7U
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7a800618943025315f869e4e1f09471012">F</a> = 0b1U &lt;&lt; 6U
<br />
 }</td></tr>
<tr class="memdesc:a391d3ef35a11316f2d9690ddae7bd8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumeration lists out different flags in the CPSR register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">More...</a><br /></td></tr>
<tr class="separator:a391d3ef35a11316f2d9690ddae7bd8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80df62c0bceb498b0a6cc65d54c8352b"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> : std::uint32_t { <br />
&#160;&#160;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba8f9bfe9d1345237cb3b2b205864da075">User</a> = 0b10000
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba515b9a5d45581087efc00a8dbacb13ca">FIQ</a> = 0b10001
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba19d751dff27aea339cf66284e97e1d5e">IRQ</a> = 0b10010
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba18eba6bb36aa9078c38ff2fe5a9f0d0d">Supervisor</a> = 0b10011
, <br />
&#160;&#160;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352ba727b63583e01fa2b3952dab580c84dc2">Abort</a> = 0b10111
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352baec0fc0100c4fc1ce4eea230c3dc10360">Undefined</a> = 0b11011
, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352baa45da96d0bf6575970f2d27af22be28a">System</a> = 0b11111
<br />
 }</td></tr>
<tr class="memdesc:a80df62c0bceb498b0a6cc65d54c8352b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enumeration represents different modes of the CPU.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">More...</a><br /></td></tr>
<tr class="separator:a80df62c0bceb498b0a6cc65d54c8352b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110b4d2a333fb510bb627a3fc109c35f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">Banked_Registers_t</a> = std::unordered_map&lt; <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::unordered_map&lt; std::uint32_t, std::uint32_t &gt; &gt;</td></tr>
<tr class="memdesc:a110b4d2a333fb510bb627a3fc109c35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for the CPU banked registers (just to make the code less wordy)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">More...</a><br /></td></tr>
<tr class="separator:a110b4d2a333fb510bb627a3fc109c35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:afb2bc49ac16284a27b81cec3322f8898"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#afb2bc49ac16284a27b81cec3322f8898">CCPU_Context</a> ()</td></tr>
<tr class="memdesc:afb2bc49ac16284a27b81cec3322f8898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor of the class.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#afb2bc49ac16284a27b81cec3322f8898">More...</a><br /></td></tr>
<tr class="separator:afb2bc49ac16284a27b81cec3322f8898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286edf7ca93bc920f9896b5b777b4b8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a286edf7ca93bc920f9896b5b777b4b8b">Reset</a> ()</td></tr>
<tr class="memdesc:a286edf7ca93bc920f9896b5b777b4b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the context of the CPU.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a286edf7ca93bc920f9896b5b777b4b8b">More...</a><br /></td></tr>
<tr class="separator:a286edf7ca93bc920f9896b5b777b4b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509b98ecf06c3100d69232f696d50150"><td class="memItemLeft" align="right" valign="top">const std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a509b98ecf06c3100d69232f696d50150">operator[]</a> (std::uint32_t idx) const</td></tr>
<tr class="memdesc:a509b98ecf06c3100d69232f696d50150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a const reference to a register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a509b98ecf06c3100d69232f696d50150">More...</a><br /></td></tr>
<tr class="separator:a509b98ecf06c3100d69232f696d50150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bafb3630715a269d6f808379e1e8707"><td class="memItemLeft" align="right" valign="top">std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8bafb3630715a269d6f808379e1e8707">operator[]</a> (std::uint32_t idx)</td></tr>
<tr class="memdesc:a8bafb3630715a269d6f808379e1e8707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a reference to a register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8bafb3630715a269d6f808379e1e8707">More...</a><br /></td></tr>
<tr class="separator:a8bafb3630715a269d6f808379e1e8707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22efcb34f3c1bd9f46f1f75771103ef9"><td class="memItemLeft" align="right" valign="top">const std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a22efcb34f3c1bd9f46f1f75771103ef9">Get_Register</a> (std::uint32_t idx, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) const</td></tr>
<tr class="memdesc:a22efcb34f3c1bd9f46f1f75771103ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a const reference to a register of a particular CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a22efcb34f3c1bd9f46f1f75771103ef9">More...</a><br /></td></tr>
<tr class="separator:a22efcb34f3c1bd9f46f1f75771103ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefbd0ac92d4ce6a3b8a31ceaa89ba72"><td class="memItemLeft" align="right" valign="top">std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#adefbd0ac92d4ce6a3b8a31ceaa89ba72">Get_Register</a> (std::uint32_t idx, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode)</td></tr>
<tr class="memdesc:adefbd0ac92d4ce6a3b8a31ceaa89ba72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a reference to a register of a particular CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#adefbd0ac92d4ce6a3b8a31ceaa89ba72">More...</a><br /></td></tr>
<tr class="separator:adefbd0ac92d4ce6a3b8a31ceaa89ba72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf66c6ff905975912dbf52133ddfeceb"><td class="memItemLeft" align="right" valign="top">std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf66c6ff905975912dbf52133ddfeceb">Get_CPSR</a> ()</td></tr>
<tr class="memdesc:acf66c6ff905975912dbf52133ddfeceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a reference the CPSR register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acf66c6ff905975912dbf52133ddfeceb">More...</a><br /></td></tr>
<tr class="separator:acf66c6ff905975912dbf52133ddfeceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad193ff04925ee955e75b64a7785652d8"><td class="memItemLeft" align="right" valign="top">const std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ad193ff04925ee955e75b64a7785652d8">Get_CPSR</a> () const</td></tr>
<tr class="memdesc:ad193ff04925ee955e75b64a7785652d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a const reference the CPSR register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ad193ff04925ee955e75b64a7785652d8">More...</a><br /></td></tr>
<tr class="separator:ad193ff04925ee955e75b64a7785652d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53765299c790cc790e15deb2c701bd2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a53765299c790cc790e15deb2c701bd2a">Set_CPSR</a> (std::uint32_t value)</td></tr>
<tr class="memdesc:a53765299c790cc790e15deb2c701bd2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a new value to the CPSR register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a53765299c790cc790e15deb2c701bd2a">More...</a><br /></td></tr>
<tr class="separator:a53765299c790cc790e15deb2c701bd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00681efcbc4adfcfde001a67c5baeca"><td class="memItemLeft" align="right" valign="top">std::uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ae00681efcbc4adfcfde001a67c5baeca">Get_SPSR</a> () const</td></tr>
<tr class="memdesc:ae00681efcbc4adfcfde001a67c5baeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the value of the SPSR register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ae00681efcbc4adfcfde001a67c5baeca">More...</a><br /></td></tr>
<tr class="separator:ae00681efcbc4adfcfde001a67c5baeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8640117a5d7886b324a368c9dc41288d"><td class="memItemLeft" align="right" valign="top">std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8640117a5d7886b324a368c9dc41288d">Get_SPSR</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode)</td></tr>
<tr class="memdesc:a8640117a5d7886b324a368c9dc41288d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a reference to the SPSR register of the CPU mode passed in as a parameter.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8640117a5d7886b324a368c9dc41288d">More...</a><br /></td></tr>
<tr class="separator:a8640117a5d7886b324a368c9dc41288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1723b9f6993f17c2d293bd5a5e4d3440"><td class="memItemLeft" align="right" valign="top">const std::uint32_t &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a1723b9f6993f17c2d293bd5a5e4d3440">Get_SPSR</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) const</td></tr>
<tr class="memdesc:a1723b9f6993f17c2d293bd5a5e4d3440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a const reference to the SPSR register of the CPU mode passed in as a parameter.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a1723b9f6993f17c2d293bd5a5e4d3440">More...</a><br /></td></tr>
<tr class="separator:a1723b9f6993f17c2d293bd5a5e4d3440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b322131a1168763d2b8083c17a1079b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a1b322131a1168763d2b8083c17a1079b">Set_SPSR</a> (std::uint32_t value)</td></tr>
<tr class="memdesc:a1b322131a1168763d2b8083c17a1079b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the value of the SPSR register in the CPU mode passed in as a parameter.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a1b322131a1168763d2b8083c17a1079b">More...</a><br /></td></tr>
<tr class="separator:a1b322131a1168763d2b8083c17a1079b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984bace2773aca71cf04701aa0ce9c54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a984bace2773aca71cf04701aa0ce9c54">Set_Flag</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag, bool set) noexcept</td></tr>
<tr class="memdesc:a984bace2773aca71cf04701aa0ce9c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets/resets a flag in the CPSR register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a984bace2773aca71cf04701aa0ce9c54">More...</a><br /></td></tr>
<tr class="separator:a984bace2773aca71cf04701aa0ce9c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0013811c3eef6d91ddfd2423a08889ef"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0013811c3eef6d91ddfd2423a08889ef">Is_Flag_Set</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag) const noexcept</td></tr>
<tr class="memdesc:a0013811c3eef6d91ddfd2423a08889ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a given flag is set in the CPSR register of the current CPU mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a0013811c3eef6d91ddfd2423a08889ef">More...</a><br /></td></tr>
<tr class="separator:a0013811c3eef6d91ddfd2423a08889ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efff674f8141eab73cb69099220f0d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7efff674f8141eab73cb69099220f0d5">Set_CPU_Mode</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) noexcept</td></tr>
<tr class="memdesc:a7efff674f8141eab73cb69099220f0d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the mode of the CPU.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a7efff674f8141eab73cb69099220f0d5">More...</a><br /></td></tr>
<tr class="separator:a7efff674f8141eab73cb69099220f0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa740f9219bb413d707ac72f373e60d3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa740f9219bb413d707ac72f373e60d3a">Get_CPU_Mode</a> () const noexcept</td></tr>
<tr class="memdesc:aa740f9219bb413d707ac72f373e60d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current mode of the CPU.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa740f9219bb413d707ac72f373e60d3a">More...</a><br /></td></tr>
<tr class="separator:aa740f9219bb413d707ac72f373e60d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573470217091c27cf30f1411ea453e5d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a573470217091c27cf30f1411ea453e5d">Is_In_Privileged_Mode</a> () const noexcept</td></tr>
<tr class="memdesc:a573470217091c27cf30f1411ea453e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the CPU is in a privileged mode.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a573470217091c27cf30f1411ea453e5d">More...</a><br /></td></tr>
<tr class="separator:a573470217091c27cf30f1411ea453e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b48d0f9508c738b62d96e5593e6d704"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4b48d0f9508c738b62d96e5593e6d704">Enable_IRQ</a> (bool enable)</td></tr>
<tr class="memdesc:a4b48d0f9508c738b62d96e5593e6d704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Globally enables/disables IRQ (interrupts)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a4b48d0f9508c738b62d96e5593e6d704">More...</a><br /></td></tr>
<tr class="separator:a4b48d0f9508c738b62d96e5593e6d704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd5a3a65e28cce65d01bdef2746cf1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2dd5a3a65e28cce65d01bdef2746cf1a">Enable_FIQ</a> (bool enable)</td></tr>
<tr class="memdesc:a2dd5a3a65e28cce65d01bdef2746cf1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Globally enables/disables FIQ (fast interrupts)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2dd5a3a65e28cce65d01bdef2746cf1a">More...</a><br /></td></tr>
<tr class="separator:a2dd5a3a65e28cce65d01bdef2746cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a69d28e44b76eef2b0a6c0cd2a36f65ae"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a69d28e44b76eef2b0a6c0cd2a36f65ae">Set_Flag</a> (std::uint32_t &amp;cpsr, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag, bool set) noexcept</td></tr>
<tr class="memdesc:a69d28e44b76eef2b0a6c0cd2a36f65ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets/resets a flag in the given value which is treated as if it was the CPSR register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a69d28e44b76eef2b0a6c0cd2a36f65ae">More...</a><br /></td></tr>
<tr class="separator:a69d28e44b76eef2b0a6c0cd2a36f65ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc387fa0b0dd040c4e2463606d933e4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6fc387fa0b0dd040c4e2463606d933e4">Is_Mode_With_No_SPSR</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) noexcept</td></tr>
<tr class="memdesc:a6fc387fa0b0dd040c4e2463606d933e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the CPU mode passed in as a parameter supports the SPSR register or not.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6fc387fa0b0dd040c4e2463606d933e4">More...</a><br /></td></tr>
<tr class="separator:a6fc387fa0b0dd040c4e2463606d933e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a58031f7a63ee10070c0447ac8ff5842c"><td class="memItemLeft" align="right" valign="top">static constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a58031f7a63ee10070c0447ac8ff5842c">Number_Of_Regs</a> = 16</td></tr>
<tr class="memdesc:a58031f7a63ee10070c0447ac8ff5842c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of CPU registers.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a58031f7a63ee10070c0447ac8ff5842c">More...</a><br /></td></tr>
<tr class="separator:a58031f7a63ee10070c0447ac8ff5842c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4cfcc0e2305fadfaf78d2d93b90eb0"><td class="memItemLeft" align="right" valign="top">static constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8c4cfcc0e2305fadfaf78d2d93b90eb0">Number_Of_General_Regs</a> = 13</td></tr>
<tr class="memdesc:a8c4cfcc0e2305fadfaf78d2d93b90eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of general-purpose registers (LR, SP, PC are considered to be special registers)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8c4cfcc0e2305fadfaf78d2d93b90eb0">More...</a><br /></td></tr>
<tr class="separator:a8c4cfcc0e2305fadfaf78d2d93b90eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aaf18a7cf68e2260e1d7b36d5d074c0"><td class="memItemLeft" align="right" valign="top">static constexpr auto&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8aaf18a7cf68e2260e1d7b36d5d074c0">Reg_Size</a> = static_cast&lt;std::uint32_t&gt;(sizeof(std::uint32_t))</td></tr>
<tr class="memdesc:a8aaf18a7cf68e2260e1d7b36d5d074c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register size (4B)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a8aaf18a7cf68e2260e1d7b36d5d074c0">More...</a><br /></td></tr>
<tr class="separator:a8aaf18a7cf68e2260e1d7b36d5d074c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66806f0e093d292e51faabc084b49122"><td class="memItemLeft" align="right" valign="top">static constexpr std::uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a66806f0e093d292e51faabc084b49122">CPU_Mode_Mask</a> = 0b11111U</td></tr>
<tr class="memdesc:a66806f0e093d292e51faabc084b49122"><td class="mdescLeft">&#160;</td><td class="mdescRight">The least significant 5 bits in the CPS register represent the mode of the CPU.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a66806f0e093d292e51faabc084b49122">More...</a><br /></td></tr>
<tr class="separator:a66806f0e093d292e51faabc084b49122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5f3e3600b50a0e58b368a96918b892"><td class="memItemLeft" align="right" valign="top">static constexpr std::uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aae5f3e3600b50a0e58b368a96918b892">CPU_Control_Bits_Mask</a> = 0xFFU</td></tr>
<tr class="memdesc:aae5f3e3600b50a0e58b368a96918b892"><td class="mdescLeft">&#160;</td><td class="mdescRight">The lowest 8 bits of CPSR are called control bits.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aae5f3e3600b50a0e58b368a96918b892">More...</a><br /></td></tr>
<tr class="separator:aae5f3e3600b50a0e58b368a96918b892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaffeb9fb2df35732736f9ac679d5516"><td class="memItemLeft" align="right" valign="top">static constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#adaffeb9fb2df35732736f9ac679d5516">PC_Reg_Idx</a> = 15</td></tr>
<tr class="memdesc:adaffeb9fb2df35732736f9ac679d5516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index of the PC (program counter) register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#adaffeb9fb2df35732736f9ac679d5516">More...</a><br /></td></tr>
<tr class="separator:adaffeb9fb2df35732736f9ac679d5516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882411356cd7814f997decd2ee838b07"><td class="memItemLeft" align="right" valign="top">static constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a882411356cd7814f997decd2ee838b07">LR_Reg_Idx</a> = 14</td></tr>
<tr class="memdesc:a882411356cd7814f997decd2ee838b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index of the LR (link register) register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a882411356cd7814f997decd2ee838b07">More...</a><br /></td></tr>
<tr class="separator:a882411356cd7814f997decd2ee838b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2549de77c08f41146805af674f52d06"><td class="memItemLeft" align="right" valign="top">static constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac2549de77c08f41146805af674f52d06">SP_Reg_Idx</a> = 13</td></tr>
<tr class="memdesc:ac2549de77c08f41146805af674f52d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index of the SP (stack pointer) register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#ac2549de77c08f41146805af674f52d06">More...</a><br /></td></tr>
<tr class="separator:ac2549de77c08f41146805af674f52d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a2f550e28044af7ff0ddb866527a95356"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2f550e28044af7ff0ddb866527a95356">Init_Registers</a> ()</td></tr>
<tr class="memdesc:a2f550e28044af7ff0ddb866527a95356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes (resets) all CPU registers.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a2f550e28044af7ff0ddb866527a95356">More...</a><br /></td></tr>
<tr class="separator:a2f550e28044af7ff0ddb866527a95356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651a92dac2106063a9988c63fb80fcdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a651a92dac2106063a9988c63fb80fcdd">Init_FIQ_Banked_Regs</a> ()</td></tr>
<tr class="memdesc:a651a92dac2106063a9988c63fb80fcdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the banked registers of the FIQ mode to 0.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a651a92dac2106063a9988c63fb80fcdd">More...</a><br /></td></tr>
<tr class="separator:a651a92dac2106063a9988c63fb80fcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38524842c1e4f158af18c1e2cafd14ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a38524842c1e4f158af18c1e2cafd14ed">Init_IRQ_Banked_Regs</a> ()</td></tr>
<tr class="memdesc:a38524842c1e4f158af18c1e2cafd14ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the banked registers of the IRQ mode to 0.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a38524842c1e4f158af18c1e2cafd14ed">More...</a><br /></td></tr>
<tr class="separator:a38524842c1e4f158af18c1e2cafd14ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945204938f4a5e92be738c48711218c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a945204938f4a5e92be738c48711218c2">Init_Supervisor_Banked_Regs</a> ()</td></tr>
<tr class="memdesc:a945204938f4a5e92be738c48711218c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the banked registers of the Supervisor mode to 0.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a945204938f4a5e92be738c48711218c2">More...</a><br /></td></tr>
<tr class="separator:a945204938f4a5e92be738c48711218c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb0ee94a81e166d7b02a78f45b4d028"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6eb0ee94a81e166d7b02a78f45b4d028">Init_Undefined_Banked_Regs</a> ()</td></tr>
<tr class="memdesc:a6eb0ee94a81e166d7b02a78f45b4d028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the banked registers of the Undefined mode to 0.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6eb0ee94a81e166d7b02a78f45b4d028">More...</a><br /></td></tr>
<tr class="separator:a6eb0ee94a81e166d7b02a78f45b4d028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacfb4cc6e44ca967a9e258ba583f588b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aacfb4cc6e44ca967a9e258ba583f588b">Init_Abort_Banked_Regs</a> ()</td></tr>
<tr class="memdesc:aacfb4cc6e44ca967a9e258ba583f588b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the banked registers of the Abort mode to 0.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aacfb4cc6e44ca967a9e258ba583f588b">More...</a><br /></td></tr>
<tr class="separator:aacfb4cc6e44ca967a9e258ba583f588b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f089f1b45e6f22295a7339eeeade33"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a68f089f1b45e6f22295a7339eeeade33">Init_CPSR</a> ()</td></tr>
<tr class="memdesc:a68f089f1b45e6f22295a7339eeeade33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the CPSR register in all CPU modes.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a68f089f1b45e6f22295a7339eeeade33">More...</a><br /></td></tr>
<tr class="separator:a68f089f1b45e6f22295a7339eeeade33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24fe774c931e6fe4c0abe70956463de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af24fe774c931e6fe4c0abe70956463de">Init_SPSR</a> ()</td></tr>
<tr class="memdesc:af24fe774c931e6fe4c0abe70956463de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets all SPSR registers (in all CPU modes) to 0.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af24fe774c931e6fe4c0abe70956463de">More...</a><br /></td></tr>
<tr class="separator:af24fe774c931e6fe4c0abe70956463de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050dada520ca82a21874045815c596a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a050dada520ca82a21874045815c596a8">Verify_SPSR_Accessibility</a> (<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> mode) const</td></tr>
<tr class="separator:a050dada520ca82a21874045815c596a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53dae8f0dd16d916a852e572dfa95ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa53dae8f0dd16d916a852e572dfa95ba">Invalid_Change_Of_Control_Bits</a> (std::uint32_t new_cpsr) noexcept</td></tr>
<tr class="memdesc:aa53dae8f0dd16d916a852e572dfa95ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if there is an invalid attempt to change the control bits of the CPSR register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#aa53dae8f0dd16d916a852e572dfa95ba">More...</a><br /></td></tr>
<tr class="separator:aa53dae8f0dd16d916a852e572dfa95ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-static-methods"></a>
Static Private Member Functions</h2></td></tr>
<tr class="memitem:acad75ebcf81bf46a5b787a08b8b4bb6a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acad75ebcf81bf46a5b787a08b8b4bb6a">Is_Flag_Set</a> (std::uint32_t cpsr, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a> flag) noexcept</td></tr>
<tr class="memdesc:acad75ebcf81bf46a5b787a08b8b4bb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a flag is set in the given value which is treated as the CPSR register.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#acad75ebcf81bf46a5b787a08b8b4bb6a">More...</a><br /></td></tr>
<tr class="separator:acad75ebcf81bf46a5b787a08b8b4bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ae286bf3d1f39cfbe944054d6f5688"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af9ae286bf3d1f39cfbe944054d6f5688">Get_CPU_Mode</a> (std::uint32_t cpsr) noexcept</td></tr>
<tr class="memdesc:af9ae286bf3d1f39cfbe944054d6f5688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the mode of the CPU from the value given as a parameter.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af9ae286bf3d1f39cfbe944054d6f5688">More...</a><br /></td></tr>
<tr class="separator:af9ae286bf3d1f39cfbe944054d6f5688"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a5bcad134694e8c69498068c95dd190f1"><td class="memItemLeft" align="right" valign="top">std::atomic&lt; <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a5bcad134694e8c69498068c95dd190f1">m_mode</a></td></tr>
<tr class="memdesc:a5bcad134694e8c69498068c95dd190f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current mode of the CPU.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a5bcad134694e8c69498068c95dd190f1">More...</a><br /></td></tr>
<tr class="separator:a5bcad134694e8c69498068c95dd190f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dab1d3d7a0316dde8db22acacc281b"><td class="memItemLeft" align="right" valign="top">std::array&lt; std::uint32_t, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a58031f7a63ee10070c0447ac8ff5842c">Number_Of_Regs</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af1dab1d3d7a0316dde8db22acacc281b">m_regs</a></td></tr>
<tr class="memdesc:af1dab1d3d7a0316dde8db22acacc281b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USR and SYS mode registers.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af1dab1d3d7a0316dde8db22acacc281b">More...</a><br /></td></tr>
<tr class="separator:af1dab1d3d7a0316dde8db22acacc281b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcb0bac27ee95ddb44ba376ac7c268d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">Banked_Registers_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3dcb0bac27ee95ddb44ba376ac7c268d">m_banked_regs</a></td></tr>
<tr class="memdesc:a3dcb0bac27ee95ddb44ba376ac7c268d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Banked registers.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a3dcb0bac27ee95ddb44ba376ac7c268d">More...</a><br /></td></tr>
<tr class="separator:a3dcb0bac27ee95ddb44ba376ac7c268d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b8f9cf97fb52ce2b6eec7cb1ed5ae6"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a43b8f9cf97fb52ce2b6eec7cb1ed5ae6">m_spsr</a></td></tr>
<tr class="memdesc:a43b8f9cf97fb52ce2b6eec7cb1ed5ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPSR registers (for different CPU modes)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a43b8f9cf97fb52ce2b6eec7cb1ed5ae6">More...</a><br /></td></tr>
<tr class="separator:a43b8f9cf97fb52ce2b6eec7cb1ed5ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6763c648704a19923a5aae4fb314a31f"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6763c648704a19923a5aae4fb314a31f">m_cpsr</a></td></tr>
<tr class="memdesc:a6763c648704a19923a5aae4fb314a31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPSR registers (for different CPU modes)  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a6763c648704a19923a5aae4fb314a31f">More...</a><br /></td></tr>
<tr class="separator:a6763c648704a19923a5aae4fb314a31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3064b2b4039870158575655cfce8e41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classzero__mate_1_1utils_1_1CLogging__System.html">utils::CLogging_System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af3064b2b4039870158575655cfce8e41">m_logging_system</a></td></tr>
<tr class="memdesc:af3064b2b4039870158575655cfce8e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Logging system.  <a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#af3064b2b4039870158575655cfce8e41">More...</a><br /></td></tr>
<tr class="separator:af3064b2b4039870158575655cfce8e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class represents the context (registers) of the CPU. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a110b4d2a333fb510bb627a3fc109c35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110b4d2a333fb510bb627a3fc109c35f">&#9670;&nbsp;</a></span>Banked_Registers_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">zero_mate::arm1176jzf_s::CCPU_Context::Banked_Registers_t</a> =  std::unordered_map&lt;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::unordered_map&lt;std::uint32_t, std::uint32_t&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alias for the CPU banked registers (just to make the code less wordy) </p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a80df62c0bceb498b0a6cc65d54c8352b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80df62c0bceb498b0a6cc65d54c8352b">&#9670;&nbsp;</a></span>NCPU_Mode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">zero_mate::arm1176jzf_s::CCPU_Context::NCPU_Mode</a> : std::uint32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This enumeration represents different modes of the CPU. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352ba8f9bfe9d1345237cb3b2b205864da075"></a>User&#160;</td><td class="fielddoc"><p>User (normal program execution mode) </p>
</td></tr>
<tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352ba515b9a5d45581087efc00a8dbacb13ca"></a>FIQ&#160;</td><td class="fielddoc"><p>FIQ (supports a high-speed data transfer or channel process) </p>
</td></tr>
<tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352ba19d751dff27aea339cf66284e97e1d5e"></a>IRQ&#160;</td><td class="fielddoc"><p>IRQ (used for general-purpose interrupt handling) </p>
</td></tr>
<tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352ba18eba6bb36aa9078c38ff2fe5a9f0d0d"></a>Supervisor&#160;</td><td class="fielddoc"><p>Supervisor (protected mode for the operating system) </p>
</td></tr>
<tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352ba727b63583e01fa2b3952dab580c84dc2"></a>Abort&#160;</td><td class="fielddoc"><p>Abort (implements virtual memory and/or memory protection) </p>
</td></tr>
<tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352baec0fc0100c4fc1ce4eea230c3dc10360"></a>Undefined&#160;</td><td class="fielddoc"><p>Undefined (supports software emulation of hardware coprocessors) </p>
</td></tr>
<tr><td class="fieldname"><a id="a80df62c0bceb498b0a6cc65d54c8352baa45da96d0bf6575970f2d27af22be28a"></a>System&#160;</td><td class="fielddoc"><p>System (runs privileged operating system tasks (ARMv4 and above)) </p>
</td></tr>
</table>

</div>
</div>
<a id="a391d3ef35a11316f2d9690ddae7bd8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391d3ef35a11316f2d9690ddae7bd8e7">&#9670;&nbsp;</a></span>NFlag</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">zero_mate::arm1176jzf_s::CCPU_Context::NFlag</a> : std::uint32_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This enumeration lists out different flags in the CPSR register. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7a8d9c307cb7f3c4a32822a51922d1ceaa"></a>N&#160;</td><td class="fielddoc"><p>Negative flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7a21c2e59531c8710156d34a3c30ac81d5"></a>Z&#160;</td><td class="fielddoc"><p>Zero flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7a0d61f8370cad1d412f80b84d143e1257"></a>C&#160;</td><td class="fielddoc"><p>Carry flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7a5206560a306a2e085a437fd258eb57ce"></a>V&#160;</td><td class="fielddoc"><p>Overflow flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7a7fc56270e7a70fa81a5935b72eacbe29"></a>A&#160;</td><td class="fielddoc"><p>Imprecise abort (not used) </p>
</td></tr>
<tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7add7536794b63bf90eccfd37f9b147d7f"></a>I&#160;</td><td class="fielddoc"><p>Disable interrupts flag. </p>
</td></tr>
<tr><td class="fieldname"><a id="a391d3ef35a11316f2d9690ddae7bd8e7a800618943025315f869e4e1f09471012"></a>F&#160;</td><td class="fielddoc"><p>Disable fast interrupts flag. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="afb2bc49ac16284a27b81cec3322f8898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2bc49ac16284a27b81cec3322f8898">&#9670;&nbsp;</a></span>CCPU_Context()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">zero_mate::arm1176jzf_s::CCPU_Context::CCPU_Context </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor of the class. </p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_afb2bc49ac16284a27b81cec3322f8898_cgraph.svg" width="948" height="587"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2dd5a3a65e28cce65d01bdef2746cf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd5a3a65e28cce65d01bdef2746cf1a">&#9670;&nbsp;</a></span>Enable_FIQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Enable_FIQ </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Globally enables/disables FIQ (fast interrupts) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>Indication of whether interrupts should be enabled (true means fast interrupts will be enabled) </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a2dd5a3a65e28cce65d01bdef2746cf1a_cgraph.svg" width="480" height="52"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a2dd5a3a65e28cce65d01bdef2746cf1a_icgraph.svg" width="691" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a4b48d0f9508c738b62d96e5593e6d704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b48d0f9508c738b62d96e5593e6d704">&#9670;&nbsp;</a></span>Enable_IRQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Enable_IRQ </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Globally enables/disables IRQ (interrupts) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enable</td><td>Indication of whether interrupts should be enabled (true means interrupts will be enabled) </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a4b48d0f9508c738b62d96e5593e6d704_cgraph.svg" width="482" height="52"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a4b48d0f9508c738b62d96e5593e6d704_icgraph.svg" width="692" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="acf66c6ff905975912dbf52133ddfeceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf66c6ff905975912dbf52133ddfeceb">&#9670;&nbsp;</a></span>Get_CPSR() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::Get_CPSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a reference the CPSR register of the current CPU mode. </p>
<dl class="section return"><dt>Returns</dt><dd>Reference to the CPSR register </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_acf66c6ff905975912dbf52133ddfeceb_icgraph.svg" width="1282" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="ad193ff04925ee955e75b64a7785652d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad193ff04925ee955e75b64a7785652d8">&#9670;&nbsp;</a></span>Get_CPSR() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::Get_CPSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a const reference the CPSR register of the current CPU mode. </p>
<dl class="section return"><dt>Returns</dt><dd>Const reference to the CPSR register </dd></dl>

</div>
</div>
<a id="aa740f9219bb413d707ac72f373e60d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa740f9219bb413d707ac72f373e60d3a">&#9670;&nbsp;</a></span>Get_CPU_Mode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">CCPU_Context::NCPU_Mode</a> zero_mate::arm1176jzf_s::CCPU_Context::Get_CPU_Mode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the current mode of the CPU. </p>
<dl class="section return"><dt>Returns</dt><dd>Current mode of the CPU </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_aa740f9219bb413d707ac72f373e60d3a_icgraph.svg" width="1244" height="483"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="af9ae286bf3d1f39cfbe944054d6f5688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ae286bf3d1f39cfbe944054d6f5688">&#9670;&nbsp;</a></span>Get_CPU_Mode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">CCPU_Context::NCPU_Mode</a> zero_mate::arm1176jzf_s::CCPU_Context::Get_CPU_Mode </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>cpsr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the mode of the CPU from the value given as a parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpsr</td><td>Value to be treated as the CPSR register. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mode of the CPU retrieved from the given value </dd></dl>

</div>
</div>
<a id="adefbd0ac92d4ce6a3b8a31ceaa89ba72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefbd0ac92d4ce6a3b8a31ceaa89ba72">&#9670;&nbsp;</a></span>Get_Register() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::Get_Register </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a reference to a register of a particular CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">idx</td><td>Index of the register to be returned (0 - 15) </td></tr>
    <tr><td class="paramname">mode</td><td>Mode of the CPU used to retrieve the register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reference to the register </dd></dl>

</div>
</div>
<a id="a22efcb34f3c1bd9f46f1f75771103ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22efcb34f3c1bd9f46f1f75771103ef9">&#9670;&nbsp;</a></span>Get_Register() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::Get_Register </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a const reference to a register of a particular CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">idx</td><td>Index of the register to be returned (0 - 15) </td></tr>
    <tr><td class="paramname">mode</td><td>Mode of the CPU used to retrieve the register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Const reference to the register </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a22efcb34f3c1bd9f46f1f75771103ef9_icgraph.svg" width="1244" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="ae00681efcbc4adfcfde001a67c5baeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00681efcbc4adfcfde001a67c5baeca">&#9670;&nbsp;</a></span>Get_SPSR() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint32_t zero_mate::arm1176jzf_s::CCPU_Context::Get_SPSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the value of the SPSR register of the current CPU mode. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1exceptions_1_1CReset.html" title="This class represents the reset exception.">exceptions::CReset</a></td><td>if the CPU is in a mode where the SPSR register is not supported </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value of the SPSR register of the current CPU mode </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_ae00681efcbc4adfcfde001a67c5baeca_cgraph.svg" width="1206" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_ae00681efcbc4adfcfde001a67c5baeca_icgraph.svg" width="1280" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a8640117a5d7886b324a368c9dc41288d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8640117a5d7886b324a368c9dc41288d">&#9670;&nbsp;</a></span>Get_SPSR() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::Get_SPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a reference to the SPSR register of the CPU mode passed in as a parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>Mode of the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1exceptions_1_1CReset.html" title="This class represents the reset exception.">exceptions::CReset</a></td><td>if the provided CPU does not support the SPSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reference to the SPSR register </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a8640117a5d7886b324a368c9dc41288d_cgraph.svg" width="1206" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a1723b9f6993f17c2d293bd5a5e4d3440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1723b9f6993f17c2d293bd5a5e4d3440">&#9670;&nbsp;</a></span>Get_SPSR() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::Get_SPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a const reference to the SPSR register of the CPU mode passed in as a parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>Mode of the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1exceptions_1_1CReset.html" title="This class represents the reset exception.">exceptions::CReset</a></td><td>if the provided CPU does not support the SPSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Const reference to the SPSR register </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a1723b9f6993f17c2d293bd5a5e4d3440_cgraph.svg" width="1206" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="aacfb4cc6e44ca967a9e258ba583f588b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacfb4cc6e44ca967a9e258ba583f588b">&#9670;&nbsp;</a></span>Init_Abort_Banked_Regs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_Abort_Banked_Regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the banked registers of the Abort mode to 0. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_aacfb4cc6e44ca967a9e258ba583f588b_icgraph.svg" width="867" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a68f089f1b45e6f22295a7339eeeade33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f089f1b45e6f22295a7339eeeade33">&#9670;&nbsp;</a></span>Init_CPSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_CPSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the CPSR register in all CPU modes. </p>
<p>The registers are reset to 0, except for their 5 least significant bits as they hold information about the mode itself. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a68f089f1b45e6f22295a7339eeeade33_icgraph.svg" width="902" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a651a92dac2106063a9988c63fb80fcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651a92dac2106063a9988c63fb80fcdd">&#9670;&nbsp;</a></span>Init_FIQ_Banked_Regs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_FIQ_Banked_Regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the banked registers of the FIQ mode to 0. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a651a92dac2106063a9988c63fb80fcdd_icgraph.svg" width="867" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a38524842c1e4f158af18c1e2cafd14ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38524842c1e4f158af18c1e2cafd14ed">&#9670;&nbsp;</a></span>Init_IRQ_Banked_Regs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_IRQ_Banked_Regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the banked registers of the IRQ mode to 0. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a38524842c1e4f158af18c1e2cafd14ed_icgraph.svg" width="867" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a2f550e28044af7ff0ddb866527a95356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f550e28044af7ff0ddb866527a95356">&#9670;&nbsp;</a></span>Init_Registers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_Registers </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initializes (resets) all CPU registers. </p>
<p>Registers r0-r15 in all CPU modes are set to 0. The CPSR registers of all modes hold only info about their corresponding mode (least significant 5 bits). The SPSR registers are cleared out to 0. </p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a2f550e28044af7ff0ddb866527a95356_cgraph.svg" width="440" height="520"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a2f550e28044af7ff0ddb866527a95356_icgraph.svg" width="646" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="af24fe774c931e6fe4c0abe70956463de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24fe774c931e6fe4c0abe70956463de">&#9670;&nbsp;</a></span>Init_SPSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_SPSR </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets all SPSR registers (in all CPU modes) to 0. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_af24fe774c931e6fe4c0abe70956463de_icgraph.svg" width="900" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a945204938f4a5e92be738c48711218c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945204938f4a5e92be738c48711218c2">&#9670;&nbsp;</a></span>Init_Supervisor_Banked_Regs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_Supervisor_Banked_Regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the banked registers of the Supervisor mode to 0. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a945204938f4a5e92be738c48711218c2_icgraph.svg" width="886" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a6eb0ee94a81e166d7b02a78f45b4d028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb0ee94a81e166d7b02a78f45b4d028">&#9670;&nbsp;</a></span>Init_Undefined_Banked_Regs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Init_Undefined_Banked_Regs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the banked registers of the Undefined mode to 0. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a6eb0ee94a81e166d7b02a78f45b4d028_icgraph.svg" width="883" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="aa53dae8f0dd16d916a852e572dfa95ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53dae8f0dd16d916a852e572dfa95ba">&#9670;&nbsp;</a></span>Invalid_Change_Of_Control_Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool zero_mate::arm1176jzf_s::CCPU_Context::Invalid_Change_Of_Control_Bits </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>new_cpsr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if there is an invalid attempt to change the control bits of the CPSR register. </p>
<p>The control bits of the CPSR register can be changed only from a privileged mode. If the CPU is in the User mode, it is not allowed the change the least significant byte of CPSR (control bits).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">new_cpsr</td><td>New value of the CPSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true, if an invalid attempt takes place. false, otherwise. </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_aa53dae8f0dd16d916a852e572dfa95ba_icgraph.svg" width="942" height="118"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a0013811c3eef6d91ddfd2423a08889ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0013811c3eef6d91ddfd2423a08889ef">&#9670;&nbsp;</a></span>Is_Flag_Set() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool zero_mate::arm1176jzf_s::CCPU_Context::Is_Flag_Set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a>&#160;</td>
          <td class="paramname"><em>flag</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a given flag is set in the CPSR register of the current CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flag</td><td>Type of flag to be checked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true, if the flag is set. false, otherwise </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a0013811c3eef6d91ddfd2423a08889ef_icgraph.svg" width="1219" height="360"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="acad75ebcf81bf46a5b787a08b8b4bb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad75ebcf81bf46a5b787a08b8b4bb6a">&#9670;&nbsp;</a></span>Is_Flag_Set() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool zero_mate::arm1176jzf_s::CCPU_Context::Is_Flag_Set </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if a flag is set in the given value which is treated as the CPSR register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpsr</td><td>Value treated as the CPSR register </td></tr>
    <tr><td class="paramname">flag</td><td>Flag to be checked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true, if the given flag is set (1). false, otherwise </dd></dl>

</div>
</div>
<a id="a573470217091c27cf30f1411ea453e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573470217091c27cf30f1411ea453e5d">&#9670;&nbsp;</a></span>Is_In_Privileged_Mode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool zero_mate::arm1176jzf_s::CCPU_Context::Is_In_Privileged_Mode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the CPU is in a privileged mode. </p>
<p>Privileged modes are considered to all CPU modes except for the User mode.</p>
<dl class="section return"><dt>Returns</dt><dd>true, if the CPU is currently in a privileged mode. false, otherwise. </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a573470217091c27cf30f1411ea453e5d_cgraph.svg" width="406" height="67"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a573470217091c27cf30f1411ea453e5d_icgraph.svg" width="938" height="134"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a6fc387fa0b0dd040c4e2463606d933e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc387fa0b0dd040c4e2463606d933e4">&#9670;&nbsp;</a></span>Is_Mode_With_No_SPSR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool zero_mate::arm1176jzf_s::CCPU_Context::Is_Mode_With_No_SPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the CPU mode passed in as a parameter supports the SPSR register or not. </p>
<p>The SPSR register is supported (is accessible) in all modes except for the User and System mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>CPU mode to be checked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true, if the mode does support the SPSR register. false, otherwise </dd></dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a6fc387fa0b0dd040c4e2463606d933e4_icgraph.svg" width="1732" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a8bafb3630715a269d6f808379e1e8707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bafb3630715a269d6f808379e1e8707">&#9670;&nbsp;</a></span>operator[]() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::operator[] </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a reference to a register of the current CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">idx</td><td>Index of the register to be returned (0 - 15) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Reference to the register </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a8bafb3630715a269d6f808379e1e8707_cgraph.svg" width="443" height="67"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a509b98ecf06c3100d69232f696d50150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a509b98ecf06c3100d69232f696d50150">&#9670;&nbsp;</a></span>operator[]() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::uint32_t &amp; zero_mate::arm1176jzf_s::CCPU_Context::operator[] </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a const reference to a register of the current CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">idx</td><td>Index of the register to be returned (0 - 15) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Const Reference to the register </dd></dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a509b98ecf06c3100d69232f696d50150_cgraph.svg" width="443" height="67"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a286edf7ca93bc920f9896b5b777b4b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286edf7ca93bc920f9896b5b777b4b8b">&#9670;&nbsp;</a></span>Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Reset </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the context of the CPU. </p>
<p>It sets all registers to 0, disables FIQ and RIQ, and sets the CPU mode to Supervisor. </p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a286edf7ca93bc920f9896b5b777b4b8b_cgraph.svg" width="718" height="587"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a286edf7ca93bc920f9896b5b777b4b8b_icgraph.svg" width="424" height="147"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a53765299c790cc790e15deb2c701bd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53765299c790cc790e15deb2c701bd2a">&#9670;&nbsp;</a></span>Set_CPSR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Set_CPSR </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets a new value to the CPSR register. </p>
<p>If the new value is supposed to change the current mode of the CPU, the function is only allowed to be called from a privileged mode. Otherwise, no effect will take place.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>New value of the CPSR register. </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a53765299c790cc790e15deb2c701bd2a_cgraph.svg" width="974" height="363"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a53765299c790cc790e15deb2c701bd2a_icgraph.svg" width="703" height="118"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a7efff674f8141eab73cb69099220f0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7efff674f8141eab73cb69099220f0d5">&#9670;&nbsp;</a></span>Set_CPU_Mode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Set_CPU_Mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets the mode of the CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>New mode of the CPU </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a7efff674f8141eab73cb69099220f0d5_icgraph.svg" width="1146" height="264"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a984bace2773aca71cf04701aa0ce9c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984bace2773aca71cf04701aa0ce9c54">&#9670;&nbsp;</a></span>Set_Flag() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Set_Flag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a>&#160;</td>
          <td class="paramname"><em>flag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets/resets a flag in the CPSR register of the current CPU mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flag</td><td>Flag to be set/reset </td></tr>
    <tr><td class="paramname">set</td><td>Indication of whether the flag should be set to 1 (set) or 0 </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a984bace2773aca71cf04701aa0ce9c54_icgraph.svg" width="943" height="278"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a69d28e44b76eef2b0a6c0cd2a36f65ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d28e44b76eef2b0a6c0cd2a36f65ae">&#9670;&nbsp;</a></span>Set_Flag() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Set_Flag </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t &amp;&#160;</td>
          <td class="paramname"><em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a391d3ef35a11316f2d9690ddae7bd8e7">NFlag</a>&#160;</td>
          <td class="paramname"><em>flag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">noexcept</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets/resets a flag in the given value which is treated as if it was the CPSR register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpsr</td><td>Value to be treated as the CPSR register. </td></tr>
    <tr><td class="paramname">flag</td><td>Flag to be set/reset </td></tr>
    <tr><td class="paramname">set</td><td>Indication of whether the flag should be set to 1 (set) or 0 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1b322131a1168763d2b8083c17a1079b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b322131a1168763d2b8083c17a1079b">&#9670;&nbsp;</a></span>Set_SPSR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Set_SPSR </td>
          <td>(</td>
          <td class="paramtype">std::uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the value of the SPSR register in the CPU mode passed in as a parameter. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1exceptions_1_1CReset.html" title="This class represents the reset exception.">exceptions::CReset</a></td><td>if the provided CPU does not support the SPSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>New value of the SPSR register </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a1b322131a1168763d2b8083c17a1079b_cgraph.svg" width="1203" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a1b322131a1168763d2b8083c17a1079b_icgraph.svg" width="702" height="52"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<a id="a050dada520ca82a21874045815c596a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050dada520ca82a21874045815c596a8">&#9670;&nbsp;</a></span>Verify_SPSR_Accessibility()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void zero_mate::arm1176jzf_s::CCPU_Context::Verify_SPSR_Accessibility </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Makes sure the SPSR register is accessible from the given mode of the CPU (helper function). </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>CPU mode to be checked if it supports the SPSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1exceptions_1_1CReset.html" title="This class represents the reset exception.">exceptions::CReset</a></td><td>if the mode does not support the SPSR register </td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a050dada520ca82a21874045815c596a8_cgraph.svg" width="948" height="203"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context_a050dada520ca82a21874045815c596a8_icgraph.svg" width="1511" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aae5f3e3600b50a0e58b368a96918b892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5f3e3600b50a0e58b368a96918b892">&#9670;&nbsp;</a></span>CPU_Control_Bits_Mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::uint32_t zero_mate::arm1176jzf_s::CCPU_Context::CPU_Control_Bits_Mask = 0xFFU</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The lowest 8 bits of CPSR are called control bits. </p>

</div>
</div>
<a id="a66806f0e093d292e51faabc084b49122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66806f0e093d292e51faabc084b49122">&#9670;&nbsp;</a></span>CPU_Mode_Mask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::uint32_t zero_mate::arm1176jzf_s::CCPU_Context::CPU_Mode_Mask = 0b11111U</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The least significant 5 bits in the CPS register represent the mode of the CPU. </p>

</div>
</div>
<a id="a882411356cd7814f997decd2ee838b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882411356cd7814f997decd2ee838b07">&#9670;&nbsp;</a></span>LR_Reg_Idx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t zero_mate::arm1176jzf_s::CCPU_Context::LR_Reg_Idx = 14</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Index of the LR (link register) register. </p>

</div>
</div>
<a id="a3dcb0bac27ee95ddb44ba376ac7c268d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dcb0bac27ee95ddb44ba376ac7c268d">&#9670;&nbsp;</a></span>m_banked_regs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a110b4d2a333fb510bb627a3fc109c35f">Banked_Registers_t</a> zero_mate::arm1176jzf_s::CCPU_Context::m_banked_regs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Banked registers. </p>

</div>
</div>
<a id="a6763c648704a19923a5aae4fb314a31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6763c648704a19923a5aae4fb314a31f">&#9670;&nbsp;</a></span>m_cpsr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::uint32_t&gt; zero_mate::arm1176jzf_s::CCPU_Context::m_cpsr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CPSR registers (for different CPU modes) </p>

</div>
</div>
<a id="af3064b2b4039870158575655cfce8e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3064b2b4039870158575655cfce8e41">&#9670;&nbsp;</a></span>m_logging_system</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classzero__mate_1_1utils_1_1CLogging__System.html">utils::CLogging_System</a>* zero_mate::arm1176jzf_s::CCPU_Context::m_logging_system</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Logging system. </p>

</div>
</div>
<a id="a5bcad134694e8c69498068c95dd190f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bcad134694e8c69498068c95dd190f1">&#9670;&nbsp;</a></span>m_mode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::atomic&lt;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>&gt; zero_mate::arm1176jzf_s::CCPU_Context::m_mode</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Current mode of the CPU. </p>

</div>
</div>
<a id="af1dab1d3d7a0316dde8db22acacc281b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1dab1d3d7a0316dde8db22acacc281b">&#9670;&nbsp;</a></span>m_regs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::array&lt;std::uint32_t, <a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a58031f7a63ee10070c0447ac8ff5842c">Number_Of_Regs</a>&gt; zero_mate::arm1176jzf_s::CCPU_Context::m_regs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>USR and SYS mode registers. </p>

</div>
</div>
<a id="a43b8f9cf97fb52ce2b6eec7cb1ed5ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b8f9cf97fb52ce2b6eec7cb1ed5ae6">&#9670;&nbsp;</a></span>m_spsr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;<a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html#a80df62c0bceb498b0a6cc65d54c8352b">NCPU_Mode</a>, std::uint32_t&gt; zero_mate::arm1176jzf_s::CCPU_Context::m_spsr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SPSR registers (for different CPU modes) </p>

</div>
</div>
<a id="a8c4cfcc0e2305fadfaf78d2d93b90eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4cfcc0e2305fadfaf78d2d93b90eb0">&#9670;&nbsp;</a></span>Number_Of_General_Regs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t zero_mate::arm1176jzf_s::CCPU_Context::Number_Of_General_Regs = 13</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of general-purpose registers (LR, SP, PC are considered to be special registers) </p>

</div>
</div>
<a id="a58031f7a63ee10070c0447ac8ff5842c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58031f7a63ee10070c0447ac8ff5842c">&#9670;&nbsp;</a></span>Number_Of_Regs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t zero_mate::arm1176jzf_s::CCPU_Context::Number_Of_Regs = 16</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Total number of CPU registers. </p>

</div>
</div>
<a id="adaffeb9fb2df35732736f9ac679d5516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaffeb9fb2df35732736f9ac679d5516">&#9670;&nbsp;</a></span>PC_Reg_Idx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t zero_mate::arm1176jzf_s::CCPU_Context::PC_Reg_Idx = 15</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Index of the PC (program counter) register. </p>

</div>
</div>
<a id="a8aaf18a7cf68e2260e1d7b36d5d074c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aaf18a7cf68e2260e1d7b36d5d074c0">&#9670;&nbsp;</a></span>Reg_Size</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr auto zero_mate::arm1176jzf_s::CCPU_Context::Reg_Size = static_cast&lt;std::uint32_t&gt;(sizeof(std::uint32_t))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register size (4B) </p>

</div>
</div>
<a id="ac2549de77c08f41146805af674f52d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2549de77c08f41146805af674f52d06">&#9670;&nbsp;</a></span>SP_Reg_Idx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t zero_mate::arm1176jzf_s::CCPU_Context::SP_Reg_Idx = 13</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Index of the SP (stack pointer) register. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/core/arm1176jzf_s/<a class="el" href="context_8hpp_source.html">context.hpp</a></li>
<li>src/core/arm1176jzf_s/<a class="el" href="context_8cpp.html">context.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacezero__mate.html">zero_mate</a></li><li class="navelem"><a class="el" href="namespacezero__mate_1_1arm1176jzf__s.html">arm1176jzf_s</a></li><li class="navelem"><a class="el" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">CCPU_Context</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
