module fsm_module(clk, reset, in, out);
    parameter zero=4'b0001, one1=4'b0010, two1s=4'b0100, bad=4'b1000;
    output out; 
    input clk, reset, in;
    reg out; 
    reg [3:0] current_state, next_state;

    // Implement the state register
    always @(posedge clk or posedge reset) begin
        if (reset)
            current_state <= zero;
        else
            current_state <= {next_state, 3'b0};
    end

    // Implement the next state logic
    always @(current_state or in) begin
        case (current_state)
            zero: begin //last input was a zero out = 0
                if (in)
                    next_state=one1;
                else
                    next_state=zero;
            end
            one1: begin //we've seen one 1 out = 0
                if (in)
                    next_state=two1s;
                else
                    next_state=zero;
            end
            two1s: begin //we've seen at least 2 ones out = 1
                if (in)
                    next_state=two1s;
                else
                    next_state=zero;
            end
        endcase
    end

    // Implement the output logic
    always @(current_state) begin
        case (current_state)
            zero: out <= 1'b0;
            one1: out <= 1'b0;
            two1s: out <= 1'b1;
        endcase
    end
endmodule