JDF B
// Created by Version 1.7 
PROJECT lab7
DESIGN lab7 Normal
DEVKIT GAL22V10C-10LP
ENTRY Pure Verilog HDL
MODULE lab7_dorm.v
MODSTYLE Lab7_dorm Normal
MODULE lab7.v
MODSTYLE Lab7 Normal
MODULE lab7_decode.v
MODSTYLE Lab7_decode Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE Lab7_dorm
