

================================================================
== Vitis HLS Report for 'ctr_encrypt_Pipeline_4'
================================================================
* Date:           Tue Dec  6 01:26:18 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        3|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     149|    158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_103_p2            |         +|   0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond17_fu_109_p2       |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 104|         130|          68|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|   64|        128|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |loop_index_fu_48                  |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|  132|        264|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |block_load_reg_154                |   8|   0|    8|          0|
    |empty_reg_145                     |  64|   0|   64|          0|
    |exitcond17_reg_150                |   1|   0|    1|          0|
    |loop_index_fu_48                  |  64|   0|   64|          0|
    |zext_ln22_cast_reg_130            |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|   0|  208|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  ctr_encrypt_Pipeline_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                    gmem|       pointer|
|add_ln22_1           |   in|   64|     ap_none|              add_ln22_1|        scalar|
|block_r_address0     |  out|    4|   ap_memory|                 block_r|         array|
|block_r_ce0          |  out|    1|   ap_memory|                 block_r|         array|
|block_r_q0           |   in|    8|   ap_memory|                 block_r|         array|
|zext_ln22            |   in|    5|     ap_none|               zext_ln22|        scalar|
+---------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln22_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln22"   --->   Operation 7 'read' 'zext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln22_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln22_1"   --->   Operation 8 'read' 'add_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln22_cast = zext i5 %zext_ln22_read"   --->   Operation 9 'zext' 'zext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16384, void @empty_4, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %loop_index"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%loop_index_load = load i64 %loop_index"   --->   Operation 13 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln22_1_read"   --->   Operation 14 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%block_addr = getelementptr i8 %block_r, i64 0, i64 %loop_index_load"   --->   Operation 15 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.32ns)   --->   "%block_load = load i4 %block_addr"   --->   Operation 16 'load' 'block_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (3.52ns)   --->   "%empty = add i64 %loop_index_load, i64 1"   --->   Operation 17 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.77ns)   --->   "%exitcond17 = icmp_eq  i64 %empty, i64 %zext_ln22_cast"   --->   Operation 18 'icmp' 'exitcond17' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond17, void %loop-memcpy-expansion.loop-memcpy-expansion_crit_edge, void %for.inc.loopexit.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%block_load = load i4 %block_addr"   --->   Operation 20 'load' 'block_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %empty, i64 %loop_index"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond17)> <Delay = 1.58>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!exitcond17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr, i8 %block_load, i1 1"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 25 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (exitcond17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln22_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index        (alloca           ) [ 01110]
zext_ln22_read    (read             ) [ 00000]
add_ln22_1_read   (read             ) [ 01100]
zext_ln22_cast    (zext             ) [ 01100]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
loop_index_load   (load             ) [ 00000]
gmem_addr         (getelementptr    ) [ 01011]
block_addr        (getelementptr    ) [ 01010]
empty             (add              ) [ 01010]
exitcond17        (icmp             ) [ 01011]
br_ln0            (br               ) [ 00000]
block_load        (load             ) [ 01001]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
specpipeline_ln0  (specpipeline     ) [ 00000]
write_ln0         (write            ) [ 00000]
empty_35          (speclooptripcount) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln22_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln22">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="loop_index_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="zext_ln22_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln22_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln22_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2"/>
<pin id="67" dir="0" index="2" bw="8" slack="1"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="block_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln22_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="loop_index_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="1"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="gmem_addr_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="1"/>
<pin id="101" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond17_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond17/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="0" index="1" bw="64" slack="2"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="loop_index_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="125" class="1005" name="add_ln22_1_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_1_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="zext_ln22_cast_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_cast "/>
</bind>
</comp>

<comp id="135" class="1005" name="gmem_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2"/>
<pin id="137" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="140" class="1005" name="block_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="empty_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="150" class="1005" name="exitcond17_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond17 "/>
</bind>
</comp>

<comp id="154" class="1005" name="block_load_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="block_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="48" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="128"><net_src comp="58" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="133"><net_src comp="85" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="138"><net_src comp="98" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="143"><net_src comp="72" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="148"><net_src comp="103" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="153"><net_src comp="109" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="79" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 }
 - Input state : 
	Port: ctr_encrypt_Pipeline_4 : gmem | {}
	Port: ctr_encrypt_Pipeline_4 : add_ln22_1 | {1 }
	Port: ctr_encrypt_Pipeline_4 : block_r | {2 3 }
	Port: ctr_encrypt_Pipeline_4 : zext_ln22 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		block_addr : 1
		block_load : 2
		empty : 1
		exitcond17 : 2
		br_ln0 : 3
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |        empty_fu_103        |    0    |    71   |
|----------|----------------------------|---------|---------|
|   icmp   |      exitcond17_fu_109     |    0    |    29   |
|----------|----------------------------|---------|---------|
|   read   |  zext_ln22_read_read_fu_52 |    0    |    0    |
|          | add_ln22_1_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_64   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    zext_ln22_cast_fu_85    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   100   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|add_ln22_1_read_reg_125|   64   |
|   block_addr_reg_140  |    4   |
|   block_load_reg_154  |    8   |
|     empty_reg_145     |   64   |
|   exitcond17_reg_150  |    1   |
|   gmem_addr_reg_135   |    8   |
|   loop_index_reg_118  |   64   |
| zext_ln22_cast_reg_130|   64   |
+-----------------------+--------+
|         Total         |   277  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   277  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   277  |   109  |
+-----------+--------+--------+--------+
