//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<86>;
	.reg .b32 	%r<429>;
	.reg .f32 	%f<193>;
	.reg .b64 	%rd<70>;
	.loc	1 19 0                          // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_0];
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_1];
$L__tmp0:
	.loc	1 22 28                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:22:33
	shl.b32 	%r183, %r1, 6;
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_2];
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_3];
	.loc	1 23 44                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:23:44
	mov.u32 	%r184, %tid.x;
	shl.b32 	%r185, %r184, 4;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_4];
	and.b32  	%r186, %r185, 48;
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_5];
	.loc	1 23 23                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:23:23
	or.b32  	%r187, %r183, %r186;
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_19_param_6];
	or.b32  	%r188, %r187, 4;
	or.b32  	%r189, %r187, 8;
	or.b32  	%r190, %r187, 12;
	.loc	1 25 28                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:25:33
	shl.b32 	%r191, %r2, 6;
	.loc	1 26 44                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:26:44
	bfe.u32 	%r192, %r184, 2, 6;
	.loc	1 26 23                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:26:23
	or.b32  	%r193, %r191, %r192;
	.loc	1 27 21                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:27:21
	setp.lt.s32 	%p1, %r193, 51;
	.loc	1 30 19                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:30:19
	shr.s32 	%r195, %r187, 31;
	shr.u32 	%r196, %r195, 23;
	add.s32 	%r197, %r187, %r196;
	shr.s32 	%r198, %r197, 9;
	.loc	1 29 19                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:29:19
	and.b32  	%r199, %r197, -512;
	sub.s32 	%r200, %r187, %r199;
	bfe.s32 	%r201, %r1, 25, 1;
	shr.u32 	%r202, %r201, 23;
	add.s32 	%r203, %r188, %r202;
	and.b32  	%r204, %r203, -512;
	sub.s32 	%r205, %r188, %r204;
	add.s32 	%r206, %r189, %r202;
	and.b32  	%r207, %r206, -512;
	sub.s32 	%r208, %r189, %r207;
	add.s32 	%r209, %r190, %r202;
	and.b32  	%r210, %r209, -512;
	sub.s32 	%r211, %r190, %r210;
	.loc	1 32 39                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:39
	shl.b32 	%r212, %r193, 9;
	.loc	1 32 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:35
	mad.lo.s32 	%r213, %r198, 26112, %r212;
	.loc	1 32 44                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:44
	add.s32 	%r214, %r213, %r200;
	add.s32 	%r215, %r213, %r205;
	add.s32 	%r216, %r213, %r208;
	add.s32 	%r217, %r213, %r211;
	.loc	1 32 30                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:30
	cvt.s64.s32 	%rd45, %r214;
	mul.wide.s32 	%rd46, %r214, 4;
	add.s64 	%rd1, %rd38, %rd46;
	mul.wide.s32 	%rd47, %r215, 4;
	add.s64 	%rd2, %rd38, %rd47;
	mul.wide.s32 	%rd48, %r216, 4;
	add.s64 	%rd3, %rd38, %rd48;
	mul.wide.s32 	%rd49, %r217, 4;
	add.s64 	%rd4, %rd38, %rd49;
	.loc	1 32 55                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:55
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:33:30
	mul.wide.s32 	%rd50, %r200, 4;
	add.s64 	%rd5, %rd39, %rd50;
	mul.wide.s32 	%rd51, %r205, 4;
	add.s64 	%rd6, %rd39, %rd51;
	mul.wide.s32 	%rd52, %r208, 4;
	add.s64 	%rd7, %rd39, %rd52;
	mul.wide.s32 	%rd53, %r211, 4;
	add.s64 	%rd8, %rd39, %rd53;
	mov.pred 	%p5, -1;
	.loc	1 33 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:34:30
	add.s64 	%rd9, %rd40, %rd50;
	add.s64 	%rd10, %rd40, %rd51;
	add.s64 	%rd11, %rd40, %rd52;
	add.s64 	%rd12, %rd40, %rd53;
	.loc	1 34 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:34:35
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r35;
	mov.b32 	%f2, %r36;
	mov.b32 	%f3, %r37;
	mov.b32 	%f4, %r38;
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r39;
	mov.b32 	%f6, %r40;
	mov.b32 	%f7, %r41;
	mov.b32 	%f8, %r42;
	// begin inline asm
	mov.u32 %r43, 0x0;
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r43, %r44, %r45, %r46 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r43;
	mov.b32 	%f10, %r44;
	mov.b32 	%f11, %r45;
	mov.b32 	%f12, %r46;
	// begin inline asm
	mov.u32 %r47, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r49, 0x0;
	mov.u32 %r50, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r47, %r48, %r49, %r50 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r47;
	mov.b32 	%f14, %r48;
	mov.b32 	%f15, %r49;
	mov.b32 	%f16, %r50;
	.loc	1 35 31                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:35:31
	add.s64 	%rd13, %rd41, %rd50;
	add.s64 	%rd14, %rd41, %rd51;
	add.s64 	%rd15, %rd41, %rd52;
	add.s64 	%rd16, %rd41, %rd53;
	.loc	1 35 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:35:36
	// begin inline asm
	mov.u32 %r51, 0x0;
	mov.u32 %r52, 0x0;
	mov.u32 %r53, 0x0;
	mov.u32 %r54, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r51, %r52, %r53, %r54 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r55, 0x0;
	mov.u32 %r56, 0x0;
	mov.u32 %r57, 0x0;
	mov.u32 %r58, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r55, %r56, %r57, %r58 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	mov.u32 %r62, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r59, %r60, %r61, %r62 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r63, 0x0;
	mov.u32 %r64, 0x0;
	mov.u32 %r65, 0x0;
	mov.u32 %r66, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r63, %r64, %r65, %r66 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:36:31
	add.s64 	%rd17, %rd42, %rd50;
	add.s64 	%rd18, %rd42, %rd51;
	add.s64 	%rd19, %rd42, %rd52;
	add.s64 	%rd20, %rd42, %rd53;
	.loc	1 36 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:36:36
	// begin inline asm
	mov.u32 %r67, 0x0;
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	mov.u32 %r70, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r67, %r68, %r69, %r70 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r71, 0x0;
	mov.u32 %r72, 0x0;
	mov.u32 %r73, 0x0;
	mov.u32 %r74, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r71, %r72, %r73, %r74 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r75, 0x0;
	mov.u32 %r76, 0x0;
	mov.u32 %r77, 0x0;
	mov.u32 %r78, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r75, %r76, %r77, %r78 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r79, 0x0;
	mov.u32 %r80, 0x0;
	mov.u32 %r81, 0x0;
	mov.u32 %r82, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r79, %r80, %r81, %r82 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:39:18
	add.f32 	%f17, %f1, 0f3727C5AC;
	add.f32 	%f18, %f2, 0f3727C5AC;
	add.f32 	%f19, %f3, 0f3727C5AC;
	add.f32 	%f20, %f4, 0f3727C5AC;
	add.f32 	%f21, %f5, 0f3727C5AC;
	add.f32 	%f22, %f6, 0f3727C5AC;
	add.f32 	%f23, %f7, 0f3727C5AC;
	add.f32 	%f24, %f8, 0f3727C5AC;
	add.f32 	%f25, %f9, 0f3727C5AC;
	add.f32 	%f26, %f10, 0f3727C5AC;
	add.f32 	%f27, %f11, 0f3727C5AC;
	add.f32 	%f28, %f12, 0f3727C5AC;
	add.f32 	%f29, %f13, 0f3727C5AC;
	add.f32 	%f30, %f14, 0f3727C5AC;
	add.f32 	%f31, %f15, 0f3727C5AC;
	add.f32 	%f32, %f16, 0f3727C5AC;
	.loc	1 40 26                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:40:26
	sqrt.approx.ftz.f32 	%f33, %f17;
	sqrt.approx.ftz.f32 	%f34, %f18;
	sqrt.approx.ftz.f32 	%f35, %f19;
	sqrt.approx.ftz.f32 	%f36, %f20;
	sqrt.approx.ftz.f32 	%f37, %f21;
	sqrt.approx.ftz.f32 	%f38, %f22;
	sqrt.approx.ftz.f32 	%f39, %f23;
	sqrt.approx.ftz.f32 	%f40, %f24;
	sqrt.approx.ftz.f32 	%f41, %f25;
	sqrt.approx.ftz.f32 	%f42, %f26;
	sqrt.approx.ftz.f32 	%f43, %f27;
	sqrt.approx.ftz.f32 	%f44, %f28;
	sqrt.approx.ftz.f32 	%f45, %f29;
	sqrt.approx.ftz.f32 	%f46, %f30;
	sqrt.approx.ftz.f32 	%f47, %f31;
	sqrt.approx.ftz.f32 	%f48, %f32;
	.loc	1 26 44                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:26:44
	and.b32  	%r218, %r184, 63;
	.loc	1 26 23                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:26:23
	or.b32  	%r219, %r191, %r218;
	.loc	1 27 21                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:27:21
	setp.lt.s32 	%p37, %r219, 51;
	.loc	1 23 44                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:23:44
	bfe.u32 	%r220, %r184, 6, 2;
	.loc	1 23 23                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:23:23
	or.b32  	%r221, %r183, %r220;
	or.b32  	%r222, %r221, 60;
	or.b32  	%r223, %r221, 56;
	or.b32  	%r224, %r221, 52;
	or.b32  	%r225, %r221, 48;
	or.b32  	%r226, %r221, 44;
	or.b32  	%r227, %r221, 40;
	or.b32  	%r228, %r221, 36;
	or.b32  	%r229, %r221, 32;
	or.b32  	%r230, %r221, 28;
	or.b32  	%r231, %r221, 24;
	or.b32  	%r232, %r221, 20;
	or.b32  	%r233, %r221, 16;
	or.b32  	%r234, %r221, 12;
	or.b32  	%r235, %r221, 8;
	or.b32  	%r236, %r221, 4;
	.loc	1 42 18                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:42:18
	mov.b32 	%r85, %f33;
	mov.b32 	%r84, 1065353216;
	// begin inline asm
	div.full.f32 %r83, %r84, %r85;
	// end inline asm
	mov.b32 	%f49, %r83;
	mov.b32 	%r88, %f34;
	// begin inline asm
	div.full.f32 %r86, %r84, %r88;
	// end inline asm
	mov.b32 	%f50, %r86;
	mov.b32 	%r91, %f35;
	// begin inline asm
	div.full.f32 %r89, %r84, %r91;
	// end inline asm
	mov.b32 	%f51, %r89;
	mov.b32 	%r94, %f36;
	// begin inline asm
	div.full.f32 %r92, %r84, %r94;
	// end inline asm
	mov.b32 	%f52, %r92;
	mov.b32 	%r97, %f37;
	// begin inline asm
	div.full.f32 %r95, %r84, %r97;
	// end inline asm
	mov.b32 	%f53, %r95;
	mov.b32 	%r100, %f38;
	// begin inline asm
	div.full.f32 %r98, %r84, %r100;
	// end inline asm
	mov.b32 	%f54, %r98;
	mov.b32 	%r103, %f39;
	// begin inline asm
	div.full.f32 %r101, %r84, %r103;
	// end inline asm
	mov.b32 	%f55, %r101;
	mov.b32 	%r106, %f40;
	// begin inline asm
	div.full.f32 %r104, %r84, %r106;
	// end inline asm
	mov.b32 	%f56, %r104;
	mov.b32 	%r109, %f41;
	// begin inline asm
	div.full.f32 %r107, %r84, %r109;
	// end inline asm
	mov.b32 	%f57, %r107;
	mov.b32 	%r112, %f42;
	// begin inline asm
	div.full.f32 %r110, %r84, %r112;
	// end inline asm
	mov.b32 	%f58, %r110;
	mov.b32 	%r115, %f43;
	// begin inline asm
	div.full.f32 %r113, %r84, %r115;
	// end inline asm
	mov.b32 	%f59, %r113;
	mov.b32 	%r118, %f44;
	// begin inline asm
	div.full.f32 %r116, %r84, %r118;
	// end inline asm
	mov.b32 	%f60, %r116;
	mov.b32 	%r121, %f45;
	// begin inline asm
	div.full.f32 %r119, %r84, %r121;
	// end inline asm
	mov.b32 	%f61, %r119;
	mov.b32 	%r124, %f46;
	// begin inline asm
	div.full.f32 %r122, %r84, %r124;
	// end inline asm
	mov.b32 	%f62, %r122;
	mov.b32 	%r127, %f47;
	// begin inline asm
	div.full.f32 %r125, %r84, %r127;
	// end inline asm
	mov.b32 	%f63, %r125;
	mov.b32 	%r130, %f48;
	// begin inline asm
	div.full.f32 %r128, %r84, %r130;
	// end inline asm
	mov.b32 	%f64, %r128;
	.loc	1 52 30                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:30
	mad.lo.s32 	%r237, %r221, 51, %r219;
	mad.lo.s32 	%r238, %r236, 51, %r219;
	mad.lo.s32 	%r239, %r235, 51, %r219;
	mad.lo.s32 	%r240, %r234, 51, %r219;
	mad.lo.s32 	%r241, %r233, 51, %r219;
	mad.lo.s32 	%r242, %r232, 51, %r219;
	mad.lo.s32 	%r243, %r231, 51, %r219;
	mad.lo.s32 	%r244, %r230, 51, %r219;
	mad.lo.s32 	%r245, %r229, 51, %r219;
	mad.lo.s32 	%r246, %r228, 51, %r219;
	mad.lo.s32 	%r247, %r227, 51, %r219;
	mad.lo.s32 	%r248, %r226, 51, %r219;
	mad.lo.s32 	%r249, %r225, 51, %r219;
	mad.lo.s32 	%r250, %r224, 51, %r219;
	mad.lo.s32 	%r251, %r223, 51, %r219;
	mad.lo.s32 	%r252, %r222, 51, %r219;
	.loc	1 52 25                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:25
	mul.wide.s32 	%rd54, %r237, 4;
	add.s64 	%rd21, %rd43, %rd54;
	mul.wide.s32 	%rd55, %r238, 4;
	add.s64 	%rd22, %rd43, %rd55;
	mul.wide.s32 	%rd56, %r239, 4;
	add.s64 	%rd23, %rd43, %rd56;
	mul.wide.s32 	%rd57, %r240, 4;
	add.s64 	%rd24, %rd43, %rd57;
	mul.wide.s32 	%rd58, %r241, 4;
	add.s64 	%rd25, %rd43, %rd58;
	mul.wide.s32 	%rd59, %r242, 4;
	add.s64 	%rd26, %rd43, %rd59;
	mul.wide.s32 	%rd60, %r243, 4;
	add.s64 	%rd27, %rd43, %rd60;
	mul.wide.s32 	%rd61, %r244, 4;
	add.s64 	%rd28, %rd43, %rd61;
	mul.wide.s32 	%rd62, %r245, 4;
	add.s64 	%rd29, %rd43, %rd62;
	mul.wide.s32 	%rd63, %r246, 4;
	add.s64 	%rd30, %rd43, %rd63;
	mul.wide.s32 	%rd64, %r247, 4;
	add.s64 	%rd31, %rd43, %rd64;
	mul.wide.s32 	%rd65, %r248, 4;
	add.s64 	%rd32, %rd43, %rd65;
	mul.wide.s32 	%rd66, %r249, 4;
	add.s64 	%rd33, %rd43, %rd66;
	mul.wide.s32 	%rd67, %r250, 4;
	add.s64 	%rd34, %rd43, %rd67;
	mul.wide.s32 	%rd68, %r251, 4;
	add.s64 	%rd35, %rd43, %rd68;
	mul.wide.s32 	%rd69, %r252, 4;
	add.s64 	%rd36, %rd43, %rd69;
	.loc	1 52 45                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:45
	shl.b32 	%r253, %r184, 10;
	and.b32  	%r254, %r253, 3072;
	or.b32  	%r255, %r254, %r192;
	and.b32  	%r256, %r184, 255;
	shr.u32 	%r257, %r254, 4;
	mov.u32 	%r258, global_smem;
	add.s32 	%r259, %r258, %r257;
	shl.b32 	%r260, %r255, 2;
	add.s32 	%r131, %r259, %r260;
	or.b32  	%r261, %r254, 64;
	shr.u32 	%r262, %r261, 4;
	add.s32 	%r263, %r258, %r262;
	add.s32 	%r264, %r263, %r260;
	add.s32 	%r133, %r264, 256;
	or.b32  	%r265, %r254, 128;
	shr.u32 	%r266, %r265, 4;
	add.s32 	%r267, %r258, %r266;
	add.s32 	%r268, %r267, %r260;
	add.s32 	%r135, %r268, 512;
	or.b32  	%r269, %r254, 192;
	shr.u32 	%r270, %r269, 4;
	add.s32 	%r271, %r258, %r270;
	add.s32 	%r272, %r271, %r260;
	add.s32 	%r137, %r272, 768;
	or.b32  	%r273, %r254, 256;
	shr.u32 	%r274, %r273, 4;
	add.s32 	%r275, %r258, %r274;
	add.s32 	%r276, %r275, %r260;
	add.s32 	%r139, %r276, 1024;
	or.b32  	%r277, %r254, 320;
	shr.u32 	%r278, %r277, 4;
	add.s32 	%r279, %r258, %r278;
	add.s32 	%r280, %r279, %r260;
	add.s32 	%r141, %r280, 1280;
	or.b32  	%r281, %r254, 384;
	shr.u32 	%r282, %r281, 4;
	add.s32 	%r283, %r258, %r282;
	add.s32 	%r284, %r283, %r260;
	add.s32 	%r143, %r284, 1536;
	or.b32  	%r285, %r254, 448;
	shr.u32 	%r286, %r285, 4;
	add.s32 	%r287, %r258, %r286;
	add.s32 	%r288, %r287, %r260;
	add.s32 	%r145, %r288, 1792;
	or.b32  	%r289, %r254, 512;
	shr.u32 	%r290, %r289, 4;
	add.s32 	%r291, %r258, %r290;
	add.s32 	%r292, %r291, %r260;
	add.s32 	%r147, %r292, 2048;
	or.b32  	%r293, %r254, 576;
	shr.u32 	%r294, %r293, 4;
	add.s32 	%r295, %r258, %r294;
	add.s32 	%r296, %r295, %r260;
	add.s32 	%r149, %r296, 2304;
	or.b32  	%r297, %r254, 640;
	shr.u32 	%r298, %r297, 4;
	add.s32 	%r299, %r258, %r298;
	add.s32 	%r300, %r299, %r260;
	add.s32 	%r151, %r300, 2560;
	or.b32  	%r301, %r254, 704;
	shr.u32 	%r302, %r301, 4;
	add.s32 	%r303, %r258, %r302;
	add.s32 	%r304, %r303, %r260;
	add.s32 	%r153, %r304, 2816;
	or.b32  	%r305, %r254, 768;
	shr.u32 	%r306, %r305, 4;
	add.s32 	%r307, %r258, %r306;
	add.s32 	%r308, %r307, %r260;
	add.s32 	%r155, %r308, 3072;
	or.b32  	%r309, %r254, 832;
	shr.u32 	%r310, %r309, 4;
	add.s32 	%r311, %r258, %r310;
	add.s32 	%r312, %r311, %r260;
	add.s32 	%r157, %r312, 3328;
	or.b32  	%r313, %r254, 896;
	shr.u32 	%r314, %r313, 4;
	add.s32 	%r315, %r258, %r314;
	add.s32 	%r316, %r315, %r260;
	add.s32 	%r159, %r316, 3584;
	or.b32  	%r317, %r254, 960;
	shr.u32 	%r318, %r317, 4;
	add.s32 	%r319, %r258, %r318;
	add.s32 	%r320, %r319, %r260;
	add.s32 	%r161, %r320, 3840;
	shr.u32 	%r321, %r184, 4;
	and.b32  	%r322, %r321, 12;
	add.s32 	%r323, %r258, %r322;
	shl.b32 	%r324, %r256, 2;
	add.s32 	%r325, %r323, %r324;
	or.b32  	%r326, %r256, 256;
	shr.u32 	%r327, %r326, 4;
	and.b32  	%r328, %r327, 28;
	add.s32 	%r329, %r258, %r328;
	add.s32 	%r330, %r329, %r324;
	or.b32  	%r331, %r256, 512;
	shr.u32 	%r332, %r331, 4;
	and.b32  	%r333, %r332, 44;
	add.s32 	%r334, %r258, %r333;
	add.s32 	%r335, %r334, %r324;
	or.b32  	%r336, %r256, 768;
	shr.u32 	%r337, %r336, 4;
	and.b32  	%r338, %r337, 60;
	add.s32 	%r339, %r258, %r338;
	add.s32 	%r340, %r339, %r324;
	or.b32  	%r341, %r256, 1024;
	shr.u32 	%r342, %r341, 4;
	and.b32  	%r343, %r342, 76;
	add.s32 	%r344, %r258, %r343;
	add.s32 	%r345, %r344, %r324;
	or.b32  	%r346, %r256, 1280;
	shr.u32 	%r347, %r346, 4;
	and.b32  	%r348, %r347, 92;
	add.s32 	%r349, %r258, %r348;
	add.s32 	%r350, %r349, %r324;
	or.b32  	%r351, %r256, 1536;
	shr.u32 	%r352, %r351, 4;
	and.b32  	%r353, %r352, 108;
	add.s32 	%r354, %r258, %r353;
	add.s32 	%r355, %r354, %r324;
	or.b32  	%r356, %r256, 1792;
	shr.u32 	%r357, %r356, 4;
	and.b32  	%r358, %r357, 124;
	add.s32 	%r359, %r258, %r358;
	add.s32 	%r360, %r359, %r324;
	or.b32  	%r361, %r256, 2048;
	shr.u32 	%r362, %r361, 4;
	and.b32  	%r363, %r362, 140;
	add.s32 	%r364, %r258, %r363;
	add.s32 	%r365, %r364, %r324;
	or.b32  	%r366, %r256, 2304;
	shr.u32 	%r367, %r366, 4;
	and.b32  	%r368, %r367, 156;
	add.s32 	%r369, %r258, %r368;
	add.s32 	%r370, %r369, %r324;
	or.b32  	%r371, %r256, 2560;
	shr.u32 	%r372, %r371, 4;
	and.b32  	%r373, %r372, 172;
	add.s32 	%r374, %r258, %r373;
	add.s32 	%r375, %r374, %r324;
	or.b32  	%r376, %r256, 2816;
	shr.u32 	%r377, %r376, 4;
	and.b32  	%r378, %r377, 188;
	add.s32 	%r379, %r258, %r378;
	add.s32 	%r380, %r379, %r324;
	or.b32  	%r381, %r256, 3072;
	shr.u32 	%r382, %r381, 4;
	and.b32  	%r383, %r382, 204;
	add.s32 	%r384, %r258, %r383;
	add.s32 	%r385, %r384, %r324;
	or.b32  	%r386, %r256, 3328;
	shr.u32 	%r387, %r386, 4;
	and.b32  	%r388, %r387, 220;
	add.s32 	%r389, %r258, %r388;
	add.s32 	%r390, %r389, %r324;
	or.b32  	%r391, %r256, 3584;
	shr.u32 	%r392, %r391, 4;
	and.b32  	%r393, %r392, 236;
	add.s32 	%r394, %r258, %r393;
	add.s32 	%r395, %r394, %r324;
	or.b32  	%r396, %r256, 3840;
	shr.u32 	%r397, %r396, 4;
	and.b32  	%r398, %r397, 252;
	add.s32 	%r399, %r258, %r398;
	add.s32 	%r400, %r399, %r324;
	.loc	1 53 25                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:53:25
	add.s64 	%rd37, %rd44, %rd45;
	.loc	1 32 55                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:55
	mov.b32 	%f65, %r3;
	mov.b32 	%f66, %r4;
	mov.b32 	%f67, %r5;
	mov.b32 	%f68, %r6;
	.loc	1 33 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:33:35
	mov.b32 	%f69, %r19;
	mov.b32 	%f70, %r20;
	mov.b32 	%f71, %r21;
	mov.b32 	%f72, %r22;
	.loc	1 37 18                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:37:18
	sub.f32 	%f73, %f68, %f72;
	sub.f32 	%f74, %f67, %f71;
	sub.f32 	%f75, %f66, %f70;
	sub.f32 	%f76, %f65, %f69;
	.loc	1 36 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:36:36
	mov.b32 	%f77, %r67;
	mov.b32 	%f78, %r68;
	mov.b32 	%f79, %r69;
	mov.b32 	%f80, %r70;
	.loc	1 35 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:35:36
	mov.b32 	%f81, %r51;
	mov.b32 	%f82, %r52;
	mov.b32 	%f83, %r53;
	mov.b32 	%f84, %r54;
	.loc	1 45 19                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:45:19
	mul.f32 	%f85, %f76, %f49;
	mul.f32 	%f86, %f75, %f50;
	mul.f32 	%f87, %f74, %f51;
	mul.f32 	%f88, %f73, %f52;
	.loc	1 47 20                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:47:20
	fma.rn.f32 	%f89, %f88, %f84, %f80;
	fma.rn.f32 	%f90, %f87, %f83, %f79;
	fma.rn.f32 	%f91, %f86, %f82, %f78;
	fma.rn.f32 	%f92, %f85, %f81, %f77;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p54, %f92, 0f00000000;
	setp.lt.f32 	%p55, %f91, 0f00000000;
	setp.lt.f32 	%p56, %f90, 0f00000000;
	setp.lt.f32 	%p57, %f89, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f93, 0f00000000, %f89, %p57;
	selp.f32 	%f94, 0f00000000, %f90, %p56;
	selp.f32 	%f95, 0f00000000, %f91, %p55;
	selp.f32 	%f96, 0f00000000, %f92, %p54;
$L__tmp2:
	.loc	1 51 21                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:51:21
	setp.le.f32 	%p58, %f96, 0f00000000;
	setp.le.f32 	%p59, %f95, 0f00000000;
	setp.le.f32 	%p60, %f94, 0f00000000;
	setp.le.f32 	%p61, %f93, 0f00000000;
	.loc	1 52 45                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:45
	mov.b32 	%r132, %f96;
	// begin inline asm
	@%p5 st.shared.b32 [ %r131 + 0 ], %r132;
	// end inline asm
	mov.b32 	%r134, %f95;
	// begin inline asm
	@%p5 st.shared.b32 [ %r133 + 0 ], %r134;
	// end inline asm
	mov.b32 	%r136, %f94;
	// begin inline asm
	@%p5 st.shared.b32 [ %r135 + 0 ], %r136;
	// end inline asm
	mov.b32 	%r138, %f93;
	// begin inline asm
	@%p5 st.shared.b32 [ %r137 + 0 ], %r138;
	// end inline asm
	.loc	1 32 55                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:55
	mov.b32 	%f97, %r7;
	mov.b32 	%f98, %r8;
	mov.b32 	%f99, %r9;
	mov.b32 	%f100, %r10;
	.loc	1 33 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:33:35
	mov.b32 	%f101, %r23;
	mov.b32 	%f102, %r24;
	mov.b32 	%f103, %r25;
	mov.b32 	%f104, %r26;
	.loc	1 37 18                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:37:18
	sub.f32 	%f105, %f100, %f104;
	sub.f32 	%f106, %f99, %f103;
	sub.f32 	%f107, %f98, %f102;
	sub.f32 	%f108, %f97, %f101;
	.loc	1 36 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:36:36
	mov.b32 	%f109, %r71;
	mov.b32 	%f110, %r72;
	mov.b32 	%f111, %r73;
	mov.b32 	%f112, %r74;
	.loc	1 35 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:35:36
	mov.b32 	%f113, %r55;
	mov.b32 	%f114, %r56;
	mov.b32 	%f115, %r57;
	mov.b32 	%f116, %r58;
	.loc	1 45 19                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:45:19
	mul.f32 	%f117, %f108, %f53;
	mul.f32 	%f118, %f107, %f54;
	mul.f32 	%f119, %f106, %f55;
	mul.f32 	%f120, %f105, %f56;
	.loc	1 47 20                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:47:20
	fma.rn.f32 	%f121, %f120, %f116, %f112;
	fma.rn.f32 	%f122, %f119, %f115, %f111;
	fma.rn.f32 	%f123, %f118, %f114, %f110;
	fma.rn.f32 	%f124, %f117, %f113, %f109;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p62, %f124, 0f00000000;
	setp.lt.f32 	%p63, %f123, 0f00000000;
	setp.lt.f32 	%p64, %f122, 0f00000000;
	setp.lt.f32 	%p65, %f121, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f125, 0f00000000, %f121, %p65;
	selp.f32 	%f126, 0f00000000, %f122, %p64;
	selp.f32 	%f127, 0f00000000, %f123, %p63;
	selp.f32 	%f128, 0f00000000, %f124, %p62;
$L__tmp4:
	.loc	1 51 21                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:51:21
	setp.le.f32 	%p66, %f128, 0f00000000;
	setp.le.f32 	%p67, %f127, 0f00000000;
	setp.le.f32 	%p68, %f126, 0f00000000;
	setp.le.f32 	%p69, %f125, 0f00000000;
	.loc	1 52 45                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:45
	mov.b32 	%r140, %f128;
	// begin inline asm
	@%p5 st.shared.b32 [ %r139 + 0 ], %r140;
	// end inline asm
	mov.b32 	%r142, %f127;
	// begin inline asm
	@%p5 st.shared.b32 [ %r141 + 0 ], %r142;
	// end inline asm
	mov.b32 	%r144, %f126;
	// begin inline asm
	@%p5 st.shared.b32 [ %r143 + 0 ], %r144;
	// end inline asm
	mov.b32 	%r146, %f125;
	// begin inline asm
	@%p5 st.shared.b32 [ %r145 + 0 ], %r146;
	// end inline asm
	.loc	1 32 55                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:55
	mov.b32 	%f129, %r11;
	mov.b32 	%f130, %r12;
	mov.b32 	%f131, %r13;
	mov.b32 	%f132, %r14;
	.loc	1 33 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:33:35
	mov.b32 	%f133, %r27;
	mov.b32 	%f134, %r28;
	mov.b32 	%f135, %r29;
	mov.b32 	%f136, %r30;
	.loc	1 37 18                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:37:18
	sub.f32 	%f137, %f132, %f136;
	sub.f32 	%f138, %f131, %f135;
	sub.f32 	%f139, %f130, %f134;
	sub.f32 	%f140, %f129, %f133;
	.loc	1 36 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:36:36
	mov.b32 	%f141, %r75;
	mov.b32 	%f142, %r76;
	mov.b32 	%f143, %r77;
	mov.b32 	%f144, %r78;
	.loc	1 35 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:35:36
	mov.b32 	%f145, %r59;
	mov.b32 	%f146, %r60;
	mov.b32 	%f147, %r61;
	mov.b32 	%f148, %r62;
	.loc	1 45 19                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:45:19
	mul.f32 	%f149, %f140, %f57;
	mul.f32 	%f150, %f139, %f58;
	mul.f32 	%f151, %f138, %f59;
	mul.f32 	%f152, %f137, %f60;
	.loc	1 47 20                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:47:20
	fma.rn.f32 	%f153, %f152, %f148, %f144;
	fma.rn.f32 	%f154, %f151, %f147, %f143;
	fma.rn.f32 	%f155, %f150, %f146, %f142;
	fma.rn.f32 	%f156, %f149, %f145, %f141;
$L__tmp5:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p70, %f156, 0f00000000;
	setp.lt.f32 	%p71, %f155, 0f00000000;
	setp.lt.f32 	%p72, %f154, 0f00000000;
	setp.lt.f32 	%p73, %f153, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f157, 0f00000000, %f153, %p73;
	selp.f32 	%f158, 0f00000000, %f154, %p72;
	selp.f32 	%f159, 0f00000000, %f155, %p71;
	selp.f32 	%f160, 0f00000000, %f156, %p70;
$L__tmp6:
	.loc	1 51 21                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:51:21
	setp.le.f32 	%p74, %f160, 0f00000000;
	setp.le.f32 	%p75, %f159, 0f00000000;
	setp.le.f32 	%p76, %f158, 0f00000000;
	setp.le.f32 	%p77, %f157, 0f00000000;
	.loc	1 52 45                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:45
	mov.b32 	%r148, %f160;
	// begin inline asm
	@%p5 st.shared.b32 [ %r147 + 0 ], %r148;
	// end inline asm
	mov.b32 	%r150, %f159;
	// begin inline asm
	@%p5 st.shared.b32 [ %r149 + 0 ], %r150;
	// end inline asm
	mov.b32 	%r152, %f158;
	// begin inline asm
	@%p5 st.shared.b32 [ %r151 + 0 ], %r152;
	// end inline asm
	mov.b32 	%r154, %f157;
	// begin inline asm
	@%p5 st.shared.b32 [ %r153 + 0 ], %r154;
	// end inline asm
	.loc	1 32 55                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:32:55
	mov.b32 	%f161, %r15;
	mov.b32 	%f162, %r16;
	mov.b32 	%f163, %r17;
	mov.b32 	%f164, %r18;
	.loc	1 33 35                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:33:35
	mov.b32 	%f165, %r31;
	mov.b32 	%f166, %r32;
	mov.b32 	%f167, %r33;
	mov.b32 	%f168, %r34;
	.loc	1 37 18                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:37:18
	sub.f32 	%f169, %f164, %f168;
	sub.f32 	%f170, %f163, %f167;
	sub.f32 	%f171, %f162, %f166;
	sub.f32 	%f172, %f161, %f165;
	.loc	1 36 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:36:36
	mov.b32 	%f173, %r79;
	mov.b32 	%f174, %r80;
	mov.b32 	%f175, %r81;
	mov.b32 	%f176, %r82;
	.loc	1 35 36                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:35:36
	mov.b32 	%f177, %r63;
	mov.b32 	%f178, %r64;
	mov.b32 	%f179, %r65;
	mov.b32 	%f180, %r66;
	.loc	1 45 19                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:45:19
	mul.f32 	%f181, %f172, %f61;
	mul.f32 	%f182, %f171, %f62;
	mul.f32 	%f183, %f170, %f63;
	mul.f32 	%f184, %f169, %f64;
	.loc	1 47 20                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:47:20
	fma.rn.f32 	%f185, %f184, %f180, %f176;
	fma.rn.f32 	%f186, %f183, %f179, %f175;
	fma.rn.f32 	%f187, %f182, %f178, %f174;
	fma.rn.f32 	%f188, %f181, %f177, %f173;
$L__tmp7:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p78, %f188, 0f00000000;
	setp.lt.f32 	%p79, %f187, 0f00000000;
	setp.lt.f32 	%p80, %f186, 0f00000000;
	setp.lt.f32 	%p81, %f185, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f189, 0f00000000, %f185, %p81;
	selp.f32 	%f190, 0f00000000, %f186, %p80;
	selp.f32 	%f191, 0f00000000, %f187, %p79;
	selp.f32 	%f192, 0f00000000, %f188, %p78;
$L__tmp8:
	.loc	1 51 21                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:51:21
	setp.le.f32 	%p82, %f192, 0f00000000;
	setp.le.f32 	%p83, %f191, 0f00000000;
	setp.le.f32 	%p84, %f190, 0f00000000;
	setp.le.f32 	%p85, %f189, 0f00000000;
	.loc	1 52 45                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:52:45
	mov.b32 	%r156, %f192;
	// begin inline asm
	@%p5 st.shared.b32 [ %r155 + 0 ], %r156;
	// end inline asm
	mov.b32 	%r158, %f191;
	// begin inline asm
	@%p5 st.shared.b32 [ %r157 + 0 ], %r158;
	// end inline asm
	mov.b32 	%r160, %f190;
	// begin inline asm
	@%p5 st.shared.b32 [ %r159 + 0 ], %r160;
	// end inline asm
	mov.b32 	%r162, %f189;
	// begin inline asm
	@%p5 st.shared.b32 [ %r161 + 0 ], %r162;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r163, [%r325];
	ld.shared.u32 	%r164, [%r330+1024];
	ld.shared.u32 	%r165, [%r335+2048];
	ld.shared.u32 	%r166, [%r340+3072];
	ld.shared.u32 	%r167, [%r345+4096];
	ld.shared.u32 	%r168, [%r350+5120];
	ld.shared.u32 	%r169, [%r355+6144];
	ld.shared.u32 	%r170, [%r360+7168];
	ld.shared.u32 	%r171, [%r365+8192];
	ld.shared.u32 	%r172, [%r370+9216];
	ld.shared.u32 	%r173, [%r375+10240];
	ld.shared.u32 	%r174, [%r380+11264];
	ld.shared.u32 	%r175, [%r385+12288];
	ld.shared.u32 	%r176, [%r390+13312];
	ld.shared.u32 	%r177, [%r395+14336];
	ld.shared.u32 	%r178, [%r400+15360];
	// begin inline asm
	@%p37 st.global.b32 [ %rd21 + 0 ], { %r163 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd22 + 0 ], { %r164 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd23 + 0 ], { %r165 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd24 + 0 ], { %r166 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd25 + 0 ], { %r167 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd26 + 0 ], { %r168 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd27 + 0 ], { %r169 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd28 + 0 ], { %r170 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd29 + 0 ], { %r171 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd30 + 0 ], { %r172 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd31 + 0 ], { %r173 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd32 + 0 ], { %r174 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd33 + 0 ], { %r175 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd34 + 0 ], { %r176 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd35 + 0 ], { %r177 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd36 + 0 ], { %r178 };
	// end inline asm
	.loc	1 53 57                         // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:53:57
	selp.u32 	%r401, 1, 0, %p61;
	selp.u32 	%r402, 1, 0, %p60;
	prmt.b32 	%r403, %r402, %r401, 0x3340U;
	selp.u32 	%r404, 1, 0, %p59;
	selp.u32 	%r405, 1, 0, %p58;
	prmt.b32 	%r406, %r405, %r404, 0x3340U;
	prmt.b32 	%r407, %r406, %r403, 0x5410U;
	selp.u32 	%r408, 1, 0, %p69;
	selp.u32 	%r409, 1, 0, %p68;
	prmt.b32 	%r410, %r409, %r408, 0x3340U;
	selp.u32 	%r411, 1, 0, %p67;
	selp.u32 	%r412, 1, 0, %p66;
	prmt.b32 	%r413, %r412, %r411, 0x3340U;
	prmt.b32 	%r414, %r413, %r410, 0x5410U;
	selp.u32 	%r415, 1, 0, %p77;
	selp.u32 	%r416, 1, 0, %p76;
	prmt.b32 	%r417, %r416, %r415, 0x3340U;
	selp.u32 	%r418, 1, 0, %p75;
	selp.u32 	%r419, 1, 0, %p74;
	prmt.b32 	%r420, %r419, %r418, 0x3340U;
	prmt.b32 	%r421, %r420, %r417, 0x5410U;
	selp.u32 	%r422, 1, 0, %p85;
	selp.u32 	%r423, 1, 0, %p84;
	prmt.b32 	%r424, %r423, %r422, 0x3340U;
	selp.u32 	%r425, 1, 0, %p83;
	selp.u32 	%r426, 1, 0, %p82;
	prmt.b32 	%r427, %r426, %r425, 0x3340U;
	prmt.b32 	%r428, %r427, %r424, 0x5410U;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd37 + 0 ], { %r407, %r414, %r421, %r428 };
	// end inline asm
	.loc	1 53 4                          // cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py:53:4
	ret;
$L__tmp9:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/z2/cz2agcxw2oq4iopdjypr7vlzzocbjge7lrb2irouerpliegwlfmu.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 225                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xda DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 50
.b8 97
.b8 103
.b8 99
.b8 120
.b8 119
.b8 50
.b8 111
.b8 113
.b8 52
.b8 105
.b8 111
.b8 112
.b8 100
.b8 106
.b8 121
.b8 112
.b8 114
.b8 55
.b8 118
.b8 108
.b8 122
.b8 122
.b8 111
.b8 99
.b8 98
.b8 106
.b8 103
.b8 101
.b8 55
.b8 108
.b8 114
.b8 98
.b8 50
.b8 105
.b8 114
.b8 111
.b8 117
.b8 101
.b8 114
.b8 112
.b8 108
.b8 105
.b8 101
.b8 103
.b8 119
.b8 108
.b8 102
.b8 109
.b8 117
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 50
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x53 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 49
.b8 57
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb6:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xcb:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp8                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
