\hypertarget{group___u_a_r_t___hardware___flow___control}{}\section{U\+A\+RT Hardware Flow Control}
\label{group___u_a_r_t___hardware___flow___control}\index{U\+A\+R\+T Hardware Flow Control@{U\+A\+R\+T Hardware Flow Control}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}\label{group___u_a_r_t___hardware___flow___control_gae0569001c06b7760cd38c481f84116cf}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}\label{group___u_a_r_t___hardware___flow___control_ga6d5dad09c6abf30f252084ba0f8c0b7d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE)
\item 
\mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}\label{group___u_a_r_t___hardware___flow___control_ga352f517245986e3b86bc75f8472c51ea}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}~((uint32\+\_\+t)U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE)
\item 
\mbox{\Hypertarget{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}\label{group___u_a_r_t___hardware___flow___control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}~((uint32\+\_\+t)(U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE $\vert$ U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
