Model {
  Name			  "sg_pixel_blank_ML"
  Version		  8.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.392"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [1912.0, 88.0, 1040.0, 784.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkSubsys"
	LoadSaveID		"9"
	Extents			[797.0, 610.0]
	ZoomFactor		[0.49342941924544304]
	Offset			[-113.86297250859101, -1.8728522336769764]
      }
    }
  }
  Created		  "Sun Oct 30 13:22:57 2005"
  Creator		  "sps"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "tawassne"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Apr 22 19:18:15 2016"
  RTWModifiedTimeStamp	  383252916
  ModelVersionFormat	  "1.%<AutoIncrement:392>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "sg_pixel_blank_ML"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "sg_pixel_blank_ML"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  CovEnableCumulative	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.13.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.13.1"
	  StartTime		  "0.0"
	  StopTime		  "Tsim"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.13.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.13.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.13.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.13.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.13.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.13.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.13.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  ""
	  ConfigurationScript	  ""
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  DataInitializer	  ""
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.13.1"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.13.1"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"SupportContinuousTime"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"GenerateAllocFcn"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Diagnostics"
      ConfigPrmDlgPosition     [ 1531, 65, 2411, 693 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    18
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
      ContentPreviewEnabled   off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      SaveFormat	      "Array"
      FixptAsFi		      off
      NumInputs		      "1"
    }
  }
  System {
    Name		    "sg_pixel_blank_ML"
    Location		    [-8, -8, 1543, 908]
    Open		    off
    ModelBrowserVisibility  on
    ModelBrowserWidth	    190
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "122"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "898"
    Block {
      BlockType		      Scope
      Name		      "Sync Scope"
      SID		      "709"
      Ports		      [6]
      Position		      [620, 488, 680, 622]
      ZOrder		      -1
      BackgroundColor	      "lightBlue"
      Floating		      off
      Location		      [1601, 48, 2625, 767]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
	axes6			"%<SignalLabel>"
      }
      ShowLegends	      off
      YMin		      "-5~-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5~5"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "active_video_o"
      SID		      "733"
      Ports		      [1]
      Position		      [620, 360, 680, 390]
      ZOrder		      -2
      BackgroundColor	      "lightBlue"
      VariableName	      "active_video_o"
      MaxDataPoints	      "2*TFL"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "avtive_video_i"
      SID		      "804"
      Ports		      [0, 1]
      Position		      [75, 363, 205, 387]
      ZOrder		      -3
      BackgroundColor	      "orange"
      LibraryVersion	      "1.733"
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ContentPreviewEnabled   off
      X			      "actvid_i"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Cyclic repetition"
      ignoreOrWarnInputAndFrameLengths off
    }
    Block {
      BlockType		      Reference
      Name		      "hblank_i"
      SID		      "803"
      Ports		      [0, 1]
      Position		      [75, 298, 205, 322]
      ZOrder		      -4
      BackgroundColor	      "orange"
      LibraryVersion	      "1.733"
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ContentPreviewEnabled   off
      X			      "hblank_i"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Cyclic repetition"
      ignoreOrWarnInputAndFrameLengths off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "hblank_o"
      SID		      "822"
      Ports		      [1]
      Position		      [620, 295, 680, 325]
      ZOrder		      -5
      BackgroundColor	      "lightBlue"
      VariableName	      "hblank_o"
      MaxDataPoints	      "2*TFL"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "hsync_i"
      SID		      "82"
      Ports		      [0, 1]
      Position		      [75, 233, 205, 257]
      ZOrder		      -6
      BackgroundColor	      "orange"
      LibraryVersion	      "1.733"
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ContentPreviewEnabled   off
      X			      "hsync_i"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Cyclic repetition"
      ignoreOrWarnInputAndFrameLengths off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "hsync_o"
      SID		      "823"
      Ports		      [1]
      Position		      [620, 230, 680, 260]
      ZOrder		      -7
      BackgroundColor	      "lightBlue"
      VariableName	      "hsync_o"
      MaxDataPoints	      "2*TFL"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sg_pixel_blank"
      SID		      "9"
      Ports		      [6, 6]
      Position		      [285, 77, 500, 478]
      ZOrder		      -8
      BackgroundColor	      "[0.937255, 0.878431, 0.760784]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"sg_pixel_blank"
	Location		[1912, 88, 2952, 872]
	Open			on
	ModelBrowserVisibility	on
	ModelBrowserWidth	190
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"49"
	Block {
	  BlockType		  Inport
	  Name			  "vsi"
	  SID			  "824"
	  Position		  [60, 133, 90, 147]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "vbi"
	  SID			  "827"
	  Position		  [60, 188, 90, 202]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hsi"
	  SID			  "825"
	  Position		  [60, 248, 90, 262]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hbi"
	  SID			  "828"
	  Position		  [60, 308, 90, 322]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "avi"
	  SID			  "829"
	  Position		  [60, 368, 90, 382]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "vdi"
	  SID			  "826"
	  Position		  [60, 973, 90, 987]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Goto
	  Name			  " 1"
	  SID			  "842"
	  Position		  [990, 542, 1050, 568]
	  ZOrder		  -7
	  ShowName		  off
	  GotoTag		  "lin_addr"
	}
	Block {
	  BlockType		  Goto
	  Name			  " 2"
	  SID			  "724"
	  Position		  [990, 432, 1050, 458]
	  ZOrder		  -8
	  ShowName		  off
	  GotoTag		  "row_idx"
	}
	Block {
	  BlockType		  Goto
	  Name			  " 3"
	  SID			  "725"
	  Position		  [990, 642, 1050, 668]
	  ZOrder		  -9
	  ShowName		  off
	  GotoTag		  "col_idx"
	}
	Block {
	  BlockType		  Reference
	  Name			  " System Generator"
	  SID			  "16"
	  Tag			  "genX"
	  Ports			  []
	  Position		  [59, 34, 110, 84]
	  ZOrder		  -10
	  ShowName		  off
	  AttributesFormatString  "System\\nGenerator"
	  LibraryVersion	  "1.2"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  SourceBlock		  "xbsIndex_r4/ System Generator"
	  SourceType		  "Xilinx System Generator Block"
	  ContentPreviewEnabled	  off
	  infoedit		  " System Generator"
	  xilinxfamily		  "spartan6"
	  part			  "xc6slx150t"
	  speed			  "-3"
	  package		  "fgg676"
	  synthesis_tool	  "XST"
	  clock_wrapper		  "Clock Enables"
	  directory		  "./netlist"
	  proj_type		  "Project Navigator"
	  Synth_file		  "XST Defaults"
	  Impl_file		  "ISE Defaults"
	  testbench		  off
	  simulink_period	  "1"
	  sysclk_period		  "10"
	  dcm_input_clock_period  "10"
	  incr_netlist		  off
	  trim_vbits		  "Everywhere in SubSystem"
	  dbl_ovrd		  "According to Block Masks"
	  core_generation	  "According to Block Masks"
	  run_coregen		  off
	  deprecated_control	  off
	  eval_field		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "326,241,464,470"
	  block_type		  "sysgen"
	  block_version		  "11.4"
	  sg_icon_stat		  "51,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 0 ],[0 0 50 50 0 ],[1 1 1 ]);\npat"
	  "ch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.155 36.655 "
	  "],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 36.655 26.155 "
	  "],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.155 26.155 15.655 "
	  "],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.155 5.155 15.655 5.15"
	  "5 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	  "MMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Adder"
	  SID			  "729"
	  Ports			  [2, 1]
	  Position		  [915, 497, 955, 608]
	  ZOrder		  -11
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  sg_icon_stat		  "40,111,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 111 111 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 40 40 0 0 ],[0 0 111 111 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[60.55 60.55 6"
	  "5.55 60.55 65.55 65.55 65.55 60.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[55.55 55.55 60.55 60.55 55"
	  ".55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[50.55 50.55 55.55 55.55 50.55 ],[1 1 1 ]);\npa"
	  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[45.55 45.55 50.55 45.55 50.55 50.55 45.55 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode'"
	  ",'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
	  "'on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cfg_Reg_Pxl_Idx_blue"
	  SID			  "881"
	  Ports			  [0, 1]
	  Position		  [320, 1051, 380, 1089]
	  ZOrder		  -12
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'pixel_idx_blue'"
	  init			  "1"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "424,42,381,234"
	  block_type		  "fromreg"
	  block_version		  "10.1"
	  sg_icon_stat		  "60,38,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outpu"
	  "t',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cfg_Reg_Pxl_Idx_green"
	  SID			  "878"
	  Ports			  [0, 1]
	  Position		  [320, 906, 380, 944]
	  ZOrder		  -13
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'pixel_idx_green'"
	  init			  "170"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "424,42,381,234"
	  block_type		  "fromreg"
	  block_version		  "10.1"
	  sg_icon_stat		  "60,38,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outpu"
	  "t',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cfg_Reg_Pxl_Idx_red"
	  SID			  "837"
	  Ports			  [0, 1]
	  Position		  [320, 751, 380, 789]
	  ZOrder		  -14
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'pixel_idx_red'"
	  init			  "430"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "424,42,381,234"
	  block_type		  "fromreg"
	  block_version		  "10.1"
	  sg_icon_stat		  "60,38,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outpu"
	  "t',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cfg_Reg_Pxl_Val_blue"
	  SID			  "891"
	  Ports			  [0, 1]
	  Position		  [670, 1136, 730, 1174]
	  ZOrder		  -15
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'pixel_val_blue'"
	  init			  "250"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "424,42,381,234"
	  block_type		  "fromreg"
	  block_version		  "10.1"
	  sg_icon_stat		  "60,38,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outpu"
	  "t',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cfg_Reg_Pxl_Val_green"
	  SID			  "890"
	  Ports			  [0, 1]
	  Position		  [670, 986, 730, 1024]
	  ZOrder		  -16
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'pixel_val_green'"
	  init			  "100"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "424,42,381,234"
	  block_type		  "fromreg"
	  block_version		  "10.1"
	  sg_icon_stat		  "60,38,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outpu"
	  "t',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cfg_Reg_Pxl_Val_red"
	  SID			  "889"
	  Ports			  [0, 1]
	  Position		  [670, 836, 730, 874]
	  ZOrder		  -17
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'pixel_val_red'"
	  init			  "10"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "424,42,381,234"
	  block_type		  "fromreg"
	  block_version		  "10.1"
	  sg_icon_stat		  "60,38,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 38 38 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[24.55 24.55 29."
	  "55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[19.55 19.55 24.55 24.55 19."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ]);\np"
	  "atch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outpu"
	  "t',1,'dout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Column\nCounter"
	  SID			  "718"
	  Ports			  [1, 1]
	  Position		  [720, 625, 780, 685]
	  ZOrder		  -18
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "ImgX-1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "ceil(log2(ImgX))"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "2012,26,348,660"
	  block_type		  "counter"
	  sg_icon_stat		  "60,60,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rs"
	  "t');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare"
	  SID			  "844"
	  Ports			  [2, 1]
	  Position		  [630, 759, 685, 806]
	  ZOrder		  -19
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "55,47,2,1,white,blue,0,52e4b236,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 47 47 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 47 47 0 ]);\npatch([13.65 22.32 28.32 34.32 40.32 28.32 19.65 13.65 ],[29.66 29.66 3"
	  "5.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([19.65 28.32 22.32 13.65 19.65 ],[23.66 23.66 29.66 29.66 23"
	  ".66 ],[0.931 0.946 0.973 ]);\npatch([13.65 22.32 28.32 19.65 13.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ]);\np"
	  "atch([19.65 40.32 34.32 28.32 22.32 13.65 19.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.973 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\leq b','te"
	  "xmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare1"
	  SID			  "879"
	  Ports			  [2, 1]
	  Position		  [630, 914, 685, 961]
	  ZOrder		  -20
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "55,47,2,1,white,blue,0,52e4b236,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 47 47 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 47 47 0 ]);\npatch([13.65 22.32 28.32 34.32 40.32 28.32 19.65 13.65 ],[29.66 29.66 3"
	  "5.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([19.65 28.32 22.32 13.65 19.65 ],[23.66 23.66 29.66 29.66 23"
	  ".66 ],[0.931 0.946 0.973 ]);\npatch([13.65 22.32 28.32 19.65 13.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ]);\np"
	  "atch([19.65 40.32 34.32 28.32 22.32 13.65 19.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.973 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\leq b','te"
	  "xmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare2"
	  SID			  "882"
	  Ports			  [2, 1]
	  Position		  [630, 1059, 685, 1106]
	  ZOrder		  -21
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  sg_icon_stat		  "55,47,2,1,white,blue,0,52e4b236,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 47 47 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 47 47 0 ]);\npatch([13.65 22.32 28.32 34.32 40.32 28.32 19.65 13.65 ],[29.66 29.66 3"
	  "5.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([19.65 28.32 22.32 13.65 19.65 ],[23.66 23.66 29.66 29.66 23"
	  ".66 ],[0.931 0.946 0.973 ]);\npatch([13.65 22.32 28.32 19.65 13.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ]);\np"
	  "atch([19.65 40.32 34.32 28.32 22.32 13.65 19.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.973 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\leq b','te"
	  "xmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  SID			  "814"
	  Ports			  [3, 1]
	  Position		  [930, 913, 965, 1047]
	  ZOrder		  -22
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "3"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "35,134,3,1,white,blue,0,61ef8218,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 134 134 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 35 35 0 0 ],[0 0 134 134 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[72.55 72.55 7"
	  "7.55 72.55 77.55 77.55 77.55 72.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[67.55 67.55 72.55 72.55 67"
	  ".55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[62.55 62.55 67.55 67.55 62.55 ],[1 1 1 ]);\npa"
	  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[57.55 57.55 62.55 57.55 62.55 62.55 57.55 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'hi');\n\ncolor('black');port_label('input',3,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const Mult"
	  SID			  "728"
	  Ports			  [1, 1]
	  Position		  [835, 501, 880, 549]
	  ZOrder		  -23
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/CMult"
	  SourceType		  "Xilinx Constant Multiplier Block"
	  const			  "ImgX"
	  gui_display_data_type	  "Fixed-point"
	  const_n_bits		  "ceil(log2(ImgX+1))"
	  const_bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  mem_type		  "Distributed RAM"
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "cmult"
	  sg_icon_stat		  "45,48,1,1,white,blue,2,40cb38d4,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 0 0 ],[0 24 48 0 ],[0.77 0.82 0.91 ]);\n"
	  "plot([0 45 0 0 ],[0 24 48 0 ]);\npatch([2.74 7.942 11.542 15.142 18.742 11.542 6.34 2.74 ],[27.996 27.996 31.596 27"
	  ".996 31.596 31.596 31.596 27.996 ],[1 1 1 ]);\npatch([6.34 11.542 7.942 2.74 6.34 ],[24.396 24.396 27.996 27.996 24"
	  ".396 ],[0.931 0.946 0.973 ]);\npatch([2.74 7.942 11.542 6.34 2.74 ],[20.796 20.796 24.396 24.396 20.796 ],[1 1 1 ])"
	  ";\npatch([6.34 18.742 15.142 11.542 7.942 2.74 6.34 ],[17.196 17.196 20.796 17.196 20.796 20.796 17.196 ],[0.931 0."
	  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black"
	  "');disp('\\bf{x 24}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "839"
	  Ports			  [1, 1]
	  Position		  [500, 454, 540, 476]
	  ZOrder		  -24
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "40,22,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 22 22 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  SID			  "840"
	  Ports			  [1, 1]
	  Position		  [500, 559, 540, 581]
	  ZOrder		  -25
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "40,22,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 22 22 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  SID			  "873"
	  Ports			  [1, 1]
	  Position		  [500, 644, 540, 666]
	  ZOrder		  -26
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "40,22,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 22 22 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Debug Scope\nPixel Index"
	  SID			  "720"
	  Ports			  [3]
	  Position		  [1275, 487, 1320, 623]
	  ZOrder		  -27
	  Floating		  off
	  Location		  [1601, 48, 2625, 767]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "833"
	  Ports			  [1, 1]
	  Position		  [285, 457, 330, 513]
	  ZOrder		  -28
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "45,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 56 56 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[34.66 34.66 40."
	  "66 34.66 40.66 40.66 40.66 34.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[28.66 28.66 34.66 34.66 28.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[22.66 22.66 28.66 28.66 22.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[16.66 16.66 22.66 16.66 22.66 22.66 16.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
	  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "835"
	  Ports			  [1, 1]
	  Position		  [285, 562, 330, 618]
	  ZOrder		  -29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "45,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 56 56 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[34.66 34.66 40."
	  "66 34.66 40.66 40.66 40.66 34.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[28.66 28.66 34.66 34.66 28.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[22.66 22.66 28.66 28.66 22.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[16.66 16.66 22.66 16.66 22.66 22.66 16.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
	  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "853"
	  Ports			  [1, 1]
	  Position		  [450, 807, 480, 853]
	  ZOrder		  -30
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "854"
	  Ports			  [1, 1]
	  Position		  [450, 957, 480, 1003]
	  ZOrder		  -31
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "855"
	  Ports			  [1, 1]
	  Position		  [450, 1107, 480, 1153]
	  ZOrder		  -32
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "856"
	  Ports			  [1, 1]
	  Position		  [610, 352, 640, 398]
	  ZOrder		  -33
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  "857"
	  Ports			  [1, 1]
	  Position		  [610, 292, 640, 338]
	  ZOrder		  -34
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  "858"
	  Ports			  [1, 1]
	  Position		  [610, 232, 640, 278]
	  ZOrder		  -35
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  "859"
	  Ports			  [1, 1]
	  Position		  [610, 172, 640, 218]
	  ZOrder		  -36
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  SID			  "860"
	  Ports			  [1, 1]
	  Position		  [610, 117, 640, 163]
	  ZOrder		  -37
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 46 46 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[27.44 27.44 31.44 "
	  "27.44 31.44 31.44 31.44 27.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[23.44 23.44 27.44 27.44 23.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[19.44 19.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 15.44 19.44 19.44 15.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-2}','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "EDK Processor"
	  SID			  "838"
	  Ports			  []
	  Position		  [149, 37, 204, 89]
	  ZOrder		  -38
	  LibraryVersion	  "1.2"
	  CopyFcn		  "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallback(gcbh);"
	  DeleteFcn		  "xlDestroyGui(gcbh);"
	  LoadFcn		  "xlBlockLoadCallback(gcbh);"
	  ModelCloseFcn		  "xlDestroyGui(gcbh);"
	  PreSaveFcn		  "xlBlockPreSaveCallback(gcbh);"
	  PostSaveFcn		  "xlBlockPostSaveCallback(gcbh);"
	  DestroyFcn		  "xlDestroyGui(gcbh);"
	  OpenFcn		  "bh=gcbh;xlProcBlockCallbacks('populatesharedmemorylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.xml', @x"
	  "lProcBlockEnablement, @xlProcBlockAction);"
	  CloseFcn		  "xlDestroyGui(gcbh);"
	  MoveFcn		  "xlBlockMoveCallback(gcbh);"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    19
	    $ClassName		    "Simulink.Mask"
	    Type		    "Xilinx EDK Processor Block"
	    Description		    "Xilinx EDK Processor"
	    Help		    "eval('');xlDoc('-book','sysgen','-topic','EDK_Processor');"
	    Initialization	    "try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if (strcmp('SysGenIndex',get_param(bdroot(tmp_gc"
	    "bh),'tag')) && ~isempty(regexp(bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParams;\n\n "
	    " block_type='edkprocessor';\n\n  serialized_declarations = '{''block_type''=>''String''}';\n  xledkprocessor_init"
	    "();\n  ptable_ = xlblockprep(get_param(tmp_gcb, 'MaskWSVariables'));\n  try\n    xlBlockMoveCallback(tmp_gcbh);\n"
	    "  catch \n     clear global xl_updateicon_recursion_guard;\n  end;\ncatch\n  global dbgsysgen;\n  if(~isempty(dbg"
	    "sysgen) && dbgsysgen)\n    e = regexprep(lasterr, '\\n', '\\nError: ');\n    disp(['Error: While running MaskInit"
	    " code on block ' tmp_gcb ': ' e]);\n    error(e);\n  end\nend\n"
	    SelfModifiable	    "on"
	    Display		    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.91 ])"
	    ";\nplot([0 55 55 0 0 ],[0 0 52 52 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[33.77 33.77"
	    " 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[26.77 26.77 33.77 3"
	    "3.77 26.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[19.77 19.77 26.77 26.77 19.77 ],["
	    "1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[12.77 12.77 19.77 12.77 19.77 19.77 12.77 ],[0."
	    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ndisp('')"
	    ";\n\nfprintf('','COMMENT: end icon text');"
	    IconFrame		    "off"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      36
	      Object {
		$ObjectID		20
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "EDK pcore generation"
		  Cell			  "HDL netlisting"
		  PropName		  "TypeOptions"
		}
		Name			"mode"
		Prompt			"Configure Processor for"
		Value			"EDK pcore generation"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		21
		Type			"edit"
		Name			"xmp"
		Prompt			"XPS Project"
		Value			""
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		22
		Type			"edit"
		Name			"MemVisToProc"
		Prompt			" "
		Value			"<qt bgcolor=\"#FFFFFF\"><div><img src=\"C:/Program_Waj/Xilinx/ISE_13.1/ISE_DS/ISE/sysgen/data/images/regist"
		"erplus.gif\"> &lt;&lt;pixel_idx_red&gt;&gt;<br></div><div><img src=\"C:/Program_Waj/Xilinx/ISE_13.1/ISE_DS/ISE/sysge"
		"n/data/images/registerplus.gif\"> &lt;&lt;pixel_idx_green&gt;&gt;<br></div><div><img src=\"C:/Program_Waj/Xilinx/ISE"
		"_13.1/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;pixel_idx_blue&gt;&gt;<br></div><div><img src=\"C:/P"
		"rogram_Waj/Xilinx/ISE_13.1/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;pixel_val_red&gt;&gt;<br></div>"
		"<div><img src=\"C:/Program_Waj/Xilinx/ISE_13.1/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;pixel_val_g"
		"reen&gt;&gt;<br></div><div><img src=\"C:/Program_Waj/Xilinx/ISE_13.1/ISE_DS/ISE/sysgen/data/images/registerplus.gif\""
		"> &lt;&lt;pixel_val_blue&gt;&gt;<br></div></qt>"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		23
		Type			"edit"
		Name			"AvailableMemories"
		Prompt			"Available Memories"
		Value			"<empty>"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		24
		Type			"edit"
		Name			"portInterfaceTable"
		Prompt			" "
		Value			"{'exposed'=>[],'portdir'=>[],'portname'=>[],'shortname'=>[]}"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		25
		Type			"edit"
		Name			"bus_type_sgadvanced"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		26
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "AXI"
		  Cell			  "PLB"
		  PropName		  "TypeOptions"
		}
		Name			"bus_type"
		Prompt			"Bus Type"
		Value			"PLB"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		27
		Type			"edit"
		Name			"baseaddr"
		Prompt			"Base Address"
		Value			"0x80000000"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		28
		Type			"edit"
		Name			"baseaddr_lock_sgadvanced"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		29
		Type			"checkbox"
		Name			"baseaddr_lock"
		Prompt			"Lock"
		Value			"off"
	      }
	      Object {
		$ObjectID		30
		Type			"edit"
		Name			"dual_clock_sgadvanced"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		31
		Type			"checkbox"
		Name			"dual_clock"
		Prompt			"Dual Clocks"
		Value			"on"
	      }
	      Object {
		$ObjectID		32
		Type			"edit"
		Name			"reg_readback_sgadvanced"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		33
		Type			"checkbox"
		Name			"reg_readback"
		Prompt			"Register Read-Back"
		Value			"on"
	      }
	      Object {
		$ObjectID		34
		Type			"edit"
		Name			"ucf_file"
		Prompt			"Constraint File"
		Value			""
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		35
		Type			"edit"
		Name			"inheritDeviceType_sgadvanced"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		36
		Type			"checkbox"
		Name			"inheritDeviceType"
		Prompt			"Inherit Device Type"
		Value			"off"
	      }
	      Object {
		$ObjectID		37
		Type			"edit"
		Name			"elf_file"
		Prompt			"Initial Program"
		Value			""
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		38
		Type			"edit"
		Name			"codebug_sgadvanced"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		39
		Type			"checkbox"
		Name			"codebug"
		Prompt			"Enable Co-Debug with Xilinx SDK (Beta)"
		Value			"on"
	      }
	      Object {
		$ObjectID		40
		Type			"edit"
		Name			"clock_name"
		Prompt			" "
		Value			"plb"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		41
		Type			"edit"
		Name			"internalPortList"
		Prompt			" "
		Value			"{}"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		42
		Type			"edit"
		Name			"resetPolarity"
		Prompt			" "
		Value			"0"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		43
		Type			"edit"
		Name			"memxtable"
		Prompt			" "
		Value			"{'mladdr'=>[0.00000000000000000,1.00000000000000000,2.00000000000000000,3.00000000000000000,4.0000000000000"
		"0000,5.00000000000000000],'mlist'=>['sg_lens_correct_ML/sg_lens_correct/Cfg_Reg_Pxl_Idx_red','sg_lens_correct_ML/sg_"
		"lens_correct/Cfg_Reg_Pxl_Idx_green','sg_lens_correct_ML/sg_lens_correct/Cfg_Reg_Pxl_Idx_blue','sg_lens_correct_ML/sg"
		"_lens_correct/Cfg_Reg_Pxl_Val_red','sg_lens_correct_ML/sg_lens_correct/Cfg_Reg_Pxl_Val_green','sg_lens_correct_ML/sg"
		"_lens_correct/Cfg_Reg_Pxl_Val_blue'],'mlname'=>['\\'pixel_idx_red\\'','\\'pixel_idx_green\\'','\\'pixel_idx_blue\\''"
		",'\\'pixel_val_red\\'','\\'pixel_val_green\\'','\\'pixel_val_blue\\''],'mlstate'=>[0.00000000000000000,0.00000000000"
		"000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000]}"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		44
		Type			"edit"
		Name			"procinfo"
		Prompt			" "
		Value			"{}"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		45
		Type			"edit"
		Name			"memmapdirty"
		Prompt			" "
		Value			"off"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		46
		Type			"edit"
		Name			"blockname"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		47
		Type			"edit"
		Name			"xpsintstyle"
		Prompt			" "
		Value			"default"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		48
		Type			"edit"
		Name			"has_advanced_control"
		Prompt			" "
		Value			"0"
		Visible			"off"
	      }
	      Object {
		$ObjectID		49
		Type			"edit"
		Name			"sggui_pos"
		Prompt			" "
		Value			"-1,-1,-1,-1"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		50
		Type			"edit"
		Name			"block_type"
		Prompt			" "
		Value			"edkprocessor"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		51
		Type			"edit"
		Name			"block_version"
		Prompt			" "
		Value			"2.7"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		52
		Type			"edit"
		Name			"sg_icon_stat"
		Prompt			" "
		Value			"55,52,-1,-1,white,blue,0,07734,right,,[ ],[ ]"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		53
		Type			"edit"
		Name			"sg_mask_display"
		Prompt			" "
		Value			"fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.91 ]);\nplot("
		"[0 55 55 0 0 ],[0 0 52 52 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[33.77 33.77 40.77 33.7"
		"7 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[26.77 26.77 33.77 33.77 26.77 ],["
		"0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[19.77 19.77 26.77 26.77 19.77 ],[1 1 1 ]);\npatch("
		"[18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[12.77 12.77 19.77 12.77 19.77 19.77 12.77 ],[0.931 0.946 0.973 ]);\n"
		"fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon te"
		"xt');"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		54
		Type			"edit"
		Name			"sg_list_contents"
		Prompt			" "
		Value			"{'table'=>{'AvailableMemories'=>'popup(<empty>)'}}"
		Evaluate		"off"
		Visible			"off"
	      }
	      Object {
		$ObjectID		55
		Type			"edit"
		Name			"sg_blockgui_xml"
		Prompt			" "
		Value			""
		Evaluate		"off"
		Visible			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "EDK Processor"
	    Location		    [484, 52, 926, 414]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "367"
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "838:347"
	      Position		      [40, 250, 60, 270]
	      ZOrder		      -1
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      "838:349"
	      Position		      [40, 320, 60, 340]
	      ZOrder		      -2
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      SID		      "838:351"
	      Position		      [40, 385, 60, 405]
	      ZOrder		      -3
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      SID		      "838:353"
	      Position		      [40, 455, 60, 475]
	      ZOrder		      -4
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      SID		      "838:355"
	      Position		      [40, 525, 60, 545]
	      ZOrder		      -5
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      SID		      "838:357"
	      Ports		      [0, 1]
	      Position		      [20, 177, 75, 203]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "xlGetNormalizedPeriod()"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"Sl_wait"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant6"
	      SID		      "838:358"
	      Position		      [40, 620, 60, 640]
	      ZOrder		      -7
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PLB_ABus"
	      SID		      "838:350"
	      Ports		      [1, 1]
	      Position		      [175, 320, 245, 340]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level inp"
	      "ut ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "xlGetNormalizedPeriod()"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_ABus'}},'iopad'=>{'constraint'=>'"
	      "#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"PLB_ABus"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PLB_PAValid"
	      SID		      "838:352"
	      Ports		      [1, 1]
	      Position		      [175, 385, 245, 405]
	      ZOrder		      -9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level inp"
	      "ut ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "xlGetNormalizedPeriod()"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_PAValid'}},'iopad'=>{'constraint'"
	      "=>'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"PLB_PAValid"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PLB_RNW"
	      SID		      "838:354"
	      Ports		      [1, 1]
	      Position		      [175, 455, 245, 475]
	      ZOrder		      -10
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level inp"
	      "ut ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "xlGetNormalizedPeriod()"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_RNW'}},'iopad'=>{'constraint'=>'#"
	      "'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"PLB_RNW"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PLB_wrDBus"
	      SID		      "838:356"
	      Ports		      [1, 1]
	      Position		      [175, 525, 245, 545]
	      ZOrder		      -11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level inp"
	      "ut ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "xlGetNormalizedPeriod()"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'PLB_wrDBus'}},'iopad'=>{'constraint'="
	      ">'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"PLB_wrDBus"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SPLB_Rst"
	      SID		      "838:348"
	      Ports		      [1, 1]
	      Position		      [175, 250, 245, 270]
	      ZOrder		      -12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level inp"
	      "ut ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "xlGetNormalizedPeriod()"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'SPLB_Rst'}},'iopad'=>{'constraint'=>'"
	      "#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"SPLB_Rst"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_addrAck"
	      SID		      "838:334"
	      Ports		      [1, 1]
	      Position		      [670, 55, 730, 75]
	      ZOrder		      -13
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_addrAck'}},'iopad'=>{'constraint'="
	      ">'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_rdComp"
	      SID		      "838:336"
	      Ports		      [1, 1]
	      Position		      [670, 130, 730, 150]
	      ZOrder		      -14
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_rdComp'}},'iopad'=>{'constraint'=>"
	      "'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_rdDAck"
	      SID		      "838:338"
	      Ports		      [1, 1]
	      Position		      [670, 800, 730, 820]
	      ZOrder		      -15
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_rdDAck'}},'iopad'=>{'constraint'=>"
	      "'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_rdDBus"
	      SID		      "838:340"
	      Ports		      [1, 1]
	      Position		      [670, 970, 730, 990]
	      ZOrder		      -16
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_rdDBus'}},'iopad'=>{'constraint'=>"
	      "'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_wait"
	      SID		      "838:342"
	      Ports		      [1, 1]
	      Position		      [180, 180, 240, 200]
	      ZOrder		      -17
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_wait'}},'iopad'=>{'constraint'=>'#"
	      "'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_wrComp"
	      SID		      "838:346"
	      Ports		      [1, 1]
	      Position		      [670, 315, 730, 335]
	      ZOrder		      -18
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_wrComp'}},'iopad'=>{'constraint'=>"
	      "'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sl_wrDAck"
	      SID		      "838:344"
	      Ports		      [1, 1]
	      Position		      [670, 215, 730, 235]
	      ZOrder		      -19
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level"
	      " output ports or are discarded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'Sl_wrDAck'}},'iopad'=>{'constraint'=>"
	      "'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "838:333"
	      Position		      [905, 50, 925, 70]
	      ZOrder		      -20
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "838:335"
	      Position		      [905, 120, 925, 140]
	      ZOrder		      -21
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      SID		      "838:337"
	      Position		      [905, 955, 925, 975]
	      ZOrder		      -22
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      SID		      "838:339"
	      Position		      [905, 1020, 925, 1040]
	      ZOrder		      -23
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      SID		      "838:341"
	      Position		      [420, 180, 440, 200]
	      ZOrder		      -24
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator5"
	      SID		      "838:343"
	      Position		      [905, 185, 925, 205]
	      ZOrder		      -25
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      SID		      "838:345"
	      Position		      [905, 255, 925, 275]
	      ZOrder		      -26
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "To Register"
	      SID		      "838:361"
	      Ports		      [2, 1]
	      Position		      [885, 322, 945, 378]
	      ZOrder		      -27
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/To Register"
	      SourceType	      "Xilinx Shared Memory Based To Register Block"
	      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
	      shared_memory_name      "'pixel_idx_red'"
	      init		      "0"
	      ownership		      "Owned and initialized elsewhere"
	      explicit_data_type      on
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "toreg"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output"
	      "',1,'dout');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"pixel_idx_red_dout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "To Register1"
	      SID		      "838:362"
	      Ports		      [2, 1]
	      Position		      [885, 427, 945, 483]
	      ZOrder		      -28
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/To Register"
	      SourceType	      "Xilinx Shared Memory Based To Register Block"
	      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
	      shared_memory_name      "'pixel_idx_green'"
	      init		      "0"
	      ownership		      "Owned and initialized elsewhere"
	      explicit_data_type      on
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "toreg"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output"
	      "',1,'dout');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"pixel_idx_green_dout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "To Register2"
	      SID		      "838:363"
	      Ports		      [2, 1]
	      Position		      [885, 532, 945, 588]
	      ZOrder		      -29
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/To Register"
	      SourceType	      "Xilinx Shared Memory Based To Register Block"
	      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
	      shared_memory_name      "'pixel_idx_blue'"
	      init		      "0"
	      ownership		      "Owned and initialized elsewhere"
	      explicit_data_type      on
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "toreg"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output"
	      "',1,'dout');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"pixel_idx_blue_dout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "To Register3"
	      SID		      "838:364"
	      Ports		      [2, 1]
	      Position		      [885, 637, 945, 693]
	      ZOrder		      -30
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/To Register"
	      SourceType	      "Xilinx Shared Memory Based To Register Block"
	      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
	      shared_memory_name      "'pixel_val_red'"
	      init		      "0"
	      ownership		      "Owned and initialized elsewhere"
	      explicit_data_type      on
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "toreg"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output"
	      "',1,'dout');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"pixel_val_red_dout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "To Register4"
	      SID		      "838:365"
	      Ports		      [2, 1]
	      Position		      [885, 742, 945, 798]
	      ZOrder		      -31
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/To Register"
	      SourceType	      "Xilinx Shared Memory Based To Register Block"
	      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
	      shared_memory_name      "'pixel_val_green'"
	      init		      "0"
	      ownership		      "Owned and initialized elsewhere"
	      explicit_data_type      on
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "toreg"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output"
	      "',1,'dout');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"pixel_val_green_dout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "To Register5"
	      SID		      "838:366"
	      Ports		      [2, 1]
	      Position		      [885, 847, 945, 903]
	      ZOrder		      -32
	      AttributesFormatString  "<< %<shared_memory_name> >>"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/To Register"
	      SourceType	      "Xilinx Shared Memory Based To Register Block"
	      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
	      shared_memory_name      "'pixel_val_blue'"
	      init		      "0"
	      ownership		      "Owned and initialized elsewhere"
	      explicit_data_type      on
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "toreg"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output"
	      "',1,'dout');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"pixel_val_blue_dout"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "plb_decode"
	      SID		      "838:360"
	      Ports		      [7, 9]
	      Position		      [345, 249, 515, 661]
	      ZOrder		      -33
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/MCode"
	      SourceType	      "Xilinx MCode Block Block"
	      infoedit		      "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input po"
	      "rts of the block are input arguments of the function. The output ports of the block are output arguments of the"
	      " function."
	      mfname		      "xlmax"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      enable_stdout	      off
	      enable_debug	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      mfilecontent	      "function [wrDBusReg, addrAck, rdComp, wrDAck, bankAddr, RNWReg, rdDAck, rdDBus, linearAddr]"
	      " = plb_bus_decode(plbRst, plbABus, plbPAValid, plbRNW, plbWrDBus, rdData, addrPref)\n\n% constant variables (TO"
	      "DO: should pass from outside)\nADDRPREF_LEN = 20;\nBANKADDR_LEN = 2;\nLINEARADDR_LEN = 8;\nABUS_LEN = 32;\nDBUS"
	      "_LEN = 32;\n\n% declare and initialize persistent variables\n% register input bus signals\npersistent plbRstReg"
	      "_, plbRstReg_ = xl_state(0, {xlBoolean});\npersistent plbABusReg_, plbABusReg_ = xl_state(0, {xlUnsigned, ABUS_"
	      "LEN, 0});\npersistent plbPAValidReg_, plbPAValidReg_ = xl_state(0, {xlBoolean});\npersistent plbRNWReg_, plbRNW"
	      "Reg_ = xl_state(0, {xlUnsigned, 1, 0});\npersistent plbWrDBusReg_, plbWrDBusReg_ = xl_state(0, {xlUnsigned, DBU"
	      "S_LEN, 0});\n\n% ===== rest of the outputs =====\n\nbankAddr   = xl_slice(plbABusReg_, 2+BANKADDR_LEN+LINEARADD"
	      "R_LEN-1, 2+LINEARADDR_LEN);\nlinearAddr = xl_slice(plbABusReg_, 2+LINEARADDR_LEN-1, 2);\nRNWReg = plbRNWReg_;\n"
	      "wrDBusReg = plbWrDBusReg_;\n\n% ===== p_select =====\n\n% register PAValid\npersistent aValidReg, aValidReg = x"
	      "l_state(0, {xlBoolean});\naValidReg = plbPAValidReg_;\n\n% extract and register the address prefix\naddrPref_in"
	      " = xl_slice(plbABusReg_, xl_nbits(plbABusReg_)-1, xl_nbits(plbABusReg_)-ADDRPREF_LEN);\nif addrPref_in == addrP"
	      "ref\n    ps1 = true;\nelse \n    ps1 = false;\nend \n\npersistent ps1Reg, ps1Reg = xl_state(0, ps1);\nps1Reg = "
	      "ps1;\n\nps = xl_and(ps1Reg, aValidReg);\n\n% ===== addrAck =====\n\n% register ps\npersistent psReg, psReg = xl"
	      "_state(0, ps);\n\naddrAck = xfix({xlUnsigned, 1, 0}, xl_and(xl_not(plbRstReg_), ps, xl_not(psReg)));\n\npsReg ="
	      " ps;\n\n% ===== rdComp, rd/wr DAck =====\n \nrdComp1 = xfix({xlUnsigned, 1, 0}, xl_and(addrAck, RNWReg));\n\nNU"
	      "M_rdCompDelay = 3;\npersistent rdCompDelay, rdCompDelay = xl_state(zeros(1, NUM_rdCompDelay), rdComp1, NUM_rdCo"
	      "mpDelay);\nrdComp2 = rdCompDelay.back;\nrdCompDelay.push_front_pop_back(rdComp1);\n\npersistent rdCompReg, rdCo"
	      "mpReg = xl_state(0, rdComp1);\nrdComp = rdCompReg;\nrdCompReg = rdComp2;\n\npersistent rdDAckReg, rdDAckReg = x"
	      "l_state(0, rdComp1);\nrdDAck = rdDAckReg;\nrdDAckReg = rdComp;\n\npersistent wrDAckReg, wrDAckReg = xl_state(0,"
	      " addrAck);\nwrDAck = wrDAckReg;\nwrDAckReg = xl_and(addrAck, xl_not(RNWReg));\n\n% ===== rdDBus =====\n\nrdSel "
	      "= xl_or(rdComp2, rdComp);\n\nif rdSel == 1\n    rdDBus1 = rdData;\nelse\n    rdDBus1 = 0;\nend % if\n\npersiste"
	      "nt rdDBusReg, rdDBusReg = xl_state(0, rdDBus1);\nrdDBus = rdDBusReg;\nrdDBusReg = rdDBus1;\n\n% rdDBus = xl_con"
	      "cat(rdDBus32, rdDBus32);\n% rdDBus = rdDBus32;\n\n% ===== update the persistent variables =====\n\nplbRstReg_ ="
	      " plbRst;\nplbABusReg_ = plbABus;\nplbPAValidReg_ = plbPAValid;\nplbRNWReg_ = plbRNW;\nplbWrDBusReg_ = xl_slice("
	      "plbWrDBus, DBUS_LEN-1, 0);\n"
	      suppress_output	      "on"
	      defparams		      "{}"
	      hide_port_list	      "{}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mcode"
	      sg_icon_stat	      "170,412,7,9,white,blue,0,43a237d5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 170 170 0 0 ],[0 0 412 412 0 ],[0."
	      "77 0.82 0.91 ]);\nplot([0 170 170 0 0 ],[0 0 412 412 0 ]);\npatch([31.6 66.28 90.28 114.28 138.28 90.28 55.6 31"
	      ".6 ],[232.64 232.64 256.64 232.64 256.64 256.64 256.64 232.64 ],[1 1 1 ]);\npatch([55.6 90.28 66.28 31.6 55.6 ]"
	      ",[208.64 208.64 232.64 232.64 208.64 ],[0.931 0.946 0.973 ]);\npatch([31.6 66.28 90.28 55.6 31.6 ],[184.64 184."
	      "64 208.64 208.64 184.64 ],[1 1 1 ]);\npatch([55.6 138.28 114.28 90.28 66.28 31.6 55.6 ],[160.64 160.64 184.64 1"
	      "60.64 184.64 184.64 160.64 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
	      "MENT: begin icon text');\ncolor('black');port_label('input',1,'plbRst');\ncolor('black');port_label('input',2,'"
	      "plbABus');\ncolor('black');port_label('input',3,'plbPAValid');\ncolor('black');port_label('input',4,'plbRNW');\n"
	      "color('black');port_label('input',5,'plbWrDBus');\ncolor('black');port_label('input',6,'rdData');\ncolor('black"
	      "');port_label('input',7,'addrPref');\ncolor('black');port_label('output',1,'wrDBusReg');\ncolor('black');port_l"
	      "abel('output',2,'addrAck');\ncolor('black');port_label('output',3,'rdComp');\ncolor('black');port_label('output"
	      "',4,'wrDAck');\ncolor('black');port_label('output',5,'bankAddr');\ncolor('black');port_label('output',6,'RNWReg"
	      "');\ncolor('black');port_label('output',7,'rdDAck');\ncolor('black');port_label('output',8,'rdDBus');\ncolor('b"
	      "lack');port_label('output',9,'linearAddr');\ncolor('black');disp('\\bf{xlmax}','texmode','on');\nfprintf('','CO"
	      "MMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"wrDBusReg"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"Sl_addrAck"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"Sl_rdComp"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"Sl_wrDAck"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"bankAddr"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		6
		Name			"RNWReg"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"Sl_rdDAck"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		8
		Name			"Sl_rdDBus"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		9
		Name			"linearAddr"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "plb_memmap"
	      SID		      "838:367"
	      Ports		      [11, 13]
	      Position		      [615, 445, 785, 695]
	      ZOrder		      -34
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/MCode"
	      SourceType	      "Xilinx MCode Block Block"
	      infoedit		      "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input po"
	      "rts of the block are input arguments of the function. The output ports of the block are output arguments of the"
	      " function."
	      mfname		      "xlmax"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      enable_stdout	      off
	      enable_debug	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      mfilecontent	      "function [read_bank_out, sm_pixel_idx_red_din, sm_pixel_idx_red_en, sm_pixel_idx_green_din,"
	      " sm_pixel_idx_green_en, sm_pixel_idx_blue_din, sm_pixel_idx_blue_en, sm_pixel_val_red_din, sm_pixel_val_red_en,"
	      " sm_pixel_val_green_din, sm_pixel_val_green_en, sm_pixel_val_blue_din, sm_pixel_val_blue_en] = plb_memmap(wrDBu"
	      "s, bankAddr, linearAddr, RNWReg, addrAck, sm_pixel_idx_red, sm_pixel_idx_green, sm_pixel_idx_blue, sm_pixel_val"
	      "_red, sm_pixel_val_green, sm_pixel_val_blue)\n\n\n% connvert the input data to UFix_32_0 (the bus data type)\n%"
	      " 'From Register' blocks\n% 'To Register' blocks\n\n% sm_pixel_idx_red_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_"
	      "pixel_idx_red_dout = xl_force(sm_pixel_idx_red, xlUnsigned, 0);\n\n% sm_pixel_idx_green_dout = xfix({xlUnsigned"
	      ", 32, 0}, 0);\nsm_pixel_idx_green_dout = xl_force(sm_pixel_idx_green, xlUnsigned, 0);\n\n% sm_pixel_idx_blue_do"
	      "ut = xfix({xlUnsigned, 32, 0}, 0);\nsm_pixel_idx_blue_dout = xl_force(sm_pixel_idx_blue, xlUnsigned, 0);\n\n% s"
	      "m_pixel_val_red_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_pixel_val_red_dout = xl_force(sm_pixel_val_red, xlUnsi"
	      "gned, 0);\n\n% sm_pixel_val_green_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_pixel_val_green_dout = xl_force(sm_p"
	      "ixel_val_green, xlUnsigned, 0);\n\n% sm_pixel_val_blue_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_pixel_val_blue_"
	      "dout = xl_force(sm_pixel_val_blue, xlUnsigned, 0);\n\n\n% 'From FIFO' blocks\n% 'To FIFO' blocks\n% 'Shared Mem"
	      "ory' blocks\n\n% 'dout' ports of 'From Register' blocks\n\n% registered register mux output\npersistent reg_ban"
	      "k_out_reg; reg_bank_out_reg = xl_state(0, {xlUnsigned, 32, 0});\nreg_bank_out = reg_bank_out_reg;\n\nif linearA"
	      "ddr == 0\n    reg_bank_out_reg = sm_pixel_idx_red_dout;\nelseif linearAddr == 1\n    reg_bank_out_reg = sm_pixe"
	      "l_idx_green_dout;\nelseif linearAddr == 2\n    reg_bank_out_reg = sm_pixel_idx_blue_dout;\nelseif linearAddr =="
	      " 3\n    reg_bank_out_reg = sm_pixel_val_red_dout;\nelseif linearAddr == 4\n    reg_bank_out_reg = sm_pixel_val_"
	      "green_dout;\nelseif linearAddr == 5\n    reg_bank_out_reg = sm_pixel_val_blue_dout;\n\nend\n\n\n% 'From FIFO' a"
	      "nd 'To FIFO' blocks\n\n\n\n\n\nopCode = xl_concat(addrAck, RNWReg, bankAddr, linearAddr);\n\n% 'Shared Memory' "
	      "blocks\n\n\n\n\n\n% 'din' ports of 'Shared Memory' blocks\n\n\n% 'we' ports of 'Shared Memory' blocks\n\n\n% 'a"
	      "ddr' ports of 'Shared Memory' blocks\n\n\n% 're' ports of 'From FIFO' blocks\n\n\n% 'en' ports of 'To Register'"
	      " blocks\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_"
	      "nbits(linearAddr), 0}, 0))\n    sm_pixel_idx_red_en = true;\nelse\n    sm_pixel_idx_red_en = false;\nend\nif op"
	      "Code == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAd"
	      "dr), 0}, 1))\n    sm_pixel_idx_green_en = true;\nelse\n    sm_pixel_idx_green_en = false;\nend\nif opCode == xl"
	      "_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 2"
	      "))\n    sm_pixel_idx_blue_en = true;\nelse\n    sm_pixel_idx_blue_en = false;\nend\nif opCode == xl_concat(xfix"
	      "({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 3))\n    sm_p"
	      "ixel_val_red_en = true;\nelse\n    sm_pixel_val_red_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, "
	      "4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 4))\n    sm_pixel_val_green"
	      "_en = true;\nelse\n    sm_pixel_val_green_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10)"
	      ", ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 5))\n    sm_pixel_val_blue_en = true;"
	      "\nelse\n    sm_pixel_val_blue_en = false;\nend\n\n\n% 'din' ports of 'To FIFO' blocks\n\n\n% 'we' ports of 'To "
	      "FIFO' blocks\n\n\n% 'din' ports of 'To Register' blocks\nsm_pixel_idx_red_din = xl_force(xl_slice(wrDBus, 32 - "
	      "1, 0), ...\n                                 xlUnsigned, ...\n                                 0);\nsm_pixel_id"
	      "x_green_din = xl_force(xl_slice(wrDBus, 32 - 1, 0), ...\n                                 xlUnsigned, ...\n    "
	      "                             0);\nsm_pixel_idx_blue_din = xl_force(xl_slice(wrDBus, 32 - 1, 0), ...\n          "
	      "                       xlUnsigned, ...\n                                 0);\nsm_pixel_val_red_din = xl_force(x"
	      "l_slice(wrDBus, 8 - 1, 0), ...\n                                 xlUnsigned, ...\n                             "
	      "    0);\nsm_pixel_val_green_din = xl_force(xl_slice(wrDBus, 8 - 1, 0), ...\n                                 xl"
	      "Unsigned, ...\n                                 0);\nsm_pixel_val_blue_din = xl_force(xl_slice(wrDBus, 8 - 1, 0"
	      "), ...\n                                 xlUnsigned, ...\n                                 0);\n\n\npersistent "
	      "read_bank_out_reg; read_bank_out_reg = xl_state(0, {xlUnsigned, 32, 0});\nread_bank_out = read_bank_out_reg;\n\n"
	      "persistent bankAddr_reg; bankAddr_reg = xl_state(0, bankAddr);\n\nif bankAddr_reg == 0\n    % Bank 0: Shared Me"
	      "mories\n    read_bank_out_reg = 0;\nelseif bankAddr_reg == 1\n    % Bank 1: From/To FIFOs\n    read_bank_out_re"
	      "g =  0;\nelseif bankAddr_reg == 2\n    % Bank 2: From/To Registers\n    read_bank_out_reg = reg_bank_out;\nelse"
	      "if bankAddr_reg == 3\n    % Bank 3: Configuration Registers\n    read_bank_out_reg = 0;\nend\n\nbankAddr_reg = "
	      "bankAddr;\n"
	      suppress_output	      "on"
	      defparams		      "{}"
	      hide_port_list	      "{}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mcode"
	      sg_icon_stat	      "170,250,11,13,white,blue,0,fb0848e6,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 170 170 0 0 ],[0 0 250 250 0 ],[0."
	      "77 0.82 0.91 ]);\nplot([0 170 170 0 0 ],[0 0 250 250 0 ]);\npatch([31.6 66.28 90.28 114.28 138.28 90.28 55.6 31"
	      ".6 ],[151.64 151.64 175.64 151.64 175.64 175.64 175.64 151.64 ],[1 1 1 ]);\npatch([55.6 90.28 66.28 31.6 55.6 ]"
	      ",[127.64 127.64 151.64 151.64 127.64 ],[0.931 0.946 0.973 ]);\npatch([31.6 66.28 90.28 55.6 31.6 ],[103.64 103."
	      "64 127.64 127.64 103.64 ],[1 1 1 ]);\npatch([55.6 138.28 114.28 90.28 66.28 31.6 55.6 ],[79.64 79.64 103.64 79."
	      "64 103.64 103.64 79.64 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	      ": begin icon text');\ncolor('black');port_label('input',1,'wrDBus');\ncolor('black');port_label('input',2,'bank"
	      "Addr');\ncolor('black');port_label('input',3,'linearAddr');\ncolor('black');port_label('input',4,'RNWReg');\nco"
	      "lor('black');port_label('input',5,'addrAck');\ncolor('black');port_label('input',6,'sm_pixel_idx_red');\ncolor("
	      "'black');port_label('input',7,'sm_pixel_idx_green');\ncolor('black');port_label('input',8,'sm_pixel_idx_blue');"
	      "\ncolor('black');port_label('input',9,'sm_pixel_val_red');\ncolor('black');port_label('input',10,'sm_pixel_val_"
	      "green');\ncolor('black');port_label('input',11,'sm_pixel_val_blue');\ncolor('black');port_label('output',1,'rea"
	      "d_bank_out');\ncolor('black');port_label('output',2,'sm_pixel_idx_red_din');\ncolor('black');port_label('output"
	      "',3,'sm_pixel_idx_red_en');\ncolor('black');port_label('output',4,'sm_pixel_idx_green_din');\ncolor('black');po"
	      "rt_label('output',5,'sm_pixel_idx_green_en');\ncolor('black');port_label('output',6,'sm_pixel_idx_blue_din');\n"
	      "color('black');port_label('output',7,'sm_pixel_idx_blue_en');\ncolor('black');port_label('output',8,'sm_pixel_v"
	      "al_red_din');\ncolor('black');port_label('output',9,'sm_pixel_val_red_en');\ncolor('black');port_label('output'"
	      ",10,'sm_pixel_val_green_din');\ncolor('black');port_label('output',11,'sm_pixel_val_green_en');\ncolor('black')"
	      ";port_label('output',12,'sm_pixel_val_blue_din');\ncolor('black');port_label('output',13,'sm_pixel_val_blue_en'"
	      ");\ncolor('black');disp('\\bf{xlmax}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"rdData"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pixel_idx_red_din"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pixel_idx_red_en"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"pixel_idx_green_din"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pixel_idx_green_en"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		6
		Name			"pixel_idx_blue_din"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"pixel_idx_blue_en"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		8
		Name			"pixel_val_red_din"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		9
		Name			"pixel_val_red_en"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		10
		Name			"pixel_val_green_din"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		11
		Name			"pixel_val_green_en"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		12
		Name			"pixel_val_blue_din"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		13
		Name			"pixel_val_blue_en"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sg_plb_addrpref"
	      SID		      "838:359"
	      Ports		      [1, 1]
	      Position		      [175, 620, 245, 640]
	      ZOrder		      -35
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level inp"
	      "ut ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "20"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "xlGetNormalizedPeriod()"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      sginterface	      "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'sg_plb_addrpref'}},'iopad'=>{'constra"
	      "int'=>'#'}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "70,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 70 70 0 0 ],[0 0 20 20 0 ]);\npatch([30.55 33.44 35.44 37.44 39.44 35.44 32.55 30.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([32.55 35.44 33.44 30.55 32.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([30.55 33.44 35.44 32.55 30.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([32.55 39.44 37.44 35.44 33.44 30.55 32.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"addrPref"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Line {
	      Name		      "Sl_addrAck"
	      ZOrder		      1
	      SrcBlock		      "plb_decode"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Labels			[1, 0]
		DstBlock		"plb_memmap"
		DstPort			5
	      }
	      Branch {
		ZOrder			3
		Labels			[0, 0]
		DstBlock		"Sl_addrAck"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "Sl_wrDAck"
	      ZOrder		      4
	      SrcBlock		      "plb_decode"
	      SrcPort		      4
	      Points		      [0, 0]
	      Branch {
		ZOrder			5
		Labels			[1, 0]
		DstBlock		"Sl_wrDAck"
		DstPort			1
	      }
	      Branch {
		ZOrder			6
		Labels			[0, 0]
		DstBlock		"Sl_wrComp"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "pixel_val_blue_en"
	      ZOrder		      7
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      13
	      DstBlock		      "To Register5"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pixel_val_blue_din"
	      ZOrder		      8
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      12
	      DstBlock		      "To Register5"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pixel_val_green_en"
	      ZOrder		      9
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      11
	      DstBlock		      "To Register4"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pixel_val_green_din"
	      ZOrder		      10
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      10
	      DstBlock		      "To Register4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pixel_val_red_en"
	      ZOrder		      11
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      9
	      DstBlock		      "To Register3"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pixel_val_red_din"
	      ZOrder		      12
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      8
	      DstBlock		      "To Register3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pixel_idx_blue_en"
	      ZOrder		      13
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      7
	      DstBlock		      "To Register2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pixel_idx_blue_din"
	      ZOrder		      14
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      6
	      DstBlock		      "To Register2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pixel_idx_green_en"
	      ZOrder		      15
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      5
	      DstBlock		      "To Register1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pixel_idx_green_din"
	      ZOrder		      16
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      4
	      DstBlock		      "To Register1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pixel_idx_red_en"
	      ZOrder		      17
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      3
	      DstBlock		      "To Register"
	      DstPort		      2
	    }
	    Line {
	      Name		      "pixel_idx_red_din"
	      ZOrder		      18
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      2
	      DstBlock		      "To Register"
	      DstPort		      1
	    }
	    Line {
	      Name		      "rdData"
	      ZOrder		      19
	      Labels		      [0, 0]
	      SrcBlock		      "plb_memmap"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      6
	    }
	    Line {
	      Name		      "pixel_val_blue_dout"
	      ZOrder		      20
	      Labels		      [0, 0]
	      SrcBlock		      "To Register5"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      11
	    }
	    Line {
	      Name		      "pixel_val_green_dout"
	      ZOrder		      21
	      Labels		      [0, 0]
	      SrcBlock		      "To Register4"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      10
	    }
	    Line {
	      Name		      "pixel_val_red_dout"
	      ZOrder		      22
	      Labels		      [0, 0]
	      SrcBlock		      "To Register3"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      9
	    }
	    Line {
	      Name		      "pixel_idx_blue_dout"
	      ZOrder		      23
	      Labels		      [0, 0]
	      SrcBlock		      "To Register2"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      8
	    }
	    Line {
	      Name		      "pixel_idx_green_dout"
	      ZOrder		      24
	      Labels		      [0, 0]
	      SrcBlock		      "To Register1"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      7
	    }
	    Line {
	      Name		      "pixel_idx_red_dout"
	      ZOrder		      25
	      Labels		      [0, 0]
	      SrcBlock		      "To Register"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      6
	    }
	    Line {
	      Name		      "RNWReg"
	      ZOrder		      26
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      6
	      DstBlock		      "plb_memmap"
	      DstPort		      4
	    }
	    Line {
	      Name		      "linearAddr"
	      ZOrder		      27
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      9
	      DstBlock		      "plb_memmap"
	      DstPort		      3
	    }
	    Line {
	      Name		      "bankAddr"
	      ZOrder		      28
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      5
	      DstBlock		      "plb_memmap"
	      DstPort		      2
	    }
	    Line {
	      Name		      "wrDBusReg"
	      ZOrder		      29
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      1
	      DstBlock		      "plb_memmap"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Sl_rdDBus"
	      ZOrder		      30
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      8
	      DstBlock		      "Sl_rdDBus"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Sl_rdDAck"
	      ZOrder		      31
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      7
	      DstBlock		      "Sl_rdDAck"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Sl_rdComp"
	      ZOrder		      32
	      Labels		      [0, 0]
	      SrcBlock		      "plb_decode"
	      SrcPort		      3
	      DstBlock		      "Sl_rdComp"
	      DstPort		      1
	    }
	    Line {
	      Name		      "addrPref"
	      ZOrder		      33
	      Labels		      [0, 0]
	      SrcBlock		      "sg_plb_addrpref"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      7
	    }
	    Line {
	      Name		      "PLB_wrDBus"
	      ZOrder		      34
	      Labels		      [0, 0]
	      SrcBlock		      "PLB_wrDBus"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      5
	    }
	    Line {
	      Name		      "PLB_RNW"
	      ZOrder		      35
	      Labels		      [0, 0]
	      SrcBlock		      "PLB_RNW"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      4
	    }
	    Line {
	      Name		      "PLB_PAValid"
	      ZOrder		      36
	      Labels		      [0, 0]
	      SrcBlock		      "PLB_PAValid"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      3
	    }
	    Line {
	      Name		      "PLB_ABus"
	      ZOrder		      37
	      Labels		      [0, 0]
	      SrcBlock		      "PLB_ABus"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      2
	    }
	    Line {
	      Name		      "SPLB_Rst"
	      ZOrder		      38
	      Labels		      [0, 0]
	      SrcBlock		      "SPLB_Rst"
	      SrcPort		      1
	      DstBlock		      "plb_decode"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      39
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "sg_plb_addrpref"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Sl_wait"
	      ZOrder		      40
	      Labels		      [0, 0]
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Sl_wait"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      41
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "PLB_wrDBus"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      42
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "PLB_RNW"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      43
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "PLB_PAValid"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      44
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "PLB_ABus"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      45
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "SPLB_Rst"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      46
	      SrcBlock		      "Sl_wrComp"
	      SrcPort		      1
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      47
	      SrcBlock		      "Sl_wrDAck"
	      SrcPort		      1
	      DstBlock		      "Terminator5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      48
	      SrcBlock		      "Sl_wait"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      49
	      SrcBlock		      "Sl_rdDBus"
	      SrcPort		      1
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      50
	      SrcBlock		      "Sl_rdDAck"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      51
	      SrcBlock		      "Sl_rdComp"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      52
	      SrcBlock		      "Sl_addrAck"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Falling_Edge"
	  SID			  "834"
	  Ports			  [2, 1]
	  Position		  [380, 424, 440, 506]
	  ZOrder		  -39
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "~a & b"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "2081,101,348,244"
	  block_type		  "expr"
	  sg_icon_stat		  "60,82,2,1,white,blue,0,7ed3a1c6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 82 82 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 82 82 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[49.88 49.88 57.8"
	  "8 49.88 57.88 57.88 57.88 49.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[41.88 41.88 49.88 49.88 41.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[33.88 33.88 41.88 41.88 33.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[25.88 25.88 33.88 25.88 33.88 33.88 25.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf~a & b','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Falling_Edge1"
	  SID			  "836"
	  Ports			  [2, 1]
	  Position		  [380, 529, 440, 611]
	  ZOrder		  -40
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "~a & b"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "820,536,348,244"
	  block_type		  "expr"
	  sg_icon_stat		  "60,82,2,1,white,blue,0,7ed3a1c6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 82 82 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 82 82 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[49.88 49.88 57.8"
	  "8 49.88 57.88 57.88 57.88 49.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[41.88 41.88 49.88 49.88 41.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[33.88 33.88 41.88 41.88 33.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[25.88 25.88 33.88 25.88 33.88 33.88 25.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf~a & b','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "846"
	  Ports			  [3, 1]
	  Position		  [785, 791, 825, 869]
	  ZOrder		  -41
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,78,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.1429 66.8571 78 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.1429 66.8571 78 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[44.55 44.55 49.55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[39.55 39"
	  ".55 44.55 44.55 39.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[34.55 34.55 39.55 39.55 34.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "849"
	  Ports			  [3, 1]
	  Position		  [785, 941, 825, 1019]
	  ZOrder		  -42
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,78,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.1429 66.8571 78 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.1429 66.8571 78 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[44.55 44.55 49.55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[39.55 39"
	  ".55 44.55 44.55 39.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[34.55 34.55 39.55 39.55 34.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  "851"
	  Ports			  [3, 1]
	  Position		  [785, 1091, 825, 1169]
	  ZOrder		  -43
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,78,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.1429 66.8571 78 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.1429 66.8571 78 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[44.55 44.55 49.55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[39.55 39"
	  ".55 44.55 44.55 39.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[34.55 34.55 39.55 39.55 34.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Row Counter"
	  SID			  "719"
	  Ports			  [2, 1]
	  Position		  [720, 450, 780, 510]
	  ZOrder		  -44
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Count Limited"
	  cnt_to		  "ImgY-1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "ceil(log2(ImgY))"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "841,56,348,660"
	  block_type		  "counter"
	  sg_icon_stat		  "60,60,2,1,white,blue,0,131a2a7a,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.8"
	  "8 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rs"
	  "t');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\lceil++\\rceil}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "aaa1"
	  SID			  "843"
	  Position		  [1090, 587, 1155, 613]
	  ZOrder		  -45
	  ShowName		  off
	  GotoTag		  "lin_addr"
	}
	Block {
	  BlockType		  From
	  Name			  "aaa2"
	  SID			  "845"
	  Position		  [515, 782, 580, 808]
	  ZOrder		  -46
	  ShowName		  off
	  GotoTag		  "lin_addr"
	}
	Block {
	  BlockType		  From
	  Name			  "aaa3"
	  SID			  "726"
	  Position		  [1090, 497, 1155, 523]
	  ZOrder		  -47
	  ShowName		  off
	  GotoTag		  "col_idx"
	}
	Block {
	  BlockType		  From
	  Name			  "aaa4"
	  SID			  "727"
	  Position		  [1090, 542, 1155, 568]
	  ZOrder		  -48
	  ShowName		  off
	  GotoTag		  "row_idx"
	}
	Block {
	  BlockType		  Reference
	  Name			  "active_video_i"
	  SID			  "805"
	  Ports			  [1, 1]
	  Position		  [145, 364, 200, 386]
	  ZOrder		  -49
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,432,418"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "active_video_o"
	  SID			  "815"
	  Ports			  [1, 1]
	  Position		  [995, 364, 1050, 386]
	  ZOrder		  -50
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,372"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dummy_out1"
	  SID			  "721"
	  Ports			  [1, 1]
	  Position		  [1180, 544, 1235, 566]
	  ZOrder		  -51
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,372"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.964 0.964 0.964 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.964 0.964 0.964"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dummy_out2"
	  SID			  "722"
	  Ports			  [1, 1]
	  Position		  [1180, 499, 1235, 521]
	  ZOrder		  -52
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,372"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.964 0.964 0.964 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.964 0.964 0.964"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "dummy_out3"
	  SID			  "731"
	  Ports			  [1, 1]
	  Position		  [1180, 589, 1235, 611]
	  ZOrder		  -53
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,372"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.964 0.964 0.964 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.964 0.964 0.964"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hblank_i"
	  SID			  "806"
	  Ports			  [1, 1]
	  Position		  [145, 304, 200, 326]
	  ZOrder		  -54
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,432,418"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hblank"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hblank_o"
	  SID			  "816"
	  Ports			  [1, 1]
	  Position		  [995, 304, 1050, 326]
	  ZOrder		  -55
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,352"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hsync_i"
	  SID			  "807"
	  Ports			  [1, 1]
	  Position		  [145, 244, 200, 266]
	  ZOrder		  -56
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,432,418"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "hsync"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "hsync_o"
	  SID			  "817"
	  Ports			  [1, 1]
	  Position		  [995, 244, 1050, 266]
	  ZOrder		  -57
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,352"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice15downto8"
	  SID			  "808"
	  Ports			  [1, 1]
	  Position		  [245, 969, 295, 991]
	  ZOrder		  -58
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 22 22 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "green"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice23downto16"
	  SID			  "809"
	  Ports			  [1, 1]
	  Position		  [245, 819, 295, 841]
	  ZOrder		  -59
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 22 22 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "red"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice7downto0"
	  SID			  "810"
	  Ports			  [1, 1]
	  Position		  [245, 1119, 295, 1141]
	  ZOrder		  -60
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 22 22 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "blue"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vblank_i"
	  SID			  "811"
	  Ports			  [1, 1]
	  Position		  [145, 184, 200, 206]
	  ZOrder		  -61
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,432,418"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "vblank"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vblank_o"
	  SID			  "818"
	  Ports			  [1, 1]
	  Position		  [995, 184, 1050, 206]
	  ZOrder		  -62
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,372"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "video_data_i"
	  SID			  "812"
	  Ports			  [1, 1]
	  Position		  [145, 969, 200, 991]
	  ZOrder		  -63
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,432,418"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "video_data_o"
	  SID			  "819"
	  Ports			  [1, 1]
	  Position		  [995, 969, 1050, 991]
	  ZOrder		  -64
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,352"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vsync_i"
	  SID			  "813"
	  Ports			  [1, 1]
	  Position		  [145, 129, 200, 151]
	  ZOrder		  -65
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,432,418"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "vsync"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vsync_o"
	  SID			  "820"
	  Ports			  [1, 1]
	  Position		  [995, 129, 1050, 151]
	  ZOrder		  -66
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,372"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','CO"
	  "MMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "vso"
	  SID			  "92"
	  Position		  [1105, 133, 1135, 147]
	  ZOrder		  -67
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "vbo"
	  SID			  "830"
	  Position		  [1105, 188, 1135, 202]
	  ZOrder		  -68
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hso"
	  SID			  "93"
	  Position		  [1105, 248, 1135, 262]
	  ZOrder		  -69
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hbo"
	  SID			  "831"
	  Position		  [1105, 308, 1135, 322]
	  ZOrder		  -70
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "avo"
	  SID			  "832"
	  Position		  [1105, 368, 1135, 382]
	  ZOrder		  -71
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "vdo"
	  SID			  "101"
	  Position		  [1105, 973, 1135, 987]
	  ZOrder		  -72
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Row Counter"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, 45]
	    DstBlock		    "Const Mult"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    3
	    Points		    [0, -35]
	    DstBlock		    " 2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Falling_Edge"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "dummy_out2"
	  SrcPort		  1
	  DstBlock		  "Debug Scope\nPixel Index"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "dummy_out1"
	  SrcPort		  1
	  DstBlock		  "Debug Scope\nPixel Index"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Const Mult"
	  SrcPort		  1
	  DstBlock		  "Adder"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "video_data_i"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    ZOrder		    9
	    DstBlock		    "slice15downto8"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [0, -150]
	    DstBlock		    "slice23downto16"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    11
	    Points		    [0, 150]
	    DstBlock		    "slice7downto0"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "vsi"
	  SrcPort		  1
	  DstBlock		  "vsync_i"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "vbi"
	  SrcPort		  1
	  DstBlock		  "vblank_i"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "hsi"
	  SrcPort		  1
	  DstBlock		  "hsync_i"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "hbi"
	  SrcPort		  1
	  DstBlock		  "hblank_i"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "avi"
	  SrcPort		  1
	  DstBlock		  "active_video_i"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "vdi"
	  SrcPort		  1
	  DstBlock		  "video_data_i"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "vsync_o"
	  SrcPort		  1
	  DstBlock		  "vso"
	  DstPort		  1
	}
	Line {
	  Name			  "vsync"
	  ZOrder		  19
	  Labels		  [0, 0]
	  SrcBlock		  "vsync_i"
	  SrcPort		  1
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "vblank_o"
	  SrcPort		  1
	  DstBlock		  "vbo"
	  DstPort		  1
	}
	Line {
	  Name			  "vblank"
	  ZOrder		  21
	  Labels		  [0, 0]
	  SrcBlock		  "vblank_i"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    ZOrder		    22
	    Points		    [0, 250]
	    Branch {
	      ZOrder		      23
	      DstBlock		      "Falling_Edge"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      24
	      Points		      [0, 40]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    25
	    DstBlock		    "Delay8"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "hsync"
	  ZOrder		  26
	  Labels		  [0, 0]
	  SrcBlock		  "hsync_i"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "hsync_o"
	  SrcPort		  1
	  DstBlock		  "hso"
	  DstPort		  1
	}
	Line {
	  Name			  "hblank"
	  ZOrder		  28
	  Labels		  [0, 0]
	  SrcBlock		  "hblank_i"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    ZOrder		    29
	    DstBlock		    "Delay6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    30
	    Points		    [0, 340]
	    DstBlock		    "Convert2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "hblank_o"
	  SrcPort		  1
	  DstBlock		  "hbo"
	  DstPort		  1
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "active_video_i"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    ZOrder		    33
	    Points		    [0, 175]
	    Branch {
	      ZOrder		      34
	      Points		      [0, 40]
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      35
	      DstBlock		      "Falling_Edge1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    36
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "active_video_o"
	  SrcPort		  1
	  DstBlock		  "avo"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "video_data_o"
	  SrcPort		  1
	  DstBlock		  "vdo"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Falling_Edge"
	  DstPort		  2
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Falling_Edge1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "Falling_Edge1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Row Counter"
	  DstPort		  1
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [104, 0; 0, -75]
	  DstBlock		  "Row Counter"
	  DstPort		  2
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "Column\nCounter"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    45
	    Points		    [0, -75]
	    DstBlock		    "Adder"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    46
	    DstBlock		    " 3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  47
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "video_data_o"
	  DstPort		  1
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "Adder"
	  SrcPort		  1
	  DstBlock		  " 1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  49
	  SrcBlock		  "dummy_out3"
	  SrcPort		  1
	  DstBlock		  "Debug Scope\nPixel Index"
	  DstPort		  3
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "aaa4"
	  SrcPort		  1
	  DstBlock		  "dummy_out1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "aaa3"
	  SrcPort		  1
	  DstBlock		  "dummy_out2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "aaa1"
	  SrcPort		  1
	  DstBlock		  "dummy_out3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  53
	  SrcBlock		  "aaa2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    ZOrder		    54
	    DstBlock		    "Compare"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    55
	    Points		    [0, 155]
	    Branch {
	      ZOrder		      56
	      DstBlock		      "Compare1"
	      DstPort		      2
	    }
	    Branch {
	      ZOrder		      57
	      Points		      [0, 145]
	      DstBlock		      "Compare2"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  ZOrder		  58
	  SrcBlock		  "Cfg_Reg_Pxl_Idx_red"
	  SrcPort		  1
	  DstBlock		  "Compare"
	  DstPort		  1
	}
	Line {
	  ZOrder		  59
	  SrcBlock		  "Compare"
	  SrcPort		  1
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  Name			  "red"
	  ZOrder		  60
	  Labels		  [0, 0]
	  SrcBlock		  "slice23downto16"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  61
	  SrcBlock		  "Cfg_Reg_Pxl_Val_red"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  Name			  "green"
	  ZOrder		  62
	  Labels		  [0, 0]
	  SrcBlock		  "slice15downto8"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  63
	  SrcBlock		  "Cfg_Reg_Pxl_Val_green"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  64
	  SrcBlock		  "Cfg_Reg_Pxl_Val_blue"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  Name			  "blue"
	  ZOrder		  65
	  Labels		  [0, 0]
	  SrcBlock		  "slice7downto0"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  66
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [20, 0; 0, 105]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  ZOrder		  67
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  ZOrder		  68
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -105]
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  ZOrder		  69
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  ZOrder		  70
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  71
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  ZOrder		  72
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "active_video_o"
	  DstPort		  1
	}
	Line {
	  ZOrder		  73
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "hblank_o"
	  DstPort		  1
	}
	Line {
	  ZOrder		  74
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "hsync_o"
	  DstPort		  1
	}
	Line {
	  ZOrder		  75
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "vblank_o"
	  DstPort		  1
	}
	Line {
	  ZOrder		  76
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "vsync_o"
	  DstPort		  1
	}
	Line {
	  ZOrder		  77
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Column\nCounter"
	  DstPort		  1
	}
	Line {
	  ZOrder		  78
	  SrcBlock		  "Cfg_Reg_Pxl_Idx_green"
	  SrcPort		  1
	  DstBlock		  "Compare1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  79
	  SrcBlock		  "Compare1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  80
	  SrcBlock		  "Cfg_Reg_Pxl_Idx_blue"
	  SrcPort		  1
	  DstBlock		  "Compare2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  81
	  SrcBlock		  "Compare2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 20]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Annotation {
	  SID			  "892"
	  Name			  "End of vblank region"
	  Position		  [460, 442, 579, 461]
	  AutoSize		  on
	  WordWrap		  off
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "white"
	  BackgroundColor	  "black"
	  DropShadow		  on
	  ZOrder		  -1
	  FontName		  "Times New Roman"
	  FontSize		  14
	}
	Annotation {
	  SID			  "893"
	  Name			  "End of active_video"
	  Position		  [465, 542, 579, 561]
	  AutoSize		  on
	  WordWrap		  off
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "white"
	  BackgroundColor	  "black"
	  DropShadow		  on
	  ZOrder		  -2
	  FontName		  "Times New Roman"
	  FontSize		  14
	}
	Annotation {
	  SID			  "894"
	  Name			  "Within hblank region"
	  Position		  [455, 632, 575, 651]
	  AutoSize		  on
	  WordWrap		  off
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "white"
	  BackgroundColor	  "black"
	  DropShadow		  on
	  ZOrder		  -3
	  FontName		  "Times New Roman"
	  FontSize		  14
	}
	Annotation {
	  SID			  "895"
	  Name			  "Total Latency = 2 pixel:\n    1 pixel for calculating lin_addr\n  +1 pixel for muxing pixel data"
	  Position		  [530, 52, 718, 105]
	  AutoSize		  on
	  WordWrap		  off
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "white"
	  BackgroundColor	  "black"
	  DropShadow		  on
	  ZOrder		  -4
	  FontName		  "Times New Roman"
	  FontSize		  14
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "vblank_i"
      SID		      "802"
      Ports		      [0, 1]
      Position		      [75, 168, 205, 192]
      ZOrder		      -9
      BackgroundColor	      "orange"
      LibraryVersion	      "1.733"
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ContentPreviewEnabled   off
      X			      "vblank_i"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Cyclic repetition"
      ignoreOrWarnInputAndFrameLengths off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "vblank_o"
      SID		      "821"
      Ports		      [1]
      Position		      [620, 164, 680, 196]
      ZOrder		      -10
      BackgroundColor	      "lightBlue"
      VariableName	      "vblank_o"
      MaxDataPoints	      "2*TFL"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "video_data_i"
      SID		      "8"
      Ports		      [0, 1]
      Position		      [75, 427, 205, 453]
      ZOrder		      -11
      BackgroundColor	      "orange"
      LibraryVersion	      "1.733"
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ContentPreviewEnabled   off
      X			      "vd_i"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Cyclic repetition"
      ignoreOrWarnInputAndFrameLengths off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "video_data_o"
      SID		      "707"
      Ports		      [1]
      Position		      [620, 425, 680, 455]
      ZOrder		      -12
      BackgroundColor	      "lightBlue"
      VariableName	      "vd_o"
      MaxDataPoints	      "2*TFL"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "vsync_i"
      SID		      "83"
      Ports		      [0, 1]
      Position		      [75, 103, 205, 127]
      ZOrder		      -13
      BackgroundColor	      "orange"
      LibraryVersion	      "1.733"
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ContentPreviewEnabled   off
      X			      "vsync_i"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Cyclic repetition"
      ignoreOrWarnInputAndFrameLengths off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "vsync_o"
      SID		      "734"
      Ports		      [1]
      Position		      [620, 99, 680, 131]
      ZOrder		      -14
      BackgroundColor	      "lightBlue"
      VariableName	      "vsync_o"
      MaxDataPoints	      "2*TFL"
      SampleTime	      "-1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "vsync_i"
      SrcPort		      1
      DstBlock		      "sg_pixel_blank"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "vblank_i"
      SrcPort		      1
      DstBlock		      "sg_pixel_blank"
      DstPort		      2
    }
    Line {
      ZOrder		      3
      SrcBlock		      "hsync_i"
      SrcPort		      1
      DstBlock		      "sg_pixel_blank"
      DstPort		      3
    }
    Line {
      ZOrder		      4
      SrcBlock		      "hblank_i"
      SrcPort		      1
      DstBlock		      "sg_pixel_blank"
      DstPort		      4
    }
    Line {
      ZOrder		      5
      SrcBlock		      "avtive_video_i"
      SrcPort		      1
      DstBlock		      "sg_pixel_blank"
      DstPort		      5
    }
    Line {
      ZOrder		      6
      SrcBlock		      "video_data_i"
      SrcPort		      1
      DstBlock		      "sg_pixel_blank"
      DstPort		      6
    }
    Line {
      ZOrder		      7
      SrcBlock		      "sg_pixel_blank"
      SrcPort		      1
      Points		      [90, 0]
      Branch {
	ZOrder			8
	DstBlock		"vsync_o"
	DstPort			1
      }
      Branch {
	ZOrder			9
	Points			[0, 390]
	DstBlock		"Sync Scope"
	DstPort			1
      }
    }
    Line {
      ZOrder		      10
      SrcBlock		      "sg_pixel_blank"
      SrcPort		      2
      Points		      [80, 0]
      Branch {
	ZOrder			11
	DstBlock		"vblank_o"
	DstPort			1
      }
      Branch {
	ZOrder			12
	Points			[0, 345]
	DstBlock		"Sync Scope"
	DstPort			2
      }
    }
    Line {
      ZOrder		      13
      SrcBlock		      "sg_pixel_blank"
      SrcPort		      3
      Points		      [70, 0]
      Branch {
	ZOrder			14
	DstBlock		"hsync_o"
	DstPort			1
      }
      Branch {
	ZOrder			15
	Points			[0, 300]
	DstBlock		"Sync Scope"
	DstPort			3
      }
    }
    Line {
      ZOrder		      16
      SrcBlock		      "sg_pixel_blank"
      SrcPort		      4
      Points		      [60, 0]
      Branch {
	ZOrder			17
	DstBlock		"hblank_o"
	DstPort			1
      }
      Branch {
	ZOrder			18
	Points			[0, 255]
	DstBlock		"Sync Scope"
	DstPort			4
      }
    }
    Line {
      ZOrder		      19
      SrcBlock		      "sg_pixel_blank"
      SrcPort		      5
      Points		      [50, 0]
      Branch {
	ZOrder			20
	DstBlock		"active_video_o"
	DstPort			1
      }
      Branch {
	ZOrder			21
	Points			[0, 210]
	DstBlock		"Sync Scope"
	DstPort			5
      }
    }
    Line {
      ZOrder		      22
      SrcBlock		      "sg_pixel_blank"
      SrcPort		      6
      Points		      [40, 0]
      Branch {
	ZOrder			23
	DstBlock		"video_data_o"
	DstPort			1
      }
      Branch {
	ZOrder			24
	Points			[0, 165]
	DstBlock		"Sync Scope"
	DstPort			6
      }
    }
    Annotation {
      SID		      "896"
      Name		      "Stimuli Application"
      Position		      [134, 39, 244, 58]
      AutoSize		      on
      WordWrap		      off
      BackgroundColor	      "orange"
      DropShadow	      on
      ZOrder		      -1
      FontName		      "Times New Roman"
      FontSize		      14
    }
    Annotation {
      SID		      "897"
      Name		      "Response Checking"
      Position		      [654, 39, 766, 58]
      AutoSize		      on
      WordWrap		      off
      BackgroundColor	      "lightBlue"
      DropShadow	      on
      ZOrder		      -2
      FontName		      "Times New Roman"
      FontSize		      14
    }
    Annotation {
      SID		      "898"
      Name		      "Module under Test"
      Position		      [394, 39, 501, 58]
      AutoSize		      on
      WordWrap		      off
      BackgroundColor	      "[0.937255, 0.878431, 0.760784]"
      DropShadow	      on
      ZOrder		      -3
      FontName		      "Times New Roman"
      FontSize		      14
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    J'0   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X    H.@  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    8 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2     8   "
    " (    !          %    \"     $    8     0         0    &    $5X<&]R=\"!A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @  "
    "  !          4    (     0    (    !          X    X    !@    @    $          4    (     0    <    !         !     "
    "'    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
    "     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92"
    "!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
    "QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $   "
    "       4    (     0    <    !         !     '    1&5F875L=  .    :#4   8    (     @         %    \"     $    !    "
    " 0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   \" $   !@    @    \"          4    (     0    $    !   "
    "       4 !  >     0   )($  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T "
    "                                 !S<&5E9                                 !P86-K86=E                              !"
    "S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960  "
    "     !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9  "
    "           !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<"
    "&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%"
    "D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R9"
    "6=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%"
    "L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                          "
    " !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                "
    "       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P      "
    "             !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(            "
    "                   !P<F5S97)V95]H:65R87)C:'D               !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !P<F]J7W1Y<&4  "
    "                         !S>6YT:%]F:6QE                          !I;7!L7V9I;&4                                    "
    ".    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    "
    "X    !@    @    $          4    (     0    @    !         !     (    <W!A<G1A;C8.    0     8    (    !          % "
    "   \"     $    *     0         0    \"@   'AC-G-L>#$U,'0        .    ,     8    (    !          %    \"     $    \""
    "     0         0  ( +3,   X    X    !@    @    $          4    (     0    8    !         !     &    9F=G-C<V   .  "
    "  ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    (   "
    "  0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    @               $         $          .    "
    "0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    0     8    (    !"
    "          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    "
    "\"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #"
    "@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          %    \""
    "     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (               !         !          #@"
    "   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \" "
    "               0         0          X    P    !@    @    $          4    (               !         !          #@  "
    " $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,   "
    "  8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0   "
    " ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @               $         $          .    ,     "
    "8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $"
    "    !         !   0 P    #@   $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2P"
    "M,0      #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    P    !@    @ "
    "   $          4    (     0    0    !         !  !  Q,2XT#@   %@    &    \"     0         !0    @    !    )     $  "
    "       $    \"0    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-\"QR:6=H=\"P     #@   & \"   &    \"     0         !0  "
    "  @    !    + (   $         $    \"P\"  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP("
    "#$@,2 P(%TL6S @,\" Q(#$@72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S N,C,U,CDT(# N,#<X-#,Q-\" P+C,Q,S<R-2 P+C W.#0S,30@"
    ",\"XR,S4R.30@,\"XT.3 Q.38@,\"XU-C@V,C<@,\"XV-#<P-3D@,\"XY,C$U-CD@,\"XW,#4X.#(@,\"XT.3 Q.38@,\"XS,S,S,S,@,\"XU-C@V,"
    "C<@,\"XS,S,S,S,@,\"XT.3 Q.38@,\"XW,#4X.#(@,\"XY,C$U-CD@,\"XV-#<P-3D@,\"XU-C@V,C<@,\"XT.3 Q.38@,\"XR,S4R.30@72Q;,\""
    "XQ(# N,C8@,\"XU(# N-S0@,\"XY(# N.2 P+C@R(# N.2 P+CD@,\"XV.\" P+CD@,\"XW-\" P+C4@,\"XR-B P+C$@,\"XS,B P+C$@,\"XQ(# "
    "N,3@@,\"XQ(# N,2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" Q(#$@,\" P(%TL6S @,\" Q(#$@,\"!=*3L*9G!R:6YT9B@G)RPG0T]-34"
    "5.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0"
    "Z(&5N9\"!I8V]N('1E>'0G*3L*      X    P    !@    @    $          4    (               !         !          #@   #  "
    "   &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"       "
    "         0         0          X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4   "
    " (     0    $    !          D    (               .    ,     8    (    !          %    \"     $    #     0         "
    "0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(     "
    "    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !84U0@1&5F875L=',J    #@   $     & "
    "   \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',J    #@   ) D   &    \"     (      "
    "   !0    @    !     0    $         !0 $ !X    !    1@4  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0 "
    "                      '!A<G0                                  '-P965D                                 '!A8VMA9V4  "
    "                            '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &-L;V-"
    "K7W=R87!P97)?<V=A9'9A;F-E9        &-L;V-K7W=R87!P97(                      &1I<F5C=&]R>0                           "
    "'1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0                "
    "      &1C;5]I;G!U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9"
    "            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@ "
    "                  ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8"
    "V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!"
    "O<P                           &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                      '-G7"
    "VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                "
    "  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P                           '-Y;G1H97-I<U]L86YG=6%G90       "
    "        &-E7V-L<@                               '!R97-E<G9E7VAI97)A<F-H>0               '9E<G-I;VX                "
    "              '!O<W1G96YE<F%T:6]N7V9C;@               '-E='1I;F=S7V9C;@                       '!R96-O;7!I;&5?9F-N "
    "                    '5P9&%T95]F8VX                          'AL961K<V5T=&EN9W-D871A                 &-R96%T95]I;G1"
    "E<F9A8V5?9&]C=6UE;G0      '!R;VI?='EP90                           '-Y;G1H7V9I;&4                          &EM<&Q?9"
    "FEL90                              #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4W"
    "ES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    (     0         0    \"    '-P87)T86"
    "XV#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !X8S9S;'@Q-3!T        #@   #     &  "
    "  \"     0         !0    @    !     @    $         $  \" \"TS   .    .     8    (    !          %    \"     $    &"
    "     0         0    !@   &9G9S8W-@  #@   #     &    \"     0         !0    @               $         $          . "
    "   ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (  "
    "             !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]"
    "C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0        "
    " #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    "
    "\"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #"
    "@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          %    \""
    "                0         0          X    P    !@    @    $          4    (               !         !          #@ "
    "  #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"  "
    "              0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;"
    "W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,     "
    "8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (           "
    "    !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,     8 "
    "   (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0    L  "
    "  !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !     "
    "&    <WES9V5N   .    ,     8    (    !          %    \"     $    $     0         0  0 ,3$N- X   !8    !@    @    $"
    "          4    (     0   \"0    !         !     D    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L<FEG:'0L      X   !@ "
    "@  !@    @    $          4    (     0   \"P\"   !         !     L @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<"
    "F%P:&EC<R<I.PIP871C:\"A;,\" Q(#$@,\"!=+%LP(# @,2 Q(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LP+C(S-3(Y-\" P+C W.#0S,"
    "30@,\"XS,3,W,C4@,\"XP-S@T,S$T(# N,C,U,CDT(# N-#DP,3DV(# N-38X-C(W(# N-C0W,#4Y(# N.3(Q-38Y(# N-S U.#@R(# N-#DP,3DV("
    "# N,S,S,S,S(# N-38X-C(W(# N,S,S,S,S(# N-#DP,3DV(# N-S U.#@R(# N.3(Q-38Y(# N-C0W,#4Y(# N-38X-C(W(# N-#DP,3DV(# N,C,"
    "U,CDT(%TL6S N,2 P+C(V(# N-2 P+C<T(# N.2 P+CD@,\"XX,B P+CD@,\"XY(# N-C@@,\"XY(# N-S0@,\"XU(# N,C8@,\"XQ(# N,S(@,\"X"
    "Q(# N,2 P+C$X(# N,2 P+C$@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @,2 Q(# @,\"!=+%LP(# @,2 Q(# @72D[\"F9P<FEN=&8H)R<L)"
    "T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\""
    "=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@     .    ,     8    (    !          %    \"                0         0      "
    "    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0 "
    "   @               $         $          .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$"
    "3 X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@    "
    "     %    \"     $    !     0         )    \"               #@   #@    &    \"     0         !0    @    !    !@   "
    " $         $     8    Y+C(N,#$   X   !     !@    @    $          4    (     0    P    !         !     ,    >&QE9&M"
    "P;W-T9V5N      X   !     !@    @    $          4    (     0    T    !         !     -    >&QE9&MS971T:6YG<P    X  "
    " !     !@    @    $          4    (     0    \\    !         !     /    >&QE9&MP<F5C;VUP:6QE  X   !     !@    @   "
    " $          4    (     0    T    !         !     -    >&QE9&MU<&1A=&5F;@    X   #X$0  !@    @    \"          4    "
    "(     0    $    !          4 !  8     0   #@!  !E>'!O<G0                       !E>'!O<G1D:7(                   !S9"
    "6QE8W1I;VYT86<               !E>'!O<G1D:7)P871H              !M86IO<@                        !M:6YO<@             "
    "           !H=U]C;VUP871I8FEL:71Y          !M86I?<VQI9&5R                  !M:6YO<E]S;&ED97(               !H=U]C;"
    "VUP871I8FEL:71Y7W-L:61E<@!I<T1E=F5L;W!M96YT              !U<V5#=7-T;VU\"=7-);G1E<F9A8V4   !C=7-T;VU\"=7-);G1E<F9A8"
    "V5686QU90 .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   &@    &    \""
    "     0         !0    @    !    ,P    $         $    #,   !#.EQ?7W=A:E]?7%)47VQA8EQ%1$M<259+7U)E<&]S7$E62U])4$QI8EQ"
    "D=6UM>2YX;7        X    X    !@    @    $          4    (     0    8    !         !     &    97AP;W)T   .    8    "
    " 8    (    !          %    \"     $    I     0         0    *0   $,Z7%]?=V%J7U]<4E1?;&%B7$5$2UQ)5DM?4F5P;W-<259+7T"
    "E03&EB          X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     "
    "8    (    !@         %    \"     $    !     0         )    \"               #@   #     &    \"     0         !0   "
    " @    !     0    $         $  ! &$    .    .     8    (    !@         %    \"     $    !     0         )    \"    "
    "        / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @   \"N1^%Z%*[O/PX    X    !@  "
    "  @    &          4    (     0    $    !          D    (          ! 6$ .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0  "
    "  @           #P/PX    P#0  !@    @    \"          4    (     0    $    !          4 !  %     0    H   !B:0   '!O<"
    "G0         #@   & \"   &    \"     (         !0    @    !     0    $         !0 $  4    !    #P   &-O;#$ 8V]L,@!C;"
    "VPS   .    N     8    (     0         %    \"     $    \"     0         .    0     8    (    !          %    \"   "
    "  $    .     0         0    #@   %A35DE?5DE$14]?3U54   .    0     8    (    !          %    \"     $    -     0   "
    "      0    #0   %A35DE?5DE$14]?24X    .    F     8    (     0         %    \"     $    \"     0         .    ,    "
    " 8    (    !          %    \"     $    $     0         0  0 6%-620X    P    !@    @    $          4    (     0    "
    "0    !         !  ! !84U9)#@   +     &    \"     $         !0    @    !     @    $         #@   $     &    \"     "
    "0         !0    @    !    \"0    $         $     D   !)3DE424%43U(         #@   #@    &    \"     0         !0    "
    "@    !    !@    $         $     8   !405)'150   X   !X\"@  !@    @    \"          4    (     0    $    !          "
    "4 !  %     0    \\   !C;VPQ &-O;#( 8V]L,P  #@   $@#   &    \"     $         !0    @    !    #     $         #@   $"
    "     &    \"     0         !0    @    !    #@    $         $     X   !A8W1I=F5?=FED96]?:0  #@   #@    &    \"     "
    "0         !0    @    !    \"     $         $     @   !V8FQA;FM?:0X    X    !@    @    $          4    (     0    @"
    "    !         !     (    :&)L86YK7VD.    0     8    (    !          %    \"     $    ,     0         0    #    '9I"
    "9&5O7V1A=&%?:0     .    0     8    (    !          %    \"     $    .     0         0    #@   &%C=&EV95]V:61E;U]O "
    "  .    .     8    (    !          %    \"     $    (     0         0    \"    '9B;&%N:U]O#@   #@    &    \"     0 "
    "        !0    @    !    \"     $         $     @   !H8FQA;FM?;PX   !     !@    @    $          4    (     0    P  "
    "  !         !     ,    =FED96]?9&%T85]O      X    X    !@    @    $          4    (     0    <    !         !     "
    "'    =G-Y;F-?:0 .    .     8    (    !          %    \"     $    '     0         0    !P   &AS>6YC7VD #@   #@    &"
    "    \"     0         !0    @    !    !P    $         $     <   !V<WEN8U]O  X    X    !@    @    $          4    ( "
    "    0    <    !         !     '    :'-Y;F-?;P .    2 ,   8    (     0         %    \"     $    ,     0         .  "
    "  0     8    (    !          %    \"     $    ,     0         0    #    &%C=&EV95]V:61E;P     .    .     8    (   "
    " !          %    \"     $    &     0         0    !@   '9B;&%N:P  #@   #@    &    \"     0         !0    @    !   "
    " !@    $         $     8   !H8FQA;FL   X   !     !@    @    $          4    (     0    H    !         !     *    ="
    "FED96]?9&%T80        X   !     !@    @    $          4    (     0    P    !         !     ,    86-T:79E7W9I9&5O   "
    "   X    X    !@    @    $          4    (     0    8    !         !     &    =F)L86YK   .    .     8    (    !    "
    "      %    \"     $    &     0         0    !@   &AB;&%N:P  #@   $     &    \"     0         !0    @    !    \"@  "
    "  $         $     H   !V:61E;U]D871A        #@   #@    &    \"     0         !0    @    !    !0    $         $    "
    " 4   !V<WEN8P    X    X    !@    @    $          4    (     0    4    !         !     %    :'-Y;F,    .    .     8"
    "    (    !          %    \"     $    %     0         0    !0   '9S>6YC    #@   #@    &    \"     0         !0    @"
    "    !    !0    $         $     4   !H<WEN8P    X   \"( P  !@    @    !          4    (     0    P    !          X "
    "  !     !@    @    $          4    (     0    T    !         !     -    6%-625]6241%3U])3@    X   !     !@    @   "
    " $          4    (     0    T    !         !     -    6%-625]6241%3U])3@    X   !     !@    @    $          4    ("
    "     0    T    !         !     -    6%-625]6241%3U])3@    X   !     !@    @    $          4    (     0    T    !  "
    "       !     -    6%-625]6241%3U])3@    X   !     !@    @    $          4    (     0    X    !         !     .    "
    "6%-625]6241%3U]/550   X   !     !@    @    $          4    (     0    X    !         !     .    6%-625]6241%3U]/55"
    "0   X   !     !@    @    $          4    (     0    X    !         !     .    6%-625]6241%3U]/550   X   !     !@  "
    "  @    $          4    (     0    X    !         !     .    6%-625]6241%3U]/550   X   !     !@    @    $          "
    "4    (     0    T    !         !     -    6%-625]6241%3U])3@    X   !     !@    @    $          4    (     0    T "
    "   !         !     -    6%-625]6241%3U])3@    X   !     !@    @    $          4    (     0    X    !         !    "
    " .    6%-625]6241%3U]/550   X   !     !@    @    $          4    (     0    X    !         !     .    6%-625]6241%"
    "3U]/550   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0      "
    "   !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@         .    0     8    (    !          %   "
    " \"     $    -     0         0    #0   %A35\"!$969A=6QT<RH    .    0     8    (    !          %    \"     $    -  "
    "   0         0    #0   $E312!$969A=6QT<RH    .    *#H   8    (     @         %    \"     $    !     0         %  0"
    " #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@   & $   &    \"     (         !0    @    !     0    $         "
    "!0 $ !,    !    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES= "
    "        !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@  "
    " #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X   #  0  !@    @    \"        "
    "  4    (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   ,     &    \"     $         !0   "
    " @    !     @    $         #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;"
    "&ES=       #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !%>'!O<G0@87,@82!P8V]R92!T;R"
    "!%1$L.    J     8    (     0         %    \"     $    \"     0         .    .     8    (    !          %    \"    "
    " $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     "
    "<   !T87)G970R  X    P    !@    @    $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0"
    "         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    7     0      "
    "   0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !    "
    " 8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
    ".    .     8    (    !          %    \"     $    '     0         0    !P   $1E9F%U;'0 #@   &@U   &    \"     (    "
    "     !0    @    !     0    $         !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    @!    8    (     @         % "
    "   \"     $    !     0         %  0 '@    $   \"2!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY     "
    "                   <&%R=                                   <W!E960                                 <&%C:V%G90     "
    "                         <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?="
    "W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5"
    "S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                    "
    "   9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D   "
    "         9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N     "
    "               <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VY"
    "T<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S "
    "                           8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-"
    "O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <"
    "V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E           "
    "     8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY                8W)E871E7VEN=&5R9F%C95]D;V-U;"
    "65N=       <')O:E]T>7!E                            <WEN=&A?9FEL90                          :6UP;%]F:6QE           "
    "                         #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E"
    ";F5R871O<@         .    .     8    (    !          %    \"     $    (     0         0    \"    '-P87)T86XV#@   $  "
    "   &    \"     0         !0    @    !    \"@    $         $     H   !X8S9S;'@Q-3!T        #@   #     &    \"     0"
    "         !0    @    !     @    $         $  \" \"TS   .    .     8    (    !          %    \"     $    &     0    "
    "     0    !@   &9G9S8W-@  #@   #     &    \"     0         !0    @               $         $          .    ,     8"
    "    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (            "
    "   !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;"
    "&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #   "
    "  &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $  "
    "  #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     "
    "&    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          %    \"         "
    "       0         0          X    P    !@    @    $          4    (               !         !          #@   #     &"
    "    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"           "
    "     0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('"
    "1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,     8    (   "
    " !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (               !    "
    "     !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !"
    "          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0    L    !      "
    "   !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !     &    <WES"
    "9V5N   .    ,     8    (    !          %    \"     $    $     0         0  0 ,3$N- X   !8    !@    @    $         "
    " 4    (     0   \"0    !         !     D    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L<FEG:'0L      X   !@ @  !@    "
    "@    $          4    (     0   \"P\"   !         !     L @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R"
    "<I.PIP871C:\"A;,\" Q(#$@,\"!=+%LP(# @,2 Q(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LP+C(S-3(Y-\" P+C W.#0S,30@,\"XS,"
    "3,W,C4@,\"XP-S@T,S$T(# N,C,U,CDT(# N-#DP,3DV(# N-38X-C(W(# N-C0W,#4Y(# N.3(Q-38Y(# N-S U.#@R(# N-#DP,3DV(# N,S,S,S"
    ",S(# N-38X-C(W(# N,S,S,S,S(# N-#DP,3DV(# N-S U.#@R(# N.3(Q-38Y(# N-C0W,#4Y(# N-38X-C(W(# N-#DP,3DV(# N,C,U,CDT(%TL"
    "6S N,2 P+C(V(# N-2 P+C<T(# N.2 P+CD@,\"XX,B P+CD@,\"XY(# N-C@@,\"XY(# N-S0@,\"XU(# N,C8@,\"XQ(# N,S(@,\"XQ(# N,2 P"
    "+C$X(# N,2 P+C$@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @,2 Q(# @,\"!=+%LP(# @,2 Q(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E"
    "0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y"
    "4.B!E;F0@:6-O;B!T97AT)RD[\"@     .    ,     8    (    !          %    \"                0         0          X    "
    "P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @     "
    "          $         $          .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X "
    "   !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@         %   "
    " \"     $    !     0         )    \"               #@   #     &    \"     0         !0    @    !     P    $       "
    "  $  # &]F9@ .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R   "
    "       X   !     !@    @    $          4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !     !"
    "@    @    $          4    (     0    T    !         !     -    25-%($1E9F%U;'1S*@    X   \"0)   !@    @    \"     "
    "     4    (     0    $    !          4 !  >     0   $8%  !I;F9O961I=                             !X:6QI;GAF86UI;'D"
    "                       !P87)T                                  !S<&5E9                                 !P86-K86=E "
    "                             !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]"
    "C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                          "
    " !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D               "
    "       !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC9"
    "60           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX"
    "                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7"
    "V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]"
    "P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9"
    "U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S               "
    "   !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4      "
    "         !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D               !V97)S:6]N               "
    "               !P;W-T9V5N97)A=&EO;E]F8VX               !S971T:6YG<U]F8VX                       !P<F5C;VUP:6QE7V9C;"
    "@                    !U<&1A=&5?9F-N                          !X;&5D:W-E='1I;F=S9&%T80                !C<F5A=&5?:6Y"
    "T97)F86-E7V1O8W5M96YT      !P<F]J7W1Y<&4                           !S>6YT:%]F:6QE                          !I;7!L7"
    "V9I;&4                               X   !(    !@    @    $          4    (     0   !$    !         !     1    (%-"
    "Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !S<&%R=&%"
    "N-@X   !     !@    @    $          4    (     0    H    !         !     *    >&,V<VQX,34P=         X    P    !@   "
    " @    $          4    (     0    (    !         !   @ M,P  #@   #@    &    \"     0         !0    @    !    !@    "
    "$         $     8   !F9V<V-S8   X    P    !@    @    $          4    (               !         !          #@   #  "
    "   &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    !          %    \"       "
    "         0         0          X   !     !@    @    $          4    (     0    T    !         !     -    0VQO8VL@16"
    "YA8FQE<P    X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-T          X    P"
    "    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    ! "
    "    P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P "
    "   !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    @       "
    "        $         $          .    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @         "
    "      $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9"
    "R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \""
    "     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0"
    "         0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"  "
    "   0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0  "
    "       0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    "
    "!@   '-Y<V=E;@  #@   #     &    \"     0         !0    @    !    !     $         $  $ #$Q+C0.    6     8    (    !"
    "          %    \"     $    D     0         0    )    #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9VAT+      .   "
    " 8 (   8    (    !          %    \"     $    L @   0         0    + (  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@"
    "9W)A<&AI8W,G*3L*<&%T8V@H6S @,2 Q(# @72Q;,\" P(#$@,2!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,\"XR,S4R.30@,\"XP-S@T,"
    "S$T(# N,S$S-S(U(# N,#<X-#,Q-\" P+C(S-3(Y-\" P+C0Y,#$Y-B P+C4V.#8R-R P+C8T-S U.2 P+CDR,34V.2 P+C<P-3@X,B P+C0Y,#$Y-"
    "B P+C,S,S,S,R P+C4V.#8R-R P+C,S,S,S,R P+C0Y,#$Y-B P+C<P-3@X,B P+CDR,34V.2 P+C8T-S U.2 P+C4V.#8R-R P+C0Y,#$Y-B P+C("
    "S-3(Y-\"!=+%LP+C$@,\"XR-B P+C4@,\"XW-\" P+CD@,\"XY(# N.#(@,\"XY(# N.2 P+C8X(# N.2 P+C<T(# N-2 P+C(V(# N,2 P+C,R(# "
    "N,2 P+C$@,\"XQ.\" P+C$@,\"XQ(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(#$@,2 P(# @72Q;,\" P(#$@,2 P(%TI.PIF<')I;G1F*\"<"
    "G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)R"
    "PG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH     #@   #     &    \"     0         !0    @               $         $     "
    "     .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4"
    "    (               !         !          #@   #     &    \"     0         !0    @    !    !     $         $  $ %9("
    "1$P.    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8"
    "         !0    @    !     0    $         \"0    @               X    X    !@    @    $          4    (     0    8 "
    "   !         !     &    .2XR+C Q   .    0     8    (    !          %    \"     $    ,     0         0    #    'AL9"
    "61K<&]S=&=E;@     .    0     8    (    !          %    \"     $    -     0         0    #0   'AL961K<V5T=&EN9W,   "
    " .    0     8    (    !          %    \"     $    /     0         0    #P   'AL961K<')E8V]M<&EL90 .    0     8    "
    "(    !          %    \"     $    -     0         0    #0   'AL961K=7!D871E9FX    .    ^!$   8    (     @         %"
    "    \"     $    !     0         %  0 &     $    X 0  97AP;W)T                        97AP;W)T9&ER                 "
    "   <V5L96-T:6]N=&%G                97AP;W)T9&ER<&%T:               ;6%J;W(                         ;6EN;W(        "
    "                 :'=?8V]M<&%T:6)I;&ET>0          ;6%J7W-L:61E<@                  ;6EN;W)?<VQI9&5R                :"
    "'=?8V]M<&%T:6)I;&ET>5]S;&ED97( :7-$979E;&]P;65N=               =7-E0W5S=&]M0G5S26YT97)F86-E    8W5S=&]M0G5S26YT97)"
    "F86-E5F%L=64 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !H    !@ "
    "   @    $          4    (     0   #,    !         !     S    0SI<7U]W86I?7UQ25%]L86)<141+7$E62U]297!O<UQ)5DM?25!,:"
    "6)<9'5M;7DN>&UP       .    .     8    (    !          %    \"     $    &     0         0    !@   &5X<&]R=   #@   &"
    "     &    \"     0         !0    @    !    *0    $         $    \"D   !#.EQ?7W=A:E]?7%)47VQA8EQ%1$M<259+7U)E<&]S7$"
    "E62U])4$QI8@         .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #"
    "@    &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          "
    "4    (     0    $    !         !   0!A    #@   #@    &    \"     8         !0    @    !     0    $         \"0    "
    "@           #P/PX    X    !@    @    &          4    (     0    $    !          D    (    KD?A>A2N[S\\.    .     8"
    "    (    !@         %    \"     $    !     0         )    \"           0%A #@   #@    &    \"     8         !0    "
    "@    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D"
    "    (            \\#\\.    , T   8    (     @         %    \"     $    !     0         %  0 !0    $    *    8FD   "
    "!P;W)T          X   !@ @  !@    @    \"          4    (     0    $    !          4 !  %     0    \\   !C;VPQ &-O;#"
    "( 8V]L,P  #@   +@    &    \"     $         !0    @    !     @    $         #@   $     &    \"     0         !0    "
    "@    !    #@    $         $     X   !84U9)7U9)1$5/7T]55   #@   $     &    \"     0         !0    @    !    #0    $"
    "         $     T   !84U9)7U9)1$5/7TE.    #@   )@    &    \"     $         !0    @    !     @    $         #@   #  "
    "   &    \"     0         !0    @    !    !     $         $  $ %A35DD.    ,     8    (    !          %    \"     $ "
    "   $     0         0  0 6%-620X   \"P    !@    @    !          4    (     0    (    !          X   !     !@    @  "
    "  $          4    (     0    D    !         !     )    24Y)5$E!5$]2          X    X    !@    @    $          4    "
    "(     0    8    !         !     &    5$%21T54   .    > H   8    (     @         %    \"     $    !     0         %"
    "  0 !0    $    /    8V]L,0!C;VPR &-O;#,   X   !( P  !@    @    !          4    (     0    P    !          X   !   "
    "  !@    @    $          4    (     0    X    !         !     .    86-T:79E7W9I9&5O7VD   X    X    !@    @    $    "
    "      4    (     0    @    !         !     (    =F)L86YK7VD.    .     8    (    !          %    \"     $    (     "
    "0         0    \"    &AB;&%N:U]I#@   $     &    \"     0         !0    @    !    #     $         $     P   !V:61E;"
    "U]D871A7VD     #@   $     &    \"     0         !0    @    !    #@    $         $     X   !A8W1I=F5?=FED96]?;P  #@"
    "   #@    &    \"     0         !0    @    !    \"     $         $     @   !V8FQA;FM?;PX    X    !@    @    $      "
    "    4    (     0    @    !         !     (    :&)L86YK7V\\.    0     8    (    !          %    \"     $    ,     0"
    "         0    #    '9I9&5O7V1A=&%?;P     .    .     8    (    !          %    \"     $    '     0         0    !P "
    "  '9S>6YC7VD #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !H<WEN8U]I  X    X    !@  "
    "  @    $          4    (     0    <    !         !     '    =G-Y;F-?;P .    .     8    (    !          %    \"    "
    " $    '     0         0    !P   &AS>6YC7V\\ #@   $@#   &    \"     $         !0    @    !    #     $         #@   "
    "$     &    \"     0         !0    @    !    #     $         $     P   !A8W1I=F5?=FED96\\     #@   #@    &    \"   "
    "  0         !0    @    !    !@    $         $     8   !V8FQA;FL   X    X    !@    @    $          4    (     0    "
    "8    !         !     &    :&)L86YK   .    0     8    (    !          %    \"     $    *     0         0    \"@   '"
    "9I9&5O7V1A=&$        .    0     8    (    !          %    \"     $    ,     0         0    #    &%C=&EV95]V:61E;P "
    "    .    .     8    (    !          %    \"     $    &     0         0    !@   '9B;&%N:P  #@   #@    &    \"     0"
    "         !0    @    !    !@    $         $     8   !H8FQA;FL   X   !     !@    @    $          4    (     0    H  "
    "  !         !     *    =FED96]?9&%T80        X    X    !@    @    $          4    (     0    4    !         !     "
    "%    =G-Y;F,    .    .     8    (    !          %    \"     $    %     0         0    !0   &AS>6YC    #@   #@    &"
    "    \"     0         !0    @    !    !0    $         $     4   !V<WEN8P    X    X    !@    @    $          4    ( "
    "    0    4    !         !     %    :'-Y;F,    .    B ,   8    (     0         %    \"     $    ,     0         .  "
    "  0     8    (    !          %    \"     $    -     0         0    #0   %A35DE?5DE$14]?24X    .    0     8    (   "
    " !          %    \"     $    -     0         0    #0   %A35DE?5DE$14]?24X    .    0     8    (    !          %    "
    "\"     $    -     0         0    #0   %A35DE?5DE$14]?24X    .    0     8    (    !          %    \"     $    -    "
    " 0         0    #0   %A35DE?5DE$14]?24X    .    0     8    (    !          %    \"     $    .     0         0    #"
    "@   %A35DE?5DE$14]?3U54   .    0     8    (    !          %    \"     $    .     0         0    #@   %A35DE?5DE$14"
    "]?3U54   .    0     8    (    !          %    \"     $    .     0         0    #@   %A35DE?5DE$14]?3U54   .    0  "
    "   8    (    !          %    \"     $    .     0         0    #@   %A35DE?5DE$14]?3U54   .    0     8    (    !   "
    "       %    \"     $    -     0         0    #0   %A35DE?5DE$14]?24X    .    0     8    (    !          %    \"   "
    "  $    -     0         0    #0   %A35DE?5DE$14]?24X    .    0     8    (    !          %    \"     $    .     0   "
    "      0    #@   %A35DE?5DE$14]?3U54   .    0     8    (    !          %    \"     $    .     0         0    #@   %"
    "A35DE?5DE$14]?3U54   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @"
    "    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(         #@   $     &    \"     0"
    "         !0    @    !    #0    $         $     T   !84U0@1&5F875L=',J    #@   $     &    \"     0         !0    @ "
    "   !    #0    $         $     T   !)4T4@1&5F875L=',J    "
  }
}
