
PeriperalApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086d8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000284  08008860  08008860  00018860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ae4  08008ae4  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08008ae4  08008ae4  00018ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008aec  08008aec  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aec  08008aec  00018aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008af0  08008af0  00018af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08008af4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000954  20000098  08008b8c  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009ec  08008b8c  000209ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001d213  00000000  00000000  0002010b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000a0  00000000  00000000  0003d31e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0001e6e0  00000000  00000000  0003d3be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000399f  00000000  00000000  0005ba9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001840  00000000  00000000  0005f440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faede  00000000  00000000  00060c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000012e1  00000000  00000000  0015bb5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002ac20  00000000  00000000  0015ce3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006c40  00000000  00000000  00187a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000098 	.word	0x20000098
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008848 	.word	0x08008848

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000009c 	.word	0x2000009c
 80001c4:	08008848 	.word	0x08008848

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004c8:	f001 fd8c 	bl	8001fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80004cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80004ce:	e003      	b.n	80004d8 <LoopCopyDataInit>

080004d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80004d0:	4b0b      	ldr	r3, [pc, #44]	; (8000500 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80004d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80004d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80004d6:	3104      	adds	r1, #4

080004d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80004d8:	480a      	ldr	r0, [pc, #40]	; (8000504 <LoopForever+0xa>)
	ldr	r3, =_edata
 80004da:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <LoopForever+0xe>)
	adds	r2, r0, r1
 80004dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80004de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80004e0:	d3f6      	bcc.n	80004d0 <CopyDataInit>
	ldr	r2, =_sbss
 80004e2:	4a0a      	ldr	r2, [pc, #40]	; (800050c <LoopForever+0x12>)
	b	LoopFillZerobss
 80004e4:	e002      	b.n	80004ec <LoopFillZerobss>

080004e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80004e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80004e8:	f842 3b04 	str.w	r3, [r2], #4

080004ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80004ec:	4b08      	ldr	r3, [pc, #32]	; (8000510 <LoopForever+0x16>)
	cmp	r2, r3
 80004ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80004f0:	d3f9      	bcc.n	80004e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004f2:	f008 f91d 	bl	8008730 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004f6:	f001 f8b0 	bl	800165a <main>

080004fa <LoopForever>:

LoopForever:
    b LoopForever
 80004fa:	e7fe      	b.n	80004fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004fc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000500:	08008af4 	.word	0x08008af4
	ldr	r0, =_sdata
 8000504:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000508:	20000098 	.word	0x20000098
	ldr	r2, =_sbss
 800050c:	20000098 	.word	0x20000098
	ldr	r3, = _ebss
 8000510:	200009ec 	.word	0x200009ec

08000514 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000514:	e7fe      	b.n	8000514 <ADC1_2_IRQHandler>
	...

08000518 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0

  uint8_t ret;

  User_Init();
 800051e:	f000 f9cf 	bl	80008c0 <User_Init>

  hci_init(APP_UserEvtRx, NULL);
 8000522:	2100      	movs	r1, #0
 8000524:	4807      	ldr	r0, [pc, #28]	; (8000544 <MX_BlueNRG_2_Init+0x2c>)
 8000526:	f007 fbe5 	bl	8007cf4 <hci_init>

  PRINT_DBG("BlueNRG-2 BLE Sample Application\r\n");

  ret = PeriperalAppInit();
 800052a:	f000 f98d 	bl	8000848 <PeriperalAppInit>
 800052e:	4603      	mov	r3, r0
 8000530:	71fb      	strb	r3, [r7, #7]

  if (ret != BLE_STATUS_SUCCESS)
 8000532:	79fb      	ldrb	r3, [r7, #7]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d000      	beq.n	800053a <MX_BlueNRG_2_Init+0x22>
  {
    PRINT_DBG("PeriperalAppInit()--> Failed 0x%02x\r\n", ret);
    while(1);
 8000538:	e7fe      	b.n	8000538 <MX_BlueNRG_2_Init+0x20>
  }

  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");

}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	08001199 	.word	0x08001199

08000548 <MX_BlueNRG_2_Process>:

/*
 * BlueNRG-2 background task
 */
void MX_BlueNRG_2_Process(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  hci_user_evt_proc();
 800054c:	f007 fd4c 	bl	8007fe8 <hci_user_evt_proc>
  User_Process();
 8000550:	f000 fb14 	bl	8000b7c <User_Process>
}
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}

08000558 <sendData>:
 * @param  data_buffer : pointer to data to be sent
 * @param  Nb_bytes : number of bytes to send
 * @retval None
 */
static void sendData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b089      	sub	sp, #36	; 0x24
 800055c:	af04      	add	r7, sp, #16
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	460b      	mov	r3, r1
 8000562:	70fb      	strb	r3, [r7, #3]
  uint32_t tickstart = HAL_GetTick();
 8000564:	f001 fdc0 	bl	80020e8 <HAL_GetTick>
 8000568:	60f8      	str	r0, [r7, #12]

  if(device_role == SLAVE_ROLE)
 800056a:	4b2a      	ldr	r3, [pc, #168]	; (8000614 <sendData+0xbc>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	2b01      	cmp	r3, #1
 8000570:	d13c      	bne.n	80005ec <sendData+0x94>
  {
    while(aci_gatt_update_char_value_ext(connection_handle,
 8000572:	e018      	b.n	80005a6 <sendData+0x4e>
                                         sampleServHandle,
                                         TXCharHandle,
                                         1, Nb_bytes, 0 ,Nb_bytes, data_buffer) == BLE_STATUS_INSUFFICIENT_RESOURCES)
    {
      APP_FLAG_SET(TX_BUFFER_FULL);
 8000574:	4b28      	ldr	r3, [pc, #160]	; (8000618 <sendData+0xc0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800057c:	4a26      	ldr	r2, [pc, #152]	; (8000618 <sendData+0xc0>)
 800057e:	6013      	str	r3, [r2, #0]
      while(APP_FLAG(TX_BUFFER_FULL)) {
 8000580:	e00b      	b.n	800059a <sendData+0x42>
        hci_user_evt_proc();
 8000582:	f007 fd31 	bl	8007fe8 <hci_user_evt_proc>
        // Radio is busy (buffer full).
        if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8000586:	f001 fdaf 	bl	80020e8 <HAL_GetTick>
 800058a:	4602      	mov	r2, r0
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	1ad3      	subs	r3, r2, r3
 8000590:	f242 7210 	movw	r2, #10000	; 0x2710
 8000594:	4293      	cmp	r3, r2
 8000596:	d900      	bls.n	800059a <sendData+0x42>
 8000598:	e005      	b.n	80005a6 <sendData+0x4e>
      while(APP_FLAG(TX_BUFFER_FULL)) {
 800059a:	4b1f      	ldr	r3, [pc, #124]	; (8000618 <sendData+0xc0>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d1ed      	bne.n	8000582 <sendData+0x2a>
    while(aci_gatt_update_char_value_ext(connection_handle,
 80005a6:	4b1d      	ldr	r3, [pc, #116]	; (800061c <sendData+0xc4>)
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	b298      	uxth	r0, r3
 80005ac:	4b1c      	ldr	r3, [pc, #112]	; (8000620 <sendData+0xc8>)
 80005ae:	8819      	ldrh	r1, [r3, #0]
 80005b0:	4b1c      	ldr	r3, [pc, #112]	; (8000624 <sendData+0xcc>)
 80005b2:	881c      	ldrh	r4, [r3, #0]
 80005b4:	78fb      	ldrb	r3, [r7, #3]
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	9203      	str	r2, [sp, #12]
 80005bc:	78fa      	ldrb	r2, [r7, #3]
 80005be:	9202      	str	r2, [sp, #8]
 80005c0:	2200      	movs	r2, #0
 80005c2:	9201      	str	r2, [sp, #4]
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2301      	movs	r3, #1
 80005c8:	4622      	mov	r2, r4
 80005ca:	f005 fd9f 	bl	800610c <aci_gatt_update_char_value_ext>
 80005ce:	4603      	mov	r3, r0
                                         1, Nb_bytes, 0 ,Nb_bytes, data_buffer) == BLE_STATUS_INSUFFICIENT_RESOURCES)
 80005d0:	2b64      	cmp	r3, #100	; 0x64
 80005d2:	d0cf      	beq.n	8000574 <sendData+0x1c>
      hci_user_evt_proc();
      // Radio is busy (buffer full).
      if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
    }
  }
}
 80005d4:	e01a      	b.n	800060c <sendData+0xb4>
      hci_user_evt_proc();
 80005d6:	f007 fd07 	bl	8007fe8 <hci_user_evt_proc>
      if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 80005da:	f001 fd85 	bl	80020e8 <HAL_GetTick>
 80005de:	4602      	mov	r2, r0
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	f242 7210 	movw	r2, #10000	; 0x2710
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d80e      	bhi.n	800060a <sendData+0xb2>
    while(aci_gatt_write_without_resp(connection_handle, rx_handle+1, Nb_bytes, data_buffer)==BLE_STATUS_NOT_ALLOWED)
 80005ec:	4b0b      	ldr	r3, [pc, #44]	; (800061c <sendData+0xc4>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	b298      	uxth	r0, r3
 80005f2:	4b0d      	ldr	r3, [pc, #52]	; (8000628 <sendData+0xd0>)
 80005f4:	881b      	ldrh	r3, [r3, #0]
 80005f6:	3301      	adds	r3, #1
 80005f8:	b299      	uxth	r1, r3
 80005fa:	78fa      	ldrb	r2, [r7, #3]
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	f005 fce0 	bl	8005fc2 <aci_gatt_write_without_resp>
 8000602:	4603      	mov	r3, r0
 8000604:	2b46      	cmp	r3, #70	; 0x46
 8000606:	d0e6      	beq.n	80005d6 <sendData+0x7e>
}
 8000608:	e000      	b.n	800060c <sendData+0xb4>
      if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 800060a:	bf00      	nop
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bd90      	pop	{r4, r7, pc}
 8000614:	20000004 	.word	0x20000004
 8000618:	20000000 	.word	0x20000000
 800061c:	200000cc 	.word	0x200000cc
 8000620:	200000da 	.word	0x200000da
 8000624:	200000dc 	.word	0x200000dc
 8000628:	200000d0 	.word	0x200000d0

0800062c <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
static void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 8000638:	2000      	movs	r0, #0
 800063a:	f001 f989 	bl	8001950 <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++)
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	e002      	b.n	800064a <receiveData+0x1e>
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	60fb      	str	r3, [r7, #12]
 800064a:	78fb      	ldrb	r3, [r7, #3]
 800064c:	68fa      	ldr	r2, [r7, #12]
 800064e:	429a      	cmp	r2, r3
 8000650:	dbf8      	blt.n	8000644 <receiveData+0x18>
  {
    PRINT_DBG("%c", data_buffer[i]);
  }
  fflush(stdout);
 8000652:	4b05      	ldr	r3, [pc, #20]	; (8000668 <receiveData+0x3c>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	4618      	mov	r0, r3
 800065a:	f007 ff03 	bl	8008464 <fflush>
}
 800065e:	bf00      	nop
 8000660:	3710      	adds	r7, #16
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000094 	.word	0x20000094

0800066c <Reset_DiscoveryContext>:
* Description    : Reset the discovery context.
* Input          : None.
* Return         : None.
*******************************************************************************/
static void Reset_DiscoveryContext(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  discovery.check_disc_proc_timer = FALSE;
 8000670:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <Reset_DiscoveryContext+0x5c>)
 8000672:	2200      	movs	r2, #0
 8000674:	701a      	strb	r2, [r3, #0]
  discovery.check_disc_mode_timer = FALSE;
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <Reset_DiscoveryContext+0x5c>)
 8000678:	2200      	movs	r2, #0
 800067a:	705a      	strb	r2, [r3, #1]
  discovery.is_device_found = FALSE;
 800067c:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <Reset_DiscoveryContext+0x5c>)
 800067e:	2200      	movs	r2, #0
 8000680:	709a      	strb	r2, [r3, #2]
  discovery.do_connect = FALSE;
 8000682:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <Reset_DiscoveryContext+0x5c>)
 8000684:	2200      	movs	r2, #0
 8000686:	70da      	strb	r2, [r3, #3]
  discovery.startTime = 0;
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <Reset_DiscoveryContext+0x5c>)
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
  discovery.device_state = INIT_STATE;
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <Reset_DiscoveryContext+0x5c>)
 8000690:	2200      	movs	r2, #0
 8000692:	821a      	strh	r2, [r3, #16]
  BLUENRG_memset(&discovery.device_found_address[0], 0, 6);
 8000694:	2206      	movs	r2, #6
 8000696:	2100      	movs	r1, #0
 8000698:	480c      	ldr	r0, [pc, #48]	; (80006cc <Reset_DiscoveryContext+0x60>)
 800069a:	f007 fffa 	bl	8008692 <memset>
  device_role = 0xFF;
 800069e:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <Reset_DiscoveryContext+0x64>)
 80006a0:	22ff      	movs	r2, #255	; 0xff
 80006a2:	701a      	strb	r2, [r3, #0]
  mtu_exchanged = 0;
 80006a4:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <Reset_DiscoveryContext+0x68>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	701a      	strb	r2, [r3, #0]
  mtu_exchanged_wait = 0;
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <Reset_DiscoveryContext+0x6c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
  write_char_len = sizeof(BLUENRG_au8DataBuffer); // CHAR_VALUE_LENGTH-3;
 80006b0:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <Reset_DiscoveryContext+0x70>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	801a      	strh	r2, [r3, #0]

  BLUENRG_au8DataBuffer[ 0U ] = (uint8_t) 'E';
 80006b6:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <Reset_DiscoveryContext+0x74>)
 80006b8:	2245      	movs	r2, #69	; 0x45
 80006ba:	701a      	strb	r2, [r3, #0]
  BLUENRG_au8DataBuffer[ 1U ] = (uint8_t) 'F';
 80006bc:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <Reset_DiscoveryContext+0x74>)
 80006be:	2246      	movs	r2, #70	; 0x46
 80006c0:	705a      	strb	r2, [r3, #1]
  //   BLUENRG_au8DataBuffer[u16Idx] = 0x31 + 1U;
  //   // if ((i+1)%10==0) {
  //   //   BLUENRG_au8DataBuffer[i]='x';
  //   // }
  // }
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	200000b8 	.word	0x200000b8
 80006cc:	200000c1 	.word	0x200000c1
 80006d0:	20000004 	.word	0x20000004
 80006d4:	200000d4 	.word	0x200000d4
 80006d8:	200000d5 	.word	0x200000d5
 80006dc:	20000006 	.word	0x20000006
 80006e0:	200000d8 	.word	0x200000d8

080006e4 <Setup_DeviceAddress>:
* Description    : Setup the device address.
* Input          : None.
* Return         : None.
*******************************************************************************/
static void Setup_DeviceAddress(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b086      	sub	sp, #24
 80006e8:	af00      	add	r7, sp, #0
  tBleStatus ret;
  uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 80006ea:	4a24      	ldr	r2, [pc, #144]	; (800077c <Setup_DeviceAddress+0x98>)
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006f4:	6018      	str	r0, [r3, #0]
 80006f6:	3304      	adds	r3, #4
 80006f8:	8019      	strh	r1, [r3, #0]
  uint8_t random_number[8];

  /* get a random number from BlueNRG */
  ret = hci_le_rand(random_number);
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	4618      	mov	r0, r3
 80006fe:	f007 fa27 	bl	8007b50 <hci_le_rand>
 8000702:	4603      	mov	r3, r0
 8000704:	757b      	strb	r3, [r7, #21]
  if(ret != BLE_STATUS_SUCCESS)
  {
    PRINT_DBG("hci_le_rand() call failed: 0x%02x\r\n", ret);
  }

  discovery_time = 3000; /* at least 3 seconds */
 8000706:	4b1e      	ldr	r3, [pc, #120]	; (8000780 <Setup_DeviceAddress+0x9c>)
 8000708:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800070c:	801a      	strh	r2, [r3, #0]
  /* setup discovery time with random number */
  for (uint8_t i=0; i<8; i++)
 800070e:	2300      	movs	r3, #0
 8000710:	75fb      	strb	r3, [r7, #23]
 8000712:	e010      	b.n	8000736 <Setup_DeviceAddress+0x52>
  {
    discovery_time += (2*random_number[i]);
 8000714:	7dfb      	ldrb	r3, [r7, #23]
 8000716:	3318      	adds	r3, #24
 8000718:	443b      	add	r3, r7
 800071a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800071e:	b29b      	uxth	r3, r3
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	b29a      	uxth	r2, r3
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <Setup_DeviceAddress+0x9c>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	4413      	add	r3, r2
 800072a:	b29a      	uxth	r2, r3
 800072c:	4b14      	ldr	r3, [pc, #80]	; (8000780 <Setup_DeviceAddress+0x9c>)
 800072e:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0; i<8; i++)
 8000730:	7dfb      	ldrb	r3, [r7, #23]
 8000732:	3301      	adds	r3, #1
 8000734:	75fb      	strb	r3, [r7, #23]
 8000736:	7dfb      	ldrb	r3, [r7, #23]
 8000738:	2b07      	cmp	r3, #7
 800073a:	d9eb      	bls.n	8000714 <Setup_DeviceAddress+0x30>
  }

  /* Setup last 3 bytes of public address with random number */
  bdaddr[0] = (uint8_t) (random_number[0]);
 800073c:	793b      	ldrb	r3, [r7, #4]
 800073e:	733b      	strb	r3, [r7, #12]
  bdaddr[1] = (uint8_t) (random_number[3]);
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	737b      	strb	r3, [r7, #13]
  bdaddr[2] = (uint8_t) (random_number[6]);
 8000744:	7abb      	ldrb	r3, [r7, #10]
 8000746:	73bb      	strb	r3, [r7, #14]

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8000748:	f107 030c 	add.w	r3, r7, #12
 800074c:	461a      	mov	r2, r3
 800074e:	2106      	movs	r1, #6
 8000750:	2000      	movs	r0, #0
 8000752:	f005 fda7 	bl	80062a4 <aci_hal_write_config_data>
 8000756:	4603      	mov	r3, r0
 8000758:	757b      	strb	r3, [r7, #21]
  if(ret != BLE_STATUS_SUCCESS)
 800075a:	7d7b      	ldrb	r3, [r7, #21]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d108      	bne.n	8000772 <Setup_DeviceAddress+0x8e>
      PRINT_DBG("Setting BD_ADDR failed 0x%02x\r\n", ret);
  }
  else
  {
    PRINT_DBG("Public address: ");
    for (uint8_t i=5; i>0; i--)
 8000760:	2305      	movs	r3, #5
 8000762:	75bb      	strb	r3, [r7, #22]
 8000764:	e002      	b.n	800076c <Setup_DeviceAddress+0x88>
 8000766:	7dbb      	ldrb	r3, [r7, #22]
 8000768:	3b01      	subs	r3, #1
 800076a:	75bb      	strb	r3, [r7, #22]
 800076c:	7dbb      	ldrb	r3, [r7, #22]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f9      	bne.n	8000766 <Setup_DeviceAddress+0x82>
      PRINT_DBG("%02X-", bdaddr[i]);
    }
    PRINT_DBG("%02X\r\n", bdaddr[0]);
  }

}
 8000772:	bf00      	nop
 8000774:	3718      	adds	r7, #24
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	08008860 	.word	0x08008860
 8000780:	200000d2 	.word	0x200000d2

08000784 <Find_DeviceName>:
* Input          : Data length.
*                  Data value
* Return         : TRUE if the local name found is the expected one, FALSE otherwise.
*******************************************************************************/
static uint8_t Find_DeviceName(uint8_t data_length, uint8_t *data_value)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	6039      	str	r1, [r7, #0]
 800078e:	71fb      	strb	r3, [r7, #7]
  uint8_t index = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	73fb      	strb	r3, [r7, #15]

  while (index < data_length)
 8000794:	e01f      	b.n	80007d6 <Find_DeviceName+0x52>
  {
    /* Advertising data fields: len, type, values */
    /* Check if field is complete local name and the length is the expected one for BLE PeriperalApp  */
    if (data_value[index+1] == AD_TYPE_COMPLETE_LOCAL_NAME)
 8000796:	7bfb      	ldrb	r3, [r7, #15]
 8000798:	3301      	adds	r3, #1
 800079a:	683a      	ldr	r2, [r7, #0]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b09      	cmp	r3, #9
 80007a2:	d10f      	bne.n	80007c4 <Find_DeviceName+0x40>
    {
      /* check if found device name is the expected one: local_name */
      if (BLUENRG_memcmp(&data_value[index+1], &local_name[0], BLE_SAMPLE_APP_COMPLETE_LOCAL_NAME_SIZE) == 0)
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
 80007a6:	3301      	adds	r3, #1
 80007a8:	683a      	ldr	r2, [r7, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	2212      	movs	r2, #18
 80007ae:	490e      	ldr	r1, [pc, #56]	; (80007e8 <Find_DeviceName+0x64>)
 80007b0:	4618      	mov	r0, r3
 80007b2:	f007 ff5e 	bl	8008672 <memcmp>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d101      	bne.n	80007c0 <Find_DeviceName+0x3c>
      {
        return TRUE;
 80007bc:	2301      	movs	r3, #1
 80007be:	e00f      	b.n	80007e0 <Find_DeviceName+0x5c>
      }
      else
      {
        return FALSE;
 80007c0:	2300      	movs	r3, #0
 80007c2:	e00d      	b.n	80007e0 <Find_DeviceName+0x5c>
      }
    }
    else
    {
      /* move to next advertising field */
      index += (data_value[index] +1);
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	683a      	ldr	r2, [r7, #0]
 80007c8:	4413      	add	r3, r2
 80007ca:	781a      	ldrb	r2, [r3, #0]
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	4413      	add	r3, r2
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	3301      	adds	r3, #1
 80007d4:	73fb      	strb	r3, [r7, #15]
  while (index < data_length)
 80007d6:	7bfa      	ldrb	r2, [r7, #15]
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d3db      	bcc.n	8000796 <Find_DeviceName+0x12>
    }
  }

  return FALSE;
 80007de:	2300      	movs	r3, #0
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000008 	.word	0x20000008

080007ec <Attribute_Modified_CB>:
*                  Length of the data.
*                  Attribute data.
* Return         : None.
*******************************************************************************/
static void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	603a      	str	r2, [r7, #0]
 80007f6:	80fb      	strh	r3, [r7, #6]
 80007f8:	460b      	mov	r3, r1
 80007fa:	717b      	strb	r3, [r7, #5]
  if(handle == RXCharHandle + 1)
 80007fc:	88fa      	ldrh	r2, [r7, #6]
 80007fe:	4b0f      	ldr	r3, [pc, #60]	; (800083c <Attribute_Modified_CB+0x50>)
 8000800:	881b      	ldrh	r3, [r3, #0]
 8000802:	3301      	adds	r3, #1
 8000804:	429a      	cmp	r2, r3
 8000806:	d105      	bne.n	8000814 <Attribute_Modified_CB+0x28>
  {
    receiveData(att_data, data_length);
 8000808:	797b      	ldrb	r3, [r7, #5]
 800080a:	4619      	mov	r1, r3
 800080c:	6838      	ldr	r0, [r7, #0]
 800080e:	f7ff ff0d 	bl	800062c <receiveData>
    if(att_data[0] == 0x01)
    {
      APP_FLAG_SET(NOTIFICATIONS_ENABLED);
    }
  }
}
 8000812:	e00f      	b.n	8000834 <Attribute_Modified_CB+0x48>
  else if(handle == TXCharHandle + 2)
 8000814:	88fa      	ldrh	r2, [r7, #6]
 8000816:	4b0a      	ldr	r3, [pc, #40]	; (8000840 <Attribute_Modified_CB+0x54>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	3302      	adds	r3, #2
 800081c:	429a      	cmp	r2, r3
 800081e:	d109      	bne.n	8000834 <Attribute_Modified_CB+0x48>
    if(att_data[0] == 0x01)
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b01      	cmp	r3, #1
 8000826:	d105      	bne.n	8000834 <Attribute_Modified_CB+0x48>
      APP_FLAG_SET(NOTIFICATIONS_ENABLED);
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <Attribute_Modified_CB+0x58>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000830:	4a04      	ldr	r2, [pc, #16]	; (8000844 <Attribute_Modified_CB+0x58>)
 8000832:	6013      	str	r3, [r2, #0]
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000de 	.word	0x200000de
 8000840:	200000dc 	.word	0x200000dc
 8000844:	20000000 	.word	0x20000000

08000848 <PeriperalAppInit>:
* Description    : Init PeriperalApp.
* Input          : None.
* Return         : Status.
*******************************************************************************/
static uint8_t PeriperalAppInit(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af02      	add	r7, sp, #8
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;

  const uint8_t cu8DeviceNameLen = 7U;
 800084e:	2307      	movs	r3, #7
 8000850:	71fb      	strb	r3, [r7, #7]

  /* Sw reset of the device */
  hci_reset();
 8000852:	f007 f8db 	bl	8007a0c <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 8000856:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800085a:	f001 fc51 	bl	8002100 <HAL_Delay>

  /* Setup the device address */
  Setup_DeviceAddress();
 800085e:	f7ff ff41 	bl	80006e4 <Setup_DeviceAddress>

  /* Set the TX power to -2 dBm */
  aci_hal_set_tx_power_level(1, 4);
 8000862:	2104      	movs	r1, #4
 8000864:	2001      	movs	r0, #1
 8000866:	f005 fdab 	bl	80063c0 <aci_hal_set_tx_power_level>

  /* GATT Init */
  ret = aci_gatt_init();
 800086a:	f005 f941 	bl	8005af0 <aci_gatt_init>
 800086e:	4603      	mov	r3, r0
 8000870:	71bb      	strb	r3, [r7, #6]
  if(ret != BLE_STATUS_SUCCESS)
 8000872:	79bb      	ldrb	r3, [r7, #6]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <PeriperalAppInit+0x34>
  {
    PRINT_DBG("GATT_Init failed: 0x%02x\r\n", ret);
    return ret;
 8000878:	79bb      	ldrb	r3, [r7, #6]
 800087a:	e01d      	b.n	80008b8 <PeriperalAppInit+0x70>
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_PERIPHERAL_ROLE,0x0,cu8DeviceNameLen, &service_handle,
 800087c:	1d39      	adds	r1, r7, #4
 800087e:	79fa      	ldrb	r2, [r7, #7]
 8000880:	463b      	mov	r3, r7
 8000882:	9301      	str	r3, [sp, #4]
 8000884:	1cbb      	adds	r3, r7, #2
 8000886:	9300      	str	r3, [sp, #0]
 8000888:	460b      	mov	r3, r1
 800088a:	2100      	movs	r1, #0
 800088c:	2001      	movs	r0, #1
 800088e:	f004 fea4 	bl	80055da <aci_gap_init>
 8000892:	4603      	mov	r3, r0
 8000894:	71bb      	strb	r3, [r7, #6]
                     &dev_name_char_handle, &appearance_char_handle);
  if(ret != BLE_STATUS_SUCCESS)
 8000896:	79bb      	ldrb	r3, [r7, #6]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <PeriperalAppInit+0x58>
  {
    PRINT_DBG("GAP_Init failed: 0x%02x\r\n", ret);
    return ret;
 800089c:	79bb      	ldrb	r3, [r7, #6]
 800089e:	e00b      	b.n	80008b8 <PeriperalAppInit+0x70>
  }

  /* Add Device Service & Characteristics */
  ret = Add_Sample_Service();
 80008a0:	f000 fbee 	bl	8001080 <Add_Sample_Service>
 80008a4:	4603      	mov	r3, r0
 80008a6:	71bb      	strb	r3, [r7, #6]
  if(ret != BLE_STATUS_SUCCESS)
 80008a8:	79bb      	ldrb	r3, [r7, #6]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <PeriperalAppInit+0x6a>
  {
    PRINT_DBG("Error while adding service: 0x%02x\r\n", ret);
    return ret;
 80008ae:	79bb      	ldrb	r3, [r7, #6]
 80008b0:	e002      	b.n	80008b8 <PeriperalAppInit+0x70>
  }

  /* Reset the discovery context */
  Reset_DiscoveryContext();
 80008b2:	f7ff fedb 	bl	800066c <Reset_DiscoveryContext>

  return BLE_STATUS_SUCCESS;
 80008b6:	2300      	movs	r3, #0
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);
 80008c4:	2100      	movs	r1, #0
 80008c6:	2000      	movs	r0, #0
 80008c8:	f001 f896 	bl	80019f8 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 80008cc:	2000      	movs	r0, #0
 80008ce:	f001 f801 	bl	80018d4 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 80008d2:	2000      	movs	r0, #0
 80008d4:	f001 f94c 	bl	8001b70 <BSP_COM_Init>
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}

080008dc <Connection_StateMachine>:
* Description    : Connection state machine.
* Input          : None.
* Return         : None.
*******************************************************************************/
static void Connection_StateMachine(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08a      	sub	sp, #40	; 0x28
 80008e0:	af08      	add	r7, sp, #32
  uint8_t ret;

  switch (discovery.device_state)
 80008e2:	4ba2      	ldr	r3, [pc, #648]	; (8000b6c <Connection_StateMachine+0x290>)
 80008e4:	8a1b      	ldrh	r3, [r3, #16]
 80008e6:	2b80      	cmp	r3, #128	; 0x80
 80008e8:	f000 8136 	beq.w	8000b58 <Connection_StateMachine+0x27c>
 80008ec:	2b80      	cmp	r3, #128	; 0x80
 80008ee:	f300 8136 	bgt.w	8000b5e <Connection_StateMachine+0x282>
 80008f2:	2b20      	cmp	r3, #32
 80008f4:	dc4a      	bgt.n	800098c <Connection_StateMachine+0xb0>
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f2c0 8131 	blt.w	8000b5e <Connection_StateMachine+0x282>
 80008fc:	2b20      	cmp	r3, #32
 80008fe:	f200 812e 	bhi.w	8000b5e <Connection_StateMachine+0x282>
 8000902:	a201      	add	r2, pc, #4	; (adr r2, 8000908 <Connection_StateMachine+0x2c>)
 8000904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000908:	08000993 	.word	0x08000993
 800090c:	0800099f 	.word	0x0800099f
 8000910:	08000ae7 	.word	0x08000ae7
 8000914:	08000b5f 	.word	0x08000b5f
 8000918:	080009e5 	.word	0x080009e5
 800091c:	08000b5f 	.word	0x08000b5f
 8000920:	08000b5f 	.word	0x08000b5f
 8000924:	08000b5f 	.word	0x08000b5f
 8000928:	08000a89 	.word	0x08000a89
 800092c:	08000b5f 	.word	0x08000b5f
 8000930:	08000b5f 	.word	0x08000b5f
 8000934:	08000b5f 	.word	0x08000b5f
 8000938:	08000b5f 	.word	0x08000b5f
 800093c:	08000b5f 	.word	0x08000b5f
 8000940:	08000b5f 	.word	0x08000b5f
 8000944:	08000b5f 	.word	0x08000b5f
 8000948:	08000aef 	.word	0x08000aef
 800094c:	08000b5f 	.word	0x08000b5f
 8000950:	08000b5f 	.word	0x08000b5f
 8000954:	08000b5f 	.word	0x08000b5f
 8000958:	08000b5f 	.word	0x08000b5f
 800095c:	08000b5f 	.word	0x08000b5f
 8000960:	08000b5f 	.word	0x08000b5f
 8000964:	08000b5f 	.word	0x08000b5f
 8000968:	08000b5f 	.word	0x08000b5f
 800096c:	08000b5f 	.word	0x08000b5f
 8000970:	08000b5f 	.word	0x08000b5f
 8000974:	08000b5f 	.word	0x08000b5f
 8000978:	08000b5f 	.word	0x08000b5f
 800097c:	08000b5f 	.word	0x08000b5f
 8000980:	08000b5f 	.word	0x08000b5f
 8000984:	08000b5f 	.word	0x08000b5f
 8000988:	08000a69 	.word	0x08000a69
 800098c:	2b40      	cmp	r3, #64	; 0x40
 800098e:	d05c      	beq.n	8000a4a <Connection_StateMachine+0x16e>
    {
      Reset_DiscoveryContext();
    }
    break; /* end case (DISCOVERY_ERROR) */
  default:
    break;
 8000990:	e0e5      	b.n	8000b5e <Connection_StateMachine+0x282>
      Reset_DiscoveryContext();
 8000992:	f7ff fe6b 	bl	800066c <Reset_DiscoveryContext>
      discovery.device_state = ENTER_DISCOVERY_MODE;
 8000996:	4b75      	ldr	r3, [pc, #468]	; (8000b6c <Connection_StateMachine+0x290>)
 8000998:	2210      	movs	r2, #16
 800099a:	821a      	strh	r2, [r3, #16]
    break; /* end case (INIT_STATE) */
 800099c:	e0e2      	b.n	8000b64 <Connection_StateMachine+0x288>
      BSP_LED_On(LED2);
 800099e:	2000      	movs	r0, #0
 80009a0:	f000 ffaa 	bl	80018f8 <BSP_LED_On>
      ret = aci_gap_start_general_discovery_proc(SCAN_P, SCAN_L, PUBLIC_ADDR, 0x00);
 80009a4:	2300      	movs	r3, #0
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009ac:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80009b0:	f004 fec0 	bl	8005734 <aci_gap_start_general_discovery_proc>
 80009b4:	4603      	mov	r3, r0
 80009b6:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 80009b8:	79bb      	ldrb	r3, [r7, #6]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d003      	beq.n	80009c6 <Connection_StateMachine+0xea>
        discovery.device_state = DISCOVERY_ERROR;
 80009be:	4b6b      	ldr	r3, [pc, #428]	; (8000b6c <Connection_StateMachine+0x290>)
 80009c0:	2280      	movs	r2, #128	; 0x80
 80009c2:	821a      	strh	r2, [r3, #16]
    break;/* end case (START_DISCOVERY_PROC) */
 80009c4:	e0ce      	b.n	8000b64 <Connection_StateMachine+0x288>
        discovery.startTime = HAL_GetTick();
 80009c6:	f001 fb8f 	bl	80020e8 <HAL_GetTick>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a67      	ldr	r2, [pc, #412]	; (8000b6c <Connection_StateMachine+0x290>)
 80009ce:	6053      	str	r3, [r2, #4]
        discovery.check_disc_proc_timer = TRUE;
 80009d0:	4b66      	ldr	r3, [pc, #408]	; (8000b6c <Connection_StateMachine+0x290>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	701a      	strb	r2, [r3, #0]
        discovery.check_disc_mode_timer = FALSE;
 80009d6:	4b65      	ldr	r3, [pc, #404]	; (8000b6c <Connection_StateMachine+0x290>)
 80009d8:	2200      	movs	r2, #0
 80009da:	705a      	strb	r2, [r3, #1]
        discovery.device_state = WAIT_TIMER_EXPIRED;
 80009dc:	4b63      	ldr	r3, [pc, #396]	; (8000b6c <Connection_StateMachine+0x290>)
 80009de:	2204      	movs	r2, #4
 80009e0:	821a      	strh	r2, [r3, #16]
    break;/* end case (START_DISCOVERY_PROC) */
 80009e2:	e0bf      	b.n	8000b64 <Connection_StateMachine+0x288>
      if (discovery.check_disc_proc_timer == TRUE)
 80009e4:	4b61      	ldr	r3, [pc, #388]	; (8000b6c <Connection_StateMachine+0x290>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d114      	bne.n	8000a16 <Connection_StateMachine+0x13a>
        if (HAL_GetTick() - discovery.startTime > discovery_time)
 80009ec:	f001 fb7c 	bl	80020e8 <HAL_GetTick>
 80009f0:	4602      	mov	r2, r0
 80009f2:	4b5e      	ldr	r3, [pc, #376]	; (8000b6c <Connection_StateMachine+0x290>)
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	1ad3      	subs	r3, r2, r3
 80009f8:	4a5d      	ldr	r2, [pc, #372]	; (8000b70 <Connection_StateMachine+0x294>)
 80009fa:	8812      	ldrh	r2, [r2, #0]
 80009fc:	4293      	cmp	r3, r2
 80009fe:	f240 80b0 	bls.w	8000b62 <Connection_StateMachine+0x286>
          discovery.check_disc_proc_timer = FALSE;
 8000a02:	4b5a      	ldr	r3, [pc, #360]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
          discovery.startTime = 0;
 8000a08:	4b58      	ldr	r3, [pc, #352]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	605a      	str	r2, [r3, #4]
          discovery.device_state = DO_TERMINATE_GAP_PROC;
 8000a0e:	4b57      	ldr	r3, [pc, #348]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a10:	2220      	movs	r2, #32
 8000a12:	821a      	strh	r2, [r3, #16]
    break; /* end case (WAIT_TIMER_EXPIRED) */
 8000a14:	e0a5      	b.n	8000b62 <Connection_StateMachine+0x286>
      else if (discovery.check_disc_mode_timer == TRUE)
 8000a16:	4b55      	ldr	r3, [pc, #340]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a18:	785b      	ldrb	r3, [r3, #1]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	f040 80a1 	bne.w	8000b62 <Connection_StateMachine+0x286>
        if (HAL_GetTick() - discovery.startTime > discovery_time)
 8000a20:	f001 fb62 	bl	80020e8 <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	4b51      	ldr	r3, [pc, #324]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	4a50      	ldr	r2, [pc, #320]	; (8000b70 <Connection_StateMachine+0x294>)
 8000a2e:	8812      	ldrh	r2, [r2, #0]
 8000a30:	4293      	cmp	r3, r2
 8000a32:	f240 8096 	bls.w	8000b62 <Connection_StateMachine+0x286>
          discovery.check_disc_mode_timer = FALSE;
 8000a36:	4b4d      	ldr	r3, [pc, #308]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	705a      	strb	r2, [r3, #1]
          discovery.startTime = 0;
 8000a3c:	4b4b      	ldr	r3, [pc, #300]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	605a      	str	r2, [r3, #4]
          discovery.device_state = DO_NON_DISCOVERABLE_MODE;
 8000a42:	4b4a      	ldr	r3, [pc, #296]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a44:	2240      	movs	r2, #64	; 0x40
 8000a46:	821a      	strh	r2, [r3, #16]
    break; /* end case (WAIT_TIMER_EXPIRED) */
 8000a48:	e08b      	b.n	8000b62 <Connection_StateMachine+0x286>
      ret = aci_gap_set_non_discoverable();
 8000a4a:	f004 fc9a 	bl	8005382 <aci_gap_set_non_discoverable>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000a52:	79bb      	ldrb	r3, [r7, #6]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d003      	beq.n	8000a60 <Connection_StateMachine+0x184>
        discovery.device_state = DISCOVERY_ERROR;
 8000a58:	4b44      	ldr	r3, [pc, #272]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a5a:	2280      	movs	r2, #128	; 0x80
 8000a5c:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_NON_DISCOVERABLE_MODE) */
 8000a5e:	e081      	b.n	8000b64 <Connection_StateMachine+0x288>
        discovery.device_state = INIT_STATE;
 8000a60:	4b42      	ldr	r3, [pc, #264]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_NON_DISCOVERABLE_MODE) */
 8000a66:	e07d      	b.n	8000b64 <Connection_StateMachine+0x288>
      ret = aci_gap_terminate_gap_proc(0x02); // GENERAL_DISCOVERY_PROCEDURE
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f004 ffe4 	bl	8005a36 <aci_gap_terminate_gap_proc>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000a72:	79bb      	ldrb	r3, [r7, #6]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d003      	beq.n	8000a80 <Connection_StateMachine+0x1a4>
        discovery.device_state = DISCOVERY_ERROR;
 8000a78:	4b3c      	ldr	r3, [pc, #240]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a7a:	2280      	movs	r2, #128	; 0x80
 8000a7c:	821a      	strh	r2, [r3, #16]
        break;
 8000a7e:	e071      	b.n	8000b64 <Connection_StateMachine+0x288>
        discovery.device_state = WAIT_EVENT; /* wait for GAP procedure complete */
 8000a80:	4b3a      	ldr	r3, [pc, #232]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a82:	2202      	movs	r2, #2
 8000a84:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_TERMINATE_GAP_PROC) */
 8000a86:	e06d      	b.n	8000b64 <Connection_StateMachine+0x288>
      for (uint8_t i=5; i>0; i--)
 8000a88:	2305      	movs	r3, #5
 8000a8a:	71fb      	strb	r3, [r7, #7]
 8000a8c:	e002      	b.n	8000a94 <Connection_StateMachine+0x1b8>
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	3b01      	subs	r3, #1
 8000a92:	71fb      	strb	r3, [r7, #7]
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d1f9      	bne.n	8000a8e <Connection_StateMachine+0x1b2>
      ret = aci_gap_create_connection(SCAN_P, SCAN_L,
 8000a9a:	4b34      	ldr	r3, [pc, #208]	; (8000b6c <Connection_StateMachine+0x290>)
 8000a9c:	7a1a      	ldrb	r2, [r3, #8]
 8000a9e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000aa2:	9306      	str	r3, [sp, #24]
 8000aa4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000aa8:	9305      	str	r3, [sp, #20]
 8000aaa:	233c      	movs	r3, #60	; 0x3c
 8000aac:	9304      	str	r3, [sp, #16]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	9303      	str	r3, [sp, #12]
 8000ab2:	2328      	movs	r3, #40	; 0x28
 8000ab4:	9302      	str	r3, [sp, #8]
 8000ab6:	2328      	movs	r3, #40	; 0x28
 8000ab8:	9301      	str	r3, [sp, #4]
 8000aba:	2300      	movs	r3, #0
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	4b2d      	ldr	r3, [pc, #180]	; (8000b74 <Connection_StateMachine+0x298>)
 8000ac0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ac4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000ac8:	f004 fed1 	bl	800586e <aci_gap_create_connection>
 8000acc:	4603      	mov	r3, r0
 8000ace:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000ad0:	79bb      	ldrb	r3, [r7, #6]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d003      	beq.n	8000ade <Connection_StateMachine+0x202>
        discovery.device_state = DISCOVERY_ERROR;
 8000ad6:	4b25      	ldr	r3, [pc, #148]	; (8000b6c <Connection_StateMachine+0x290>)
 8000ad8:	2280      	movs	r2, #128	; 0x80
 8000ada:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_DIRECT_CONNECTION_PROC) */
 8000adc:	e042      	b.n	8000b64 <Connection_StateMachine+0x288>
        discovery.device_state = WAIT_EVENT;
 8000ade:	4b23      	ldr	r3, [pc, #140]	; (8000b6c <Connection_StateMachine+0x290>)
 8000ae0:	2202      	movs	r2, #2
 8000ae2:	821a      	strh	r2, [r3, #16]
    break; /* end case (DO_DIRECT_CONNECTION_PROC) */
 8000ae4:	e03e      	b.n	8000b64 <Connection_StateMachine+0x288>
      discovery.device_state = WAIT_EVENT;
 8000ae6:	4b21      	ldr	r3, [pc, #132]	; (8000b6c <Connection_StateMachine+0x290>)
 8000ae8:	2202      	movs	r2, #2
 8000aea:	821a      	strh	r2, [r3, #16]
    break; /* end case (WAIT_EVENT) */
 8000aec:	e03a      	b.n	8000b64 <Connection_StateMachine+0x288>
      BSP_LED_Off(LED2);
 8000aee:	2000      	movs	r0, #0
 8000af0:	f000 ff18 	bl	8001924 <BSP_LED_Off>
      hci_le_set_scan_response_data(0,NULL);
 8000af4:	2100      	movs	r1, #0
 8000af6:	2000      	movs	r0, #0
 8000af8:	f006 ffb1 	bl	8007a5e <hci_le_set_scan_response_data>
      ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8000afc:	2300      	movs	r3, #0
 8000afe:	9306      	str	r3, [sp, #24]
 8000b00:	2300      	movs	r3, #0
 8000b02:	9305      	str	r3, [sp, #20]
 8000b04:	2300      	movs	r3, #0
 8000b06:	9304      	str	r3, [sp, #16]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	9303      	str	r3, [sp, #12]
 8000b0c:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <Connection_StateMachine+0x29c>)
 8000b0e:	9302      	str	r3, [sp, #8]
 8000b10:	2312      	movs	r3, #18
 8000b12:	9301      	str	r3, [sp, #4]
 8000b14:	2300      	movs	r3, #0
 8000b16:	9300      	str	r3, [sp, #0]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b22:	2000      	movs	r0, #0
 8000b24:	f004 fc56 	bl	80053d4 <aci_gap_set_discoverable>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	71bb      	strb	r3, [r7, #6]
      if (ret != BLE_STATUS_SUCCESS)
 8000b2c:	79bb      	ldrb	r3, [r7, #6]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <Connection_StateMachine+0x25e>
        discovery.device_state = DISCOVERY_ERROR;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <Connection_StateMachine+0x290>)
 8000b34:	2280      	movs	r2, #128	; 0x80
 8000b36:	821a      	strh	r2, [r3, #16]
    break; /* end case (ENTER_DISCOVERY_MODE) */
 8000b38:	e014      	b.n	8000b64 <Connection_StateMachine+0x288>
        discovery.startTime = HAL_GetTick();
 8000b3a:	f001 fad5 	bl	80020e8 <HAL_GetTick>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	4a0a      	ldr	r2, [pc, #40]	; (8000b6c <Connection_StateMachine+0x290>)
 8000b42:	6053      	str	r3, [r2, #4]
        discovery.check_disc_mode_timer = TRUE;
 8000b44:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <Connection_StateMachine+0x290>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	705a      	strb	r2, [r3, #1]
        discovery.check_disc_proc_timer = FALSE;
 8000b4a:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <Connection_StateMachine+0x290>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
        discovery.device_state = WAIT_TIMER_EXPIRED;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <Connection_StateMachine+0x290>)
 8000b52:	2204      	movs	r2, #4
 8000b54:	821a      	strh	r2, [r3, #16]
    break; /* end case (ENTER_DISCOVERY_MODE) */
 8000b56:	e005      	b.n	8000b64 <Connection_StateMachine+0x288>
      Reset_DiscoveryContext();
 8000b58:	f7ff fd88 	bl	800066c <Reset_DiscoveryContext>
    break; /* end case (DISCOVERY_ERROR) */
 8000b5c:	e002      	b.n	8000b64 <Connection_StateMachine+0x288>
    break;
 8000b5e:	bf00      	nop
 8000b60:	e000      	b.n	8000b64 <Connection_StateMachine+0x288>
    break; /* end case (WAIT_TIMER_EXPIRED) */
 8000b62:	bf00      	nop
  }/* end switch */

}/* end Connection_StateMachine() */
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200000b8 	.word	0x200000b8
 8000b70:	200000d2 	.word	0x200000d2
 8000b74:	200000c1 	.word	0x200000c1
 8000b78:	20000008 	.word	0x20000008

08000b7c <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
  if(APP_FLAG(SET_CONNECTABLE))
 8000b82:	4b3c      	ldr	r3, [pc, #240]	; (8000c74 <User_Process+0xf8>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d008      	beq.n	8000ba0 <User_Process+0x24>
  {
    Connection_StateMachine();
 8000b8e:	f7ff fea5 	bl	80008dc <Connection_StateMachine>
    user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000b92:	2000      	movs	r0, #0
 8000b94:	f000 ff84 	bl	8001aa0 <BSP_PB_GetState>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	b2da      	uxtb	r2, r3
 8000b9c:	4b36      	ldr	r3, [pc, #216]	; (8000c78 <User_Process+0xfc>)
 8000b9e:	701a      	strb	r2, [r3, #0]
  }

  if (device_role == SLAVE_ROLE) {
 8000ba0:	4b36      	ldr	r3, [pc, #216]	; (8000c7c <User_Process+0x100>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d118      	bne.n	8000bda <User_Process+0x5e>
    if (APP_FLAG(CONNECTED)) {
 8000ba8:	4b32      	ldr	r3, [pc, #200]	; (8000c74 <User_Process+0xf8>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d012      	beq.n	8000bda <User_Process+0x5e>
      if ((mtu_exchanged == 0) && (mtu_exchanged_wait == 0))
 8000bb4:	4b32      	ldr	r3, [pc, #200]	; (8000c80 <User_Process+0x104>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d10e      	bne.n	8000bda <User_Process+0x5e>
 8000bbc:	4b31      	ldr	r3, [pc, #196]	; (8000c84 <User_Process+0x108>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d10a      	bne.n	8000bda <User_Process+0x5e>
      {
        PRINT_DBG("ROLE SLAVE (mtu_exchanged %d, mtu_exchanged_wait %d)\r\n",
                  mtu_exchanged, mtu_exchanged_wait);

        mtu_exchanged_wait = 1;
 8000bc4:	4b2f      	ldr	r3, [pc, #188]	; (8000c84 <User_Process+0x108>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
        uint8_t ret = aci_gatt_exchange_config(connection_handle);
 8000bca:	4b2f      	ldr	r3, [pc, #188]	; (8000c88 <User_Process+0x10c>)
 8000bcc:	881b      	ldrh	r3, [r3, #0]
 8000bce:	b29b      	uxth	r3, r3
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f005 f995 	bl	8005f00 <aci_gatt_exchange_config>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	70fb      	strb	r3, [r7, #3]
      }
    }
  }

  /* Check if the user has pushed the button */
  if (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state)
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f000 ff60 	bl	8001aa0 <BSP_PB_GetState>
 8000be0:	4602      	mov	r2, r0
 8000be2:	4b25      	ldr	r3, [pc, #148]	; (8000c78 <User_Process+0xfc>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	bf0c      	ite	eq
 8000bea:	2301      	moveq	r3, #1
 8000bec:	2300      	movne	r3, #0
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d137      	bne.n	8000c64 <User_Process+0xe8>
  {
    BSP_LED_On(LED2);
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f000 fe7f 	bl	80018f8 <BSP_LED_On>
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);
 8000bfa:	bf00      	nop
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 ff4f 	bl	8001aa0 <BSP_PB_GetState>
 8000c02:	4602      	mov	r2, r0
 8000c04:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <User_Process+0xfc>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	bf0c      	ite	eq
 8000c0c:	2301      	moveq	r3, #1
 8000c0e:	2300      	movne	r3, #0
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d0f2      	beq.n	8000bfc <User_Process+0x80>

    if(APP_FLAG(CONNECTED) && APP_FLAG(NOTIFICATIONS_ENABLED)){
 8000c16:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <User_Process+0xf8>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d020      	beq.n	8000c64 <User_Process+0xe8>
 8000c22:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <User_Process+0xf8>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d01a      	beq.n	8000c64 <User_Process+0xe8>
      /* Send a toggle command to the remote device */
      uint8_t* data_ptr = BLUENRG_au8DataBuffer;
 8000c2e:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <User_Process+0x110>)
 8000c30:	607b      	str	r3, [r7, #4]
      uint8_t  curr_len = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	70bb      	strb	r3, [r7, #2]

      while (data_ptr < (BLUENRG_au8DataBuffer + sizeof(BLUENRG_au8DataBuffer)))
 8000c36:	e011      	b.n	8000c5c <User_Process+0xe0>
      {
        /* if data to send are greater than the max char value length, send them in chunks */
        curr_len = ((BLUENRG_au8DataBuffer + sizeof(BLUENRG_au8DataBuffer) - data_ptr) > write_char_len) ? (write_char_len) : (BLUENRG_au8DataBuffer + sizeof(BLUENRG_au8DataBuffer) - data_ptr);
 8000c38:	4a15      	ldr	r2, [pc, #84]	; (8000c90 <User_Process+0x114>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	4a15      	ldr	r2, [pc, #84]	; (8000c94 <User_Process+0x118>)
 8000c40:	8812      	ldrh	r2, [r2, #0]
 8000c42:	4293      	cmp	r3, r2
 8000c44:	bfa8      	it	ge
 8000c46:	4613      	movge	r3, r2
 8000c48:	70bb      	strb	r3, [r7, #2]
        sendData(data_ptr, curr_len);
 8000c4a:	78bb      	ldrb	r3, [r7, #2]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f7ff fc82 	bl	8000558 <sendData>
        data_ptr += curr_len;
 8000c54:	78bb      	ldrb	r3, [r7, #2]
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	607b      	str	r3, [r7, #4]
      while (data_ptr < (BLUENRG_au8DataBuffer + sizeof(BLUENRG_au8DataBuffer)))
 8000c5c:	4a0c      	ldr	r2, [pc, #48]	; (8000c90 <User_Process+0x114>)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d3e9      	bcc.n	8000c38 <User_Process+0xbc>
      }
    }
  }
  BSP_LED_Off(LED2);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f000 fe5d 	bl	8001924 <BSP_LED_Off>

}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000000 	.word	0x20000000
 8000c78:	200000b4 	.word	0x200000b4
 8000c7c:	20000004 	.word	0x20000004
 8000c80:	200000d4 	.word	0x200000d4
 8000c84:	200000d5 	.word	0x200000d5
 8000c88:	200000cc 	.word	0x200000cc
 8000c8c:	200000d8 	.word	0x200000d8
 8000c90:	200000da 	.word	0x200000da
 8000c94:	20000006 	.word	0x20000006

08000c98 <aci_gap_proc_complete_event>:
 *******************************************************************************/
void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[])
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	71fb      	strb	r3, [r7, #7]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	71bb      	strb	r3, [r7, #6]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	717b      	strb	r3, [r7, #5]
  if (Procedure_Code == GAP_GENERAL_DISCOVERY_PROC)
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d119      	bne.n	8000ce6 <aci_gap_proc_complete_event+0x4e>
  {
    /* gap procedure complete has been raised as consequence of a GAP
       terminate procedure done after a device found event during the discovery procedure */
    if (discovery.do_connect == TRUE)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cb4:	78db      	ldrb	r3, [r3, #3]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d10c      	bne.n	8000cd4 <aci_gap_proc_complete_event+0x3c>
    {
      discovery.do_connect = FALSE;
 8000cba:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	70da      	strb	r2, [r3, #3]
      discovery.check_disc_proc_timer = FALSE;
 8000cc0:	4b0c      	ldr	r3, [pc, #48]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
      discovery.startTime = 0;
 8000cc6:	4b0b      	ldr	r3, [pc, #44]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	605a      	str	r2, [r3, #4]
      /* discovery procedure has been completed and no device found:
         go to discovery mode */
      discovery.device_state = DO_DIRECT_CONNECTION_PROC;
 8000ccc:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cce:	2208      	movs	r2, #8
 8000cd0:	821a      	strh	r2, [r3, #16]
      discovery.check_disc_proc_timer = FALSE;
      discovery.startTime = 0;
      discovery.device_state = ENTER_DISCOVERY_MODE;
    }
  }
}
 8000cd2:	e008      	b.n	8000ce6 <aci_gap_proc_complete_event+0x4e>
      discovery.check_disc_proc_timer = FALSE;
 8000cd4:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	701a      	strb	r2, [r3, #0]
      discovery.startTime = 0;
 8000cda:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	605a      	str	r2, [r3, #4]
      discovery.device_state = ENTER_DISCOVERY_MODE;
 8000ce0:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <aci_gap_proc_complete_event+0x5c>)
 8000ce2:	2210      	movs	r2, #16
 8000ce4:	821a      	strh	r2, [r3, #16]
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	200000b8 	.word	0x200000b8

08000cf8 <hci_le_connection_complete_event>:
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)

{
 8000cf8:	b490      	push	{r4, r7}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4608      	mov	r0, r1
 8000d02:	4611      	mov	r1, r2
 8000d04:	461a      	mov	r2, r3
 8000d06:	4623      	mov	r3, r4
 8000d08:	71fb      	strb	r3, [r7, #7]
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80bb      	strh	r3, [r7, #4]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	71bb      	strb	r3, [r7, #6]
 8000d12:	4613      	mov	r3, r2
 8000d14:	70fb      	strb	r3, [r7, #3]
  /* Set the exit state for the Connection state machine: APP_FLAG_CLEAR(SET_CONNECTABLE); */
  APP_FLAG_CLEAR(SET_CONNECTABLE);
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <hci_le_connection_complete_event+0x78>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d1e:	4a14      	ldr	r2, [pc, #80]	; (8000d70 <hci_le_connection_complete_event+0x78>)
 8000d20:	6013      	str	r3, [r2, #0]
  discovery.check_disc_proc_timer = FALSE;
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <hci_le_connection_complete_event+0x7c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
  discovery.check_disc_mode_timer = FALSE;
 8000d28:	4b12      	ldr	r3, [pc, #72]	; (8000d74 <hci_le_connection_complete_event+0x7c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	705a      	strb	r2, [r3, #1]
  discovery.startTime = 0;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <hci_le_connection_complete_event+0x7c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	605a      	str	r2, [r3, #4]

  connection_handle = Connection_Handle;
 8000d34:	4a10      	ldr	r2, [pc, #64]	; (8000d78 <hci_le_connection_complete_event+0x80>)
 8000d36:	88bb      	ldrh	r3, [r7, #4]
 8000d38:	8013      	strh	r3, [r2, #0]

  APP_FLAG_SET(CONNECTED);
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <hci_le_connection_complete_event+0x78>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d42:	4a0b      	ldr	r2, [pc, #44]	; (8000d70 <hci_le_connection_complete_event+0x78>)
 8000d44:	6013      	str	r3, [r2, #0]
  discovery.device_state = INIT_STATE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <hci_le_connection_complete_event+0x7c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	821a      	strh	r2, [r3, #16]

  /* store device role */
  device_role = Role;
 8000d4c:	4a0b      	ldr	r2, [pc, #44]	; (8000d7c <hci_le_connection_complete_event+0x84>)
 8000d4e:	79bb      	ldrb	r3, [r7, #6]
 8000d50:	7013      	strb	r3, [r2, #0]

  PRINT_DBG("Connection Complete with peer address: ");
  for (uint8_t i=5; i>0; i--)
 8000d52:	2305      	movs	r3, #5
 8000d54:	73fb      	strb	r3, [r7, #15]
 8000d56:	e002      	b.n	8000d5e <hci_le_connection_complete_event+0x66>
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	73fb      	strb	r3, [r7, #15]
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1f9      	bne.n	8000d58 <hci_le_connection_complete_event+0x60>
  {
    PRINT_DBG("%02X-", Peer_Address[i]);
  }
  PRINT_DBG("%02X\r\n", Peer_Address[0]);

}/* end hci_le_connection_complete_event() */
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc90      	pop	{r4, r7}
 8000d6e:	4770      	bx	lr
 8000d70:	20000000 	.word	0x20000000
 8000d74:	200000b8 	.word	0x200000b8
 8000d78:	200000cc 	.word	0x200000cc
 8000d7c:	20000004 	.word	0x20000004

08000d80 <hci_disconnection_complete_event>:
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	80bb      	strh	r3, [r7, #4]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	71bb      	strb	r3, [r7, #6]
  APP_FLAG_CLEAR(CONNECTED);
 8000d92:	4b1b      	ldr	r3, [pc, #108]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d9a:	4a19      	ldr	r2, [pc, #100]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000d9c:	6013      	str	r3, [r2, #0]
  /* Make the device connectable again. */
  APP_FLAG_SET(SET_CONNECTABLE);
 8000d9e:	4b18      	ldr	r3, [pc, #96]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000da6:	4a16      	ldr	r2, [pc, #88]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000da8:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(NOTIFICATIONS_ENABLED);
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000db2:	4a13      	ldr	r2, [pc, #76]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000db4:	6013      	str	r3, [r2, #0]

  APP_FLAG_CLEAR(START_READ_TX_CHAR_HANDLE);
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000dbe:	4a10      	ldr	r2, [pc, #64]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000dc0:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(END_READ_TX_CHAR_HANDLE);
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000dca:	4a0d      	ldr	r2, [pc, #52]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000dcc:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(START_READ_RX_CHAR_HANDLE);
 8000dce:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000dd8:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(END_READ_RX_CHAR_HANDLE);
 8000dda:	4b09      	ldr	r3, [pc, #36]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000de2:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000de4:	6013      	str	r3, [r2, #0]
  APP_FLAG_CLEAR(TX_BUFFER_FULL);
 8000de6:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000dee:	4a04      	ldr	r2, [pc, #16]	; (8000e00 <hci_disconnection_complete_event+0x80>)
 8000df0:	6013      	str	r3, [r2, #0]

  PRINT_DBG("Disconnection with reason: 0x%02X\r\n", Reason);
  Reset_DiscoveryContext();
 8000df2:	f7ff fc3b 	bl	800066c <Reset_DiscoveryContext>

}/* end hci_disconnection_complete_event() */
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000000 	.word	0x20000000

08000e04 <hci_le_advertising_report_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[])
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	6039      	str	r1, [r7, #0]
 8000e0e:	71fb      	strb	r3, [r7, #7]
  /* Advertising_Report contains all the expected parameters */
  uint8_t evt_type = Advertising_Report[0].Event_Type ;
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	75fb      	strb	r3, [r7, #23]
  uint8_t data_length = Advertising_Report[0].Length_Data;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	7a1b      	ldrb	r3, [r3, #8]
 8000e1a:	75bb      	strb	r3, [r7, #22]
  uint8_t bdaddr_type = Advertising_Report[0].Address_Type;
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	785b      	ldrb	r3, [r3, #1]
 8000e20:	757b      	strb	r3, [r7, #21]
  uint8_t bdaddr[6];

  BLUENRG_memcpy(bdaddr, Advertising_Report[0].Address,6);
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	1c9a      	adds	r2, r3, #2
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	6810      	ldr	r0, [r2, #0]
 8000e2c:	6018      	str	r0, [r3, #0]
 8000e2e:	8892      	ldrh	r2, [r2, #4]
 8000e30:	809a      	strh	r2, [r3, #4]

  /* BLE PeriperalApp device not yet found: check current device found */
  if (!(discovery.is_device_found))
 8000e32:	4b17      	ldr	r3, [pc, #92]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e34:	789b      	ldrb	r3, [r3, #2]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d126      	bne.n	8000e88 <hci_le_advertising_report_event+0x84>
  {
    /* BLE PeriperalApp device not yet found: check current device found */
    if ((evt_type == ADV_IND) && Find_DeviceName(data_length, Advertising_Report[0].Data))
 8000e3a:	7dfb      	ldrb	r3, [r7, #23]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d123      	bne.n	8000e88 <hci_le_advertising_report_event+0x84>
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	68da      	ldr	r2, [r3, #12]
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fc9b 	bl	8000784 <Find_DeviceName>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d019      	beq.n	8000e88 <hci_le_advertising_report_event+0x84>
    {
      discovery.is_device_found = TRUE;
 8000e54:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	709a      	strb	r2, [r3, #2]
      discovery.do_connect = TRUE;
 8000e5a:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	70da      	strb	r2, [r3, #3]
      discovery.check_disc_proc_timer = FALSE;
 8000e60:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
      discovery.check_disc_mode_timer = FALSE;
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	705a      	strb	r2, [r3, #1]
      /* store first device found:  address type and address value */
      discovery.device_found_address_type = bdaddr_type;
 8000e6c:	4a08      	ldr	r2, [pc, #32]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e6e:	7d7b      	ldrb	r3, [r7, #21]
 8000e70:	7213      	strb	r3, [r2, #8]
      BLUENRG_memcpy(discovery.device_found_address, bdaddr, 6);
 8000e72:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e74:	3309      	adds	r3, #9
 8000e76:	f107 020c 	add.w	r2, r7, #12
 8000e7a:	6810      	ldr	r0, [r2, #0]
 8000e7c:	6018      	str	r0, [r3, #0]
 8000e7e:	8892      	ldrh	r2, [r2, #4]
 8000e80:	809a      	strh	r2, [r3, #4]
      /* device is found: terminate discovery procedure */
      discovery.device_state = DO_TERMINATE_GAP_PROC;
 8000e82:	4b03      	ldr	r3, [pc, #12]	; (8000e90 <hci_le_advertising_report_event+0x8c>)
 8000e84:	2220      	movs	r2, #32
 8000e86:	821a      	strh	r2, [r3, #16]
      PRINT_DBG("Device found\r\n");
    }
  }
} /* hci_le_advertising_report_event() */
 8000e88:	bf00      	nop
 8000e8a:	3718      	adds	r7, #24
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	200000b8 	.word	0x200000b8

08000e94 <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4604      	mov	r4, r0
 8000e9c:	4608      	mov	r0, r1
 8000e9e:	4611      	mov	r1, r2
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	4623      	mov	r3, r4
 8000ea4:	80fb      	strh	r3, [r7, #6]
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	80bb      	strh	r3, [r7, #4]
 8000eaa:	460b      	mov	r3, r1
 8000eac:	807b      	strh	r3, [r7, #2]
 8000eae:	4613      	mov	r3, r2
 8000eb0:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_CB(Attr_Handle, Attr_Data_Length, Attr_Data);
 8000eb2:	883b      	ldrh	r3, [r7, #0]
 8000eb4:	b2d9      	uxtb	r1, r3
 8000eb6:	88bb      	ldrh	r3, [r7, #4]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fc96 	bl	80007ec <Attribute_Modified_CB>
} /* end aci_gatt_attribute_modified_event() */
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd90      	pop	{r4, r7, pc}

08000ec8 <aci_gatt_notification_event>:
 *******************************************************************************/
void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[])
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	81fb      	strh	r3, [r7, #14]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	81bb      	strh	r3, [r7, #12]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	72fb      	strb	r3, [r7, #11]
  if(Attribute_Handle == tx_handle+1)
 8000edc:	89ba      	ldrh	r2, [r7, #12]
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <aci_gatt_notification_event+0x34>)
 8000ee0:	881b      	ldrh	r3, [r3, #0]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d104      	bne.n	8000ef2 <aci_gatt_notification_event+0x2a>
  {
    receiveData(Attribute_Value, Attribute_Value_Length);
 8000ee8:	7afb      	ldrb	r3, [r7, #11]
 8000eea:	4619      	mov	r1, r3
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff fb9d 	bl	800062c <receiveData>
  }
} /* end aci_gatt_notification_event() */
 8000ef2:	bf00      	nop
 8000ef4:	3710      	adds	r7, #16
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200000ce 	.word	0x200000ce

08000f00 <aci_gatt_disc_read_char_by_uuid_resp_event>:
 *******************************************************************************/
void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[])
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	4603      	mov	r3, r0
 8000f0a:	81fb      	strh	r3, [r7, #14]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	81bb      	strh	r3, [r7, #12]
 8000f10:	4613      	mov	r3, r2
 8000f12:	72fb      	strb	r3, [r7, #11]
  PRINT_DBG("aci_gatt_disc_read_char_by_uuid_resp_event, Connection Handle: 0x%04X\r\n", Connection_Handle);
  if (APP_FLAG(START_READ_TX_CHAR_HANDLE) && !APP_FLAG(END_READ_TX_CHAR_HANDLE))
 8000f14:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d009      	beq.n	8000f34 <aci_gatt_disc_read_char_by_uuid_resp_event+0x34>
 8000f20:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d103      	bne.n	8000f34 <aci_gatt_disc_read_char_by_uuid_resp_event+0x34>
  {
    tx_handle = Attribute_Handle;
 8000f2c:	4a13      	ldr	r2, [pc, #76]	; (8000f7c <aci_gatt_disc_read_char_by_uuid_resp_event+0x7c>)
 8000f2e:	89bb      	ldrh	r3, [r7, #12]
 8000f30:	8013      	strh	r3, [r2, #0]
        BSP_LED_Toggle(LED2);
        HAL_Delay(250);
      }
    }
  }
} /* end aci_gatt_disc_read_char_by_uuid_resp_event() */
 8000f32:	e01d      	b.n	8000f70 <aci_gatt_disc_read_char_by_uuid_resp_event+0x70>
    if(APP_FLAG(START_READ_RX_CHAR_HANDLE) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
 8000f34:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d017      	beq.n	8000f70 <aci_gatt_disc_read_char_by_uuid_resp_event+0x70>
 8000f40:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <aci_gatt_disc_read_char_by_uuid_resp_event+0x78>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d111      	bne.n	8000f70 <aci_gatt_disc_read_char_by_uuid_resp_event+0x70>
      rx_handle = Attribute_Handle;
 8000f4c:	4a0c      	ldr	r2, [pc, #48]	; (8000f80 <aci_gatt_disc_read_char_by_uuid_resp_event+0x80>)
 8000f4e:	89bb      	ldrh	r3, [r7, #12]
 8000f50:	8013      	strh	r3, [r2, #0]
      for (uint8_t i=0; i<9; i++) {
 8000f52:	2300      	movs	r3, #0
 8000f54:	75fb      	strb	r3, [r7, #23]
 8000f56:	e008      	b.n	8000f6a <aci_gatt_disc_read_char_by_uuid_resp_event+0x6a>
        BSP_LED_Toggle(LED2);
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f000 fcf9 	bl	8001950 <BSP_LED_Toggle>
        HAL_Delay(250);
 8000f5e:	20fa      	movs	r0, #250	; 0xfa
 8000f60:	f001 f8ce 	bl	8002100 <HAL_Delay>
      for (uint8_t i=0; i<9; i++) {
 8000f64:	7dfb      	ldrb	r3, [r7, #23]
 8000f66:	3301      	adds	r3, #1
 8000f68:	75fb      	strb	r3, [r7, #23]
 8000f6a:	7dfb      	ldrb	r3, [r7, #23]
 8000f6c:	2b08      	cmp	r3, #8
 8000f6e:	d9f3      	bls.n	8000f58 <aci_gatt_disc_read_char_by_uuid_resp_event+0x58>
} /* end aci_gatt_disc_read_char_by_uuid_resp_event() */
 8000f70:	bf00      	nop
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	200000ce 	.word	0x200000ce
 8000f80:	200000d0 	.word	0x200000d0

08000f84 <aci_gatt_proc_complete_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	80fb      	strh	r3, [r7, #6]
 8000f90:	4613      	mov	r3, r2
 8000f92:	717b      	strb	r3, [r7, #5]
  if (APP_FLAG(START_READ_TX_CHAR_HANDLE) && !APP_FLAG(END_READ_TX_CHAR_HANDLE))
 8000f94:	4b15      	ldr	r3, [pc, #84]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d00c      	beq.n	8000fba <aci_gatt_proc_complete_event+0x36>
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d106      	bne.n	8000fba <aci_gatt_proc_complete_event+0x36>
  {
    APP_FLAG_SET(END_READ_TX_CHAR_HANDLE);
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fb6:	6013      	str	r3, [r2, #0]
    if (APP_FLAG(START_READ_RX_CHAR_HANDLE) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
    {
      APP_FLAG_SET(END_READ_RX_CHAR_HANDLE);
    }
  }
} /* end aci_gatt_proc_complete_event() */
 8000fb8:	e011      	b.n	8000fde <aci_gatt_proc_complete_event+0x5a>
    if (APP_FLAG(START_READ_RX_CHAR_HANDLE) && !APP_FLAG(END_READ_RX_CHAR_HANDLE))
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00b      	beq.n	8000fde <aci_gatt_proc_complete_event+0x5a>
 8000fc6:	4b09      	ldr	r3, [pc, #36]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d105      	bne.n	8000fde <aci_gatt_proc_complete_event+0x5a>
      APP_FLAG_SET(END_READ_RX_CHAR_HANDLE);
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fda:	4a04      	ldr	r2, [pc, #16]	; (8000fec <aci_gatt_proc_complete_event+0x68>)
 8000fdc:	6013      	str	r3, [r2, #0]
} /* end aci_gatt_proc_complete_event() */
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000000 	.word	0x20000000

08000ff0 <aci_gatt_tx_pool_available_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	460a      	mov	r2, r1
 8000ffa:	80fb      	strh	r3, [r7, #6]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	80bb      	strh	r3, [r7, #4]
  APP_FLAG_CLEAR(TX_BUFFER_FULL);
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <aci_gatt_tx_pool_available_event+0x28>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001008:	4a03      	ldr	r2, [pc, #12]	; (8001018 <aci_gatt_tx_pool_available_event+0x28>)
 800100a:	6013      	str	r3, [r2, #0]
} /* end aci_gatt_tx_pool_available_event() */
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	20000000 	.word	0x20000000

0800101c <aci_att_exchange_mtu_resp_event>:
 * Output         : See file bluenrg1_events.h
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	460a      	mov	r2, r1
 8001026:	80fb      	strh	r3, [r7, #6]
 8001028:	4613      	mov	r3, r2
 800102a:	80bb      	strh	r3, [r7, #4]
  PRINT_DBG("aci_att_exchange_mtu_resp_event: Server_RX_MTU=%d\r\n", Server_RX_MTU);

  if (Server_RX_MTU <= CLIENT_MAX_MTU_SIZE) {
 800102c:	88bb      	ldrh	r3, [r7, #4]
 800102e:	2b9e      	cmp	r3, #158	; 0x9e
 8001030:	d805      	bhi.n	800103e <aci_att_exchange_mtu_resp_event+0x22>
    write_char_len = Server_RX_MTU - 3;
 8001032:	88bb      	ldrh	r3, [r7, #4]
 8001034:	3b03      	subs	r3, #3
 8001036:	b29a      	uxth	r2, r3
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <aci_att_exchange_mtu_resp_event+0x58>)
 800103a:	801a      	strh	r2, [r3, #0]
 800103c:	e002      	b.n	8001044 <aci_att_exchange_mtu_resp_event+0x28>
  }
  else {
    write_char_len = CLIENT_MAX_MTU_SIZE - 3;
 800103e:	4b0d      	ldr	r3, [pc, #52]	; (8001074 <aci_att_exchange_mtu_resp_event+0x58>)
 8001040:	229b      	movs	r2, #155	; 0x9b
 8001042:	801a      	strh	r2, [r3, #0]
  }

  if ((mtu_exchanged_wait == 0) || ((mtu_exchanged_wait == 1))) {
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <aci_att_exchange_mtu_resp_event+0x5c>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <aci_att_exchange_mtu_resp_event+0x38>
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <aci_att_exchange_mtu_resp_event+0x5c>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d109      	bne.n	8001068 <aci_att_exchange_mtu_resp_event+0x4c>
    /**
     * The aci_att_exchange_mtu_resp_event is received also if the
     * aci_gatt_exchange_config is called by the other peer.
     * Here we manage this case.
     */
    if (mtu_exchanged_wait == 0) {
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <aci_att_exchange_mtu_resp_event+0x5c>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <aci_att_exchange_mtu_resp_event+0x46>
      mtu_exchanged_wait = 2;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <aci_att_exchange_mtu_resp_event+0x5c>)
 800105e:	2202      	movs	r2, #2
 8001060:	701a      	strb	r2, [r3, #0]
    }
    mtu_exchanged = 1;
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <aci_att_exchange_mtu_resp_event+0x60>)
 8001064:	2201      	movs	r2, #1
 8001066:	701a      	strb	r2, [r3, #0]
  }
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr
 8001074:	20000006 	.word	0x20000006
 8001078:	200000d5 	.word	0x200000d5
 800107c:	200000d4 	.word	0x200000d4

08001080 <Add_Sample_Service>:
* Description    : Add the 'Accelerometer' service.
* Input          : None
* Return         : Status.
*******************************************************************************/
uint8_t Add_Sample_Service(void)
{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b095      	sub	sp, #84	; 0x54
 8001084:	af06      	add	r7, sp, #24
  /**
   * Number of attribute records that can be added to this service
   * For this service it is given by:
   * 1 (fixed value) + 3 (for characteristic with CHAR_PROP_NOTIFY) + 2 (for characteristic with CHAR_PROP_WRITE)
   */
  uint8_t max_attribute_records = 1+3+2;
 8001086:	2306      	movs	r3, #6
 8001088:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */

  const uint8_t uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 800108c:	4b3a      	ldr	r3, [pc, #232]	; (8001178 <Add_Sample_Service+0xf8>)
 800108e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001092:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001094:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8001098:	4b38      	ldr	r3, [pc, #224]	; (800117c <Add_Sample_Service+0xfc>)
 800109a:	f107 0414 	add.w	r4, r7, #20
 800109e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 80010a4:	4b36      	ldr	r3, [pc, #216]	; (8001180 <Add_Sample_Service+0x100>)
 80010a6:	1d3c      	adds	r4, r7, #4
 80010a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80010ae:	4b35      	ldr	r3, [pc, #212]	; (8001184 <Add_Sample_Service+0x104>)
 80010b0:	461c      	mov	r4, r3
 80010b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE, max_attribute_records, &sampleServHandle);
 80010bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010c0:	4a31      	ldr	r2, [pc, #196]	; (8001188 <Add_Sample_Service+0x108>)
 80010c2:	9200      	str	r2, [sp, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	492f      	ldr	r1, [pc, #188]	; (8001184 <Add_Sample_Service+0x104>)
 80010c8:	2002      	movs	r0, #2
 80010ca:	f004 fd3b 	bl	8005b44 <aci_gatt_add_service>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 80010d4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d142      	bne.n	8001162 <Add_Sample_Service+0xe2>

  BLUENRG_memcpy(&char_uuid.Char_UUID_128, charUuidTX, 16);
 80010dc:	4b2b      	ldr	r3, [pc, #172]	; (800118c <Add_Sample_Service+0x10c>)
 80010de:	461c      	mov	r4, r3
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, &char_uuid, CHAR_VALUE_LENGTH, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 80010ea:	4b27      	ldr	r3, [pc, #156]	; (8001188 <Add_Sample_Service+0x108>)
 80010ec:	8818      	ldrh	r0, [r3, #0]
 80010ee:	4b28      	ldr	r3, [pc, #160]	; (8001190 <Add_Sample_Service+0x110>)
 80010f0:	9305      	str	r3, [sp, #20]
 80010f2:	2301      	movs	r3, #1
 80010f4:	9304      	str	r3, [sp, #16]
 80010f6:	2310      	movs	r3, #16
 80010f8:	9303      	str	r3, [sp, #12]
 80010fa:	2300      	movs	r3, #0
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2300      	movs	r3, #0
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	2310      	movs	r3, #16
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	233f      	movs	r3, #63	; 0x3f
 8001108:	4a20      	ldr	r2, [pc, #128]	; (800118c <Add_Sample_Service+0x10c>)
 800110a:	2102      	movs	r1, #2
 800110c:	f004 fdf0 	bl	8005cf0 <aci_gatt_add_char>
 8001110:	4603      	mov	r3, r0
 8001112:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
                16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001116:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800111a:	2b00      	cmp	r3, #0
 800111c:	d123      	bne.n	8001166 <Add_Sample_Service+0xe6>

  BLUENRG_memcpy(&char_uuid.Char_UUID_128, charUuidRX, 16);
 800111e:	4b1b      	ldr	r3, [pc, #108]	; (800118c <Add_Sample_Service+0x10c>)
 8001120:	461c      	mov	r4, r3
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001126:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, &char_uuid, CHAR_VALUE_LENGTH, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 800112a:	4b17      	ldr	r3, [pc, #92]	; (8001188 <Add_Sample_Service+0x108>)
 800112c:	8818      	ldrh	r0, [r3, #0]
 800112e:	4b19      	ldr	r3, [pc, #100]	; (8001194 <Add_Sample_Service+0x114>)
 8001130:	9305      	str	r3, [sp, #20]
 8001132:	2301      	movs	r3, #1
 8001134:	9304      	str	r3, [sp, #16]
 8001136:	2310      	movs	r3, #16
 8001138:	9303      	str	r3, [sp, #12]
 800113a:	2301      	movs	r3, #1
 800113c:	9302      	str	r3, [sp, #8]
 800113e:	2300      	movs	r3, #0
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	230c      	movs	r3, #12
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	233f      	movs	r3, #63	; 0x3f
 8001148:	4a10      	ldr	r2, [pc, #64]	; (800118c <Add_Sample_Service+0x10c>)
 800114a:	2102      	movs	r1, #2
 800114c:	f004 fdd0 	bl	8005cf0 <aci_gatt_add_char>
 8001150:	4603      	mov	r3, r0
 8001152:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
                16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001156:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800115a:	2b00      	cmp	r3, #0
 800115c:	d105      	bne.n	800116a <Add_Sample_Service+0xea>

  PRINT_DBG("Sample Service added.\r\nTX Char Handle %04X, RX Char Handle %04X\r\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS;
 800115e:	2300      	movs	r3, #0
 8001160:	e005      	b.n	800116e <Add_Sample_Service+0xee>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001162:	bf00      	nop
 8001164:	e002      	b.n	800116c <Add_Sample_Service+0xec>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 8001166:	bf00      	nop
 8001168:	e000      	b.n	800116c <Add_Sample_Service+0xec>
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800116a:	bf00      	nop

fail:
  PRINT_DBG("Error while adding Sample service.\r\n");
  return BLE_STATUS_ERROR ;
 800116c:	2347      	movs	r3, #71	; 0x47
}
 800116e:	4618      	mov	r0, r3
 8001170:	373c      	adds	r7, #60	; 0x3c
 8001172:	46bd      	mov	sp, r7
 8001174:	bd90      	pop	{r4, r7, pc}
 8001176:	bf00      	nop
 8001178:	08008868 	.word	0x08008868
 800117c:	08008878 	.word	0x08008878
 8001180:	08008888 	.word	0x08008888
 8001184:	200000e0 	.word	0x200000e0
 8001188:	200000da 	.word	0x200000da
 800118c:	200000f0 	.word	0x200000f0
 8001190:	200000dc 	.word	0x200000dc
 8001194:	200000de 	.word	0x200000de

08001198 <APP_UserEvtRx>:

void APP_UserEvtRx(void *pData)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b04      	cmp	r3, #4
 80011aa:	d163      	bne.n	8001274 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	3301      	adds	r3, #1
 80011b0:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b3e      	cmp	r3, #62	; 0x3e
 80011b8:	d11e      	bne.n	80011f8 <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	3302      	adds	r3, #2
 80011be:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
 80011c4:	e014      	b.n	80011f0 <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	492b      	ldr	r1, [pc, #172]	; (800127c <APP_UserEvtRx+0xe4>)
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d108      	bne.n	80011ea <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 80011d8:	4a28      	ldr	r2, [pc, #160]	; (800127c <APP_UserEvtRx+0xe4>)
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	4413      	add	r3, r2
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	3201      	adds	r2, #1
 80011e6:	4610      	mov	r0, r2
 80011e8:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3301      	adds	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	2b09      	cmp	r3, #9
 80011f4:	d9e7      	bls.n	80011c6 <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 80011f6:	e03d      	b.n	8001274 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2bff      	cmp	r3, #255	; 0xff
 80011fe:	d11e      	bne.n	800123e <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	3302      	adds	r3, #2
 8001204:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
 800120a:	e014      	b.n	8001236 <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	b29a      	uxth	r2, r3
 8001212:	491b      	ldr	r1, [pc, #108]	; (8001280 <APP_UserEvtRx+0xe8>)
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 800121a:	429a      	cmp	r2, r3
 800121c:	d108      	bne.n	8001230 <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 800121e:	4a18      	ldr	r2, [pc, #96]	; (8001280 <APP_UserEvtRx+0xe8>)
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4413      	add	r3, r2
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	3202      	adds	r2, #2
 800122c:	4610      	mov	r0, r2
 800122e:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	3301      	adds	r3, #1
 8001234:	61fb      	str	r3, [r7, #28]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	2b2a      	cmp	r3, #42	; 0x2a
 800123a:	d9e7      	bls.n	800120c <APP_UserEvtRx+0x74>
}
 800123c:	e01a      	b.n	8001274 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]
 8001242:	e014      	b.n	800126e <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	b29a      	uxth	r2, r3
 800124a:	490e      	ldr	r1, [pc, #56]	; (8001284 <APP_UserEvtRx+0xec>)
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8001252:	429a      	cmp	r2, r3
 8001254:	d108      	bne.n	8001268 <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8001256:	4a0b      	ldr	r2, [pc, #44]	; (8001284 <APP_UserEvtRx+0xec>)
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	4413      	add	r3, r2
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	3202      	adds	r2, #2
 8001264:	4610      	mov	r0, r2
 8001266:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	3301      	adds	r3, #1
 800126c:	61fb      	str	r3, [r7, #28]
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	2b06      	cmp	r3, #6
 8001272:	d9e7      	bls.n	8001244 <APP_UserEvtRx+0xac>
}
 8001274:	bf00      	nop
 8001276:	3720      	adds	r7, #32
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	0800893c 	.word	0x0800893c
 8001280:	0800898c 	.word	0x0800898c
 8001284:	08008904 	.word	0x08008904

08001288 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 800128c:	2006      	movs	r0, #6
 800128e:	f001 f876 	bl	800237e <HAL_NVIC_EnableIRQ>
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}

08001296 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 800129a:	2006      	movs	r0, #6
 800129c:	f001 f87d 	bl	800239a <HAL_NVIC_DisableIRQ>
}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ac:	4b22      	ldr	r3, [pc, #136]	; (8001338 <HCI_TL_SPI_Init+0x94>)
 80012ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b0:	4a21      	ldr	r2, [pc, #132]	; (8001338 <HCI_TL_SPI_Init+0x94>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b8:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <HCI_TL_SPI_Init+0x94>)
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80012c4:	2301      	movs	r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	4619      	mov	r1, r3
 80012d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012dc:	f001 f8d6 	bl	800248c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80012e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	4619      	mov	r1, r3
 80012f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012fc:	f001 f8c6 	bl	800248c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8001300:	2302      	movs	r3, #2
 8001302:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	4619      	mov	r1, r3
 8001316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131a:	f001 f8b7 	bl	800248c <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800131e:	2201      	movs	r2, #1
 8001320:	2102      	movs	r1, #2
 8001322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001326:	f001 fb67 	bl	80029f8 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 800132a:	f000 fd0d 	bl	8001d48 <BSP_SPI1_Init>
 800132e:	4603      	mov	r3, r0
}
 8001330:	4618      	mov	r0, r3
 8001332:	3720      	adds	r7, #32
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40021000 	.word	0x40021000

0800133c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001340:	2101      	movs	r1, #1
 8001342:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001346:	f001 fa4b 	bl	80027e0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800134a:	2102      	movs	r1, #2
 800134c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001350:	f001 fa46 	bl	80027e0 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001354:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800135c:	f001 fa40 	bl	80027e0 <HAL_GPIO_DeInit>
  return 0;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	bd80      	pop	{r7, pc}

08001366 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800136a:	2201      	movs	r2, #1
 800136c:	2102      	movs	r1, #2
 800136e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001372:	f001 fb41 	bl	80029f8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 7180 	mov.w	r1, #256	; 0x100
 800137c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001380:	f001 fb3a 	bl	80029f8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001384:	2005      	movs	r0, #5
 8001386:	f000 febb 	bl	8002100 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800138a:	2201      	movs	r2, #1
 800138c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001394:	f001 fb30 	bl	80029f8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001398:	2005      	movs	r0, #5
 800139a:	f000 feb1 	bl	8002100 <HAL_Delay>
  return 0;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	460b      	mov	r3, r1
 80013ae:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 80013b4:	2300      	movs	r3, #0
 80013b6:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80013b8:	4a32      	ldr	r2, [pc, #200]	; (8001484 <HCI_TL_SPI_Receive+0xe0>)
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013c2:	6018      	str	r0, [r3, #0]
 80013c4:	3304      	adds	r3, #4
 80013c6:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 80013c8:	f7ff ff65 	bl	8001296 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2102      	movs	r1, #2
 80013d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d4:	f001 fb10 	bl	80029f8 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80013d8:	f107 0108 	add.w	r1, r7, #8
 80013dc:	f107 0310 	add.w	r3, r7, #16
 80013e0:	2205      	movs	r2, #5
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fce0 	bl	8001da8 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80013e8:	7b3b      	ldrb	r3, [r7, #12]
 80013ea:	021b      	lsls	r3, r3, #8
 80013ec:	b21a      	sxth	r2, r3
 80013ee:	7afb      	ldrb	r3, [r7, #11]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80013f8:	8bfb      	ldrh	r3, [r7, #30]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d01e      	beq.n	800143c <HCI_TL_SPI_Receive+0x98>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 80013fe:	8bfa      	ldrh	r2, [r7, #30]
 8001400:	887b      	ldrh	r3, [r7, #2]
 8001402:	429a      	cmp	r2, r3
 8001404:	d901      	bls.n	800140a <HCI_TL_SPI_Receive+0x66>
    {
      byte_count = size;
 8001406:	887b      	ldrh	r3, [r7, #2]
 8001408:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 800140a:	2300      	movs	r3, #0
 800140c:	777b      	strb	r3, [r7, #29]
 800140e:	e010      	b.n	8001432 <HCI_TL_SPI_Receive+0x8e>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8001410:	f107 0116 	add.w	r1, r7, #22
 8001414:	f107 0317 	add.w	r3, r7, #23
 8001418:	2201      	movs	r2, #1
 800141a:	4618      	mov	r0, r3
 800141c:	f000 fcc4 	bl	8001da8 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8001420:	7f7b      	ldrb	r3, [r7, #29]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	7dba      	ldrb	r2, [r7, #22]
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 800142c:	7f7b      	ldrb	r3, [r7, #29]
 800142e:	3301      	adds	r3, #1
 8001430:	777b      	strb	r3, [r7, #29]
 8001432:	7f7b      	ldrb	r3, [r7, #29]
 8001434:	b29b      	uxth	r3, r3
 8001436:	8bfa      	ldrh	r2, [r7, #30]
 8001438:	429a      	cmp	r2, r3
 800143a:	d8e9      	bhi.n	8001410 <HCI_TL_SPI_Receive+0x6c>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 800143c:	f000 fe54 	bl	80020e8 <HAL_GetTick>
 8001440:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001442:	e007      	b.n	8001454 <HCI_TL_SPI_Receive+0xb0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8001444:	2101      	movs	r1, #1
 8001446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144a:	f001 fabd 	bl	80029c8 <HAL_GPIO_ReadPin>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d008      	beq.n	8001466 <HCI_TL_SPI_Receive+0xc2>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001454:	f000 fe48 	bl	80020e8 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001462:	d3ef      	bcc.n	8001444 <HCI_TL_SPI_Receive+0xa0>
 8001464:	e000      	b.n	8001468 <HCI_TL_SPI_Receive+0xc4>
      break;
 8001466:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8001468:	f7ff ff0e 	bl	8001288 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800146c:	2201      	movs	r2, #1
 800146e:	2102      	movs	r1, #2
 8001470:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001474:	f001 fac0 	bl	80029f8 <HAL_GPIO_WritePin>

  return len;
 8001478:	7f7b      	ldrb	r3, [r7, #29]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3720      	adds	r7, #32
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	08008898 	.word	0x08008898

08001488 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	; 0x28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	460b      	mov	r3, r1
 8001492:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001494:	4a41      	ldr	r2, [pc, #260]	; (800159c <HCI_TL_SPI_Send+0x114>)
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800149e:	6018      	str	r0, [r3, #0]
 80014a0:	3304      	adds	r3, #4
 80014a2:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80014a4:	f000 fe20 	bl	80020e8 <HAL_GetTick>
 80014a8:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 80014aa:	f7ff fef4 	bl	8001296 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 80014ae:	f000 fe1b 	bl	80020e8 <HAL_GetTick>
 80014b2:	61f8      	str	r0, [r7, #28]

    result = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2102      	movs	r1, #2
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c0:	f001 fa9a 	bl	80029f8 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 80014c4:	e00a      	b.n	80014dc <HCI_TL_SPI_Send+0x54>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 80014c6:	f000 fe0f 	bl	80020e8 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b64      	cmp	r3, #100	; 0x64
 80014d2:	d903      	bls.n	80014dc <HCI_TL_SPI_Send+0x54>
      {
        result = -3;
 80014d4:	f06f 0302 	mvn.w	r3, #2
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80014da:	e004      	b.n	80014e6 <HCI_TL_SPI_Send+0x5e>
    while(!IsDataAvailable())
 80014dc:	f000 f862 	bl	80015a4 <IsDataAvailable>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0ef      	beq.n	80014c6 <HCI_TL_SPI_Send+0x3e>
      }
    }
    if(result == -3)
 80014e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e8:	f113 0f03 	cmn.w	r3, #3
 80014ec:	d106      	bne.n	80014fc <HCI_TL_SPI_Send+0x74>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80014ee:	2201      	movs	r2, #1
 80014f0:	2102      	movs	r1, #2
 80014f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014f6:	f001 fa7f 	bl	80029f8 <HAL_GPIO_WritePin>
      break;
 80014fa:	e031      	b.n	8001560 <HCI_TL_SPI_Send+0xd8>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80014fc:	f107 010c 	add.w	r1, r7, #12
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	2205      	movs	r2, #5
 8001506:	4618      	mov	r0, r3
 8001508:	f000 fc4e 	bl	8001da8 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 800150c:	7bbb      	ldrb	r3, [r7, #14]
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	b21a      	sxth	r2, r3
 8001512:	7b7b      	ldrb	r3, [r7, #13]
 8001514:	b21b      	sxth	r3, r3
 8001516:	4313      	orrs	r3, r2
 8001518:	b21b      	sxth	r3, r3
 800151a:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 800151c:	8b7a      	ldrh	r2, [r7, #26]
 800151e:	887b      	ldrh	r3, [r7, #2]
 8001520:	429a      	cmp	r2, r3
 8001522:	d306      	bcc.n	8001532 <HCI_TL_SPI_Send+0xaa>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8001524:	887b      	ldrh	r3, [r7, #2]
 8001526:	461a      	mov	r2, r3
 8001528:	491d      	ldr	r1, [pc, #116]	; (80015a0 <HCI_TL_SPI_Send+0x118>)
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 fc3c 	bl	8001da8 <BSP_SPI1_SendRecv>
 8001530:	e002      	b.n	8001538 <HCI_TL_SPI_Send+0xb0>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8001532:	f06f 0301 	mvn.w	r3, #1
 8001536:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001538:	2201      	movs	r2, #1
 800153a:	2102      	movs	r1, #2
 800153c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001540:	f001 fa5a 	bl	80029f8 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001544:	f000 fdd0 	bl	80020e8 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	6a3b      	ldr	r3, [r7, #32]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b64      	cmp	r3, #100	; 0x64
 8001550:	d903      	bls.n	800155a <HCI_TL_SPI_Send+0xd2>
    {
      result = -3;
 8001552:	f06f 0302 	mvn.w	r3, #2
 8001556:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8001558:	e002      	b.n	8001560 <HCI_TL_SPI_Send+0xd8>
    }
  } while(result < 0);
 800155a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155c:	2b00      	cmp	r3, #0
 800155e:	dba6      	blt.n	80014ae <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 8001560:	f000 fdc2 	bl	80020e8 <HAL_GetTick>
 8001564:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001566:	e007      	b.n	8001578 <HCI_TL_SPI_Send+0xf0>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8001568:	2101      	movs	r1, #1
 800156a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156e:	f001 fa2b 	bl	80029c8 <HAL_GPIO_ReadPin>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d008      	beq.n	800158a <HCI_TL_SPI_Send+0x102>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8001578:	f000 fdb6 	bl	80020e8 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	6a3b      	ldr	r3, [r7, #32]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001586:	d3ef      	bcc.n	8001568 <HCI_TL_SPI_Send+0xe0>
 8001588:	e000      	b.n	800158c <HCI_TL_SPI_Send+0x104>
      break;
 800158a:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 800158c:	f7ff fe7c 	bl	8001288 <HCI_TL_SPI_Enable_IRQ>

  return result;
 8001590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001592:	4618      	mov	r0, r3
 8001594:	3728      	adds	r7, #40	; 0x28
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	080088a0 	.word	0x080088a0
 80015a0:	20000108 	.word	0x20000108

080015a4 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80015a8:	2101      	movs	r1, #1
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ae:	f001 fa0b 	bl	80029c8 <HAL_GPIO_ReadPin>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	bf0c      	ite	eq
 80015b8:	2301      	moveq	r3, #1
 80015ba:	2300      	movne	r3, #0
 80015bc:	b2db      	uxtb	r3, r3
}
 80015be:	4618      	mov	r0, r3
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <hci_tl_lowlevel_init+0x54>)
 80015cc:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80015ce:	4b13      	ldr	r3, [pc, #76]	; (800161c <hci_tl_lowlevel_init+0x58>)
 80015d0:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <hci_tl_lowlevel_init+0x5c>)
 80015d4:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80015d6:	4b13      	ldr	r3, [pc, #76]	; (8001624 <hci_tl_lowlevel_init+0x60>)
 80015d8:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80015da:	4b13      	ldr	r3, [pc, #76]	; (8001628 <hci_tl_lowlevel_init+0x64>)
 80015dc:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <hci_tl_lowlevel_init+0x68>)
 80015e0:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	4618      	mov	r0, r3
 80015e6:	f006 fbc7 	bl	8007d78 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80015ea:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
 80015ee:	4810      	ldr	r0, [pc, #64]	; (8001630 <hci_tl_lowlevel_init+0x6c>)
 80015f0:	f000 ff07 	bl	8002402 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80015f4:	4a0f      	ldr	r2, [pc, #60]	; (8001634 <hci_tl_lowlevel_init+0x70>)
 80015f6:	2100      	movs	r1, #0
 80015f8:	480d      	ldr	r0, [pc, #52]	; (8001630 <hci_tl_lowlevel_init+0x6c>)
 80015fa:	f000 fee8 	bl	80023ce <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2100      	movs	r1, #0
 8001602:	2006      	movs	r0, #6
 8001604:	f000 fe9f 	bl	8002346 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001608:	2006      	movs	r0, #6
 800160a:	f000 feb8 	bl	800237e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800160e:	bf00      	nop
 8001610:	3720      	adds	r7, #32
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	080012a5 	.word	0x080012a5
 800161c:	0800133d 	.word	0x0800133d
 8001620:	08001489 	.word	0x08001489
 8001624:	080013a5 	.word	0x080013a5
 8001628:	08001367 	.word	0x08001367
 800162c:	08001de9 	.word	0x08001de9
 8001630:	20000100 	.word	0x20000100
 8001634:	08001639 	.word	0x08001639

08001638 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800163c:	e005      	b.n	800164a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800163e:	2000      	movs	r0, #0
 8001640:	f006 fcfe 	bl	8008040 <hci_notify_asynch_evt>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d105      	bne.n	8001656 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800164a:	f7ff ffab 	bl	80015a4 <IsDataAvailable>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1f4      	bne.n	800163e <hci_tl_lowlevel_isr+0x6>
 8001654:	e000      	b.n	8001658 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001656:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001658:	bd80      	pop	{r7, pc}

0800165a <main>:

void SystemClock_Config(void);
static void MX_GPIO_Init(void);

int main(void)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	af00      	add	r7, sp, #0
 
  HAL_Init();
 800165e:	f000 fcd3 	bl	8002008 <HAL_Init>
  SystemClock_Config();
 8001662:	f000 f807 	bl	8001674 <SystemClock_Config>

  MX_GPIO_Init();
 8001666:	f000 f857 	bl	8001718 <MX_GPIO_Init>
  MX_BlueNRG_2_Init();
 800166a:	f7fe ff55 	bl	8000518 <MX_BlueNRG_2_Init>

  while (1)
  {
    MX_BlueNRG_2_Process();
 800166e:	f7fe ff6b 	bl	8000548 <MX_BlueNRG_2_Process>
 8001672:	e7fc      	b.n	800166e <main+0x14>

08001674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b096      	sub	sp, #88	; 0x58
 8001678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	2244      	movs	r2, #68	; 0x44
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f007 f805 	bl	8008692 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001688:	463b      	mov	r3, r7
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001696:	f44f 7000 	mov.w	r0, #512	; 0x200
 800169a:	f001 f9ed 	bl	8002a78 <HAL_PWREx_ControlVoltageScaling>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80016a4:	f000 f8ae 	bl	8001804 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016a8:	2302      	movs	r3, #2
 80016aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016b2:	2310      	movs	r3, #16
 80016b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016b6:	2302      	movs	r3, #2
 80016b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016ba:	2302      	movs	r3, #2
 80016bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016be:	2301      	movs	r3, #1
 80016c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 80016c2:	2308      	movs	r3, #8
 80016c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016c6:	2307      	movs	r3, #7
 80016c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016ca:	2302      	movs	r3, #2
 80016cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016ce:	2302      	movs	r3, #2
 80016d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4618      	mov	r0, r3
 80016d8:	f001 fa24 	bl	8002b24 <HAL_RCC_OscConfig>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80016e2:	f000 f88f 	bl	8001804 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e6:	230f      	movs	r3, #15
 80016e8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ea:	2303      	movs	r3, #3
 80016ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016f6:	2300      	movs	r3, #0
 80016f8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80016fa:	463b      	mov	r3, r7
 80016fc:	2103      	movs	r1, #3
 80016fe:	4618      	mov	r0, r3
 8001700:	f001 fdf8 	bl	80032f4 <HAL_RCC_ClockConfig>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800170a:	f000 f87b 	bl	8001804 <Error_Handler>
  }
}
 800170e:	bf00      	nop
 8001710:	3758      	adds	r7, #88	; 0x58
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08a      	sub	sp, #40	; 0x28
 800171c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171e:	f107 0314 	add.w	r3, r7, #20
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172e:	4b34      	ldr	r3, [pc, #208]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001732:	4a33      	ldr	r2, [pc, #204]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	64d3      	str	r3, [r2, #76]	; 0x4c
 800173a:	4b31      	ldr	r3, [pc, #196]	; (8001800 <MX_GPIO_Init+0xe8>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	f003 0304 	and.w	r3, r3, #4
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001746:	4b2e      	ldr	r3, [pc, #184]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	4a2d      	ldr	r2, [pc, #180]	; (8001800 <MX_GPIO_Init+0xe8>)
 800174c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001750:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800175e:	4b28      	ldr	r3, [pc, #160]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	4a27      	ldr	r2, [pc, #156]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800176a:	4b25      	ldr	r3, [pc, #148]	; (8001800 <MX_GPIO_Init+0xe8>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001776:	4b22      	ldr	r3, [pc, #136]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800177a:	4a21      	ldr	r2, [pc, #132]	; (8001800 <MX_GPIO_Init+0xe8>)
 800177c:	f043 0302 	orr.w	r3, r3, #2
 8001780:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001782:	4b1f      	ldr	r3, [pc, #124]	; (8001800 <MX_GPIO_Init+0xe8>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 7181 	mov.w	r1, #258	; 0x102
 8001794:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001798:	f001 f92e 	bl	80029f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800179c:	2301      	movs	r3, #1
 800179e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017a0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	4619      	mov	r1, r3
 80017b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017b4:	f000 fe6a 	bl	800248c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 80017b8:	f44f 7381 	mov.w	r3, #258	; 0x102
 80017bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017be:	2301      	movs	r3, #1
 80017c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c6:	2300      	movs	r3, #0
 80017c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4619      	mov	r1, r3
 80017d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d4:	f000 fe5a 	bl	800248c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2100      	movs	r1, #0
 80017dc:	2006      	movs	r0, #6
 80017de:	f000 fdb2 	bl	8002346 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017e2:	2006      	movs	r0, #6
 80017e4:	f000 fdcb 	bl	800237e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017e8:	2200      	movs	r2, #0
 80017ea:	2100      	movs	r1, #0
 80017ec:	2028      	movs	r0, #40	; 0x28
 80017ee:	f000 fdaa 	bl	8002346 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017f2:	2028      	movs	r0, #40	; 0x28
 80017f4:	f000 fdc3 	bl	800237e <HAL_NVIC_EnableIRQ>

}
 80017f8:	bf00      	nop
 80017fa:	3728      	adds	r7, #40	; 0x28
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000

08001804 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001808:	b672      	cpsid	i
}
 800180a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800180c:	e7fe      	b.n	800180c <Error_Handler+0x8>
	...

08001810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <HAL_MspInit+0x44>)
 8001818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_MspInit+0x44>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6613      	str	r3, [r2, #96]	; 0x60
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <HAL_MspInit+0x44>)
 8001824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800182e:	4b09      	ldr	r3, [pc, #36]	; (8001854 <HAL_MspInit+0x44>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001832:	4a08      	ldr	r2, [pc, #32]	; (8001854 <HAL_MspInit+0x44>)
 8001834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001838:	6593      	str	r3, [r2, #88]	; 0x58
 800183a:	4b06      	ldr	r3, [pc, #24]	; (8001854 <HAL_MspInit+0x44>)
 800183c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001842:	603b      	str	r3, [r7, #0]
 8001844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000

08001858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800185c:	e7fe      	b.n	800185c <NMI_Handler+0x4>

0800185e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <HardFault_Handler+0x4>

08001864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <MemManage_Handler+0x4>

0800186a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186e:	e7fe      	b.n	800186e <BusFault_Handler+0x4>

08001870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <UsageFault_Handler+0x4>

08001876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a4:	f000 fc0c 	bl	80020c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}

080018ac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80018b0:	4802      	ldr	r0, [pc, #8]	; (80018bc <EXTI0_IRQHandler+0x10>)
 80018b2:	f000 fdbb 	bl	800242c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000100 	.word	0x20000100

080018c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 80018c4:	4802      	ldr	r0, [pc, #8]	; (80018d0 <EXTI15_10_IRQHandler+0x10>)
 80018c6:	f000 fdb1 	bl	800242c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000024 	.word	0x20000024

080018d4 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <BSP_LED_Init+0x20>)
 80018e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e6:	4798      	blx	r3
  return BSP_ERROR_NONE;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	080088a8 	.word	0x080088a8

080018f8 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	4a06      	ldr	r2, [pc, #24]	; (8001920 <BSP_LED_On+0x28>)
 8001906:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800190a:	2120      	movs	r1, #32
 800190c:	2201      	movs	r2, #1
 800190e:	4618      	mov	r0, r3
 8001910:	f001 f872 	bl	80029f8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	2000001c 	.word	0x2000001c

08001924 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	4a06      	ldr	r2, [pc, #24]	; (800194c <BSP_LED_Off+0x28>)
 8001932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001936:	2120      	movs	r1, #32
 8001938:	2200      	movs	r2, #0
 800193a:	4618      	mov	r0, r3
 800193c:	f001 f85c 	bl	80029f8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	2000001c 	.word	0x2000001c

08001950 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	4a06      	ldr	r2, [pc, #24]	; (8001978 <BSP_LED_Toggle+0x28>)
 800195e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001962:	2220      	movs	r2, #32
 8001964:	4611      	mov	r1, r2
 8001966:	4618      	mov	r0, r3
 8001968:	f001 f85e 	bl	8002a28 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	2000001c 	.word	0x2000001c

0800197c <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <LED_USER_GPIO_Init+0x78>)
 8001984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001986:	4a1b      	ldr	r2, [pc, #108]	; (80019f4 <LED_USER_GPIO_Init+0x78>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <LED_USER_GPIO_Init+0x78>)
 8001990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199a:	f107 030c 	add.w	r3, r7, #12
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019aa:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <LED_USER_GPIO_Init+0x78>)
 80019ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ae:	4a11      	ldr	r2, [pc, #68]	; (80019f4 <LED_USER_GPIO_Init+0x78>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <LED_USER_GPIO_Init+0x78>)
 80019b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2120      	movs	r1, #32
 80019c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ca:	f001 f815 	bl	80029f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 80019ce:	2320      	movs	r3, #32
 80019d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 80019de:	f107 030c 	add.w	r3, r7, #12
 80019e2:	4619      	mov	r1, r3
 80019e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019e8:	f000 fd50 	bl	800248c <HAL_GPIO_Init>

}
 80019ec:	bf00      	nop
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40021000 	.word	0x40021000

080019f8 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	460a      	mov	r2, r1
 8001a02:	71fb      	strb	r3, [r7, #7]
 8001a04:	4613      	mov	r3, r2
 8001a06:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	4a1f      	ldr	r2, [pc, #124]	; (8001a8c <BSP_PB_Init+0x94>)
 8001a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a14:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8001a16:	79bb      	ldrb	r3, [r7, #6]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d132      	bne.n	8001a82 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4a1b      	ldr	r2, [pc, #108]	; (8001a90 <BSP_PB_Init+0x98>)
 8001a22:	441a      	add	r2, r3
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	491b      	ldr	r1, [pc, #108]	; (8001a94 <BSP_PB_Init+0x9c>)
 8001a28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4610      	mov	r0, r2
 8001a30:	f000 fce7 	bl	8002402 <HAL_EXTI_GetHandle>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d003      	beq.n	8001a42 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001a3a:	f06f 0303 	mvn.w	r3, #3
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	e01f      	b.n	8001a82 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <BSP_PB_Init+0x98>)
 8001a48:	1898      	adds	r0, r3, r2
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	4a12      	ldr	r2, [pc, #72]	; (8001a98 <BSP_PB_Init+0xa0>)
 8001a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a52:	461a      	mov	r2, r3
 8001a54:	2100      	movs	r1, #0
 8001a56:	f000 fcba 	bl	80023ce <HAL_EXTI_RegisterCallback>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001a60:	f06f 0303 	mvn.w	r3, #3
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	e00c      	b.n	8001a82 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001a68:	2028      	movs	r0, #40	; 0x28
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	4a0b      	ldr	r2, [pc, #44]	; (8001a9c <BSP_PB_Init+0xa4>)
 8001a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a72:	2200      	movs	r2, #0
 8001a74:	4619      	mov	r1, r3
 8001a76:	f000 fc66 	bl	8002346 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001a7a:	2328      	movs	r3, #40	; 0x28
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f000 fc7e 	bl	800237e <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8001a82:	68fb      	ldr	r3, [r7, #12]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	080088ac 	.word	0x080088ac
 8001a90:	20000024 	.word	0x20000024
 8001a94:	080088b0 	.word	0x080088b0
 8001a98:	080088b4 	.word	0x080088b4
 8001a9c:	080088b8 	.word	0x080088b8

08001aa0 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	4a09      	ldr	r2, [pc, #36]	; (8001ad4 <BSP_PB_GetState+0x34>)
 8001aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ab6:	4611      	mov	r1, r2
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 ff85 	bl	80029c8 <HAL_GPIO_ReadPin>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	bf0c      	ite	eq
 8001ac4:	2301      	moveq	r3, #1
 8001ac6:	2300      	movne	r3, #0
 8001ac8:	b2db      	uxtb	r3, r3
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000020 	.word	0x20000020

08001ad8 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f7ff fff0 	bl	8001ad8 <BSP_PB_Callback>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	4b19      	ldr	r3, [pc, #100]	; (8001b68 <BUTTON_USER_GPIO_Init+0x6c>)
 8001b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b06:	4a18      	ldr	r2, [pc, #96]	; (8001b68 <BUTTON_USER_GPIO_Init+0x6c>)
 8001b08:	f043 0304 	orr.w	r3, r3, #4
 8001b0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b0e:	4b16      	ldr	r3, [pc, #88]	; (8001b68 <BUTTON_USER_GPIO_Init+0x6c>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b12:	f003 0304 	and.w	r3, r3, #4
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1a:	f107 030c 	add.w	r3, r7, #12
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]
 8001b28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <BUTTON_USER_GPIO_Init+0x6c>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <BUTTON_USER_GPIO_Init+0x6c>)
 8001b30:	f043 0304 	orr.w	r3, r3, #4
 8001b34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <BUTTON_USER_GPIO_Init+0x6c>)
 8001b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3a:	f003 0304 	and.w	r3, r3, #4
 8001b3e:	607b      	str	r3, [r7, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8001b42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b48:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	4619      	mov	r1, r3
 8001b58:	4804      	ldr	r0, [pc, #16]	; (8001b6c <BUTTON_USER_GPIO_Init+0x70>)
 8001b5a:	f000 fc97 	bl	800248c <HAL_GPIO_Init>

}
 8001b5e:	bf00      	nop
 8001b60:	3720      	adds	r7, #32
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	48000800 	.word	0x48000800

08001b70 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d903      	bls.n	8001b8c <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001b84:	f06f 0301 	mvn.w	r3, #1
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	e025      	b.n	8001bd8 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	79fa      	ldrb	r2, [r7, #7]
 8001b90:	4914      	ldr	r1, [pc, #80]	; (8001be4 <BSP_COM_Init+0x74>)
 8001b92:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001b96:	4814      	ldr	r0, [pc, #80]	; (8001be8 <BSP_COM_Init+0x78>)
 8001b98:	4613      	mov	r3, r2
 8001b9a:	015b      	lsls	r3, r3, #5
 8001b9c:	4413      	add	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4403      	add	r3, r0
 8001ba2:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8001ba4:	79fa      	ldrb	r2, [r7, #7]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	015b      	lsls	r3, r3, #5
 8001baa:	4413      	add	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4a0e      	ldr	r2, [pc, #56]	; (8001be8 <BSP_COM_Init+0x78>)
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f000 f86a 	bl	8001c8c <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8001bb8:	79fa      	ldrb	r2, [r7, #7]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	015b      	lsls	r3, r3, #5
 8001bbe:	4413      	add	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4a09      	ldr	r2, [pc, #36]	; (8001be8 <BSP_COM_Init+0x78>)
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f810 	bl	8001bec <MX_USART2_UART_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d002      	beq.n	8001bd8 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001bd2:	f06f 0303 	mvn.w	r3, #3
 8001bd6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	2000002c 	.word	0x2000002c
 8001be8:	20000208 	.word	0x20000208

08001bec <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a15      	ldr	r2, [pc, #84]	; (8001c50 <MX_USART2_UART_Init+0x64>)
 8001bfc:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c04:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f002 fe50 	bl	80048dc <HAL_UART_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40004400 	.word	0x40004400

08001c54 <__io_putchar>:
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
  return ch;
}
#else /* For GCC Toolchains */
int __io_putchar (int ch)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <__io_putchar+0x30>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4613      	mov	r3, r2
 8001c64:	015b      	lsls	r3, r3, #5
 8001c66:	4413      	add	r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4a07      	ldr	r2, [pc, #28]	; (8001c88 <__io_putchar+0x34>)
 8001c6c:	1898      	adds	r0, r3, r2
 8001c6e:	1d39      	adds	r1, r7, #4
 8001c70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c74:	2201      	movs	r2, #1
 8001c76:	f002 fe89 	bl	800498c <HAL_UART_Transmit>
  return ch;
 8001c7a:	687b      	ldr	r3, [r7, #4]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	2000028c 	.word	0x2000028c
 8001c88:	20000208 	.word	0x20000208

08001c8c <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b0ac      	sub	sp, #176	; 0xb0
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2288      	movs	r2, #136	; 0x88
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f006 fcf8 	bl	8008692 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	653b      	str	r3, [r7, #80]	; 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f001 fd26 	bl	8003700 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cb4:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <USART2_MspInit+0xb8>)
 8001cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb8:	4a22      	ldr	r2, [pc, #136]	; (8001d44 <USART2_MspInit+0xb8>)
 8001cba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cbe:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc0:	4b20      	ldr	r3, [pc, #128]	; (8001d44 <USART2_MspInit+0xb8>)
 8001cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	; (8001d44 <USART2_MspInit+0xb8>)
 8001cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd0:	4a1c      	ldr	r2, [pc, #112]	; (8001d44 <USART2_MspInit+0xb8>)
 8001cd2:	f043 0301 	orr.w	r3, r3, #1
 8001cd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cd8:	4b1a      	ldr	r3, [pc, #104]	; (8001d44 <USART2_MspInit+0xb8>)
 8001cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 8001cfc:	2307      	movs	r3, #7
 8001cfe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8001d02:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d06:	4619      	mov	r1, r3
 8001d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0c:	f000 fbbe 	bl	800248c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8001d10:	2308      	movs	r3, #8
 8001d12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d16:	2302      	movs	r3, #2
 8001d18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d22:	2303      	movs	r3, #3
 8001d24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 8001d28:	2307      	movs	r3, #7
 8001d2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 8001d2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d32:	4619      	mov	r1, r3
 8001d34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d38:	f000 fba8 	bl	800248c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	37b0      	adds	r7, #176	; 0xb0
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40021000 	.word	0x40021000

08001d48 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8001d52:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <BSP_SPI1_Init+0x54>)
 8001d54:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <BSP_SPI1_Init+0x58>)
 8001d56:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <BSP_SPI1_Init+0x5c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	1c5a      	adds	r2, r3, #1
 8001d5e:	4911      	ldr	r1, [pc, #68]	; (8001da4 <BSP_SPI1_Init+0x5c>)
 8001d60:	600a      	str	r2, [r1, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d114      	bne.n	8001d90 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001d66:	480d      	ldr	r0, [pc, #52]	; (8001d9c <BSP_SPI1_Init+0x54>)
 8001d68:	f002 fc46 	bl	80045f8 <HAL_SPI_GetState>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10e      	bne.n	8001d90 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8001d72:	480a      	ldr	r0, [pc, #40]	; (8001d9c <BSP_SPI1_Init+0x54>)
 8001d74:	f000 f882 	bl	8001e7c <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d108      	bne.n	8001d90 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001d7e:	4807      	ldr	r0, [pc, #28]	; (8001d9c <BSP_SPI1_Init+0x54>)
 8001d80:	f000 f83a 	bl	8001df8 <MX_SPI1_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d002      	beq.n	8001d90 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8001d8a:	f06f 0307 	mvn.w	r3, #7
 8001d8e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8001d90:	687b      	ldr	r3, [r7, #4]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000290 	.word	0x20000290
 8001da0:	40013000 	.word	0x40013000
 8001da4:	200002f4 	.word	0x200002f4

08001da8 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	4613      	mov	r3, r2
 8001db4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001db6:	2300      	movs	r3, #0
 8001db8:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001dba:	88fb      	ldrh	r3, [r7, #6]
 8001dbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dc0:	9200      	str	r2, [sp, #0]
 8001dc2:	68ba      	ldr	r2, [r7, #8]
 8001dc4:	68f9      	ldr	r1, [r7, #12]
 8001dc6:	4807      	ldr	r0, [pc, #28]	; (8001de4 <BSP_SPI1_SendRecv+0x3c>)
 8001dc8:	f002 fa03 	bl	80041d2 <HAL_SPI_TransmitReceive>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001dd2:	f06f 0305 	mvn.w	r3, #5
 8001dd6:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8001dd8:	697b      	ldr	r3, [r7, #20]
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000290 	.word	0x20000290

08001de8 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001dec:	f000 f97c 	bl	80020e8 <HAL_GetTick>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a1c      	ldr	r2, [pc, #112]	; (8001e78 <MX_SPI1_Init+0x80>)
 8001e08:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e10:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e1e:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e32:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2228      	movs	r2, #40	; 0x28
 8001e38:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2207      	movs	r2, #7
 8001e50:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f002 f90a 	bl	8004078 <HAL_SPI_Init>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40013000 	.word	0x40013000

08001e7c <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	; 0x28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e84:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001e86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e88:	4a2b      	ldr	r2, [pc, #172]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001e8a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e8e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e90:	4b29      	ldr	r3, [pc, #164]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9c:	4b26      	ldr	r3, [pc, #152]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea0:	4a25      	ldr	r2, [pc, #148]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001ea2:	f043 0301 	orr.w	r3, r3, #1
 8001ea6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ea8:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001eaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eac:	f003 0301 	and.w	r3, r3, #1
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb4:	4b20      	ldr	r3, [pc, #128]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb8:	4a1f      	ldr	r2, [pc, #124]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001eba:	f043 0302 	orr.w	r3, r3, #2
 8001ebe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <SPI1_MspInit+0xbc>)
 8001ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001ecc:	2340      	movs	r3, #64	; 0x40
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001edc:	2305      	movs	r3, #5
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eea:	f000 facf 	bl	800248c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001eee:	2380      	movs	r3, #128	; 0x80
 8001ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efa:	2303      	movs	r3, #3
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001efe:	2305      	movs	r3, #5
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0c:	f000 fabe 	bl	800248c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001f10:	2308      	movs	r3, #8
 8001f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f14:	2302      	movs	r3, #2
 8001f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001f20:	2305      	movs	r3, #5
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4804      	ldr	r0, [pc, #16]	; (8001f3c <SPI1_MspInit+0xc0>)
 8001f2c:	f000 faae 	bl	800248c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001f30:	bf00      	nop
 8001f32:	3728      	adds	r7, #40	; 0x28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	48000400 	.word	0x48000400

08001f40 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	e00a      	b.n	8001f68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f52:	f3af 8000 	nop.w
 8001f56:	4601      	mov	r1, r0
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	60ba      	str	r2, [r7, #8]
 8001f5e:	b2ca      	uxtb	r2, r1
 8001f60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	3301      	adds	r3, #1
 8001f66:	617b      	str	r3, [r7, #20]
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	dbf0      	blt.n	8001f52 <_read+0x12>
	}

return len;
 8001f70:	687b      	ldr	r3, [r7, #4]
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b086      	sub	sp, #24
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	60f8      	str	r0, [r7, #12]
 8001f82:	60b9      	str	r1, [r7, #8]
 8001f84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	e009      	b.n	8001fa0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	1c5a      	adds	r2, r3, #1
 8001f90:	60ba      	str	r2, [r7, #8]
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff fe5d 	bl	8001c54 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	dbf1      	blt.n	8001f8c <_write+0x12>
	}
	return len;
 8001fa8:	687b      	ldr	r3, [r7, #4]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <_close>:

int _close(int file)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
	return -1;
 8001fba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <_lseek>:
{
	return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b085      	sub	sp, #20
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	60f8      	str	r0, [r7, #12]
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
	return 0;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <SystemInit+0x20>)
 8001fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fee:	4a05      	ldr	r2, [pc, #20]	; (8002004 <SystemInit+0x20>)
 8001ff0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ff4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002012:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <HAL_Init+0x3c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a0b      	ldr	r2, [pc, #44]	; (8002044 <HAL_Init+0x3c>)
 8002018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800201c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800201e:	2003      	movs	r0, #3
 8002020:	f000 f986 	bl	8002330 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002024:	2000      	movs	r0, #0
 8002026:	f000 f80f 	bl	8002048 <HAL_InitTick>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	71fb      	strb	r3, [r7, #7]
 8002034:	e001      	b.n	800203a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002036:	f7ff fbeb 	bl	8001810 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800203a:	79fb      	ldrb	r3, [r7, #7]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40022000 	.word	0x40022000

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002054:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <HAL_InitTick+0x6c>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d023      	beq.n	80020a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800205c:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <HAL_InitTick+0x70>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b14      	ldr	r3, [pc, #80]	; (80020b4 <HAL_InitTick+0x6c>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800206a:	fbb3 f3f1 	udiv	r3, r3, r1
 800206e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002072:	4618      	mov	r0, r3
 8002074:	f000 f99f 	bl	80023b6 <HAL_SYSTICK_Config>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d10f      	bne.n	800209e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d809      	bhi.n	8002098 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	f000 f95b 	bl	8002346 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002090:	4a0a      	ldr	r2, [pc, #40]	; (80020bc <HAL_InitTick+0x74>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
 8002096:	e007      	b.n	80020a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	73fb      	strb	r3, [r7, #15]
 800209c:	e004      	b.n	80020a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
 80020a2:	e001      	b.n	80020a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000038 	.word	0x20000038
 80020b8:	20000030 	.word	0x20000030
 80020bc:	20000034 	.word	0x20000034

080020c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020c4:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <HAL_IncTick+0x20>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	461a      	mov	r2, r3
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <HAL_IncTick+0x24>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4413      	add	r3, r2
 80020d0:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <HAL_IncTick+0x24>)
 80020d2:	6013      	str	r3, [r2, #0]
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	20000038 	.word	0x20000038
 80020e4:	200002f8 	.word	0x200002f8

080020e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return uwTick;
 80020ec:	4b03      	ldr	r3, [pc, #12]	; (80020fc <HAL_GetTick+0x14>)
 80020ee:	681b      	ldr	r3, [r3, #0]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	200002f8 	.word	0x200002f8

08002100 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002108:	f7ff ffee 	bl	80020e8 <HAL_GetTick>
 800210c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002118:	d005      	beq.n	8002126 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800211a:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <HAL_Delay+0x44>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	461a      	mov	r2, r3
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	4413      	add	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002126:	bf00      	nop
 8002128:	f7ff ffde 	bl	80020e8 <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	429a      	cmp	r2, r3
 8002136:	d8f7      	bhi.n	8002128 <HAL_Delay+0x28>
  {
  }
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000038 	.word	0x20000038

08002148 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002158:	4b0c      	ldr	r3, [pc, #48]	; (800218c <__NVIC_SetPriorityGrouping+0x44>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002164:	4013      	ands	r3, r2
 8002166:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002170:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002178:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800217a:	4a04      	ldr	r2, [pc, #16]	; (800218c <__NVIC_SetPriorityGrouping+0x44>)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	60d3      	str	r3, [r2, #12]
}
 8002180:	bf00      	nop
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002194:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	0a1b      	lsrs	r3, r3, #8
 800219a:	f003 0307 	and.w	r3, r3, #7
}
 800219e:	4618      	mov	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	db0b      	blt.n	80021d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	f003 021f 	and.w	r2, r3, #31
 80021c4:	4907      	ldr	r1, [pc, #28]	; (80021e4 <__NVIC_EnableIRQ+0x38>)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	095b      	lsrs	r3, r3, #5
 80021cc:	2001      	movs	r0, #1
 80021ce:	fa00 f202 	lsl.w	r2, r0, r2
 80021d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	e000e100 	.word	0xe000e100

080021e8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	db12      	blt.n	8002220 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	f003 021f 	and.w	r2, r3, #31
 8002200:	490a      	ldr	r1, [pc, #40]	; (800222c <__NVIC_DisableIRQ+0x44>)
 8002202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002206:	095b      	lsrs	r3, r3, #5
 8002208:	2001      	movs	r0, #1
 800220a:	fa00 f202 	lsl.w	r2, r0, r2
 800220e:	3320      	adds	r3, #32
 8002210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002214:	f3bf 8f4f 	dsb	sy
}
 8002218:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800221a:	f3bf 8f6f 	isb	sy
}
 800221e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	e000e100 	.word	0xe000e100

08002230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	6039      	str	r1, [r7, #0]
 800223a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800223c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002240:	2b00      	cmp	r3, #0
 8002242:	db0a      	blt.n	800225a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	b2da      	uxtb	r2, r3
 8002248:	490c      	ldr	r1, [pc, #48]	; (800227c <__NVIC_SetPriority+0x4c>)
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	0112      	lsls	r2, r2, #4
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	440b      	add	r3, r1
 8002254:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002258:	e00a      	b.n	8002270 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	b2da      	uxtb	r2, r3
 800225e:	4908      	ldr	r1, [pc, #32]	; (8002280 <__NVIC_SetPriority+0x50>)
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	3b04      	subs	r3, #4
 8002268:	0112      	lsls	r2, r2, #4
 800226a:	b2d2      	uxtb	r2, r2
 800226c:	440b      	add	r3, r1
 800226e:	761a      	strb	r2, [r3, #24]
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000e100 	.word	0xe000e100
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002284:	b480      	push	{r7}
 8002286:	b089      	sub	sp, #36	; 0x24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f1c3 0307 	rsb	r3, r3, #7
 800229e:	2b04      	cmp	r3, #4
 80022a0:	bf28      	it	cs
 80022a2:	2304      	movcs	r3, #4
 80022a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	3304      	adds	r3, #4
 80022aa:	2b06      	cmp	r3, #6
 80022ac:	d902      	bls.n	80022b4 <NVIC_EncodePriority+0x30>
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	3b03      	subs	r3, #3
 80022b2:	e000      	b.n	80022b6 <NVIC_EncodePriority+0x32>
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b8:	f04f 32ff 	mov.w	r2, #4294967295
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43da      	mvns	r2, r3
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	401a      	ands	r2, r3
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022cc:	f04f 31ff 	mov.w	r1, #4294967295
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	43d9      	mvns	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022dc:	4313      	orrs	r3, r2
         );
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3724      	adds	r7, #36	; 0x24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
	...

080022ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3b01      	subs	r3, #1
 80022f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022fc:	d301      	bcc.n	8002302 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022fe:	2301      	movs	r3, #1
 8002300:	e00f      	b.n	8002322 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002302:	4a0a      	ldr	r2, [pc, #40]	; (800232c <SysTick_Config+0x40>)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3b01      	subs	r3, #1
 8002308:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800230a:	210f      	movs	r1, #15
 800230c:	f04f 30ff 	mov.w	r0, #4294967295
 8002310:	f7ff ff8e 	bl	8002230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002314:	4b05      	ldr	r3, [pc, #20]	; (800232c <SysTick_Config+0x40>)
 8002316:	2200      	movs	r2, #0
 8002318:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800231a:	4b04      	ldr	r3, [pc, #16]	; (800232c <SysTick_Config+0x40>)
 800231c:	2207      	movs	r2, #7
 800231e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	e000e010 	.word	0xe000e010

08002330 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ff05 	bl	8002148 <__NVIC_SetPriorityGrouping>
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b086      	sub	sp, #24
 800234a:	af00      	add	r7, sp, #0
 800234c:	4603      	mov	r3, r0
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	607a      	str	r2, [r7, #4]
 8002352:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002358:	f7ff ff1a 	bl	8002190 <__NVIC_GetPriorityGrouping>
 800235c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68b9      	ldr	r1, [r7, #8]
 8002362:	6978      	ldr	r0, [r7, #20]
 8002364:	f7ff ff8e 	bl	8002284 <NVIC_EncodePriority>
 8002368:	4602      	mov	r2, r0
 800236a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236e:	4611      	mov	r1, r2
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff5d 	bl	8002230 <__NVIC_SetPriority>
}
 8002376:	bf00      	nop
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ff0d 	bl	80021ac <__NVIC_EnableIRQ>
}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b082      	sub	sp, #8
 800239e:	af00      	add	r7, sp, #0
 80023a0:	4603      	mov	r3, r0
 80023a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff ff1d 	bl	80021e8 <__NVIC_DisableIRQ>
}
 80023ae:	bf00      	nop
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff ff94 	bl	80022ec <SysTick_Config>
 80023c4:	4603      	mov	r3, r0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80023ce:	b480      	push	{r7}
 80023d0:	b087      	sub	sp, #28
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	60f8      	str	r0, [r7, #12]
 80023d6:	460b      	mov	r3, r1
 80023d8:	607a      	str	r2, [r7, #4]
 80023da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80023e0:	7afb      	ldrb	r3, [r7, #11]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d103      	bne.n	80023ee <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	605a      	str	r2, [r3, #4]
      break;
 80023ec:	e002      	b.n	80023f4 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	75fb      	strb	r3, [r7, #23]
      break;
 80023f2:	bf00      	nop
  }

  return status;
 80023f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	371c      	adds	r7, #28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
 800240a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e003      	b.n	800241e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800241c:	2300      	movs	r3, #0
  }
}
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
	...

0800242c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	0c1b      	lsrs	r3, r3, #16
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	2201      	movs	r2, #1
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	015a      	lsls	r2, r3, #5
 8002454:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <HAL_EXTI_IRQHandler+0x5c>)
 8002456:	4413      	add	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4013      	ands	r3, r2
 8002462:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d009      	beq.n	800247e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d002      	beq.n	800247e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4798      	blx	r3
    }
  }
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40010414 	.word	0x40010414

0800248c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249a:	e17f      	b.n	800279c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2101      	movs	r1, #1
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	fa01 f303 	lsl.w	r3, r1, r3
 80024a8:	4013      	ands	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 8171 	beq.w	8002796 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d005      	beq.n	80024cc <HAL_GPIO_Init+0x40>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d130      	bne.n	800252e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	2203      	movs	r2, #3
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68da      	ldr	r2, [r3, #12]
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002502:	2201      	movs	r2, #1
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	fa02 f303 	lsl.w	r3, r2, r3
 800250a:	43db      	mvns	r3, r3
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	4013      	ands	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	091b      	lsrs	r3, r3, #4
 8002518:	f003 0201 	and.w	r2, r3, #1
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b03      	cmp	r3, #3
 8002538:	d118      	bne.n	800256c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002540:	2201      	movs	r2, #1
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4013      	ands	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	08db      	lsrs	r3, r3, #3
 8002556:	f003 0201 	and.w	r2, r3, #1
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 0303 	and.w	r3, r3, #3
 8002574:	2b03      	cmp	r3, #3
 8002576:	d017      	beq.n	80025a8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	2203      	movs	r2, #3
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0303 	and.w	r3, r3, #3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d123      	bne.n	80025fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	08da      	lsrs	r2, r3, #3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3208      	adds	r2, #8
 80025bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	220f      	movs	r2, #15
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	691a      	ldr	r2, [r3, #16]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	08da      	lsrs	r2, r3, #3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	3208      	adds	r2, #8
 80025f6:	6939      	ldr	r1, [r7, #16]
 80025f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	2203      	movs	r2, #3
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0203 	and.w	r2, r3, #3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002638:	2b00      	cmp	r3, #0
 800263a:	f000 80ac 	beq.w	8002796 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800263e:	4b5f      	ldr	r3, [pc, #380]	; (80027bc <HAL_GPIO_Init+0x330>)
 8002640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002642:	4a5e      	ldr	r2, [pc, #376]	; (80027bc <HAL_GPIO_Init+0x330>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	6613      	str	r3, [r2, #96]	; 0x60
 800264a:	4b5c      	ldr	r3, [pc, #368]	; (80027bc <HAL_GPIO_Init+0x330>)
 800264c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	60bb      	str	r3, [r7, #8]
 8002654:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002656:	4a5a      	ldr	r2, [pc, #360]	; (80027c0 <HAL_GPIO_Init+0x334>)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	089b      	lsrs	r3, r3, #2
 800265c:	3302      	adds	r3, #2
 800265e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002662:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	220f      	movs	r2, #15
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43db      	mvns	r3, r3
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	4013      	ands	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002680:	d025      	beq.n	80026ce <HAL_GPIO_Init+0x242>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4a4f      	ldr	r2, [pc, #316]	; (80027c4 <HAL_GPIO_Init+0x338>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01f      	beq.n	80026ca <HAL_GPIO_Init+0x23e>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a4e      	ldr	r2, [pc, #312]	; (80027c8 <HAL_GPIO_Init+0x33c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d019      	beq.n	80026c6 <HAL_GPIO_Init+0x23a>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a4d      	ldr	r2, [pc, #308]	; (80027cc <HAL_GPIO_Init+0x340>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d013      	beq.n	80026c2 <HAL_GPIO_Init+0x236>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a4c      	ldr	r2, [pc, #304]	; (80027d0 <HAL_GPIO_Init+0x344>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d00d      	beq.n	80026be <HAL_GPIO_Init+0x232>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a4b      	ldr	r2, [pc, #300]	; (80027d4 <HAL_GPIO_Init+0x348>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d007      	beq.n	80026ba <HAL_GPIO_Init+0x22e>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a4a      	ldr	r2, [pc, #296]	; (80027d8 <HAL_GPIO_Init+0x34c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d101      	bne.n	80026b6 <HAL_GPIO_Init+0x22a>
 80026b2:	2306      	movs	r3, #6
 80026b4:	e00c      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026b6:	2307      	movs	r3, #7
 80026b8:	e00a      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026ba:	2305      	movs	r3, #5
 80026bc:	e008      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026be:	2304      	movs	r3, #4
 80026c0:	e006      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026c2:	2303      	movs	r3, #3
 80026c4:	e004      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026c6:	2302      	movs	r3, #2
 80026c8:	e002      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <HAL_GPIO_Init+0x244>
 80026ce:	2300      	movs	r3, #0
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	f002 0203 	and.w	r2, r2, #3
 80026d6:	0092      	lsls	r2, r2, #2
 80026d8:	4093      	lsls	r3, r2
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026e0:	4937      	ldr	r1, [pc, #220]	; (80027c0 <HAL_GPIO_Init+0x334>)
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	089b      	lsrs	r3, r3, #2
 80026e6:	3302      	adds	r3, #2
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026ee:	4b3b      	ldr	r3, [pc, #236]	; (80027dc <HAL_GPIO_Init+0x350>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	43db      	mvns	r3, r3
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	4013      	ands	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002712:	4a32      	ldr	r2, [pc, #200]	; (80027dc <HAL_GPIO_Init+0x350>)
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002718:	4b30      	ldr	r3, [pc, #192]	; (80027dc <HAL_GPIO_Init+0x350>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	43db      	mvns	r3, r3
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	4013      	ands	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800273c:	4a27      	ldr	r2, [pc, #156]	; (80027dc <HAL_GPIO_Init+0x350>)
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002742:	4b26      	ldr	r3, [pc, #152]	; (80027dc <HAL_GPIO_Init+0x350>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	43db      	mvns	r3, r3
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	4013      	ands	r3, r2
 8002750:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002766:	4a1d      	ldr	r2, [pc, #116]	; (80027dc <HAL_GPIO_Init+0x350>)
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800276c:	4b1b      	ldr	r3, [pc, #108]	; (80027dc <HAL_GPIO_Init+0x350>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	43db      	mvns	r3, r3
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4013      	ands	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d003      	beq.n	8002790 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4313      	orrs	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002790:	4a12      	ldr	r2, [pc, #72]	; (80027dc <HAL_GPIO_Init+0x350>)
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	3301      	adds	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	fa22 f303 	lsr.w	r3, r2, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f47f ae78 	bne.w	800249c <HAL_GPIO_Init+0x10>
  }
}
 80027ac:	bf00      	nop
 80027ae:	bf00      	nop
 80027b0:	371c      	adds	r7, #28
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40021000 	.word	0x40021000
 80027c0:	40010000 	.word	0x40010000
 80027c4:	48000400 	.word	0x48000400
 80027c8:	48000800 	.word	0x48000800
 80027cc:	48000c00 	.word	0x48000c00
 80027d0:	48001000 	.word	0x48001000
 80027d4:	48001400 	.word	0x48001400
 80027d8:	48001800 	.word	0x48001800
 80027dc:	40010400 	.word	0x40010400

080027e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80027ee:	e0cd      	b.n	800298c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80027f0:	2201      	movs	r2, #1
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 80c0 	beq.w	8002986 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002806:	4a68      	ldr	r2, [pc, #416]	; (80029a8 <HAL_GPIO_DeInit+0x1c8>)
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	089b      	lsrs	r3, r3, #2
 800280c:	3302      	adds	r3, #2
 800280e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002812:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f003 0303 	and.w	r3, r3, #3
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	220f      	movs	r2, #15
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	4013      	ands	r3, r2
 8002826:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800282e:	d025      	beq.n	800287c <HAL_GPIO_DeInit+0x9c>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a5e      	ldr	r2, [pc, #376]	; (80029ac <HAL_GPIO_DeInit+0x1cc>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d01f      	beq.n	8002878 <HAL_GPIO_DeInit+0x98>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a5d      	ldr	r2, [pc, #372]	; (80029b0 <HAL_GPIO_DeInit+0x1d0>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d019      	beq.n	8002874 <HAL_GPIO_DeInit+0x94>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a5c      	ldr	r2, [pc, #368]	; (80029b4 <HAL_GPIO_DeInit+0x1d4>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d013      	beq.n	8002870 <HAL_GPIO_DeInit+0x90>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a5b      	ldr	r2, [pc, #364]	; (80029b8 <HAL_GPIO_DeInit+0x1d8>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d00d      	beq.n	800286c <HAL_GPIO_DeInit+0x8c>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a5a      	ldr	r2, [pc, #360]	; (80029bc <HAL_GPIO_DeInit+0x1dc>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d007      	beq.n	8002868 <HAL_GPIO_DeInit+0x88>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a59      	ldr	r2, [pc, #356]	; (80029c0 <HAL_GPIO_DeInit+0x1e0>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d101      	bne.n	8002864 <HAL_GPIO_DeInit+0x84>
 8002860:	2306      	movs	r3, #6
 8002862:	e00c      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 8002864:	2307      	movs	r3, #7
 8002866:	e00a      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 8002868:	2305      	movs	r3, #5
 800286a:	e008      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 800286c:	2304      	movs	r3, #4
 800286e:	e006      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 8002870:	2303      	movs	r3, #3
 8002872:	e004      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 8002874:	2302      	movs	r3, #2
 8002876:	e002      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <HAL_GPIO_DeInit+0x9e>
 800287c:	2300      	movs	r3, #0
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	f002 0203 	and.w	r2, r2, #3
 8002884:	0092      	lsls	r2, r2, #2
 8002886:	4093      	lsls	r3, r2
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	429a      	cmp	r2, r3
 800288c:	d132      	bne.n	80028f4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800288e:	4b4d      	ldr	r3, [pc, #308]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	43db      	mvns	r3, r3
 8002896:	494b      	ldr	r1, [pc, #300]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 8002898:	4013      	ands	r3, r2
 800289a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800289c:	4b49      	ldr	r3, [pc, #292]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	43db      	mvns	r3, r3
 80028a4:	4947      	ldr	r1, [pc, #284]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80028aa:	4b46      	ldr	r3, [pc, #280]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	4944      	ldr	r1, [pc, #272]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 80028b4:	4013      	ands	r3, r2
 80028b6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80028b8:	4b42      	ldr	r3, [pc, #264]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	43db      	mvns	r3, r3
 80028c0:	4940      	ldr	r1, [pc, #256]	; (80029c4 <HAL_GPIO_DeInit+0x1e4>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	220f      	movs	r2, #15
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80028d6:	4a34      	ldr	r2, [pc, #208]	; (80029a8 <HAL_GPIO_DeInit+0x1c8>)
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	089b      	lsrs	r3, r3, #2
 80028dc:	3302      	adds	r3, #2
 80028de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	43da      	mvns	r2, r3
 80028e6:	4830      	ldr	r0, [pc, #192]	; (80029a8 <HAL_GPIO_DeInit+0x1c8>)
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	089b      	lsrs	r3, r3, #2
 80028ec:	400a      	ands	r2, r1
 80028ee:	3302      	adds	r3, #2
 80028f0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	2103      	movs	r1, #3
 80028fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	08da      	lsrs	r2, r3, #3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3208      	adds	r2, #8
 8002910:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	220f      	movs	r2, #15
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	08d2      	lsrs	r2, r2, #3
 8002928:	4019      	ands	r1, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3208      	adds	r2, #8
 800292e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	2103      	movs	r1, #3
 800293c:	fa01 f303 	lsl.w	r3, r1, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	401a      	ands	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	2101      	movs	r1, #1
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	fa01 f303 	lsl.w	r3, r1, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	401a      	ands	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68da      	ldr	r2, [r3, #12]
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	2103      	movs	r1, #3
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	401a      	ands	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002976:	2101      	movs	r1, #1
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	43db      	mvns	r3, r3
 8002980:	401a      	ands	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	3301      	adds	r3, #1
 800298a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	fa22 f303 	lsr.w	r3, r2, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	f47f af2b 	bne.w	80027f0 <HAL_GPIO_DeInit+0x10>
  }
}
 800299a:	bf00      	nop
 800299c:	bf00      	nop
 800299e:	371c      	adds	r7, #28
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	40010000 	.word	0x40010000
 80029ac:	48000400 	.word	0x48000400
 80029b0:	48000800 	.word	0x48000800
 80029b4:	48000c00 	.word	0x48000c00
 80029b8:	48001000 	.word	0x48001000
 80029bc:	48001400 	.word	0x48001400
 80029c0:	48001800 	.word	0x48001800
 80029c4:	40010400 	.word	0x40010400

080029c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	887b      	ldrh	r3, [r7, #2]
 80029da:	4013      	ands	r3, r2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029e0:	2301      	movs	r3, #1
 80029e2:	73fb      	strb	r3, [r7, #15]
 80029e4:	e001      	b.n	80029ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029e6:	2300      	movs	r3, #0
 80029e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3714      	adds	r7, #20
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	807b      	strh	r3, [r7, #2]
 8002a04:	4613      	mov	r3, r2
 8002a06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a08:	787b      	ldrb	r3, [r7, #1]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a0e:	887a      	ldrh	r2, [r7, #2]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a14:	e002      	b.n	8002a1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a16:	887a      	ldrh	r2, [r7, #2]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a3a:	887a      	ldrh	r2, [r7, #2]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	041a      	lsls	r2, r3, #16
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	43d9      	mvns	r1, r3
 8002a46:	887b      	ldrh	r3, [r7, #2]
 8002a48:	400b      	ands	r3, r1
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	619a      	str	r2, [r3, #24]
}
 8002a50:	bf00      	nop
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a60:	4b04      	ldr	r3, [pc, #16]	; (8002a74 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40007000 	.word	0x40007000

08002a78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a86:	d130      	bne.n	8002aea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a88:	4b23      	ldr	r3, [pc, #140]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a94:	d038      	beq.n	8002b08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a96:	4b20      	ldr	r3, [pc, #128]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a9e:	4a1e      	ldr	r2, [pc, #120]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aa0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002aa4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2232      	movs	r2, #50	; 0x32
 8002aac:	fb02 f303 	mul.w	r3, r2, r3
 8002ab0:	4a1b      	ldr	r2, [pc, #108]	; (8002b20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab6:	0c9b      	lsrs	r3, r3, #18
 8002ab8:	3301      	adds	r3, #1
 8002aba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002abc:	e002      	b.n	8002ac4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ac4:	4b14      	ldr	r3, [pc, #80]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002acc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ad0:	d102      	bne.n	8002ad8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1f2      	bne.n	8002abe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae4:	d110      	bne.n	8002b08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e00f      	b.n	8002b0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aea:	4b0b      	ldr	r3, [pc, #44]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002af6:	d007      	beq.n	8002b08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002af8:	4b07      	ldr	r3, [pc, #28]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b00:	4a05      	ldr	r2, [pc, #20]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b08:	2300      	movs	r3, #0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	40007000 	.word	0x40007000
 8002b1c:	20000030 	.word	0x20000030
 8002b20:	431bde83 	.word	0x431bde83

08002b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e3d8      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b36:	4b97      	ldr	r3, [pc, #604]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b40:	4b94      	ldr	r3, [pc, #592]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f000 80e4 	beq.w	8002d20 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <HAL_RCC_OscConfig+0x4a>
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	2b0c      	cmp	r3, #12
 8002b62:	f040 808b 	bne.w	8002c7c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	f040 8087 	bne.w	8002c7c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b6e:	4b89      	ldr	r3, [pc, #548]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_RCC_OscConfig+0x62>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e3b0      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1a      	ldr	r2, [r3, #32]
 8002b8a:	4b82      	ldr	r3, [pc, #520]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d004      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x7c>
 8002b96:	4b7f      	ldr	r3, [pc, #508]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b9e:	e005      	b.n	8002bac <HAL_RCC_OscConfig+0x88>
 8002ba0:	4b7c      	ldr	r3, [pc, #496]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ba6:	091b      	lsrs	r3, r3, #4
 8002ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d223      	bcs.n	8002bf8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 fd43 	bl	8003640 <RCC_SetFlashLatencyFromMSIRange>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e391      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bc4:	4b73      	ldr	r3, [pc, #460]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a72      	ldr	r2, [pc, #456]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bca:	f043 0308 	orr.w	r3, r3, #8
 8002bce:	6013      	str	r3, [r2, #0]
 8002bd0:	4b70      	ldr	r3, [pc, #448]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a1b      	ldr	r3, [r3, #32]
 8002bdc:	496d      	ldr	r1, [pc, #436]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002be2:	4b6c      	ldr	r3, [pc, #432]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	021b      	lsls	r3, r3, #8
 8002bf0:	4968      	ldr	r1, [pc, #416]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	604b      	str	r3, [r1, #4]
 8002bf6:	e025      	b.n	8002c44 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bf8:	4b66      	ldr	r3, [pc, #408]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a65      	ldr	r2, [pc, #404]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002bfe:	f043 0308 	orr.w	r3, r3, #8
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	4b63      	ldr	r3, [pc, #396]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	4960      	ldr	r1, [pc, #384]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c16:	4b5f      	ldr	r3, [pc, #380]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	021b      	lsls	r3, r3, #8
 8002c24:	495b      	ldr	r1, [pc, #364]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d109      	bne.n	8002c44 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 fd03 	bl	8003640 <RCC_SetFlashLatencyFromMSIRange>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e351      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c44:	f000 fc38 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	4b52      	ldr	r3, [pc, #328]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	091b      	lsrs	r3, r3, #4
 8002c50:	f003 030f 	and.w	r3, r3, #15
 8002c54:	4950      	ldr	r1, [pc, #320]	; (8002d98 <HAL_RCC_OscConfig+0x274>)
 8002c56:	5ccb      	ldrb	r3, [r1, r3]
 8002c58:	f003 031f 	and.w	r3, r3, #31
 8002c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c60:	4a4e      	ldr	r2, [pc, #312]	; (8002d9c <HAL_RCC_OscConfig+0x278>)
 8002c62:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c64:	4b4e      	ldr	r3, [pc, #312]	; (8002da0 <HAL_RCC_OscConfig+0x27c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff f9ed 	bl	8002048 <HAL_InitTick>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d052      	beq.n	8002d1e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	e335      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d032      	beq.n	8002cea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c84:	4b43      	ldr	r3, [pc, #268]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a42      	ldr	r2, [pc, #264]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002c8a:	f043 0301 	orr.w	r3, r3, #1
 8002c8e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c90:	f7ff fa2a 	bl	80020e8 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c98:	f7ff fa26 	bl	80020e8 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e31e      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002caa:	4b3a      	ldr	r3, [pc, #232]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cb6:	4b37      	ldr	r3, [pc, #220]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a36      	ldr	r2, [pc, #216]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cbc:	f043 0308 	orr.w	r3, r3, #8
 8002cc0:	6013      	str	r3, [r2, #0]
 8002cc2:	4b34      	ldr	r3, [pc, #208]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	4931      	ldr	r1, [pc, #196]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cd4:	4b2f      	ldr	r3, [pc, #188]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	021b      	lsls	r3, r3, #8
 8002ce2:	492c      	ldr	r1, [pc, #176]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	604b      	str	r3, [r1, #4]
 8002ce8:	e01a      	b.n	8002d20 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002cea:	4b2a      	ldr	r3, [pc, #168]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a29      	ldr	r2, [pc, #164]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cf6:	f7ff f9f7 	bl	80020e8 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cfe:	f7ff f9f3 	bl	80020e8 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e2eb      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d10:	4b20      	ldr	r3, [pc, #128]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1f0      	bne.n	8002cfe <HAL_RCC_OscConfig+0x1da>
 8002d1c:	e000      	b.n	8002d20 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d1e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d074      	beq.n	8002e16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	d005      	beq.n	8002d3e <HAL_RCC_OscConfig+0x21a>
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	2b0c      	cmp	r3, #12
 8002d36:	d10e      	bne.n	8002d56 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d10b      	bne.n	8002d56 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d3e:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d064      	beq.n	8002e14 <HAL_RCC_OscConfig+0x2f0>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d160      	bne.n	8002e14 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e2c8      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d5e:	d106      	bne.n	8002d6e <HAL_RCC_OscConfig+0x24a>
 8002d60:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a0b      	ldr	r2, [pc, #44]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d6a:	6013      	str	r3, [r2, #0]
 8002d6c:	e026      	b.n	8002dbc <HAL_RCC_OscConfig+0x298>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d76:	d115      	bne.n	8002da4 <HAL_RCC_OscConfig+0x280>
 8002d78:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a05      	ldr	r2, [pc, #20]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d7e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	4b03      	ldr	r3, [pc, #12]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a02      	ldr	r2, [pc, #8]	; (8002d94 <HAL_RCC_OscConfig+0x270>)
 8002d8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d8e:	6013      	str	r3, [r2, #0]
 8002d90:	e014      	b.n	8002dbc <HAL_RCC_OscConfig+0x298>
 8002d92:	bf00      	nop
 8002d94:	40021000 	.word	0x40021000
 8002d98:	080088bc 	.word	0x080088bc
 8002d9c:	20000030 	.word	0x20000030
 8002da0:	20000034 	.word	0x20000034
 8002da4:	4ba0      	ldr	r3, [pc, #640]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a9f      	ldr	r2, [pc, #636]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dae:	6013      	str	r3, [r2, #0]
 8002db0:	4b9d      	ldr	r3, [pc, #628]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a9c      	ldr	r2, [pc, #624]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d013      	beq.n	8002dec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc4:	f7ff f990 	bl	80020e8 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dcc:	f7ff f98c 	bl	80020e8 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	; 0x64
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e284      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dde:	4b92      	ldr	r3, [pc, #584]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0f0      	beq.n	8002dcc <HAL_RCC_OscConfig+0x2a8>
 8002dea:	e014      	b.n	8002e16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7ff f97c 	bl	80020e8 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df4:	f7ff f978 	bl	80020e8 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b64      	cmp	r3, #100	; 0x64
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e270      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e06:	4b88      	ldr	r3, [pc, #544]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1f0      	bne.n	8002df4 <HAL_RCC_OscConfig+0x2d0>
 8002e12:	e000      	b.n	8002e16 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d060      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_OscConfig+0x310>
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	2b0c      	cmp	r3, #12
 8002e2c:	d119      	bne.n	8002e62 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d116      	bne.n	8002e62 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e34:	4b7c      	ldr	r3, [pc, #496]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_OscConfig+0x328>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e24d      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4c:	4b76      	ldr	r3, [pc, #472]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	061b      	lsls	r3, r3, #24
 8002e5a:	4973      	ldr	r1, [pc, #460]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e60:	e040      	b.n	8002ee4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d023      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e6a:	4b6f      	ldr	r3, [pc, #444]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a6e      	ldr	r2, [pc, #440]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e76:	f7ff f937 	bl	80020e8 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e7e:	f7ff f933 	bl	80020e8 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e22b      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e90:	4b65      	ldr	r3, [pc, #404]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0f0      	beq.n	8002e7e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e9c:	4b62      	ldr	r3, [pc, #392]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	061b      	lsls	r3, r3, #24
 8002eaa:	495f      	ldr	r1, [pc, #380]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	604b      	str	r3, [r1, #4]
 8002eb0:	e018      	b.n	8002ee4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eb2:	4b5d      	ldr	r3, [pc, #372]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a5c      	ldr	r2, [pc, #368]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002eb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebe:	f7ff f913 	bl	80020e8 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ec6:	f7ff f90f 	bl	80020e8 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e207      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ed8:	4b53      	ldr	r3, [pc, #332]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f0      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0308 	and.w	r3, r3, #8
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d03c      	beq.n	8002f6a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d01c      	beq.n	8002f32 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ef8:	4b4b      	ldr	r3, [pc, #300]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002efe:	4a4a      	ldr	r2, [pc, #296]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f00:	f043 0301 	orr.w	r3, r3, #1
 8002f04:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f08:	f7ff f8ee 	bl	80020e8 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f10:	f7ff f8ea 	bl	80020e8 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e1e2      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f22:	4b41      	ldr	r3, [pc, #260]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0ef      	beq.n	8002f10 <HAL_RCC_OscConfig+0x3ec>
 8002f30:	e01b      	b.n	8002f6a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f38:	4a3b      	ldr	r2, [pc, #236]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f42:	f7ff f8d1 	bl	80020e8 <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f4a:	f7ff f8cd 	bl	80020e8 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e1c5      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f5c:	4b32      	ldr	r3, [pc, #200]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1ef      	bne.n	8002f4a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 80a6 	beq.w	80030c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f7c:	4b2a      	ldr	r3, [pc, #168]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10d      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f88:	4b27      	ldr	r3, [pc, #156]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8c:	4a26      	ldr	r2, [pc, #152]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f92:	6593      	str	r3, [r2, #88]	; 0x58
 8002f94:	4b24      	ldr	r3, [pc, #144]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9c:	60bb      	str	r3, [r7, #8]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fa4:	4b21      	ldr	r3, [pc, #132]	; (800302c <HAL_RCC_OscConfig+0x508>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d118      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fb0:	4b1e      	ldr	r3, [pc, #120]	; (800302c <HAL_RCC_OscConfig+0x508>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a1d      	ldr	r2, [pc, #116]	; (800302c <HAL_RCC_OscConfig+0x508>)
 8002fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fbc:	f7ff f894 	bl	80020e8 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fc4:	f7ff f890 	bl	80020e8 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e188      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fd6:	4b15      	ldr	r3, [pc, #84]	; (800302c <HAL_RCC_OscConfig+0x508>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0f0      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d108      	bne.n	8002ffc <HAL_RCC_OscConfig+0x4d8>
 8002fea:	4b0f      	ldr	r3, [pc, #60]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff0:	4a0d      	ldr	r2, [pc, #52]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ffa:	e029      	b.n	8003050 <HAL_RCC_OscConfig+0x52c>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	2b05      	cmp	r3, #5
 8003002:	d115      	bne.n	8003030 <HAL_RCC_OscConfig+0x50c>
 8003004:	4b08      	ldr	r3, [pc, #32]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300a:	4a07      	ldr	r2, [pc, #28]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 800300c:	f043 0304 	orr.w	r3, r3, #4
 8003010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003014:	4b04      	ldr	r3, [pc, #16]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 8003016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301a:	4a03      	ldr	r2, [pc, #12]	; (8003028 <HAL_RCC_OscConfig+0x504>)
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003024:	e014      	b.n	8003050 <HAL_RCC_OscConfig+0x52c>
 8003026:	bf00      	nop
 8003028:	40021000 	.word	0x40021000
 800302c:	40007000 	.word	0x40007000
 8003030:	4b91      	ldr	r3, [pc, #580]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003036:	4a90      	ldr	r2, [pc, #576]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003038:	f023 0301 	bic.w	r3, r3, #1
 800303c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003040:	4b8d      	ldr	r3, [pc, #564]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003046:	4a8c      	ldr	r2, [pc, #560]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003048:	f023 0304 	bic.w	r3, r3, #4
 800304c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d016      	beq.n	8003086 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003058:	f7ff f846 	bl	80020e8 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800305e:	e00a      	b.n	8003076 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003060:	f7ff f842 	bl	80020e8 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	f241 3288 	movw	r2, #5000	; 0x1388
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e138      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003076:	4b80      	ldr	r3, [pc, #512]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0ed      	beq.n	8003060 <HAL_RCC_OscConfig+0x53c>
 8003084:	e015      	b.n	80030b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003086:	f7ff f82f 	bl	80020e8 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800308c:	e00a      	b.n	80030a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308e:	f7ff f82b 	bl	80020e8 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	f241 3288 	movw	r2, #5000	; 0x1388
 800309c:	4293      	cmp	r3, r2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e121      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030a4:	4b74      	ldr	r3, [pc, #464]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80030a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1ed      	bne.n	800308e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030b2:	7ffb      	ldrb	r3, [r7, #31]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d105      	bne.n	80030c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b8:	4b6f      	ldr	r3, [pc, #444]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80030ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030bc:	4a6e      	ldr	r2, [pc, #440]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80030be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030c2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 810c 	beq.w	80032e6 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	f040 80d4 	bne.w	8003280 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030d8:	4b67      	ldr	r3, [pc, #412]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f003 0203 	and.w	r2, r3, #3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d130      	bne.n	800314e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	3b01      	subs	r3, #1
 80030f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d127      	bne.n	800314e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003108:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800310a:	429a      	cmp	r2, r3
 800310c:	d11f      	bne.n	800314e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003118:	2a07      	cmp	r2, #7
 800311a:	bf14      	ite	ne
 800311c:	2201      	movne	r2, #1
 800311e:	2200      	moveq	r2, #0
 8003120:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003122:	4293      	cmp	r3, r2
 8003124:	d113      	bne.n	800314e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003130:	085b      	lsrs	r3, r3, #1
 8003132:	3b01      	subs	r3, #1
 8003134:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003136:	429a      	cmp	r2, r3
 8003138:	d109      	bne.n	800314e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003144:	085b      	lsrs	r3, r3, #1
 8003146:	3b01      	subs	r3, #1
 8003148:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800314a:	429a      	cmp	r2, r3
 800314c:	d06e      	beq.n	800322c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	2b0c      	cmp	r3, #12
 8003152:	d069      	beq.n	8003228 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003154:	4b48      	ldr	r3, [pc, #288]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d105      	bne.n	800316c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003160:	4b45      	ldr	r3, [pc, #276]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0bb      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003170:	4b41      	ldr	r3, [pc, #260]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a40      	ldr	r2, [pc, #256]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003176:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800317a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800317c:	f7fe ffb4 	bl	80020e8 <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003184:	f7fe ffb0 	bl	80020e8 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e0a8      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003196:	4b38      	ldr	r3, [pc, #224]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f0      	bne.n	8003184 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031a2:	4b35      	ldr	r3, [pc, #212]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	4b35      	ldr	r3, [pc, #212]	; (800327c <HAL_RCC_OscConfig+0x758>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031b2:	3a01      	subs	r2, #1
 80031b4:	0112      	lsls	r2, r2, #4
 80031b6:	4311      	orrs	r1, r2
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031bc:	0212      	lsls	r2, r2, #8
 80031be:	4311      	orrs	r1, r2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80031c4:	0852      	lsrs	r2, r2, #1
 80031c6:	3a01      	subs	r2, #1
 80031c8:	0552      	lsls	r2, r2, #21
 80031ca:	4311      	orrs	r1, r2
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80031d0:	0852      	lsrs	r2, r2, #1
 80031d2:	3a01      	subs	r2, #1
 80031d4:	0652      	lsls	r2, r2, #25
 80031d6:	4311      	orrs	r1, r2
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031dc:	0912      	lsrs	r2, r2, #4
 80031de:	0452      	lsls	r2, r2, #17
 80031e0:	430a      	orrs	r2, r1
 80031e2:	4925      	ldr	r1, [pc, #148]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031e8:	4b23      	ldr	r3, [pc, #140]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a22      	ldr	r2, [pc, #136]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80031ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031f4:	4b20      	ldr	r3, [pc, #128]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4a1f      	ldr	r2, [pc, #124]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 80031fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003200:	f7fe ff72 	bl	80020e8 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003208:	f7fe ff6e 	bl	80020e8 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e066      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800321a:	4b17      	ldr	r3, [pc, #92]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0f0      	beq.n	8003208 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003226:	e05e      	b.n	80032e6 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e05d      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800322c:	4b12      	ldr	r3, [pc, #72]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d156      	bne.n	80032e6 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003238:	4b0f      	ldr	r3, [pc, #60]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a0e      	ldr	r2, [pc, #56]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 800323e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003242:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003244:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	4a0b      	ldr	r2, [pc, #44]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 800324a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800324e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003250:	f7fe ff4a 	bl	80020e8 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003258:	f7fe ff46 	bl	80020e8 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e03e      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326a:	4b03      	ldr	r3, [pc, #12]	; (8003278 <HAL_RCC_OscConfig+0x754>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f0      	beq.n	8003258 <HAL_RCC_OscConfig+0x734>
 8003276:	e036      	b.n	80032e6 <HAL_RCC_OscConfig+0x7c2>
 8003278:	40021000 	.word	0x40021000
 800327c:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	2b0c      	cmp	r3, #12
 8003284:	d02d      	beq.n	80032e2 <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003286:	4b1a      	ldr	r3, [pc, #104]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a19      	ldr	r2, [pc, #100]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 800328c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003290:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003292:	4b17      	ldr	r3, [pc, #92]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d105      	bne.n	80032aa <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800329e:	4b14      	ldr	r3, [pc, #80]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	4a13      	ldr	r2, [pc, #76]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 80032a4:	f023 0303 	bic.w	r3, r3, #3
 80032a8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032aa:	4b11      	ldr	r3, [pc, #68]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	4a10      	ldr	r2, [pc, #64]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 80032b0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80032b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032b8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ba:	f7fe ff15 	bl	80020e8 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c2:	f7fe ff11 	bl	80020e8 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e009      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d4:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <HAL_RCC_OscConfig+0x7cc>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f0      	bne.n	80032c2 <HAL_RCC_OscConfig+0x79e>
 80032e0:	e001      	b.n	80032e6 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3720      	adds	r7, #32
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000

080032f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0c8      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003308:	4b66      	ldr	r3, [pc, #408]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d910      	bls.n	8003338 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b63      	ldr	r3, [pc, #396]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 0207 	bic.w	r2, r3, #7
 800331e:	4961      	ldr	r1, [pc, #388]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b5f      	ldr	r3, [pc, #380]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e0b0      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b00      	cmp	r3, #0
 8003342:	d04c      	beq.n	80033de <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d107      	bne.n	800335c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800334c:	4b56      	ldr	r3, [pc, #344]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d121      	bne.n	800339c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e09e      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b02      	cmp	r3, #2
 8003362:	d107      	bne.n	8003374 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003364:	4b50      	ldr	r3, [pc, #320]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d115      	bne.n	800339c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e092      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d107      	bne.n	800338c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800337c:	4b4a      	ldr	r3, [pc, #296]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d109      	bne.n	800339c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e086      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800338c:	4b46      	ldr	r3, [pc, #280]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e07e      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800339c:	4b42      	ldr	r3, [pc, #264]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f023 0203 	bic.w	r2, r3, #3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	493f      	ldr	r1, [pc, #252]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ae:	f7fe fe9b 	bl	80020e8 <HAL_GetTick>
 80033b2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b4:	e00a      	b.n	80033cc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033b6:	f7fe fe97 	bl	80020e8 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e066      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033cc:	4b36      	ldr	r3, [pc, #216]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 020c 	and.w	r2, r3, #12
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	429a      	cmp	r2, r3
 80033dc:	d1eb      	bne.n	80033b6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d008      	beq.n	80033fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ea:	4b2f      	ldr	r3, [pc, #188]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	492c      	ldr	r1, [pc, #176]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033fc:	4b29      	ldr	r3, [pc, #164]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0307 	and.w	r3, r3, #7
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	429a      	cmp	r2, r3
 8003408:	d210      	bcs.n	800342c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340a:	4b26      	ldr	r3, [pc, #152]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f023 0207 	bic.w	r2, r3, #7
 8003412:	4924      	ldr	r1, [pc, #144]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	4313      	orrs	r3, r2
 8003418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800341a:	4b22      	ldr	r3, [pc, #136]	; (80034a4 <HAL_RCC_ClockConfig+0x1b0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	429a      	cmp	r2, r3
 8003426:	d001      	beq.n	800342c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e036      	b.n	800349a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	d008      	beq.n	800344a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003438:	4b1b      	ldr	r3, [pc, #108]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	4918      	ldr	r1, [pc, #96]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 8003446:	4313      	orrs	r3, r2
 8003448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	2b00      	cmp	r3, #0
 8003454:	d009      	beq.n	800346a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003456:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4910      	ldr	r1, [pc, #64]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 8003466:	4313      	orrs	r3, r2
 8003468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800346a:	f000 f825 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 800346e:	4602      	mov	r2, r0
 8003470:	4b0d      	ldr	r3, [pc, #52]	; (80034a8 <HAL_RCC_ClockConfig+0x1b4>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	091b      	lsrs	r3, r3, #4
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	490c      	ldr	r1, [pc, #48]	; (80034ac <HAL_RCC_ClockConfig+0x1b8>)
 800347c:	5ccb      	ldrb	r3, [r1, r3]
 800347e:	f003 031f 	and.w	r3, r3, #31
 8003482:	fa22 f303 	lsr.w	r3, r2, r3
 8003486:	4a0a      	ldr	r2, [pc, #40]	; (80034b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800348a:	4b0a      	ldr	r3, [pc, #40]	; (80034b4 <HAL_RCC_ClockConfig+0x1c0>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f7fe fdda 	bl	8002048 <HAL_InitTick>
 8003494:	4603      	mov	r3, r0
 8003496:	72fb      	strb	r3, [r7, #11]

  return status;
 8003498:	7afb      	ldrb	r3, [r7, #11]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	40022000 	.word	0x40022000
 80034a8:	40021000 	.word	0x40021000
 80034ac:	080088bc 	.word	0x080088bc
 80034b0:	20000030 	.word	0x20000030
 80034b4:	20000034 	.word	0x20000034

080034b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b089      	sub	sp, #36	; 0x24
 80034bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	61fb      	str	r3, [r7, #28]
 80034c2:	2300      	movs	r3, #0
 80034c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034c6:	4b3e      	ldr	r3, [pc, #248]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 030c 	and.w	r3, r3, #12
 80034ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034d0:	4b3b      	ldr	r3, [pc, #236]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_GetSysClockFreq+0x34>
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	2b0c      	cmp	r3, #12
 80034e4:	d121      	bne.n	800352a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d11e      	bne.n	800352a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034ec:	4b34      	ldr	r3, [pc, #208]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d107      	bne.n	8003508 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034f8:	4b31      	ldr	r3, [pc, #196]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80034fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034fe:	0a1b      	lsrs	r3, r3, #8
 8003500:	f003 030f 	and.w	r3, r3, #15
 8003504:	61fb      	str	r3, [r7, #28]
 8003506:	e005      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003508:	4b2d      	ldr	r3, [pc, #180]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003514:	4a2b      	ldr	r2, [pc, #172]	; (80035c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800351c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10d      	bne.n	8003540 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003528:	e00a      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b04      	cmp	r3, #4
 800352e:	d102      	bne.n	8003536 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003530:	4b25      	ldr	r3, [pc, #148]	; (80035c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003532:	61bb      	str	r3, [r7, #24]
 8003534:	e004      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	2b08      	cmp	r3, #8
 800353a:	d101      	bne.n	8003540 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800353c:	4b23      	ldr	r3, [pc, #140]	; (80035cc <HAL_RCC_GetSysClockFreq+0x114>)
 800353e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b0c      	cmp	r3, #12
 8003544:	d134      	bne.n	80035b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003546:	4b1e      	ldr	r3, [pc, #120]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b02      	cmp	r3, #2
 8003554:	d003      	beq.n	800355e <HAL_RCC_GetSysClockFreq+0xa6>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b03      	cmp	r3, #3
 800355a:	d003      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0xac>
 800355c:	e005      	b.n	800356a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800355e:	4b1a      	ldr	r3, [pc, #104]	; (80035c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003560:	617b      	str	r3, [r7, #20]
      break;
 8003562:	e005      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003564:	4b19      	ldr	r3, [pc, #100]	; (80035cc <HAL_RCC_GetSysClockFreq+0x114>)
 8003566:	617b      	str	r3, [r7, #20]
      break;
 8003568:	e002      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	617b      	str	r3, [r7, #20]
      break;
 800356e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003570:	4b13      	ldr	r3, [pc, #76]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	3301      	adds	r3, #1
 800357c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800357e:	4b10      	ldr	r3, [pc, #64]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	0a1b      	lsrs	r3, r3, #8
 8003584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	fb03 f202 	mul.w	r2, r3, r2
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	fbb2 f3f3 	udiv	r3, r2, r3
 8003594:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003596:	4b0a      	ldr	r3, [pc, #40]	; (80035c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	0e5b      	lsrs	r3, r3, #25
 800359c:	f003 0303 	and.w	r3, r3, #3
 80035a0:	3301      	adds	r3, #1
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035b0:	69bb      	ldr	r3, [r7, #24]
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3724      	adds	r7, #36	; 0x24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	40021000 	.word	0x40021000
 80035c4:	080088d4 	.word	0x080088d4
 80035c8:	00f42400 	.word	0x00f42400
 80035cc:	007a1200 	.word	0x007a1200

080035d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035d4:	4b03      	ldr	r3, [pc, #12]	; (80035e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80035d6:	681b      	ldr	r3, [r3, #0]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	20000030 	.word	0x20000030

080035e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035ec:	f7ff fff0 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 80035f0:	4602      	mov	r2, r0
 80035f2:	4b06      	ldr	r3, [pc, #24]	; (800360c <HAL_RCC_GetPCLK1Freq+0x24>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	0a1b      	lsrs	r3, r3, #8
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	4904      	ldr	r1, [pc, #16]	; (8003610 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035fe:	5ccb      	ldrb	r3, [r1, r3]
 8003600:	f003 031f 	and.w	r3, r3, #31
 8003604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003608:	4618      	mov	r0, r3
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40021000 	.word	0x40021000
 8003610:	080088cc 	.word	0x080088cc

08003614 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003618:	f7ff ffda 	bl	80035d0 <HAL_RCC_GetHCLKFreq>
 800361c:	4602      	mov	r2, r0
 800361e:	4b06      	ldr	r3, [pc, #24]	; (8003638 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	0adb      	lsrs	r3, r3, #11
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	4904      	ldr	r1, [pc, #16]	; (800363c <HAL_RCC_GetPCLK2Freq+0x28>)
 800362a:	5ccb      	ldrb	r3, [r1, r3]
 800362c:	f003 031f 	and.w	r3, r3, #31
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003634:	4618      	mov	r0, r3
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40021000 	.word	0x40021000
 800363c:	080088cc 	.word	0x080088cc

08003640 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003648:	2300      	movs	r3, #0
 800364a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800364c:	4b2a      	ldr	r3, [pc, #168]	; (80036f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800364e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003658:	f7ff fa00 	bl	8002a5c <HAL_PWREx_GetVoltageRange>
 800365c:	6178      	str	r0, [r7, #20]
 800365e:	e014      	b.n	800368a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003660:	4b25      	ldr	r3, [pc, #148]	; (80036f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003664:	4a24      	ldr	r2, [pc, #144]	; (80036f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800366a:	6593      	str	r3, [r2, #88]	; 0x58
 800366c:	4b22      	ldr	r3, [pc, #136]	; (80036f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800366e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003678:	f7ff f9f0 	bl	8002a5c <HAL_PWREx_GetVoltageRange>
 800367c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800367e:	4b1e      	ldr	r3, [pc, #120]	; (80036f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003682:	4a1d      	ldr	r2, [pc, #116]	; (80036f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003688:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003690:	d10b      	bne.n	80036aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b80      	cmp	r3, #128	; 0x80
 8003696:	d919      	bls.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2ba0      	cmp	r3, #160	; 0xa0
 800369c:	d902      	bls.n	80036a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800369e:	2302      	movs	r3, #2
 80036a0:	613b      	str	r3, [r7, #16]
 80036a2:	e013      	b.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036a4:	2301      	movs	r3, #1
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	e010      	b.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b80      	cmp	r3, #128	; 0x80
 80036ae:	d902      	bls.n	80036b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80036b0:	2303      	movs	r3, #3
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	e00a      	b.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b80      	cmp	r3, #128	; 0x80
 80036ba:	d102      	bne.n	80036c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036bc:	2302      	movs	r3, #2
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	e004      	b.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b70      	cmp	r3, #112	; 0x70
 80036c6:	d101      	bne.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036c8:	2301      	movs	r3, #1
 80036ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036cc:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f023 0207 	bic.w	r2, r3, #7
 80036d4:	4909      	ldr	r1, [pc, #36]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036dc:	4b07      	ldr	r3, [pc, #28]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d001      	beq.n	80036ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40021000 	.word	0x40021000
 80036fc:	40022000 	.word	0x40022000

08003700 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003708:	2300      	movs	r3, #0
 800370a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800370c:	2300      	movs	r3, #0
 800370e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003718:	2b00      	cmp	r3, #0
 800371a:	d041      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003720:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003724:	d02a      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003726:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800372a:	d824      	bhi.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800372c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003730:	d008      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003732:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003736:	d81e      	bhi.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800373c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003740:	d010      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003742:	e018      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003744:	4b86      	ldr	r3, [pc, #536]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	4a85      	ldr	r2, [pc, #532]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800374e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003750:	e015      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3304      	adds	r3, #4
 8003756:	2100      	movs	r1, #0
 8003758:	4618      	mov	r0, r3
 800375a:	f000 fabb 	bl	8003cd4 <RCCEx_PLLSAI1_Config>
 800375e:	4603      	mov	r3, r0
 8003760:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003762:	e00c      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3320      	adds	r3, #32
 8003768:	2100      	movs	r1, #0
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fba6 	bl	8003ebc <RCCEx_PLLSAI2_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003774:	e003      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	74fb      	strb	r3, [r7, #19]
      break;
 800377a:	e000      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800377c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800377e:	7cfb      	ldrb	r3, [r7, #19]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10b      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003784:	4b76      	ldr	r3, [pc, #472]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003792:	4973      	ldr	r1, [pc, #460]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800379a:	e001      	b.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800379c:	7cfb      	ldrb	r3, [r7, #19]
 800379e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d041      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80037b4:	d02a      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80037b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80037ba:	d824      	bhi.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80037bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037c0:	d008      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80037c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037c6:	d81e      	bhi.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00a      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80037cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037d0:	d010      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037d2:	e018      	b.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037d4:	4b62      	ldr	r3, [pc, #392]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	4a61      	ldr	r2, [pc, #388]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037e0:	e015      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3304      	adds	r3, #4
 80037e6:	2100      	movs	r1, #0
 80037e8:	4618      	mov	r0, r3
 80037ea:	f000 fa73 	bl	8003cd4 <RCCEx_PLLSAI1_Config>
 80037ee:	4603      	mov	r3, r0
 80037f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037f2:	e00c      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3320      	adds	r3, #32
 80037f8:	2100      	movs	r1, #0
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 fb5e 	bl	8003ebc <RCCEx_PLLSAI2_Config>
 8003800:	4603      	mov	r3, r0
 8003802:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003804:	e003      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	74fb      	strb	r3, [r7, #19]
      break;
 800380a:	e000      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800380c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800380e:	7cfb      	ldrb	r3, [r7, #19]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10b      	bne.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003814:	4b52      	ldr	r3, [pc, #328]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800381a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003822:	494f      	ldr	r1, [pc, #316]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800382a:	e001      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800382c:	7cfb      	ldrb	r3, [r7, #19]
 800382e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 80a0 	beq.w	800397e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800383e:	2300      	movs	r3, #0
 8003840:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003842:	4b47      	ldr	r3, [pc, #284]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800384e:	2301      	movs	r3, #1
 8003850:	e000      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003852:	2300      	movs	r3, #0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d00d      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003858:	4b41      	ldr	r3, [pc, #260]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800385a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385c:	4a40      	ldr	r2, [pc, #256]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800385e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003862:	6593      	str	r3, [r2, #88]	; 0x58
 8003864:	4b3e      	ldr	r3, [pc, #248]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800386c:	60bb      	str	r3, [r7, #8]
 800386e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003870:	2301      	movs	r3, #1
 8003872:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003874:	4b3b      	ldr	r3, [pc, #236]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a3a      	ldr	r2, [pc, #232]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800387a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800387e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003880:	f7fe fc32 	bl	80020e8 <HAL_GetTick>
 8003884:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003886:	e009      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003888:	f7fe fc2e 	bl	80020e8 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d902      	bls.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	74fb      	strb	r3, [r7, #19]
        break;
 800389a:	e005      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800389c:	4b31      	ldr	r3, [pc, #196]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d0ef      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80038a8:	7cfb      	ldrb	r3, [r7, #19]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d15c      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038ae:	4b2c      	ldr	r3, [pc, #176]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01f      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d019      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038cc:	4b24      	ldr	r3, [pc, #144]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038d8:	4b21      	ldr	r3, [pc, #132]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038de:	4a20      	ldr	r2, [pc, #128]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038e8:	4b1d      	ldr	r3, [pc, #116]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	4a1c      	ldr	r2, [pc, #112]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038f8:	4a19      	ldr	r2, [pc, #100]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d016      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390a:	f7fe fbed 	bl	80020e8 <HAL_GetTick>
 800390e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003910:	e00b      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003912:	f7fe fbe9 	bl	80020e8 <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003920:	4293      	cmp	r3, r2
 8003922:	d902      	bls.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	74fb      	strb	r3, [r7, #19]
            break;
 8003928:	e006      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800392a:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800392c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ec      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003938:	7cfb      	ldrb	r3, [r7, #19]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10c      	bne.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800393e:	4b08      	ldr	r3, [pc, #32]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003944:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800394e:	4904      	ldr	r1, [pc, #16]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003950:	4313      	orrs	r3, r2
 8003952:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003956:	e009      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003958:	7cfb      	ldrb	r3, [r7, #19]
 800395a:	74bb      	strb	r3, [r7, #18]
 800395c:	e006      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800395e:	bf00      	nop
 8003960:	40021000 	.word	0x40021000
 8003964:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003968:	7cfb      	ldrb	r3, [r7, #19]
 800396a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800396c:	7c7b      	ldrb	r3, [r7, #17]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d105      	bne.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003972:	4b9e      	ldr	r3, [pc, #632]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	4a9d      	ldr	r2, [pc, #628]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003978:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800397c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00a      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800398a:	4b98      	ldr	r3, [pc, #608]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003990:	f023 0203 	bic.w	r2, r3, #3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003998:	4994      	ldr	r1, [pc, #592]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399a:	4313      	orrs	r3, r2
 800399c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00a      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039ac:	4b8f      	ldr	r3, [pc, #572]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	f023 020c 	bic.w	r2, r3, #12
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ba:	498c      	ldr	r1, [pc, #560]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0304 	and.w	r3, r3, #4
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00a      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039ce:	4b87      	ldr	r3, [pc, #540]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	4983      	ldr	r1, [pc, #524]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0308 	and.w	r3, r3, #8
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00a      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039f0:	4b7e      	ldr	r3, [pc, #504]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	497b      	ldr	r1, [pc, #492]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00a      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a12:	4b76      	ldr	r3, [pc, #472]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a20:	4972      	ldr	r1, [pc, #456]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0320 	and.w	r3, r3, #32
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a34:	4b6d      	ldr	r3, [pc, #436]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a42:	496a      	ldr	r1, [pc, #424]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00a      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a56:	4b65      	ldr	r3, [pc, #404]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a64:	4961      	ldr	r1, [pc, #388]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00a      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a78:	4b5c      	ldr	r3, [pc, #368]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a86:	4959      	ldr	r1, [pc, #356]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a9a:	4b54      	ldr	r3, [pc, #336]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aa8:	4950      	ldr	r1, [pc, #320]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00a      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003abc:	4b4b      	ldr	r3, [pc, #300]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aca:	4948      	ldr	r1, [pc, #288]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00a      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ade:	4b43      	ldr	r3, [pc, #268]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aec:	493f      	ldr	r1, [pc, #252]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d028      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b00:	4b3a      	ldr	r3, [pc, #232]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b0e:	4937      	ldr	r1, [pc, #220]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b1e:	d106      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b20:	4b32      	ldr	r3, [pc, #200]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	4a31      	ldr	r2, [pc, #196]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b2a:	60d3      	str	r3, [r2, #12]
 8003b2c:	e011      	b.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b36:	d10c      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f000 f8c8 	bl	8003cd4 <RCCEx_PLLSAI1_Config>
 8003b44:	4603      	mov	r3, r0
 8003b46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b48:	7cfb      	ldrb	r3, [r7, #19]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d028      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b5e:	4b23      	ldr	r3, [pc, #140]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b6c:	491f      	ldr	r1, [pc, #124]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b7c:	d106      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b7e:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b88:	60d3      	str	r3, [r2, #12]
 8003b8a:	e011      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b94:	d10c      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3304      	adds	r3, #4
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f000 f899 	bl	8003cd4 <RCCEx_PLLSAI1_Config>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ba6:	7cfb      	ldrb	r3, [r7, #19]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003bac:	7cfb      	ldrb	r3, [r7, #19]
 8003bae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d02b      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bbc:	4b0b      	ldr	r3, [pc, #44]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bca:	4908      	ldr	r1, [pc, #32]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bda:	d109      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bdc:	4b03      	ldr	r3, [pc, #12]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	4a02      	ldr	r2, [pc, #8]	; (8003bec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003be6:	60d3      	str	r3, [r2, #12]
 8003be8:	e014      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003bea:	bf00      	nop
 8003bec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	2101      	movs	r1, #1
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 f867 	bl	8003cd4 <RCCEx_PLLSAI1_Config>
 8003c06:	4603      	mov	r3, r0
 8003c08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c0a:	7cfb      	ldrb	r3, [r7, #19]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d02f      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c20:	4b2b      	ldr	r3, [pc, #172]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c2e:	4928      	ldr	r1, [pc, #160]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c3e:	d10d      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3304      	adds	r3, #4
 8003c44:	2102      	movs	r1, #2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 f844 	bl	8003cd4 <RCCEx_PLLSAI1_Config>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c50:	7cfb      	ldrb	r3, [r7, #19]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d014      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c56:	7cfb      	ldrb	r3, [r7, #19]
 8003c58:	74bb      	strb	r3, [r7, #18]
 8003c5a:	e011      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3320      	adds	r3, #32
 8003c6a:	2102      	movs	r1, #2
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 f925 	bl	8003ebc <RCCEx_PLLSAI2_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c76:	7cfb      	ldrb	r3, [r7, #19]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c7c:	7cfb      	ldrb	r3, [r7, #19]
 8003c7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00a      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c8c:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c9a:	490d      	ldr	r1, [pc, #52]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00b      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003cae:	4b08      	ldr	r3, [pc, #32]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cbe:	4904      	ldr	r1, [pc, #16]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003cc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40021000 	.word	0x40021000

08003cd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ce2:	4b75      	ldr	r3, [pc, #468]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d018      	beq.n	8003d20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003cee:	4b72      	ldr	r3, [pc, #456]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f003 0203 	and.w	r2, r3, #3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d10d      	bne.n	8003d1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
       ||
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d009      	beq.n	8003d1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d06:	4b6c      	ldr	r3, [pc, #432]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	091b      	lsrs	r3, r3, #4
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	1c5a      	adds	r2, r3, #1
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
       ||
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d047      	beq.n	8003daa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
 8003d1e:	e044      	b.n	8003daa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2b03      	cmp	r3, #3
 8003d26:	d018      	beq.n	8003d5a <RCCEx_PLLSAI1_Config+0x86>
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d825      	bhi.n	8003d78 <RCCEx_PLLSAI1_Config+0xa4>
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d002      	beq.n	8003d36 <RCCEx_PLLSAI1_Config+0x62>
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d009      	beq.n	8003d48 <RCCEx_PLLSAI1_Config+0x74>
 8003d34:	e020      	b.n	8003d78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d36:	4b60      	ldr	r3, [pc, #384]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d11d      	bne.n	8003d7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d46:	e01a      	b.n	8003d7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d48:	4b5b      	ldr	r3, [pc, #364]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d116      	bne.n	8003d82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d58:	e013      	b.n	8003d82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d5a:	4b57      	ldr	r3, [pc, #348]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10f      	bne.n	8003d86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d66:	4b54      	ldr	r3, [pc, #336]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d109      	bne.n	8003d86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d76:	e006      	b.n	8003d86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d7c:	e004      	b.n	8003d88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d7e:	bf00      	nop
 8003d80:	e002      	b.n	8003d88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d82:	bf00      	nop
 8003d84:	e000      	b.n	8003d88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d86:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10d      	bne.n	8003daa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d8e:	4b4a      	ldr	r3, [pc, #296]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6819      	ldr	r1, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	430b      	orrs	r3, r1
 8003da4:	4944      	ldr	r1, [pc, #272]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d17d      	bne.n	8003eac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003db0:	4b41      	ldr	r3, [pc, #260]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a40      	ldr	r2, [pc, #256]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003dba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dbc:	f7fe f994 	bl	80020e8 <HAL_GetTick>
 8003dc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dc2:	e009      	b.n	8003dd8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dc4:	f7fe f990 	bl	80020e8 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d902      	bls.n	8003dd8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	73fb      	strb	r3, [r7, #15]
        break;
 8003dd6:	e005      	b.n	8003de4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dd8:	4b37      	ldr	r3, [pc, #220]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1ef      	bne.n	8003dc4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d160      	bne.n	8003eac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d111      	bne.n	8003e14 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003df0:	4b31      	ldr	r3, [pc, #196]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003df8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6892      	ldr	r2, [r2, #8]
 8003e00:	0211      	lsls	r1, r2, #8
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	68d2      	ldr	r2, [r2, #12]
 8003e06:	0912      	lsrs	r2, r2, #4
 8003e08:	0452      	lsls	r2, r2, #17
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	492a      	ldr	r1, [pc, #168]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	610b      	str	r3, [r1, #16]
 8003e12:	e027      	b.n	8003e64 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d112      	bne.n	8003e40 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e1a:	4b27      	ldr	r3, [pc, #156]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003e22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6892      	ldr	r2, [r2, #8]
 8003e2a:	0211      	lsls	r1, r2, #8
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6912      	ldr	r2, [r2, #16]
 8003e30:	0852      	lsrs	r2, r2, #1
 8003e32:	3a01      	subs	r2, #1
 8003e34:	0552      	lsls	r2, r2, #21
 8003e36:	430a      	orrs	r2, r1
 8003e38:	491f      	ldr	r1, [pc, #124]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	610b      	str	r3, [r1, #16]
 8003e3e:	e011      	b.n	8003e64 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e40:	4b1d      	ldr	r3, [pc, #116]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6892      	ldr	r2, [r2, #8]
 8003e50:	0211      	lsls	r1, r2, #8
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6952      	ldr	r2, [r2, #20]
 8003e56:	0852      	lsrs	r2, r2, #1
 8003e58:	3a01      	subs	r2, #1
 8003e5a:	0652      	lsls	r2, r2, #25
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	4916      	ldr	r1, [pc, #88]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e64:	4b14      	ldr	r3, [pc, #80]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a13      	ldr	r2, [pc, #76]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e70:	f7fe f93a 	bl	80020e8 <HAL_GetTick>
 8003e74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e76:	e009      	b.n	8003e8c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e78:	f7fe f936 	bl	80020e8 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d902      	bls.n	8003e8c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	73fb      	strb	r3, [r7, #15]
          break;
 8003e8a:	e005      	b.n	8003e98 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e8c:	4b0a      	ldr	r3, [pc, #40]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0ef      	beq.n	8003e78 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d106      	bne.n	8003eac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e9e:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea0:	691a      	ldr	r2, [r3, #16]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	4904      	ldr	r1, [pc, #16]	; (8003eb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	40021000 	.word	0x40021000

08003ebc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003eca:	4b6a      	ldr	r3, [pc, #424]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d018      	beq.n	8003f08 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003ed6:	4b67      	ldr	r3, [pc, #412]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f003 0203 	and.w	r2, r3, #3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d10d      	bne.n	8003f02 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
       ||
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d009      	beq.n	8003f02 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003eee:	4b61      	ldr	r3, [pc, #388]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	091b      	lsrs	r3, r3, #4
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
       ||
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d047      	beq.n	8003f92 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	73fb      	strb	r3, [r7, #15]
 8003f06:	e044      	b.n	8003f92 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2b03      	cmp	r3, #3
 8003f0e:	d018      	beq.n	8003f42 <RCCEx_PLLSAI2_Config+0x86>
 8003f10:	2b03      	cmp	r3, #3
 8003f12:	d825      	bhi.n	8003f60 <RCCEx_PLLSAI2_Config+0xa4>
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d002      	beq.n	8003f1e <RCCEx_PLLSAI2_Config+0x62>
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d009      	beq.n	8003f30 <RCCEx_PLLSAI2_Config+0x74>
 8003f1c:	e020      	b.n	8003f60 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f1e:	4b55      	ldr	r3, [pc, #340]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d11d      	bne.n	8003f66 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f2e:	e01a      	b.n	8003f66 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f30:	4b50      	ldr	r3, [pc, #320]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d116      	bne.n	8003f6a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f40:	e013      	b.n	8003f6a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f42:	4b4c      	ldr	r3, [pc, #304]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10f      	bne.n	8003f6e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f4e:	4b49      	ldr	r3, [pc, #292]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d109      	bne.n	8003f6e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f5e:	e006      	b.n	8003f6e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	73fb      	strb	r3, [r7, #15]
      break;
 8003f64:	e004      	b.n	8003f70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f66:	bf00      	nop
 8003f68:	e002      	b.n	8003f70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f6a:	bf00      	nop
 8003f6c:	e000      	b.n	8003f70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10d      	bne.n	8003f92 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f76:	4b3f      	ldr	r3, [pc, #252]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6819      	ldr	r1, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	011b      	lsls	r3, r3, #4
 8003f8a:	430b      	orrs	r3, r1
 8003f8c:	4939      	ldr	r1, [pc, #228]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f92:	7bfb      	ldrb	r3, [r7, #15]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d167      	bne.n	8004068 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f98:	4b36      	ldr	r3, [pc, #216]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a35      	ldr	r2, [pc, #212]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fa4:	f7fe f8a0 	bl	80020e8 <HAL_GetTick>
 8003fa8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003faa:	e009      	b.n	8003fc0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003fac:	f7fe f89c 	bl	80020e8 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d902      	bls.n	8003fc0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	73fb      	strb	r3, [r7, #15]
        break;
 8003fbe:	e005      	b.n	8003fcc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003fc0:	4b2c      	ldr	r3, [pc, #176]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1ef      	bne.n	8003fac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d14a      	bne.n	8004068 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d111      	bne.n	8003ffc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fd8:	4b26      	ldr	r3, [pc, #152]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003fe0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6892      	ldr	r2, [r2, #8]
 8003fe8:	0211      	lsls	r1, r2, #8
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	68d2      	ldr	r2, [r2, #12]
 8003fee:	0912      	lsrs	r2, r2, #4
 8003ff0:	0452      	lsls	r2, r2, #17
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	491f      	ldr	r1, [pc, #124]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	614b      	str	r3, [r1, #20]
 8003ffa:	e011      	b.n	8004020 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ffc:	4b1d      	ldr	r3, [pc, #116]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004004:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6892      	ldr	r2, [r2, #8]
 800400c:	0211      	lsls	r1, r2, #8
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6912      	ldr	r2, [r2, #16]
 8004012:	0852      	lsrs	r2, r2, #1
 8004014:	3a01      	subs	r2, #1
 8004016:	0652      	lsls	r2, r2, #25
 8004018:	430a      	orrs	r2, r1
 800401a:	4916      	ldr	r1, [pc, #88]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 800401c:	4313      	orrs	r3, r2
 800401e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004020:	4b14      	ldr	r3, [pc, #80]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a13      	ldr	r2, [pc, #76]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004026:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800402a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402c:	f7fe f85c 	bl	80020e8 <HAL_GetTick>
 8004030:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004032:	e009      	b.n	8004048 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004034:	f7fe f858 	bl	80020e8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d902      	bls.n	8004048 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	73fb      	strb	r3, [r7, #15]
          break;
 8004046:	e005      	b.n	8004054 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004048:	4b0a      	ldr	r3, [pc, #40]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0ef      	beq.n	8004034 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800405a:	4b06      	ldr	r3, [pc, #24]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	4904      	ldr	r1, [pc, #16]	; (8004074 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004064:	4313      	orrs	r3, r2
 8004066:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004068:	7bfb      	ldrb	r3, [r7, #15]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	40021000 	.word	0x40021000

08004078 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e095      	b.n	80041b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408e:	2b00      	cmp	r3, #0
 8004090:	d108      	bne.n	80040a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800409a:	d009      	beq.n	80040b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	61da      	str	r2, [r3, #28]
 80040a2:	e005      	b.n	80040b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d106      	bne.n	80040d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 f877 	bl	80041be <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2202      	movs	r2, #2
 80040d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80040f0:	d902      	bls.n	80040f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	e002      	b.n	80040fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80040f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004106:	d007      	beq.n	8004118 <HAL_SPI_Init+0xa0>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004110:	d002      	beq.n	8004118 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004150:	431a      	orrs	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800415a:	ea42 0103 	orr.w	r1, r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004162:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	0c1b      	lsrs	r3, r3, #16
 8004174:	f003 0204 	and.w	r2, r3, #4
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	f003 0310 	and.w	r3, r3, #16
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004194:	ea42 0103 	orr.w	r1, r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	430a      	orrs	r2, r1
 80041a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b08a      	sub	sp, #40	; 0x28
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	60f8      	str	r0, [r7, #12]
 80041da:	60b9      	str	r1, [r7, #8]
 80041dc:	607a      	str	r2, [r7, #4]
 80041de:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80041e0:	2301      	movs	r3, #1
 80041e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80041e4:	2300      	movs	r3, #0
 80041e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d101      	bne.n	80041f8 <HAL_SPI_TransmitReceive+0x26>
 80041f4:	2302      	movs	r3, #2
 80041f6:	e1fb      	b.n	80045f0 <HAL_SPI_TransmitReceive+0x41e>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004200:	f7fd ff72 	bl	80020e8 <HAL_GetTick>
 8004204:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800420c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004214:	887b      	ldrh	r3, [r7, #2]
 8004216:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004218:	887b      	ldrh	r3, [r7, #2]
 800421a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800421c:	7efb      	ldrb	r3, [r7, #27]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d00e      	beq.n	8004240 <HAL_SPI_TransmitReceive+0x6e>
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004228:	d106      	bne.n	8004238 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d102      	bne.n	8004238 <HAL_SPI_TransmitReceive+0x66>
 8004232:	7efb      	ldrb	r3, [r7, #27]
 8004234:	2b04      	cmp	r3, #4
 8004236:	d003      	beq.n	8004240 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004238:	2302      	movs	r3, #2
 800423a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800423e:	e1cd      	b.n	80045dc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d005      	beq.n	8004252 <HAL_SPI_TransmitReceive+0x80>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d002      	beq.n	8004252 <HAL_SPI_TransmitReceive+0x80>
 800424c:	887b      	ldrh	r3, [r7, #2]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d103      	bne.n	800425a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004258:	e1c0      	b.n	80045dc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b04      	cmp	r3, #4
 8004264:	d003      	beq.n	800426e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2205      	movs	r2, #5
 800426a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	887a      	ldrh	r2, [r7, #2]
 800427e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	887a      	ldrh	r2, [r7, #2]
 8004286:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	887a      	ldrh	r2, [r7, #2]
 8004294:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	887a      	ldrh	r2, [r7, #2]
 800429a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80042b0:	d802      	bhi.n	80042b8 <HAL_SPI_TransmitReceive+0xe6>
 80042b2:	8a3b      	ldrh	r3, [r7, #16]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d908      	bls.n	80042ca <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80042c6:	605a      	str	r2, [r3, #4]
 80042c8:	e007      	b.n	80042da <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80042d8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e4:	2b40      	cmp	r3, #64	; 0x40
 80042e6:	d007      	beq.n	80042f8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004300:	d97c      	bls.n	80043fc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d002      	beq.n	8004310 <HAL_SPI_TransmitReceive+0x13e>
 800430a:	8a7b      	ldrh	r3, [r7, #18]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d169      	bne.n	80043e4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004314:	881a      	ldrh	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004320:	1c9a      	adds	r2, r3, #2
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800432a:	b29b      	uxth	r3, r3
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004334:	e056      	b.n	80043e4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b02      	cmp	r3, #2
 8004342:	d11b      	bne.n	800437c <HAL_SPI_TransmitReceive+0x1aa>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004348:	b29b      	uxth	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d016      	beq.n	800437c <HAL_SPI_TransmitReceive+0x1aa>
 800434e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004350:	2b01      	cmp	r3, #1
 8004352:	d113      	bne.n	800437c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	881a      	ldrh	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004364:	1c9a      	adds	r2, r3, #2
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b01      	cmp	r3, #1
 8004388:	d11c      	bne.n	80043c4 <HAL_SPI_TransmitReceive+0x1f2>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d016      	beq.n	80043c4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a0:	b292      	uxth	r2, r2
 80043a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a8:	1c9a      	adds	r2, r3, #2
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043c0:	2301      	movs	r3, #1
 80043c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043c4:	f7fd fe90 	bl	80020e8 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d807      	bhi.n	80043e4 <HAL_SPI_TransmitReceive+0x212>
 80043d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043da:	d003      	beq.n	80043e4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80043e2:	e0fb      	b.n	80045dc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1a3      	bne.n	8004336 <HAL_SPI_TransmitReceive+0x164>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d19d      	bne.n	8004336 <HAL_SPI_TransmitReceive+0x164>
 80043fa:	e0df      	b.n	80045bc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_SPI_TransmitReceive+0x23a>
 8004404:	8a7b      	ldrh	r3, [r7, #18]
 8004406:	2b01      	cmp	r3, #1
 8004408:	f040 80cb 	bne.w	80045a2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b01      	cmp	r3, #1
 8004414:	d912      	bls.n	800443c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441a:	881a      	ldrh	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004426:	1c9a      	adds	r2, r3, #2
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004430:	b29b      	uxth	r3, r3
 8004432:	3b02      	subs	r3, #2
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	87da      	strh	r2, [r3, #62]	; 0x3e
 800443a:	e0b2      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	330c      	adds	r3, #12
 8004446:	7812      	ldrb	r2, [r2, #0]
 8004448:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444e:	1c5a      	adds	r2, r3, #1
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004458:	b29b      	uxth	r3, r3
 800445a:	3b01      	subs	r3, #1
 800445c:	b29a      	uxth	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004462:	e09e      	b.n	80045a2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b02      	cmp	r3, #2
 8004470:	d134      	bne.n	80044dc <HAL_SPI_TransmitReceive+0x30a>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004476:	b29b      	uxth	r3, r3
 8004478:	2b00      	cmp	r3, #0
 800447a:	d02f      	beq.n	80044dc <HAL_SPI_TransmitReceive+0x30a>
 800447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447e:	2b01      	cmp	r3, #1
 8004480:	d12c      	bne.n	80044dc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004486:	b29b      	uxth	r3, r3
 8004488:	2b01      	cmp	r3, #1
 800448a:	d912      	bls.n	80044b2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004490:	881a      	ldrh	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449c:	1c9a      	adds	r2, r3, #2
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b02      	subs	r3, #2
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044b0:	e012      	b.n	80044d8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	330c      	adds	r3, #12
 80044bc:	7812      	ldrb	r2, [r2, #0]
 80044be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044d8:	2300      	movs	r3, #0
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d148      	bne.n	800457c <HAL_SPI_TransmitReceive+0x3aa>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d042      	beq.n	800457c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d923      	bls.n	800454a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68da      	ldr	r2, [r3, #12]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450c:	b292      	uxth	r2, r2
 800450e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004514:	1c9a      	adds	r2, r3, #2
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004520:	b29b      	uxth	r3, r3
 8004522:	3b02      	subs	r3, #2
 8004524:	b29a      	uxth	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b01      	cmp	r3, #1
 8004536:	d81f      	bhi.n	8004578 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004546:	605a      	str	r2, [r3, #4]
 8004548:	e016      	b.n	8004578 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f103 020c 	add.w	r2, r3, #12
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	7812      	ldrb	r2, [r2, #0]
 8004558:	b2d2      	uxtb	r2, r2
 800455a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004578:	2301      	movs	r3, #1
 800457a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800457c:	f7fd fdb4 	bl	80020e8 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004588:	429a      	cmp	r2, r3
 800458a:	d803      	bhi.n	8004594 <HAL_SPI_TransmitReceive+0x3c2>
 800458c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004592:	d102      	bne.n	800459a <HAL_SPI_TransmitReceive+0x3c8>
 8004594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004596:	2b00      	cmp	r3, #0
 8004598:	d103      	bne.n	80045a2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80045a0:	e01c      	b.n	80045dc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f47f af5b 	bne.w	8004464 <HAL_SPI_TransmitReceive+0x292>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f47f af54 	bne.w	8004464 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045bc:	69fa      	ldr	r2, [r7, #28]
 80045be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f000 f945 	bl	8004850 <SPI_EndRxTxTransaction>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d006      	beq.n	80045da <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2220      	movs	r2, #32
 80045d6:	661a      	str	r2, [r3, #96]	; 0x60
 80045d8:	e000      	b.n	80045dc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80045da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80045ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3728      	adds	r7, #40	; 0x28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004606:	b2db      	uxtb	r3, r3
}
 8004608:	4618      	mov	r0, r3
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b088      	sub	sp, #32
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	4613      	mov	r3, r2
 8004622:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004624:	f7fd fd60 	bl	80020e8 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	4413      	add	r3, r2
 8004632:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004634:	f7fd fd58 	bl	80020e8 <HAL_GetTick>
 8004638:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800463a:	4b39      	ldr	r3, [pc, #228]	; (8004720 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	015b      	lsls	r3, r3, #5
 8004640:	0d1b      	lsrs	r3, r3, #20
 8004642:	69fa      	ldr	r2, [r7, #28]
 8004644:	fb02 f303 	mul.w	r3, r2, r3
 8004648:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800464a:	e054      	b.n	80046f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004652:	d050      	beq.n	80046f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004654:	f7fd fd48 	bl	80020e8 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	69fa      	ldr	r2, [r7, #28]
 8004660:	429a      	cmp	r2, r3
 8004662:	d902      	bls.n	800466a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d13d      	bne.n	80046e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004678:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004682:	d111      	bne.n	80046a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800468c:	d004      	beq.n	8004698 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004696:	d107      	bne.n	80046a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046b0:	d10f      	bne.n	80046d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046c0:	601a      	str	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e017      	b.n	8004716 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	4013      	ands	r3, r2
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	429a      	cmp	r2, r3
 8004704:	bf0c      	ite	eq
 8004706:	2301      	moveq	r3, #1
 8004708:	2300      	movne	r3, #0
 800470a:	b2db      	uxtb	r3, r3
 800470c:	461a      	mov	r2, r3
 800470e:	79fb      	ldrb	r3, [r7, #7]
 8004710:	429a      	cmp	r2, r3
 8004712:	d19b      	bne.n	800464c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3720      	adds	r7, #32
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000030 	.word	0x20000030

08004724 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b08a      	sub	sp, #40	; 0x28
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
 8004730:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004732:	2300      	movs	r3, #0
 8004734:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004736:	f7fd fcd7 	bl	80020e8 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	4413      	add	r3, r2
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004746:	f7fd fccf 	bl	80020e8 <HAL_GetTick>
 800474a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	330c      	adds	r3, #12
 8004752:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004754:	4b3d      	ldr	r3, [pc, #244]	; (800484c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4613      	mov	r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4413      	add	r3, r2
 800475e:	00da      	lsls	r2, r3, #3
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	0d1b      	lsrs	r3, r3, #20
 8004764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004766:	fb02 f303 	mul.w	r3, r2, r3
 800476a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800476c:	e060      	b.n	8004830 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004774:	d107      	bne.n	8004786 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	b2db      	uxtb	r3, r3
 8004782:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004784:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478c:	d050      	beq.n	8004830 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800478e:	f7fd fcab 	bl	80020e8 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800479a:	429a      	cmp	r2, r3
 800479c:	d902      	bls.n	80047a4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800479e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d13d      	bne.n	8004820 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685a      	ldr	r2, [r3, #4]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047bc:	d111      	bne.n	80047e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047c6:	d004      	beq.n	80047d2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d0:	d107      	bne.n	80047e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ea:	d10f      	bne.n	800480c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047fa:	601a      	str	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800480a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e010      	b.n	8004842 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d101      	bne.n	800482a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004826:	2300      	movs	r3, #0
 8004828:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	3b01      	subs	r3, #1
 800482e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	4013      	ands	r3, r2
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	429a      	cmp	r2, r3
 800483e:	d196      	bne.n	800476e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3728      	adds	r7, #40	; 0x28
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20000030 	.word	0x20000030

08004850 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af02      	add	r7, sp, #8
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2200      	movs	r2, #0
 8004864:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004868:	68f8      	ldr	r0, [r7, #12]
 800486a:	f7ff ff5b 	bl	8004724 <SPI_WaitFifoStateUntilTimeout>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d007      	beq.n	8004884 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004878:	f043 0220 	orr.w	r2, r3, #32
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e027      	b.n	80048d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2200      	movs	r2, #0
 800488c:	2180      	movs	r1, #128	; 0x80
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f7ff fec0 	bl	8004614 <SPI_WaitFlagStateUntilTimeout>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d007      	beq.n	80048aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800489e:	f043 0220 	orr.w	r2, r3, #32
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e014      	b.n	80048d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f7ff ff34 	bl	8004724 <SPI_WaitFifoStateUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048c6:	f043 0220 	orr.w	r2, r3, #32
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e000      	b.n	80048d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e040      	b.n	8004970 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d106      	bne.n	8004904 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 f83a 	bl	8004978 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2224      	movs	r2, #36	; 0x24
 8004908:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 0201 	bic.w	r2, r2, #1
 8004918:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f8ca 	bl	8004ab4 <UART_SetConfig>
 8004920:	4603      	mov	r3, r0
 8004922:	2b01      	cmp	r3, #1
 8004924:	d101      	bne.n	800492a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e022      	b.n	8004970 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 fb76 	bl	8005024 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004946:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004956:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f042 0201 	orr.w	r2, r2, #1
 8004966:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 fbfd 	bl	8005168 <UART_CheckIdleState>
 800496e:	4603      	mov	r3, r0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b08a      	sub	sp, #40	; 0x28
 8004990:	af02      	add	r7, sp, #8
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	603b      	str	r3, [r7, #0]
 8004998:	4613      	mov	r3, r2
 800499a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049a0:	2b20      	cmp	r3, #32
 80049a2:	f040 8082 	bne.w	8004aaa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d002      	beq.n	80049b2 <HAL_UART_Transmit+0x26>
 80049ac:	88fb      	ldrh	r3, [r7, #6]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e07a      	b.n	8004aac <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <HAL_UART_Transmit+0x38>
 80049c0:	2302      	movs	r3, #2
 80049c2:	e073      	b.n	8004aac <HAL_UART_Transmit+0x120>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2221      	movs	r2, #33	; 0x21
 80049d8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049da:	f7fd fb85 	bl	80020e8 <HAL_GetTick>
 80049de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	88fa      	ldrh	r2, [r7, #6]
 80049e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	88fa      	ldrh	r2, [r7, #6]
 80049ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049f8:	d108      	bne.n	8004a0c <HAL_UART_Transmit+0x80>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d104      	bne.n	8004a0c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	61bb      	str	r3, [r7, #24]
 8004a0a:	e003      	b.n	8004a14 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004a1c:	e02d      	b.n	8004a7a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2200      	movs	r2, #0
 8004a26:	2180      	movs	r1, #128	; 0x80
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 fbe6 	bl	80051fa <UART_WaitOnFlagUntilTimeout>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d001      	beq.n	8004a38 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e039      	b.n	8004aac <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10b      	bne.n	8004a56 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	881a      	ldrh	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a4a:	b292      	uxth	r2, r2
 8004a4c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	3302      	adds	r3, #2
 8004a52:	61bb      	str	r3, [r7, #24]
 8004a54:	e008      	b.n	8004a68 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	781a      	ldrb	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	b292      	uxth	r2, r2
 8004a60:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	3301      	adds	r3, #1
 8004a66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1cb      	bne.n	8004a1e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	2140      	movs	r1, #64	; 0x40
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f000 fbb2 	bl	80051fa <UART_WaitOnFlagUntilTimeout>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e005      	b.n	8004aac <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e000      	b.n	8004aac <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004aaa:	2302      	movs	r3, #2
  }
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3720      	adds	r7, #32
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ab8:	b08a      	sub	sp, #40	; 0x28
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	431a      	orrs	r2, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4ba4      	ldr	r3, [pc, #656]	; (8004d74 <UART_SetConfig+0x2c0>)
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004aec:	430b      	orrs	r3, r1
 8004aee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a99      	ldr	r2, [pc, #612]	; (8004d78 <UART_SetConfig+0x2c4>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d004      	beq.n	8004b20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b30:	430a      	orrs	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a90      	ldr	r2, [pc, #576]	; (8004d7c <UART_SetConfig+0x2c8>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d126      	bne.n	8004b8c <UART_SetConfig+0xd8>
 8004b3e:	4b90      	ldr	r3, [pc, #576]	; (8004d80 <UART_SetConfig+0x2cc>)
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	2b03      	cmp	r3, #3
 8004b4a:	d81b      	bhi.n	8004b84 <UART_SetConfig+0xd0>
 8004b4c:	a201      	add	r2, pc, #4	; (adr r2, 8004b54 <UART_SetConfig+0xa0>)
 8004b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b52:	bf00      	nop
 8004b54:	08004b65 	.word	0x08004b65
 8004b58:	08004b75 	.word	0x08004b75
 8004b5c:	08004b6d 	.word	0x08004b6d
 8004b60:	08004b7d 	.word	0x08004b7d
 8004b64:	2301      	movs	r3, #1
 8004b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b6a:	e116      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b72:	e112      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004b74:	2304      	movs	r3, #4
 8004b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b7a:	e10e      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004b7c:	2308      	movs	r3, #8
 8004b7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b82:	e10a      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004b84:	2310      	movs	r3, #16
 8004b86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b8a:	e106      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a7c      	ldr	r2, [pc, #496]	; (8004d84 <UART_SetConfig+0x2d0>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d138      	bne.n	8004c08 <UART_SetConfig+0x154>
 8004b96:	4b7a      	ldr	r3, [pc, #488]	; (8004d80 <UART_SetConfig+0x2cc>)
 8004b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b9c:	f003 030c 	and.w	r3, r3, #12
 8004ba0:	2b0c      	cmp	r3, #12
 8004ba2:	d82d      	bhi.n	8004c00 <UART_SetConfig+0x14c>
 8004ba4:	a201      	add	r2, pc, #4	; (adr r2, 8004bac <UART_SetConfig+0xf8>)
 8004ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004baa:	bf00      	nop
 8004bac:	08004be1 	.word	0x08004be1
 8004bb0:	08004c01 	.word	0x08004c01
 8004bb4:	08004c01 	.word	0x08004c01
 8004bb8:	08004c01 	.word	0x08004c01
 8004bbc:	08004bf1 	.word	0x08004bf1
 8004bc0:	08004c01 	.word	0x08004c01
 8004bc4:	08004c01 	.word	0x08004c01
 8004bc8:	08004c01 	.word	0x08004c01
 8004bcc:	08004be9 	.word	0x08004be9
 8004bd0:	08004c01 	.word	0x08004c01
 8004bd4:	08004c01 	.word	0x08004c01
 8004bd8:	08004c01 	.word	0x08004c01
 8004bdc:	08004bf9 	.word	0x08004bf9
 8004be0:	2300      	movs	r3, #0
 8004be2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004be6:	e0d8      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004be8:	2302      	movs	r3, #2
 8004bea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bee:	e0d4      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004bf0:	2304      	movs	r3, #4
 8004bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bf6:	e0d0      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004bf8:	2308      	movs	r3, #8
 8004bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bfe:	e0cc      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c00:	2310      	movs	r3, #16
 8004c02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c06:	e0c8      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a5e      	ldr	r2, [pc, #376]	; (8004d88 <UART_SetConfig+0x2d4>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d125      	bne.n	8004c5e <UART_SetConfig+0x1aa>
 8004c12:	4b5b      	ldr	r3, [pc, #364]	; (8004d80 <UART_SetConfig+0x2cc>)
 8004c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c18:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004c1c:	2b30      	cmp	r3, #48	; 0x30
 8004c1e:	d016      	beq.n	8004c4e <UART_SetConfig+0x19a>
 8004c20:	2b30      	cmp	r3, #48	; 0x30
 8004c22:	d818      	bhi.n	8004c56 <UART_SetConfig+0x1a2>
 8004c24:	2b20      	cmp	r3, #32
 8004c26:	d00a      	beq.n	8004c3e <UART_SetConfig+0x18a>
 8004c28:	2b20      	cmp	r3, #32
 8004c2a:	d814      	bhi.n	8004c56 <UART_SetConfig+0x1a2>
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d002      	beq.n	8004c36 <UART_SetConfig+0x182>
 8004c30:	2b10      	cmp	r3, #16
 8004c32:	d008      	beq.n	8004c46 <UART_SetConfig+0x192>
 8004c34:	e00f      	b.n	8004c56 <UART_SetConfig+0x1a2>
 8004c36:	2300      	movs	r3, #0
 8004c38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c3c:	e0ad      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c3e:	2302      	movs	r3, #2
 8004c40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c44:	e0a9      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c46:	2304      	movs	r3, #4
 8004c48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c4c:	e0a5      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c4e:	2308      	movs	r3, #8
 8004c50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c54:	e0a1      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c56:	2310      	movs	r3, #16
 8004c58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c5c:	e09d      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a4a      	ldr	r2, [pc, #296]	; (8004d8c <UART_SetConfig+0x2d8>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d125      	bne.n	8004cb4 <UART_SetConfig+0x200>
 8004c68:	4b45      	ldr	r3, [pc, #276]	; (8004d80 <UART_SetConfig+0x2cc>)
 8004c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004c72:	2bc0      	cmp	r3, #192	; 0xc0
 8004c74:	d016      	beq.n	8004ca4 <UART_SetConfig+0x1f0>
 8004c76:	2bc0      	cmp	r3, #192	; 0xc0
 8004c78:	d818      	bhi.n	8004cac <UART_SetConfig+0x1f8>
 8004c7a:	2b80      	cmp	r3, #128	; 0x80
 8004c7c:	d00a      	beq.n	8004c94 <UART_SetConfig+0x1e0>
 8004c7e:	2b80      	cmp	r3, #128	; 0x80
 8004c80:	d814      	bhi.n	8004cac <UART_SetConfig+0x1f8>
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <UART_SetConfig+0x1d8>
 8004c86:	2b40      	cmp	r3, #64	; 0x40
 8004c88:	d008      	beq.n	8004c9c <UART_SetConfig+0x1e8>
 8004c8a:	e00f      	b.n	8004cac <UART_SetConfig+0x1f8>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c92:	e082      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c94:	2302      	movs	r3, #2
 8004c96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c9a:	e07e      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004c9c:	2304      	movs	r3, #4
 8004c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ca2:	e07a      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004ca4:	2308      	movs	r3, #8
 8004ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004caa:	e076      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004cac:	2310      	movs	r3, #16
 8004cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb2:	e072      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a35      	ldr	r2, [pc, #212]	; (8004d90 <UART_SetConfig+0x2dc>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d12a      	bne.n	8004d14 <UART_SetConfig+0x260>
 8004cbe:	4b30      	ldr	r3, [pc, #192]	; (8004d80 <UART_SetConfig+0x2cc>)
 8004cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ccc:	d01a      	beq.n	8004d04 <UART_SetConfig+0x250>
 8004cce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cd2:	d81b      	bhi.n	8004d0c <UART_SetConfig+0x258>
 8004cd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cd8:	d00c      	beq.n	8004cf4 <UART_SetConfig+0x240>
 8004cda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cde:	d815      	bhi.n	8004d0c <UART_SetConfig+0x258>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <UART_SetConfig+0x238>
 8004ce4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ce8:	d008      	beq.n	8004cfc <UART_SetConfig+0x248>
 8004cea:	e00f      	b.n	8004d0c <UART_SetConfig+0x258>
 8004cec:	2300      	movs	r3, #0
 8004cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cf2:	e052      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004cf4:	2302      	movs	r3, #2
 8004cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cfa:	e04e      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004cfc:	2304      	movs	r3, #4
 8004cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d02:	e04a      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d04:	2308      	movs	r3, #8
 8004d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d0a:	e046      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d0c:	2310      	movs	r3, #16
 8004d0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d12:	e042      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a17      	ldr	r2, [pc, #92]	; (8004d78 <UART_SetConfig+0x2c4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d13a      	bne.n	8004d94 <UART_SetConfig+0x2e0>
 8004d1e:	4b18      	ldr	r3, [pc, #96]	; (8004d80 <UART_SetConfig+0x2cc>)
 8004d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d24:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004d28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d2c:	d01a      	beq.n	8004d64 <UART_SetConfig+0x2b0>
 8004d2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d32:	d81b      	bhi.n	8004d6c <UART_SetConfig+0x2b8>
 8004d34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d38:	d00c      	beq.n	8004d54 <UART_SetConfig+0x2a0>
 8004d3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d3e:	d815      	bhi.n	8004d6c <UART_SetConfig+0x2b8>
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <UART_SetConfig+0x298>
 8004d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d48:	d008      	beq.n	8004d5c <UART_SetConfig+0x2a8>
 8004d4a:	e00f      	b.n	8004d6c <UART_SetConfig+0x2b8>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d52:	e022      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d54:	2302      	movs	r3, #2
 8004d56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d5a:	e01e      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d5c:	2304      	movs	r3, #4
 8004d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d62:	e01a      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d64:	2308      	movs	r3, #8
 8004d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d6a:	e016      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d6c:	2310      	movs	r3, #16
 8004d6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d72:	e012      	b.n	8004d9a <UART_SetConfig+0x2e6>
 8004d74:	efff69f3 	.word	0xefff69f3
 8004d78:	40008000 	.word	0x40008000
 8004d7c:	40013800 	.word	0x40013800
 8004d80:	40021000 	.word	0x40021000
 8004d84:	40004400 	.word	0x40004400
 8004d88:	40004800 	.word	0x40004800
 8004d8c:	40004c00 	.word	0x40004c00
 8004d90:	40005000 	.word	0x40005000
 8004d94:	2310      	movs	r3, #16
 8004d96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a9f      	ldr	r2, [pc, #636]	; (800501c <UART_SetConfig+0x568>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d17a      	bne.n	8004e9a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004da4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d824      	bhi.n	8004df6 <UART_SetConfig+0x342>
 8004dac:	a201      	add	r2, pc, #4	; (adr r2, 8004db4 <UART_SetConfig+0x300>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004dd9 	.word	0x08004dd9
 8004db8:	08004df7 	.word	0x08004df7
 8004dbc:	08004de1 	.word	0x08004de1
 8004dc0:	08004df7 	.word	0x08004df7
 8004dc4:	08004de7 	.word	0x08004de7
 8004dc8:	08004df7 	.word	0x08004df7
 8004dcc:	08004df7 	.word	0x08004df7
 8004dd0:	08004df7 	.word	0x08004df7
 8004dd4:	08004def 	.word	0x08004def
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dd8:	f7fe fc06 	bl	80035e8 <HAL_RCC_GetPCLK1Freq>
 8004ddc:	61f8      	str	r0, [r7, #28]
        break;
 8004dde:	e010      	b.n	8004e02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004de0:	4b8f      	ldr	r3, [pc, #572]	; (8005020 <UART_SetConfig+0x56c>)
 8004de2:	61fb      	str	r3, [r7, #28]
        break;
 8004de4:	e00d      	b.n	8004e02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004de6:	f7fe fb67 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8004dea:	61f8      	str	r0, [r7, #28]
        break;
 8004dec:	e009      	b.n	8004e02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004df2:	61fb      	str	r3, [r7, #28]
        break;
 8004df4:	e005      	b.n	8004e02 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004df6:	2300      	movs	r3, #0
 8004df8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004e00:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 80fb 	beq.w	8005000 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	005b      	lsls	r3, r3, #1
 8004e12:	4413      	add	r3, r2
 8004e14:	69fa      	ldr	r2, [r7, #28]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d305      	bcc.n	8004e26 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e20:	69fa      	ldr	r2, [r7, #28]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d903      	bls.n	8004e2e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004e2c:	e0e8      	b.n	8005000 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	2200      	movs	r2, #0
 8004e32:	461c      	mov	r4, r3
 8004e34:	4615      	mov	r5, r2
 8004e36:	f04f 0200 	mov.w	r2, #0
 8004e3a:	f04f 0300 	mov.w	r3, #0
 8004e3e:	022b      	lsls	r3, r5, #8
 8004e40:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004e44:	0222      	lsls	r2, r4, #8
 8004e46:	68f9      	ldr	r1, [r7, #12]
 8004e48:	6849      	ldr	r1, [r1, #4]
 8004e4a:	0849      	lsrs	r1, r1, #1
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	4688      	mov	r8, r1
 8004e50:	4681      	mov	r9, r0
 8004e52:	eb12 0a08 	adds.w	sl, r2, r8
 8004e56:	eb43 0b09 	adc.w	fp, r3, r9
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	603b      	str	r3, [r7, #0]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e68:	4650      	mov	r0, sl
 8004e6a:	4659      	mov	r1, fp
 8004e6c:	f7fb f9ac 	bl	80001c8 <__aeabi_uldivmod>
 8004e70:	4602      	mov	r2, r0
 8004e72:	460b      	mov	r3, r1
 8004e74:	4613      	mov	r3, r2
 8004e76:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e7e:	d308      	bcc.n	8004e92 <UART_SetConfig+0x3de>
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e86:	d204      	bcs.n	8004e92 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	60da      	str	r2, [r3, #12]
 8004e90:	e0b6      	b.n	8005000 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004e98:	e0b2      	b.n	8005000 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ea2:	d15e      	bne.n	8004f62 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004ea4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	d828      	bhi.n	8004efe <UART_SetConfig+0x44a>
 8004eac:	a201      	add	r2, pc, #4	; (adr r2, 8004eb4 <UART_SetConfig+0x400>)
 8004eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb2:	bf00      	nop
 8004eb4:	08004ed9 	.word	0x08004ed9
 8004eb8:	08004ee1 	.word	0x08004ee1
 8004ebc:	08004ee9 	.word	0x08004ee9
 8004ec0:	08004eff 	.word	0x08004eff
 8004ec4:	08004eef 	.word	0x08004eef
 8004ec8:	08004eff 	.word	0x08004eff
 8004ecc:	08004eff 	.word	0x08004eff
 8004ed0:	08004eff 	.word	0x08004eff
 8004ed4:	08004ef7 	.word	0x08004ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ed8:	f7fe fb86 	bl	80035e8 <HAL_RCC_GetPCLK1Freq>
 8004edc:	61f8      	str	r0, [r7, #28]
        break;
 8004ede:	e014      	b.n	8004f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ee0:	f7fe fb98 	bl	8003614 <HAL_RCC_GetPCLK2Freq>
 8004ee4:	61f8      	str	r0, [r7, #28]
        break;
 8004ee6:	e010      	b.n	8004f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ee8:	4b4d      	ldr	r3, [pc, #308]	; (8005020 <UART_SetConfig+0x56c>)
 8004eea:	61fb      	str	r3, [r7, #28]
        break;
 8004eec:	e00d      	b.n	8004f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eee:	f7fe fae3 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8004ef2:	61f8      	str	r0, [r7, #28]
        break;
 8004ef4:	e009      	b.n	8004f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004efa:	61fb      	str	r3, [r7, #28]
        break;
 8004efc:	e005      	b.n	8004f0a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004f08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d077      	beq.n	8005000 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	005a      	lsls	r2, r3, #1
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	085b      	lsrs	r3, r3, #1
 8004f1a:	441a      	add	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f24:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	2b0f      	cmp	r3, #15
 8004f2a:	d916      	bls.n	8004f5a <UART_SetConfig+0x4a6>
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f32:	d212      	bcs.n	8004f5a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	f023 030f 	bic.w	r3, r3, #15
 8004f3c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	085b      	lsrs	r3, r3, #1
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	f003 0307 	and.w	r3, r3, #7
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	8afb      	ldrh	r3, [r7, #22]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	8afa      	ldrh	r2, [r7, #22]
 8004f56:	60da      	str	r2, [r3, #12]
 8004f58:	e052      	b.n	8005000 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f60:	e04e      	b.n	8005000 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d827      	bhi.n	8004fba <UART_SetConfig+0x506>
 8004f6a:	a201      	add	r2, pc, #4	; (adr r2, 8004f70 <UART_SetConfig+0x4bc>)
 8004f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f70:	08004f95 	.word	0x08004f95
 8004f74:	08004f9d 	.word	0x08004f9d
 8004f78:	08004fa5 	.word	0x08004fa5
 8004f7c:	08004fbb 	.word	0x08004fbb
 8004f80:	08004fab 	.word	0x08004fab
 8004f84:	08004fbb 	.word	0x08004fbb
 8004f88:	08004fbb 	.word	0x08004fbb
 8004f8c:	08004fbb 	.word	0x08004fbb
 8004f90:	08004fb3 	.word	0x08004fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f94:	f7fe fb28 	bl	80035e8 <HAL_RCC_GetPCLK1Freq>
 8004f98:	61f8      	str	r0, [r7, #28]
        break;
 8004f9a:	e014      	b.n	8004fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f9c:	f7fe fb3a 	bl	8003614 <HAL_RCC_GetPCLK2Freq>
 8004fa0:	61f8      	str	r0, [r7, #28]
        break;
 8004fa2:	e010      	b.n	8004fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fa4:	4b1e      	ldr	r3, [pc, #120]	; (8005020 <UART_SetConfig+0x56c>)
 8004fa6:	61fb      	str	r3, [r7, #28]
        break;
 8004fa8:	e00d      	b.n	8004fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004faa:	f7fe fa85 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8004fae:	61f8      	str	r0, [r7, #28]
        break;
 8004fb0:	e009      	b.n	8004fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fb6:	61fb      	str	r3, [r7, #28]
        break;
 8004fb8:	e005      	b.n	8004fc6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fc4:	bf00      	nop
    }

    if (pclk != 0U)
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d019      	beq.n	8005000 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	085a      	lsrs	r2, r3, #1
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	441a      	add	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fde:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2b0f      	cmp	r3, #15
 8004fe4:	d909      	bls.n	8004ffa <UART_SetConfig+0x546>
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fec:	d205      	bcs.n	8004ffa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	60da      	str	r2, [r3, #12]
 8004ff8:	e002      	b.n	8005000 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800500c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005010:	4618      	mov	r0, r3
 8005012:	3728      	adds	r7, #40	; 0x28
 8005014:	46bd      	mov	sp, r7
 8005016:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800501a:	bf00      	nop
 800501c:	40008000 	.word	0x40008000
 8005020:	00f42400 	.word	0x00f42400

08005024 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00a      	beq.n	800504e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00a      	beq.n	8005070 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00a      	beq.n	8005092 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005096:	f003 0308 	and.w	r3, r3, #8
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	430a      	orrs	r2, r1
 80050b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	f003 0310 	and.w	r3, r3, #16
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00a      	beq.n	80050d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00a      	beq.n	80050f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	430a      	orrs	r2, r1
 80050f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01a      	beq.n	800513a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	430a      	orrs	r2, r1
 8005118:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005122:	d10a      	bne.n	800513a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00a      	beq.n	800515c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	605a      	str	r2, [r3, #4]
  }
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af02      	add	r7, sp, #8
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005178:	f7fc ffb6 	bl	80020e8 <HAL_GetTick>
 800517c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0308 	and.w	r3, r3, #8
 8005188:	2b08      	cmp	r3, #8
 800518a:	d10e      	bne.n	80051aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800518c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f82d 	bl	80051fa <UART_WaitOnFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e023      	b.n	80051f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d10e      	bne.n	80051d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f817 	bl	80051fa <UART_WaitOnFlagUntilTimeout>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e00d      	b.n	80051f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b09c      	sub	sp, #112	; 0x70
 80051fe:	af00      	add	r7, sp, #0
 8005200:	60f8      	str	r0, [r7, #12]
 8005202:	60b9      	str	r1, [r7, #8]
 8005204:	603b      	str	r3, [r7, #0]
 8005206:	4613      	mov	r3, r2
 8005208:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800520a:	e0a5      	b.n	8005358 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800520c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800520e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005212:	f000 80a1 	beq.w	8005358 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005216:	f7fc ff67 	bl	80020e8 <HAL_GetTick>
 800521a:	4602      	mov	r2, r0
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005222:	429a      	cmp	r2, r3
 8005224:	d302      	bcc.n	800522c <UART_WaitOnFlagUntilTimeout+0x32>
 8005226:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005228:	2b00      	cmp	r3, #0
 800522a:	d13e      	bne.n	80052aa <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005232:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005234:	e853 3f00 	ldrex	r3, [r3]
 8005238:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800523a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800523c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005240:	667b      	str	r3, [r7, #100]	; 0x64
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	461a      	mov	r2, r3
 8005248:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800524a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800524c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005250:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005252:	e841 2300 	strex	r3, r2, [r1]
 8005256:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005258:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1e6      	bne.n	800522c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3308      	adds	r3, #8
 8005264:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005268:	e853 3f00 	ldrex	r3, [r3]
 800526c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800526e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005270:	f023 0301 	bic.w	r3, r3, #1
 8005274:	663b      	str	r3, [r7, #96]	; 0x60
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3308      	adds	r3, #8
 800527c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800527e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005280:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005282:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005284:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005286:	e841 2300 	strex	r3, r2, [r1]
 800528a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800528c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e5      	bne.n	800525e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2220      	movs	r2, #32
 8005296:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e067      	b.n	800537a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0304 	and.w	r3, r3, #4
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d04f      	beq.n	8005358 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052c6:	d147      	bne.n	8005358 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052d0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80052e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f0:	637b      	str	r3, [r7, #52]	; 0x34
 80052f2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052f8:	e841 2300 	strex	r3, r2, [r1]
 80052fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80052fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1e6      	bne.n	80052d2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	3308      	adds	r3, #8
 800530a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	e853 3f00 	ldrex	r3, [r3]
 8005312:	613b      	str	r3, [r7, #16]
   return(result);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f023 0301 	bic.w	r3, r3, #1
 800531a:	66bb      	str	r3, [r7, #104]	; 0x68
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	3308      	adds	r3, #8
 8005322:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005324:	623a      	str	r2, [r7, #32]
 8005326:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005328:	69f9      	ldr	r1, [r7, #28]
 800532a:	6a3a      	ldr	r2, [r7, #32]
 800532c:	e841 2300 	strex	r3, r2, [r1]
 8005330:	61bb      	str	r3, [r7, #24]
   return(result);
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1e5      	bne.n	8005304 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2220      	movs	r2, #32
 800533c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2220      	movs	r2, #32
 8005342:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2220      	movs	r2, #32
 8005348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e010      	b.n	800537a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	69da      	ldr	r2, [r3, #28]
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	4013      	ands	r3, r2
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	429a      	cmp	r2, r3
 8005366:	bf0c      	ite	eq
 8005368:	2301      	moveq	r3, #1
 800536a:	2300      	movne	r3, #0
 800536c:	b2db      	uxtb	r3, r3
 800536e:	461a      	mov	r2, r3
 8005370:	79fb      	ldrb	r3, [r7, #7]
 8005372:	429a      	cmp	r2, r3
 8005374:	f43f af4a 	beq.w	800520c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3770      	adds	r7, #112	; 0x70
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <aci_gap_set_non_discoverable>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gap_aci.h"
tBleStatus aci_gap_set_non_discoverable(void)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b088      	sub	sp, #32
 8005386:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800538c:	f107 0308 	add.w	r3, r7, #8
 8005390:	2218      	movs	r2, #24
 8005392:	2100      	movs	r1, #0
 8005394:	4618      	mov	r0, r3
 8005396:	f003 f97c 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 800539a:	233f      	movs	r3, #63	; 0x3f
 800539c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800539e:	2381      	movs	r3, #129	; 0x81
 80053a0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80053a2:	1dfb      	adds	r3, r7, #7
 80053a4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80053a6:	2301      	movs	r3, #1
 80053a8:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 80053aa:	f107 0308 	add.w	r3, r7, #8
 80053ae:	2100      	movs	r1, #0
 80053b0:	4618      	mov	r0, r3
 80053b2:	f002 fd01 	bl	8007db8 <hci_send_req>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	da01      	bge.n	80053c0 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 80053bc:	23ff      	movs	r3, #255	; 0xff
 80053be:	e005      	b.n	80053cc <aci_gap_set_non_discoverable+0x4a>
  if (status) {
 80053c0:	79fb      	ldrb	r3, [r7, #7]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <aci_gap_set_non_discoverable+0x48>
    return status;
 80053c6:	79fb      	ldrb	r3, [r7, #7]
 80053c8:	e000      	b.n	80053cc <aci_gap_set_non_discoverable+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3720      	adds	r7, #32
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 80053d4:	b5b0      	push	{r4, r5, r7, lr}
 80053d6:	b0ce      	sub	sp, #312	; 0x138
 80053d8:	af00      	add	r7, sp, #0
 80053da:	4605      	mov	r5, r0
 80053dc:	460c      	mov	r4, r1
 80053de:	4610      	mov	r0, r2
 80053e0:	4619      	mov	r1, r3
 80053e2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80053e6:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80053ea:	462a      	mov	r2, r5
 80053ec:	701a      	strb	r2, [r3, #0]
 80053ee:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80053f2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80053f6:	4622      	mov	r2, r4
 80053f8:	801a      	strh	r2, [r3, #0]
 80053fa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80053fe:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8005402:	4602      	mov	r2, r0
 8005404:	801a      	strh	r2, [r3, #0]
 8005406:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800540a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800540e:	460a      	mov	r2, r1
 8005410:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8005412:	f107 030c 	add.w	r3, r7, #12
 8005416:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800541a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800541e:	3308      	adds	r3, #8
 8005420:	f107 020c 	add.w	r2, r7, #12
 8005424:	4413      	add	r3, r2
 8005426:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800542a:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800542e:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005432:	4413      	add	r3, r2
 8005434:	3309      	adds	r3, #9
 8005436:	f107 020c 	add.w	r2, r7, #12
 800543a:	4413      	add	r3, r2
 800543c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005440:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005444:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005448:	2200      	movs	r2, #0
 800544a:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800544c:	2300      	movs	r3, #0
 800544e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 8005452:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005456:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800545a:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800545e:	7812      	ldrb	r2, [r2, #0]
 8005460:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005462:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005466:	3301      	adds	r3, #1
 8005468:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800546c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005470:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005474:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8005478:	8812      	ldrh	r2, [r2, #0]
 800547a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800547e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005482:	3302      	adds	r3, #2
 8005484:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 8005488:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800548c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005490:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 8005494:	8812      	ldrh	r2, [r2, #0]
 8005496:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800549a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800549e:	3302      	adds	r3, #2
 80054a0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 80054a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80054a8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80054ac:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80054b0:	7812      	ldrb	r2, [r2, #0]
 80054b2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80054b4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80054b8:	3301      	adds	r3, #1
 80054ba:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 80054be:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80054c2:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 80054c6:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80054c8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80054cc:	3301      	adds	r3, #1
 80054ce:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 80054d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80054d6:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 80054da:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 80054dc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80054e0:	3301      	adds	r3, #1
 80054e2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 80054e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80054ea:	3308      	adds	r3, #8
 80054ec:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 80054f0:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 80054f4:	4618      	mov	r0, r3
 80054f6:	f003 f941 	bl	800877c <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 80054fa:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 80054fe:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8005502:	4413      	add	r3, r2
 8005504:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8005508:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800550c:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005510:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8005512:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005516:	3301      	adds	r3, #1
 8005518:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 800551c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005520:	3301      	adds	r3, #1
 8005522:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005526:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800552a:	4618      	mov	r0, r3
 800552c:	f003 f926 	bl	800877c <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 8005530:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8005534:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8005538:	4413      	add	r3, r2
 800553a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800553e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005542:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8005546:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8005548:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800554c:	3302      	adds	r3, #2
 800554e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8005552:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005556:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800555a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800555c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005560:	3302      	adds	r3, #2
 8005562:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005566:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800556a:	2218      	movs	r2, #24
 800556c:	2100      	movs	r1, #0
 800556e:	4618      	mov	r0, r3
 8005570:	f003 f88f 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005574:	233f      	movs	r3, #63	; 0x3f
 8005576:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800557a:	2383      	movs	r3, #131	; 0x83
 800557c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005580:	f107 030c 	add.w	r3, r7, #12
 8005584:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005588:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800558c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005590:	f107 030b 	add.w	r3, r7, #11
 8005594:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005598:	2301      	movs	r3, #1
 800559a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800559e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80055a2:	2100      	movs	r1, #0
 80055a4:	4618      	mov	r0, r3
 80055a6:	f002 fc07 	bl	8007db8 <hci_send_req>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	da01      	bge.n	80055b4 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80055b0:	23ff      	movs	r3, #255	; 0xff
 80055b2:	e00d      	b.n	80055d0 <aci_gap_set_discoverable+0x1fc>
  if (status) {
 80055b4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80055b8:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d005      	beq.n	80055ce <aci_gap_set_discoverable+0x1fa>
    return status;
 80055c2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80055c6:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	e000      	b.n	80055d0 <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bdb0      	pop	{r4, r5, r7, pc}

080055da <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 80055da:	b590      	push	{r4, r7, lr}
 80055dc:	b0cf      	sub	sp, #316	; 0x13c
 80055de:	af00      	add	r7, sp, #0
 80055e0:	4604      	mov	r4, r0
 80055e2:	4608      	mov	r0, r1
 80055e4:	4611      	mov	r1, r2
 80055e6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80055ea:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80055f4:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80055f8:	4622      	mov	r2, r4
 80055fa:	701a      	strb	r2, [r3, #0]
 80055fc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005600:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005604:	4602      	mov	r2, r0
 8005606:	701a      	strb	r2, [r3, #0]
 8005608:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800560c:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005610:	460a      	mov	r2, r1
 8005612:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8005614:	f107 0314 	add.w	r3, r7, #20
 8005618:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800561c:	f107 030c 	add.w	r3, r7, #12
 8005620:	2207      	movs	r2, #7
 8005622:	2100      	movs	r1, #0
 8005624:	4618      	mov	r0, r3
 8005626:	f003 f834 	bl	8008692 <memset>
  uint8_t index_input = 0;
 800562a:	2300      	movs	r3, #0
 800562c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 8005630:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005634:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005638:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800563c:	7812      	ldrb	r2, [r2, #0]
 800563e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005640:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005644:	3301      	adds	r3, #1
 8005646:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800564a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800564e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005652:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8005656:	7812      	ldrb	r2, [r2, #0]
 8005658:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800565a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800565e:	3301      	adds	r3, #1
 8005660:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8005664:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005668:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800566c:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8005670:	7812      	ldrb	r2, [r2, #0]
 8005672:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005674:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005678:	3301      	adds	r3, #1
 800567a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800567e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005682:	2218      	movs	r2, #24
 8005684:	2100      	movs	r1, #0
 8005686:	4618      	mov	r0, r3
 8005688:	f003 f803 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 800568c:	233f      	movs	r3, #63	; 0x3f
 800568e:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 8005692:	238a      	movs	r3, #138	; 0x8a
 8005694:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8005698:	f107 0314 	add.w	r3, r7, #20
 800569c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80056a0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80056a4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80056a8:	f107 030c 	add.w	r3, r7, #12
 80056ac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80056b0:	2307      	movs	r3, #7
 80056b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80056b6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80056ba:	2100      	movs	r1, #0
 80056bc:	4618      	mov	r0, r3
 80056be:	f002 fb7b 	bl	8007db8 <hci_send_req>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	da01      	bge.n	80056cc <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80056c8:	23ff      	movs	r3, #255	; 0xff
 80056ca:	e02e      	b.n	800572a <aci_gap_init+0x150>
  if (resp.Status) {
 80056cc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80056d0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d005      	beq.n	80056e6 <aci_gap_init+0x10c>
    return resp.Status;
 80056da:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80056de:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	e021      	b.n	800572a <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 80056e6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80056ea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80056ee:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80056f8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8005700:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005704:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005708:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800570c:	b29a      	uxth	r2, r3
 800570e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005712:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8005714:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005718:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800571c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005720:	b29a      	uxth	r2, r3
 8005722:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8005726:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005730:	46bd      	mov	sp, r7
 8005732:	bd90      	pop	{r4, r7, pc}

08005734 <aci_gap_start_general_discovery_proc>:
}
tBleStatus aci_gap_start_general_discovery_proc(uint16_t LE_Scan_Interval,
                                                uint16_t LE_Scan_Window,
                                                uint8_t Own_Address_Type,
                                                uint8_t Filter_Duplicates)
{
 8005734:	b5b0      	push	{r4, r5, r7, lr}
 8005736:	b0cc      	sub	sp, #304	; 0x130
 8005738:	af00      	add	r7, sp, #0
 800573a:	4605      	mov	r5, r0
 800573c:	460c      	mov	r4, r1
 800573e:	4610      	mov	r0, r2
 8005740:	4619      	mov	r1, r3
 8005742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005746:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800574a:	462a      	mov	r2, r5
 800574c:	801a      	strh	r2, [r3, #0]
 800574e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005752:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005756:	4622      	mov	r2, r4
 8005758:	801a      	strh	r2, [r3, #0]
 800575a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800575e:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005762:	4602      	mov	r2, r0
 8005764:	701a      	strb	r2, [r3, #0]
 8005766:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800576a:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800576e:	460a      	mov	r2, r1
 8005770:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_start_general_discovery_proc_cp0 *cp0 = (aci_gap_start_general_discovery_proc_cp0*)(cmd_buffer);
 8005772:	f107 030c 	add.w	r3, r7, #12
 8005776:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800577a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800577e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005782:	2200      	movs	r2, #0
 8005784:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005786:	2300      	movs	r3, #0
 8005788:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2);
 800578c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005790:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005794:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8005798:	8812      	ldrh	r2, [r2, #0]
 800579a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800579c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80057a0:	3302      	adds	r3, #2
 80057a2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->LE_Scan_Window = htob(LE_Scan_Window, 2);
 80057a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057aa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80057ae:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80057b2:	8812      	ldrh	r2, [r2, #0]
 80057b4:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80057b6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80057ba:	3302      	adds	r3, #2
 80057bc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 80057c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057c4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80057c8:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 80057cc:	7812      	ldrb	r2, [r2, #0]
 80057ce:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80057d0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80057d4:	3301      	adds	r3, #1
 80057d6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Filter_Duplicates = htob(Filter_Duplicates, 1);
 80057da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057de:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80057e2:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 80057e6:	7812      	ldrb	r2, [r2, #0]
 80057e8:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80057ea:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80057ee:	3301      	adds	r3, #1
 80057f0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80057f4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80057f8:	2218      	movs	r2, #24
 80057fa:	2100      	movs	r1, #0
 80057fc:	4618      	mov	r0, r3
 80057fe:	f002 ff48 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005802:	233f      	movs	r3, #63	; 0x3f
 8005804:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x097;
 8005808:	2397      	movs	r3, #151	; 0x97
 800580a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800580e:	230f      	movs	r3, #15
 8005810:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 8005814:	f107 030c 	add.w	r3, r7, #12
 8005818:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800581c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005820:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005824:	f107 030b 	add.w	r3, r7, #11
 8005828:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800582c:	2301      	movs	r3, #1
 800582e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005832:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005836:	2100      	movs	r1, #0
 8005838:	4618      	mov	r0, r3
 800583a:	f002 fabd 	bl	8007db8 <hci_send_req>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	da01      	bge.n	8005848 <aci_gap_start_general_discovery_proc+0x114>
    return BLE_STATUS_TIMEOUT;
 8005844:	23ff      	movs	r3, #255	; 0xff
 8005846:	e00d      	b.n	8005864 <aci_gap_start_general_discovery_proc+0x130>
  if (status) {
 8005848:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800584c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d005      	beq.n	8005862 <aci_gap_start_general_discovery_proc+0x12e>
    return status;
 8005856:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800585a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	e000      	b.n	8005864 <aci_gap_start_general_discovery_proc+0x130>
  }
  return BLE_STATUS_SUCCESS;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800586a:	46bd      	mov	sp, r7
 800586c:	bdb0      	pop	{r4, r5, r7, pc}

0800586e <aci_gap_create_connection>:
                                     uint16_t Conn_Interval_Max,
                                     uint16_t Conn_Latency,
                                     uint16_t Supervision_Timeout,
                                     uint16_t Minimum_CE_Length,
                                     uint16_t Maximum_CE_Length)
{
 800586e:	b590      	push	{r4, r7, lr}
 8005870:	b0cf      	sub	sp, #316	; 0x13c
 8005872:	af00      	add	r7, sp, #0
 8005874:	4604      	mov	r4, r0
 8005876:	4608      	mov	r0, r1
 8005878:	4611      	mov	r1, r2
 800587a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800587e:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8005882:	6013      	str	r3, [r2, #0]
 8005884:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005888:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800588c:	4622      	mov	r2, r4
 800588e:	801a      	strh	r2, [r3, #0]
 8005890:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005894:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005898:	4602      	mov	r2, r0
 800589a:	801a      	strh	r2, [r3, #0]
 800589c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80058a0:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80058a4:	460a      	mov	r2, r1
 80058a6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_create_connection_cp0 *cp0 = (aci_gap_create_connection_cp0*)(cmd_buffer);
 80058a8:	f107 0314 	add.w	r3, r7, #20
 80058ac:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 80058b0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80058b4:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80058b8:	2200      	movs	r2, #0
 80058ba:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80058bc:	2300      	movs	r3, #0
 80058be:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2);
 80058c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058c6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058ca:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80058ce:	8812      	ldrh	r2, [r2, #0]
 80058d0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80058d2:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80058d6:	3302      	adds	r3, #2
 80058d8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->LE_Scan_Window = htob(LE_Scan_Window, 2);
 80058dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058e0:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058e4:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80058e8:	8812      	ldrh	r2, [r2, #0]
 80058ea:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80058ec:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80058f0:	3302      	adds	r3, #2
 80058f2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Peer_Address_Type = htob(Peer_Address_Type, 1);
 80058f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80058fa:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80058fe:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8005902:	7812      	ldrb	r2, [r2, #0]
 8005904:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8005906:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800590a:	3301      	adds	r3, #1
 800590c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memcpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6);
 8005910:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005914:	1d58      	adds	r0, r3, #5
 8005916:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800591a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800591e:	2206      	movs	r2, #6
 8005920:	6819      	ldr	r1, [r3, #0]
 8005922:	f002 ff2b 	bl	800877c <memcpy>
  index_input += 6;
 8005926:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800592a:	3306      	adds	r3, #6
 800592c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8005930:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005934:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8005938:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800593a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800593e:	3301      	adds	r3, #1
 8005940:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2);
 8005944:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005948:	f8b7 214c 	ldrh.w	r2, [r7, #332]	; 0x14c
 800594c:	819a      	strh	r2, [r3, #12]
  index_input += 2;
 800594e:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005952:	3302      	adds	r3, #2
 8005954:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2);
 8005958:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800595c:	f8b7 2150 	ldrh.w	r2, [r7, #336]	; 0x150
 8005960:	81da      	strh	r2, [r3, #14]
  index_input += 2;
 8005962:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005966:	3302      	adds	r3, #2
 8005968:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Conn_Latency = htob(Conn_Latency, 2);
 800596c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005970:	f8b7 2154 	ldrh.w	r2, [r7, #340]	; 0x154
 8005974:	821a      	strh	r2, [r3, #16]
  index_input += 2;
 8005976:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800597a:	3302      	adds	r3, #2
 800597c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Supervision_Timeout = htob(Supervision_Timeout, 2);
 8005980:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005984:	f8b7 2158 	ldrh.w	r2, [r7, #344]	; 0x158
 8005988:	825a      	strh	r2, [r3, #18]
  index_input += 2;
 800598a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800598e:	3302      	adds	r3, #2
 8005990:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2);
 8005994:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005998:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800599c:	829a      	strh	r2, [r3, #20]
  index_input += 2;
 800599e:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80059a2:	3302      	adds	r3, #2
 80059a4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2);
 80059a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80059ac:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 80059b0:	82da      	strh	r2, [r3, #22]
  index_input += 2;
 80059b2:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80059b6:	3302      	adds	r3, #2
 80059b8:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80059bc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80059c0:	2218      	movs	r2, #24
 80059c2:	2100      	movs	r1, #0
 80059c4:	4618      	mov	r0, r3
 80059c6:	f002 fe64 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 80059ca:	233f      	movs	r3, #63	; 0x3f
 80059cc:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x09c;
 80059d0:	239c      	movs	r3, #156	; 0x9c
 80059d2:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.event = 0x0F;
 80059d6:	230f      	movs	r3, #15
 80059d8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.cparam = cmd_buffer;
 80059dc:	f107 0314 	add.w	r3, r7, #20
 80059e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80059e4:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80059e8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 80059ec:	f107 0313 	add.w	r3, r7, #19
 80059f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 80059f4:	2301      	movs	r3, #1
 80059f6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80059fa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80059fe:	2100      	movs	r1, #0
 8005a00:	4618      	mov	r0, r3
 8005a02:	f002 f9d9 	bl	8007db8 <hci_send_req>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	da01      	bge.n	8005a10 <aci_gap_create_connection+0x1a2>
    return BLE_STATUS_TIMEOUT;
 8005a0c:	23ff      	movs	r3, #255	; 0xff
 8005a0e:	e00d      	b.n	8005a2c <aci_gap_create_connection+0x1be>
  if (status) {
 8005a10:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a14:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d005      	beq.n	8005a2a <aci_gap_create_connection+0x1bc>
    return status;
 8005a1e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005a22:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005a26:	781b      	ldrb	r3, [r3, #0]
 8005a28:	e000      	b.n	8005a2c <aci_gap_create_connection+0x1be>
  }
  return BLE_STATUS_SUCCESS;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd90      	pop	{r4, r7, pc}

08005a36 <aci_gap_terminate_gap_proc>:
tBleStatus aci_gap_terminate_gap_proc(uint8_t Procedure_Code)
{
 8005a36:	b580      	push	{r7, lr}
 8005a38:	b0cc      	sub	sp, #304	; 0x130
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005a42:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8005a46:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_terminate_gap_proc_cp0 *cp0 = (aci_gap_terminate_gap_proc_cp0*)(cmd_buffer);
 8005a48:	f107 030c 	add.w	r3, r7, #12
 8005a4c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005a50:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005a54:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005a58:	2200      	movs	r2, #0
 8005a5a:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Procedure_Code = htob(Procedure_Code, 1);
 8005a62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a66:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005a6a:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8005a6e:	7812      	ldrb	r2, [r2, #0]
 8005a70:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005a72:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005a76:	3301      	adds	r3, #1
 8005a78:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005a7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005a80:	2218      	movs	r2, #24
 8005a82:	2100      	movs	r1, #0
 8005a84:	4618      	mov	r0, r3
 8005a86:	f002 fe04 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005a8a:	233f      	movs	r3, #63	; 0x3f
 8005a8c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x09d;
 8005a90:	239d      	movs	r3, #157	; 0x9d
 8005a92:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005a96:	f107 030c 	add.w	r3, r7, #12
 8005a9a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005a9e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005aa2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005aa6:	f107 030b 	add.w	r3, r7, #11
 8005aaa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005ab4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ab8:	2100      	movs	r1, #0
 8005aba:	4618      	mov	r0, r3
 8005abc:	f002 f97c 	bl	8007db8 <hci_send_req>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	da01      	bge.n	8005aca <aci_gap_terminate_gap_proc+0x94>
    return BLE_STATUS_TIMEOUT;
 8005ac6:	23ff      	movs	r3, #255	; 0xff
 8005ac8:	e00d      	b.n	8005ae6 <aci_gap_terminate_gap_proc+0xb0>
  if (status) {
 8005aca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ace:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <aci_gap_terminate_gap_proc+0xae>
    return status;
 8005ad8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005adc:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	e000      	b.n	8005ae6 <aci_gap_terminate_gap_proc+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b088      	sub	sp, #32
 8005af4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8005af6:	2300      	movs	r3, #0
 8005af8:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005afa:	f107 0308 	add.w	r3, r7, #8
 8005afe:	2218      	movs	r2, #24
 8005b00:	2100      	movs	r1, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f002 fdc5 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005b08:	233f      	movs	r3, #63	; 0x3f
 8005b0a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8005b0c:	f240 1301 	movw	r3, #257	; 0x101
 8005b10:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8005b12:	1dfb      	adds	r3, r7, #7
 8005b14:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8005b16:	2301      	movs	r3, #1
 8005b18:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8005b1a:	f107 0308 	add.w	r3, r7, #8
 8005b1e:	2100      	movs	r1, #0
 8005b20:	4618      	mov	r0, r3
 8005b22:	f002 f949 	bl	8007db8 <hci_send_req>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	da01      	bge.n	8005b30 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8005b2c:	23ff      	movs	r3, #255	; 0xff
 8005b2e:	e005      	b.n	8005b3c <aci_gatt_init+0x4c>
  if (status) {
 8005b30:	79fb      	ldrb	r3, [r7, #7]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <aci_gatt_init+0x4a>
    return status;
 8005b36:	79fb      	ldrb	r3, [r7, #7]
 8005b38:	e000      	b.n	8005b3c <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3720      	adds	r7, #32
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8005b44:	b590      	push	{r4, r7, lr}
 8005b46:	b0cf      	sub	sp, #316	; 0x13c
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8005b50:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8005b54:	6001      	str	r1, [r0, #0]
 8005b56:	4610      	mov	r0, r2
 8005b58:	4619      	mov	r1, r3
 8005b5a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b5e:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005b62:	4622      	mov	r2, r4
 8005b64:	701a      	strb	r2, [r3, #0]
 8005b66:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b6a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005b6e:	4602      	mov	r2, r0
 8005b70:	701a      	strb	r2, [r3, #0]
 8005b72:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b76:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005b7a:	460a      	mov	r2, r1
 8005b7c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8005b7e:	f107 030c 	add.w	r3, r7, #12
 8005b82:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8005b86:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b8a:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d00a      	beq.n	8005baa <aci_gatt_add_service+0x66>
 8005b94:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005b98:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d101      	bne.n	8005ba6 <aci_gatt_add_service+0x62>
 8005ba2:	2311      	movs	r3, #17
 8005ba4:	e002      	b.n	8005bac <aci_gatt_add_service+0x68>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e000      	b.n	8005bac <aci_gatt_add_service+0x68>
 8005baa:	2303      	movs	r3, #3
 8005bac:	f107 020c 	add.w	r2, r7, #12
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8005bb6:	f107 0308 	add.w	r3, r7, #8
 8005bba:	2203      	movs	r2, #3
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f002 fd67 	bl	8008692 <memset>
  uint8_t index_input = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8005bca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005bce:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005bd2:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8005bd6:	7812      	ldrb	r2, [r2, #0]
 8005bd8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8005bda:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005bde:	3301      	adds	r3, #1
 8005be0:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 8005be4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005be8:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d002      	beq.n	8005bf8 <aci_gatt_add_service+0xb4>
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d004      	beq.n	8005c00 <aci_gatt_add_service+0xbc>
 8005bf6:	e007      	b.n	8005c08 <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8005bfe:	e005      	b.n	8005c0c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8005c00:	2310      	movs	r3, #16
 8005c02:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8005c06:	e001      	b.n	8005c0c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8005c08:	2347      	movs	r3, #71	; 0x47
 8005c0a:	e06c      	b.n	8005ce6 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 8005c0c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005c10:	1c58      	adds	r0, r3, #1
 8005c12:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8005c16:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005c1a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005c1e:	6819      	ldr	r1, [r3, #0]
 8005c20:	f002 fdac 	bl	800877c <memcpy>
    index_input += size;
 8005c24:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8005c28:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 8005c32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c36:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005c3a:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8005c3e:	7812      	ldrb	r2, [r2, #0]
 8005c40:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8005c42:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c46:	3301      	adds	r3, #1
 8005c48:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 8005c4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c50:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005c54:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8005c58:	7812      	ldrb	r2, [r2, #0]
 8005c5a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8005c5c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c60:	3301      	adds	r3, #1
 8005c62:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005c66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005c6a:	2218      	movs	r2, #24
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f002 fd0f 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005c74:	233f      	movs	r3, #63	; 0x3f
 8005c76:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 8005c7a:	f44f 7381 	mov.w	r3, #258	; 0x102
 8005c7e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8005c82:	f107 030c 	add.w	r3, r7, #12
 8005c86:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005c8a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005c8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8005c92:	f107 0308 	add.w	r3, r7, #8
 8005c96:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005ca0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f002 f886 	bl	8007db8 <hci_send_req>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	da01      	bge.n	8005cb6 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8005cb2:	23ff      	movs	r3, #255	; 0xff
 8005cb4:	e017      	b.n	8005ce6 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 8005cb6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d005      	beq.n	8005cd0 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8005cc4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cc8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	e00a      	b.n	8005ce6 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8005cd0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005cd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005cd8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8005ce2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd90      	pop	{r4, r7, pc}

08005cf0 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 8005cf0:	b590      	push	{r4, r7, lr}
 8005cf2:	b0d1      	sub	sp, #324	; 0x144
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8005cfe:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 8005d02:	600a      	str	r2, [r1, #0]
 8005d04:	4619      	mov	r1, r3
 8005d06:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005d0a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005d0e:	4622      	mov	r2, r4
 8005d10:	801a      	strh	r2, [r3, #0]
 8005d12:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005d16:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005d22:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 8005d26:	460a      	mov	r2, r1
 8005d28:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8005d2a:	f107 0314 	add.w	r3, r7, #20
 8005d2e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8005d32:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005d36:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d00a      	beq.n	8005d56 <aci_gatt_add_char+0x66>
 8005d40:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005d44:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d101      	bne.n	8005d52 <aci_gatt_add_char+0x62>
 8005d4e:	2313      	movs	r3, #19
 8005d50:	e002      	b.n	8005d58 <aci_gatt_add_char+0x68>
 8005d52:	2303      	movs	r3, #3
 8005d54:	e000      	b.n	8005d58 <aci_gatt_add_char+0x68>
 8005d56:	2305      	movs	r3, #5
 8005d58:	f107 0214 	add.w	r2, r7, #20
 8005d5c:	4413      	add	r3, r2
 8005d5e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8005d62:	f107 0310 	add.w	r3, r7, #16
 8005d66:	2203      	movs	r2, #3
 8005d68:	2100      	movs	r1, #0
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f002 fc91 	bl	8008692 <memset>
  uint8_t index_input = 0;
 8005d70:	2300      	movs	r3, #0
 8005d72:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 8005d76:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005d7a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8005d7e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8005d82:	8812      	ldrh	r2, [r2, #0]
 8005d84:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005d86:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005d8a:	3302      	adds	r3, #2
 8005d8c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8005d90:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005d94:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8005d98:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 8005d9c:	7812      	ldrb	r2, [r2, #0]
 8005d9e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8005da0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005da4:	3301      	adds	r3, #1
 8005da6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 8005daa:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005dae:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d002      	beq.n	8005dbe <aci_gatt_add_char+0xce>
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d004      	beq.n	8005dc6 <aci_gatt_add_char+0xd6>
 8005dbc:	e007      	b.n	8005dce <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8005dc4:	e005      	b.n	8005dd2 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8005dc6:	2310      	movs	r3, #16
 8005dc8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8005dcc:	e001      	b.n	8005dd2 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8005dce:	2347      	movs	r3, #71	; 0x47
 8005dd0:	e091      	b.n	8005ef6 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 8005dd2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005dd6:	1cd8      	adds	r0, r3, #3
 8005dd8:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 8005ddc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005de0:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005de4:	6819      	ldr	r1, [r3, #0]
 8005de6:	f002 fcc9 	bl	800877c <memcpy>
    index_input += size;
 8005dea:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 8005dee:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8005df2:	4413      	add	r3, r2
 8005df4:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 8005df8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005dfc:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8005e00:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 8005e04:	8812      	ldrh	r2, [r2, #0]
 8005e06:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8005e08:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e0c:	3302      	adds	r3, #2
 8005e0e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 8005e12:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005e16:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8005e1a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8005e1c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e20:	3301      	adds	r3, #1
 8005e22:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 8005e26:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005e2a:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8005e2e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8005e30:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e34:	3301      	adds	r3, #1
 8005e36:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 8005e3a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005e3e:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 8005e42:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8005e44:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e48:	3301      	adds	r3, #1
 8005e4a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 8005e4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005e52:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 8005e56:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8005e58:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 8005e62:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8005e66:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 8005e6a:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8005e6c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e70:	3301      	adds	r3, #1
 8005e72:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005e76:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005e7a:	2218      	movs	r2, #24
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f002 fc07 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005e84:	233f      	movs	r3, #63	; 0x3f
 8005e86:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 8005e8a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005e8e:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8005e92:	f107 0314 	add.w	r3, r7, #20
 8005e96:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8005e9a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8005e9e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8005ea2:	f107 0310 	add.w	r3, r7, #16
 8005ea6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8005eaa:	2303      	movs	r3, #3
 8005eac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 8005eb0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f001 ff7e 	bl	8007db8 <hci_send_req>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	da01      	bge.n	8005ec6 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8005ec2:	23ff      	movs	r3, #255	; 0xff
 8005ec4:	e017      	b.n	8005ef6 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 8005ec6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005eca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d005      	beq.n	8005ee0 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8005ed4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005ed8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	e00a      	b.n	8005ef6 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 8005ee0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8005ee4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ee8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8005ef2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd90      	pop	{r4, r7, pc}

08005f00 <aci_gatt_exchange_config>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_exchange_config(uint16_t Connection_Handle)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b0cc      	sub	sp, #304	; 0x130
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	4602      	mov	r2, r0
 8005f08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f0c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8005f10:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_exchange_config_cp0 *cp0 = (aci_gatt_exchange_config_cp0*)(cmd_buffer);
 8005f12:	f107 030c 	add.w	r3, r7, #12
 8005f16:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8005f1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f1e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005f22:	2200      	movs	r2, #0
 8005f24:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8005f26:	2300      	movs	r3, #0
 8005f28:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 8005f2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f30:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005f34:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8005f38:	8812      	ldrh	r2, [r2, #0]
 8005f3a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8005f3c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005f40:	3302      	adds	r3, #2
 8005f42:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8005f46:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f4a:	2218      	movs	r2, #24
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f002 fb9f 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 8005f54:	233f      	movs	r3, #63	; 0x3f
 8005f56:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x10b;
 8005f5a:	f240 130b 	movw	r3, #267	; 0x10b
 8005f5e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 8005f62:	230f      	movs	r3, #15
 8005f64:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 8005f68:	f107 030c 	add.w	r3, r7, #12
 8005f6c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8005f70:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8005f74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8005f78:	f107 030b 	add.w	r3, r7, #11
 8005f7c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8005f80:	2301      	movs	r3, #1
 8005f82:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8005f86:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f001 ff13 	bl	8007db8 <hci_send_req>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	da01      	bge.n	8005f9c <aci_gatt_exchange_config+0x9c>
    return BLE_STATUS_TIMEOUT;
 8005f98:	23ff      	movs	r3, #255	; 0xff
 8005f9a:	e00d      	b.n	8005fb8 <aci_gatt_exchange_config+0xb8>
  if (status) {
 8005f9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005fa0:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d005      	beq.n	8005fb6 <aci_gatt_exchange_config+0xb6>
    return status;
 8005faa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005fae:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8005fb2:	781b      	ldrb	r3, [r3, #0]
 8005fb4:	e000      	b.n	8005fb8 <aci_gatt_exchange_config+0xb8>
  }
  return BLE_STATUS_SUCCESS;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <aci_gatt_write_without_resp>:
}
tBleStatus aci_gatt_write_without_resp(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint8_t Attribute_Val_Length,
                                       uint8_t Attribute_Val[])
{
 8005fc2:	b590      	push	{r4, r7, lr}
 8005fc4:	b0cf      	sub	sp, #316	; 0x13c
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	4604      	mov	r4, r0
 8005fca:	4608      	mov	r0, r1
 8005fcc:	4611      	mov	r1, r2
 8005fce:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8005fd2:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8005fd6:	6013      	str	r3, [r2, #0]
 8005fd8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fdc:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8005fe0:	4622      	mov	r2, r4
 8005fe2:	801a      	strh	r2, [r3, #0]
 8005fe4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005fe8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005fec:	4602      	mov	r2, r0
 8005fee:	801a      	strh	r2, [r3, #0]
 8005ff0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005ff4:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8005ff8:	460a      	mov	r2, r1
 8005ffa:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_write_without_resp_cp0 *cp0 = (aci_gatt_write_without_resp_cp0*)(cmd_buffer);
 8005ffc:	f107 0314 	add.w	r3, r7, #20
 8006000:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 8006004:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006008:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800600c:	2200      	movs	r2, #0
 800600e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006010:	2300      	movs	r3, #0
 8006012:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 8006016:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800601a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800601e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8006022:	8812      	ldrh	r2, [r2, #0]
 8006024:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006026:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800602a:	3302      	adds	r3, #2
 800602c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Attr_Handle = htob(Attr_Handle, 2);
 8006030:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006034:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006038:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800603c:	8812      	ldrh	r2, [r2, #0]
 800603e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8006040:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8006044:	3302      	adds	r3, #2
 8006046:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1);
 800604a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800604e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006052:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8006056:	7812      	ldrb	r2, [r2, #0]
 8006058:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800605a:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800605e:	3301      	adds	r3, #1
 8006060:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length*sizeof(uint8_t));
 8006064:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006068:	1d58      	adds	r0, r3, #5
 800606a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800606e:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8006072:	781a      	ldrb	r2, [r3, #0]
 8006074:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006078:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800607c:	6819      	ldr	r1, [r3, #0]
 800607e:	f002 fb7d 	bl	800877c <memcpy>
    index_input += Attribute_Val_Length*sizeof(uint8_t);
 8006082:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006086:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800608a:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	4413      	add	r3, r2
 8006092:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006096:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800609a:	2218      	movs	r2, #24
 800609c:	2100      	movs	r1, #0
 800609e:	4618      	mov	r0, r3
 80060a0:	f002 faf7 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 80060a4:	233f      	movs	r3, #63	; 0x3f
 80060a6:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x123;
 80060aa:	f240 1323 	movw	r3, #291	; 0x123
 80060ae:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80060b2:	f107 0314 	add.w	r3, r7, #20
 80060b6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80060ba:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80060be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 80060c2:	f107 0313 	add.w	r3, r7, #19
 80060c6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 80060ca:	2301      	movs	r3, #1
 80060cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80060d0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80060d4:	2100      	movs	r1, #0
 80060d6:	4618      	mov	r0, r3
 80060d8:	f001 fe6e 	bl	8007db8 <hci_send_req>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	da01      	bge.n	80060e6 <aci_gatt_write_without_resp+0x124>
    return BLE_STATUS_TIMEOUT;
 80060e2:	23ff      	movs	r3, #255	; 0xff
 80060e4:	e00d      	b.n	8006102 <aci_gatt_write_without_resp+0x140>
  if (status) {
 80060e6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80060ea:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80060ee:	781b      	ldrb	r3, [r3, #0]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d005      	beq.n	8006100 <aci_gatt_write_without_resp+0x13e>
    return status;
 80060f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80060f8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	e000      	b.n	8006102 <aci_gatt_write_without_resp+0x140>
  }
  return BLE_STATUS_SUCCESS;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8006108:	46bd      	mov	sp, r7
 800610a:	bd90      	pop	{r4, r7, pc}

0800610c <aci_gatt_update_char_value_ext>:
                                          uint8_t Update_Type,
                                          uint16_t Char_Length,
                                          uint16_t Value_Offset,
                                          uint8_t Value_Length,
                                          uint8_t Value[])
{
 800610c:	b5b0      	push	{r4, r5, r7, lr}
 800610e:	b0cc      	sub	sp, #304	; 0x130
 8006110:	af00      	add	r7, sp, #0
 8006112:	4605      	mov	r5, r0
 8006114:	460c      	mov	r4, r1
 8006116:	4610      	mov	r0, r2
 8006118:	4619      	mov	r1, r3
 800611a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800611e:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006122:	462a      	mov	r2, r5
 8006124:	801a      	strh	r2, [r3, #0]
 8006126:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800612a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800612e:	4622      	mov	r2, r4
 8006130:	801a      	strh	r2, [r3, #0]
 8006132:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006136:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800613a:	4602      	mov	r2, r0
 800613c:	801a      	strh	r2, [r3, #0]
 800613e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006142:	f2a3 132f 	subw	r3, r3, #303	; 0x12f
 8006146:	460a      	mov	r2, r1
 8006148:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_ext_cp0 *cp0 = (aci_gatt_update_char_value_ext_cp0*)(cmd_buffer);
 800614a:	f107 030c 	add.w	r3, r7, #12
 800614e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006152:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006156:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800615a:	2200      	movs	r2, #0
 800615c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800615e:	2300      	movs	r3, #0
 8006160:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Conn_Handle_To_Notify = htob(Conn_Handle_To_Notify, 2);
 8006164:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006168:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800616c:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8006170:	8812      	ldrh	r2, [r2, #0]
 8006172:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8006174:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006178:	3302      	adds	r3, #2
 800617a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 800617e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006182:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006186:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800618a:	8812      	ldrh	r2, [r2, #0]
 800618c:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800618e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006192:	3302      	adds	r3, #2
 8006194:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 8006198:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800619c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80061a0:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 80061a4:	8812      	ldrh	r2, [r2, #0]
 80061a6:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 80061a8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80061ac:	3302      	adds	r3, #2
 80061ae:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Update_Type = htob(Update_Type, 1);
 80061b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061b6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80061ba:	f2a2 122f 	subw	r2, r2, #303	; 0x12f
 80061be:	7812      	ldrb	r2, [r2, #0]
 80061c0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80061c2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80061c6:	3301      	adds	r3, #1
 80061c8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Length = htob(Char_Length, 2);
 80061cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061d0:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 80061d4:	f8a3 2007 	strh.w	r2, [r3, #7]
  index_input += 2;
 80061d8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80061dc:	3302      	adds	r3, #2
 80061de:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Value_Offset = htob(Value_Offset, 2);
 80061e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061e6:	f8b7 2144 	ldrh.w	r2, [r7, #324]	; 0x144
 80061ea:	f8a3 2009 	strh.w	r2, [r3, #9]
  index_input += 2;
 80061ee:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80061f2:	3302      	adds	r3, #2
 80061f4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Value_Length = htob(Value_Length, 1);
 80061f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061fc:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8006200:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8006202:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006206:	3301      	adds	r3, #1
 8006208:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Value_Length*sizeof(uint8_t));
 800620c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006210:	330c      	adds	r3, #12
 8006212:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8006216:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800621a:	4618      	mov	r0, r3
 800621c:	f002 faae 	bl	800877c <memcpy>
    index_input += Value_Length*sizeof(uint8_t);
 8006220:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8006224:	f897 3148 	ldrb.w	r3, [r7, #328]	; 0x148
 8006228:	4413      	add	r3, r2
 800622a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800622e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006232:	2218      	movs	r2, #24
 8006234:	2100      	movs	r1, #0
 8006236:	4618      	mov	r0, r3
 8006238:	f002 fa2b 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 800623c:	233f      	movs	r3, #63	; 0x3f
 800623e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x12c;
 8006242:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8006246:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800624a:	f107 030c 	add.w	r3, r7, #12
 800624e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8006252:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006256:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800625a:	f107 030b 	add.w	r3, r7, #11
 800625e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8006262:	2301      	movs	r3, #1
 8006264:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8006268:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800626c:	2100      	movs	r1, #0
 800626e:	4618      	mov	r0, r3
 8006270:	f001 fda2 	bl	8007db8 <hci_send_req>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	da01      	bge.n	800627e <aci_gatt_update_char_value_ext+0x172>
    return BLE_STATUS_TIMEOUT;
 800627a:	23ff      	movs	r3, #255	; 0xff
 800627c:	e00d      	b.n	800629a <aci_gatt_update_char_value_ext+0x18e>
  if (status) {
 800627e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006282:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d005      	beq.n	8006298 <aci_gatt_update_char_value_ext+0x18c>
    return status;
 800628c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006290:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	e000      	b.n	800629a <aci_gatt_update_char_value_ext+0x18e>
  }
  return BLE_STATUS_SUCCESS;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bdb0      	pop	{r4, r5, r7, pc}

080062a4 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b0cc      	sub	sp, #304	; 0x130
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062b8:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80062bc:	4602      	mov	r2, r0
 80062be:	701a      	strb	r2, [r3, #0]
 80062c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062c4:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80062c8:	460a      	mov	r2, r1
 80062ca:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80062cc:	f107 030c 	add.w	r3, r7, #12
 80062d0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80062d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80062d8:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80062dc:	2200      	movs	r2, #0
 80062de:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80062e0:	2300      	movs	r3, #0
 80062e2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 80062e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062ea:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80062ee:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 80062f2:	7812      	ldrb	r2, [r2, #0]
 80062f4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80062f6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80062fa:	3301      	adds	r3, #1
 80062fc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 8006300:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006304:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006308:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800630c:	7812      	ldrb	r2, [r2, #0]
 800630e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006310:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006314:	3301      	adds	r3, #1
 8006316:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800631a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800631e:	1c98      	adds	r0, r3, #2
 8006320:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006324:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006328:	781a      	ldrb	r2, [r3, #0]
 800632a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800632e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006332:	6819      	ldr	r1, [r3, #0]
 8006334:	f002 fa22 	bl	800877c <memcpy>
    index_input += Length*sizeof(uint8_t);
 8006338:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800633c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8006340:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	4413      	add	r3, r2
 8006348:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800634c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006350:	2218      	movs	r2, #24
 8006352:	2100      	movs	r1, #0
 8006354:	4618      	mov	r0, r3
 8006356:	f002 f99c 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 800635a:	233f      	movs	r3, #63	; 0x3f
 800635c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 8006360:	230c      	movs	r3, #12
 8006362:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006366:	f107 030c 	add.w	r3, r7, #12
 800636a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800636e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006372:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006376:	f107 030b 	add.w	r3, r7, #11
 800637a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800637e:	2301      	movs	r3, #1
 8006380:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8006384:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006388:	2100      	movs	r1, #0
 800638a:	4618      	mov	r0, r3
 800638c:	f001 fd14 	bl	8007db8 <hci_send_req>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	da01      	bge.n	800639a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8006396:	23ff      	movs	r3, #255	; 0xff
 8006398:	e00d      	b.n	80063b6 <aci_hal_write_config_data+0x112>
  if (status) {
 800639a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800639e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d005      	beq.n	80063b4 <aci_hal_write_config_data+0x110>
    return status;
 80063a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063ac:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	e000      	b.n	80063b6 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <aci_hal_set_tx_power_level>:
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b0cc      	sub	sp, #304	; 0x130
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	4602      	mov	r2, r0
 80063c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063cc:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80063d0:	701a      	strb	r2, [r3, #0]
 80063d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063d6:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80063da:	460a      	mov	r2, r1
 80063dc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80063de:	f107 030c 	add.w	r3, r7, #12
 80063e2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80063e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063ea:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80063ee:	2200      	movs	r2, #0
 80063f0:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80063f2:	2300      	movs	r3, #0
 80063f4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 80063f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063fc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006400:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8006404:	7812      	ldrb	r2, [r2, #0]
 8006406:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006408:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800640c:	3301      	adds	r3, #1
 800640e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 8006412:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006416:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800641a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800641e:	7812      	ldrb	r2, [r2, #0]
 8006420:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8006422:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006426:	3301      	adds	r3, #1
 8006428:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800642c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006430:	2218      	movs	r2, #24
 8006432:	2100      	movs	r1, #0
 8006434:	4618      	mov	r0, r3
 8006436:	f002 f92c 	bl	8008692 <memset>
  rq.ogf = 0x3f;
 800643a:	233f      	movs	r3, #63	; 0x3f
 800643c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 8006440:	230f      	movs	r3, #15
 8006442:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8006446:	f107 030c 	add.w	r3, r7, #12
 800644a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800644e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006452:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8006456:	f107 030b 	add.w	r3, r7, #11
 800645a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800645e:	2301      	movs	r3, #1
 8006460:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8006464:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006468:	2100      	movs	r1, #0
 800646a:	4618      	mov	r0, r3
 800646c:	f001 fca4 	bl	8007db8 <hci_send_req>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	da01      	bge.n	800647a <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8006476:	23ff      	movs	r3, #255	; 0xff
 8006478:	e00d      	b.n	8006496 <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 800647a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800647e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006482:	781b      	ldrb	r3, [r3, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d005      	beq.n	8006494 <aci_hal_set_tx_power_level+0xd4>
    return status;
 8006488:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800648c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	e000      	b.n	8006496 <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80064a8:	2300      	movs	r3, #0
 80064aa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	7818      	ldrb	r0, [r3, #0]
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80064ba:	b299      	uxth	r1, r3
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	78db      	ldrb	r3, [r3, #3]
 80064c0:	461a      	mov	r2, r3
 80064c2:	f7fa fc5d 	bl	8000d80 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 80064c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3710      	adds	r7, #16
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80064d8:	2300      	movs	r3, #0
 80064da:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	7818      	ldrb	r0, [r3, #0]
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80064ea:	b299      	uxth	r1, r3
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	78db      	ldrb	r3, [r3, #3]
 80064f0:	461a      	mov	r2, r3
 80064f2:	f000 ffca 	bl	800748a <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 80064f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 8006500:	b590      	push	{r4, r7, lr}
 8006502:	b087      	sub	sp, #28
 8006504:	af02      	add	r7, sp, #8
 8006506:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006508:	2300      	movs	r3, #0
 800650a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	7818      	ldrb	r0, [r3, #0]
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800651a:	b299      	uxth	r1, r3
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	78da      	ldrb	r2, [r3, #3]
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	889b      	ldrh	r3, [r3, #4]
 8006524:	b29c      	uxth	r4, r3
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	88db      	ldrh	r3, [r3, #6]
 800652a:	b29b      	uxth	r3, r3
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	4623      	mov	r3, r4
 8006530:	f000 ffba 	bl	80074a8 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 8006534:	7bfb      	ldrb	r3, [r7, #15]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	bd90      	pop	{r4, r7, pc}

0800653e <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006546:	2300      	movs	r3, #0
 8006548:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	4618      	mov	r0, r3
 8006554:	f000 ffbc 	bl	80074d0 <hci_hardware_error_event>

  return status;
 8006558:	7bfb      	ldrb	r3, [r7, #15]
}
 800655a:	4618      	mov	r0, r3
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b0a6      	sub	sp, #152	; 0x98
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800656a:	2300      	movs	r3, #0
 800656c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 8006576:	2301      	movs	r3, #1
 8006578:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800657c:	2300      	movs	r3, #0
 800657e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006582:	e02e      	b.n	80065e2 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8006584:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006588:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	4413      	add	r3, r2
 8006590:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006594:	b29a      	uxth	r2, r3
 8006596:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	3398      	adds	r3, #152	; 0x98
 800659e:	443b      	add	r3, r7
 80065a0:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 80065a4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80065a8:	3302      	adds	r3, #2
 80065aa:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 80065ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80065b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	4413      	add	r3, r2
 80065ba:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80065be:	b29a      	uxth	r2, r3
 80065c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	3398      	adds	r3, #152	; 0x98
 80065c8:	443b      	add	r3, r7
 80065ca:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 80065ce:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80065d2:	3302      	adds	r3, #2
 80065d4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80065d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80065dc:	3301      	adds	r3, #1
 80065de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80065e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	461a      	mov	r2, r3
 80065ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80065ee:	4293      	cmp	r3, r2
 80065f0:	dbc8      	blt.n	8006584 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 80065f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	f107 0208 	add.w	r2, r7, #8
 80065fc:	4611      	mov	r1, r2
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 ff71 	bl	80074e6 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 8006604:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006608:	4618      	mov	r0, r3
 800660a:	3798      	adds	r7, #152	; 0x98
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006618:	2300      	movs	r3, #0
 800661a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	4618      	mov	r0, r3
 8006626:	f000 ff6a 	bl	80074fe <hci_data_buffer_overflow_event>

  return status;
 800662a:	7bfb      	ldrb	r3, [r7, #15]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800663c:	2300      	movs	r3, #0
 800663e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	781a      	ldrb	r2, [r3, #0]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800664e:	b29b      	uxth	r3, r3
 8006650:	4619      	mov	r1, r3
 8006652:	4610      	mov	r0, r2
 8006654:	f000 ff5e 	bl	8007514 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 8006658:	7bfb      	ldrb	r3, [r7, #15]
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b084      	sub	sp, #16
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800666a:	2300      	movs	r3, #0
 800666c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	4618      	mov	r0, r3
 8006678:	f001 f97b 	bl	8007972 <aci_blue_initialized_event>

  return status;
 800667c:	7bfb      	ldrb	r3, [r7, #15]
}
 800667e:	4618      	mov	r0, r3
 8006680:	3710      	adds	r7, #16
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b084      	sub	sp, #16
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	4618      	mov	r0, r3
 800669a:	f001 f975 	bl	8007988 <aci_blue_events_lost_event>

  return status;
 800669e:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 80066a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066ac:	b08d      	sub	sp, #52	; 0x34
 80066ae:	af08      	add	r7, sp, #32
 80066b0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80066b2:	2300      	movs	r3, #0
 80066b4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f893 c000 	ldrb.w	ip, [r3]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f8d3 e001 	ldr.w	lr, [r3, #1]
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f8d3 8005 	ldr.w	r8, [r3, #5]
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f8d3 9009 	ldr.w	r9, [r3, #9]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f8d3 300d 	ldr.w	r3, [r3, #13]
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	f8d2 2011 	ldr.w	r2, [r2, #17]
 80066e0:	68b9      	ldr	r1, [r7, #8]
 80066e2:	f8d1 1015 	ldr.w	r1, [r1, #21]
 80066e6:	68b8      	ldr	r0, [r7, #8]
 80066e8:	f8d0 0019 	ldr.w	r0, [r0, #25]
 80066ec:	68bc      	ldr	r4, [r7, #8]
 80066ee:	f8d4 401d 	ldr.w	r4, [r4, #29]
 80066f2:	68bd      	ldr	r5, [r7, #8]
 80066f4:	f8d5 5021 	ldr.w	r5, [r5, #33]	; 0x21
 80066f8:	68be      	ldr	r6, [r7, #8]
 80066fa:	f896 6025 	ldrb.w	r6, [r6, #37]	; 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	3326      	adds	r3, #38	; 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 8006702:	9307      	str	r3, [sp, #28]
 8006704:	9606      	str	r6, [sp, #24]
 8006706:	9505      	str	r5, [sp, #20]
 8006708:	9404      	str	r4, [sp, #16]
 800670a:	9003      	str	r0, [sp, #12]
 800670c:	9102      	str	r1, [sp, #8]
 800670e:	9201      	str	r2, [sp, #4]
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	9300      	str	r3, [sp, #0]
 8006714:	464b      	mov	r3, r9
 8006716:	4642      	mov	r2, r8
 8006718:	4671      	mov	r1, lr
 800671a:	4660      	mov	r0, ip
 800671c:	f001 f93e 	bl	800799c <aci_blue_crash_info_event>

  return status;
 8006720:	7bfb      	ldrb	r3, [r7, #15]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800672c <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006734:	2300      	movs	r3, #0
 8006736:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	7818      	ldrb	r0, [r3, #0]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	7859      	ldrb	r1, [r3, #1]
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800674a:	461a      	mov	r2, r3
 800674c:	f001 f934 	bl	80079b8 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 8006750:	7bfb      	ldrb	r3, [r7, #15]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800675a:	b580      	push	{r7, lr}
 800675c:	b084      	sub	sp, #16
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006762:	2300      	movs	r3, #0
 8006764:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	f993 0000 	ldrsb.w	r0, [r3]
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 8006778:	461a      	mov	r2, r3
 800677a:	f001 f92b 	bl	80079d4 <aci_hal_scan_req_report_event>

  return status;
 800677e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006790:	2300      	movs	r3, #0
 8006792:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	7818      	ldrb	r0, [r3, #0]
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 80067a4:	461a      	mov	r2, r3
 80067a6:	f001 f923 	bl	80079f0 <aci_hal_fw_error_event>

  return status;
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80067bc:	2300      	movs	r3, #0
 80067be:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 80067c0:	f000 ff32 	bl	8007628 <aci_gap_limited_discoverable_event>

  return status;
 80067c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b084      	sub	sp, #16
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80067d6:	2300      	movs	r3, #0
 80067d8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	881b      	ldrh	r3, [r3, #0]
 80067e2:	b298      	uxth	r0, r3
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	7899      	ldrb	r1, [r3, #2]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	78db      	ldrb	r3, [r3, #3]
 80067ec:	461a      	mov	r2, r3
 80067ee:	f000 ff22 	bl	8007636 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 80067f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006804:	2300      	movs	r3, #0
 8006806:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	b29b      	uxth	r3, r3
 8006812:	4618      	mov	r0, r3
 8006814:	f000 ff1e 	bl	8007654 <aci_gap_pass_key_req_event>

  return status;
 8006818:	7bfb      	ldrb	r3, [r7, #15]
}
 800681a:	4618      	mov	r0, r3
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b084      	sub	sp, #16
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800682a:	2300      	movs	r3, #0
 800682c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	881b      	ldrh	r3, [r3, #0]
 8006836:	b29b      	uxth	r3, r3
 8006838:	4618      	mov	r0, r3
 800683a:	f000 ff16 	bl	800766a <aci_gap_authorization_req_event>

  return status;
 800683e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3710      	adds	r7, #16
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006850:	2300      	movs	r3, #0
 8006852:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 8006854:	f000 ff14 	bl	8007680 <aci_gap_slave_security_initiated_event>

  return status;
 8006858:	7bfb      	ldrb	r3, [r7, #15]
}
 800685a:	4618      	mov	r0, r3
 800685c:	3710      	adds	r7, #16
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 8006862:	b580      	push	{r7, lr}
 8006864:	b084      	sub	sp, #16
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800686a:	2300      	movs	r3, #0
 800686c:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 800686e:	f000 ff0e 	bl	800768e <aci_gap_bond_lost_event>

  return status;
 8006872:	7bfb      	ldrb	r3, [r7, #15]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006884:	2300      	movs	r3, #0
 8006886:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	7818      	ldrb	r0, [r3, #0]
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	7859      	ldrb	r1, [r3, #1]
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800689c:	f7fa f9fc 	bl	8000c98 <aci_gap_proc_complete_event>

  return status;
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3710      	adds	r7, #16
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b084      	sub	sp, #16
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80068b2:	2300      	movs	r3, #0
 80068b4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	b29b      	uxth	r3, r3
 80068c0:	4618      	mov	r0, r3
 80068c2:	f000 feeb 	bl	800769c <aci_gap_addr_not_resolved_event>

  return status;
 80068c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80068d8:	2300      	movs	r3, #0
 80068da:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	881b      	ldrh	r3, [r3, #0]
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80068ec:	4619      	mov	r1, r3
 80068ee:	4610      	mov	r0, r2
 80068f0:	f000 fedf 	bl	80076b2 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 80068fe:	b580      	push	{r7, lr}
 8006900:	b084      	sub	sp, #16
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006906:	2300      	movs	r3, #0
 8006908:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	881b      	ldrh	r3, [r3, #0]
 8006912:	b29a      	uxth	r2, r3
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	789b      	ldrb	r3, [r3, #2]
 8006918:	4619      	mov	r1, r3
 800691a:	4610      	mov	r0, r2
 800691c:	f000 fed5 	bl	80076ca <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 8006920:	7bfb      	ldrb	r3, [r7, #15]
}
 8006922:	4618      	mov	r0, r3
 8006924:	3710      	adds	r7, #16
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b084      	sub	sp, #16
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006932:	2300      	movs	r3, #0
 8006934:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	881b      	ldrh	r3, [r3, #0]
 800693e:	b29a      	uxth	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	885b      	ldrh	r3, [r3, #2]
 8006944:	b29b      	uxth	r3, r3
 8006946:	4619      	mov	r1, r3
 8006948:	4610      	mov	r0, r2
 800694a:	f000 ffce 	bl	80078ea <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 800694e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006950:	4618      	mov	r0, r3
 8006952:	3710      	adds	r7, #16
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006960:	2300      	movs	r3, #0
 8006962:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	881b      	ldrh	r3, [r3, #0]
 800696c:	b298      	uxth	r0, r3
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8006976:	461a      	mov	r2, r3
 8006978:	f000 ffc5 	bl	8007906 <aci_l2cap_proc_timeout_event>

  return status;
 800697c:	7bfb      	ldrb	r3, [r7, #15]
}
 800697e:	4618      	mov	r0, r3
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 8006986:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006988:	b089      	sub	sp, #36	; 0x24
 800698a:	af04      	add	r7, sp, #16
 800698c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800698e:	2300      	movs	r3, #0
 8006990:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	881b      	ldrh	r3, [r3, #0]
 800699a:	b298      	uxth	r0, r3
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	789c      	ldrb	r4, [r3, #2]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80069a6:	b29d      	uxth	r5, r3
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80069ae:	b29e      	uxth	r6, r3
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80069be:	b292      	uxth	r2, r2
 80069c0:	68b9      	ldr	r1, [r7, #8]
 80069c2:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 80069c6:	b289      	uxth	r1, r1
 80069c8:	9102      	str	r1, [sp, #8]
 80069ca:	9201      	str	r2, [sp, #4]
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	4633      	mov	r3, r6
 80069d0:	462a      	mov	r2, r5
 80069d2:	4621      	mov	r1, r4
 80069d4:	f000 ffa5 	bl	8007922 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080069e2 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 80069e2:	b590      	push	{r4, r7, lr}
 80069e4:	b087      	sub	sp, #28
 80069e6:	af02      	add	r7, sp, #8
 80069e8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80069ea:	2300      	movs	r3, #0
 80069ec:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	881b      	ldrh	r3, [r3, #0]
 80069f6:	b298      	uxth	r0, r3
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	7899      	ldrb	r1, [r3, #2]
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	4623      	mov	r3, r4
 8006a10:	f000 ff9b 	bl	800794a <aci_l2cap_command_reject_event>

  return status;
 8006a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3714      	adds	r7, #20
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd90      	pop	{r4, r7, pc}

08006a1e <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8006a1e:	b590      	push	{r4, r7, lr}
 8006a20:	b087      	sub	sp, #28
 8006a22:	af02      	add	r7, sp, #8
 8006a24:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a26:	2300      	movs	r3, #0
 8006a28:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	881b      	ldrh	r3, [r3, #0]
 8006a32:	b298      	uxth	r0, r3
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	885b      	ldrh	r3, [r3, #2]
 8006a38:	b299      	uxth	r1, r3
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	889b      	ldrh	r3, [r3, #4]
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	88db      	ldrh	r3, [r3, #6]
 8006a44:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	4623      	mov	r3, r4
 8006a4e:	f7fa fa21 	bl	8000e94 <aci_gatt_attribute_modified_event>

  return status;
 8006a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3714      	adds	r7, #20
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd90      	pop	{r4, r7, pc}

08006a5c <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a64:	2300      	movs	r3, #0
 8006a66:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	881b      	ldrh	r3, [r3, #0]
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	4618      	mov	r0, r3
 8006a74:	f000 fe37 	bl	80076e6 <aci_gatt_proc_timeout_event>

  return status;
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b084      	sub	sp, #16
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	881b      	ldrh	r3, [r3, #0]
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	885b      	ldrh	r3, [r3, #2]
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	f7fa fabb 	bl	800101c <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 8006aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	881b      	ldrh	r3, [r3, #0]
 8006ac4:	b298      	uxth	r0, r3
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	7899      	ldrb	r1, [r3, #2]
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8006ad2:	f000 fe13 	bl	80076fc <aci_att_find_info_resp_event>

  return status;
 8006ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b0a6      	sub	sp, #152	; 0x98
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 8006af4:	2303      	movs	r3, #3
 8006af6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8006afa:	2300      	movs	r3, #0
 8006afc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b00:	e02e      	b.n	8006b60 <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 8006b02:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006b06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	3398      	adds	r3, #152	; 0x98
 8006b1c:	443b      	add	r3, r7
 8006b1e:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8006b22:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006b26:	3302      	adds	r3, #2
 8006b28:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 8006b2c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006b30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	3398      	adds	r3, #152	; 0x98
 8006b46:	443b      	add	r3, r7
 8006b48:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 8006b4c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006b50:	3302      	adds	r3, #2
 8006b52:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8006b56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b64:	789b      	ldrb	r3, [r3, #2]
 8006b66:	461a      	mov	r2, r3
 8006b68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	dbc8      	blt.n	8006b02 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 8006b70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	b298      	uxth	r0, r3
 8006b78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b7c:	789b      	ldrb	r3, [r3, #2]
 8006b7e:	f107 0208 	add.w	r2, r7, #8
 8006b82:	4619      	mov	r1, r3
 8006b84:	f000 fdca 	bl	800771c <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 8006b88:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3798      	adds	r7, #152	; 0x98
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	881b      	ldrh	r3, [r3, #0]
 8006ba8:	b298      	uxth	r0, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	7899      	ldrb	r1, [r3, #2]
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8006bb6:	f000 fdbf 	bl	8007738 <aci_att_read_by_type_resp_event>

  return status;
 8006bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	881b      	ldrh	r3, [r3, #0]
 8006bd8:	b298      	uxth	r0, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 8006be2:	461a      	mov	r2, r3
 8006be4:	f000 fdb8 	bl	8007758 <aci_att_read_resp_event>

  return status;
 8006be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b084      	sub	sp, #16
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	881b      	ldrh	r3, [r3, #0]
 8006c06:	b298      	uxth	r0, r3
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8006c10:	461a      	mov	r2, r3
 8006c12:	f000 fdaf 	bl	8007774 <aci_att_read_blob_resp_event>

  return status;
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3710      	adds	r7, #16
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}

08006c20 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	881b      	ldrh	r3, [r3, #0]
 8006c34:	b298      	uxth	r0, r3
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8006c3e:	461a      	mov	r2, r3
 8006c40:	f000 fda6 	bl	8007790 <aci_att_read_multiple_resp_event>

  return status;
 8006c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}

08006c4e <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 8006c4e:	b580      	push	{r7, lr}
 8006c50:	b084      	sub	sp, #16
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c56:	2300      	movs	r3, #0
 8006c58:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	b298      	uxth	r0, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	7899      	ldrb	r1, [r3, #2]
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 8006c70:	f000 fd9c 	bl	80077ac <aci_att_read_by_group_type_resp_event>

  return status;
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}

08006c7e <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 8006c7e:	b590      	push	{r4, r7, lr}
 8006c80:	b087      	sub	sp, #28
 8006c82:	af02      	add	r7, sp, #8
 8006c84:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006c86:	2300      	movs	r3, #0
 8006c88:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	881b      	ldrh	r3, [r3, #0]
 8006c92:	b298      	uxth	r0, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	885b      	ldrh	r3, [r3, #2]
 8006c98:	b299      	uxth	r1, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	889b      	ldrh	r3, [r3, #4]
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	4623      	mov	r3, r4
 8006cac:	f000 fd8e 	bl	80077cc <aci_att_prepare_write_resp_event>

  return status;
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd90      	pop	{r4, r7, pc}

08006cba <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b084      	sub	sp, #16
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	881b      	ldrh	r3, [r3, #0]
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f000 fd8f 	bl	80077f4 <aci_att_exec_write_resp_event>

  return status;
 8006cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	881b      	ldrh	r3, [r3, #0]
 8006cf4:	b298      	uxth	r0, r3
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	885b      	ldrh	r3, [r3, #2]
 8006cfa:	b299      	uxth	r1, r3
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 8006d04:	f000 fd81 	bl	800780a <aci_gatt_indication_event>

  return status;
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3710      	adds	r7, #16
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b084      	sub	sp, #16
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	b298      	uxth	r0, r3
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	885b      	ldrh	r3, [r3, #2]
 8006d2c:	b299      	uxth	r1, r3
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 8006d36:	f7fa f8c7 	bl	8000ec8 <aci_gatt_notification_event>

  return status;
 8006d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	881b      	ldrh	r3, [r3, #0]
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	789b      	ldrb	r3, [r3, #2]
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4610      	mov	r0, r2
 8006d62:	f7fa f90f 	bl	8000f84 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 8006d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3710      	adds	r7, #16
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	881b      	ldrh	r3, [r3, #0]
 8006d84:	b298      	uxth	r0, r3
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	7899      	ldrb	r1, [r3, #2]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	795b      	ldrb	r3, [r3, #5]
 8006d96:	f000 fd48 	bl	800782a <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006dac:	2300      	movs	r3, #0
 8006dae:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	881b      	ldrh	r3, [r3, #0]
 8006db8:	b298      	uxth	r0, r3
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	885b      	ldrh	r3, [r3, #2]
 8006dbe:	b299      	uxth	r1, r3
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8006dc8:	f7fa f89a 	bl	8000f00 <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 8006dd6:	b580      	push	{r7, lr}
 8006dd8:	b084      	sub	sp, #16
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006dde:	2300      	movs	r3, #0
 8006de0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	881b      	ldrh	r3, [r3, #0]
 8006dea:	b298      	uxth	r0, r3
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	885b      	ldrh	r3, [r3, #2]
 8006df0:	b299      	uxth	r1, r3
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8006dfa:	f000 fd2a 	bl	8007852 <aci_gatt_write_permit_req_event>

  return status;
 8006dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b084      	sub	sp, #16
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e10:	2300      	movs	r3, #0
 8006e12:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	881b      	ldrh	r3, [r3, #0]
 8006e1c:	b298      	uxth	r0, r3
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	885b      	ldrh	r3, [r3, #2]
 8006e22:	b299      	uxth	r1, r3
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	889b      	ldrh	r3, [r3, #4]
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f000 fd21 	bl	8007872 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 8006e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3710      	adds	r7, #16
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b0a6      	sub	sp, #152	; 0x98
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006e42:	2300      	movs	r3, #0
 8006e44:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006e54:	2300      	movs	r3, #0
 8006e56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e5a:	e019      	b.n	8006e90 <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 8006e5c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006e60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e64:	005b      	lsls	r3, r3, #1
 8006e66:	4413      	add	r3, r2
 8006e68:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e72:	005b      	lsls	r3, r3, #1
 8006e74:	3398      	adds	r3, #152	; 0x98
 8006e76:	443b      	add	r3, r7
 8006e78:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8006e7c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006e80:	3302      	adds	r3, #2
 8006e82:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006e86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e94:	789b      	ldrb	r3, [r3, #2]
 8006e96:	461a      	mov	r2, r3
 8006e98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	dbdd      	blt.n	8006e5c <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 8006ea0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	b298      	uxth	r0, r3
 8006ea8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006eac:	789b      	ldrb	r3, [r3, #2]
 8006eae:	f107 0208 	add.w	r2, r7, #8
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	f000 fcec 	bl	8007890 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 8006eb8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3798      	adds	r7, #152	; 0x98
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	881b      	ldrh	r3, [r3, #0]
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	885b      	ldrh	r3, [r3, #2]
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	4610      	mov	r0, r2
 8006ee4:	f7fa f884 	bl	8000ff0 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 8006ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3710      	adds	r7, #16
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b084      	sub	sp, #16
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006efa:	2300      	movs	r3, #0
 8006efc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	881b      	ldrh	r3, [r3, #0]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f000 fccf 	bl	80078ac <aci_gatt_server_confirmation_event>

  return status;
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 8006f18:	b590      	push	{r4, r7, lr}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f20:	2300      	movs	r3, #0
 8006f22:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	b298      	uxth	r0, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	885b      	ldrh	r3, [r3, #2]
 8006f32:	b299      	uxth	r1, r3
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	889b      	ldrh	r3, [r3, #4]
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	4623      	mov	r3, r4
 8006f46:	f000 fcbc 	bl	80078c2 <aci_gatt_prepare_write_permit_req_event>

  return status;
 8006f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3714      	adds	r7, #20
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd90      	pop	{r4, r7, pc}

08006f54 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 8006f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f56:	b08b      	sub	sp, #44	; 0x2c
 8006f58:	af06      	add	r7, sp, #24
 8006f5a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	781d      	ldrb	r5, [r3, #0]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006f6e:	b29e      	uxth	r6, r3
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f893 c003 	ldrb.w	ip, [r3, #3]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 8006f86:	b292      	uxth	r2, r2
 8006f88:	68b9      	ldr	r1, [r7, #8]
 8006f8a:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 8006f8e:	b289      	uxth	r1, r1
 8006f90:	68b8      	ldr	r0, [r7, #8]
 8006f92:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 8006f96:	b280      	uxth	r0, r0
 8006f98:	68bc      	ldr	r4, [r7, #8]
 8006f9a:	7c64      	ldrb	r4, [r4, #17]
 8006f9c:	9404      	str	r4, [sp, #16]
 8006f9e:	9003      	str	r0, [sp, #12]
 8006fa0:	9102      	str	r1, [sp, #8]
 8006fa2:	9201      	str	r2, [sp, #4]
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	4673      	mov	r3, lr
 8006fa8:	4662      	mov	r2, ip
 8006faa:	4631      	mov	r1, r6
 8006fac:	4628      	mov	r0, r5
 8006fae:	f7f9 fea3 	bl	8000cf8 <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 8006fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3714      	adds	r7, #20
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006fbc <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b0a4      	sub	sp, #144	; 0x90
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t size = 1;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006fdc:	e0b3      	b.n	8007146 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8006fde:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8006fe2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	4413      	add	r3, r2
 8006fec:	005b      	lsls	r3, r3, #1
 8006fee:	4413      	add	r3, r2
 8006ff0:	440b      	add	r3, r1
 8006ff2:	3301      	adds	r3, #1
 8006ff4:	7819      	ldrb	r1, [r3, #0]
 8006ff6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006ffa:	4613      	mov	r3, r2
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	4413      	add	r3, r2
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	3390      	adds	r3, #144	; 0x90
 8007004:	443b      	add	r3, r7
 8007006:	3b88      	subs	r3, #136	; 0x88
 8007008:	460a      	mov	r2, r1
 800700a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800700c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007010:	3301      	adds	r3, #1
 8007012:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8007016:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800701a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800701e:	4613      	mov	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	005b      	lsls	r3, r3, #1
 8007026:	4413      	add	r3, r2
 8007028:	440b      	add	r3, r1
 800702a:	3302      	adds	r3, #2
 800702c:	7819      	ldrb	r1, [r3, #0]
 800702e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007032:	4613      	mov	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	3390      	adds	r3, #144	; 0x90
 800703c:	443b      	add	r3, r7
 800703e:	3b87      	subs	r3, #135	; 0x87
 8007040:	460a      	mov	r2, r1
 8007042:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007044:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007048:	3301      	adds	r3, #1
 800704a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800704e:	f107 0108 	add.w	r1, r7, #8
 8007052:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007056:	4613      	mov	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	440b      	add	r3, r1
 8007060:	1c98      	adds	r0, r3, #2
 8007062:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007066:	4613      	mov	r3, r2
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4413      	add	r3, r2
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	4413      	add	r3, r2
 8007070:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007074:	4413      	add	r3, r2
 8007076:	3303      	adds	r3, #3
 8007078:	2206      	movs	r2, #6
 800707a:	4619      	mov	r1, r3
 800707c:	f001 fb7e 	bl	800877c <memcpy>
    size += 6;
 8007080:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007084:	3306      	adds	r3, #6
 8007086:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800708a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800708e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007092:	4613      	mov	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	4413      	add	r3, r2
 8007098:	005b      	lsls	r3, r3, #1
 800709a:	4413      	add	r3, r2
 800709c:	440b      	add	r3, r1
 800709e:	3309      	adds	r3, #9
 80070a0:	7819      	ldrb	r1, [r3, #0]
 80070a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80070a6:	4613      	mov	r3, r2
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	4413      	add	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	3390      	adds	r3, #144	; 0x90
 80070b0:	443b      	add	r3, r7
 80070b2:	3b80      	subs	r3, #128	; 0x80
 80070b4:	460a      	mov	r2, r1
 80070b6:	701a      	strb	r2, [r3, #0]
    size += 1;
 80070b8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80070bc:	3301      	adds	r3, #1
 80070be:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 80070c2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80070c6:	4613      	mov	r3, r2
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	4413      	add	r3, r2
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	4413      	add	r3, r2
 80070d0:	3308      	adds	r3, #8
 80070d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80070d6:	4413      	add	r3, r2
 80070d8:	1c99      	adds	r1, r3, #2
 80070da:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80070de:	4613      	mov	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4413      	add	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	3390      	adds	r3, #144	; 0x90
 80070e8:	443b      	add	r3, r7
 80070ea:	3b7c      	subs	r3, #124	; 0x7c
 80070ec:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 80070ee:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80070f2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80070f6:	4613      	mov	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	005b      	lsls	r3, r3, #1
 80070fe:	4413      	add	r3, r2
 8007100:	440b      	add	r3, r1
 8007102:	3309      	adds	r3, #9
 8007104:	781a      	ldrb	r2, [r3, #0]
 8007106:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800710a:	4413      	add	r3, r2
 800710c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 8007110:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	4413      	add	r3, r2
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	b259      	sxtb	r1, r3
 800711c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007120:	4613      	mov	r3, r2
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	4413      	add	r3, r2
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	3390      	adds	r3, #144	; 0x90
 800712a:	443b      	add	r3, r7
 800712c:	3b78      	subs	r3, #120	; 0x78
 800712e:	460a      	mov	r2, r1
 8007130:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007132:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8007136:	3301      	adds	r3, #1
 8007138:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 800713c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007140:	3301      	adds	r3, #1
 8007142:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007146:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	461a      	mov	r2, r3
 800714e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007152:	4293      	cmp	r3, r2
 8007154:	f6ff af43 	blt.w	8006fde <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 8007158:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	f107 0208 	add.w	r2, r7, #8
 8007162:	4611      	mov	r1, r2
 8007164:	4618      	mov	r0, r3
 8007166:	f7f9 fe4d 	bl	8000e04 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 800716a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800716e:	4618      	mov	r0, r3
 8007170:	3790      	adds	r7, #144	; 0x90
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 8007176:	b590      	push	{r4, r7, lr}
 8007178:	b087      	sub	sp, #28
 800717a:	af02      	add	r7, sp, #8
 800717c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800717e:	2300      	movs	r3, #0
 8007180:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	7818      	ldrb	r0, [r3, #0]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007190:	b299      	uxth	r1, r3
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8007198:	b29a      	uxth	r2, r3
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80071a0:	b29c      	uxth	r4, r3
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	4623      	mov	r3, r4
 80071ae:	f000 f9bf 	bl	8007530 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 80071b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3714      	adds	r7, #20
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd90      	pop	{r4, r7, pc}

080071bc <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80071c4:	2300      	movs	r3, #0
 80071c6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	7818      	ldrb	r0, [r3, #0]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80071d6:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 80071dc:	461a      	mov	r2, r3
 80071de:	f000 f9bb 	bl	8007558 <hci_le_read_remote_used_features_complete_event>

  return status;
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80071f4:	2300      	movs	r3, #0
 80071f6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	881b      	ldrh	r3, [r3, #0]
 8007200:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	895b      	ldrh	r3, [r3, #10]
 800720a:	b29b      	uxth	r3, r3
 800720c:	461a      	mov	r2, r3
 800720e:	f000 f9b1 	bl	8007574 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 8007212:	7bfb      	ldrb	r3, [r7, #15]
}
 8007214:	4618      	mov	r0, r3
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800721c:	b590      	push	{r4, r7, lr}
 800721e:	b087      	sub	sp, #28
 8007220:	af02      	add	r7, sp, #8
 8007222:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007224:	2300      	movs	r3, #0
 8007226:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	881b      	ldrh	r3, [r3, #0]
 8007230:	b298      	uxth	r0, r3
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	885b      	ldrh	r3, [r3, #2]
 8007236:	b299      	uxth	r1, r3
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	889b      	ldrh	r3, [r3, #4]
 800723c:	b29a      	uxth	r2, r3
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	88db      	ldrh	r3, [r3, #6]
 8007242:	b29c      	uxth	r4, r3
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	891b      	ldrh	r3, [r3, #8]
 8007248:	b29b      	uxth	r3, r3
 800724a:	9300      	str	r3, [sp, #0]
 800724c:	4623      	mov	r3, r4
 800724e:	f000 f99f 	bl	8007590 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 8007252:	7bfb      	ldrb	r3, [r7, #15]
}
 8007254:	4618      	mov	r0, r3
 8007256:	3714      	adds	r7, #20
 8007258:	46bd      	mov	sp, r7
 800725a:	bd90      	pop	{r4, r7, pc}

0800725c <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007264:	2300      	movs	r3, #0
 8007266:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8007274:	4619      	mov	r1, r3
 8007276:	4610      	mov	r0, r2
 8007278:	f000 f99e 	bl	80075b8 <hci_le_read_local_p256_public_key_complete_event>

  return status;
 800727c:	7bfb      	ldrb	r3, [r7, #15]
}
 800727e:	4618      	mov	r0, r3
 8007280:	3710      	adds	r7, #16
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}

08007286 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b084      	sub	sp, #16
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800728e:	2300      	movs	r3, #0
 8007290:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800729e:	4619      	mov	r1, r3
 80072a0:	4610      	mov	r0, r2
 80072a2:	f000 f995 	bl	80075d0 <hci_le_generate_dhkey_complete_event>

  return status;
 80072a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 80072b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80072b4:	b08d      	sub	sp, #52	; 0x34
 80072b6:	af08      	add	r7, sp, #32
 80072b8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80072ba:	2300      	movs	r3, #0
 80072bc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	f893 c000 	ldrb.w	ip, [r3]
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80072ce:	fa1f fe83 	uxth.w	lr, r3
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f893 8003 	ldrb.w	r8, [r3, #3]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 80072e6:	68b9      	ldr	r1, [r7, #8]
 80072e8:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 80072ea:	68b8      	ldr	r0, [r7, #8]
 80072ec:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 80072f0:	b280      	uxth	r0, r0
 80072f2:	68bc      	ldr	r4, [r7, #8]
 80072f4:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 80072f8:	b2a4      	uxth	r4, r4
 80072fa:	68bd      	ldr	r5, [r7, #8]
 80072fc:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 8007300:	b2ad      	uxth	r5, r5
 8007302:	68be      	ldr	r6, [r7, #8]
 8007304:	7f76      	ldrb	r6, [r6, #29]
 8007306:	9606      	str	r6, [sp, #24]
 8007308:	9505      	str	r5, [sp, #20]
 800730a:	9404      	str	r4, [sp, #16]
 800730c:	9003      	str	r0, [sp, #12]
 800730e:	9102      	str	r1, [sp, #8]
 8007310:	9201      	str	r2, [sp, #4]
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	464b      	mov	r3, r9
 8007316:	4642      	mov	r2, r8
 8007318:	4671      	mov	r1, lr
 800731a:	4660      	mov	r0, ip
 800731c:	f000 f964 	bl	80075e8 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 8007320:	7bfb      	ldrb	r3, [r7, #15]
}
 8007322:	4618      	mov	r0, r3
 8007324:	3714      	adds	r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800732c <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b0a6      	sub	sp, #152	; 0x98
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8007334:	2300      	movs	r3, #0
 8007336:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 8007340:	2301      	movs	r3, #1
 8007342:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007346:	2300      	movs	r3, #0
 8007348:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800734c:	e085      	b.n	800745a <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 800734e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007352:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007356:	011b      	lsls	r3, r3, #4
 8007358:	4413      	add	r3, r2
 800735a:	3301      	adds	r3, #1
 800735c:	781a      	ldrb	r2, [r3, #0]
 800735e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	3398      	adds	r3, #152	; 0x98
 8007366:	443b      	add	r3, r7
 8007368:	3b90      	subs	r3, #144	; 0x90
 800736a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800736c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007370:	3301      	adds	r3, #1
 8007372:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8007376:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800737a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800737e:	011b      	lsls	r3, r3, #4
 8007380:	4413      	add	r3, r2
 8007382:	3302      	adds	r3, #2
 8007384:	781a      	ldrb	r2, [r3, #0]
 8007386:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800738a:	011b      	lsls	r3, r3, #4
 800738c:	3398      	adds	r3, #152	; 0x98
 800738e:	443b      	add	r3, r7
 8007390:	3b8f      	subs	r3, #143	; 0x8f
 8007392:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007394:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007398:	3301      	adds	r3, #1
 800739a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800739e:	f107 0208 	add.w	r2, r7, #8
 80073a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073a6:	011b      	lsls	r3, r3, #4
 80073a8:	4413      	add	r3, r2
 80073aa:	1c98      	adds	r0, r3, #2
 80073ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073b0:	011b      	lsls	r3, r3, #4
 80073b2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80073b6:	4413      	add	r3, r2
 80073b8:	3303      	adds	r3, #3
 80073ba:	2206      	movs	r2, #6
 80073bc:	4619      	mov	r1, r3
 80073be:	f001 f9dd 	bl	800877c <memcpy>
    size += 6;
 80073c2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80073c6:	3306      	adds	r3, #6
 80073c8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 80073cc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80073d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	4413      	add	r3, r2
 80073d8:	3309      	adds	r3, #9
 80073da:	781a      	ldrb	r2, [r3, #0]
 80073dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073e0:	011b      	lsls	r3, r3, #4
 80073e2:	3398      	adds	r3, #152	; 0x98
 80073e4:	443b      	add	r3, r7
 80073e6:	3b88      	subs	r3, #136	; 0x88
 80073e8:	701a      	strb	r2, [r3, #0]
    size += 1;
 80073ea:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80073ee:	3301      	adds	r3, #1
 80073f0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 80073f4:	f107 0208 	add.w	r2, r7, #8
 80073f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073fc:	011b      	lsls	r3, r3, #4
 80073fe:	3308      	adds	r3, #8
 8007400:	4413      	add	r3, r2
 8007402:	1c58      	adds	r0, r3, #1
 8007404:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007408:	011b      	lsls	r3, r3, #4
 800740a:	3308      	adds	r3, #8
 800740c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007410:	4413      	add	r3, r2
 8007412:	3302      	adds	r3, #2
 8007414:	2206      	movs	r2, #6
 8007416:	4619      	mov	r1, r3
 8007418:	f001 f9b0 	bl	800877c <memcpy>
    size += 6;
 800741c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8007420:	3306      	adds	r3, #6
 8007422:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8007426:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800742a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800742e:	011b      	lsls	r3, r3, #4
 8007430:	4413      	add	r3, r2
 8007432:	3310      	adds	r3, #16
 8007434:	f993 2000 	ldrsb.w	r2, [r3]
 8007438:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800743c:	011b      	lsls	r3, r3, #4
 800743e:	3398      	adds	r3, #152	; 0x98
 8007440:	443b      	add	r3, r7
 8007442:	3b81      	subs	r3, #129	; 0x81
 8007444:	701a      	strb	r2, [r3, #0]
    size += 1;
 8007446:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800744a:	3301      	adds	r3, #1
 800744c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007450:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007454:	3301      	adds	r3, #1
 8007456:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800745a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	461a      	mov	r2, r3
 8007462:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007466:	4293      	cmp	r3, r2
 8007468:	f6ff af71 	blt.w	800734e <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 800746c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	f107 0208 	add.w	r2, r7, #8
 8007476:	4611      	mov	r1, r2
 8007478:	4618      	mov	r0, r3
 800747a:	f000 f8c9 	bl	8007610 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800747e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8007482:	4618      	mov	r0, r3
 8007484:	3798      	adds	r7, #152	; 0x98
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}

0800748a <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 800748a:	b480      	push	{r7}
 800748c:	b083      	sub	sp, #12
 800748e:	af00      	add	r7, sp, #0
 8007490:	4603      	mov	r3, r0
 8007492:	71fb      	strb	r3, [r7, #7]
 8007494:	460b      	mov	r3, r1
 8007496:	80bb      	strh	r3, [r7, #4]
 8007498:	4613      	mov	r3, r2
 800749a:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 80074a8:	b490      	push	{r4, r7}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	4604      	mov	r4, r0
 80074b0:	4608      	mov	r0, r1
 80074b2:	4611      	mov	r1, r2
 80074b4:	461a      	mov	r2, r3
 80074b6:	4623      	mov	r3, r4
 80074b8:	71fb      	strb	r3, [r7, #7]
 80074ba:	4603      	mov	r3, r0
 80074bc:	80bb      	strh	r3, [r7, #4]
 80074be:	460b      	mov	r3, r1
 80074c0:	71bb      	strb	r3, [r7, #6]
 80074c2:	4613      	mov	r3, r2
 80074c4:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 80074c6:	bf00      	nop
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bc90      	pop	{r4, r7}
 80074ce:	4770      	bx	lr

080074d0 <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	4603      	mov	r3, r0
 80074d8:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 80074da:	bf00      	nop
 80074dc:	370c      	adds	r7, #12
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 80074e6:	b480      	push	{r7}
 80074e8:	b083      	sub	sp, #12
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	4603      	mov	r3, r0
 80074ee:	6039      	str	r1, [r7, #0]
 80074f0:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 80074f2:	bf00      	nop
 80074f4:	370c      	adds	r7, #12
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr

080074fe <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 80074fe:	b480      	push	{r7}
 8007500:	b083      	sub	sp, #12
 8007502:	af00      	add	r7, sp, #0
 8007504:	4603      	mov	r3, r0
 8007506:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	4603      	mov	r3, r0
 800751c:	460a      	mov	r2, r1
 800751e:	71fb      	strb	r3, [r7, #7]
 8007520:	4613      	mov	r3, r2
 8007522:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 8007530:	b490      	push	{r4, r7}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	4604      	mov	r4, r0
 8007538:	4608      	mov	r0, r1
 800753a:	4611      	mov	r1, r2
 800753c:	461a      	mov	r2, r3
 800753e:	4623      	mov	r3, r4
 8007540:	71fb      	strb	r3, [r7, #7]
 8007542:	4603      	mov	r3, r0
 8007544:	80bb      	strh	r3, [r7, #4]
 8007546:	460b      	mov	r3, r1
 8007548:	807b      	strh	r3, [r7, #2]
 800754a:	4613      	mov	r3, r2
 800754c:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 800754e:	bf00      	nop
 8007550:	3708      	adds	r7, #8
 8007552:	46bd      	mov	sp, r7
 8007554:	bc90      	pop	{r4, r7}
 8007556:	4770      	bx	lr

08007558 <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	4603      	mov	r3, r0
 8007560:	603a      	str	r2, [r7, #0]
 8007562:	71fb      	strb	r3, [r7, #7]
 8007564:	460b      	mov	r3, r1
 8007566:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	4603      	mov	r3, r0
 800757c:	6039      	str	r1, [r7, #0]
 800757e:	80fb      	strh	r3, [r7, #6]
 8007580:	4613      	mov	r3, r2
 8007582:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 8007590:	b490      	push	{r4, r7}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	4604      	mov	r4, r0
 8007598:	4608      	mov	r0, r1
 800759a:	4611      	mov	r1, r2
 800759c:	461a      	mov	r2, r3
 800759e:	4623      	mov	r3, r4
 80075a0:	80fb      	strh	r3, [r7, #6]
 80075a2:	4603      	mov	r3, r0
 80075a4:	80bb      	strh	r3, [r7, #4]
 80075a6:	460b      	mov	r3, r1
 80075a8:	807b      	strh	r3, [r7, #2]
 80075aa:	4613      	mov	r3, r2
 80075ac:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 80075ae:	bf00      	nop
 80075b0:	3708      	adds	r7, #8
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bc90      	pop	{r4, r7}
 80075b6:	4770      	bx	lr

080075b8 <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	4603      	mov	r3, r0
 80075c0:	6039      	str	r1, [r7, #0]
 80075c2:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	4603      	mov	r3, r0
 80075d8:	6039      	str	r1, [r7, #0]
 80075da:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 80075e8:	b490      	push	{r4, r7}
 80075ea:	b082      	sub	sp, #8
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	4604      	mov	r4, r0
 80075f0:	4608      	mov	r0, r1
 80075f2:	4611      	mov	r1, r2
 80075f4:	461a      	mov	r2, r3
 80075f6:	4623      	mov	r3, r4
 80075f8:	71fb      	strb	r3, [r7, #7]
 80075fa:	4603      	mov	r3, r0
 80075fc:	80bb      	strh	r3, [r7, #4]
 80075fe:	460b      	mov	r3, r1
 8007600:	71bb      	strb	r3, [r7, #6]
 8007602:	4613      	mov	r3, r2
 8007604:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 8007606:	bf00      	nop
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bc90      	pop	{r4, r7}
 800760e:	4770      	bx	lr

08007610 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 8007610:	b480      	push	{r7}
 8007612:	b083      	sub	sp, #12
 8007614:	af00      	add	r7, sp, #0
 8007616:	4603      	mov	r3, r0
 8007618:	6039      	str	r1, [r7, #0]
 800761a:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 800762c:	bf00      	nop
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr

08007636 <aci_gap_pairing_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pairing_complete_event(uint16_t Connection_Handle,
                                    uint8_t Status,
                                    uint8_t Reason))
{
 8007636:	b480      	push	{r7}
 8007638:	b083      	sub	sp, #12
 800763a:	af00      	add	r7, sp, #0
 800763c:	4603      	mov	r3, r0
 800763e:	80fb      	strh	r3, [r7, #6]
 8007640:	460b      	mov	r3, r1
 8007642:	717b      	strb	r3, [r7, #5]
 8007644:	4613      	mov	r3, r2
 8007646:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8007648:	bf00      	nop
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <aci_gap_pass_key_req_event>:
@ref aci_gap_pass_key_resp command.
  * @param Connection_Handle Connection handle for which the passkey has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pass_key_req_event(uint16_t Connection_Handle))
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	4603      	mov	r3, r0
 800765c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 800765e:	bf00      	nop
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 800766a:	b480      	push	{r7}
 800766c:	b083      	sub	sp, #12
 800766e:	af00      	add	r7, sp, #0
 8007670:	4603      	mov	r3, r0
 8007672:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 8007680:	b480      	push	{r7}
 8007682:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 8007684:	bf00      	nop
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 800768e:	b480      	push	{r7}
 8007690:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 8007692:	bf00      	nop
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	4603      	mov	r3, r0
 80076a4:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 80076a6:	bf00      	nop
 80076a8:	370c      	adds	r7, #12
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr

080076b2 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 80076b2:	b480      	push	{r7}
 80076b4:	b083      	sub	sp, #12
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	4603      	mov	r3, r0
 80076ba:	6039      	str	r1, [r7, #0]
 80076bc:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 80076be:	bf00      	nop
 80076c0:	370c      	adds	r7, #12
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr

080076ca <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 80076ca:	b480      	push	{r7}
 80076cc:	b083      	sub	sp, #12
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	4603      	mov	r3, r0
 80076d2:	460a      	mov	r2, r1
 80076d4:	80fb      	strh	r3, [r7, #6]
 80076d6:	4613      	mov	r3, r2
 80076d8:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 80076da:	bf00      	nop
 80076dc:	370c      	adds	r7, #12
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr

080076e6 <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	4603      	mov	r3, r0
 80076ee:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	603b      	str	r3, [r7, #0]
 8007704:	4603      	mov	r3, r0
 8007706:	80fb      	strh	r3, [r7, #6]
 8007708:	460b      	mov	r3, r1
 800770a:	717b      	strb	r3, [r7, #5]
 800770c:	4613      	mov	r3, r2
 800770e:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8007710:	bf00      	nop
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr

0800771c <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
 8007722:	4603      	mov	r3, r0
 8007724:	603a      	str	r2, [r7, #0]
 8007726:	80fb      	strh	r3, [r7, #6]
 8007728:	460b      	mov	r3, r1
 800772a:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	603b      	str	r3, [r7, #0]
 8007740:	4603      	mov	r3, r0
 8007742:	80fb      	strh	r3, [r7, #6]
 8007744:	460b      	mov	r3, r1
 8007746:	717b      	strb	r3, [r7, #5]
 8007748:	4613      	mov	r3, r2
 800774a:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	4603      	mov	r3, r0
 8007760:	603a      	str	r2, [r7, #0]
 8007762:	80fb      	strh	r3, [r7, #6]
 8007764:	460b      	mov	r3, r1
 8007766:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	4603      	mov	r3, r0
 800777c:	603a      	str	r2, [r7, #0]
 800777e:	80fb      	strh	r3, [r7, #6]
 8007780:	460b      	mov	r3, r1
 8007782:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	4603      	mov	r3, r0
 8007798:	603a      	str	r2, [r7, #0]
 800779a:	80fb      	strh	r3, [r7, #6]
 800779c:	460b      	mov	r3, r1
 800779e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	603b      	str	r3, [r7, #0]
 80077b4:	4603      	mov	r3, r0
 80077b6:	80fb      	strh	r3, [r7, #6]
 80077b8:	460b      	mov	r3, r1
 80077ba:	717b      	strb	r3, [r7, #5]
 80077bc:	4613      	mov	r3, r2
 80077be:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 80077cc:	b490      	push	{r4, r7}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	4604      	mov	r4, r0
 80077d4:	4608      	mov	r0, r1
 80077d6:	4611      	mov	r1, r2
 80077d8:	461a      	mov	r2, r3
 80077da:	4623      	mov	r3, r4
 80077dc:	80fb      	strh	r3, [r7, #6]
 80077de:	4603      	mov	r3, r0
 80077e0:	80bb      	strh	r3, [r7, #4]
 80077e2:	460b      	mov	r3, r1
 80077e4:	807b      	strh	r3, [r7, #2]
 80077e6:	4613      	mov	r3, r2
 80077e8:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 80077ea:	bf00      	nop
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bc90      	pop	{r4, r7}
 80077f2:	4770      	bx	lr

080077f4 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	4603      	mov	r3, r0
 80077fc:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 80077fe:	bf00      	nop
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr

0800780a <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 800780a:	b480      	push	{r7}
 800780c:	b085      	sub	sp, #20
 800780e:	af00      	add	r7, sp, #0
 8007810:	607b      	str	r3, [r7, #4]
 8007812:	4603      	mov	r3, r0
 8007814:	81fb      	strh	r3, [r7, #14]
 8007816:	460b      	mov	r3, r1
 8007818:	81bb      	strh	r3, [r7, #12]
 800781a:	4613      	mov	r3, r2
 800781c:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 800781e:	bf00      	nop
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr

0800782a <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 800782a:	b490      	push	{r4, r7}
 800782c:	b082      	sub	sp, #8
 800782e:	af00      	add	r7, sp, #0
 8007830:	4604      	mov	r4, r0
 8007832:	4608      	mov	r0, r1
 8007834:	4611      	mov	r1, r2
 8007836:	461a      	mov	r2, r3
 8007838:	4623      	mov	r3, r4
 800783a:	80fb      	strh	r3, [r7, #6]
 800783c:	4603      	mov	r3, r0
 800783e:	717b      	strb	r3, [r7, #5]
 8007840:	460b      	mov	r3, r1
 8007842:	807b      	strh	r3, [r7, #2]
 8007844:	4613      	mov	r3, r2
 8007846:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8007848:	bf00      	nop
 800784a:	3708      	adds	r7, #8
 800784c:	46bd      	mov	sp, r7
 800784e:	bc90      	pop	{r4, r7}
 8007850:	4770      	bx	lr

08007852 <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 8007852:	b480      	push	{r7}
 8007854:	b085      	sub	sp, #20
 8007856:	af00      	add	r7, sp, #0
 8007858:	607b      	str	r3, [r7, #4]
 800785a:	4603      	mov	r3, r0
 800785c:	81fb      	strh	r3, [r7, #14]
 800785e:	460b      	mov	r3, r1
 8007860:	81bb      	strh	r3, [r7, #12]
 8007862:	4613      	mov	r3, r2
 8007864:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 8007866:	bf00      	nop
 8007868:	3714      	adds	r7, #20
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr

08007872 <aci_gatt_read_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset))
{
 8007872:	b480      	push	{r7}
 8007874:	b083      	sub	sp, #12
 8007876:	af00      	add	r7, sp, #0
 8007878:	4603      	mov	r3, r0
 800787a:	80fb      	strh	r3, [r7, #6]
 800787c:	460b      	mov	r3, r1
 800787e:	80bb      	strh	r3, [r7, #4]
 8007880:	4613      	mov	r3, r2
 8007882:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	4603      	mov	r3, r0
 8007898:	603a      	str	r2, [r7, #0]
 800789a:	80fb      	strh	r3, [r7, #6]
 800789c:	460b      	mov	r3, r1
 800789e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	4603      	mov	r3, r0
 80078b4:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 80078c2:	b490      	push	{r4, r7}
 80078c4:	b082      	sub	sp, #8
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	4604      	mov	r4, r0
 80078ca:	4608      	mov	r0, r1
 80078cc:	4611      	mov	r1, r2
 80078ce:	461a      	mov	r2, r3
 80078d0:	4623      	mov	r3, r4
 80078d2:	80fb      	strh	r3, [r7, #6]
 80078d4:	4603      	mov	r3, r0
 80078d6:	80bb      	strh	r3, [r7, #4]
 80078d8:	460b      	mov	r3, r1
 80078da:	807b      	strh	r3, [r7, #2]
 80078dc:	4613      	mov	r3, r2
 80078de:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 80078e0:	bf00      	nop
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bc90      	pop	{r4, r7}
 80078e8:	4770      	bx	lr

080078ea <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 80078ea:	b480      	push	{r7}
 80078ec:	b083      	sub	sp, #12
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	4603      	mov	r3, r0
 80078f2:	460a      	mov	r2, r1
 80078f4:	80fb      	strh	r3, [r7, #6]
 80078f6:	4613      	mov	r3, r2
 80078f8:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 80078fa:	bf00      	nop
 80078fc:	370c      	adds	r7, #12
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	4603      	mov	r3, r0
 800790e:	603a      	str	r2, [r7, #0]
 8007910:	80fb      	strh	r3, [r7, #6]
 8007912:	460b      	mov	r3, r1
 8007914:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 8007916:	bf00      	nop
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr

08007922 <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 8007922:	b490      	push	{r4, r7}
 8007924:	b082      	sub	sp, #8
 8007926:	af00      	add	r7, sp, #0
 8007928:	4604      	mov	r4, r0
 800792a:	4608      	mov	r0, r1
 800792c:	4611      	mov	r1, r2
 800792e:	461a      	mov	r2, r3
 8007930:	4623      	mov	r3, r4
 8007932:	80fb      	strh	r3, [r7, #6]
 8007934:	4603      	mov	r3, r0
 8007936:	717b      	strb	r3, [r7, #5]
 8007938:	460b      	mov	r3, r1
 800793a:	807b      	strh	r3, [r7, #2]
 800793c:	4613      	mov	r3, r2
 800793e:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8007940:	bf00      	nop
 8007942:	3708      	adds	r7, #8
 8007944:	46bd      	mov	sp, r7
 8007946:	bc90      	pop	{r4, r7}
 8007948:	4770      	bx	lr

0800794a <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 800794a:	b490      	push	{r4, r7}
 800794c:	b082      	sub	sp, #8
 800794e:	af00      	add	r7, sp, #0
 8007950:	4604      	mov	r4, r0
 8007952:	4608      	mov	r0, r1
 8007954:	4611      	mov	r1, r2
 8007956:	461a      	mov	r2, r3
 8007958:	4623      	mov	r3, r4
 800795a:	80fb      	strh	r3, [r7, #6]
 800795c:	4603      	mov	r3, r0
 800795e:	717b      	strb	r3, [r7, #5]
 8007960:	460b      	mov	r3, r1
 8007962:	807b      	strh	r3, [r7, #2]
 8007964:	4613      	mov	r3, r2
 8007966:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8007968:	bf00      	nop
 800796a:	3708      	adds	r7, #8
 800796c:	46bd      	mov	sp, r7
 800796e:	bc90      	pop	{r4, r7}
 8007970:	4770      	bx	lr

08007972 <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 8007972:	b480      	push	{r7}
 8007974:	b083      	sub	sp, #12
 8007976:	af00      	add	r7, sp, #0
 8007978:	4603      	mov	r3, r0
 800797a:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 800797c:	bf00      	nop
 800797e:	370c      	adds	r7, #12
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 800799c:	b480      	push	{r7}
 800799e:	b085      	sub	sp, #20
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60b9      	str	r1, [r7, #8]
 80079a4:	607a      	str	r2, [r7, #4]
 80079a6:	603b      	str	r3, [r7, #0]
 80079a8:	4603      	mov	r3, r0
 80079aa:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 80079ac:	bf00      	nop
 80079ae:	3714      	adds	r7, #20
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	4603      	mov	r3, r0
 80079c0:	603a      	str	r2, [r7, #0]
 80079c2:	71fb      	strb	r3, [r7, #7]
 80079c4:	460b      	mov	r3, r1
 80079c6:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	4603      	mov	r3, r0
 80079dc:	603a      	str	r2, [r7, #0]
 80079de:	71fb      	strb	r3, [r7, #7]
 80079e0:	460b      	mov	r3, r1
 80079e2:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	4603      	mov	r3, r0
 80079f8:	603a      	str	r2, [r7, #0]
 80079fa:	71fb      	strb	r3, [r7, #7]
 80079fc:	460b      	mov	r3, r1
 80079fe:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007a12:	2300      	movs	r3, #0
 8007a14:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007a16:	f107 0308 	add.w	r3, r7, #8
 8007a1a:	2218      	movs	r2, #24
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 fe37 	bl	8008692 <memset>
  rq.ogf = 0x03;
 8007a24:	2303      	movs	r3, #3
 8007a26:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007a2c:	1dfb      	adds	r3, r7, #7
 8007a2e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007a30:	2301      	movs	r3, #1
 8007a32:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8007a34:	f107 0308 	add.w	r3, r7, #8
 8007a38:	2100      	movs	r1, #0
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f000 f9bc 	bl	8007db8 <hci_send_req>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	da01      	bge.n	8007a4a <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007a46:	23ff      	movs	r3, #255	; 0xff
 8007a48:	e005      	b.n	8007a56 <hci_reset+0x4a>
  if (status) {
 8007a4a:	79fb      	ldrb	r3, [r7, #7]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d001      	beq.n	8007a54 <hci_reset+0x48>
    return status;
 8007a50:	79fb      	ldrb	r3, [r7, #7]
 8007a52:	e000      	b.n	8007a56 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3720      	adds	r7, #32
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b0cc      	sub	sp, #304	; 0x130
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	4602      	mov	r2, r0
 8007a66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007a6e:	6019      	str	r1, [r3, #0]
 8007a70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a74:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007a78:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 8007a7a:	f107 030c 	add.w	r3, r7, #12
 8007a7e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007a82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007a86:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8007a94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a98:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8007a9c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8007aa0:	7812      	ldrb	r2, [r2, #0]
 8007aa2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007aa4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007aa8:	3301      	adds	r3, #1
 8007aaa:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 8007aae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ab2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00a      	beq.n	8007ad2 <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 8007abc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ac0:	1c58      	adds	r0, r3, #1
 8007ac2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ac6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007aca:	221f      	movs	r2, #31
 8007acc:	6819      	ldr	r1, [r3, #0]
 8007ace:	f000 fe55 	bl	800877c <memcpy>
  }
  index_input += 31;
 8007ad2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007ad6:	331f      	adds	r3, #31
 8007ad8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007adc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ae0:	2218      	movs	r2, #24
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f000 fdd4 	bl	8008692 <memset>
  rq.ogf = 0x08;
 8007aea:	2308      	movs	r3, #8
 8007aec:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x009;
 8007af0:	2309      	movs	r3, #9
 8007af2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007af6:	f107 030c 	add.w	r3, r7, #12
 8007afa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007afe:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007b02:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007b06:	f107 030b 	add.w	r3, r7, #11
 8007b0a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8007b14:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007b18:	2100      	movs	r1, #0
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f000 f94c 	bl	8007db8 <hci_send_req>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	da01      	bge.n	8007b2a <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 8007b26:	23ff      	movs	r3, #255	; 0xff
 8007b28:	e00d      	b.n	8007b46 <hci_le_set_scan_response_data+0xe8>
  if (status) {
 8007b2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b2e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d005      	beq.n	8007b44 <hci_le_set_scan_response_data+0xe6>
    return status;
 8007b38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007b3c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	e000      	b.n	8007b46 <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <hci_le_rand>:
  }
  BLUENRG_memcpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_rand(uint8_t Random_Number[8])
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b08c      	sub	sp, #48	; 0x30
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  hci_le_rand_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007b58:	f107 030c 	add.w	r3, r7, #12
 8007b5c:	2209      	movs	r2, #9
 8007b5e:	2100      	movs	r1, #0
 8007b60:	4618      	mov	r0, r3
 8007b62:	f000 fd96 	bl	8008692 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007b66:	f107 0318 	add.w	r3, r7, #24
 8007b6a:	2218      	movs	r2, #24
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f000 fd8f 	bl	8008692 <memset>
  rq.ogf = 0x08;
 8007b74:	2308      	movs	r3, #8
 8007b76:	833b      	strh	r3, [r7, #24]
  rq.ocf = 0x018;
 8007b78:	2318      	movs	r3, #24
 8007b7a:	837b      	strh	r3, [r7, #26]
  rq.rparam = &resp;
 8007b7c:	f107 030c 	add.w	r3, r7, #12
 8007b80:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = sizeof(resp);
 8007b82:	2309      	movs	r3, #9
 8007b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (hci_send_req(&rq, FALSE) < 0)
 8007b86:	f107 0318 	add.w	r3, r7, #24
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f000 f913 	bl	8007db8 <hci_send_req>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	da01      	bge.n	8007b9c <hci_le_rand+0x4c>
    return BLE_STATUS_TIMEOUT;
 8007b98:	23ff      	movs	r3, #255	; 0xff
 8007b9a:	e00d      	b.n	8007bb8 <hci_le_rand+0x68>
  if (resp.Status) {
 8007b9c:	7b3b      	ldrb	r3, [r7, #12]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d001      	beq.n	8007ba6 <hci_le_rand+0x56>
    return resp.Status;
 8007ba2:	7b3b      	ldrb	r3, [r7, #12]
 8007ba4:	e008      	b.n	8007bb8 <hci_le_rand+0x68>
  }
  BLUENRG_memcpy((void *) Random_Number, (const void *) resp.Random_Number, 8);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	461a      	mov	r2, r3
 8007baa:	f107 030d 	add.w	r3, r7, #13
 8007bae:	6819      	ldr	r1, [r3, #0]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	6011      	str	r1, [r2, #0]
 8007bb4:	6053      	str	r3, [r2, #4]
  return BLE_STATUS_SUCCESS;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3730      	adds	r7, #48	; 0x30
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	3308      	adds	r3, #8
 8007bcc:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	d001      	beq.n	8007bda <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e00c      	b.n	8007bf4 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	3302      	adds	r3, #2
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	461a      	mov	r2, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8007be8:	3b03      	subs	r3, #3
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d001      	beq.n	8007bf2 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8007bee:	2302      	movs	r3, #2
 8007bf0:	e000      	b.n	8007bf4 <verify_packet+0x34>
  
  return 0;      
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3714      	adds	r7, #20
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b0a6      	sub	sp, #152	; 0x98
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	607b      	str	r3, [r7, #4]
 8007c08:	4603      	mov	r3, r0
 8007c0a:	81fb      	strh	r3, [r7, #14]
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	81bb      	strh	r3, [r7, #12]
 8007c10:	4613      	mov	r3, r2
 8007c12:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8007c14:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007c18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c1c:	b21a      	sxth	r2, r3
 8007c1e:	89fb      	ldrh	r3, [r7, #14]
 8007c20:	029b      	lsls	r3, r3, #10
 8007c22:	b21b      	sxth	r3, r3
 8007c24:	4313      	orrs	r3, r2
 8007c26:	b21b      	sxth	r3, r3
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8007c2c:	7afb      	ldrb	r3, [r7, #11]
 8007c2e:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8007c30:	2301      	movs	r3, #1
 8007c32:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8007c34:	f107 0318 	add.w	r3, r7, #24
 8007c38:	3301      	adds	r3, #1
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f107 0314 	add.w	r3, r7, #20
 8007c40:	8819      	ldrh	r1, [r3, #0]
 8007c42:	789b      	ldrb	r3, [r3, #2]
 8007c44:	8011      	strh	r1, [r2, #0]
 8007c46:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8007c48:	f107 0318 	add.w	r3, r7, #24
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	7afa      	ldrb	r2, [r7, #11]
 8007c50:	6879      	ldr	r1, [r7, #4]
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 fd92 	bl	800877c <memcpy>
  
  if (hciContext.io.Send)
 8007c58:	4b08      	ldr	r3, [pc, #32]	; (8007c7c <send_cmd+0x7c>)
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d009      	beq.n	8007c74 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8007c60:	4b06      	ldr	r3, [pc, #24]	; (8007c7c <send_cmd+0x7c>)
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	7afa      	ldrb	r2, [r7, #11]
 8007c66:	b292      	uxth	r2, r2
 8007c68:	3204      	adds	r2, #4
 8007c6a:	b291      	uxth	r1, r2
 8007c6c:	f107 0218 	add.w	r2, r7, #24
 8007c70:	4610      	mov	r0, r2
 8007c72:	4798      	blx	r3
  }
}
 8007c74:	bf00      	nop
 8007c76:	3798      	adds	r7, #152	; 0x98
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	20000884 	.word	0x20000884

08007c80 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8007c8a:	e00a      	b.n	8007ca2 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8007c8c:	f107 030c 	add.w	r3, r7, #12
 8007c90:	4619      	mov	r1, r3
 8007c92:	6838      	ldr	r0, [r7, #0]
 8007c94:	f000 fae8 	bl	8008268 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 fa4f 	bl	8008140 <list_insert_head>
  while (!list_is_empty(src_list))
 8007ca2:	6838      	ldr	r0, [r7, #0]
 8007ca4:	f000 fa2a 	bl	80080fc <list_is_empty>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d0ee      	beq.n	8007c8c <move_list+0xc>
  }
}
 8007cae:	bf00      	nop
 8007cb0:	bf00      	nop
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007cbe:	e009      	b.n	8007cd4 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8007cc0:	1d3b      	adds	r3, r7, #4
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	4809      	ldr	r0, [pc, #36]	; (8007cec <free_event_list+0x34>)
 8007cc6:	f000 faa8 	bl	800821a <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4619      	mov	r1, r3
 8007cce:	4808      	ldr	r0, [pc, #32]	; (8007cf0 <free_event_list+0x38>)
 8007cd0:	f000 fa5c 	bl	800818c <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007cd4:	4806      	ldr	r0, [pc, #24]	; (8007cf0 <free_event_list+0x38>)
 8007cd6:	f000 faee 	bl	80082b6 <list_get_size>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b04      	cmp	r3, #4
 8007cde:	ddef      	ble.n	8007cc0 <free_event_list+0x8>
  }
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	20000304 	.word	0x20000304
 8007cf0:	200002fc 	.word	0x200002fc

08007cf4 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d002      	beq.n	8007d0a <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8007d04:	4a18      	ldr	r2, [pc, #96]	; (8007d68 <hci_init+0x74>)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8007d0a:	4818      	ldr	r0, [pc, #96]	; (8007d6c <hci_init+0x78>)
 8007d0c:	f000 f9e6 	bl	80080dc <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8007d10:	4817      	ldr	r0, [pc, #92]	; (8007d70 <hci_init+0x7c>)
 8007d12:	f000 f9e3 	bl	80080dc <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8007d16:	f7f9 fc55 	bl	80015c4 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	73fb      	strb	r3, [r7, #15]
 8007d1e:	e00c      	b.n	8007d3a <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8007d20:	7bfb      	ldrb	r3, [r7, #15]
 8007d22:	228c      	movs	r2, #140	; 0x8c
 8007d24:	fb02 f303 	mul.w	r3, r2, r3
 8007d28:	4a12      	ldr	r2, [pc, #72]	; (8007d74 <hci_init+0x80>)
 8007d2a:	4413      	add	r3, r2
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	480f      	ldr	r0, [pc, #60]	; (8007d6c <hci_init+0x78>)
 8007d30:	f000 fa2c 	bl	800818c <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8007d34:	7bfb      	ldrb	r3, [r7, #15]
 8007d36:	3301      	adds	r3, #1
 8007d38:	73fb      	strb	r3, [r7, #15]
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	2b09      	cmp	r3, #9
 8007d3e:	d9ef      	bls.n	8007d20 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8007d40:	4b09      	ldr	r3, [pc, #36]	; (8007d68 <hci_init+0x74>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d003      	beq.n	8007d50 <hci_init+0x5c>
 8007d48:	4b07      	ldr	r3, [pc, #28]	; (8007d68 <hci_init+0x74>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	2000      	movs	r0, #0
 8007d4e:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8007d50:	4b05      	ldr	r3, [pc, #20]	; (8007d68 <hci_init+0x74>)
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d002      	beq.n	8007d5e <hci_init+0x6a>
 8007d58:	4b03      	ldr	r3, [pc, #12]	; (8007d68 <hci_init+0x74>)
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	4798      	blx	r3
}
 8007d5e:	bf00      	nop
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20000884 	.word	0x20000884
 8007d6c:	200002fc 	.word	0x200002fc
 8007d70:	20000304 	.word	0x20000304
 8007d74:	2000030c 	.word	0x2000030c

08007d78 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a0b      	ldr	r2, [pc, #44]	; (8007db4 <hci_register_io_bus+0x3c>)
 8007d86:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	68db      	ldr	r3, [r3, #12]
 8007d8c:	4a09      	ldr	r2, [pc, #36]	; (8007db4 <hci_register_io_bus+0x3c>)
 8007d8e:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	4a07      	ldr	r2, [pc, #28]	; (8007db4 <hci_register_io_bus+0x3c>)
 8007d96:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	4a05      	ldr	r2, [pc, #20]	; (8007db4 <hci_register_io_bus+0x3c>)
 8007d9e:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	4a03      	ldr	r2, [pc, #12]	; (8007db4 <hci_register_io_bus+0x3c>)
 8007da6:	6093      	str	r3, [r2, #8]
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr
 8007db4:	20000884 	.word	0x20000884

08007db8 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b08e      	sub	sp, #56	; 0x38
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	885b      	ldrh	r3, [r3, #2]
 8007dc8:	b21b      	sxth	r3, r3
 8007dca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007dce:	b21a      	sxth	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	881b      	ldrh	r3, [r3, #0]
 8007dd4:	029b      	lsls	r3, r3, #10
 8007dd6:	b21b      	sxth	r3, r3
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	b21b      	sxth	r3, r3
 8007ddc:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8007dde:	2300      	movs	r3, #0
 8007de0:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8007de2:	f107 0308 	add.w	r3, r7, #8
 8007de6:	4618      	mov	r0, r3
 8007de8:	f000 f978 	bl	80080dc <list_init_head>

  free_event_list();
 8007dec:	f7ff ff64 	bl	8007cb8 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	8818      	ldrh	r0, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	8859      	ldrh	r1, [r3, #2]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	b2da      	uxtb	r2, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f7ff fefd 	bl	8007c00 <send_cmd>
  
  if (async)
 8007e06:	78fb      	ldrb	r3, [r7, #3]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d001      	beq.n	8007e10 <hci_send_req+0x58>
  {
    return 0;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	e0e2      	b.n	8007fd6 <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8007e10:	f7fa f96a 	bl	80020e8 <HAL_GetTick>
 8007e14:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8007e16:	f7fa f967 	bl	80020e8 <HAL_GetTick>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e1e:	1ad3      	subs	r3, r2, r3
 8007e20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007e24:	f200 80b3 	bhi.w	8007f8e <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8007e28:	486d      	ldr	r0, [pc, #436]	; (8007fe0 <hci_send_req+0x228>)
 8007e2a:	f000 f967 	bl	80080fc <list_is_empty>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d000      	beq.n	8007e36 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8007e34:	e7ef      	b.n	8007e16 <hci_send_req+0x5e>
      {
        break;
 8007e36:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8007e38:	f107 0310 	add.w	r3, r7, #16
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4868      	ldr	r0, [pc, #416]	; (8007fe0 <hci_send_req+0x228>)
 8007e40:	f000 f9eb 	bl	800821a <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	3308      	adds	r3, #8
 8007e48:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8007e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	2b04      	cmp	r3, #4
 8007e50:	d17f      	bne.n	8007f52 <hci_send_req+0x19a>
    {
      event_pckt = (void *)(hci_hdr->data);
 8007e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e54:	3301      	adds	r3, #1
 8007e56:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	3308      	adds	r3, #8
 8007e5c:	3303      	adds	r3, #3
 8007e5e:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8007e66:	3b03      	subs	r3, #3
 8007e68:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8007e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	2b3e      	cmp	r3, #62	; 0x3e
 8007e70:	d04c      	beq.n	8007f0c <hci_send_req+0x154>
 8007e72:	2b3e      	cmp	r3, #62	; 0x3e
 8007e74:	dc68      	bgt.n	8007f48 <hci_send_req+0x190>
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	f000 808b 	beq.w	8007f92 <hci_send_req+0x1da>
 8007e7c:	2b10      	cmp	r3, #16
 8007e7e:	dc63      	bgt.n	8007f48 <hci_send_req+0x190>
 8007e80:	2b0e      	cmp	r3, #14
 8007e82:	d023      	beq.n	8007ecc <hci_send_req+0x114>
 8007e84:	2b0f      	cmp	r3, #15
 8007e86:	d15f      	bne.n	8007f48 <hci_send_req+0x190>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8007e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e8a:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	885b      	ldrh	r3, [r3, #2]
 8007e90:	b29b      	uxth	r3, r3
 8007e92:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d17e      	bne.n	8007f96 <hci_send_req+0x1de>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	2b0f      	cmp	r3, #15
 8007e9e:	d004      	beq.n	8007eaa <hci_send_req+0xf2>
          if (cs->status) {
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d051      	beq.n	8007f4c <hci_send_req+0x194>
            goto failed;
 8007ea8:	e078      	b.n	8007f9c <hci_send_req+0x1e4>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	695a      	ldr	r2, [r3, #20]
 8007eae:	6a3b      	ldr	r3, [r7, #32]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	bf28      	it	cs
 8007eb4:	461a      	movcs	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6918      	ldr	r0, [r3, #16]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ec6:	f000 fc59 	bl	800877c <memcpy>
        goto done;
 8007eca:	e078      	b.n	8007fbe <hci_send_req+0x206>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8007ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ece:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d15d      	bne.n	8007f9a <hci_send_req+0x1e2>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8007ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee0:	3303      	adds	r3, #3
 8007ee2:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8007ee4:	6a3b      	ldr	r3, [r7, #32]
 8007ee6:	3b03      	subs	r3, #3
 8007ee8:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	695a      	ldr	r2, [r3, #20]
 8007eee:	6a3b      	ldr	r3, [r7, #32]
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	bf28      	it	cs
 8007ef4:	461a      	movcs	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6918      	ldr	r0, [r3, #16]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	695b      	ldr	r3, [r3, #20]
 8007f02:	461a      	mov	r2, r3
 8007f04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f06:	f000 fc39 	bl	800877c <memcpy>
        goto done;
 8007f0a:	e058      	b.n	8007fbe <hci_send_req+0x206>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0e:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8007f10:	69fb      	ldr	r3, [r7, #28]
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	461a      	mov	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d118      	bne.n	8007f50 <hci_send_req+0x198>
          break;
      
        len -= 1;
 8007f1e:	6a3b      	ldr	r3, [r7, #32]
 8007f20:	3b01      	subs	r3, #1
 8007f22:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	695a      	ldr	r2, [r3, #20]
 8007f28:	6a3b      	ldr	r3, [r7, #32]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	bf28      	it	cs
 8007f2e:	461a      	movcs	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6918      	ldr	r0, [r3, #16]
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	1c59      	adds	r1, r3, #1
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	461a      	mov	r2, r3
 8007f42:	f000 fc1b 	bl	800877c <memcpy>
        goto done;
 8007f46:	e03a      	b.n	8007fbe <hci_send_req+0x206>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8007f48:	bf00      	nop
 8007f4a:	e002      	b.n	8007f52 <hci_send_req+0x19a>
          break;
 8007f4c:	bf00      	nop
 8007f4e:	e000      	b.n	8007f52 <hci_send_req+0x19a>
          break;
 8007f50:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8007f52:	4824      	ldr	r0, [pc, #144]	; (8007fe4 <hci_send_req+0x22c>)
 8007f54:	f000 f8d2 	bl	80080fc <list_is_empty>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00d      	beq.n	8007f7a <hci_send_req+0x1c2>
 8007f5e:	4820      	ldr	r0, [pc, #128]	; (8007fe0 <hci_send_req+0x228>)
 8007f60:	f000 f8cc 	bl	80080fc <list_is_empty>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d007      	beq.n	8007f7a <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	481d      	ldr	r0, [pc, #116]	; (8007fe4 <hci_send_req+0x22c>)
 8007f70:	f000 f90c 	bl	800818c <list_insert_tail>
      hciReadPacket=NULL;
 8007f74:	2300      	movs	r3, #0
 8007f76:	613b      	str	r3, [r7, #16]
 8007f78:	e008      	b.n	8007f8c <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	f107 0308 	add.w	r3, r7, #8
 8007f80:	4611      	mov	r1, r2
 8007f82:	4618      	mov	r0, r3
 8007f84:	f000 f902 	bl	800818c <list_insert_tail>
      hciReadPacket=NULL;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	613b      	str	r3, [r7, #16]
  {
 8007f8c:	e740      	b.n	8007e10 <hci_send_req+0x58>
        goto failed;
 8007f8e:	bf00      	nop
 8007f90:	e004      	b.n	8007f9c <hci_send_req+0x1e4>
        goto failed;
 8007f92:	bf00      	nop
 8007f94:	e002      	b.n	8007f9c <hci_send_req+0x1e4>
          goto failed;
 8007f96:	bf00      	nop
 8007f98:	e000      	b.n	8007f9c <hci_send_req+0x1e4>
          goto failed;
 8007f9a:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d004      	beq.n	8007fac <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	480f      	ldr	r0, [pc, #60]	; (8007fe4 <hci_send_req+0x22c>)
 8007fa8:	f000 f8ca 	bl	8008140 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007fac:	f107 0308 	add.w	r3, r7, #8
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	480b      	ldr	r0, [pc, #44]	; (8007fe0 <hci_send_req+0x228>)
 8007fb4:	f7ff fe64 	bl	8007c80 <move_list>

  return -1;
 8007fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8007fbc:	e00b      	b.n	8007fd6 <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	4808      	ldr	r0, [pc, #32]	; (8007fe4 <hci_send_req+0x22c>)
 8007fc4:	f000 f8bc 	bl	8008140 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007fc8:	f107 0308 	add.w	r3, r7, #8
 8007fcc:	4619      	mov	r1, r3
 8007fce:	4804      	ldr	r0, [pc, #16]	; (8007fe0 <hci_send_req+0x228>)
 8007fd0:	f7ff fe56 	bl	8007c80 <move_list>

  return 0;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3738      	adds	r7, #56	; 0x38
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	20000304 	.word	0x20000304
 8007fe4:	200002fc 	.word	0x200002fc

08007fe8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007ff2:	e013      	b.n	800801c <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8007ff4:	1d3b      	adds	r3, r7, #4
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	480e      	ldr	r0, [pc, #56]	; (8008034 <hci_user_evt_proc+0x4c>)
 8007ffa:	f000 f90e 	bl	800821a <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8007ffe:	4b0e      	ldr	r3, [pc, #56]	; (8008038 <hci_user_evt_proc+0x50>)
 8008000:	69db      	ldr	r3, [r3, #28]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d005      	beq.n	8008012 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8008006:	4b0c      	ldr	r3, [pc, #48]	; (8008038 <hci_user_evt_proc+0x50>)
 8008008:	69db      	ldr	r3, [r3, #28]
 800800a:	687a      	ldr	r2, [r7, #4]
 800800c:	3208      	adds	r2, #8
 800800e:	4610      	mov	r0, r2
 8008010:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4619      	mov	r1, r3
 8008016:	4809      	ldr	r0, [pc, #36]	; (800803c <hci_user_evt_proc+0x54>)
 8008018:	f000 f8b8 	bl	800818c <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800801c:	4805      	ldr	r0, [pc, #20]	; (8008034 <hci_user_evt_proc+0x4c>)
 800801e:	f000 f86d 	bl	80080fc <list_is_empty>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d0e5      	beq.n	8007ff4 <hci_user_evt_proc+0xc>
  }
}
 8008028:	bf00      	nop
 800802a:	bf00      	nop
 800802c:	3708      	adds	r7, #8
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	20000304 	.word	0x20000304
 8008038:	20000884 	.word	0x20000884
 800803c:	200002fc 	.word	0x200002fc

08008040 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800804c:	2300      	movs	r3, #0
 800804e:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8008050:	481f      	ldr	r0, [pc, #124]	; (80080d0 <hci_notify_asynch_evt+0x90>)
 8008052:	f000 f853 	bl	80080fc <list_is_empty>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d132      	bne.n	80080c2 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800805c:	f107 030c 	add.w	r3, r7, #12
 8008060:	4619      	mov	r1, r3
 8008062:	481b      	ldr	r0, [pc, #108]	; (80080d0 <hci_notify_asynch_evt+0x90>)
 8008064:	f000 f8d9 	bl	800821a <list_remove_head>
    
    if (hciContext.io.Receive)
 8008068:	4b1a      	ldr	r3, [pc, #104]	; (80080d4 <hci_notify_asynch_evt+0x94>)
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d02a      	beq.n	80080c6 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8008070:	4b18      	ldr	r3, [pc, #96]	; (80080d4 <hci_notify_asynch_evt+0x94>)
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	3208      	adds	r2, #8
 8008078:	2180      	movs	r1, #128	; 0x80
 800807a:	4610      	mov	r0, r2
 800807c:	4798      	blx	r3
 800807e:	4603      	mov	r3, r0
 8008080:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8008082:	7cfb      	ldrb	r3, [r7, #19]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d016      	beq.n	80080b6 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	7cfa      	ldrb	r2, [r7, #19]
 800808c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	4618      	mov	r0, r3
 8008094:	f7ff fd94 	bl	8007bc0 <verify_packet>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d105      	bne.n	80080aa <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	4619      	mov	r1, r3
 80080a2:	480d      	ldr	r0, [pc, #52]	; (80080d8 <hci_notify_asynch_evt+0x98>)
 80080a4:	f000 f872 	bl	800818c <list_insert_tail>
 80080a8:	e00d      	b.n	80080c6 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4619      	mov	r1, r3
 80080ae:	4808      	ldr	r0, [pc, #32]	; (80080d0 <hci_notify_asynch_evt+0x90>)
 80080b0:	f000 f846 	bl	8008140 <list_insert_head>
 80080b4:	e007      	b.n	80080c6 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4619      	mov	r1, r3
 80080ba:	4805      	ldr	r0, [pc, #20]	; (80080d0 <hci_notify_asynch_evt+0x90>)
 80080bc:	f000 f840 	bl	8008140 <list_insert_head>
 80080c0:	e001      	b.n	80080c6 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 80080c2:	2301      	movs	r3, #1
 80080c4:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80080c6:	697b      	ldr	r3, [r7, #20]
  
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3718      	adds	r7, #24
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	200002fc 	.word	0x200002fc
 80080d4:	20000884 	.word	0x20000884
 80080d8:	20000304 	.word	0x20000304

080080dc <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	605a      	str	r2, [r3, #4]
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b087      	sub	sp, #28
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008104:	f3ef 8310 	mrs	r3, PRIMASK
 8008108:	60fb      	str	r3, [r7, #12]
  return(result);
 800810a:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800810c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800810e:	b672      	cpsid	i
}
 8008110:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	429a      	cmp	r2, r3
 800811a:	d102      	bne.n	8008122 <list_is_empty+0x26>
  {
    return_value = 1;
 800811c:	2301      	movs	r3, #1
 800811e:	75fb      	strb	r3, [r7, #23]
 8008120:	e001      	b.n	8008126 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	75fb      	strb	r3, [r7, #23]
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	f383 8810 	msr	PRIMASK, r3
}
 8008130:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8008132:	7dfb      	ldrb	r3, [r7, #23]
}
 8008134:	4618      	mov	r0, r3
 8008136:	371c      	adds	r7, #28
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8008140:	b480      	push	{r7}
 8008142:	b087      	sub	sp, #28
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800814a:	f3ef 8310 	mrs	r3, PRIMASK
 800814e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008150:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8008152:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008154:	b672      	cpsid	i
}
 8008156:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	683a      	ldr	r2, [r7, #0]
 800816a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	683a      	ldr	r2, [r7, #0]
 8008172:	605a      	str	r2, [r3, #4]
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	f383 8810 	msr	PRIMASK, r3
}
 800817e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008180:	bf00      	nop
 8008182:	371c      	adds	r7, #28
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800818c:	b480      	push	{r7}
 800818e:	b087      	sub	sp, #28
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
 8008194:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008196:	f3ef 8310 	mrs	r3, PRIMASK
 800819a:	60fb      	str	r3, [r7, #12]
  return(result);
 800819c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800819e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80081a0:	b672      	cpsid	i
}
 80081a2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	683a      	ldr	r2, [r7, #0]
 80081b6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	683a      	ldr	r2, [r7, #0]
 80081be:	601a      	str	r2, [r3, #0]
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	f383 8810 	msr	PRIMASK, r3
}
 80081ca:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80081cc:	bf00      	nop
 80081ce:	371c      	adds	r7, #28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081e0:	f3ef 8310 	mrs	r3, PRIMASK
 80081e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80081e6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80081e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80081ea:	b672      	cpsid	i
}
 80081ec:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	6812      	ldr	r2, [r2, #0]
 80081f6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	6852      	ldr	r2, [r2, #4]
 8008200:	605a      	str	r2, [r3, #4]
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	f383 8810 	msr	PRIMASK, r3
}
 800820c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800820e:	bf00      	nop
 8008210:	371c      	adds	r7, #28
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800821a:	b580      	push	{r7, lr}
 800821c:	b086      	sub	sp, #24
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008224:	f3ef 8310 	mrs	r3, PRIMASK
 8008228:	60fb      	str	r3, [r7, #12]
  return(result);
 800822a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800822c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800822e:	b672      	cpsid	i
}
 8008230:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4618      	mov	r0, r3
 8008240:	f7ff ffca 	bl	80081d8 <list_remove_node>
  (*node)->next = NULL;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2200      	movs	r2, #0
 800824a:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2200      	movs	r2, #0
 8008252:	605a      	str	r2, [r3, #4]
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	f383 8810 	msr	PRIMASK, r3
}
 800825e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008260:	bf00      	nop
 8008262:	3718      	adds	r7, #24
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b086      	sub	sp, #24
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008272:	f3ef 8310 	mrs	r3, PRIMASK
 8008276:	60fb      	str	r3, [r7, #12]
  return(result);
 8008278:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800827a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800827c:	b672      	cpsid	i
}
 800827e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685a      	ldr	r2, [r3, #4]
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	4618      	mov	r0, r3
 800828e:	f7ff ffa3 	bl	80081d8 <list_remove_node>
  (*node)->next = NULL;
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2200      	movs	r2, #0
 8008298:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2200      	movs	r2, #0
 80082a0:	605a      	str	r2, [r3, #4]
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	f383 8810 	msr	PRIMASK, r3
}
 80082ac:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80082ae:	bf00      	nop
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b089      	sub	sp, #36	; 0x24
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  int size = 0;
 80082be:	2300      	movs	r3, #0
 80082c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082c2:	f3ef 8310 	mrs	r3, PRIMASK
 80082c6:	613b      	str	r3, [r7, #16]
  return(result);
 80082c8:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80082ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80082cc:	b672      	cpsid	i
}
 80082ce:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80082d6:	e005      	b.n	80082e4 <list_get_size+0x2e>
  {
    size++;
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	3301      	adds	r3, #1
 80082dc:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80082e4:	69ba      	ldr	r2, [r7, #24]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d1f5      	bne.n	80082d8 <list_get_size+0x22>
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f383 8810 	msr	PRIMASK, r3
}
 80082f6:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80082f8:	69fb      	ldr	r3, [r7, #28]
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3724      	adds	r7, #36	; 0x24
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr
	...

08008308 <__sflush_r>:
 8008308:	898a      	ldrh	r2, [r1, #12]
 800830a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800830e:	4605      	mov	r5, r0
 8008310:	0710      	lsls	r0, r2, #28
 8008312:	460c      	mov	r4, r1
 8008314:	d458      	bmi.n	80083c8 <__sflush_r+0xc0>
 8008316:	684b      	ldr	r3, [r1, #4]
 8008318:	2b00      	cmp	r3, #0
 800831a:	dc05      	bgt.n	8008328 <__sflush_r+0x20>
 800831c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800831e:	2b00      	cmp	r3, #0
 8008320:	dc02      	bgt.n	8008328 <__sflush_r+0x20>
 8008322:	2000      	movs	r0, #0
 8008324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008328:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800832a:	2e00      	cmp	r6, #0
 800832c:	d0f9      	beq.n	8008322 <__sflush_r+0x1a>
 800832e:	2300      	movs	r3, #0
 8008330:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008334:	682f      	ldr	r7, [r5, #0]
 8008336:	6a21      	ldr	r1, [r4, #32]
 8008338:	602b      	str	r3, [r5, #0]
 800833a:	d032      	beq.n	80083a2 <__sflush_r+0x9a>
 800833c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800833e:	89a3      	ldrh	r3, [r4, #12]
 8008340:	075a      	lsls	r2, r3, #29
 8008342:	d505      	bpl.n	8008350 <__sflush_r+0x48>
 8008344:	6863      	ldr	r3, [r4, #4]
 8008346:	1ac0      	subs	r0, r0, r3
 8008348:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800834a:	b10b      	cbz	r3, 8008350 <__sflush_r+0x48>
 800834c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800834e:	1ac0      	subs	r0, r0, r3
 8008350:	2300      	movs	r3, #0
 8008352:	4602      	mov	r2, r0
 8008354:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008356:	6a21      	ldr	r1, [r4, #32]
 8008358:	4628      	mov	r0, r5
 800835a:	47b0      	blx	r6
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	d106      	bne.n	8008370 <__sflush_r+0x68>
 8008362:	6829      	ldr	r1, [r5, #0]
 8008364:	291d      	cmp	r1, #29
 8008366:	d82b      	bhi.n	80083c0 <__sflush_r+0xb8>
 8008368:	4a29      	ldr	r2, [pc, #164]	; (8008410 <__sflush_r+0x108>)
 800836a:	410a      	asrs	r2, r1
 800836c:	07d6      	lsls	r6, r2, #31
 800836e:	d427      	bmi.n	80083c0 <__sflush_r+0xb8>
 8008370:	2200      	movs	r2, #0
 8008372:	6062      	str	r2, [r4, #4]
 8008374:	04d9      	lsls	r1, r3, #19
 8008376:	6922      	ldr	r2, [r4, #16]
 8008378:	6022      	str	r2, [r4, #0]
 800837a:	d504      	bpl.n	8008386 <__sflush_r+0x7e>
 800837c:	1c42      	adds	r2, r0, #1
 800837e:	d101      	bne.n	8008384 <__sflush_r+0x7c>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	b903      	cbnz	r3, 8008386 <__sflush_r+0x7e>
 8008384:	6560      	str	r0, [r4, #84]	; 0x54
 8008386:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008388:	602f      	str	r7, [r5, #0]
 800838a:	2900      	cmp	r1, #0
 800838c:	d0c9      	beq.n	8008322 <__sflush_r+0x1a>
 800838e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008392:	4299      	cmp	r1, r3
 8008394:	d002      	beq.n	800839c <__sflush_r+0x94>
 8008396:	4628      	mov	r0, r5
 8008398:	f000 f9fe 	bl	8008798 <_free_r>
 800839c:	2000      	movs	r0, #0
 800839e:	6360      	str	r0, [r4, #52]	; 0x34
 80083a0:	e7c0      	b.n	8008324 <__sflush_r+0x1c>
 80083a2:	2301      	movs	r3, #1
 80083a4:	4628      	mov	r0, r5
 80083a6:	47b0      	blx	r6
 80083a8:	1c41      	adds	r1, r0, #1
 80083aa:	d1c8      	bne.n	800833e <__sflush_r+0x36>
 80083ac:	682b      	ldr	r3, [r5, #0]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d0c5      	beq.n	800833e <__sflush_r+0x36>
 80083b2:	2b1d      	cmp	r3, #29
 80083b4:	d001      	beq.n	80083ba <__sflush_r+0xb2>
 80083b6:	2b16      	cmp	r3, #22
 80083b8:	d101      	bne.n	80083be <__sflush_r+0xb6>
 80083ba:	602f      	str	r7, [r5, #0]
 80083bc:	e7b1      	b.n	8008322 <__sflush_r+0x1a>
 80083be:	89a3      	ldrh	r3, [r4, #12]
 80083c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c4:	81a3      	strh	r3, [r4, #12]
 80083c6:	e7ad      	b.n	8008324 <__sflush_r+0x1c>
 80083c8:	690f      	ldr	r7, [r1, #16]
 80083ca:	2f00      	cmp	r7, #0
 80083cc:	d0a9      	beq.n	8008322 <__sflush_r+0x1a>
 80083ce:	0793      	lsls	r3, r2, #30
 80083d0:	680e      	ldr	r6, [r1, #0]
 80083d2:	bf08      	it	eq
 80083d4:	694b      	ldreq	r3, [r1, #20]
 80083d6:	600f      	str	r7, [r1, #0]
 80083d8:	bf18      	it	ne
 80083da:	2300      	movne	r3, #0
 80083dc:	eba6 0807 	sub.w	r8, r6, r7
 80083e0:	608b      	str	r3, [r1, #8]
 80083e2:	f1b8 0f00 	cmp.w	r8, #0
 80083e6:	dd9c      	ble.n	8008322 <__sflush_r+0x1a>
 80083e8:	6a21      	ldr	r1, [r4, #32]
 80083ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083ec:	4643      	mov	r3, r8
 80083ee:	463a      	mov	r2, r7
 80083f0:	4628      	mov	r0, r5
 80083f2:	47b0      	blx	r6
 80083f4:	2800      	cmp	r0, #0
 80083f6:	dc06      	bgt.n	8008406 <__sflush_r+0xfe>
 80083f8:	89a3      	ldrh	r3, [r4, #12]
 80083fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083fe:	81a3      	strh	r3, [r4, #12]
 8008400:	f04f 30ff 	mov.w	r0, #4294967295
 8008404:	e78e      	b.n	8008324 <__sflush_r+0x1c>
 8008406:	4407      	add	r7, r0
 8008408:	eba8 0800 	sub.w	r8, r8, r0
 800840c:	e7e9      	b.n	80083e2 <__sflush_r+0xda>
 800840e:	bf00      	nop
 8008410:	dfbffffe 	.word	0xdfbffffe

08008414 <_fflush_r>:
 8008414:	b538      	push	{r3, r4, r5, lr}
 8008416:	690b      	ldr	r3, [r1, #16]
 8008418:	4605      	mov	r5, r0
 800841a:	460c      	mov	r4, r1
 800841c:	b913      	cbnz	r3, 8008424 <_fflush_r+0x10>
 800841e:	2500      	movs	r5, #0
 8008420:	4628      	mov	r0, r5
 8008422:	bd38      	pop	{r3, r4, r5, pc}
 8008424:	b118      	cbz	r0, 800842e <_fflush_r+0x1a>
 8008426:	6a03      	ldr	r3, [r0, #32]
 8008428:	b90b      	cbnz	r3, 800842e <_fflush_r+0x1a>
 800842a:	f000 f8a9 	bl	8008580 <__sinit>
 800842e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d0f3      	beq.n	800841e <_fflush_r+0xa>
 8008436:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008438:	07d0      	lsls	r0, r2, #31
 800843a:	d404      	bmi.n	8008446 <_fflush_r+0x32>
 800843c:	0599      	lsls	r1, r3, #22
 800843e:	d402      	bmi.n	8008446 <_fflush_r+0x32>
 8008440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008442:	f000 f999 	bl	8008778 <__retarget_lock_acquire_recursive>
 8008446:	4628      	mov	r0, r5
 8008448:	4621      	mov	r1, r4
 800844a:	f7ff ff5d 	bl	8008308 <__sflush_r>
 800844e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008450:	07da      	lsls	r2, r3, #31
 8008452:	4605      	mov	r5, r0
 8008454:	d4e4      	bmi.n	8008420 <_fflush_r+0xc>
 8008456:	89a3      	ldrh	r3, [r4, #12]
 8008458:	059b      	lsls	r3, r3, #22
 800845a:	d4e1      	bmi.n	8008420 <_fflush_r+0xc>
 800845c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800845e:	f000 f98c 	bl	800877a <__retarget_lock_release_recursive>
 8008462:	e7dd      	b.n	8008420 <_fflush_r+0xc>

08008464 <fflush>:
 8008464:	4601      	mov	r1, r0
 8008466:	b920      	cbnz	r0, 8008472 <fflush+0xe>
 8008468:	4a04      	ldr	r2, [pc, #16]	; (800847c <fflush+0x18>)
 800846a:	4905      	ldr	r1, [pc, #20]	; (8008480 <fflush+0x1c>)
 800846c:	4805      	ldr	r0, [pc, #20]	; (8008484 <fflush+0x20>)
 800846e:	f000 b89f 	b.w	80085b0 <_fwalk_sglue>
 8008472:	4b05      	ldr	r3, [pc, #20]	; (8008488 <fflush+0x24>)
 8008474:	6818      	ldr	r0, [r3, #0]
 8008476:	f7ff bfcd 	b.w	8008414 <_fflush_r>
 800847a:	bf00      	nop
 800847c:	2000003c 	.word	0x2000003c
 8008480:	08008415 	.word	0x08008415
 8008484:	20000048 	.word	0x20000048
 8008488:	20000094 	.word	0x20000094

0800848c <std>:
 800848c:	2300      	movs	r3, #0
 800848e:	b510      	push	{r4, lr}
 8008490:	4604      	mov	r4, r0
 8008492:	e9c0 3300 	strd	r3, r3, [r0]
 8008496:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800849a:	6083      	str	r3, [r0, #8]
 800849c:	8181      	strh	r1, [r0, #12]
 800849e:	6643      	str	r3, [r0, #100]	; 0x64
 80084a0:	81c2      	strh	r2, [r0, #14]
 80084a2:	6183      	str	r3, [r0, #24]
 80084a4:	4619      	mov	r1, r3
 80084a6:	2208      	movs	r2, #8
 80084a8:	305c      	adds	r0, #92	; 0x5c
 80084aa:	f000 f8f2 	bl	8008692 <memset>
 80084ae:	4b05      	ldr	r3, [pc, #20]	; (80084c4 <std+0x38>)
 80084b0:	6263      	str	r3, [r4, #36]	; 0x24
 80084b2:	4b05      	ldr	r3, [pc, #20]	; (80084c8 <std+0x3c>)
 80084b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80084b6:	4b05      	ldr	r3, [pc, #20]	; (80084cc <std+0x40>)
 80084b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084ba:	4b05      	ldr	r3, [pc, #20]	; (80084d0 <std+0x44>)
 80084bc:	6224      	str	r4, [r4, #32]
 80084be:	6323      	str	r3, [r4, #48]	; 0x30
 80084c0:	bd10      	pop	{r4, pc}
 80084c2:	bf00      	nop
 80084c4:	080085ed 	.word	0x080085ed
 80084c8:	0800860f 	.word	0x0800860f
 80084cc:	08008647 	.word	0x08008647
 80084d0:	0800866b 	.word	0x0800866b

080084d4 <stdio_exit_handler>:
 80084d4:	4a02      	ldr	r2, [pc, #8]	; (80084e0 <stdio_exit_handler+0xc>)
 80084d6:	4903      	ldr	r1, [pc, #12]	; (80084e4 <stdio_exit_handler+0x10>)
 80084d8:	4803      	ldr	r0, [pc, #12]	; (80084e8 <stdio_exit_handler+0x14>)
 80084da:	f000 b869 	b.w	80085b0 <_fwalk_sglue>
 80084de:	bf00      	nop
 80084e0:	2000003c 	.word	0x2000003c
 80084e4:	08008415 	.word	0x08008415
 80084e8:	20000048 	.word	0x20000048

080084ec <cleanup_stdio>:
 80084ec:	6841      	ldr	r1, [r0, #4]
 80084ee:	4b0c      	ldr	r3, [pc, #48]	; (8008520 <cleanup_stdio+0x34>)
 80084f0:	4299      	cmp	r1, r3
 80084f2:	b510      	push	{r4, lr}
 80084f4:	4604      	mov	r4, r0
 80084f6:	d001      	beq.n	80084fc <cleanup_stdio+0x10>
 80084f8:	f7ff ff8c 	bl	8008414 <_fflush_r>
 80084fc:	68a1      	ldr	r1, [r4, #8]
 80084fe:	4b09      	ldr	r3, [pc, #36]	; (8008524 <cleanup_stdio+0x38>)
 8008500:	4299      	cmp	r1, r3
 8008502:	d002      	beq.n	800850a <cleanup_stdio+0x1e>
 8008504:	4620      	mov	r0, r4
 8008506:	f7ff ff85 	bl	8008414 <_fflush_r>
 800850a:	68e1      	ldr	r1, [r4, #12]
 800850c:	4b06      	ldr	r3, [pc, #24]	; (8008528 <cleanup_stdio+0x3c>)
 800850e:	4299      	cmp	r1, r3
 8008510:	d004      	beq.n	800851c <cleanup_stdio+0x30>
 8008512:	4620      	mov	r0, r4
 8008514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008518:	f7ff bf7c 	b.w	8008414 <_fflush_r>
 800851c:	bd10      	pop	{r4, pc}
 800851e:	bf00      	nop
 8008520:	200008a4 	.word	0x200008a4
 8008524:	2000090c 	.word	0x2000090c
 8008528:	20000974 	.word	0x20000974

0800852c <global_stdio_init.part.0>:
 800852c:	b510      	push	{r4, lr}
 800852e:	4b0b      	ldr	r3, [pc, #44]	; (800855c <global_stdio_init.part.0+0x30>)
 8008530:	4c0b      	ldr	r4, [pc, #44]	; (8008560 <global_stdio_init.part.0+0x34>)
 8008532:	4a0c      	ldr	r2, [pc, #48]	; (8008564 <global_stdio_init.part.0+0x38>)
 8008534:	601a      	str	r2, [r3, #0]
 8008536:	4620      	mov	r0, r4
 8008538:	2200      	movs	r2, #0
 800853a:	2104      	movs	r1, #4
 800853c:	f7ff ffa6 	bl	800848c <std>
 8008540:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008544:	2201      	movs	r2, #1
 8008546:	2109      	movs	r1, #9
 8008548:	f7ff ffa0 	bl	800848c <std>
 800854c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008550:	2202      	movs	r2, #2
 8008552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008556:	2112      	movs	r1, #18
 8008558:	f7ff bf98 	b.w	800848c <std>
 800855c:	200009dc 	.word	0x200009dc
 8008560:	200008a4 	.word	0x200008a4
 8008564:	080084d5 	.word	0x080084d5

08008568 <__sfp_lock_acquire>:
 8008568:	4801      	ldr	r0, [pc, #4]	; (8008570 <__sfp_lock_acquire+0x8>)
 800856a:	f000 b905 	b.w	8008778 <__retarget_lock_acquire_recursive>
 800856e:	bf00      	nop
 8008570:	200009e5 	.word	0x200009e5

08008574 <__sfp_lock_release>:
 8008574:	4801      	ldr	r0, [pc, #4]	; (800857c <__sfp_lock_release+0x8>)
 8008576:	f000 b900 	b.w	800877a <__retarget_lock_release_recursive>
 800857a:	bf00      	nop
 800857c:	200009e5 	.word	0x200009e5

08008580 <__sinit>:
 8008580:	b510      	push	{r4, lr}
 8008582:	4604      	mov	r4, r0
 8008584:	f7ff fff0 	bl	8008568 <__sfp_lock_acquire>
 8008588:	6a23      	ldr	r3, [r4, #32]
 800858a:	b11b      	cbz	r3, 8008594 <__sinit+0x14>
 800858c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008590:	f7ff bff0 	b.w	8008574 <__sfp_lock_release>
 8008594:	4b04      	ldr	r3, [pc, #16]	; (80085a8 <__sinit+0x28>)
 8008596:	6223      	str	r3, [r4, #32]
 8008598:	4b04      	ldr	r3, [pc, #16]	; (80085ac <__sinit+0x2c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d1f5      	bne.n	800858c <__sinit+0xc>
 80085a0:	f7ff ffc4 	bl	800852c <global_stdio_init.part.0>
 80085a4:	e7f2      	b.n	800858c <__sinit+0xc>
 80085a6:	bf00      	nop
 80085a8:	080084ed 	.word	0x080084ed
 80085ac:	200009dc 	.word	0x200009dc

080085b0 <_fwalk_sglue>:
 80085b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085b4:	4607      	mov	r7, r0
 80085b6:	4688      	mov	r8, r1
 80085b8:	4614      	mov	r4, r2
 80085ba:	2600      	movs	r6, #0
 80085bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085c0:	f1b9 0901 	subs.w	r9, r9, #1
 80085c4:	d505      	bpl.n	80085d2 <_fwalk_sglue+0x22>
 80085c6:	6824      	ldr	r4, [r4, #0]
 80085c8:	2c00      	cmp	r4, #0
 80085ca:	d1f7      	bne.n	80085bc <_fwalk_sglue+0xc>
 80085cc:	4630      	mov	r0, r6
 80085ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085d2:	89ab      	ldrh	r3, [r5, #12]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d907      	bls.n	80085e8 <_fwalk_sglue+0x38>
 80085d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085dc:	3301      	adds	r3, #1
 80085de:	d003      	beq.n	80085e8 <_fwalk_sglue+0x38>
 80085e0:	4629      	mov	r1, r5
 80085e2:	4638      	mov	r0, r7
 80085e4:	47c0      	blx	r8
 80085e6:	4306      	orrs	r6, r0
 80085e8:	3568      	adds	r5, #104	; 0x68
 80085ea:	e7e9      	b.n	80085c0 <_fwalk_sglue+0x10>

080085ec <__sread>:
 80085ec:	b510      	push	{r4, lr}
 80085ee:	460c      	mov	r4, r1
 80085f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f4:	f000 f878 	bl	80086e8 <_read_r>
 80085f8:	2800      	cmp	r0, #0
 80085fa:	bfab      	itete	ge
 80085fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085fe:	89a3      	ldrhlt	r3, [r4, #12]
 8008600:	181b      	addge	r3, r3, r0
 8008602:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008606:	bfac      	ite	ge
 8008608:	6563      	strge	r3, [r4, #84]	; 0x54
 800860a:	81a3      	strhlt	r3, [r4, #12]
 800860c:	bd10      	pop	{r4, pc}

0800860e <__swrite>:
 800860e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008612:	461f      	mov	r7, r3
 8008614:	898b      	ldrh	r3, [r1, #12]
 8008616:	05db      	lsls	r3, r3, #23
 8008618:	4605      	mov	r5, r0
 800861a:	460c      	mov	r4, r1
 800861c:	4616      	mov	r6, r2
 800861e:	d505      	bpl.n	800862c <__swrite+0x1e>
 8008620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008624:	2302      	movs	r3, #2
 8008626:	2200      	movs	r2, #0
 8008628:	f000 f84c 	bl	80086c4 <_lseek_r>
 800862c:	89a3      	ldrh	r3, [r4, #12]
 800862e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008632:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008636:	81a3      	strh	r3, [r4, #12]
 8008638:	4632      	mov	r2, r6
 800863a:	463b      	mov	r3, r7
 800863c:	4628      	mov	r0, r5
 800863e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008642:	f000 b863 	b.w	800870c <_write_r>

08008646 <__sseek>:
 8008646:	b510      	push	{r4, lr}
 8008648:	460c      	mov	r4, r1
 800864a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800864e:	f000 f839 	bl	80086c4 <_lseek_r>
 8008652:	1c43      	adds	r3, r0, #1
 8008654:	89a3      	ldrh	r3, [r4, #12]
 8008656:	bf15      	itete	ne
 8008658:	6560      	strne	r0, [r4, #84]	; 0x54
 800865a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800865e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008662:	81a3      	strheq	r3, [r4, #12]
 8008664:	bf18      	it	ne
 8008666:	81a3      	strhne	r3, [r4, #12]
 8008668:	bd10      	pop	{r4, pc}

0800866a <__sclose>:
 800866a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800866e:	f000 b819 	b.w	80086a4 <_close_r>

08008672 <memcmp>:
 8008672:	b510      	push	{r4, lr}
 8008674:	3901      	subs	r1, #1
 8008676:	4402      	add	r2, r0
 8008678:	4290      	cmp	r0, r2
 800867a:	d101      	bne.n	8008680 <memcmp+0xe>
 800867c:	2000      	movs	r0, #0
 800867e:	e005      	b.n	800868c <memcmp+0x1a>
 8008680:	7803      	ldrb	r3, [r0, #0]
 8008682:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008686:	42a3      	cmp	r3, r4
 8008688:	d001      	beq.n	800868e <memcmp+0x1c>
 800868a:	1b18      	subs	r0, r3, r4
 800868c:	bd10      	pop	{r4, pc}
 800868e:	3001      	adds	r0, #1
 8008690:	e7f2      	b.n	8008678 <memcmp+0x6>

08008692 <memset>:
 8008692:	4402      	add	r2, r0
 8008694:	4603      	mov	r3, r0
 8008696:	4293      	cmp	r3, r2
 8008698:	d100      	bne.n	800869c <memset+0xa>
 800869a:	4770      	bx	lr
 800869c:	f803 1b01 	strb.w	r1, [r3], #1
 80086a0:	e7f9      	b.n	8008696 <memset+0x4>
	...

080086a4 <_close_r>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4d06      	ldr	r5, [pc, #24]	; (80086c0 <_close_r+0x1c>)
 80086a8:	2300      	movs	r3, #0
 80086aa:	4604      	mov	r4, r0
 80086ac:	4608      	mov	r0, r1
 80086ae:	602b      	str	r3, [r5, #0]
 80086b0:	f7f9 fc7f 	bl	8001fb2 <_close>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	d102      	bne.n	80086be <_close_r+0x1a>
 80086b8:	682b      	ldr	r3, [r5, #0]
 80086ba:	b103      	cbz	r3, 80086be <_close_r+0x1a>
 80086bc:	6023      	str	r3, [r4, #0]
 80086be:	bd38      	pop	{r3, r4, r5, pc}
 80086c0:	200009e0 	.word	0x200009e0

080086c4 <_lseek_r>:
 80086c4:	b538      	push	{r3, r4, r5, lr}
 80086c6:	4d07      	ldr	r5, [pc, #28]	; (80086e4 <_lseek_r+0x20>)
 80086c8:	4604      	mov	r4, r0
 80086ca:	4608      	mov	r0, r1
 80086cc:	4611      	mov	r1, r2
 80086ce:	2200      	movs	r2, #0
 80086d0:	602a      	str	r2, [r5, #0]
 80086d2:	461a      	mov	r2, r3
 80086d4:	f7f9 fc79 	bl	8001fca <_lseek>
 80086d8:	1c43      	adds	r3, r0, #1
 80086da:	d102      	bne.n	80086e2 <_lseek_r+0x1e>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	b103      	cbz	r3, 80086e2 <_lseek_r+0x1e>
 80086e0:	6023      	str	r3, [r4, #0]
 80086e2:	bd38      	pop	{r3, r4, r5, pc}
 80086e4:	200009e0 	.word	0x200009e0

080086e8 <_read_r>:
 80086e8:	b538      	push	{r3, r4, r5, lr}
 80086ea:	4d07      	ldr	r5, [pc, #28]	; (8008708 <_read_r+0x20>)
 80086ec:	4604      	mov	r4, r0
 80086ee:	4608      	mov	r0, r1
 80086f0:	4611      	mov	r1, r2
 80086f2:	2200      	movs	r2, #0
 80086f4:	602a      	str	r2, [r5, #0]
 80086f6:	461a      	mov	r2, r3
 80086f8:	f7f9 fc22 	bl	8001f40 <_read>
 80086fc:	1c43      	adds	r3, r0, #1
 80086fe:	d102      	bne.n	8008706 <_read_r+0x1e>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	b103      	cbz	r3, 8008706 <_read_r+0x1e>
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	200009e0 	.word	0x200009e0

0800870c <_write_r>:
 800870c:	b538      	push	{r3, r4, r5, lr}
 800870e:	4d07      	ldr	r5, [pc, #28]	; (800872c <_write_r+0x20>)
 8008710:	4604      	mov	r4, r0
 8008712:	4608      	mov	r0, r1
 8008714:	4611      	mov	r1, r2
 8008716:	2200      	movs	r2, #0
 8008718:	602a      	str	r2, [r5, #0]
 800871a:	461a      	mov	r2, r3
 800871c:	f7f9 fc2d 	bl	8001f7a <_write>
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	d102      	bne.n	800872a <_write_r+0x1e>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	b103      	cbz	r3, 800872a <_write_r+0x1e>
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	bd38      	pop	{r3, r4, r5, pc}
 800872c:	200009e0 	.word	0x200009e0

08008730 <__libc_init_array>:
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	4d0d      	ldr	r5, [pc, #52]	; (8008768 <__libc_init_array+0x38>)
 8008734:	4c0d      	ldr	r4, [pc, #52]	; (800876c <__libc_init_array+0x3c>)
 8008736:	1b64      	subs	r4, r4, r5
 8008738:	10a4      	asrs	r4, r4, #2
 800873a:	2600      	movs	r6, #0
 800873c:	42a6      	cmp	r6, r4
 800873e:	d109      	bne.n	8008754 <__libc_init_array+0x24>
 8008740:	4d0b      	ldr	r5, [pc, #44]	; (8008770 <__libc_init_array+0x40>)
 8008742:	4c0c      	ldr	r4, [pc, #48]	; (8008774 <__libc_init_array+0x44>)
 8008744:	f000 f880 	bl	8008848 <_init>
 8008748:	1b64      	subs	r4, r4, r5
 800874a:	10a4      	asrs	r4, r4, #2
 800874c:	2600      	movs	r6, #0
 800874e:	42a6      	cmp	r6, r4
 8008750:	d105      	bne.n	800875e <__libc_init_array+0x2e>
 8008752:	bd70      	pop	{r4, r5, r6, pc}
 8008754:	f855 3b04 	ldr.w	r3, [r5], #4
 8008758:	4798      	blx	r3
 800875a:	3601      	adds	r6, #1
 800875c:	e7ee      	b.n	800873c <__libc_init_array+0xc>
 800875e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008762:	4798      	blx	r3
 8008764:	3601      	adds	r6, #1
 8008766:	e7f2      	b.n	800874e <__libc_init_array+0x1e>
 8008768:	08008aec 	.word	0x08008aec
 800876c:	08008aec 	.word	0x08008aec
 8008770:	08008aec 	.word	0x08008aec
 8008774:	08008af0 	.word	0x08008af0

08008778 <__retarget_lock_acquire_recursive>:
 8008778:	4770      	bx	lr

0800877a <__retarget_lock_release_recursive>:
 800877a:	4770      	bx	lr

0800877c <memcpy>:
 800877c:	440a      	add	r2, r1
 800877e:	4291      	cmp	r1, r2
 8008780:	f100 33ff 	add.w	r3, r0, #4294967295
 8008784:	d100      	bne.n	8008788 <memcpy+0xc>
 8008786:	4770      	bx	lr
 8008788:	b510      	push	{r4, lr}
 800878a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800878e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008792:	4291      	cmp	r1, r2
 8008794:	d1f9      	bne.n	800878a <memcpy+0xe>
 8008796:	bd10      	pop	{r4, pc}

08008798 <_free_r>:
 8008798:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800879a:	2900      	cmp	r1, #0
 800879c:	d044      	beq.n	8008828 <_free_r+0x90>
 800879e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087a2:	9001      	str	r0, [sp, #4]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	f1a1 0404 	sub.w	r4, r1, #4
 80087aa:	bfb8      	it	lt
 80087ac:	18e4      	addlt	r4, r4, r3
 80087ae:	f000 f83f 	bl	8008830 <__malloc_lock>
 80087b2:	4a1e      	ldr	r2, [pc, #120]	; (800882c <_free_r+0x94>)
 80087b4:	9801      	ldr	r0, [sp, #4]
 80087b6:	6813      	ldr	r3, [r2, #0]
 80087b8:	b933      	cbnz	r3, 80087c8 <_free_r+0x30>
 80087ba:	6063      	str	r3, [r4, #4]
 80087bc:	6014      	str	r4, [r2, #0]
 80087be:	b003      	add	sp, #12
 80087c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087c4:	f000 b83a 	b.w	800883c <__malloc_unlock>
 80087c8:	42a3      	cmp	r3, r4
 80087ca:	d908      	bls.n	80087de <_free_r+0x46>
 80087cc:	6825      	ldr	r5, [r4, #0]
 80087ce:	1961      	adds	r1, r4, r5
 80087d0:	428b      	cmp	r3, r1
 80087d2:	bf01      	itttt	eq
 80087d4:	6819      	ldreq	r1, [r3, #0]
 80087d6:	685b      	ldreq	r3, [r3, #4]
 80087d8:	1949      	addeq	r1, r1, r5
 80087da:	6021      	streq	r1, [r4, #0]
 80087dc:	e7ed      	b.n	80087ba <_free_r+0x22>
 80087de:	461a      	mov	r2, r3
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	b10b      	cbz	r3, 80087e8 <_free_r+0x50>
 80087e4:	42a3      	cmp	r3, r4
 80087e6:	d9fa      	bls.n	80087de <_free_r+0x46>
 80087e8:	6811      	ldr	r1, [r2, #0]
 80087ea:	1855      	adds	r5, r2, r1
 80087ec:	42a5      	cmp	r5, r4
 80087ee:	d10b      	bne.n	8008808 <_free_r+0x70>
 80087f0:	6824      	ldr	r4, [r4, #0]
 80087f2:	4421      	add	r1, r4
 80087f4:	1854      	adds	r4, r2, r1
 80087f6:	42a3      	cmp	r3, r4
 80087f8:	6011      	str	r1, [r2, #0]
 80087fa:	d1e0      	bne.n	80087be <_free_r+0x26>
 80087fc:	681c      	ldr	r4, [r3, #0]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	6053      	str	r3, [r2, #4]
 8008802:	440c      	add	r4, r1
 8008804:	6014      	str	r4, [r2, #0]
 8008806:	e7da      	b.n	80087be <_free_r+0x26>
 8008808:	d902      	bls.n	8008810 <_free_r+0x78>
 800880a:	230c      	movs	r3, #12
 800880c:	6003      	str	r3, [r0, #0]
 800880e:	e7d6      	b.n	80087be <_free_r+0x26>
 8008810:	6825      	ldr	r5, [r4, #0]
 8008812:	1961      	adds	r1, r4, r5
 8008814:	428b      	cmp	r3, r1
 8008816:	bf04      	itt	eq
 8008818:	6819      	ldreq	r1, [r3, #0]
 800881a:	685b      	ldreq	r3, [r3, #4]
 800881c:	6063      	str	r3, [r4, #4]
 800881e:	bf04      	itt	eq
 8008820:	1949      	addeq	r1, r1, r5
 8008822:	6021      	streq	r1, [r4, #0]
 8008824:	6054      	str	r4, [r2, #4]
 8008826:	e7ca      	b.n	80087be <_free_r+0x26>
 8008828:	b003      	add	sp, #12
 800882a:	bd30      	pop	{r4, r5, pc}
 800882c:	200009e8 	.word	0x200009e8

08008830 <__malloc_lock>:
 8008830:	4801      	ldr	r0, [pc, #4]	; (8008838 <__malloc_lock+0x8>)
 8008832:	f7ff bfa1 	b.w	8008778 <__retarget_lock_acquire_recursive>
 8008836:	bf00      	nop
 8008838:	200009e4 	.word	0x200009e4

0800883c <__malloc_unlock>:
 800883c:	4801      	ldr	r0, [pc, #4]	; (8008844 <__malloc_unlock+0x8>)
 800883e:	f7ff bf9c 	b.w	800877a <__retarget_lock_release_recursive>
 8008842:	bf00      	nop
 8008844:	200009e4 	.word	0x200009e4

08008848 <_init>:
 8008848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884a:	bf00      	nop
 800884c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800884e:	bc08      	pop	{r3}
 8008850:	469e      	mov	lr, r3
 8008852:	4770      	bx	lr

08008854 <_fini>:
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008856:	bf00      	nop
 8008858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800885a:	bc08      	pop	{r3}
 800885c:	469e      	mov	lr, r3
 800885e:	4770      	bx	lr
