{"vcs1":{"timestamp_begin":1742771594.853442670, "rt":6.34, "ut":6.02, "st":0.25}}
{"vcselab":{"timestamp_begin":1742771601.272900886, "rt":0.29, "ut":0.17, "st":0.12}}
{"link":{"timestamp_begin":1742771601.624086511, "rt":0.28, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742771594.537321076}
{"VCS_COMP_START_TIME": 1742771594.537321076}
{"VCS_COMP_END_TIME": 1742771601.973966115}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f file.f -ntb_opts uvm -o simv"}
{"vcs1": {"peak_mem": 365404}}
{"vcselab": {"peak_mem": 174924}}
