INTSTYLE=ise
INFILE=C:\Users\ddvergsten\Documents\GitHub\VHDLExamples\ch04\stopwatch\stop_watch_test.ncd
OUTFILE=C:\Users\ddvergsten\Documents\GitHub\VHDLExamples\ch04\stopwatch\stop_watch_test.bit
FAMILY=Spartan3
PART=xc3s200-4ft256
WORKINGDIR=C:\Users\ddvergsten\Documents\GitHub\VHDLExamples\ch04\stopwatch
LICENSE=WebPack
USER_INFO=210219815_0_0_414
