{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748014896136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748014896137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 09:41:36 2025 " "Processing started: Fri May 23 09:41:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748014896137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014896137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycle -c singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014896137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748014896521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748014896521 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level_sc_processor.v(40) " "Verilog HDL Module Instantiation warning at top_level_sc_processor.v(40): ignored dangling comma in List of Port Connections" {  } { { "top_level_sc_processor.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1748014902317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_sc_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_sc_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_sc_processor " "Found entity 1: top_level_sc_processor" {  } { { "top_level_sc_processor.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "processor/register_file.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/program_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/program_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_ctr " "Found entity 1: program_ctr" {  } { { "processor/program_ctr.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/program_ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "processor/instruction_memory.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "processor/extend.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "processor/data_memory.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/main_decoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/main_decoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder_tb " "Found entity 1: main_decoder_tb" {  } { { "control_unit/main_decoder_tb.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/main_decoder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902332 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_decoder.v(77) " "Verilog HDL warning at main_decoder.v(77): extended using \"x\" or \"z\"" {  } { { "control_unit/main_decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/main_decoder.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748014902334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "control_unit/main_decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "control_unit/decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "control_unit/alu_decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748014902339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch decoder.v(21) " "Verilog HDL Implicit Net warning at decoder.v(21): created implicit net for \"branch\"" {  } { { "control_unit/decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump decoder.v(22) " "Verilog HDL Implicit Net warning at decoder.v(22): created implicit net for \"jump\"" {  } { { "control_unit/decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_sc_processor " "Elaborating entity \"top_level_sc_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748014902362 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pc_src top_level_sc_processor.v(4) " "Verilog HDL warning at top_level_sc_processor.v(4): object pc_src used but never assigned" {  } { { "top_level_sc_processor.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1748014902364 "|top_level_sc_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level_sc_processor.v(12) " "Verilog HDL assignment warning at top_level_sc_processor.v(12): truncated value with size 32 to match size of target (1)" {  } { { "top_level_sc_processor.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748014902364 "|top_level_sc_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc_src 0 top_level_sc_processor.v(4) " "Net \"pc_src\" at top_level_sc_processor.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "top_level_sc_processor.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748014902364 "|top_level_sc_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:control_unit " "Elaborating entity \"decoder\" for hierarchy \"decoder:control_unit\"" {  } { { "top_level_sc_processor.v" "control_unit" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902365 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "branch decoder.v(40) " "Verilog HDL warning at decoder.v(40): assignments to branch create a combinational loop" {  } { { "control_unit/decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 40 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1748014902365 "|top_level_sc_processor|decoder:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder decoder:control_unit\|main_decoder:m_dec_u1 " "Elaborating entity \"main_decoder\" for hierarchy \"decoder:control_unit\|main_decoder:m_dec_u1\"" {  } { { "control_unit/decoder.v" "m_dec_u1" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main_decoder.v(77) " "Verilog HDL assignment warning at main_decoder.v(77): truncated value with size 32 to match size of target (1)" {  } { { "control_unit/main_decoder.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/main_decoder.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748014902367 "|top_level_sc_processor|decoder:control_unit|main_decoder:m_dec_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder decoder:control_unit\|alu_decoder:a_dec_u1 " "Elaborating entity \"alu_decoder\" for hierarchy \"decoder:control_unit\|alu_decoder:a_dec_u1\"" {  } { { "control_unit/decoder.v" "a_dec_u1" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im_module " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im_module\"" {  } { { "top_level_sc_processor.v" "im_module" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902369 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 10000 instruction_memory.v(15) " "Verilog HDL warning at instruction_memory.v(15): number of words (21) in memory file does not match the number of elements in the address range \[0:10000\]" {  } { { "processor/instruction_memory.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/instruction_memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1748014902370 "|top_level_sc_processor|instruction_memory:im_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 instruction_memory.v(7) " "Net \"instruction_memory.data_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "processor/instruction_memory.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748014902370 "|top_level_sc_processor|instruction_memory:im_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 instruction_memory.v(7) " "Net \"instruction_memory.waddr_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "processor/instruction_memory.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748014902370 "|top_level_sc_processor|instruction_memory:im_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 instruction_memory.v(7) " "Net \"instruction_memory.we_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "processor/instruction_memory.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748014902370 "|top_level_sc_processor|instruction_memory:im_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf_module " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf_module\"" {  } { { "top_level_sc_processor.v" "rf_module" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:ext_module " "Elaborating entity \"extend\" for hierarchy \"extend:ext_module\"" {  } { { "top_level_sc_processor.v" "ext_module" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 extend.v(20) " "Verilog HDL assignment warning at extend.v(20): truncated value with size 20 to match size of target (12)" {  } { { "processor/extend.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/extend.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748014902374 "|top_level_sc_processor|extend:ext_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "top_level_sc_processor.v" "alu_module" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902374 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero alu.v(7) " "Output port \"zero\" at alu.v(7) has no driver" {  } { { "processor/alu.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/processor/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748014902376 "|top_level_sc_processor|alu:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dm_module " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dm_module\"" {  } { { "top_level_sc_processor.v" "dm_module" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902376 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decoder:control_unit\|alu_op\[2\] " "Net \"decoder:control_unit\|alu_op\[2\]\" is missing source, defaulting to GND" {  } { { "control_unit/decoder.v" "alu_op\[2\]" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/control_unit/decoder.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748014902416 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748014902416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748014902698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmart/SonC/Verilog/singleCycle/output_files/singleCycle.map.smsg " "Generated suppressed messages file C:/Users/dmart/SonC/Verilog/singleCycle/output_files/singleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748014902885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748014902885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level_sc_processor.v" "" { Text "C:/Users/dmart/SonC/Verilog/singleCycle/top_level_sc_processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748014902925 "|top_level_sc_processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748014902925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748014902926 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748014902926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748014902926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748014902952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 09:41:42 2025 " "Processing ended: Fri May 23 09:41:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748014902952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748014902952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748014902952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748014902952 ""}
