
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1b8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bdc  0800c2c8  0800c2c8  0001c2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cea4  0800cea4  0001cea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800ceac  0800ceac  0001ceac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ceb4  0800ceb4  0001ceb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800ceb8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006ec  200009d8  0800d890  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010c4  0800d890  000210c4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013d59  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000372d  00000000  00000000  0003475a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001120  00000000  00000000  00037e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000fe0  00000000  00000000  00038fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001937a  00000000  00000000  00039f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00013142  00000000  00000000  00053302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00081966  00000000  00000000  00066444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e7daa  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005cf0  00000000  00000000  000e7e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c2b0 	.word	0x0800c2b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800c2b0 	.word	0x0800c2b0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <HCSR04_get_distance>:
 * @pre ATTENTION, le signal ECHO arrive en 5V. Il ne faut pas utiliser pour le recevoir une broche non tolrante 5V. (voir le classeur Ports_STM32F1.xls)
 * @post cette fonction effectue des mesures rgulires avec un capteur HCSR04 plac sur les ports PC7 (Trig) et PB6 (Echo)
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */
HAL_StatusTypeDef HCSR04_get_distance(uint8_t id_sensor)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af02      	add	r7, sp, #8
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
	uint16_t distance;
	HAL_StatusTypeDef ret;
	//uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 8000e2a:	f000 fa17 	bl	800125c <HCSR04_process_main>


	switch(state)
 8000e2e:	4b48      	ldr	r3, [pc, #288]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b05      	cmp	r3, #5
 8000e34:	f200 8082 	bhi.w	8000f3c <HCSR04_get_distance+0x11c>
 8000e38:	a201      	add	r2, pc, #4	; (adr r2, 8000e40 <HCSR04_get_distance+0x20>)
 8000e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3e:	bf00      	nop
 8000e40:	08000e59 	.word	0x08000e59
 8000e44:	08000f3d 	.word	0x08000f3d
 8000e48:	08000e8f 	.word	0x08000e8f
 8000e4c:	08000f3d 	.word	0x08000f3d
 8000e50:	08000ea9 	.word	0x08000ea9
 8000e54:	08000f25 	.word	0x08000f25
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOA, GPIO_PIN_9, GPIOA, GPIO_PIN_8) != HAL_OK)
 8000e58:	1df8      	adds	r0, r7, #7
 8000e5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	4b3c      	ldr	r3, [pc, #240]	; (8000f54 <HCSR04_get_distance+0x134>)
 8000e62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e66:	493b      	ldr	r1, [pc, #236]	; (8000f54 <HCSR04_get_distance+0x134>)
 8000e68:	f000 f884 	bl	8000f74 <HCSR04_add>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d006      	beq.n	8000e80 <HCSR04_get_distance+0x60>
			{
				printf("HCSR04 non ajout - erreur gnante\n");
 8000e72:	4839      	ldr	r0, [pc, #228]	; (8000f58 <HCSR04_get_distance+0x138>)
 8000e74:	f005 fba2 	bl	80065bc <puts>
				state = FAIL;
 8000e78:	4b35      	ldr	r3, [pc, #212]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8000e7e:	e062      	b.n	8000f46 <HCSR04_get_distance+0x126>
				printf("HCSR04 ajout\n");
 8000e80:	4836      	ldr	r0, [pc, #216]	; (8000f5c <HCSR04_get_distance+0x13c>)
 8000e82:	f005 fb9b 	bl	80065bc <puts>
				state = LAUNCH_MEASURE;
 8000e86:	4b32      	ldr	r3, [pc, #200]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000e88:	2202      	movs	r2, #2
 8000e8a:	701a      	strb	r2, [r3, #0]
			break;
 8000e8c:	e05b      	b.n	8000f46 <HCSR04_get_distance+0x126>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f000 f8d7 	bl	8001044 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8000e96:	f003 f8ef 	bl	8004078 <HAL_GetTick>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	4a30      	ldr	r2, [pc, #192]	; (8000f60 <HCSR04_get_distance+0x140>)
 8000e9e:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8000ea0:	4b2b      	ldr	r3, [pc, #172]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000ea2:	2204      	movs	r2, #4
 8000ea4:	701a      	strb	r2, [r3, #0]
			break;
 8000ea6:	e04e      	b.n	8000f46 <HCSR04_get_distance+0x126>
		case WAIT_DURING_MEASURE:
			ret = HCSR04_get_value(id_sensor, &distance);
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	f107 020c 	add.w	r2, r7, #12
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f000 fad3 	bl	800145c <HCSR04_get_value>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	73fb      	strb	r3, [r7, #15]
			switch(ret)
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	2b03      	cmp	r3, #3
 8000ebe:	d83f      	bhi.n	8000f40 <HCSR04_get_distance+0x120>
 8000ec0:	a201      	add	r2, pc, #4	; (adr r2, 8000ec8 <HCSR04_get_distance+0xa8>)
 8000ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec6:	bf00      	nop
 8000ec8:	08000ed9 	.word	0x08000ed9
 8000ecc:	08000efd 	.word	0x08000efd
 8000ed0:	08000f21 	.word	0x08000f21
 8000ed4:	08000f0f 	.word	0x08000f0f
			{
				case HAL_BUSY:
					//rien  faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	4619      	mov	r1, r3
 8000edc:	89bb      	ldrh	r3, [r7, #12]
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4820      	ldr	r0, [pc, #128]	; (8000f64 <HCSR04_get_distance+0x144>)
 8000ee2:	f005 fb13 	bl	800650c <printf>
					distance = sensors[id_sensor].distance;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4a1f      	ldr	r2, [pc, #124]	; (8000f68 <HCSR04_get_distance+0x148>)
 8000eea:	015b      	lsls	r3, r3, #5
 8000eec:	4413      	add	r3, r2
 8000eee:	331c      	adds	r3, #28
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	81bb      	strh	r3, [r7, #12]
					//printf("%d\n", distanceMesure);
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000ef4:	4b16      	ldr	r3, [pc, #88]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000ef6:	2205      	movs	r2, #5
 8000ef8:	701a      	strb	r2, [r3, #0]
					break;
 8000efa:	e012      	b.n	8000f22 <HCSR04_get_distance+0x102>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	4619      	mov	r1, r3
 8000f00:	481a      	ldr	r0, [pc, #104]	; (8000f6c <HCSR04_get_distance+0x14c>)
 8000f02:	f005 fb03 	bl	800650c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000f06:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000f08:	2205      	movs	r2, #5
 8000f0a:	701a      	strb	r2, [r3, #0]
					break;
 8000f0c:	e009      	b.n	8000f22 <HCSR04_get_distance+0x102>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	4619      	mov	r1, r3
 8000f12:	4817      	ldr	r0, [pc, #92]	; (8000f70 <HCSR04_get_distance+0x150>)
 8000f14:	f005 fafa 	bl	800650c <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000f18:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000f1a:	2205      	movs	r2, #5
 8000f1c:	701a      	strb	r2, [r3, #0]
					break;
 8000f1e:	e000      	b.n	8000f22 <HCSR04_get_distance+0x102>
					break;
 8000f20:	bf00      	nop
			}
			break;
 8000f22:	e00d      	b.n	8000f40 <HCSR04_get_distance+0x120>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8000f24:	f003 f8a8 	bl	8004078 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <HCSR04_get_distance+0x140>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	3364      	adds	r3, #100	; 0x64
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d907      	bls.n	8000f44 <HCSR04_get_distance+0x124>
			//if(HAL_GetTick() > PERIOD_MEASURE)
				state = LAUNCH_MEASURE;
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <HCSR04_get_distance+0x130>)
 8000f36:	2202      	movs	r2, #2
 8000f38:	701a      	strb	r2, [r3, #0]
			break;
 8000f3a:	e003      	b.n	8000f44 <HCSR04_get_distance+0x124>
		default:
			break;
 8000f3c:	bf00      	nop
 8000f3e:	e002      	b.n	8000f46 <HCSR04_get_distance+0x126>
			break;
 8000f40:	bf00      	nop
 8000f42:	e000      	b.n	8000f46 <HCSR04_get_distance+0x126>
			break;
 8000f44:	bf00      	nop
	}
	return ret;
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000a98 	.word	0x20000a98
 8000f54:	40010800 	.word	0x40010800
 8000f58:	0800c2c8 	.word	0x0800c2c8
 8000f5c:	0800c2ec 	.word	0x0800c2ec
 8000f60:	20000a9c 	.word	0x20000a9c
 8000f64:	0800c2fc 	.word	0x0800c2fc
 8000f68:	200009f4 	.word	0x200009f4
 8000f6c:	0800c318 	.word	0x0800c318
 8000f70:	0800c340 	.word	0x0800c340

08000f74 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af02      	add	r7, sp, #8
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	603b      	str	r3, [r7, #0]
 8000f80:	4613      	mov	r3, r2
 8000f82:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	75bb      	strb	r3, [r7, #22]
 8000f8c:	e04c      	b.n	8001028 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000f8e:	7dbb      	ldrb	r3, [r7, #22]
 8000f90:	4a29      	ldr	r2, [pc, #164]	; (8001038 <HCSR04_add+0xc4>)
 8000f92:	015b      	lsls	r3, r3, #5
 8000f94:	4413      	add	r3, r2
 8000f96:	330e      	adds	r3, #14
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d141      	bne.n	8001022 <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	7dba      	ldrb	r2, [r7, #22]
 8000fa2:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000fa4:	7dbb      	ldrb	r3, [r7, #22]
 8000fa6:	4a24      	ldr	r2, [pc, #144]	; (8001038 <HCSR04_add+0xc4>)
 8000fa8:	015b      	lsls	r3, r3, #5
 8000faa:	4413      	add	r3, r2
 8000fac:	330e      	adds	r3, #14
 8000fae:	2201      	movs	r2, #1
 8000fb0:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000fb2:	7dbb      	ldrb	r3, [r7, #22]
 8000fb4:	4a20      	ldr	r2, [pc, #128]	; (8001038 <HCSR04_add+0xc4>)
 8000fb6:	015b      	lsls	r3, r3, #5
 8000fb8:	4413      	add	r3, r2
 8000fba:	68ba      	ldr	r2, [r7, #8]
 8000fbc:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000fbe:	7dbb      	ldrb	r3, [r7, #22]
 8000fc0:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <HCSR04_add+0xc4>)
 8000fc2:	015b      	lsls	r3, r3, #5
 8000fc4:	4413      	add	r3, r2
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	88fa      	ldrh	r2, [r7, #6]
 8000fca:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000fcc:	7dbb      	ldrb	r3, [r7, #22]
 8000fce:	4a1a      	ldr	r2, [pc, #104]	; (8001038 <HCSR04_add+0xc4>)
 8000fd0:	015b      	lsls	r3, r3, #5
 8000fd2:	4413      	add	r3, r2
 8000fd4:	3308      	adds	r3, #8
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000fda:	7dbb      	ldrb	r3, [r7, #22]
 8000fdc:	4a16      	ldr	r2, [pc, #88]	; (8001038 <HCSR04_add+0xc4>)
 8000fde:	015b      	lsls	r3, r3, #5
 8000fe0:	4413      	add	r3, r2
 8000fe2:	330c      	adds	r3, #12
 8000fe4:	8c3a      	ldrh	r2, [r7, #32]
 8000fe6:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000fe8:	8c39      	ldrh	r1, [r7, #32]
 8000fea:	2303      	movs	r3, #3
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2302      	movs	r3, #2
 8000ff0:	4a12      	ldr	r2, [pc, #72]	; (800103c <HCSR04_add+0xc8>)
 8000ff2:	6838      	ldr	r0, [r7, #0]
 8000ff4:	f000 fd92 	bl	8001b1c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000ff8:	88f9      	ldrh	r1, [r7, #6]
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2300      	movs	r3, #0
 8001000:	2201      	movs	r2, #1
 8001002:	68b8      	ldr	r0, [r7, #8]
 8001004:	f000 fd8a 	bl	8001b1c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8001008:	8c3b      	ldrh	r3, [r7, #32]
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fbe8 	bl	80017e0 <EXTI_gpiopin_to_pin_number>
 8001010:	4603      	mov	r3, r0
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	480a      	ldr	r0, [pc, #40]	; (8001040 <HCSR04_add+0xcc>)
 8001018:	f000 fb7a 	bl	8001710 <EXTIT_set_callback>
			ret = HAL_OK;
 800101c:	2300      	movs	r3, #0
 800101e:	75fb      	strb	r3, [r7, #23]
			break;
 8001020:	e005      	b.n	800102e <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001022:	7dbb      	ldrb	r3, [r7, #22]
 8001024:	3301      	adds	r3, #1
 8001026:	75bb      	strb	r3, [r7, #22]
 8001028:	7dbb      	ldrb	r3, [r7, #22]
 800102a:	2b04      	cmp	r3, #4
 800102c:	d9af      	bls.n	8000f8e <HCSR04_add+0x1a>
		}
	}

	return ret;
 800102e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200009f4 	.word	0x200009f4
 800103c:	10310000 	.word	0x10310000
 8001040:	08001085 	.word	0x08001085

08001044 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4a0a      	ldr	r2, [pc, #40]	; (800107c <HCSR04_run_measure+0x38>)
 8001052:	015b      	lsls	r3, r3, #5
 8001054:	4413      	add	r3, r2
 8001056:	330e      	adds	r3, #14
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d009      	beq.n	8001072 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <HCSR04_run_measure+0x3c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8001066:	f000 f8e1 	bl	800122c <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4618      	mov	r0, r3
 800106e:	f000 f881 	bl	8001174 <HCSR04_trig>
	}
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200009f4 	.word	0x200009f4
 8001080:	20000a94 	.word	0x20000a94

08001084 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800108e:	2300      	movs	r3, #0
 8001090:	73fb      	strb	r3, [r7, #15]
 8001092:	e063      	b.n	800115c <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	4a36      	ldr	r2, [pc, #216]	; (8001170 <HCSR04_callback+0xec>)
 8001098:	015b      	lsls	r3, r3, #5
 800109a:	4413      	add	r3, r2
 800109c:	330c      	adds	r3, #12
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	88fa      	ldrh	r2, [r7, #6]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d157      	bne.n	8001156 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	4a31      	ldr	r2, [pc, #196]	; (8001170 <HCSR04_callback+0xec>)
 80010aa:	015b      	lsls	r3, r3, #5
 80010ac:	4413      	add	r3, r2
 80010ae:	330e      	adds	r3, #14
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d123      	bne.n	80010fe <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	4a2d      	ldr	r2, [pc, #180]	; (8001170 <HCSR04_callback+0xec>)
 80010ba:	015b      	lsls	r3, r3, #5
 80010bc:	4413      	add	r3, r2
 80010be:	3308      	adds	r3, #8
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	492a      	ldr	r1, [pc, #168]	; (8001170 <HCSR04_callback+0xec>)
 80010c6:	015b      	lsls	r3, r3, #5
 80010c8:	440b      	add	r3, r1
 80010ca:	330c      	adds	r3, #12
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	4610      	mov	r0, r2
 80010d2:	f003 faef 	bl	80046b4 <HAL_GPIO_ReadPin>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d143      	bne.n	8001164 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 80010dc:	7bfc      	ldrb	r4, [r7, #15]
 80010de:	f000 f89d 	bl	800121c <HCSR04_ReadTimerUs>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4922      	ldr	r1, [pc, #136]	; (8001170 <HCSR04_callback+0xec>)
 80010e6:	0163      	lsls	r3, r4, #5
 80010e8:	440b      	add	r3, r1
 80010ea:	3318      	adds	r3, #24
 80010ec:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	4a1f      	ldr	r2, [pc, #124]	; (8001170 <HCSR04_callback+0xec>)
 80010f2:	015b      	lsls	r3, r3, #5
 80010f4:	4413      	add	r3, r2
 80010f6:	330e      	adds	r3, #14
 80010f8:	2204      	movs	r2, #4
 80010fa:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 80010fc:	e032      	b.n	8001164 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	4a1b      	ldr	r2, [pc, #108]	; (8001170 <HCSR04_callback+0xec>)
 8001102:	015b      	lsls	r3, r3, #5
 8001104:	4413      	add	r3, r2
 8001106:	330e      	adds	r3, #14
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b04      	cmp	r3, #4
 800110c:	d12a      	bne.n	8001164 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 800110e:	7bfb      	ldrb	r3, [r7, #15]
 8001110:	4a17      	ldr	r2, [pc, #92]	; (8001170 <HCSR04_callback+0xec>)
 8001112:	015b      	lsls	r3, r3, #5
 8001114:	4413      	add	r3, r2
 8001116:	3308      	adds	r3, #8
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	4914      	ldr	r1, [pc, #80]	; (8001170 <HCSR04_callback+0xec>)
 800111e:	015b      	lsls	r3, r3, #5
 8001120:	440b      	add	r3, r1
 8001122:	330c      	adds	r3, #12
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f003 fac3 	bl	80046b4 <HAL_GPIO_ReadPin>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d117      	bne.n	8001164 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8001134:	7bfc      	ldrb	r4, [r7, #15]
 8001136:	f000 f871 	bl	800121c <HCSR04_ReadTimerUs>
 800113a:	4602      	mov	r2, r0
 800113c:	490c      	ldr	r1, [pc, #48]	; (8001170 <HCSR04_callback+0xec>)
 800113e:	0163      	lsls	r3, r4, #5
 8001140:	440b      	add	r3, r1
 8001142:	3314      	adds	r3, #20
 8001144:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	4a09      	ldr	r2, [pc, #36]	; (8001170 <HCSR04_callback+0xec>)
 800114a:	015b      	lsls	r3, r3, #5
 800114c:	4413      	add	r3, r2
 800114e:	330e      	adds	r3, #14
 8001150:	2205      	movs	r2, #5
 8001152:	701a      	strb	r2, [r3, #0]
			break;
 8001154:	e006      	b.n	8001164 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	3301      	adds	r3, #1
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b04      	cmp	r3, #4
 8001160:	d998      	bls.n	8001094 <HCSR04_callback+0x10>
		}
	}
}
 8001162:	e000      	b.n	8001166 <HCSR04_callback+0xe2>
			break;
 8001164:	bf00      	nop
}
 8001166:	bf00      	nop
 8001168:	3714      	adds	r7, #20
 800116a:	46bd      	mov	sp, r7
 800116c:	bd90      	pop	{r4, r7, pc}
 800116e:	bf00      	nop
 8001170:	200009f4 	.word	0x200009f4

08001174 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4a25      	ldr	r2, [pc, #148]	; (8001218 <HCSR04_trig+0xa4>)
 8001182:	015b      	lsls	r3, r3, #5
 8001184:	4413      	add	r3, r2
 8001186:	330e      	adds	r3, #14
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d03f      	beq.n	800120e <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	4a21      	ldr	r2, [pc, #132]	; (8001218 <HCSR04_trig+0xa4>)
 8001192:	015b      	lsls	r3, r3, #5
 8001194:	4413      	add	r3, r2
 8001196:	330e      	adds	r3, #14
 8001198:	2202      	movs	r2, #2
 800119a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	4a1e      	ldr	r2, [pc, #120]	; (8001218 <HCSR04_trig+0xa4>)
 80011a0:	015b      	lsls	r3, r3, #5
 80011a2:	4413      	add	r3, r2
 80011a4:	6818      	ldr	r0, [r3, #0]
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	4a1b      	ldr	r2, [pc, #108]	; (8001218 <HCSR04_trig+0xa4>)
 80011aa:	015b      	lsls	r3, r3, #5
 80011ac:	4413      	add	r3, r2
 80011ae:	3304      	adds	r3, #4
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	4619      	mov	r1, r3
 80011b6:	f003 fa94 	bl	80046e2 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 80011ba:	f000 f82f 	bl	800121c <HCSR04_ReadTimerUs>
 80011be:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 80011c0:	bf00      	nop
 80011c2:	f000 f82b 	bl	800121c <HCSR04_ReadTimerUs>
 80011c6:	4602      	mov	r2, r0
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b09      	cmp	r3, #9
 80011ce:	d9f8      	bls.n	80011c2 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	4a11      	ldr	r2, [pc, #68]	; (8001218 <HCSR04_trig+0xa4>)
 80011d4:	015b      	lsls	r3, r3, #5
 80011d6:	4413      	add	r3, r2
 80011d8:	6818      	ldr	r0, [r3, #0]
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4a0e      	ldr	r2, [pc, #56]	; (8001218 <HCSR04_trig+0xa4>)
 80011de:	015b      	lsls	r3, r3, #5
 80011e0:	4413      	add	r3, r2
 80011e2:	3304      	adds	r3, #4
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	2200      	movs	r2, #0
 80011e8:	4619      	mov	r1, r3
 80011ea:	f003 fa7a 	bl	80046e2 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4a09      	ldr	r2, [pc, #36]	; (8001218 <HCSR04_trig+0xa4>)
 80011f2:	015b      	lsls	r3, r3, #5
 80011f4:	4413      	add	r3, r2
 80011f6:	330e      	adds	r3, #14
 80011f8:	2203      	movs	r2, #3
 80011fa:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 80011fc:	79fc      	ldrb	r4, [r7, #7]
 80011fe:	f002 ff3b 	bl	8004078 <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	4904      	ldr	r1, [pc, #16]	; (8001218 <HCSR04_trig+0xa4>)
 8001206:	0163      	lsls	r3, r4, #5
 8001208:	440b      	add	r3, r1
 800120a:	3310      	adds	r3, #16
 800120c:	601a      	str	r2, [r3, #0]
	}
}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	bd90      	pop	{r4, r7, pc}
 8001216:	bf00      	nop
 8001218:	200009f4 	.word	0x200009f4

0800121c <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8001220:	2001      	movs	r0, #1
 8001222:	f001 fce1 	bl	8002be8 <TIMER_read>
 8001226:	4603      	mov	r3, r0
}
 8001228:	4618      	mov	r0, r3
 800122a:	bd80      	pop	{r7, pc}

0800122c <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8001230:	2200      	movs	r2, #0
 8001232:	f242 7110 	movw	r1, #10000	; 0x2710
 8001236:	2001      	movs	r0, #1
 8001238:	f001 fb8e 	bl	8002958 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 800123c:	21a0      	movs	r1, #160	; 0xa0
 800123e:	2001      	movs	r0, #1
 8001240:	f001 fd08 	bl	8002c54 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8001244:	f649 4140 	movw	r1, #40000	; 0x9c40
 8001248:	2001      	movs	r0, #1
 800124a:	f001 fce1 	bl	8002c10 <TIMER_set_period>
	timer_is_running = TRUE;
 800124e:	4b02      	ldr	r3, [pc, #8]	; (8001258 <HCSR04_RunTimerUs+0x2c>)
 8001250:	2201      	movs	r2, #1
 8001252:	601a      	str	r2, [r3, #0]
}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20000a94 	.word	0x20000a94

0800125c <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001262:	2300      	movs	r3, #0
 8001264:	71fb      	strb	r3, [r7, #7]
 8001266:	e04e      	b.n	8001306 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4a2b      	ldr	r2, [pc, #172]	; (8001318 <HCSR04_process_main+0xbc>)
 800126c:	015b      	lsls	r3, r3, #5
 800126e:	4413      	add	r3, r2
 8001270:	330e      	adds	r3, #14
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b08      	cmp	r3, #8
 8001276:	d840      	bhi.n	80012fa <HCSR04_process_main+0x9e>
 8001278:	a201      	add	r2, pc, #4	; (adr r2, 8001280 <HCSR04_process_main+0x24>)
 800127a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127e:	bf00      	nop
 8001280:	080012fb 	.word	0x080012fb
 8001284:	080012fb 	.word	0x080012fb
 8001288:	080012fb 	.word	0x080012fb
 800128c:	080012a5 	.word	0x080012a5
 8001290:	080012a5 	.word	0x080012a5
 8001294:	080012cd 	.word	0x080012cd
 8001298:	080012fb 	.word	0x080012fb
 800129c:	080012fb 	.word	0x080012fb
 80012a0:	080012fb 	.word	0x080012fb
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 80012a4:	f002 fee8 	bl	8004078 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	491a      	ldr	r1, [pc, #104]	; (8001318 <HCSR04_process_main+0xbc>)
 80012ae:	015b      	lsls	r3, r3, #5
 80012b0:	440b      	add	r3, r1
 80012b2:	3310      	adds	r3, #16
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	2b96      	cmp	r3, #150	; 0x96
 80012ba:	d920      	bls.n	80012fe <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	4a16      	ldr	r2, [pc, #88]	; (8001318 <HCSR04_process_main+0xbc>)
 80012c0:	015b      	lsls	r3, r3, #5
 80012c2:	4413      	add	r3, r2
 80012c4:	330e      	adds	r3, #14
 80012c6:	2206      	movs	r2, #6
 80012c8:	701a      	strb	r2, [r3, #0]
				}
				break;
 80012ca:	e018      	b.n	80012fe <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f824 	bl	800131c <HCSR04_compute_distance>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d107      	bne.n	80012ea <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <HCSR04_process_main+0xbc>)
 80012de:	015b      	lsls	r3, r3, #5
 80012e0:	4413      	add	r3, r2
 80012e2:	330e      	adds	r3, #14
 80012e4:	2208      	movs	r2, #8
 80012e6:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 80012e8:	e00a      	b.n	8001300 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4a0a      	ldr	r2, [pc, #40]	; (8001318 <HCSR04_process_main+0xbc>)
 80012ee:	015b      	lsls	r3, r3, #5
 80012f0:	4413      	add	r3, r2
 80012f2:	330e      	adds	r3, #14
 80012f4:	2207      	movs	r2, #7
 80012f6:	701a      	strb	r2, [r3, #0]
				break;
 80012f8:	e002      	b.n	8001300 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 80012fa:	bf00      	nop
 80012fc:	e000      	b.n	8001300 <HCSR04_process_main+0xa4>
				break;
 80012fe:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	3301      	adds	r3, #1
 8001304:	71fb      	strb	r3, [r7, #7]
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	2b04      	cmp	r3, #4
 800130a:	d9ad      	bls.n	8001268 <HCSR04_process_main+0xc>
		}
	}
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200009f4 	.word	0x200009f4

0800131c <HCSR04_compute_distance>:
}



static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	4a48      	ldr	r2, [pc, #288]	; (800144c <HCSR04_compute_distance+0x130>)
 800132a:	015b      	lsls	r3, r3, #5
 800132c:	4413      	add	r3, r2
 800132e:	331c      	adds	r3, #28
 8001330:	2200      	movs	r2, #0
 8001332:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	4a45      	ldr	r2, [pc, #276]	; (800144c <HCSR04_compute_distance+0x130>)
 8001338:	015b      	lsls	r3, r3, #5
 800133a:	4413      	add	r3, r2
 800133c:	330e      	adds	r3, #14
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b05      	cmp	r3, #5
 8001342:	d001      	beq.n	8001348 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e07d      	b.n	8001444 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	4a40      	ldr	r2, [pc, #256]	; (800144c <HCSR04_compute_distance+0x130>)
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	4413      	add	r3, r2
 8001350:	3314      	adds	r3, #20
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	493d      	ldr	r1, [pc, #244]	; (800144c <HCSR04_compute_distance+0x130>)
 8001358:	015b      	lsls	r3, r3, #5
 800135a:	440b      	add	r3, r1
 800135c:	3318      	adds	r3, #24
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d20e      	bcs.n	8001382 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	4a39      	ldr	r2, [pc, #228]	; (800144c <HCSR04_compute_distance+0x130>)
 8001368:	015b      	lsls	r3, r3, #5
 800136a:	4413      	add	r3, r2
 800136c:	3314      	adds	r3, #20
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	79fa      	ldrb	r2, [r7, #7]
 8001372:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001376:	3340      	adds	r3, #64	; 0x40
 8001378:	4934      	ldr	r1, [pc, #208]	; (800144c <HCSR04_compute_distance+0x130>)
 800137a:	0152      	lsls	r2, r2, #5
 800137c:	440a      	add	r2, r1
 800137e:	3214      	adds	r2, #20
 8001380:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4a31      	ldr	r2, [pc, #196]	; (800144c <HCSR04_compute_distance+0x130>)
 8001386:	015b      	lsls	r3, r3, #5
 8001388:	4413      	add	r3, r2
 800138a:	3314      	adds	r3, #20
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	492e      	ldr	r1, [pc, #184]	; (800144c <HCSR04_compute_distance+0x130>)
 8001392:	015b      	lsls	r3, r3, #5
 8001394:	440b      	add	r3, r1
 8001396:	3318      	adds	r3, #24
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	429a      	cmp	r2, r3
 800139c:	d201      	bcs.n	80013a2 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e050      	b.n	8001444 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	4a29      	ldr	r2, [pc, #164]	; (800144c <HCSR04_compute_distance+0x130>)
 80013a6:	015b      	lsls	r3, r3, #5
 80013a8:	4413      	add	r3, r2
 80013aa:	3314      	adds	r3, #20
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	4926      	ldr	r1, [pc, #152]	; (800144c <HCSR04_compute_distance+0x130>)
 80013b2:	015b      	lsls	r3, r3, #5
 80013b4:	440b      	add	r3, r1
 80013b6:	3318      	adds	r3, #24
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	4613      	mov	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	015b      	lsls	r3, r3, #5
 80013c8:	60fb      	str	r3, [r7, #12]
			freq *= 2;
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 80013ca:	f003 fd77 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 80013ce:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 80013d0:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <HCSR04_compute_distance+0x134>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	0a1b      	lsrs	r3, r3, #8
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d002      	beq.n	80013e4 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
	}
	freq /= 1000000;	//frquence exprime en MHz
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	4a1b      	ldr	r2, [pc, #108]	; (8001454 <HCSR04_compute_distance+0x138>)
 80013e8:	fba2 2303 	umull	r2, r3, r2, r3
 80013ec:	0c9b      	lsrs	r3, r3, #18
 80013ee:	60bb      	str	r3, [r7, #8]
	if(!freq)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e024      	b.n	8001444 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001402:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800140a:	fb02 f303 	mul.w	r3, r2, r3
 800140e:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4a11      	ldr	r2, [pc, #68]	; (8001458 <HCSR04_compute_distance+0x13c>)
 8001414:	fba2 2303 	umull	r2, r3, r2, r3
 8001418:	099b      	lsrs	r3, r3, #6
 800141a:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	085b      	lsrs	r3, r3, #1
 8001420:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f241 3288 	movw	r2, #5000	; 0x1388
 8001428:	4293      	cmp	r3, r2
 800142a:	d901      	bls.n	8001430 <HCSR04_compute_distance+0x114>
		distance = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	b291      	uxth	r1, r2
 8001436:	4a05      	ldr	r2, [pc, #20]	; (800144c <HCSR04_compute_distance+0x130>)
 8001438:	015b      	lsls	r3, r3, #5
 800143a:	4413      	add	r3, r2
 800143c:	331c      	adds	r3, #28
 800143e:	460a      	mov	r2, r1
 8001440:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200009f4 	.word	0x200009f4
 8001450:	40021000 	.word	0x40021000
 8001454:	431bde83 	.word	0x431bde83
 8001458:	10624dd3 	.word	0x10624dd3

0800145c <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001468:	2302      	movs	r3, #2
 800146a:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	4a1b      	ldr	r2, [pc, #108]	; (80014dc <HCSR04_get_value+0x80>)
 8001470:	015b      	lsls	r3, r3, #5
 8001472:	4413      	add	r3, r2
 8001474:	330e      	adds	r3, #14
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b08      	cmp	r3, #8
 800147a:	d826      	bhi.n	80014ca <HCSR04_get_value+0x6e>
 800147c:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <HCSR04_get_value+0x28>)
 800147e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001482:	bf00      	nop
 8001484:	080014c5 	.word	0x080014c5
 8001488:	080014c5 	.word	0x080014c5
 800148c:	080014cb 	.word	0x080014cb
 8001490:	080014cb 	.word	0x080014cb
 8001494:	080014cb 	.word	0x080014cb
 8001498:	080014cb 	.word	0x080014cb
 800149c:	080014bf 	.word	0x080014bf
 80014a0:	080014c5 	.word	0x080014c5
 80014a4:	080014a9 	.word	0x080014a9
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	4a0c      	ldr	r2, [pc, #48]	; (80014dc <HCSR04_get_value+0x80>)
 80014ac:	015b      	lsls	r3, r3, #5
 80014ae:	4413      	add	r3, r2
 80014b0:	331c      	adds	r3, #28
 80014b2:	881a      	ldrh	r2, [r3, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 80014b8:	2300      	movs	r3, #0
 80014ba:	73fb      	strb	r3, [r7, #15]
			break;
 80014bc:	e008      	b.n	80014d0 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	73fb      	strb	r3, [r7, #15]
			break;
 80014c2:	e005      	b.n	80014d0 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
			break;
 80014c8:	e002      	b.n	80014d0 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 80014ca:	2302      	movs	r3, #2
 80014cc:	73fb      	strb	r3, [r7, #15]
			break;
 80014ce:	bf00      	nop
	}
	return ret;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	200009f4 	.word	0x200009f4

080014e0 <HCSR04_mode_auto>:
 * @brief Calcul de la distance mesure par le capteur de distance
 * @pre Initialisation du capteur HC-SR04
 * @retval valeur en 16 bits de la distance mesuree par le capteur de distance
 */

 void HCSR04_mode_auto(void){
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
	}state_e;

	static state_e state = INIT;
	static state_e previous_state = INIT;
	bool_e entrance;
	entrance = (state != previous_state)?TRUE:FALSE;
 80014e6:	4b25      	ldr	r3, [pc, #148]	; (800157c <HCSR04_mode_auto+0x9c>)
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <HCSR04_mode_auto+0xa0>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	bf14      	ite	ne
 80014f2:	2301      	movne	r3, #1
 80014f4:	2300      	moveq	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	607b      	str	r3, [r7, #4]
	previous_state = state;
 80014fa:	4b20      	ldr	r3, [pc, #128]	; (800157c <HCSR04_mode_auto+0x9c>)
 80014fc:	781a      	ldrb	r2, [r3, #0]
 80014fe:	4b20      	ldr	r3, [pc, #128]	; (8001580 <HCSR04_mode_auto+0xa0>)
 8001500:	701a      	strb	r2, [r3, #0]

	switch(state){
 8001502:	4b1e      	ldr	r3, [pc, #120]	; (800157c <HCSR04_mode_auto+0x9c>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d02a      	beq.n	8001560 <HCSR04_mode_auto+0x80>
 800150a:	2b02      	cmp	r3, #2
 800150c:	dc31      	bgt.n	8001572 <HCSR04_mode_auto+0x92>
 800150e:	2b00      	cmp	r3, #0
 8001510:	d002      	beq.n	8001518 <HCSR04_mode_auto+0x38>
 8001512:	2b01      	cmp	r3, #1
 8001514:	d009      	beq.n	800152a <HCSR04_mode_auto+0x4a>
			MOTOR_turn_right();
			break;

	}

}
 8001516:	e02c      	b.n	8001572 <HCSR04_mode_auto+0x92>
			MOTOR_init();
 8001518:	f000 f888 	bl	800162c <MOTOR_init>
			id_sensor = 0;
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HCSR04_mode_auto+0xa4>)
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
			state = START;
 8001522:	4b16      	ldr	r3, [pc, #88]	; (800157c <HCSR04_mode_auto+0x9c>)
 8001524:	2201      	movs	r2, #1
 8001526:	701a      	strb	r2, [r3, #0]
			break;
 8001528:	e023      	b.n	8001572 <HCSR04_mode_auto+0x92>
			ret = HCSR04_get_value(id_sensor, &distance);
 800152a:	4b16      	ldr	r3, [pc, #88]	; (8001584 <HCSR04_mode_auto+0xa4>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	4916      	ldr	r1, [pc, #88]	; (8001588 <HCSR04_mode_auto+0xa8>)
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff93 	bl	800145c <HCSR04_get_value>
 8001536:	4603      	mov	r3, r0
 8001538:	461a      	mov	r2, r3
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <HCSR04_mode_auto+0xac>)
 800153c:	701a      	strb	r2, [r3, #0]
			if(ret == HAL_OK){
 800153e:	4b13      	ldr	r3, [pc, #76]	; (800158c <HCSR04_mode_auto+0xac>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d109      	bne.n	800155a <HCSR04_mode_auto+0x7a>
				if(distance < 100){
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <HCSR04_mode_auto+0xa8>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b63      	cmp	r3, #99	; 0x63
 800154c:	d805      	bhi.n	800155a <HCSR04_mode_auto+0x7a>
					state = DETECTE;
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <HCSR04_mode_auto+0x9c>)
 8001550:	2202      	movs	r2, #2
 8001552:	701a      	strb	r2, [r3, #0]
					printf("Detecte");
 8001554:	480e      	ldr	r0, [pc, #56]	; (8001590 <HCSR04_mode_auto+0xb0>)
 8001556:	f004 ffd9 	bl	800650c <printf>
			MOTOR_move_forward();
 800155a:	f000 f8a5 	bl	80016a8 <MOTOR_move_forward>
			break;
 800155e:	e008      	b.n	8001572 <HCSR04_mode_auto+0x92>
			HCSR04_get_value(id_sensor, &distance);
 8001560:	4b08      	ldr	r3, [pc, #32]	; (8001584 <HCSR04_mode_auto+0xa4>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	4908      	ldr	r1, [pc, #32]	; (8001588 <HCSR04_mode_auto+0xa8>)
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff78 	bl	800145c <HCSR04_get_value>
			MOTOR_turn_right();
 800156c:	f000 f882 	bl	8001674 <MOTOR_turn_right>
			break;
 8001570:	bf00      	nop
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000aa3 	.word	0x20000aa3
 8001580:	20000aa4 	.word	0x20000aa4
 8001584:	20000aa0 	.word	0x20000aa0
 8001588:	20000aa2 	.word	0x20000aa2
 800158c:	20000aa1 	.word	0x20000aa1
 8001590:	0800c3ec 	.word	0x0800c3ec

08001594 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN)	;
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
	if(t)
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <process_ms+0x20>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d004      	beq.n	80015aa <process_ms+0x16>
		t--;
 80015a0:	4b04      	ldr	r3, [pc, #16]	; (80015b4 <process_ms+0x20>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	4a03      	ldr	r2, [pc, #12]	; (80015b4 <process_ms+0x20>)
 80015a8:	6013      	str	r3, [r2, #0]
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20000aa8 	.word	0x20000aa8

080015b8 <main>:
			}
	}


int main(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
  	HAL_Init();
 80015be:	f002 fd03 	bl	8003fc8 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 80015c2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80015c6:	2001      	movs	r0, #1
 80015c8:	f001 ff30 	bl	800342c <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2101      	movs	r1, #1
 80015d0:	2001      	movs	r0, #1
 80015d2:	f000 ffef 	bl	80025b4 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80015d6:	2303      	movs	r3, #3
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015e2:	480f      	ldr	r0, [pc, #60]	; (8001620 <main+0x68>)
 80015e4:	f000 fa9a 	bl	8001b1c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80015e8:	2303      	movs	r3, #3
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	2301      	movs	r3, #1
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015f4:	480b      	ldr	r0, [pc, #44]	; (8001624 <main+0x6c>)
 80015f6:	f000 fa91 	bl	8001b1c <BSP_GPIO_PinCfg>

	//Initialisation du port du buzzer
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_OUTPUT_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_LOW);
 80015fa:	2302      	movs	r3, #2
 80015fc:	9300      	str	r3, [sp, #0]
 80015fe:	2301      	movs	r3, #1
 8001600:	2201      	movs	r2, #1
 8001602:	2102      	movs	r1, #2
 8001604:	4807      	ldr	r0, [pc, #28]	; (8001624 <main+0x6c>)
 8001606:	f000 fa89 	bl	8001b1c <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 800160a:	4807      	ldr	r0, [pc, #28]	; (8001628 <main+0x70>)
 800160c:	f002 fcb2 	bl	8003f74 <Systick_add_callback_function>

	while(1)	//boucle de tche de fond
	{
		//printf("hello");
		//HCSR04_demo_state_machine();
		HCSR04_mode_auto();
 8001610:	f7ff ff66 	bl	80014e0 <HCSR04_mode_auto>
		HCSR04_get_distance(0);
 8001614:	2000      	movs	r0, #0
 8001616:	f7ff fc03 	bl	8000e20 <HCSR04_get_distance>
		HCSR04_process_main();
 800161a:	f7ff fe1f 	bl	800125c <HCSR04_process_main>
		HCSR04_mode_auto();
 800161e:	e7f7      	b.n	8001610 <main+0x58>
 8001620:	40011000 	.word	0x40011000
 8001624:	40010800 	.word	0x40010800
 8001628:	08001595 	.word	0x08001595

0800162c <MOTOR_init>:

/**
 * @brief Intialisation des ports du JGA25-370 du robot
 */

void MOTOR_init(void){
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

	left_motor_id = MOTOR_add(LEFT_MOTOR_R0_GPIO, LEFT_MOTOR_R0_PIN, LEFT_MOTOR_F0_GPIO, LEFT_MOTOR_F0_PIN);	//le choix des broches est stratgiques : elles doivent correspondre  des TIMERS !
 8001630:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001634:	4a0b      	ldr	r2, [pc, #44]	; (8001664 <MOTOR_init+0x38>)
 8001636:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800163a:	480a      	ldr	r0, [pc, #40]	; (8001664 <MOTOR_init+0x38>)
 800163c:	f000 fa88 	bl	8001b50 <MOTOR_add>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	4b08      	ldr	r3, [pc, #32]	; (8001668 <MOTOR_init+0x3c>)
 8001646:	701a      	strb	r2, [r3, #0]
	right_motor_id = MOTOR_add(RIGHT_MOTOR_R1_GPIO, RIGHT_MOTOR_R1_PIN, RIGHT_MOTOR_F1_GPIO, RIGHT_MOTOR_F1_PIN);
 8001648:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <MOTOR_init+0x40>)
 800164e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001652:	4806      	ldr	r0, [pc, #24]	; (800166c <MOTOR_init+0x40>)
 8001654:	f000 fa7c 	bl	8001b50 <MOTOR_add>
 8001658:	4603      	mov	r3, r0
 800165a:	461a      	mov	r2, r3
 800165c:	4b04      	ldr	r3, [pc, #16]	; (8001670 <MOTOR_init+0x44>)
 800165e:	701a      	strb	r2, [r3, #0]
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40010800 	.word	0x40010800
 8001668:	20000aac 	.word	0x20000aac
 800166c:	40010c00 	.word	0x40010c00
 8001670:	20000aad 	.word	0x20000aad

08001674 <MOTOR_turn_right>:
/**
 * @brief Fais tourner le robot a droite
 * @pre Initialisation des moteurs
 */

void MOTOR_turn_right(void){
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_TOURNER);
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <MOTOR_turn_right+0x28>)
 800167a:	f993 3000 	ldrsb.w	r3, [r3]
 800167e:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001682:	4618      	mov	r0, r3
 8001684:	f000 fd8e 	bl	80021a4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, -VITESSE_TOURNER);
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <MOTOR_turn_right+0x2c>)
 800168a:	f993 3000 	ldrsb.w	r3, [r3]
 800168e:	4905      	ldr	r1, [pc, #20]	; (80016a4 <MOTOR_turn_right+0x30>)
 8001690:	4618      	mov	r0, r3
 8001692:	f000 fd87 	bl	80021a4 <MOTOR_set_duty>
	//HAL_Delay(750);

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000aac 	.word	0x20000aac
 80016a0:	20000aad 	.word	0x20000aad
 80016a4:	fffffd44 	.word	0xfffffd44

080016a8 <MOTOR_move_forward>:

/**
 * @brief Fais avancer le robot
 * @pre Initialisation des moteurs
 */
void MOTOR_move_forward(void){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_AVANCER);
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <MOTOR_move_forward+0x28>)
 80016ae:	f993 3000 	ldrsb.w	r3, [r3]
 80016b2:	f44f 7161 	mov.w	r1, #900	; 0x384
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 fd74 	bl	80021a4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_AVANCER);
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <MOTOR_move_forward+0x2c>)
 80016be:	f993 3000 	ldrsb.w	r3, [r3]
 80016c2:	f44f 7161 	mov.w	r1, #900	; 0x384
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fd6c 	bl	80021a4 <MOTOR_set_duty>
	//HAL_Delay(1000);

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000aac 	.word	0x20000aac
 80016d4:	20000aad 	.word	0x20000aad

080016d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	db0b      	blt.n	8001702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	f003 021f 	and.w	r2, r3, #31
 80016f0:	4906      	ldr	r1, [pc, #24]	; (800170c <__NVIC_EnableIRQ+0x34>)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	095b      	lsrs	r3, r3, #5
 80016f8:	2001      	movs	r0, #1
 80016fa:	fa00 f202 	lsl.w	r2, r0, r2
 80016fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100

08001710 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	460b      	mov	r3, r1
 800171a:	607a      	str	r2, [r7, #4]
 800171c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800171e:	7afb      	ldrb	r3, [r7, #11]
 8001720:	4907      	ldr	r1, [pc, #28]	; (8001740 <EXTIT_set_callback+0x30>)
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800172e:	7afb      	ldrb	r3, [r7, #11]
 8001730:	4618      	mov	r0, r3
 8001732:	f000 f807 	bl	8001744 <EXTIT_enable>
}
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000ab0 	.word	0x20000ab0

08001744 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b0f      	cmp	r3, #15
 8001752:	d80c      	bhi.n	800176e <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	2201      	movs	r2, #1
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	b21a      	sxth	r2, r3
 800175e:	4b1f      	ldr	r3, [pc, #124]	; (80017dc <EXTIT_enable+0x98>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	b21b      	sxth	r3, r3
 8001764:	4313      	orrs	r3, r2
 8001766:	b21b      	sxth	r3, r3
 8001768:	b29a      	uxth	r2, r3
 800176a:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <EXTIT_enable+0x98>)
 800176c:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	2b04      	cmp	r3, #4
 8001772:	d821      	bhi.n	80017b8 <EXTIT_enable+0x74>
 8001774:	a201      	add	r2, pc, #4	; (adr r2, 800177c <EXTIT_enable+0x38>)
 8001776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800177a:	bf00      	nop
 800177c:	08001791 	.word	0x08001791
 8001780:	08001799 	.word	0x08001799
 8001784:	080017a1 	.word	0x080017a1
 8001788:	080017a9 	.word	0x080017a9
 800178c:	080017b1 	.word	0x080017b1
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8001790:	2006      	movs	r0, #6
 8001792:	f7ff ffa1 	bl	80016d8 <__NVIC_EnableIRQ>
 8001796:	e01d      	b.n	80017d4 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8001798:	2007      	movs	r0, #7
 800179a:	f7ff ff9d 	bl	80016d8 <__NVIC_EnableIRQ>
 800179e:	e019      	b.n	80017d4 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80017a0:	2008      	movs	r0, #8
 80017a2:	f7ff ff99 	bl	80016d8 <__NVIC_EnableIRQ>
 80017a6:	e015      	b.n	80017d4 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80017a8:	2009      	movs	r0, #9
 80017aa:	f7ff ff95 	bl	80016d8 <__NVIC_EnableIRQ>
 80017ae:	e011      	b.n	80017d4 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 80017b0:	200a      	movs	r0, #10
 80017b2:	f7ff ff91 	bl	80016d8 <__NVIC_EnableIRQ>
 80017b6:	e00d      	b.n	80017d4 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	2b09      	cmp	r3, #9
 80017bc:	d803      	bhi.n	80017c6 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017be:	2017      	movs	r0, #23
 80017c0:	f7ff ff8a 	bl	80016d8 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 80017c4:	e005      	b.n	80017d2 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2b0f      	cmp	r3, #15
 80017ca:	d802      	bhi.n	80017d2 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017cc:	2028      	movs	r0, #40	; 0x28
 80017ce:	f7ff ff83 	bl	80016d8 <__NVIC_EnableIRQ>
			break;
 80017d2:	bf00      	nop
	}
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000af0 	.word	0x20000af0

080017e0 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 80017ea:	23ff      	movs	r3, #255	; 0xff
 80017ec:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 80017ee:	88fb      	ldrh	r3, [r7, #6]
 80017f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017f4:	f000 80b8 	beq.w	8001968 <EXTI_gpiopin_to_pin_number+0x188>
 80017f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017fc:	f300 80b7 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001800:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001804:	f000 80ad 	beq.w	8001962 <EXTI_gpiopin_to_pin_number+0x182>
 8001808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800180c:	f300 80af 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001810:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001814:	f000 80a2 	beq.w	800195c <EXTI_gpiopin_to_pin_number+0x17c>
 8001818:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800181c:	f300 80a7 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001824:	f000 8097 	beq.w	8001956 <EXTI_gpiopin_to_pin_number+0x176>
 8001828:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800182c:	f300 809f 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001830:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001834:	f000 808c 	beq.w	8001950 <EXTI_gpiopin_to_pin_number+0x170>
 8001838:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800183c:	f300 8097 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001844:	f000 8081 	beq.w	800194a <EXTI_gpiopin_to_pin_number+0x16a>
 8001848:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800184c:	f300 808f 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001854:	d076      	beq.n	8001944 <EXTI_gpiopin_to_pin_number+0x164>
 8001856:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800185a:	f300 8088 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 800185e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001862:	d06c      	beq.n	800193e <EXTI_gpiopin_to_pin_number+0x15e>
 8001864:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001868:	f300 8081 	bgt.w	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 800186c:	2b80      	cmp	r3, #128	; 0x80
 800186e:	d063      	beq.n	8001938 <EXTI_gpiopin_to_pin_number+0x158>
 8001870:	2b80      	cmp	r3, #128	; 0x80
 8001872:	dc7c      	bgt.n	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001874:	2b20      	cmp	r3, #32
 8001876:	dc47      	bgt.n	8001908 <EXTI_gpiopin_to_pin_number+0x128>
 8001878:	2b00      	cmp	r3, #0
 800187a:	dd78      	ble.n	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 800187c:	3b01      	subs	r3, #1
 800187e:	2b1f      	cmp	r3, #31
 8001880:	d875      	bhi.n	800196e <EXTI_gpiopin_to_pin_number+0x18e>
 8001882:	a201      	add	r2, pc, #4	; (adr r2, 8001888 <EXTI_gpiopin_to_pin_number+0xa8>)
 8001884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001888:	0800190f 	.word	0x0800190f
 800188c:	08001915 	.word	0x08001915
 8001890:	0800196f 	.word	0x0800196f
 8001894:	0800191b 	.word	0x0800191b
 8001898:	0800196f 	.word	0x0800196f
 800189c:	0800196f 	.word	0x0800196f
 80018a0:	0800196f 	.word	0x0800196f
 80018a4:	08001921 	.word	0x08001921
 80018a8:	0800196f 	.word	0x0800196f
 80018ac:	0800196f 	.word	0x0800196f
 80018b0:	0800196f 	.word	0x0800196f
 80018b4:	0800196f 	.word	0x0800196f
 80018b8:	0800196f 	.word	0x0800196f
 80018bc:	0800196f 	.word	0x0800196f
 80018c0:	0800196f 	.word	0x0800196f
 80018c4:	08001927 	.word	0x08001927
 80018c8:	0800196f 	.word	0x0800196f
 80018cc:	0800196f 	.word	0x0800196f
 80018d0:	0800196f 	.word	0x0800196f
 80018d4:	0800196f 	.word	0x0800196f
 80018d8:	0800196f 	.word	0x0800196f
 80018dc:	0800196f 	.word	0x0800196f
 80018e0:	0800196f 	.word	0x0800196f
 80018e4:	0800196f 	.word	0x0800196f
 80018e8:	0800196f 	.word	0x0800196f
 80018ec:	0800196f 	.word	0x0800196f
 80018f0:	0800196f 	.word	0x0800196f
 80018f4:	0800196f 	.word	0x0800196f
 80018f8:	0800196f 	.word	0x0800196f
 80018fc:	0800196f 	.word	0x0800196f
 8001900:	0800196f 	.word	0x0800196f
 8001904:	0800192d 	.word	0x0800192d
 8001908:	2b40      	cmp	r3, #64	; 0x40
 800190a:	d012      	beq.n	8001932 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 800190c:	e02f      	b.n	800196e <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800190e:	2300      	movs	r3, #0
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e02d      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
 8001918:	e02a      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800191a:	2302      	movs	r3, #2
 800191c:	73fb      	strb	r3, [r7, #15]
 800191e:	e027      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001920:	2303      	movs	r3, #3
 8001922:	73fb      	strb	r3, [r7, #15]
 8001924:	e024      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8001926:	2304      	movs	r3, #4
 8001928:	73fb      	strb	r3, [r7, #15]
 800192a:	e021      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 800192c:	2305      	movs	r3, #5
 800192e:	73fb      	strb	r3, [r7, #15]
 8001930:	e01e      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001932:	2306      	movs	r3, #6
 8001934:	73fb      	strb	r3, [r7, #15]
 8001936:	e01b      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001938:	2307      	movs	r3, #7
 800193a:	73fb      	strb	r3, [r7, #15]
 800193c:	e018      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 800193e:	2308      	movs	r3, #8
 8001940:	73fb      	strb	r3, [r7, #15]
 8001942:	e015      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001944:	2309      	movs	r3, #9
 8001946:	73fb      	strb	r3, [r7, #15]
 8001948:	e012      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 800194a:	230a      	movs	r3, #10
 800194c:	73fb      	strb	r3, [r7, #15]
 800194e:	e00f      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001950:	230b      	movs	r3, #11
 8001952:	73fb      	strb	r3, [r7, #15]
 8001954:	e00c      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001956:	230c      	movs	r3, #12
 8001958:	73fb      	strb	r3, [r7, #15]
 800195a:	e009      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 800195c:	230d      	movs	r3, #13
 800195e:	73fb      	strb	r3, [r7, #15]
 8001960:	e006      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001962:	230e      	movs	r3, #14
 8001964:	73fb      	strb	r3, [r7, #15]
 8001966:	e003      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001968:	230f      	movs	r3, #15
 800196a:	73fb      	strb	r3, [r7, #15]
 800196c:	e000      	b.n	8001970 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 800196e:	bf00      	nop
	}
	return ret;
 8001970:	7bfb      	ldrb	r3, [r7, #15]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3714      	adds	r7, #20
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr

0800197c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2201      	movs	r2, #1
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001990:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <EXTI_call+0x58>)
 8001992:	695a      	ldr	r2, [r3, #20]
 8001994:	89fb      	ldrh	r3, [r7, #14]
 8001996:	4013      	ands	r3, r2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d016      	beq.n	80019ca <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800199c:	4a0d      	ldr	r2, [pc, #52]	; (80019d4 <EXTI_call+0x58>)
 800199e:	89fb      	ldrh	r3, [r7, #14]
 80019a0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80019a2:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <EXTI_call+0x5c>)
 80019a4:	881a      	ldrh	r2, [r3, #0]
 80019a6:	89fb      	ldrh	r3, [r7, #14]
 80019a8:	4013      	ands	r3, r2
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d00c      	beq.n	80019ca <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <EXTI_call+0x60>)
 80019b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d006      	beq.n	80019ca <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	4a07      	ldr	r2, [pc, #28]	; (80019dc <EXTI_call+0x60>)
 80019c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c4:	89fa      	ldrh	r2, [r7, #14]
 80019c6:	4610      	mov	r0, r2
 80019c8:	4798      	blx	r3
		}
	}
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40010400 	.word	0x40010400
 80019d8:	20000af0 	.word	0x20000af0
 80019dc:	20000ab0 	.word	0x20000ab0

080019e0 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80019e4:	2000      	movs	r0, #0
 80019e6:	f7ff ffc9 	bl	800197c <EXTI_call>
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}

080019ee <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f7ff ffc2 	bl	800197c <EXTI_call>
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}

080019fc <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001a00:	2002      	movs	r0, #2
 8001a02:	f7ff ffbb 	bl	800197c <EXTI_call>
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001a0e:	2003      	movs	r0, #3
 8001a10:	f7ff ffb4 	bl	800197c <EXTI_call>
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001a1c:	2004      	movs	r0, #4
 8001a1e:	f7ff ffad 	bl	800197c <EXTI_call>
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001a2a:	2005      	movs	r0, #5
 8001a2c:	f7ff ffa6 	bl	800197c <EXTI_call>
	EXTI_call(6);
 8001a30:	2006      	movs	r0, #6
 8001a32:	f7ff ffa3 	bl	800197c <EXTI_call>
	EXTI_call(7);
 8001a36:	2007      	movs	r0, #7
 8001a38:	f7ff ffa0 	bl	800197c <EXTI_call>
	EXTI_call(8);
 8001a3c:	2008      	movs	r0, #8
 8001a3e:	f7ff ff9d 	bl	800197c <EXTI_call>
	EXTI_call(9);
 8001a42:	2009      	movs	r0, #9
 8001a44:	f7ff ff9a 	bl	800197c <EXTI_call>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001a50:	200a      	movs	r0, #10
 8001a52:	f7ff ff93 	bl	800197c <EXTI_call>
	EXTI_call(11);
 8001a56:	200b      	movs	r0, #11
 8001a58:	f7ff ff90 	bl	800197c <EXTI_call>
	EXTI_call(12);
 8001a5c:	200c      	movs	r0, #12
 8001a5e:	f7ff ff8d 	bl	800197c <EXTI_call>
	EXTI_call(13);
 8001a62:	200d      	movs	r0, #13
 8001a64:	f7ff ff8a 	bl	800197c <EXTI_call>
	EXTI_call(14);
 8001a68:	200e      	movs	r0, #14
 8001a6a:	f7ff ff87 	bl	800197c <EXTI_call>
	EXTI_call(15);
 8001a6e:	200f      	movs	r0, #15
 8001a70:	f7ff ff84 	bl	800197c <EXTI_call>
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001a7e:	4b26      	ldr	r3, [pc, #152]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	4a25      	ldr	r2, [pc, #148]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001a84:	f043 0304 	orr.w	r3, r3, #4
 8001a88:	6193      	str	r3, [r2, #24]
 8001a8a:	4b23      	ldr	r3, [pc, #140]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	f003 0304 	and.w	r3, r3, #4
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a96:	4b20      	ldr	r3, [pc, #128]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	4a1f      	ldr	r2, [pc, #124]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001a9c:	f043 0308 	orr.w	r3, r3, #8
 8001aa0:	6193      	str	r3, [r2, #24]
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001aae:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	4a19      	ldr	r2, [pc, #100]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001ab4:	f043 0310 	orr.w	r3, r3, #16
 8001ab8:	6193      	str	r3, [r2, #24]
 8001aba:	4b17      	ldr	r3, [pc, #92]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001ac6:	4b14      	ldr	r3, [pc, #80]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	4a13      	ldr	r2, [pc, #76]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001acc:	f043 0320 	orr.w	r3, r3, #32
 8001ad0:	6193      	str	r3, [r2, #24]
 8001ad2:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	f003 0320 	and.w	r3, r3, #32
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001ade:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	4a0d      	ldr	r2, [pc, #52]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ae8:	6193      	str	r3, [r2, #24]
 8001aea:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001aec:	699b      	ldr	r3, [r3, #24]
 8001aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001af6:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	4a07      	ldr	r2, [pc, #28]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	6193      	str	r3, [r2, #24]
 8001b02:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <BSP_GPIO_Enable+0xa0>)
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001b0e:	bf00      	nop
 8001b10:	371c      	adds	r7, #28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr
 8001b18:	40021000 	.word	0x40021000

08001b1c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
 8001b28:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b38:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001b3a:	f107 0310 	add.w	r3, r7, #16
 8001b3e:	4619      	mov	r1, r3
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f002 fc33 	bl	80043ac <HAL_GPIO_Init>
}
 8001b46:	bf00      	nop
 8001b48:	3720      	adds	r7, #32
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <MOTOR_add>:
 * @param : on doit founir pour chaque moteur le GPIO et la PIN pour les commandes forward et reverse.
 * @ret : 	cette fonction retourne MOTOR_ID_NONE si les broches fournies ne sont pas acceptable.
 * 			sinon, cette fonction retourne l'ID attribu  ce moteur. Conservez cet id pour l'utiliser ultrieurement (notamment pour mettre  jour la PWM !)
 */
motor_id_e MOTOR_add(GPIO_TypeDef * gpio_forward, uint16_t pin_forward, GPIO_TypeDef * gpio_reverse, uint16_t pin_reverse)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b088      	sub	sp, #32
 8001b54:	af02      	add	r7, sp, #8
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	607a      	str	r2, [r7, #4]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	817b      	strh	r3, [r7, #10]
 8001b60:	4613      	mov	r3, r2
 8001b62:	813b      	strh	r3, [r7, #8]
	motor_id_e ret;
	ret = MOTOR_ID_NONE;
 8001b64:	23ff      	movs	r3, #255	; 0xff
 8001b66:	75fb      	strb	r3, [r7, #23]

	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	75bb      	strb	r3, [r7, #22]
 8001b6c:	e138      	b.n	8001de0 <MOTOR_add+0x290>
	{
		if(motors[id].enable == FALSE)	//si on a trouv une case vide dans le tableau des motors... on la choisit !
 8001b6e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b72:	4aa1      	ldr	r2, [pc, #644]	; (8001df8 <MOTOR_add+0x2a8>)
 8001b74:	214c      	movs	r1, #76	; 0x4c
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	4413      	add	r3, r2
 8001b7c:	3348      	adds	r3, #72	; 0x48
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f040 8127 	bne.w	8001dd4 <MOTOR_add+0x284>
		{
			debug_printf("Ajout du moteur %d\n", id);
 8001b86:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	489b      	ldr	r0, [pc, #620]	; (8001dfc <MOTOR_add+0x2ac>)
 8001b8e:	f004 fcbd 	bl	800650c <printf>
			ret = id;	//pour renvoyer l'id choisi.
 8001b92:	7dbb      	ldrb	r3, [r7, #22]
 8001b94:	75fb      	strb	r3, [r7, #23]
			if(	MOTOR_gpio_and_pin_to_pwm_channel(gpio_forward, pin_forward, &motors[id].forward) == END_OK
 8001b96:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b9a:	224c      	movs	r2, #76	; 0x4c
 8001b9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ba0:	4a95      	ldr	r2, [pc, #596]	; (8001df8 <MOTOR_add+0x2a8>)
 8001ba2:	441a      	add	r2, r3
 8001ba4:	897b      	ldrh	r3, [r7, #10]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	f000 f935 	bl	8001e18 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	f040 810b 	bne.w	8001dcc <MOTOR_add+0x27c>
					&&
				MOTOR_gpio_and_pin_to_pwm_channel(gpio_reverse, pin_reverse, &motors[id].reverse) == END_OK)
 8001bb6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001bba:	224c      	movs	r2, #76	; 0x4c
 8001bbc:	fb02 f303 	mul.w	r3, r2, r3
 8001bc0:	3320      	adds	r3, #32
 8001bc2:	4a8d      	ldr	r2, [pc, #564]	; (8001df8 <MOTOR_add+0x2a8>)
 8001bc4:	4413      	add	r3, r2
 8001bc6:	1d1a      	adds	r2, r3, #4
 8001bc8:	893b      	ldrh	r3, [r7, #8]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 f923 	bl	8001e18 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001bd2:	4603      	mov	r3, r0
					&&
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	f040 80f9 	bne.w	8001dcc <MOTOR_add+0x27c>
			{
				motors[id].enable = TRUE;
 8001bda:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001bde:	4a86      	ldr	r2, [pc, #536]	; (8001df8 <MOTOR_add+0x2a8>)
 8001be0:	214c      	movs	r1, #76	; 0x4c
 8001be2:	fb01 f303 	mul.w	r3, r1, r3
 8001be6:	4413      	add	r3, r2
 8001be8:	3348      	adds	r3, #72	; 0x48
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]
				TIMER_run_us(motors[id].forward.timer_id, PWM_PERIOD, FALSE);
 8001bee:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001bf2:	4a81      	ldr	r2, [pc, #516]	; (8001df8 <MOTOR_add+0x2a8>)
 8001bf4:	214c      	movs	r1, #76	; 0x4c
 8001bf6:	fb01 f303 	mul.w	r3, r1, r3
 8001bfa:	4413      	add	r3, r2
 8001bfc:	3320      	adds	r3, #32
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2200      	movs	r2, #0
 8001c02:	2132      	movs	r1, #50	; 0x32
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 fea7 	bl	8002958 <TIMER_run_us>
				if(motors[id].forward.timer_id != motors[id].reverse.timer_id)
 8001c0a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c0e:	4a7a      	ldr	r2, [pc, #488]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c10:	214c      	movs	r1, #76	; 0x4c
 8001c12:	fb01 f303 	mul.w	r3, r1, r3
 8001c16:	4413      	add	r3, r2
 8001c18:	3320      	adds	r3, #32
 8001c1a:	781a      	ldrb	r2, [r3, #0]
 8001c1c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c20:	4975      	ldr	r1, [pc, #468]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c22:	204c      	movs	r0, #76	; 0x4c
 8001c24:	fb00 f303 	mul.w	r3, r0, r3
 8001c28:	440b      	add	r3, r1
 8001c2a:	3344      	adds	r3, #68	; 0x44
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d00d      	beq.n	8001c4e <MOTOR_add+0xfe>
					TIMER_run_us(motors[id].reverse.timer_id, PWM_PERIOD, FALSE);
 8001c32:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c36:	4a70      	ldr	r2, [pc, #448]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c38:	214c      	movs	r1, #76	; 0x4c
 8001c3a:	fb01 f303 	mul.w	r3, r1, r3
 8001c3e:	4413      	add	r3, r2
 8001c40:	3344      	adds	r3, #68	; 0x44
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2200      	movs	r2, #0
 8001c46:	2132      	movs	r1, #50	; 0x32
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f000 fe85 	bl	8002958 <TIMER_run_us>
				TIMER_enable_PWM(motors[id].forward.timer_id, motors[id].forward.tim_channel, 0, motors[id].forward.remap, motors[id].forward.negative);
 8001c4e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c52:	4a69      	ldr	r2, [pc, #420]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c54:	214c      	movs	r1, #76	; 0x4c
 8001c56:	fb01 f303 	mul.w	r3, r1, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3320      	adds	r3, #32
 8001c5e:	7818      	ldrb	r0, [r3, #0]
 8001c60:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c64:	4a64      	ldr	r2, [pc, #400]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c66:	214c      	movs	r1, #76	; 0x4c
 8001c68:	fb01 f303 	mul.w	r3, r1, r3
 8001c6c:	4413      	add	r3, r2
 8001c6e:	3308      	adds	r3, #8
 8001c70:	6819      	ldr	r1, [r3, #0]
 8001c72:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c76:	4a60      	ldr	r2, [pc, #384]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c78:	244c      	movs	r4, #76	; 0x4c
 8001c7a:	fb04 f303 	mul.w	r3, r4, r3
 8001c7e:	4413      	add	r3, r2
 8001c80:	3310      	adds	r3, #16
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c88:	4c5b      	ldr	r4, [pc, #364]	; (8001df8 <MOTOR_add+0x2a8>)
 8001c8a:	254c      	movs	r5, #76	; 0x4c
 8001c8c:	fb05 f303 	mul.w	r3, r5, r3
 8001c90:	4423      	add	r3, r4
 8001c92:	330c      	adds	r3, #12
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f000 fff2 	bl	8002c84 <TIMER_enable_PWM>
				TIMER_enable_PWM(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, 0, motors[id].reverse.remap, motors[id].reverse.negative);
 8001ca0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ca4:	4a54      	ldr	r2, [pc, #336]	; (8001df8 <MOTOR_add+0x2a8>)
 8001ca6:	214c      	movs	r1, #76	; 0x4c
 8001ca8:	fb01 f303 	mul.w	r3, r1, r3
 8001cac:	4413      	add	r3, r2
 8001cae:	3344      	adds	r3, #68	; 0x44
 8001cb0:	7818      	ldrb	r0, [r3, #0]
 8001cb2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cb6:	4a50      	ldr	r2, [pc, #320]	; (8001df8 <MOTOR_add+0x2a8>)
 8001cb8:	214c      	movs	r1, #76	; 0x4c
 8001cba:	fb01 f303 	mul.w	r3, r1, r3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	332c      	adds	r3, #44	; 0x2c
 8001cc2:	6819      	ldr	r1, [r3, #0]
 8001cc4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cc8:	4a4b      	ldr	r2, [pc, #300]	; (8001df8 <MOTOR_add+0x2a8>)
 8001cca:	244c      	movs	r4, #76	; 0x4c
 8001ccc:	fb04 f303 	mul.w	r3, r4, r3
 8001cd0:	4413      	add	r3, r2
 8001cd2:	3334      	adds	r3, #52	; 0x34
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cda:	4c47      	ldr	r4, [pc, #284]	; (8001df8 <MOTOR_add+0x2a8>)
 8001cdc:	254c      	movs	r5, #76	; 0x4c
 8001cde:	fb05 f303 	mul.w	r3, r5, r3
 8001ce2:	4423      	add	r3, r4
 8001ce4:	3330      	adds	r3, #48	; 0x30
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	4613      	mov	r3, r2
 8001cec:	2200      	movs	r2, #0
 8001cee:	f000 ffc9 	bl	8002c84 <TIMER_enable_PWM>

				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 8001cf2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001cf6:	4a40      	ldr	r2, [pc, #256]	; (8001df8 <MOTOR_add+0x2a8>)
 8001cf8:	214c      	movs	r1, #76	; 0x4c
 8001cfa:	fb01 f303 	mul.w	r3, r1, r3
 8001cfe:	4413      	add	r3, r2
 8001d00:	3320      	adds	r3, #32
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	1c59      	adds	r1, r3, #1
 8001d06:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d0a:	4a3b      	ldr	r2, [pc, #236]	; (8001df8 <MOTOR_add+0x2a8>)
 8001d0c:	204c      	movs	r0, #76	; 0x4c
 8001d0e:	fb00 f303 	mul.w	r3, r0, r3
 8001d12:	4413      	add	r3, r2
 8001d14:	3308      	adds	r3, #8
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	089b      	lsrs	r3, r3, #2
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d20:	4835      	ldr	r0, [pc, #212]	; (8001df8 <MOTOR_add+0x2a8>)
 8001d22:	244c      	movs	r4, #76	; 0x4c
 8001d24:	fb04 f303 	mul.w	r3, r4, r3
 8001d28:	4403      	add	r3, r0
 8001d2a:	330c      	adds	r3, #12
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MOTOR_add+0x1e6>
 8001d32:	4833      	ldr	r0, [pc, #204]	; (8001e00 <MOTOR_add+0x2b0>)
 8001d34:	e000      	b.n	8001d38 <MOTOR_add+0x1e8>
 8001d36:	4833      	ldr	r0, [pc, #204]	; (8001e04 <MOTOR_add+0x2b4>)
 8001d38:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d3c:	4c2e      	ldr	r4, [pc, #184]	; (8001df8 <MOTOR_add+0x2a8>)
 8001d3e:	254c      	movs	r5, #76	; 0x4c
 8001d40:	fb05 f303 	mul.w	r3, r5, r3
 8001d44:	4423      	add	r3, r4
 8001d46:	3310      	adds	r3, #16
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MOTOR_add+0x202>
 8001d4e:	4b2e      	ldr	r3, [pc, #184]	; (8001e08 <MOTOR_add+0x2b8>)
 8001d50:	e000      	b.n	8001d54 <MOTOR_add+0x204>
 8001d52:	4b2c      	ldr	r3, [pc, #176]	; (8001e04 <MOTOR_add+0x2b4>)
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	4603      	mov	r3, r0
 8001d58:	482c      	ldr	r0, [pc, #176]	; (8001e0c <MOTOR_add+0x2bc>)
 8001d5a:	f004 fbd7 	bl	800650c <printf>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 8001d5e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d62:	4a25      	ldr	r2, [pc, #148]	; (8001df8 <MOTOR_add+0x2a8>)
 8001d64:	214c      	movs	r1, #76	; 0x4c
 8001d66:	fb01 f303 	mul.w	r3, r1, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3344      	adds	r3, #68	; 0x44
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	1c59      	adds	r1, r3, #1
 8001d72:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d76:	4a20      	ldr	r2, [pc, #128]	; (8001df8 <MOTOR_add+0x2a8>)
 8001d78:	204c      	movs	r0, #76	; 0x4c
 8001d7a:	fb00 f303 	mul.w	r3, r0, r3
 8001d7e:	4413      	add	r3, r2
 8001d80:	332c      	adds	r3, #44	; 0x2c
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	089b      	lsrs	r3, r3, #2
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001d8c:	481a      	ldr	r0, [pc, #104]	; (8001df8 <MOTOR_add+0x2a8>)
 8001d8e:	244c      	movs	r4, #76	; 0x4c
 8001d90:	fb04 f303 	mul.w	r3, r4, r3
 8001d94:	4403      	add	r3, r0
 8001d96:	3330      	adds	r3, #48	; 0x30
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MOTOR_add+0x252>
 8001d9e:	4818      	ldr	r0, [pc, #96]	; (8001e00 <MOTOR_add+0x2b0>)
 8001da0:	e000      	b.n	8001da4 <MOTOR_add+0x254>
 8001da2:	4818      	ldr	r0, [pc, #96]	; (8001e04 <MOTOR_add+0x2b4>)
 8001da4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001da8:	4c13      	ldr	r4, [pc, #76]	; (8001df8 <MOTOR_add+0x2a8>)
 8001daa:	254c      	movs	r5, #76	; 0x4c
 8001dac:	fb05 f303 	mul.w	r3, r5, r3
 8001db0:	4423      	add	r3, r4
 8001db2:	3334      	adds	r3, #52	; 0x34
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MOTOR_add+0x26e>
 8001dba:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <MOTOR_add+0x2b8>)
 8001dbc:	e000      	b.n	8001dc0 <MOTOR_add+0x270>
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <MOTOR_add+0x2b4>)
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	4812      	ldr	r0, [pc, #72]	; (8001e10 <MOTOR_add+0x2c0>)
 8001dc6:	f004 fba1 	bl	800650c <printf>
			}
			else
			{
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
			}
			break;
 8001dca:	e00e      	b.n	8001dea <MOTOR_add+0x29a>
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
 8001dcc:	4811      	ldr	r0, [pc, #68]	; (8001e14 <MOTOR_add+0x2c4>)
 8001dce:	f004 fbf5 	bl	80065bc <puts>
			break;
 8001dd2:	e00a      	b.n	8001dea <MOTOR_add+0x29a>
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001dd4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	3301      	adds	r3, #1
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	75bb      	strb	r3, [r7, #22]
 8001de0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	f77f aec2 	ble.w	8001b6e <MOTOR_add+0x1e>
		}
	}

	return ret;
 8001dea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bdb0      	pop	{r4, r5, r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000af4 	.word	0x20000af4
 8001dfc:	0800c4ec 	.word	0x0800c4ec
 8001e00:	0800c500 	.word	0x0800c500
 8001e04:	0800c50c 	.word	0x0800c50c
 8001e08:	0800c510 	.word	0x0800c510
 8001e0c:	0800c51c 	.word	0x0800c51c
 8001e10:	0800c54c 	.word	0x0800c54c
 8001e14:	0800c57c 	.word	0x0800c57c

08001e18 <MOTOR_gpio_and_pin_to_pwm_channel>:


static running_e MOTOR_gpio_and_pin_to_pwm_channel(GPIO_TypeDef * gpio, uint16_t pin, pwm_channel_t * pwm_channel)
{
 8001e18:	b5b0      	push	{r4, r5, r7, lr}
 8001e1a:	b08e      	sub	sp, #56	; 0x38
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	460b      	mov	r3, r1
 8001e22:	607a      	str	r2, [r7, #4]
 8001e24:	817b      	strh	r3, [r7, #10]
	running_e ret;
	ret = END_ERROR;
 8001e26:	2302      	movs	r3, #2
 8001e28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	pwm_channel_t local_pwm_channel;
	local_pwm_channel.timer_id = TIMER_ID_NB;
 8001e2c:	2304      	movs	r3, #4
 8001e2e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	local_pwm_channel.gpio = gpio;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	613b      	str	r3, [r7, #16]
	local_pwm_channel.pin = pin;
 8001e36:	897b      	ldrh	r3, [r7, #10]
 8001e38:	82bb      	strh	r3, [r7, #20]
	local_pwm_channel.negative = FALSE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
	local_pwm_channel.remap = FALSE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	623b      	str	r3, [r7, #32]

	if(gpio == GPIOA)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4ac2      	ldr	r2, [pc, #776]	; (8002150 <MOTOR_gpio_and_pin_to_pwm_channel+0x338>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d173      	bne.n	8001f32 <MOTOR_gpio_and_pin_to_pwm_channel+0x11a>
	{
		switch(pin)
 8001e4a:	897b      	ldrh	r3, [r7, #10]
 8001e4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e50:	d069      	beq.n	8001f26 <MOTOR_gpio_and_pin_to_pwm_channel+0x10e>
 8001e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e56:	f300 8162 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001e5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e5e:	d05c      	beq.n	8001f1a <MOTOR_gpio_and_pin_to_pwm_channel+0x102>
 8001e60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e64:	f300 815b 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001e68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e6c:	d04f      	beq.n	8001f0e <MOTOR_gpio_and_pin_to_pwm_channel+0xf6>
 8001e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e72:	f300 8154 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001e76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e7a:	d042      	beq.n	8001f02 <MOTOR_gpio_and_pin_to_pwm_channel+0xea>
 8001e7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e80:	f300 814d 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001e84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e88:	d035      	beq.n	8001ef6 <MOTOR_gpio_and_pin_to_pwm_channel+0xde>
 8001e8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e8e:	f300 8146 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001e92:	2b80      	cmp	r3, #128	; 0x80
 8001e94:	d029      	beq.n	8001eea <MOTOR_gpio_and_pin_to_pwm_channel+0xd2>
 8001e96:	2b80      	cmp	r3, #128	; 0x80
 8001e98:	f300 8141 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001e9c:	2b40      	cmp	r3, #64	; 0x40
 8001e9e:	d01e      	beq.n	8001ede <MOTOR_gpio_and_pin_to_pwm_channel+0xc6>
 8001ea0:	2b40      	cmp	r3, #64	; 0x40
 8001ea2:	f300 813c 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001ea6:	2b08      	cmp	r3, #8
 8001ea8:	d013      	beq.n	8001ed2 <MOTOR_gpio_and_pin_to_pwm_channel+0xba>
 8001eaa:	2b08      	cmp	r3, #8
 8001eac:	f300 8137 	bgt.w	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d002      	beq.n	8001eba <MOTOR_gpio_and_pin_to_pwm_channel+0xa2>
 8001eb4:	2b04      	cmp	r3, #4
 8001eb6:	d006      	beq.n	8001ec6 <MOTOR_gpio_and_pin_to_pwm_channel+0xae>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
			default:
				break;
 8001eb8:	e131      	b.n	800211e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	61bb      	str	r3, [r7, #24]
 8001ec4:	e130      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_2:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001ecc:	2308      	movs	r3, #8
 8001ece:	61bb      	str	r3, [r7, #24]
 8001ed0:	e12a      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001ed8:	230c      	movs	r3, #12
 8001eda:	61bb      	str	r3, [r7, #24]
 8001edc:	e124      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	61bb      	str	r3, [r7, #24]
 8001ee8:	e11e      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001eea:	2302      	movs	r3, #2
 8001eec:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001ef0:	2304      	movs	r3, #4
 8001ef2:	61bb      	str	r3, [r7, #24]
 8001ef4:	e118      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001efc:	2300      	movs	r3, #0
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	e112      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001f02:	2300      	movs	r3, #0
 8001f04:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f08:	2304      	movs	r3, #4
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	e10c      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f14:	2308      	movs	r3, #8
 8001f16:	61bb      	str	r3, [r7, #24]
 8001f18:	e106      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f20:	230c      	movs	r3, #12
 8001f22:	61bb      	str	r3, [r7, #24]
 8001f24:	e100      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8001f26:	2301      	movs	r3, #1
 8001f28:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
 8001f30:	e0fa      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
		}
	}
	else if(gpio == GPIOB)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4a87      	ldr	r2, [pc, #540]	; (8002154 <MOTOR_gpio_and_pin_to_pwm_channel+0x33c>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	f040 80f3 	bne.w	8002122 <MOTOR_gpio_and_pin_to_pwm_channel+0x30a>
	{
		switch(pin)
 8001f3c:	897b      	ldrh	r3, [r7, #10]
 8001f3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f42:	f000 80e4 	beq.w	800210e <MOTOR_gpio_and_pin_to_pwm_channel+0x2f6>
 8001f46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f4a:	f300 80ec 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001f4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f52:	f000 80d4 	beq.w	80020fe <MOTOR_gpio_and_pin_to_pwm_channel+0x2e6>
 8001f56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f5a:	f300 80e4 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f62:	f000 80c4 	beq.w	80020ee <MOTOR_gpio_and_pin_to_pwm_channel+0x2d6>
 8001f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f6a:	f300 80dc 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f72:	f000 80b4 	beq.w	80020de <MOTOR_gpio_and_pin_to_pwm_channel+0x2c6>
 8001f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f7a:	f300 80d4 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f82:	f000 80a4 	beq.w	80020ce <MOTOR_gpio_and_pin_to_pwm_channel+0x2b6>
 8001f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f8a:	f300 80cc 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001f8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f92:	f000 8096 	beq.w	80020c2 <MOTOR_gpio_and_pin_to_pwm_channel+0x2aa>
 8001f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f9a:	f300 80c4 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001f9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fa2:	f000 8088 	beq.w	80020b6 <MOTOR_gpio_and_pin_to_pwm_channel+0x29e>
 8001fa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001faa:	f300 80bc 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001fae:	2b80      	cmp	r3, #128	; 0x80
 8001fb0:	d07b      	beq.n	80020aa <MOTOR_gpio_and_pin_to_pwm_channel+0x292>
 8001fb2:	2b80      	cmp	r3, #128	; 0x80
 8001fb4:	f300 80b7 	bgt.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001fb8:	2b20      	cmp	r3, #32
 8001fba:	dc49      	bgt.n	8002050 <MOTOR_gpio_and_pin_to_pwm_channel+0x238>
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f340 80b2 	ble.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	2b1f      	cmp	r3, #31
 8001fc6:	f200 80ae 	bhi.w	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8001fca:	a201      	add	r2, pc, #4	; (adr r2, 8001fd0 <MOTOR_gpio_and_pin_to_pwm_channel+0x1b8>)
 8001fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd0:	08002057 	.word	0x08002057
 8001fd4:	08002063 	.word	0x08002063
 8001fd8:	08002127 	.word	0x08002127
 8001fdc:	08002127 	.word	0x08002127
 8001fe0:	08002127 	.word	0x08002127
 8001fe4:	08002127 	.word	0x08002127
 8001fe8:	08002127 	.word	0x08002127
 8001fec:	0800206f 	.word	0x0800206f
 8001ff0:	08002127 	.word	0x08002127
 8001ff4:	08002127 	.word	0x08002127
 8001ff8:	08002127 	.word	0x08002127
 8001ffc:	08002127 	.word	0x08002127
 8002000:	08002127 	.word	0x08002127
 8002004:	08002127 	.word	0x08002127
 8002008:	08002127 	.word	0x08002127
 800200c:	0800207f 	.word	0x0800207f
 8002010:	08002127 	.word	0x08002127
 8002014:	08002127 	.word	0x08002127
 8002018:	08002127 	.word	0x08002127
 800201c:	08002127 	.word	0x08002127
 8002020:	08002127 	.word	0x08002127
 8002024:	08002127 	.word	0x08002127
 8002028:	08002127 	.word	0x08002127
 800202c:	08002127 	.word	0x08002127
 8002030:	08002127 	.word	0x08002127
 8002034:	08002127 	.word	0x08002127
 8002038:	08002127 	.word	0x08002127
 800203c:	08002127 	.word	0x08002127
 8002040:	08002127 	.word	0x08002127
 8002044:	08002127 	.word	0x08002127
 8002048:	08002127 	.word	0x08002127
 800204c:	0800208f 	.word	0x0800208f
 8002050:	2b40      	cmp	r3, #64	; 0x40
 8002052:	d024      	beq.n	800209e <MOTOR_gpio_and_pin_to_pwm_channel+0x286>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
			default:
				break;
 8002054:	e067      	b.n	8002126 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8002056:	2302      	movs	r3, #2
 8002058:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800205c:	2308      	movs	r3, #8
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	e062      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8002062:	2302      	movs	r3, #2
 8002064:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002068:	230c      	movs	r3, #12
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	e05c      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 800206e:	2301      	movs	r3, #1
 8002070:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002074:	2304      	movs	r3, #4
 8002076:	61bb      	str	r3, [r7, #24]
 8002078:	2301      	movs	r3, #1
 800207a:	623b      	str	r3, [r7, #32]
 800207c:	e054      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.remap = TRUE;		break;
 800207e:	2302      	movs	r3, #2
 8002080:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002084:	2300      	movs	r3, #0
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	2301      	movs	r3, #1
 800208a:	623b      	str	r3, [r7, #32]
 800208c:	e04c      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 800208e:	2302      	movs	r3, #2
 8002090:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002094:	2304      	movs	r3, #4
 8002096:	61bb      	str	r3, [r7, #24]
 8002098:	2301      	movs	r3, #1
 800209a:	623b      	str	r3, [r7, #32]
 800209c:	e044      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 800209e:	2303      	movs	r3, #3
 80020a0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
 80020a8:	e03e      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 80020aa:	2303      	movs	r3, #3
 80020ac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020b0:	2304      	movs	r3, #4
 80020b2:	61bb      	str	r3, [r7, #24]
 80020b4:	e038      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 80020b6:	2303      	movs	r3, #3
 80020b8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020bc:	2308      	movs	r3, #8
 80020be:	61bb      	str	r3, [r7, #24]
 80020c0:	e032      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 80020c2:	2303      	movs	r3, #3
 80020c4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020c8:	230c      	movs	r3, #12
 80020ca:	61bb      	str	r3, [r7, #24]
 80020cc:	e02c      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.remap = TRUE;		break;
 80020ce:	2301      	movs	r3, #1
 80020d0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020d4:	2308      	movs	r3, #8
 80020d6:	61bb      	str	r3, [r7, #24]
 80020d8:	2301      	movs	r3, #1
 80020da:	623b      	str	r3, [r7, #32]
 80020dc:	e024      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
 80020de:	2301      	movs	r3, #1
 80020e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020e4:	230c      	movs	r3, #12
 80020e6:	61bb      	str	r3, [r7, #24]
 80020e8:	2301      	movs	r3, #1
 80020ea:	623b      	str	r3, [r7, #32]
 80020ec:	e01c      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
 80020ee:	2300      	movs	r3, #0
 80020f0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]
 80020f8:	2301      	movs	r3, #1
 80020fa:	61fb      	str	r3, [r7, #28]
 80020fc:	e014      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
 80020fe:	2300      	movs	r3, #0
 8002100:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002104:	2304      	movs	r3, #4
 8002106:	61bb      	str	r3, [r7, #24]
 8002108:	2301      	movs	r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	e00c      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
 800210e:	2300      	movs	r3, #0
 8002110:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002114:	2308      	movs	r3, #8
 8002116:	61bb      	str	r3, [r7, #24]
 8002118:	2301      	movs	r3, #1
 800211a:	61fb      	str	r3, [r7, #28]
 800211c:	e004      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
				break;
 800211e:	bf00      	nop
 8002120:	e002      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
		}
	}
 8002122:	bf00      	nop
 8002124:	e000      	b.n	8002128 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
				break;
 8002126:	bf00      	nop
				break;
		}
	}
#endif

	if(local_pwm_channel.timer_id != TIMER_ID_NB)	//on a trouv !
 8002128:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800212c:	2b04      	cmp	r3, #4
 800212e:	d029      	beq.n	8002184 <MOTOR_gpio_and_pin_to_pwm_channel+0x36c>
	{
		local_pwm_channel.handler = TIMER_get_phandler(local_pwm_channel.timer_id);
 8002130:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002134:	4618      	mov	r0, r3
 8002136:	f001 f871 	bl	800321c <TIMER_get_phandler>
 800213a:	4603      	mov	r3, r0
 800213c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(local_pwm_channel.negative)
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00d      	beq.n	8002160 <MOTOR_gpio_and_pin_to_pwm_channel+0x348>
		{
			local_pwm_channel.func_start = &HAL_TIMEx_PWMN_Start;
 8002144:	4b04      	ldr	r3, [pc, #16]	; (8002158 <MOTOR_gpio_and_pin_to_pwm_channel+0x340>)
 8002146:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIMEx_PWMN_Stop;
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <MOTOR_gpio_and_pin_to_pwm_channel+0x344>)
 800214a:	62bb      	str	r3, [r7, #40]	; 0x28
 800214c:	e00c      	b.n	8002168 <MOTOR_gpio_and_pin_to_pwm_channel+0x350>
 800214e:	bf00      	nop
 8002150:	40010800 	.word	0x40010800
 8002154:	40010c00 	.word	0x40010c00
 8002158:	08005639 	.word	0x08005639
 800215c:	0800568d 	.word	0x0800568d
		}
		else
		{
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
 8002160:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <MOTOR_gpio_and_pin_to_pwm_channel+0x380>)
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
 8002164:	4b0d      	ldr	r3, [pc, #52]	; (800219c <MOTOR_gpio_and_pin_to_pwm_channel+0x384>)
 8002166:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		*pwm_channel = local_pwm_channel;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	461d      	mov	r5, r3
 800216c:	f107 0410 	add.w	r4, r7, #16
 8002170:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002172:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002174:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002176:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002178:	6823      	ldr	r3, [r4, #0]
 800217a:	602b      	str	r3, [r5, #0]
		ret = END_OK;
 800217c:	2301      	movs	r3, #1
 800217e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002182:	e002      	b.n	800218a <MOTOR_gpio_and_pin_to_pwm_channel+0x372>
	}
	else
	{
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
 8002184:	4806      	ldr	r0, [pc, #24]	; (80021a0 <MOTOR_gpio_and_pin_to_pwm_channel+0x388>)
 8002186:	f004 fa19 	bl	80065bc <puts>
	}

	return ret;
 800218a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800218e:	4618      	mov	r0, r3
 8002190:	3738      	adds	r7, #56	; 0x38
 8002192:	46bd      	mov	sp, r7
 8002194:	bdb0      	pop	{r4, r5, r7, pc}
 8002196:	bf00      	nop
 8002198:	08005061 	.word	0x08005061
 800219c:	080050c5 	.word	0x080050c5
 80021a0:	0800c5b4 	.word	0x0800c5b4

080021a4 <MOTOR_set_duty>:
 * @param duty : indiquer un rapport cyclique. Ce rapport peut tre ngatif pour un sens de rotation invers !
 * @pre : le moteur indiqu doit avoir t ajout pralablement !
 * @post : la PWM sera mise  jour en consquence. Attention, l'autre broche de ce moteur (reverse si duty>0 ; forward si duty <0) sera mise  0 !
 */
void MOTOR_set_duty(motor_id_e id, int16_t duty)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	460a      	mov	r2, r1
 80021ae:	71fb      	strb	r3, [r7, #7]
 80021b0:	4613      	mov	r3, r2
 80021b2:	80bb      	strh	r3, [r7, #4]
	//Ecretage... Le rapport cyclique est exprim dans la mme unit que la PWM_PERIOD, il ne peut donc pas tre plus grand !
	if(duty > 1000)
 80021b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021bc:	dd03      	ble.n	80021c6 <MOTOR_set_duty+0x22>
		duty = 1000;
 80021be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c2:	80bb      	strh	r3, [r7, #4]
 80021c4:	e007      	b.n	80021d6 <MOTOR_set_duty+0x32>
	else if(duty < -1000)
 80021c6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021ca:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80021ce:	da02      	bge.n	80021d6 <MOTOR_set_duty+0x32>
		duty = -1000;
 80021d0:	f64f 4318 	movw	r3, #64536	; 0xfc18
 80021d4:	80bb      	strh	r3, [r7, #4]


	if(motors[id].enable == FALSE)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	4a5c      	ldr	r2, [pc, #368]	; (800234c <MOTOR_set_duty+0x1a8>)
 80021dc:	214c      	movs	r1, #76	; 0x4c
 80021de:	fb01 f303 	mul.w	r3, r1, r3
 80021e2:	4413      	add	r3, r2
 80021e4:	3348      	adds	r3, #72	; 0x48
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d103      	bne.n	80021f4 <MOTOR_set_duty+0x50>
	{
		debug_printf("Vous cherchez  piloter un moteur qui n'a pas t ajout !\n");
 80021ec:	4858      	ldr	r0, [pc, #352]	; (8002350 <MOTOR_set_duty+0x1ac>)
 80021ee:	f004 f9e5 	bl	80065bc <puts>
		return;
 80021f2:	e0a8      	b.n	8002346 <MOTOR_set_duty+0x1a2>

	/*
	 * Pour chaque moteur, on dispose de deux signaux PWM.
	 * Selon le sens demand, dmarre et on arrte les broches correspondantes.
	 */
	if(duty < 0)
 80021f4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	da54      	bge.n	80022a6 <MOTOR_set_duty+0x102>
	{
		duty = (int16_t)(-duty);
 80021fc:	88bb      	ldrh	r3, [r7, #4]
 80021fe:	425b      	negs	r3, r3
 8002200:	b29b      	uxth	r3, r3
 8002202:	80bb      	strh	r3, [r7, #4]
		motors[id].forward.func_stop(motors[id].forward.handler, motors[id].forward.tim_channel);
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	4a50      	ldr	r2, [pc, #320]	; (800234c <MOTOR_set_duty+0x1a8>)
 800220a:	214c      	movs	r1, #76	; 0x4c
 800220c:	fb01 f303 	mul.w	r3, r1, r3
 8002210:	4413      	add	r3, r2
 8002212:	3318      	adds	r3, #24
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800221a:	494c      	ldr	r1, [pc, #304]	; (800234c <MOTOR_set_duty+0x1a8>)
 800221c:	204c      	movs	r0, #76	; 0x4c
 800221e:	fb00 f202 	mul.w	r2, r0, r2
 8002222:	440a      	add	r2, r1
 8002224:	321c      	adds	r2, #28
 8002226:	6810      	ldr	r0, [r2, #0]
 8002228:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800222c:	4947      	ldr	r1, [pc, #284]	; (800234c <MOTOR_set_duty+0x1a8>)
 800222e:	244c      	movs	r4, #76	; 0x4c
 8002230:	fb04 f202 	mul.w	r2, r4, r2
 8002234:	440a      	add	r2, r1
 8002236:	3208      	adds	r2, #8
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	4611      	mov	r1, r2
 800223c:	4798      	blx	r3
		TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	4a42      	ldr	r2, [pc, #264]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002244:	214c      	movs	r1, #76	; 0x4c
 8002246:	fb01 f303 	mul.w	r3, r1, r3
 800224a:	4413      	add	r3, r2
 800224c:	3344      	adds	r3, #68	; 0x44
 800224e:	7818      	ldrb	r0, [r3, #0]
 8002250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002254:	4a3d      	ldr	r2, [pc, #244]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002256:	214c      	movs	r1, #76	; 0x4c
 8002258:	fb01 f303 	mul.w	r3, r1, r3
 800225c:	4413      	add	r3, r2
 800225e:	332c      	adds	r3, #44	; 0x2c
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	88ba      	ldrh	r2, [r7, #4]
 8002264:	4619      	mov	r1, r3
 8002266:	f000 ff89 	bl	800317c <TIMER_set_duty>
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	4a37      	ldr	r2, [pc, #220]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002270:	214c      	movs	r1, #76	; 0x4c
 8002272:	fb01 f303 	mul.w	r3, r1, r3
 8002276:	4413      	add	r3, r2
 8002278:	3338      	adds	r3, #56	; 0x38
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002280:	4932      	ldr	r1, [pc, #200]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002282:	204c      	movs	r0, #76	; 0x4c
 8002284:	fb00 f202 	mul.w	r2, r0, r2
 8002288:	440a      	add	r2, r1
 800228a:	3240      	adds	r2, #64	; 0x40
 800228c:	6810      	ldr	r0, [r2, #0]
 800228e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002292:	492e      	ldr	r1, [pc, #184]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002294:	244c      	movs	r4, #76	; 0x4c
 8002296:	fb04 f202 	mul.w	r2, r4, r2
 800229a:	440a      	add	r2, r1
 800229c:	322c      	adds	r2, #44	; 0x2c
 800229e:	6812      	ldr	r2, [r2, #0]
 80022a0:	4611      	mov	r1, r2
 80022a2:	4798      	blx	r3
 80022a4:	e04f      	b.n	8002346 <MOTOR_set_duty+0x1a2>
	}
	else
	{
		motors[id].reverse.func_stop(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80022a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022aa:	4a28      	ldr	r2, [pc, #160]	; (800234c <MOTOR_set_duty+0x1a8>)
 80022ac:	214c      	movs	r1, #76	; 0x4c
 80022ae:	fb01 f303 	mul.w	r3, r1, r3
 80022b2:	4413      	add	r3, r2
 80022b4:	333c      	adds	r3, #60	; 0x3c
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80022bc:	4923      	ldr	r1, [pc, #140]	; (800234c <MOTOR_set_duty+0x1a8>)
 80022be:	204c      	movs	r0, #76	; 0x4c
 80022c0:	fb00 f202 	mul.w	r2, r0, r2
 80022c4:	440a      	add	r2, r1
 80022c6:	3240      	adds	r2, #64	; 0x40
 80022c8:	6810      	ldr	r0, [r2, #0]
 80022ca:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80022ce:	491f      	ldr	r1, [pc, #124]	; (800234c <MOTOR_set_duty+0x1a8>)
 80022d0:	244c      	movs	r4, #76	; 0x4c
 80022d2:	fb04 f202 	mul.w	r2, r4, r2
 80022d6:	440a      	add	r2, r1
 80022d8:	322c      	adds	r2, #44	; 0x2c
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	4611      	mov	r1, r2
 80022de:	4798      	blx	r3
		TIMER_set_duty(motors[id].forward.timer_id, motors[id].forward.tim_channel, (uint16_t)duty);
 80022e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e4:	4a19      	ldr	r2, [pc, #100]	; (800234c <MOTOR_set_duty+0x1a8>)
 80022e6:	214c      	movs	r1, #76	; 0x4c
 80022e8:	fb01 f303 	mul.w	r3, r1, r3
 80022ec:	4413      	add	r3, r2
 80022ee:	3320      	adds	r3, #32
 80022f0:	7818      	ldrb	r0, [r3, #0]
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	4a15      	ldr	r2, [pc, #84]	; (800234c <MOTOR_set_duty+0x1a8>)
 80022f8:	214c      	movs	r1, #76	; 0x4c
 80022fa:	fb01 f303 	mul.w	r3, r1, r3
 80022fe:	4413      	add	r3, r2
 8002300:	3308      	adds	r3, #8
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	88ba      	ldrh	r2, [r7, #4]
 8002306:	4619      	mov	r1, r3
 8002308:	f000 ff38 	bl	800317c <TIMER_set_duty>
		motors[id].forward.func_start(motors[id].forward.handler, motors[id].forward.tim_channel);
 800230c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002310:	4a0e      	ldr	r2, [pc, #56]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002312:	214c      	movs	r1, #76	; 0x4c
 8002314:	fb01 f303 	mul.w	r3, r1, r3
 8002318:	4413      	add	r3, r2
 800231a:	3314      	adds	r3, #20
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002322:	490a      	ldr	r1, [pc, #40]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002324:	204c      	movs	r0, #76	; 0x4c
 8002326:	fb00 f202 	mul.w	r2, r0, r2
 800232a:	440a      	add	r2, r1
 800232c:	321c      	adds	r2, #28
 800232e:	6810      	ldr	r0, [r2, #0]
 8002330:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002334:	4905      	ldr	r1, [pc, #20]	; (800234c <MOTOR_set_duty+0x1a8>)
 8002336:	244c      	movs	r4, #76	; 0x4c
 8002338:	fb04 f202 	mul.w	r2, r4, r2
 800233c:	440a      	add	r2, r1
 800233e:	3208      	adds	r2, #8
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	4611      	mov	r1, r2
 8002344:	4798      	blx	r3
	}
}
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	20000af4 	.word	0x20000af4
 8002350:	0800c604 	.word	0x0800c604

08002354 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002358:	f3bf 8f4f 	dsb	sy
}
 800235c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800235e:	4b06      	ldr	r3, [pc, #24]	; (8002378 <__NVIC_SystemReset+0x24>)
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002366:	4904      	ldr	r1, [pc, #16]	; (8002378 <__NVIC_SystemReset+0x24>)
 8002368:	4b04      	ldr	r3, [pc, #16]	; (800237c <__NVIC_SystemReset+0x28>)
 800236a:	4313      	orrs	r3, r2
 800236c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800236e:	f3bf 8f4f 	dsb	sy
}
 8002372:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <__NVIC_SystemReset+0x20>
 8002378:	e000ed00 	.word	0xe000ed00
 800237c:	05fa0004 	.word	0x05fa0004

08002380 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002384:	f7ff fb78 	bl	8001a78 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8002388:	4b25      	ldr	r3, [pc, #148]	; (8002420 <HAL_MspInit+0xa0>)
 800238a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800238e:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8002390:	4b23      	ldr	r3, [pc, #140]	; (8002420 <HAL_MspInit+0xa0>)
 8002392:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002396:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8002398:	4b21      	ldr	r3, [pc, #132]	; (8002420 <HAL_MspInit+0xa0>)
 800239a:	2200      	movs	r2, #0
 800239c:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 800239e:	4b20      	ldr	r3, [pc, #128]	; (8002420 <HAL_MspInit+0xa0>)
 80023a0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023a4:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <HAL_MspInit+0xa4>)
 80023a8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023ac:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80023ae:	4b1d      	ldr	r3, [pc, #116]	; (8002424 <HAL_MspInit+0xa4>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80023b4:	4b1b      	ldr	r3, [pc, #108]	; (8002424 <HAL_MspInit+0xa4>)
 80023b6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023ba:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80023bc:	4b19      	ldr	r3, [pc, #100]	; (8002424 <HAL_MspInit+0xa4>)
 80023be:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023c2:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80023c4:	4b18      	ldr	r3, [pc, #96]	; (8002428 <HAL_MspInit+0xa8>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 80023ca:	4b17      	ldr	r3, [pc, #92]	; (8002428 <HAL_MspInit+0xa8>)
 80023cc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023d0:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 80023d2:	4b15      	ldr	r3, [pc, #84]	; (8002428 <HAL_MspInit+0xa8>)
 80023d4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023d8:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80023da:	4b13      	ldr	r3, [pc, #76]	; (8002428 <HAL_MspInit+0xa8>)
 80023dc:	2200      	movs	r2, #0
 80023de:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 80023e0:	4b12      	ldr	r3, [pc, #72]	; (800242c <HAL_MspInit+0xac>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 80023e6:	4b11      	ldr	r3, [pc, #68]	; (800242c <HAL_MspInit+0xac>)
 80023e8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023ec:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 80023ee:	4b0f      	ldr	r3, [pc, #60]	; (800242c <HAL_MspInit+0xac>)
 80023f0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80023f4:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 80023f6:	4b0d      	ldr	r3, [pc, #52]	; (800242c <HAL_MspInit+0xac>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 80023fc:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <HAL_MspInit+0xb0>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002402:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_MspInit+0xb0>)
 8002404:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002408:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <HAL_MspInit+0xb0>)
 800240c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002410:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002412:	4b07      	ldr	r3, [pc, #28]	; (8002430 <HAL_MspInit+0xb0>)
 8002414:	2200      	movs	r2, #0
 8002416:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002418:	f000 f813 	bl	8002442 <SYS_ClockConfig>
}
 800241c:	bf00      	nop
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40010800 	.word	0x40010800
 8002424:	40010c00 	.word	0x40010c00
 8002428:	40011000 	.word	0x40011000
 800242c:	40011400 	.word	0x40011400
 8002430:	40011800 	.word	0x40011800

08002434 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002438:	2003      	movs	r0, #3
 800243a:	f001 fef3 	bl	8004224 <HAL_NVIC_SetPriorityGrouping>
}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}

08002442 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b090      	sub	sp, #64	; 0x40
 8002446:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002448:	f107 0318 	add.w	r3, r7, #24
 800244c:	2228      	movs	r2, #40	; 0x28
 800244e:	2100      	movs	r1, #0
 8002450:	4618      	mov	r0, r3
 8002452:	f004 f847 	bl	80064e4 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002456:	2302      	movs	r3, #2
 8002458:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800245a:	2300      	movs	r3, #0
 800245c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800245e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002462:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002464:	2302      	movs	r3, #2
 8002466:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002468:	2310      	movs	r3, #16
 800246a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 800246c:	2301      	movs	r3, #1
 800246e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002474:	2300      	movs	r3, #0
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002478:	f107 0318 	add.w	r3, r7, #24
 800247c:	4618      	mov	r0, r3
 800247e:	f002 f949 	bl	8004714 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800248a:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002490:	2302      	movs	r3, #2
 8002492:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002494:	230f      	movs	r3, #15
 8002496:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002498:	1d3b      	adds	r3, r7, #4
 800249a:	2102      	movs	r1, #2
 800249c:	4618      	mov	r0, r3
 800249e:	f002 fbb9 	bl	8004c14 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80024a2:	f001 fca9 	bl	8003df8 <SystemCoreClockUpdate>
}
 80024a6:	bf00      	nop
 80024a8:	3740      	adds	r7, #64	; 0x40
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80024b8:	2204      	movs	r2, #4
 80024ba:	4902      	ldr	r1, [pc, #8]	; (80024c4 <_exit+0x14>)
 80024bc:	2001      	movs	r0, #1
 80024be:	f000 f8db 	bl	8002678 <_write>
	while (1) {
 80024c2:	e7fe      	b.n	80024c2 <_exit+0x12>
 80024c4:	0800c640 	.word	0x0800c640

080024c8 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024d8:	605a      	str	r2, [r3, #4]
	return 0;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0
	return 1;
 80024ea:	2301      	movs	r3, #1
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024fe:	f003 fd7d 	bl	8005ffc <__errno>
 8002502:	4603      	mov	r3, r0
 8002504:	2216      	movs	r2, #22
 8002506:	601a      	str	r2, [r3, #0]
	return (-1);
 8002508:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800251c:	4b11      	ldr	r3, [pc, #68]	; (8002564 <_sbrk+0x50>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d102      	bne.n	800252a <_sbrk+0x16>
		heap_end = &end;
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <_sbrk+0x50>)
 8002526:	4a10      	ldr	r2, [pc, #64]	; (8002568 <_sbrk+0x54>)
 8002528:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <_sbrk+0x50>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <_sbrk+0x50>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4413      	add	r3, r2
 8002538:	466a      	mov	r2, sp
 800253a:	4293      	cmp	r3, r2
 800253c:	d907      	bls.n	800254e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800253e:	f003 fd5d 	bl	8005ffc <__errno>
 8002542:	4603      	mov	r3, r0
 8002544:	220c      	movs	r2, #12
 8002546:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002548:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800254c:	e006      	b.n	800255c <_sbrk+0x48>
	}

	heap_end += incr;
 800254e:	4b05      	ldr	r3, [pc, #20]	; (8002564 <_sbrk+0x50>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4413      	add	r3, r2
 8002556:	4a03      	ldr	r2, [pc, #12]	; (8002564 <_sbrk+0x50>)
 8002558:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800255a:	68fb      	ldr	r3, [r7, #12]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000c2c 	.word	0x20000c2c
 8002568:	200010c8 	.word	0x200010c8

0800256c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002576:	f003 fd41 	bl	8005ffc <__errno>
 800257a:	4603      	mov	r3, r0
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002580:	6838      	ldr	r0, [r7, #0]
 8002582:	f7ff ffc7 	bl	8002514 <_sbrk>
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800258e:	d10b      	bne.n	80025a8 <_sbrk_r+0x3c>
 8002590:	f003 fd34 	bl	8005ffc <__errno>
 8002594:	4603      	mov	r3, r0
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 800259c:	f003 fd2e 	bl	8005ffc <__errno>
 80025a0:	4603      	mov	r3, r0
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	601a      	str	r2, [r3, #0]
  return ret;
 80025a8:	68fb      	ldr	r3, [r7, #12]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	71fb      	strb	r3, [r7, #7]
 80025be:	460b      	mov	r3, r1
 80025c0:	71bb      	strb	r3, [r7, #6]
 80025c2:	4613      	mov	r3, r2
 80025c4:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80025c6:	4b08      	ldr	r3, [pc, #32]	; (80025e8 <SYS_set_std_usart+0x34>)
 80025c8:	4a08      	ldr	r2, [pc, #32]	; (80025ec <SYS_set_std_usart+0x38>)
 80025ca:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80025cc:	4a08      	ldr	r2, [pc, #32]	; (80025f0 <SYS_set_std_usart+0x3c>)
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80025d2:	4a08      	ldr	r2, [pc, #32]	; (80025f4 <SYS_set_std_usart+0x40>)
 80025d4:	79bb      	ldrb	r3, [r7, #6]
 80025d6:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80025d8:	4a07      	ldr	r2, [pc, #28]	; (80025f8 <SYS_set_std_usart+0x44>)
 80025da:	797b      	ldrb	r3, [r7, #5]
 80025dc:	7013      	strb	r3, [r2, #0]
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	20000c28 	.word	0x20000c28
 80025ec:	e5e0e5e0 	.word	0xe5e0e5e0
 80025f0:	20000c26 	.word	0x20000c26
 80025f4:	20000c24 	.word	0x20000c24
 80025f8:	20000c25 	.word	0x20000c25

080025fc <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b088      	sub	sp, #32
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002608:	2300      	movs	r3, #0
 800260a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d122      	bne.n	8002658 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
 8002616:	e01a      	b.n	800264e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002618:	bf00      	nop
 800261a:	4b16      	ldr	r3, [pc, #88]	; (8002674 <_read+0x78>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f000 ffd4 	bl	80035cc <UART_data_ready>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f7      	beq.n	800261a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800262a:	4b12      	ldr	r3, [pc, #72]	; (8002674 <_read+0x78>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f000 ffea 	bl	8003608 <UART_get_next_byte>
 8002634:	4603      	mov	r3, r0
 8002636:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	60ba      	str	r2, [r7, #8]
 800263e:	7dfa      	ldrb	r2, [r7, #23]
 8002640:	701a      	strb	r2, [r3, #0]
				num++;
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	3301      	adds	r3, #1
 8002646:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	3301      	adds	r3, #1
 800264c:	61fb      	str	r3, [r7, #28]
 800264e:	69fa      	ldr	r2, [r7, #28]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	429a      	cmp	r2, r3
 8002654:	dbe0      	blt.n	8002618 <_read+0x1c>
			}
			break;
 8002656:	e007      	b.n	8002668 <_read+0x6c>
		default:
			errno = EBADF;
 8002658:	f003 fcd0 	bl	8005ffc <__errno>
 800265c:	4603      	mov	r3, r0
 800265e:	2209      	movs	r2, #9
 8002660:	601a      	str	r2, [r3, #0]
			return -1;
 8002662:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002666:	e000      	b.n	800266a <_read+0x6e>
	}
	return num;
 8002668:	69bb      	ldr	r3, [r7, #24]
}
 800266a:	4618      	mov	r0, r3
 800266c:	3720      	adds	r7, #32
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000c26 	.word	0x20000c26

08002678 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d003      	beq.n	8002692 <_write+0x1a>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d014      	beq.n	80026ba <_write+0x42>
 8002690:	e027      	b.n	80026e2 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	e00b      	b.n	80026b0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002698:	4b18      	ldr	r3, [pc, #96]	; (80026fc <_write+0x84>)
 800269a:	7818      	ldrb	r0, [r3, #0]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	60ba      	str	r2, [r7, #8]
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	4619      	mov	r1, r3
 80026a6:	f001 f80b 	bl	80036c0 <UART_putc>
			for (n = 0; n < len; n++)
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	3301      	adds	r3, #1
 80026ae:	617b      	str	r3, [r7, #20]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	dbef      	blt.n	8002698 <_write+0x20>
#endif
			}
			break;
 80026b8:	e01b      	b.n	80026f2 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	e00b      	b.n	80026d8 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80026c0:	4b0f      	ldr	r3, [pc, #60]	; (8002700 <_write+0x88>)
 80026c2:	7818      	ldrb	r0, [r3, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	1c5a      	adds	r2, r3, #1
 80026c8:	60ba      	str	r2, [r7, #8]
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	4619      	mov	r1, r3
 80026ce:	f000 fff7 	bl	80036c0 <UART_putc>
			for (n = 0; n < len; n++)
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	3301      	adds	r3, #1
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	429a      	cmp	r2, r3
 80026de:	dbef      	blt.n	80026c0 <_write+0x48>
#endif
			}
			break;
 80026e0:	e007      	b.n	80026f2 <_write+0x7a>
		default:
			errno = EBADF;
 80026e2:	f003 fc8b 	bl	8005ffc <__errno>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2209      	movs	r2, #9
 80026ea:	601a      	str	r2, [r3, #0]
			return -1;
 80026ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026f0:	e000      	b.n	80026f4 <_write+0x7c>
	}
	return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20000c24 	.word	0x20000c24
 8002700:	20000c25 	.word	0x20000c25

08002704 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002704:	b40f      	push	{r0, r1, r2, r3}
 8002706:	b580      	push	{r7, lr}
 8002708:	b0c2      	sub	sp, #264	; 0x108
 800270a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800270c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002710:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002714:	4638      	mov	r0, r7
 8002716:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800271a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800271e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002722:	f006 fc7b 	bl	800901c <vsnprintf>
 8002726:	4603      	mov	r3, r0
 8002728:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800272c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002730:	2bff      	cmp	r3, #255	; 0xff
 8002732:	d902      	bls.n	800273a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002734:	23ff      	movs	r3, #255	; 0xff
 8002736:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800273a:	463b      	mov	r3, r7
 800273c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002740:	4619      	mov	r1, r3
 8002742:	2001      	movs	r0, #1
 8002744:	f000 fffe 	bl	8003744 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002748:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800274c:	4618      	mov	r0, r3
 800274e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002752:	46bd      	mov	sp, r7
 8002754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002758:	b004      	add	sp, #16
 800275a:	4770      	bx	lr

0800275c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002766:	4b51      	ldr	r3, [pc, #324]	; (80028ac <dump_trap_info+0x150>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a51      	ldr	r2, [pc, #324]	; (80028b0 <dump_trap_info+0x154>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d001      	beq.n	8002774 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002770:	f7ff fdf0 	bl	8002354 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002774:	f3ef 8305 	mrs	r3, IPSR
 8002778:	60fb      	str	r3, [r7, #12]
  return(result);
 800277a:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 800277c:	b2db      	uxtb	r3, r3
 800277e:	4619      	mov	r1, r3
 8002780:	484c      	ldr	r0, [pc, #304]	; (80028b4 <dump_trap_info+0x158>)
 8002782:	f7ff ffbf 	bl	8002704 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002790:	4849      	ldr	r0, [pc, #292]	; (80028b8 <dump_trap_info+0x15c>)
 8002792:	f7ff ffb7 	bl	8002704 <dump_printf>
 8002796:	e002      	b.n	800279e <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002798:	4848      	ldr	r0, [pc, #288]	; (80028bc <dump_trap_info+0x160>)
 800279a:	f7ff ffb3 	bl	8002704 <dump_printf>

	int offset, i;
	offset = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80027a2:	4847      	ldr	r0, [pc, #284]	; (80028c0 <dump_trap_info+0x164>)
 80027a4:	f7ff ffae 	bl	8002704 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	4413      	add	r3, r2
 80027b0:	6819      	ldr	r1, [r3, #0]
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	3301      	adds	r3, #1
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	4413      	add	r3, r2
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	4840      	ldr	r0, [pc, #256]	; (80028c4 <dump_trap_info+0x168>)
 80027c2:	f7ff ff9f 	bl	8002704 <dump_printf>
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	3302      	adds	r3, #2
 80027ca:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	4413      	add	r3, r2
 80027d4:	6819      	ldr	r1, [r3, #0]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3301      	adds	r3, #1
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	4413      	add	r3, r2
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	461a      	mov	r2, r3
 80027e4:	4838      	ldr	r0, [pc, #224]	; (80028c8 <dump_trap_info+0x16c>)
 80027e6:	f7ff ff8d 	bl	8002704 <dump_printf>
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	3302      	adds	r3, #2
 80027ee:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	1c5a      	adds	r2, r3, #1
 80027f4:	617a      	str	r2, [r7, #20]
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	4413      	add	r3, r2
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4619      	mov	r1, r3
 8002800:	4832      	ldr	r0, [pc, #200]	; (80028cc <dump_trap_info+0x170>)
 8002802:	f7ff ff7f 	bl	8002704 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	1c5a      	adds	r2, r3, #1
 800280a:	617a      	str	r2, [r7, #20]
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	482e      	ldr	r0, [pc, #184]	; (80028d0 <dump_trap_info+0x174>)
 8002818:	f7ff ff74 	bl	8002704 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	1c5a      	adds	r2, r3, #1
 8002820:	617a      	str	r2, [r7, #20]
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	4413      	add	r3, r2
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4619      	mov	r1, r3
 800282c:	4829      	ldr	r0, [pc, #164]	; (80028d4 <dump_trap_info+0x178>)
 800282e:	f7ff ff69 	bl	8002704 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	1c5a      	adds	r2, r3, #1
 8002836:	617a      	str	r2, [r7, #20]
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	4413      	add	r3, r2
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4619      	mov	r1, r3
 8002842:	4825      	ldr	r0, [pc, #148]	; (80028d8 <dump_trap_info+0x17c>)
 8002844:	f7ff ff5e 	bl	8002704 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002848:	4824      	ldr	r0, [pc, #144]	; (80028dc <dump_trap_info+0x180>)
 800284a:	f7ff ff5b 	bl	8002704 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800284e:	2300      	movs	r3, #0
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	e019      	b.n	8002888 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	3301      	adds	r3, #1
 8002858:	f003 0303 	and.w	r3, r3, #3
 800285c:	2b00      	cmp	r3, #0
 800285e:	d105      	bne.n	800286c <dump_trap_info+0x110>
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d002      	beq.n	800286c <dump_trap_info+0x110>
			dump_printf("\n");
 8002866:	481e      	ldr	r0, [pc, #120]	; (80028e0 <dump_trap_info+0x184>)
 8002868:	f7ff ff4c 	bl	8002704 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	1c5a      	adds	r2, r3, #1
 8002870:	617a      	str	r2, [r7, #20]
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	4413      	add	r3, r2
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4619      	mov	r1, r3
 800287c:	4819      	ldr	r0, [pc, #100]	; (80028e4 <dump_trap_info+0x188>)
 800287e:	f7ff ff41 	bl	8002704 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	3301      	adds	r3, #1
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	2b1f      	cmp	r3, #31
 800288c:	dc06      	bgt.n	800289c <dump_trap_info+0x140>
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	4413      	add	r3, r2
 8002896:	4a14      	ldr	r2, [pc, #80]	; (80028e8 <dump_trap_info+0x18c>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d3db      	bcc.n	8002854 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 800289c:	4810      	ldr	r0, [pc, #64]	; (80028e0 <dump_trap_info+0x184>)
 800289e:	f7ff ff31 	bl	8002704 <dump_printf>
	dump_printf("END of Fault Handler\n");
 80028a2:	4812      	ldr	r0, [pc, #72]	; (80028ec <dump_trap_info+0x190>)
 80028a4:	f7ff ff2e 	bl	8002704 <dump_printf>
	while(1);
 80028a8:	e7fe      	b.n	80028a8 <dump_trap_info+0x14c>
 80028aa:	bf00      	nop
 80028ac:	20000c28 	.word	0x20000c28
 80028b0:	e5e0e5e0 	.word	0xe5e0e5e0
 80028b4:	0800c684 	.word	0x0800c684
 80028b8:	0800c6a4 	.word	0x0800c6a4
 80028bc:	0800c6bc 	.word	0x0800c6bc
 80028c0:	0800c6d8 	.word	0x0800c6d8
 80028c4:	0800c6ec 	.word	0x0800c6ec
 80028c8:	0800c70c 	.word	0x0800c70c
 80028cc:	0800c72c 	.word	0x0800c72c
 80028d0:	0800c73c 	.word	0x0800c73c
 80028d4:	0800c750 	.word	0x0800c750
 80028d8:	0800c764 	.word	0x0800c764
 80028dc:	0800c778 	.word	0x0800c778
 80028e0:	0800c788 	.word	0x0800c788
 80028e4:	0800c78c 	.word	0x0800c78c
 80028e8:	20005000 	.word	0x20005000
 80028ec:	0800c798 	.word	0x0800c798

080028f0 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80028f0:	f01e 0f04 	tst.w	lr, #4
 80028f4:	bf0c      	ite	eq
 80028f6:	f3ef 8008 	mrseq	r0, MSP
 80028fa:	f3ef 8009 	mrsne	r0, PSP
 80028fe:	4671      	mov	r1, lr
 8002900:	f7ff bf2c 	b.w	800275c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002904:	bf00      	nop
	...

08002908 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800290c:	4802      	ldr	r0, [pc, #8]	; (8002918 <NMI_Handler+0x10>)
 800290e:	f7ff fef9 	bl	8002704 <dump_printf>
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	0800c7b0 	.word	0x0800c7b0

0800291c <SVC_Handler>:

void SVC_Handler(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002920:	4802      	ldr	r0, [pc, #8]	; (800292c <SVC_Handler+0x10>)
 8002922:	f7ff feef 	bl	8002704 <dump_printf>
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	0800c7c4 	.word	0x0800c7c4

08002930 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002934:	4802      	ldr	r0, [pc, #8]	; (8002940 <DebugMon_Handler+0x10>)
 8002936:	f7ff fee5 	bl	8002704 <dump_printf>
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	0800c7e4 	.word	0x0800c7e4

08002944 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002948:	4802      	ldr	r0, [pc, #8]	; (8002954 <PendSV_Handler+0x10>)
 800294a:	f7ff fedb 	bl	8002704 <dump_printf>
}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	0800c800 	.word	0x0800c800

08002958 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002958:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800295c:	b090      	sub	sp, #64	; 0x40
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	60b9      	str	r1, [r7, #8]
 8002964:	607a      	str	r2, [r7, #4]
 8002966:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002968:	7bfb      	ldrb	r3, [r7, #15]
 800296a:	2b03      	cmp	r3, #3
 800296c:	d83e      	bhi.n	80029ec <TIMER_run_us+0x94>
 800296e:	a201      	add	r2, pc, #4	; (adr r2, 8002974 <TIMER_run_us+0x1c>)
 8002970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002974:	08002985 	.word	0x08002985
 8002978:	0800299f 	.word	0x0800299f
 800297c:	080029b9 	.word	0x080029b9
 8002980:	080029d3 	.word	0x080029d3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002984:	4b94      	ldr	r3, [pc, #592]	; (8002bd8 <TIMER_run_us+0x280>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	4a93      	ldr	r2, [pc, #588]	; (8002bd8 <TIMER_run_us+0x280>)
 800298a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800298e:	6193      	str	r3, [r2, #24]
 8002990:	4b91      	ldr	r3, [pc, #580]	; (8002bd8 <TIMER_run_us+0x280>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002998:	61fb      	str	r3, [r7, #28]
 800299a:	69fb      	ldr	r3, [r7, #28]
			break;
 800299c:	e027      	b.n	80029ee <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 800299e:	4b8e      	ldr	r3, [pc, #568]	; (8002bd8 <TIMER_run_us+0x280>)
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	4a8d      	ldr	r2, [pc, #564]	; (8002bd8 <TIMER_run_us+0x280>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	61d3      	str	r3, [r2, #28]
 80029aa:	4b8b      	ldr	r3, [pc, #556]	; (8002bd8 <TIMER_run_us+0x280>)
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	61bb      	str	r3, [r7, #24]
 80029b4:	69bb      	ldr	r3, [r7, #24]
			break;
 80029b6:	e01a      	b.n	80029ee <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80029b8:	4b87      	ldr	r3, [pc, #540]	; (8002bd8 <TIMER_run_us+0x280>)
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	4a86      	ldr	r2, [pc, #536]	; (8002bd8 <TIMER_run_us+0x280>)
 80029be:	f043 0302 	orr.w	r3, r3, #2
 80029c2:	61d3      	str	r3, [r2, #28]
 80029c4:	4b84      	ldr	r3, [pc, #528]	; (8002bd8 <TIMER_run_us+0x280>)
 80029c6:	69db      	ldr	r3, [r3, #28]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	697b      	ldr	r3, [r7, #20]
			break;
 80029d0:	e00d      	b.n	80029ee <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80029d2:	4b81      	ldr	r3, [pc, #516]	; (8002bd8 <TIMER_run_us+0x280>)
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	4a80      	ldr	r2, [pc, #512]	; (8002bd8 <TIMER_run_us+0x280>)
 80029d8:	f043 0304 	orr.w	r3, r3, #4
 80029dc:	61d3      	str	r3, [r2, #28]
 80029de:	4b7e      	ldr	r3, [pc, #504]	; (8002bd8 <TIMER_run_us+0x280>)
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	f003 0304 	and.w	r3, r3, #4
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	693b      	ldr	r3, [r7, #16]
			break;
 80029ea:	e000      	b.n	80029ee <TIMER_run_us+0x96>
		default:
			break;
 80029ec:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80029ee:	7bfa      	ldrb	r2, [r7, #15]
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
 80029f2:	497a      	ldr	r1, [pc, #488]	; (8002bdc <TIMER_run_us+0x284>)
 80029f4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80029f8:	4979      	ldr	r1, [pc, #484]	; (8002be0 <TIMER_run_us+0x288>)
 80029fa:	019b      	lsls	r3, r3, #6
 80029fc:	440b      	add	r3, r1
 80029fe:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002a00:	7bfb      	ldrb	r3, [r7, #15]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10d      	bne.n	8002a22 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002a06:	f002 fa6d 	bl	8004ee4 <HAL_RCC_GetPCLK2Freq>
 8002a0a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002a0c:	4b72      	ldr	r3, [pc, #456]	; (8002bd8 <TIMER_run_us+0x280>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	0adb      	lsrs	r3, r3, #11
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d010      	beq.n	8002a3c <TIMER_run_us+0xe4>
			freq *= 2;
 8002a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a20:	e00c      	b.n	8002a3c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002a22:	f002 fa4b 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 8002a26:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002a28:	4b6b      	ldr	r3, [pc, #428]	; (8002bd8 <TIMER_run_us+0x280>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	0a1b      	lsrs	r3, r3, #8
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <TIMER_run_us+0xe4>
			freq *= 2;
 8002a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8002a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a3e:	461a      	mov	r2, r3
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	a162      	add	r1, pc, #392	; (adr r1, 8002bd0 <TIMER_run_us+0x278>)
 8002a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a4a:	f7fe f81d 	bl	8000a88 <__aeabi_ldivmod>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	461c      	mov	r4, r3
 8002a5a:	f04f 0500 	mov.w	r5, #0
 8002a5e:	4622      	mov	r2, r4
 8002a60:	462b      	mov	r3, r5
 8002a62:	f04f 0000 	mov.w	r0, #0
 8002a66:	f04f 0100 	mov.w	r1, #0
 8002a6a:	0159      	lsls	r1, r3, #5
 8002a6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a70:	0150      	lsls	r0, r2, #5
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	1b12      	subs	r2, r2, r4
 8002a78:	eb63 0305 	sbc.w	r3, r3, r5
 8002a7c:	f04f 0000 	mov.w	r0, #0
 8002a80:	f04f 0100 	mov.w	r1, #0
 8002a84:	0259      	lsls	r1, r3, #9
 8002a86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002a8a:	0250      	lsls	r0, r2, #9
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	460b      	mov	r3, r1
 8002a90:	1912      	adds	r2, r2, r4
 8002a92:	eb45 0303 	adc.w	r3, r5, r3
 8002a96:	f04f 0000 	mov.w	r0, #0
 8002a9a:	f04f 0100 	mov.w	r1, #0
 8002a9e:	0199      	lsls	r1, r3, #6
 8002aa0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002aa4:	0190      	lsls	r0, r2, #6
 8002aa6:	1a80      	subs	r0, r0, r2
 8002aa8:	eb61 0103 	sbc.w	r1, r1, r3
 8002aac:	eb10 0804 	adds.w	r8, r0, r4
 8002ab0:	eb41 0905 	adc.w	r9, r1, r5
 8002ab4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ab8:	4640      	mov	r0, r8
 8002aba:	4649      	mov	r1, r9
 8002abc:	f7fe f834 	bl	8000b28 <__aeabi_uldivmod>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002ac8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	bf08      	it	eq
 8002ad0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002ad4:	d329      	bcc.n	8002b2a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8002ada:	e00e      	b.n	8002afa <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8002adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002ae2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002ae6:	f04f 0200 	mov.w	r2, #0
 8002aea:	f04f 0300 	mov.w	r3, #0
 8002aee:	0842      	lsrs	r2, r0, #1
 8002af0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002af4:	084b      	lsrs	r3, r1, #1
 8002af6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8002afa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	bf08      	it	eq
 8002b02:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002b06:	d2e9      	bcs.n	8002adc <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
 8002b0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b0c:	3a01      	subs	r2, #1
 8002b0e:	4934      	ldr	r1, [pc, #208]	; (8002be0 <TIMER_run_us+0x288>)
 8002b10:	019b      	lsls	r3, r3, #6
 8002b12:	440b      	add	r3, r1
 8002b14:	3304      	adds	r3, #4
 8002b16:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	3a01      	subs	r2, #1
 8002b1e:	4930      	ldr	r1, [pc, #192]	; (8002be0 <TIMER_run_us+0x288>)
 8002b20:	019b      	lsls	r3, r3, #6
 8002b22:	440b      	add	r3, r1
 8002b24:	330c      	adds	r3, #12
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	e00e      	b.n	8002b48 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	4a2c      	ldr	r2, [pc, #176]	; (8002be0 <TIMER_run_us+0x288>)
 8002b2e:	019b      	lsls	r3, r3, #6
 8002b30:	4413      	add	r3, r2
 8002b32:	3304      	adds	r3, #4
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002b38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	3a01      	subs	r2, #1
 8002b3e:	4928      	ldr	r1, [pc, #160]	; (8002be0 <TIMER_run_us+0x288>)
 8002b40:	019b      	lsls	r3, r3, #6
 8002b42:	440b      	add	r3, r1
 8002b44:	330c      	adds	r3, #12
 8002b46:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b48:	7bfb      	ldrb	r3, [r7, #15]
 8002b4a:	4a25      	ldr	r2, [pc, #148]	; (8002be0 <TIMER_run_us+0x288>)
 8002b4c:	019b      	lsls	r3, r3, #6
 8002b4e:	4413      	add	r3, r2
 8002b50:	3310      	adds	r3, #16
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	4a21      	ldr	r2, [pc, #132]	; (8002be0 <TIMER_run_us+0x288>)
 8002b5a:	019b      	lsls	r3, r3, #6
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3308      	adds	r3, #8
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002b64:	7bfb      	ldrb	r3, [r7, #15]
 8002b66:	019b      	lsls	r3, r3, #6
 8002b68:	4a1d      	ldr	r2, [pc, #116]	; (8002be0 <TIMER_run_us+0x288>)
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f002 f9eb 	bl	8004f48 <HAL_TIM_Base_Init>

	if(enable_irq)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d011      	beq.n	8002b9c <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002b78:	7bfb      	ldrb	r3, [r7, #15]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fbca 	bl	8003314 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002b80:	7bfb      	ldrb	r3, [r7, #15]
 8002b82:	4a18      	ldr	r2, [pc, #96]	; (8002be4 <TIMER_run_us+0x28c>)
 8002b84:	56d3      	ldrsb	r3, [r2, r3]
 8002b86:	2201      	movs	r2, #1
 8002b88:	2104      	movs	r1, #4
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f001 fb55 	bl	800423a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <TIMER_run_us+0x28c>)
 8002b94:	56d3      	ldrsb	r3, [r2, r3]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f001 fb6b 	bl	8004272 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	019b      	lsls	r3, r3, #6
 8002ba0:	4a0f      	ldr	r2, [pc, #60]	; (8002be0 <TIMER_run_us+0x288>)
 8002ba2:	4413      	add	r3, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f002 fa03 	bl	8004fb0 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
 8002bac:	4a0c      	ldr	r2, [pc, #48]	; (8002be0 <TIMER_run_us+0x288>)
 8002bae:	019b      	lsls	r3, r3, #6
 8002bb0:	4413      	add	r3, r2
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	4909      	ldr	r1, [pc, #36]	; (8002be0 <TIMER_run_us+0x288>)
 8002bba:	019b      	lsls	r3, r3, #6
 8002bbc:	440b      	add	r3, r1
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f042 0201 	orr.w	r2, r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]
}
 8002bc6:	bf00      	nop
 8002bc8:	3740      	adds	r7, #64	; 0x40
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002bd0:	d4a51000 	.word	0xd4a51000
 8002bd4:	000000e8 	.word	0x000000e8
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	20000c30 	.word	0x20000c30
 8002be4:	0800cac8 	.word	0x0800cac8

08002be8 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	4a05      	ldr	r2, [pc, #20]	; (8002c0c <TIMER_read+0x24>)
 8002bf6:	019b      	lsls	r3, r3, #6
 8002bf8:	4413      	add	r3, r2
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfe:	b29b      	uxth	r3, r3
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	20000c30 	.word	0x20000c30

08002c10 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	460a      	mov	r2, r1
 8002c1a:	71fb      	strb	r3, [r7, #7]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002c20:	88bb      	ldrh	r3, [r7, #4]
 8002c22:	1e59      	subs	r1, r3, #1
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	4a0a      	ldr	r2, [pc, #40]	; (8002c50 <TIMER_set_period+0x40>)
 8002c28:	019b      	lsls	r3, r3, #6
 8002c2a:	4413      	add	r3, r2
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	460a      	mov	r2, r1
 8002c30:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c32:	88bb      	ldrh	r3, [r7, #4]
 8002c34:	1e5a      	subs	r2, r3, #1
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	4611      	mov	r1, r2
 8002c3a:	4a05      	ldr	r2, [pc, #20]	; (8002c50 <TIMER_set_period+0x40>)
 8002c3c:	019b      	lsls	r3, r3, #6
 8002c3e:	4413      	add	r3, r2
 8002c40:	330c      	adds	r3, #12
 8002c42:	6019      	str	r1, [r3, #0]
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	20000c30 	.word	0x20000c30

08002c54 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	460a      	mov	r2, r1
 8002c5e:	71fb      	strb	r3, [r7, #7]
 8002c60:	4613      	mov	r3, r2
 8002c62:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8002c64:	88bb      	ldrh	r3, [r7, #4]
 8002c66:	1e59      	subs	r1, r3, #1
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	4a05      	ldr	r2, [pc, #20]	; (8002c80 <TIMER_set_prescaler+0x2c>)
 8002c6c:	019b      	lsls	r3, r3, #6
 8002c6e:	4413      	add	r3, r2
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	460a      	mov	r2, r1
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr
 8002c80:	20000c30 	.word	0x20000c30

08002c84 <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b092      	sub	sp, #72	; 0x48
 8002c88:	af02      	add	r7, sp, #8
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607b      	str	r3, [r7, #4]
 8002c8e:	4603      	mov	r3, r0
 8002c90:	73fb      	strb	r3, [r7, #15]
 8002c92:	4613      	mov	r3, r2
 8002c94:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 8002c96:	7bfb      	ldrb	r3, [r7, #15]
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	f200 8227 	bhi.w	80030ec <TIMER_enable_PWM+0x468>
 8002c9e:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <TIMER_enable_PWM+0x20>)
 8002ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca4:	08002cb5 	.word	0x08002cb5
 8002ca8:	08002dfd 	.word	0x08002dfd
 8002cac:	08002f65 	.word	0x08002f65
 8002cb0:	0800305d 	.word	0x0800305d
	{
		case TIMER1_ID:
			if(negative_channel)
 8002cb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d054      	beq.n	8002d64 <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d011      	beq.n	8002ce4 <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002cc0:	4ba5      	ldr	r3, [pc, #660]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cc8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cde:	4a9e      	ldr	r2, [pc, #632]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce2:	6053      	str	r3, [r2, #4]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d02d      	beq.n	8002d46 <TIMER_enable_PWM+0xc2>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	f200 8081 	bhi.w	8002df4 <TIMER_enable_PWM+0x170>
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d003      	beq.n	8002d00 <TIMER_enable_PWM+0x7c>
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d014      	beq.n	8002d28 <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8002cfe:	e079      	b.n	8002df4 <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <TIMER_enable_PWM+0x86>
 8002d06:	4895      	ldr	r0, [pc, #596]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002d08:	e000      	b.n	8002d0c <TIMER_enable_PWM+0x88>
 8002d0a:	4895      	ldr	r0, [pc, #596]	; (8002f60 <TIMER_enable_PWM+0x2dc>)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <TIMER_enable_PWM+0x92>
 8002d12:	2180      	movs	r1, #128	; 0x80
 8002d14:	e001      	b.n	8002d1a <TIMER_enable_PWM+0x96>
 8002d16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	2202      	movs	r2, #2
 8002d22:	f7fe fefb 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002d26:	e068      	b.n	8002dfa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <TIMER_enable_PWM+0xae>
 8002d2e:	2101      	movs	r1, #1
 8002d30:	e001      	b.n	8002d36 <TIMER_enable_PWM+0xb2>
 8002d32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d36:	2303      	movs	r3, #3
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	4888      	ldr	r0, [pc, #544]	; (8002f60 <TIMER_enable_PWM+0x2dc>)
 8002d40:	f7fe feec 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002d44:	e059      	b.n	8002dfa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <TIMER_enable_PWM+0xcc>
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	e001      	b.n	8002d54 <TIMER_enable_PWM+0xd0>
 8002d50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d54:	2303      	movs	r3, #3
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	4880      	ldr	r0, [pc, #512]	; (8002f60 <TIMER_enable_PWM+0x2dc>)
 8002d5e:	f7fe fedd 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002d62:	e04a      	b.n	8002dfa <TIMER_enable_PWM+0x176>
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	2b0c      	cmp	r3, #12
 8002d68:	d846      	bhi.n	8002df8 <TIMER_enable_PWM+0x174>
 8002d6a:	a201      	add	r2, pc, #4	; (adr r2, 8002d70 <TIMER_enable_PWM+0xec>)
 8002d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d70:	08002da5 	.word	0x08002da5
 8002d74:	08002df9 	.word	0x08002df9
 8002d78:	08002df9 	.word	0x08002df9
 8002d7c:	08002df9 	.word	0x08002df9
 8002d80:	08002db9 	.word	0x08002db9
 8002d84:	08002df9 	.word	0x08002df9
 8002d88:	08002df9 	.word	0x08002df9
 8002d8c:	08002df9 	.word	0x08002df9
 8002d90:	08002dcd 	.word	0x08002dcd
 8002d94:	08002df9 	.word	0x08002df9
 8002d98:	08002df9 	.word	0x08002df9
 8002d9c:	08002df9 	.word	0x08002df9
 8002da0:	08002de1 	.word	0x08002de1
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002da4:	2303      	movs	r3, #3
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2300      	movs	r3, #0
 8002daa:	2202      	movs	r2, #2
 8002dac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002db0:	486a      	ldr	r0, [pc, #424]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002db2:	f7fe feb3 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002db6:	e020      	b.n	8002dfa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002db8:	2303      	movs	r3, #3
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dc4:	4865      	ldr	r0, [pc, #404]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002dc6:	f7fe fea9 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002dca:	e016      	b.n	8002dfa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd8:	4860      	ldr	r0, [pc, #384]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002dda:	f7fe fe9f 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002dde:	e00c      	b.n	8002dfa <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002de0:	2303      	movs	r3, #3
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	2300      	movs	r3, #0
 8002de6:	2202      	movs	r2, #2
 8002de8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002dec:	485b      	ldr	r0, [pc, #364]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002dee:	f7fe fe95 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002df2:	e002      	b.n	8002dfa <TIMER_enable_PWM+0x176>
					default:	break;
 8002df4:	bf00      	nop
 8002df6:	e17a      	b.n	80030ee <TIMER_enable_PWM+0x46a>
					default:	break;
 8002df8:	bf00      	nop
				}
			}
			break;
 8002dfa:	e178      	b.n	80030ee <TIMER_enable_PWM+0x46a>
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b0c      	cmp	r3, #12
 8002e00:	f200 80a1 	bhi.w	8002f46 <TIMER_enable_PWM+0x2c2>
 8002e04:	a201      	add	r2, pc, #4	; (adr r2, 8002e0c <TIMER_enable_PWM+0x188>)
 8002e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0a:	bf00      	nop
 8002e0c:	08002e41 	.word	0x08002e41
 8002e10:	08002f47 	.word	0x08002f47
 8002e14:	08002f47 	.word	0x08002f47
 8002e18:	08002f47 	.word	0x08002f47
 8002e1c:	08002e53 	.word	0x08002e53
 8002e20:	08002f47 	.word	0x08002f47
 8002e24:	08002f47 	.word	0x08002f47
 8002e28:	08002f47 	.word	0x08002f47
 8002e2c:	08002ea3 	.word	0x08002ea3
 8002e30:	08002f47 	.word	0x08002f47
 8002e34:	08002f47 	.word	0x08002f47
 8002e38:	08002f47 	.word	0x08002f47
 8002e3c:	08002ef5 	.word	0x08002ef5
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002e40:	2303      	movs	r3, #3
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	2300      	movs	r3, #0
 8002e46:	2202      	movs	r2, #2
 8002e48:	2101      	movs	r1, #1
 8002e4a:	4844      	ldr	r0, [pc, #272]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002e4c:	f7fe fe66 	bl	8001b1c <BSP_GPIO_PinCfg>
					break;
 8002e50:	e080      	b.n	8002f54 <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <TIMER_enable_PWM+0x1d8>
 8002e58:	4841      	ldr	r0, [pc, #260]	; (8002f60 <TIMER_enable_PWM+0x2dc>)
 8002e5a:	e000      	b.n	8002e5e <TIMER_enable_PWM+0x1da>
 8002e5c:	483f      	ldr	r0, [pc, #252]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <TIMER_enable_PWM+0x1e4>
 8002e64:	2108      	movs	r1, #8
 8002e66:	e000      	b.n	8002e6a <TIMER_enable_PWM+0x1e6>
 8002e68:	2102      	movs	r1, #2
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	2202      	movs	r2, #2
 8002e72:	f7fe fe53 	bl	8001b1c <BSP_GPIO_PinCfg>
					if (remap)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d066      	beq.n	8002f4a <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002e7c:	4b36      	ldr	r3, [pc, #216]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	633b      	str	r3, [r7, #48]	; 0x30
 8002e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e88:	633b      	str	r3, [r7, #48]	; 0x30
 8002e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e8c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002e90:	633b      	str	r3, [r7, #48]	; 0x30
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e98:	633b      	str	r3, [r7, #48]	; 0x30
 8002e9a:	4a2f      	ldr	r2, [pc, #188]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e9e:	6053      	str	r3, [r2, #4]
					break;
 8002ea0:	e053      	b.n	8002f4a <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <TIMER_enable_PWM+0x228>
 8002ea8:	482d      	ldr	r0, [pc, #180]	; (8002f60 <TIMER_enable_PWM+0x2dc>)
 8002eaa:	e000      	b.n	8002eae <TIMER_enable_PWM+0x22a>
 8002eac:	482b      	ldr	r0, [pc, #172]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d002      	beq.n	8002eba <TIMER_enable_PWM+0x236>
 8002eb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002eb8:	e000      	b.n	8002ebc <TIMER_enable_PWM+0x238>
 8002eba:	2104      	movs	r1, #4
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f7fe fe2a 	bl	8001b1c <BSP_GPIO_PinCfg>
					if(remap)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d03f      	beq.n	8002f4e <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002ece:	4b22      	ldr	r3, [pc, #136]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eda:	637b      	str	r3, [r7, #52]	; 0x34
 8002edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ede:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ee6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002eea:	637b      	str	r3, [r7, #52]	; 0x34
 8002eec:	4a1a      	ldr	r2, [pc, #104]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef0:	6053      	str	r3, [r2, #4]
					break;
 8002ef2:	e02c      	b.n	8002f4e <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <TIMER_enable_PWM+0x27a>
 8002efa:	4819      	ldr	r0, [pc, #100]	; (8002f60 <TIMER_enable_PWM+0x2dc>)
 8002efc:	e000      	b.n	8002f00 <TIMER_enable_PWM+0x27c>
 8002efe:	4817      	ldr	r0, [pc, #92]	; (8002f5c <TIMER_enable_PWM+0x2d8>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d002      	beq.n	8002f0c <TIMER_enable_PWM+0x288>
 8002f06:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f0a:	e000      	b.n	8002f0e <TIMER_enable_PWM+0x28a>
 8002f0c:	2108      	movs	r1, #8
 8002f0e:	2303      	movs	r3, #3
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	2300      	movs	r3, #0
 8002f14:	2202      	movs	r2, #2
 8002f16:	f7fe fe01 	bl	8001b1c <BSP_GPIO_PinCfg>
					if (remap)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d018      	beq.n	8002f52 <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002f20:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f30:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002f34:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f3e:	4a06      	ldr	r2, [pc, #24]	; (8002f58 <TIMER_enable_PWM+0x2d4>)
 8002f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f42:	6053      	str	r3, [r2, #4]
					break;
 8002f44:	e005      	b.n	8002f52 <TIMER_enable_PWM+0x2ce>
				default:	break;
 8002f46:	bf00      	nop
 8002f48:	e0d1      	b.n	80030ee <TIMER_enable_PWM+0x46a>
					break;
 8002f4a:	bf00      	nop
 8002f4c:	e0cf      	b.n	80030ee <TIMER_enable_PWM+0x46a>
					break;
 8002f4e:	bf00      	nop
 8002f50:	e0cd      	b.n	80030ee <TIMER_enable_PWM+0x46a>
					break;
 8002f52:	bf00      	nop
			}
			break;
 8002f54:	e0cb      	b.n	80030ee <TIMER_enable_PWM+0x46a>
 8002f56:	bf00      	nop
 8002f58:	40010000 	.word	0x40010000
 8002f5c:	40010800 	.word	0x40010800
 8002f60:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d011      	beq.n	8002f8e <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8002f6a:	4b7f      	ldr	r3, [pc, #508]	; (8003168 <TIMER_enable_PWM+0x4e4>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f72:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002f76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f7a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f82:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002f86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f88:	4a77      	ldr	r2, [pc, #476]	; (8003168 <TIMER_enable_PWM+0x4e4>)
 8002f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f8c:	6053      	str	r3, [r2, #4]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d861      	bhi.n	8003058 <TIMER_enable_PWM+0x3d4>
 8002f94:	a201      	add	r2, pc, #4	; (adr r2, 8002f9c <TIMER_enable_PWM+0x318>)
 8002f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9a:	bf00      	nop
 8002f9c:	08002fd1 	.word	0x08002fd1
 8002fa0:	08003059 	.word	0x08003059
 8002fa4:	08003059 	.word	0x08003059
 8002fa8:	08003059 	.word	0x08003059
 8002fac:	08002fed 	.word	0x08002fed
 8002fb0:	08003059 	.word	0x08003059
 8002fb4:	08003059 	.word	0x08003059
 8002fb8:	08003059 	.word	0x08003059
 8002fbc:	08003009 	.word	0x08003009
 8002fc0:	08003059 	.word	0x08003059
 8002fc4:	08003059 	.word	0x08003059
 8002fc8:	08003059 	.word	0x08003059
 8002fcc:	08003031 	.word	0x08003031
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <TIMER_enable_PWM+0x356>
 8002fd6:	4865      	ldr	r0, [pc, #404]	; (800316c <TIMER_enable_PWM+0x4e8>)
 8002fd8:	e000      	b.n	8002fdc <TIMER_enable_PWM+0x358>
 8002fda:	4865      	ldr	r0, [pc, #404]	; (8003170 <TIMER_enable_PWM+0x4ec>)
 8002fdc:	2303      	movs	r3, #3
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	2140      	movs	r1, #64	; 0x40
 8002fe6:	f7fe fd99 	bl	8001b1c <BSP_GPIO_PinCfg>
 8002fea:	e036      	b.n	800305a <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <TIMER_enable_PWM+0x372>
 8002ff2:	485e      	ldr	r0, [pc, #376]	; (800316c <TIMER_enable_PWM+0x4e8>)
 8002ff4:	e000      	b.n	8002ff8 <TIMER_enable_PWM+0x374>
 8002ff6:	485e      	ldr	r0, [pc, #376]	; (8003170 <TIMER_enable_PWM+0x4ec>)
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	2202      	movs	r2, #2
 8003000:	2180      	movs	r1, #128	; 0x80
 8003002:	f7fe fd8b 	bl	8001b1c <BSP_GPIO_PinCfg>
 8003006:	e028      	b.n	800305a <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <TIMER_enable_PWM+0x38e>
 800300e:	4857      	ldr	r0, [pc, #348]	; (800316c <TIMER_enable_PWM+0x4e8>)
 8003010:	e000      	b.n	8003014 <TIMER_enable_PWM+0x390>
 8003012:	4858      	ldr	r0, [pc, #352]	; (8003174 <TIMER_enable_PWM+0x4f0>)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <TIMER_enable_PWM+0x39c>
 800301a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800301e:	e000      	b.n	8003022 <TIMER_enable_PWM+0x39e>
 8003020:	2101      	movs	r1, #1
 8003022:	2303      	movs	r3, #3
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	2300      	movs	r3, #0
 8003028:	2202      	movs	r2, #2
 800302a:	f7fe fd77 	bl	8001b1c <BSP_GPIO_PinCfg>
 800302e:	e014      	b.n	800305a <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <TIMER_enable_PWM+0x3b6>
 8003036:	484d      	ldr	r0, [pc, #308]	; (800316c <TIMER_enable_PWM+0x4e8>)
 8003038:	e000      	b.n	800303c <TIMER_enable_PWM+0x3b8>
 800303a:	484e      	ldr	r0, [pc, #312]	; (8003174 <TIMER_enable_PWM+0x4f0>)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <TIMER_enable_PWM+0x3c4>
 8003042:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003046:	e000      	b.n	800304a <TIMER_enable_PWM+0x3c6>
 8003048:	2102      	movs	r1, #2
 800304a:	2303      	movs	r3, #3
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	2300      	movs	r3, #0
 8003050:	2202      	movs	r2, #2
 8003052:	f7fe fd63 	bl	8001b1c <BSP_GPIO_PinCfg>
 8003056:	e000      	b.n	800305a <TIMER_enable_PWM+0x3d6>
				default:	break;
 8003058:	bf00      	nop
			}
			break;
 800305a:	e048      	b.n	80030ee <TIMER_enable_PWM+0x46a>
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	2b0c      	cmp	r3, #12
 8003060:	d842      	bhi.n	80030e8 <TIMER_enable_PWM+0x464>
 8003062:	a201      	add	r2, pc, #4	; (adr r2, 8003068 <TIMER_enable_PWM+0x3e4>)
 8003064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003068:	0800309d 	.word	0x0800309d
 800306c:	080030e9 	.word	0x080030e9
 8003070:	080030e9 	.word	0x080030e9
 8003074:	080030e9 	.word	0x080030e9
 8003078:	080030af 	.word	0x080030af
 800307c:	080030e9 	.word	0x080030e9
 8003080:	080030e9 	.word	0x080030e9
 8003084:	080030e9 	.word	0x080030e9
 8003088:	080030c1 	.word	0x080030c1
 800308c:	080030e9 	.word	0x080030e9
 8003090:	080030e9 	.word	0x080030e9
 8003094:	080030e9 	.word	0x080030e9
 8003098:	080030d5 	.word	0x080030d5
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800309c:	2303      	movs	r3, #3
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	2300      	movs	r3, #0
 80030a2:	2202      	movs	r2, #2
 80030a4:	2140      	movs	r1, #64	; 0x40
 80030a6:	4833      	ldr	r0, [pc, #204]	; (8003174 <TIMER_enable_PWM+0x4f0>)
 80030a8:	f7fe fd38 	bl	8001b1c <BSP_GPIO_PinCfg>
 80030ac:	e01d      	b.n	80030ea <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80030ae:	2303      	movs	r3, #3
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	2300      	movs	r3, #0
 80030b4:	2202      	movs	r2, #2
 80030b6:	2180      	movs	r1, #128	; 0x80
 80030b8:	482e      	ldr	r0, [pc, #184]	; (8003174 <TIMER_enable_PWM+0x4f0>)
 80030ba:	f7fe fd2f 	bl	8001b1c <BSP_GPIO_PinCfg>
 80030be:	e014      	b.n	80030ea <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80030c0:	2303      	movs	r3, #3
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	2300      	movs	r3, #0
 80030c6:	2202      	movs	r2, #2
 80030c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030cc:	4829      	ldr	r0, [pc, #164]	; (8003174 <TIMER_enable_PWM+0x4f0>)
 80030ce:	f7fe fd25 	bl	8001b1c <BSP_GPIO_PinCfg>
 80030d2:	e00a      	b.n	80030ea <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80030d4:	2303      	movs	r3, #3
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	2300      	movs	r3, #0
 80030da:	2202      	movs	r2, #2
 80030dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030e0:	4824      	ldr	r0, [pc, #144]	; (8003174 <TIMER_enable_PWM+0x4f0>)
 80030e2:	f7fe fd1b 	bl	8001b1c <BSP_GPIO_PinCfg>
 80030e6:	e000      	b.n	80030ea <TIMER_enable_PWM+0x466>
				default:	break;
 80030e8:	bf00      	nop
			}
			break;
 80030ea:	e000      	b.n	80030ee <TIMER_enable_PWM+0x46a>
		default:
			break;
 80030ec:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 80030ee:	2360      	movs	r3, #96	; 0x60
 80030f0:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 80030f2:	2300      	movs	r3, #0
 80030f4:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030f6:	2300      	movs	r3, #0
 80030f8:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80030fa:	2300      	movs	r3, #0
 80030fc:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 80030fe:	2300      	movs	r3, #0
 8003100:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8003106:	2300      	movs	r3, #0
 8003108:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 800310a:	7bfb      	ldrb	r3, [r7, #15]
 800310c:	019b      	lsls	r3, r3, #6
 800310e:	4a1a      	ldr	r2, [pc, #104]	; (8003178 <TIMER_enable_PWM+0x4f4>)
 8003110:	4413      	add	r3, r2
 8003112:	4618      	mov	r0, r3
 8003114:	f001 ff6f 	bl	8004ff6 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	019b      	lsls	r3, r3, #6
 800311c:	4a16      	ldr	r2, [pc, #88]	; (8003178 <TIMER_enable_PWM+0x4f4>)
 800311e:	4413      	add	r3, r2
 8003120:	f107 0110 	add.w	r1, r7, #16
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	4618      	mov	r0, r3
 8003128:	f002 f818 	bl	800515c <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 800312c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800312e:	2b00      	cmp	r3, #0
 8003130:	d008      	beq.n	8003144 <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003132:	7bfb      	ldrb	r3, [r7, #15]
 8003134:	019b      	lsls	r3, r3, #6
 8003136:	4a10      	ldr	r2, [pc, #64]	; (8003178 <TIMER_enable_PWM+0x4f4>)
 8003138:	4413      	add	r3, r2
 800313a:	68b9      	ldr	r1, [r7, #8]
 800313c:	4618      	mov	r0, r3
 800313e:	f002 fa7b 	bl	8005638 <HAL_TIMEx_PWMN_Start>
 8003142:	e007      	b.n	8003154 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003144:	7bfb      	ldrb	r3, [r7, #15]
 8003146:	019b      	lsls	r3, r3, #6
 8003148:	4a0b      	ldr	r2, [pc, #44]	; (8003178 <TIMER_enable_PWM+0x4f4>)
 800314a:	4413      	add	r3, r2
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	4618      	mov	r0, r3
 8003150:	f001 ff86 	bl	8005060 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8003154:	89ba      	ldrh	r2, [r7, #12]
 8003156:	7bfb      	ldrb	r3, [r7, #15]
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	4618      	mov	r0, r3
 800315c:	f000 f80e 	bl	800317c <TIMER_set_duty>
}
 8003160:	bf00      	nop
 8003162:	3740      	adds	r7, #64	; 0x40
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40010000 	.word	0x40010000
 800316c:	40011000 	.word	0x40011000
 8003170:	40010800 	.word	0x40010800
 8003174:	40010c00 	.word	0x40010c00
 8003178:	20000c30 	.word	0x20000c30

0800317c <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	6039      	str	r1, [r7, #0]
 8003186:	71fb      	strb	r3, [r7, #7]
 8003188:	4613      	mov	r3, r2
 800318a:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 800318c:	88bb      	ldrh	r3, [r7, #4]
 800318e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003192:	bf28      	it	cs
 8003194:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8003198:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 800319a:	88bb      	ldrh	r3, [r7, #4]
 800319c:	79fa      	ldrb	r2, [r7, #7]
 800319e:	491d      	ldr	r1, [pc, #116]	; (8003214 <TIMER_set_duty+0x98>)
 80031a0:	0192      	lsls	r2, r2, #6
 80031a2:	440a      	add	r2, r1
 80031a4:	320c      	adds	r2, #12
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	3201      	adds	r2, #1
 80031aa:	fb02 f303 	mul.w	r3, r2, r3
 80031ae:	4a1a      	ldr	r2, [pc, #104]	; (8003218 <TIMER_set_duty+0x9c>)
 80031b0:	fba2 2303 	umull	r2, r3, r2, r3
 80031b4:	099b      	lsrs	r3, r3, #6
 80031b6:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d107      	bne.n	80031ce <TIMER_set_duty+0x52>
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	4a14      	ldr	r2, [pc, #80]	; (8003214 <TIMER_set_duty+0x98>)
 80031c2:	019b      	lsls	r3, r3, #6
 80031c4:	4413      	add	r3, r2
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	88ba      	ldrh	r2, [r7, #4]
 80031ca:	635a      	str	r2, [r3, #52]	; 0x34
}
 80031cc:	e01c      	b.n	8003208 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b04      	cmp	r3, #4
 80031d2:	d107      	bne.n	80031e4 <TIMER_set_duty+0x68>
 80031d4:	79fb      	ldrb	r3, [r7, #7]
 80031d6:	4a0f      	ldr	r2, [pc, #60]	; (8003214 <TIMER_set_duty+0x98>)
 80031d8:	019b      	lsls	r3, r3, #6
 80031da:	4413      	add	r3, r2
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	88bb      	ldrh	r3, [r7, #4]
 80031e0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80031e2:	e011      	b.n	8003208 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	2b08      	cmp	r3, #8
 80031e8:	d107      	bne.n	80031fa <TIMER_set_duty+0x7e>
 80031ea:	79fb      	ldrb	r3, [r7, #7]
 80031ec:	4a09      	ldr	r2, [pc, #36]	; (8003214 <TIMER_set_duty+0x98>)
 80031ee:	019b      	lsls	r3, r3, #6
 80031f0:	4413      	add	r3, r2
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	88bb      	ldrh	r3, [r7, #4]
 80031f6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80031f8:	e006      	b.n	8003208 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	4a05      	ldr	r2, [pc, #20]	; (8003214 <TIMER_set_duty+0x98>)
 80031fe:	019b      	lsls	r3, r3, #6
 8003200:	4413      	add	r3, r2
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	88bb      	ldrh	r3, [r7, #4]
 8003206:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	bc80      	pop	{r7}
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	20000c30 	.word	0x20000c30
 8003218:	10624dd3 	.word	0x10624dd3

0800321c <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	019b      	lsls	r3, r3, #6
 800322a:	4a03      	ldr	r2, [pc, #12]	; (8003238 <TIMER_get_phandler+0x1c>)
 800322c:	4413      	add	r3, r2
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr
 8003238:	20000c30 	.word	0x20000c30

0800323c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0

}
 8003240:	bf00      	nop
 8003242:	46bd      	mov	sp, r7
 8003244:	bc80      	pop	{r7}
 8003246:	4770      	bx	lr

08003248 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0

}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0

}
 8003258:	bf00      	nop
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr

08003260 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0

}
 8003264:	bf00      	nop
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr

0800326c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003270:	4b07      	ldr	r3, [pc, #28]	; (8003290 <TIM1_UP_IRQHandler+0x24>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b01      	cmp	r3, #1
 800327c:	d106      	bne.n	800328c <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800327e:	4b04      	ldr	r3, [pc, #16]	; (8003290 <TIM1_UP_IRQHandler+0x24>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f06f 0201 	mvn.w	r2, #1
 8003286:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003288:	f7ff ffd8 	bl	800323c <TIMER1_user_handler_it>
	}
}
 800328c:	bf00      	nop
 800328e:	bd80      	pop	{r7, pc}
 8003290:	20000c30 	.word	0x20000c30

08003294 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003298:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <TIM2_IRQHandler+0x24>)
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d106      	bne.n	80032b4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80032a6:	4b04      	ldr	r3, [pc, #16]	; (80032b8 <TIM2_IRQHandler+0x24>)
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f06f 0201 	mvn.w	r2, #1
 80032ae:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80032b0:	f7ff ffca 	bl	8003248 <TIMER2_user_handler_it>
	}
}
 80032b4:	bf00      	nop
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	20000c30 	.word	0x20000c30

080032bc <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <TIM3_IRQHandler+0x28>)
 80032c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d107      	bne.n	80032e0 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80032d0:	4b04      	ldr	r3, [pc, #16]	; (80032e4 <TIM3_IRQHandler+0x28>)
 80032d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032d6:	f06f 0201 	mvn.w	r2, #1
 80032da:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80032dc:	f7ff ffba 	bl	8003254 <TIMER3_user_handler_it>
	}
}
 80032e0:	bf00      	nop
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	20000c30 	.word	0x20000c30

080032e8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80032ec:	4b08      	ldr	r3, [pc, #32]	; (8003310 <TIM4_IRQHandler+0x28>)
 80032ee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d107      	bne.n	800330c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80032fc:	4b04      	ldr	r3, [pc, #16]	; (8003310 <TIM4_IRQHandler+0x28>)
 80032fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003302:	f06f 0201 	mvn.w	r2, #1
 8003306:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003308:	f7ff ffaa 	bl	8003260 <TIMER4_user_handler_it>
	}
}
 800330c:	bf00      	nop
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000c30 	.word	0x20000c30

08003314 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	4603      	mov	r3, r0
 800331c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	2b03      	cmp	r3, #3
 8003322:	d825      	bhi.n	8003370 <clear_it_status+0x5c>
 8003324:	a201      	add	r2, pc, #4	; (adr r2, 800332c <clear_it_status+0x18>)
 8003326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332a:	bf00      	nop
 800332c:	0800333d 	.word	0x0800333d
 8003330:	08003349 	.word	0x08003349
 8003334:	08003355 	.word	0x08003355
 8003338:	08003363 	.word	0x08003363
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 800333c:	4b0f      	ldr	r3, [pc, #60]	; (800337c <clear_it_status+0x68>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0201 	mvn.w	r2, #1
 8003344:	611a      	str	r2, [r3, #16]
			break;
 8003346:	e014      	b.n	8003372 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003348:	4b0c      	ldr	r3, [pc, #48]	; (800337c <clear_it_status+0x68>)
 800334a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334c:	f06f 0201 	mvn.w	r2, #1
 8003350:	611a      	str	r2, [r3, #16]
			break;
 8003352:	e00e      	b.n	8003372 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003354:	4b09      	ldr	r3, [pc, #36]	; (800337c <clear_it_status+0x68>)
 8003356:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800335a:	f06f 0201 	mvn.w	r2, #1
 800335e:	611a      	str	r2, [r3, #16]
			break;
 8003360:	e007      	b.n	8003372 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003362:	4b06      	ldr	r3, [pc, #24]	; (800337c <clear_it_status+0x68>)
 8003364:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003368:	f06f 0201 	mvn.w	r2, #1
 800336c:	611a      	str	r2, [r3, #16]
			break;
 800336e:	e000      	b.n	8003372 <clear_it_status+0x5e>
		default:
			break;
 8003370:	bf00      	nop

	}
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr
 800337c:	20000c30 	.word	0x20000c30

08003380 <__NVIC_EnableIRQ>:
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800338a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338e:	2b00      	cmp	r3, #0
 8003390:	db0b      	blt.n	80033aa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	f003 021f 	and.w	r2, r3, #31
 8003398:	4906      	ldr	r1, [pc, #24]	; (80033b4 <__NVIC_EnableIRQ+0x34>)
 800339a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339e:	095b      	lsrs	r3, r3, #5
 80033a0:	2001      	movs	r0, #1
 80033a2:	fa00 f202 	lsl.w	r2, r0, r2
 80033a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr
 80033b4:	e000e100 	.word	0xe000e100

080033b8 <__NVIC_DisableIRQ>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	4603      	mov	r3, r0
 80033c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	db12      	blt.n	80033f0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	f003 021f 	and.w	r2, r3, #31
 80033d0:	490a      	ldr	r1, [pc, #40]	; (80033fc <__NVIC_DisableIRQ+0x44>)
 80033d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d6:	095b      	lsrs	r3, r3, #5
 80033d8:	2001      	movs	r0, #1
 80033da:	fa00 f202 	lsl.w	r2, r0, r2
 80033de:	3320      	adds	r3, #32
 80033e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80033e4:	f3bf 8f4f 	dsb	sy
}
 80033e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80033ea:	f3bf 8f6f 	isb	sy
}
 80033ee:	bf00      	nop
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bc80      	pop	{r7}
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000e100 	.word	0xe000e100

08003400 <__NVIC_SystemReset>:
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003404:	f3bf 8f4f 	dsb	sy
}
 8003408:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800340a:	4b06      	ldr	r3, [pc, #24]	; (8003424 <__NVIC_SystemReset+0x24>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003412:	4904      	ldr	r1, [pc, #16]	; (8003424 <__NVIC_SystemReset+0x24>)
 8003414:	4b04      	ldr	r3, [pc, #16]	; (8003428 <__NVIC_SystemReset+0x28>)
 8003416:	4313      	orrs	r3, r2
 8003418:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800341a:	f3bf 8f4f 	dsb	sy
}
 800341e:	bf00      	nop
    __NOP();
 8003420:	bf00      	nop
 8003422:	e7fd      	b.n	8003420 <__NVIC_SystemReset+0x20>
 8003424:	e000ed00 	.word	0xe000ed00
 8003428:	05fa0004 	.word	0x05fa0004

0800342c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	6039      	str	r1, [r7, #0]
 8003436:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800343e:	d806      	bhi.n	800344e <UART_init+0x22>
 8003440:	4a56      	ldr	r2, [pc, #344]	; (800359c <UART_init+0x170>)
 8003442:	218a      	movs	r1, #138	; 0x8a
 8003444:	4856      	ldr	r0, [pc, #344]	; (80035a0 <UART_init+0x174>)
 8003446:	f003 f861 	bl	800650c <printf>
 800344a:	f7ff ffd9 	bl	8003400 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	2b02      	cmp	r3, #2
 8003452:	d906      	bls.n	8003462 <UART_init+0x36>
 8003454:	4a53      	ldr	r2, [pc, #332]	; (80035a4 <UART_init+0x178>)
 8003456:	218b      	movs	r1, #139	; 0x8b
 8003458:	4851      	ldr	r0, [pc, #324]	; (80035a0 <UART_init+0x174>)
 800345a:	f003 f857 	bl	800650c <printf>
 800345e:	f7ff ffcf 	bl	8003400 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8003462:	79fb      	ldrb	r3, [r7, #7]
 8003464:	4a50      	ldr	r2, [pc, #320]	; (80035a8 <UART_init+0x17c>)
 8003466:	2100      	movs	r1, #0
 8003468:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 800346c:	79fb      	ldrb	r3, [r7, #7]
 800346e:	4a4f      	ldr	r2, [pc, #316]	; (80035ac <UART_init+0x180>)
 8003470:	2100      	movs	r1, #0
 8003472:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8003474:	79fb      	ldrb	r3, [r7, #7]
 8003476:	4a4e      	ldr	r2, [pc, #312]	; (80035b0 <UART_init+0x184>)
 8003478:	2100      	movs	r1, #0
 800347a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 800347e:	79fa      	ldrb	r2, [r7, #7]
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	494c      	ldr	r1, [pc, #304]	; (80035b4 <UART_init+0x188>)
 8003484:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003488:	494b      	ldr	r1, [pc, #300]	; (80035b8 <UART_init+0x18c>)
 800348a:	019b      	lsls	r3, r3, #6
 800348c:	440b      	add	r3, r1
 800348e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	4a49      	ldr	r2, [pc, #292]	; (80035b8 <UART_init+0x18c>)
 8003494:	019b      	lsls	r3, r3, #6
 8003496:	4413      	add	r3, r2
 8003498:	3304      	adds	r3, #4
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800349e:	79fb      	ldrb	r3, [r7, #7]
 80034a0:	4a45      	ldr	r2, [pc, #276]	; (80035b8 <UART_init+0x18c>)
 80034a2:	019b      	lsls	r3, r3, #6
 80034a4:	4413      	add	r3, r2
 80034a6:	3308      	adds	r3, #8
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80034ac:	79fb      	ldrb	r3, [r7, #7]
 80034ae:	4a42      	ldr	r2, [pc, #264]	; (80035b8 <UART_init+0x18c>)
 80034b0:	019b      	lsls	r3, r3, #6
 80034b2:	4413      	add	r3, r2
 80034b4:	330c      	adds	r3, #12
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80034ba:	79fb      	ldrb	r3, [r7, #7]
 80034bc:	4a3e      	ldr	r2, [pc, #248]	; (80035b8 <UART_init+0x18c>)
 80034be:	019b      	lsls	r3, r3, #6
 80034c0:	4413      	add	r3, r2
 80034c2:	3310      	adds	r3, #16
 80034c4:	2200      	movs	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	4a3b      	ldr	r2, [pc, #236]	; (80035b8 <UART_init+0x18c>)
 80034cc:	019b      	lsls	r3, r3, #6
 80034ce:	4413      	add	r3, r2
 80034d0:	3318      	adds	r3, #24
 80034d2:	2200      	movs	r2, #0
 80034d4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	4a37      	ldr	r2, [pc, #220]	; (80035b8 <UART_init+0x18c>)
 80034da:	019b      	lsls	r3, r3, #6
 80034dc:	4413      	add	r3, r2
 80034de:	3314      	adds	r3, #20
 80034e0:	220c      	movs	r2, #12
 80034e2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	4a34      	ldr	r2, [pc, #208]	; (80035b8 <UART_init+0x18c>)
 80034e8:	019b      	lsls	r3, r3, #6
 80034ea:	4413      	add	r3, r2
 80034ec:	331c      	adds	r3, #28
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	019b      	lsls	r3, r3, #6
 80034f6:	4a30      	ldr	r2, [pc, #192]	; (80035b8 <UART_init+0x18c>)
 80034f8:	4413      	add	r3, r2
 80034fa:	4618      	mov	r0, r3
 80034fc:	f002 f92b 	bl	8005756 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	4a2d      	ldr	r2, [pc, #180]	; (80035b8 <UART_init+0x18c>)
 8003504:	019b      	lsls	r3, r3, #6
 8003506:	4413      	add	r3, r2
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68da      	ldr	r2, [r3, #12]
 800350c:	79fb      	ldrb	r3, [r7, #7]
 800350e:	492a      	ldr	r1, [pc, #168]	; (80035b8 <UART_init+0x18c>)
 8003510:	019b      	lsls	r3, r3, #6
 8003512:	440b      	add	r3, r1
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800351a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	4a27      	ldr	r2, [pc, #156]	; (80035bc <UART_init+0x190>)
 8003520:	56d3      	ldrsb	r3, [r2, r3]
 8003522:	2201      	movs	r2, #1
 8003524:	2101      	movs	r1, #1
 8003526:	4618      	mov	r0, r3
 8003528:	f000 fe87 	bl	800423a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	4a23      	ldr	r2, [pc, #140]	; (80035bc <UART_init+0x190>)
 8003530:	56d3      	ldrsb	r3, [r2, r3]
 8003532:	4618      	mov	r0, r3
 8003534:	f000 fe9d 	bl	8004272 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	019b      	lsls	r3, r3, #6
 800353c:	4a1e      	ldr	r2, [pc, #120]	; (80035b8 <UART_init+0x18c>)
 800353e:	1898      	adds	r0, r3, r2
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	79fa      	ldrb	r2, [r7, #7]
 8003544:	4919      	ldr	r1, [pc, #100]	; (80035ac <UART_init+0x180>)
 8003546:	5c8a      	ldrb	r2, [r1, r2]
 8003548:	01db      	lsls	r3, r3, #7
 800354a:	4413      	add	r3, r2
 800354c:	4a1c      	ldr	r2, [pc, #112]	; (80035c0 <UART_init+0x194>)
 800354e:	4413      	add	r3, r2
 8003550:	2201      	movs	r2, #1
 8003552:	4619      	mov	r1, r3
 8003554:	f002 f990 	bl	8005878 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003558:	4b1a      	ldr	r3, [pc, #104]	; (80035c4 <UART_init+0x198>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6898      	ldr	r0, [r3, #8]
 800355e:	2300      	movs	r3, #0
 8003560:	2202      	movs	r2, #2
 8003562:	2100      	movs	r1, #0
 8003564:	f003 f832 	bl	80065cc <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003568:	4b16      	ldr	r3, [pc, #88]	; (80035c4 <UART_init+0x198>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68d8      	ldr	r0, [r3, #12]
 800356e:	2300      	movs	r3, #0
 8003570:	2202      	movs	r2, #2
 8003572:	2100      	movs	r1, #0
 8003574:	f003 f82a 	bl	80065cc <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003578:	4b12      	ldr	r3, [pc, #72]	; (80035c4 <UART_init+0x198>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6858      	ldr	r0, [r3, #4]
 800357e:	2300      	movs	r3, #0
 8003580:	2202      	movs	r2, #2
 8003582:	2100      	movs	r1, #0
 8003584:	f003 f822 	bl	80065cc <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	4a0f      	ldr	r2, [pc, #60]	; (80035c8 <UART_init+0x19c>)
 800358c:	2101      	movs	r1, #1
 800358e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	0800c828 	.word	0x0800c828
 80035a0:	0800c838 	.word	0x0800c838
 80035a4:	0800c874 	.word	0x0800c874
 80035a8:	20000f74 	.word	0x20000f74
 80035ac:	20000f70 	.word	0x20000f70
 80035b0:	20000f80 	.word	0x20000f80
 80035b4:	20000010 	.word	0x20000010
 80035b8:	20000d30 	.word	0x20000d30
 80035bc:	0800cacc 	.word	0x0800cacc
 80035c0:	20000df0 	.word	0x20000df0
 80035c4:	2000002c 	.word	0x2000002c
 80035c8:	20000f8c 	.word	0x20000f8c

080035cc <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	4603      	mov	r3, r0
 80035d4:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80035d6:	79fb      	ldrb	r3, [r7, #7]
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d906      	bls.n	80035ea <UART_data_ready+0x1e>
 80035dc:	4a07      	ldr	r2, [pc, #28]	; (80035fc <UART_data_ready+0x30>)
 80035de:	21c8      	movs	r1, #200	; 0xc8
 80035e0:	4807      	ldr	r0, [pc, #28]	; (8003600 <UART_data_ready+0x34>)
 80035e2:	f002 ff93 	bl	800650c <printf>
 80035e6:	f7ff ff0b 	bl	8003400 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	4a05      	ldr	r2, [pc, #20]	; (8003604 <UART_data_ready+0x38>)
 80035ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	0800c874 	.word	0x0800c874
 8003600:	0800c838 	.word	0x0800c838
 8003604:	20000f80 	.word	0x20000f80

08003608 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d906      	bls.n	8003626 <UART_get_next_byte+0x1e>
 8003618:	4a22      	ldr	r2, [pc, #136]	; (80036a4 <UART_get_next_byte+0x9c>)
 800361a:	21d4      	movs	r1, #212	; 0xd4
 800361c:	4822      	ldr	r0, [pc, #136]	; (80036a8 <UART_get_next_byte+0xa0>)
 800361e:	f002 ff75 	bl	800650c <printf>
 8003622:	f7ff feed 	bl	8003400 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003626:	79fb      	ldrb	r3, [r7, #7]
 8003628:	4a20      	ldr	r2, [pc, #128]	; (80036ac <UART_get_next_byte+0xa4>)
 800362a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <UART_get_next_byte+0x2e>
		return 0;
 8003632:	2300      	movs	r3, #0
 8003634:	e031      	b.n	800369a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003636:	79fa      	ldrb	r2, [r7, #7]
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	491d      	ldr	r1, [pc, #116]	; (80036b0 <UART_get_next_byte+0xa8>)
 800363c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003640:	491c      	ldr	r1, [pc, #112]	; (80036b4 <UART_get_next_byte+0xac>)
 8003642:	01d2      	lsls	r2, r2, #7
 8003644:	440a      	add	r2, r1
 8003646:	4413      	add	r3, r2
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	4a18      	ldr	r2, [pc, #96]	; (80036b0 <UART_get_next_byte+0xa8>)
 8003650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800365c:	4914      	ldr	r1, [pc, #80]	; (80036b0 <UART_get_next_byte+0xa8>)
 800365e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	4a14      	ldr	r2, [pc, #80]	; (80036b8 <UART_get_next_byte+0xb0>)
 8003666:	56d3      	ldrsb	r3, [r2, r3]
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff fea5 	bl	80033b8 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	4a12      	ldr	r2, [pc, #72]	; (80036bc <UART_get_next_byte+0xb4>)
 8003672:	5cd3      	ldrb	r3, [r2, r3]
 8003674:	4619      	mov	r1, r3
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	4a0d      	ldr	r2, [pc, #52]	; (80036b0 <UART_get_next_byte+0xa8>)
 800367a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367e:	4299      	cmp	r1, r3
 8003680:	d104      	bne.n	800368c <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	4a09      	ldr	r2, [pc, #36]	; (80036ac <UART_get_next_byte+0xa4>)
 8003686:	2100      	movs	r1, #0
 8003688:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800368c:	79fb      	ldrb	r3, [r7, #7]
 800368e:	4a0a      	ldr	r2, [pc, #40]	; (80036b8 <UART_get_next_byte+0xb0>)
 8003690:	56d3      	ldrsb	r3, [r2, r3]
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff fe74 	bl	8003380 <__NVIC_EnableIRQ>
	return ret;
 8003698:	7bfb      	ldrb	r3, [r7, #15]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	0800c874 	.word	0x0800c874
 80036a8:	0800c838 	.word	0x0800c838
 80036ac:	20000f80 	.word	0x20000f80
 80036b0:	20000f74 	.word	0x20000f74
 80036b4:	20000df0 	.word	0x20000df0
 80036b8:	0800cacc 	.word	0x0800cacc
 80036bc:	20000f70 	.word	0x20000f70

080036c0 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	4603      	mov	r3, r0
 80036c8:	460a      	mov	r2, r1
 80036ca:	71fb      	strb	r3, [r7, #7]
 80036cc:	4613      	mov	r3, r2
 80036ce:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80036d0:	79fb      	ldrb	r3, [r7, #7]
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d907      	bls.n	80036e6 <UART_putc+0x26>
 80036d6:	4a16      	ldr	r2, [pc, #88]	; (8003730 <UART_putc+0x70>)
 80036d8:	f240 113d 	movw	r1, #317	; 0x13d
 80036dc:	4815      	ldr	r0, [pc, #84]	; (8003734 <UART_putc+0x74>)
 80036de:	f002 ff15 	bl	800650c <printf>
 80036e2:	f7ff fe8d 	bl	8003400 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80036e6:	79fb      	ldrb	r3, [r7, #7]
 80036e8:	4a13      	ldr	r2, [pc, #76]	; (8003738 <UART_putc+0x78>)
 80036ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d019      	beq.n	8003726 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	4a11      	ldr	r2, [pc, #68]	; (800373c <UART_putc+0x7c>)
 80036f6:	56d3      	ldrsb	r3, [r2, r3]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff fe5d 	bl	80033b8 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	019b      	lsls	r3, r3, #6
 8003702:	4a0f      	ldr	r2, [pc, #60]	; (8003740 <UART_putc+0x80>)
 8003704:	4413      	add	r3, r2
 8003706:	1db9      	adds	r1, r7, #6
 8003708:	2201      	movs	r2, #1
 800370a:	4618      	mov	r0, r3
 800370c:	f002 f870 	bl	80057f0 <HAL_UART_Transmit_IT>
 8003710:	4603      	mov	r3, r0
 8003712:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	4a09      	ldr	r2, [pc, #36]	; (800373c <UART_putc+0x7c>)
 8003718:	56d3      	ldrsb	r3, [r2, r3]
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff fe30 	bl	8003380 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	2b02      	cmp	r3, #2
 8003724:	d0e5      	beq.n	80036f2 <UART_putc+0x32>
	}
}
 8003726:	bf00      	nop
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	0800c874 	.word	0x0800c874
 8003734:	0800c838 	.word	0x0800c838
 8003738:	20000f8c 	.word	0x20000f8c
 800373c:	0800cacc 	.word	0x0800cacc
 8003740:	20000d30 	.word	0x20000d30

08003744 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8003752:	7bfb      	ldrb	r3, [r7, #15]
 8003754:	4a13      	ldr	r2, [pc, #76]	; (80037a4 <UART_impolite_force_puts_on_uart+0x60>)
 8003756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d01d      	beq.n	800379a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	4a11      	ldr	r2, [pc, #68]	; (80037a8 <UART_impolite_force_puts_on_uart+0x64>)
 8003762:	019b      	lsls	r3, r3, #6
 8003764:	4413      	add	r3, r2
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	e010      	b.n	8003792 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003770:	bf00      	nop
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377a:	2b00      	cmp	r3, #0
 800377c:	d0f9      	beq.n	8003772 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 800377e:	68ba      	ldr	r2, [r7, #8]
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	4413      	add	r3, r2
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	3301      	adds	r3, #1
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	429a      	cmp	r2, r3
 8003798:	d3ea      	bcc.n	8003770 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800379a:	bf00      	nop
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr
 80037a4:	20000f8c 	.word	0x20000f8c
 80037a8:	20000d30 	.word	0x20000d30

080037ac <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80037b0:	4802      	ldr	r0, [pc, #8]	; (80037bc <USART1_IRQHandler+0x10>)
 80037b2:	f002 f8b5 	bl	8005920 <HAL_UART_IRQHandler>
}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20000d30 	.word	0x20000d30

080037c0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80037c4:	4802      	ldr	r0, [pc, #8]	; (80037d0 <USART2_IRQHandler+0x10>)
 80037c6:	f002 f8ab 	bl	8005920 <HAL_UART_IRQHandler>
}
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000d70 	.word	0x20000d70

080037d4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80037d8:	4802      	ldr	r0, [pc, #8]	; (80037e4 <USART3_IRQHandler+0x10>)
 80037da:	f002 f8a1 	bl	8005920 <HAL_UART_IRQHandler>
}
 80037de:	bf00      	nop
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000db0 	.word	0x20000db0

080037e8 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a1e      	ldr	r2, [pc, #120]	; (8003870 <HAL_UART_RxCpltCallback+0x88>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d102      	bne.n	8003800 <HAL_UART_RxCpltCallback+0x18>
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
 80037fe:	e00e      	b.n	800381e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a1b      	ldr	r2, [pc, #108]	; (8003874 <HAL_UART_RxCpltCallback+0x8c>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d102      	bne.n	8003810 <HAL_UART_RxCpltCallback+0x28>
 800380a:	2301      	movs	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
 800380e:	e006      	b.n	800381e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a18      	ldr	r2, [pc, #96]	; (8003878 <HAL_UART_RxCpltCallback+0x90>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d126      	bne.n	8003868 <HAL_UART_RxCpltCallback+0x80>
 800381a:	2302      	movs	r3, #2
 800381c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	4a16      	ldr	r2, [pc, #88]	; (800387c <HAL_UART_RxCpltCallback+0x94>)
 8003822:	2101      	movs	r1, #1
 8003824:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	4a15      	ldr	r2, [pc, #84]	; (8003880 <HAL_UART_RxCpltCallback+0x98>)
 800382c:	5cd3      	ldrb	r3, [r2, r3]
 800382e:	3301      	adds	r3, #1
 8003830:	425a      	negs	r2, r3
 8003832:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003836:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800383a:	bf58      	it	pl
 800383c:	4253      	negpl	r3, r2
 800383e:	7bfa      	ldrb	r2, [r7, #15]
 8003840:	b2d9      	uxtb	r1, r3
 8003842:	4b0f      	ldr	r3, [pc, #60]	; (8003880 <HAL_UART_RxCpltCallback+0x98>)
 8003844:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8003846:	7bfb      	ldrb	r3, [r7, #15]
 8003848:	019b      	lsls	r3, r3, #6
 800384a:	4a0e      	ldr	r2, [pc, #56]	; (8003884 <HAL_UART_RxCpltCallback+0x9c>)
 800384c:	1898      	adds	r0, r3, r2
 800384e:	7bfb      	ldrb	r3, [r7, #15]
 8003850:	7bfa      	ldrb	r2, [r7, #15]
 8003852:	490b      	ldr	r1, [pc, #44]	; (8003880 <HAL_UART_RxCpltCallback+0x98>)
 8003854:	5c8a      	ldrb	r2, [r1, r2]
 8003856:	01db      	lsls	r3, r3, #7
 8003858:	4413      	add	r3, r2
 800385a:	4a0b      	ldr	r2, [pc, #44]	; (8003888 <HAL_UART_RxCpltCallback+0xa0>)
 800385c:	4413      	add	r3, r2
 800385e:	2201      	movs	r2, #1
 8003860:	4619      	mov	r1, r3
 8003862:	f002 f809 	bl	8005878 <HAL_UART_Receive_IT>
 8003866:	e000      	b.n	800386a <HAL_UART_RxCpltCallback+0x82>
	else return;
 8003868:	bf00      	nop
}
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40013800 	.word	0x40013800
 8003874:	40004400 	.word	0x40004400
 8003878:	40004800 	.word	0x40004800
 800387c:	20000f80 	.word	0x20000f80
 8003880:	20000f70 	.word	0x20000f70
 8003884:	20000d30 	.word	0x20000d30
 8003888:	20000df0 	.word	0x20000df0

0800388c <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b08c      	sub	sp, #48	; 0x30
 8003890:	af02      	add	r7, sp, #8
 8003892:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	22c0      	movs	r2, #192	; 0xc0
 800389a:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2200      	movs	r2, #0
 80038a2:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2200      	movs	r2, #0
 80038aa:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2200      	movs	r2, #0
 80038ba:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2200      	movs	r2, #0
 80038c2:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2200      	movs	r2, #0
 80038ca:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a53      	ldr	r2, [pc, #332]	; (8003a20 <HAL_UART_MspInit+0x194>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d142      	bne.n	800395c <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80038d6:	4b53      	ldr	r3, [pc, #332]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	4a52      	ldr	r2, [pc, #328]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	6193      	str	r3, [r2, #24]
 80038e2:	4b50      	ldr	r3, [pc, #320]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	623b      	str	r3, [r7, #32]
 80038ec:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80038ee:	4b4d      	ldr	r3, [pc, #308]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80038f0:	699b      	ldr	r3, [r3, #24]
 80038f2:	4a4c      	ldr	r2, [pc, #304]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80038f4:	f043 0308 	orr.w	r3, r3, #8
 80038f8:	6193      	str	r3, [r2, #24]
 80038fa:	4b4a      	ldr	r3, [pc, #296]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f003 0308 	and.w	r3, r3, #8
 8003902:	61fb      	str	r3, [r7, #28]
 8003904:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003906:	2303      	movs	r3, #3
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	2301      	movs	r3, #1
 800390c:	2202      	movs	r2, #2
 800390e:	2140      	movs	r1, #64	; 0x40
 8003910:	4845      	ldr	r0, [pc, #276]	; (8003a28 <HAL_UART_MspInit+0x19c>)
 8003912:	f7fe f903 	bl	8001b1c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003916:	2303      	movs	r3, #3
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	2301      	movs	r3, #1
 800391c:	2200      	movs	r2, #0
 800391e:	2180      	movs	r1, #128	; 0x80
 8003920:	4841      	ldr	r0, [pc, #260]	; (8003a28 <HAL_UART_MspInit+0x19c>)
 8003922:	f7fe f8fb 	bl	8001b1c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8003926:	4b41      	ldr	r3, [pc, #260]	; (8003a2c <HAL_UART_MspInit+0x1a0>)
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	627b      	str	r3, [r7, #36]	; 0x24
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003932:	627b      	str	r3, [r7, #36]	; 0x24
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	f043 0304 	orr.w	r3, r3, #4
 800393a:	627b      	str	r3, [r7, #36]	; 0x24
 800393c:	4a3b      	ldr	r2, [pc, #236]	; (8003a2c <HAL_UART_MspInit+0x1a0>)
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8003942:	4b38      	ldr	r3, [pc, #224]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	4a37      	ldr	r2, [pc, #220]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800394c:	6193      	str	r3, [r2, #24]
 800394e:	4b35      	ldr	r3, [pc, #212]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003956:	61bb      	str	r3, [r7, #24]
 8003958:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800395a:	e05c      	b.n	8003a16 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a33      	ldr	r2, [pc, #204]	; (8003a30 <HAL_UART_MspInit+0x1a4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d128      	bne.n	80039b8 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003966:	4b2f      	ldr	r3, [pc, #188]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	4a2e      	ldr	r2, [pc, #184]	; (8003a24 <HAL_UART_MspInit+0x198>)
 800396c:	f043 0304 	orr.w	r3, r3, #4
 8003970:	6193      	str	r3, [r2, #24]
 8003972:	4b2c      	ldr	r3, [pc, #176]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	f003 0304 	and.w	r3, r3, #4
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800397e:	2303      	movs	r3, #3
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2301      	movs	r3, #1
 8003984:	2202      	movs	r2, #2
 8003986:	2104      	movs	r1, #4
 8003988:	482a      	ldr	r0, [pc, #168]	; (8003a34 <HAL_UART_MspInit+0x1a8>)
 800398a:	f7fe f8c7 	bl	8001b1c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800398e:	2303      	movs	r3, #3
 8003990:	9300      	str	r3, [sp, #0]
 8003992:	2301      	movs	r3, #1
 8003994:	2200      	movs	r2, #0
 8003996:	2108      	movs	r1, #8
 8003998:	4826      	ldr	r0, [pc, #152]	; (8003a34 <HAL_UART_MspInit+0x1a8>)
 800399a:	f7fe f8bf 	bl	8001b1c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800399e:	4b21      	ldr	r3, [pc, #132]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	4a20      	ldr	r2, [pc, #128]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80039a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039a8:	61d3      	str	r3, [r2, #28]
 80039aa:	4b1e      	ldr	r3, [pc, #120]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80039ac:	69db      	ldr	r3, [r3, #28]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	613b      	str	r3, [r7, #16]
 80039b4:	693b      	ldr	r3, [r7, #16]
}
 80039b6:	e02e      	b.n	8003a16 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a1e      	ldr	r2, [pc, #120]	; (8003a38 <HAL_UART_MspInit+0x1ac>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d129      	bne.n	8003a16 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80039c2:	4b18      	ldr	r3, [pc, #96]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	4a17      	ldr	r2, [pc, #92]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80039c8:	f043 0308 	orr.w	r3, r3, #8
 80039cc:	6193      	str	r3, [r2, #24]
 80039ce:	4b15      	ldr	r3, [pc, #84]	; (8003a24 <HAL_UART_MspInit+0x198>)
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80039da:	2303      	movs	r3, #3
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	2301      	movs	r3, #1
 80039e0:	2202      	movs	r2, #2
 80039e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039e6:	4810      	ldr	r0, [pc, #64]	; (8003a28 <HAL_UART_MspInit+0x19c>)
 80039e8:	f7fe f898 	bl	8001b1c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80039ec:	2303      	movs	r3, #3
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	2301      	movs	r3, #1
 80039f2:	2200      	movs	r2, #0
 80039f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039f8:	480b      	ldr	r0, [pc, #44]	; (8003a28 <HAL_UART_MspInit+0x19c>)
 80039fa:	f7fe f88f 	bl	8001b1c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003a04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a08:	61d3      	str	r3, [r2, #28]
 8003a0a:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <HAL_UART_MspInit+0x198>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	68bb      	ldr	r3, [r7, #8]
}
 8003a16:	bf00      	nop
 8003a18:	3728      	adds	r7, #40	; 0x28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40013800 	.word	0x40013800
 8003a24:	40021000 	.word	0x40021000
 8003a28:	40010c00 	.word	0x40010c00
 8003a2c:	40010000 	.word	0x40010000
 8003a30:	40004400 	.word	0x40004400
 8003a34:	40010800 	.word	0x40010800
 8003a38:	40004800 	.word	0x40004800

08003a3c <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d106      	bne.n	8003a5a <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2222      	movs	r2, #34	; 0x22
 8003a56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr

08003a64 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003a68:	4b03      	ldr	r3, [pc, #12]	; (8003a78 <WWDG_IRQHandler+0x14>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4903      	ldr	r1, [pc, #12]	; (8003a7c <WWDG_IRQHandler+0x18>)
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fe fe48 	bl	8002704 <dump_printf>
	while(1);
 8003a74:	e7fe      	b.n	8003a74 <WWDG_IRQHandler+0x10>
 8003a76:	bf00      	nop
 8003a78:	2000001c 	.word	0x2000001c
 8003a7c:	0800c904 	.word	0x0800c904

08003a80 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003a84:	4b03      	ldr	r3, [pc, #12]	; (8003a94 <PVD_IRQHandler+0x14>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4903      	ldr	r1, [pc, #12]	; (8003a98 <PVD_IRQHandler+0x18>)
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe fe3a 	bl	8002704 <dump_printf>
	while(1);
 8003a90:	e7fe      	b.n	8003a90 <PVD_IRQHandler+0x10>
 8003a92:	bf00      	nop
 8003a94:	2000001c 	.word	0x2000001c
 8003a98:	0800c90c 	.word	0x0800c90c

08003a9c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <TAMPER_IRQHandler+0x14>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4903      	ldr	r1, [pc, #12]	; (8003ab4 <TAMPER_IRQHandler+0x18>)
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fe fe2c 	bl	8002704 <dump_printf>
	while(1);
 8003aac:	e7fe      	b.n	8003aac <TAMPER_IRQHandler+0x10>
 8003aae:	bf00      	nop
 8003ab0:	2000001c 	.word	0x2000001c
 8003ab4:	0800c910 	.word	0x0800c910

08003ab8 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8003abc:	4b03      	ldr	r3, [pc, #12]	; (8003acc <RTC_IRQHandler+0x14>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4903      	ldr	r1, [pc, #12]	; (8003ad0 <RTC_IRQHandler+0x18>)
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fe fe1e 	bl	8002704 <dump_printf>
	while(1);
 8003ac8:	e7fe      	b.n	8003ac8 <RTC_IRQHandler+0x10>
 8003aca:	bf00      	nop
 8003acc:	2000001c 	.word	0x2000001c
 8003ad0:	0800c918 	.word	0x0800c918

08003ad4 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003ad8:	4b03      	ldr	r3, [pc, #12]	; (8003ae8 <FLASH_IRQHandler+0x14>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4903      	ldr	r1, [pc, #12]	; (8003aec <FLASH_IRQHandler+0x18>)
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fe fe10 	bl	8002704 <dump_printf>
	while(1);
 8003ae4:	e7fe      	b.n	8003ae4 <FLASH_IRQHandler+0x10>
 8003ae6:	bf00      	nop
 8003ae8:	2000001c 	.word	0x2000001c
 8003aec:	0800c91c 	.word	0x0800c91c

08003af0 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003af4:	4b03      	ldr	r3, [pc, #12]	; (8003b04 <RCC_IRQHandler+0x14>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4903      	ldr	r1, [pc, #12]	; (8003b08 <RCC_IRQHandler+0x18>)
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7fe fe02 	bl	8002704 <dump_printf>
	while(1);
 8003b00:	e7fe      	b.n	8003b00 <RCC_IRQHandler+0x10>
 8003b02:	bf00      	nop
 8003b04:	2000001c 	.word	0x2000001c
 8003b08:	0800c924 	.word	0x0800c924

08003b0c <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8003b10:	4b03      	ldr	r3, [pc, #12]	; (8003b20 <DMA1_Channel1_IRQHandler+0x14>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4903      	ldr	r1, [pc, #12]	; (8003b24 <DMA1_Channel1_IRQHandler+0x18>)
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fe fdf4 	bl	8002704 <dump_printf>
	while(1);
 8003b1c:	e7fe      	b.n	8003b1c <DMA1_Channel1_IRQHandler+0x10>
 8003b1e:	bf00      	nop
 8003b20:	2000001c 	.word	0x2000001c
 8003b24:	0800c950 	.word	0x0800c950

08003b28 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003b2c:	4b03      	ldr	r3, [pc, #12]	; (8003b3c <DMA1_Channel2_IRQHandler+0x14>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4903      	ldr	r1, [pc, #12]	; (8003b40 <DMA1_Channel2_IRQHandler+0x18>)
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7fe fde6 	bl	8002704 <dump_printf>
	while(1);
 8003b38:	e7fe      	b.n	8003b38 <DMA1_Channel2_IRQHandler+0x10>
 8003b3a:	bf00      	nop
 8003b3c:	2000001c 	.word	0x2000001c
 8003b40:	0800c960 	.word	0x0800c960

08003b44 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003b48:	4b03      	ldr	r3, [pc, #12]	; (8003b58 <DMA1_Channel3_IRQHandler+0x14>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4903      	ldr	r1, [pc, #12]	; (8003b5c <DMA1_Channel3_IRQHandler+0x18>)
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fdd8 	bl	8002704 <dump_printf>
	while(1);
 8003b54:	e7fe      	b.n	8003b54 <DMA1_Channel3_IRQHandler+0x10>
 8003b56:	bf00      	nop
 8003b58:	2000001c 	.word	0x2000001c
 8003b5c:	0800c970 	.word	0x0800c970

08003b60 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003b64:	4b03      	ldr	r3, [pc, #12]	; (8003b74 <DMA1_Channel4_IRQHandler+0x14>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4903      	ldr	r1, [pc, #12]	; (8003b78 <DMA1_Channel4_IRQHandler+0x18>)
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe fdca 	bl	8002704 <dump_printf>
	while(1);
 8003b70:	e7fe      	b.n	8003b70 <DMA1_Channel4_IRQHandler+0x10>
 8003b72:	bf00      	nop
 8003b74:	2000001c 	.word	0x2000001c
 8003b78:	0800c980 	.word	0x0800c980

08003b7c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003b80:	4b03      	ldr	r3, [pc, #12]	; (8003b90 <DMA1_Channel5_IRQHandler+0x14>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4903      	ldr	r1, [pc, #12]	; (8003b94 <DMA1_Channel5_IRQHandler+0x18>)
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fe fdbc 	bl	8002704 <dump_printf>
	while(1);
 8003b8c:	e7fe      	b.n	8003b8c <DMA1_Channel5_IRQHandler+0x10>
 8003b8e:	bf00      	nop
 8003b90:	2000001c 	.word	0x2000001c
 8003b94:	0800c990 	.word	0x0800c990

08003b98 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003b9c:	4b03      	ldr	r3, [pc, #12]	; (8003bac <DMA1_Channel6_IRQHandler+0x14>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4903      	ldr	r1, [pc, #12]	; (8003bb0 <DMA1_Channel6_IRQHandler+0x18>)
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fe fdae 	bl	8002704 <dump_printf>
	while(1);
 8003ba8:	e7fe      	b.n	8003ba8 <DMA1_Channel6_IRQHandler+0x10>
 8003baa:	bf00      	nop
 8003bac:	2000001c 	.word	0x2000001c
 8003bb0:	0800c9a0 	.word	0x0800c9a0

08003bb4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003bb8:	4b03      	ldr	r3, [pc, #12]	; (8003bc8 <DMA1_Channel7_IRQHandler+0x14>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4903      	ldr	r1, [pc, #12]	; (8003bcc <DMA1_Channel7_IRQHandler+0x18>)
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe fda0 	bl	8002704 <dump_printf>
	while(1);
 8003bc4:	e7fe      	b.n	8003bc4 <DMA1_Channel7_IRQHandler+0x10>
 8003bc6:	bf00      	nop
 8003bc8:	2000001c 	.word	0x2000001c
 8003bcc:	0800c9b0 	.word	0x0800c9b0

08003bd0 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003bd4:	4b03      	ldr	r3, [pc, #12]	; (8003be4 <ADC1_2_IRQHandler+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4903      	ldr	r1, [pc, #12]	; (8003be8 <ADC1_2_IRQHandler+0x18>)
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fe fd92 	bl	8002704 <dump_printf>
	while(1);
 8003be0:	e7fe      	b.n	8003be0 <ADC1_2_IRQHandler+0x10>
 8003be2:	bf00      	nop
 8003be4:	2000001c 	.word	0x2000001c
 8003be8:	0800c9c0 	.word	0x0800c9c0

08003bec <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003bf0:	4b03      	ldr	r3, [pc, #12]	; (8003c00 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4903      	ldr	r1, [pc, #12]	; (8003c04 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fe fd84 	bl	8002704 <dump_printf>
	while(1);
 8003bfc:	e7fe      	b.n	8003bfc <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003bfe:	bf00      	nop
 8003c00:	2000001c 	.word	0x2000001c
 8003c04:	0800c9c8 	.word	0x0800c9c8

08003c08 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003c0c:	4b03      	ldr	r3, [pc, #12]	; (8003c1c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4903      	ldr	r1, [pc, #12]	; (8003c20 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fe fd76 	bl	8002704 <dump_printf>
	while(1);
 8003c18:	e7fe      	b.n	8003c18 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003c1a:	bf00      	nop
 8003c1c:	2000001c 	.word	0x2000001c
 8003c20:	0800c9d8 	.word	0x0800c9d8

08003c24 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003c28:	4b03      	ldr	r3, [pc, #12]	; (8003c38 <CAN1_RX1_IRQHandler+0x14>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4903      	ldr	r1, [pc, #12]	; (8003c3c <CAN1_RX1_IRQHandler+0x18>)
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fe fd68 	bl	8002704 <dump_printf>
	while(1);
 8003c34:	e7fe      	b.n	8003c34 <CAN1_RX1_IRQHandler+0x10>
 8003c36:	bf00      	nop
 8003c38:	2000001c 	.word	0x2000001c
 8003c3c:	0800c9e8 	.word	0x0800c9e8

08003c40 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003c44:	4b03      	ldr	r3, [pc, #12]	; (8003c54 <CAN1_SCE_IRQHandler+0x14>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4903      	ldr	r1, [pc, #12]	; (8003c58 <CAN1_SCE_IRQHandler+0x18>)
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe fd5a 	bl	8002704 <dump_printf>
	while(1);
 8003c50:	e7fe      	b.n	8003c50 <CAN1_SCE_IRQHandler+0x10>
 8003c52:	bf00      	nop
 8003c54:	2000001c 	.word	0x2000001c
 8003c58:	0800c9f4 	.word	0x0800c9f4

08003c5c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003c60:	4b03      	ldr	r3, [pc, #12]	; (8003c70 <TIM1_BRK_IRQHandler+0x14>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4903      	ldr	r1, [pc, #12]	; (8003c74 <TIM1_BRK_IRQHandler+0x18>)
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fe fd4c 	bl	8002704 <dump_printf>
	while(1);
 8003c6c:	e7fe      	b.n	8003c6c <TIM1_BRK_IRQHandler+0x10>
 8003c6e:	bf00      	nop
 8003c70:	2000001c 	.word	0x2000001c
 8003c74:	0800ca08 	.word	0x0800ca08

08003c78 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003c7c:	4b03      	ldr	r3, [pc, #12]	; (8003c8c <TIM1_TRG_COM_IRQHandler+0x14>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4903      	ldr	r1, [pc, #12]	; (8003c90 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fe fd3e 	bl	8002704 <dump_printf>
	while(1);
 8003c88:	e7fe      	b.n	8003c88 <TIM1_TRG_COM_IRQHandler+0x10>
 8003c8a:	bf00      	nop
 8003c8c:	2000001c 	.word	0x2000001c
 8003c90:	0800ca1c 	.word	0x0800ca1c

08003c94 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003c98:	4b03      	ldr	r3, [pc, #12]	; (8003ca8 <TIM1_CC_IRQHandler+0x14>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4903      	ldr	r1, [pc, #12]	; (8003cac <TIM1_CC_IRQHandler+0x18>)
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe fd30 	bl	8002704 <dump_printf>
	while(1);
 8003ca4:	e7fe      	b.n	8003ca4 <TIM1_CC_IRQHandler+0x10>
 8003ca6:	bf00      	nop
 8003ca8:	2000001c 	.word	0x2000001c
 8003cac:	0800ca2c 	.word	0x0800ca2c

08003cb0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003cb4:	4b03      	ldr	r3, [pc, #12]	; (8003cc4 <I2C1_EV_IRQHandler+0x14>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4903      	ldr	r1, [pc, #12]	; (8003cc8 <I2C1_EV_IRQHandler+0x18>)
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fe fd22 	bl	8002704 <dump_printf>
	while(1);
 8003cc0:	e7fe      	b.n	8003cc0 <I2C1_EV_IRQHandler+0x10>
 8003cc2:	bf00      	nop
 8003cc4:	2000001c 	.word	0x2000001c
 8003cc8:	0800ca4c 	.word	0x0800ca4c

08003ccc <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003cd0:	4b03      	ldr	r3, [pc, #12]	; (8003ce0 <I2C1_ER_IRQHandler+0x14>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4903      	ldr	r1, [pc, #12]	; (8003ce4 <I2C1_ER_IRQHandler+0x18>)
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe fd14 	bl	8002704 <dump_printf>
	while(1);
 8003cdc:	e7fe      	b.n	8003cdc <I2C1_ER_IRQHandler+0x10>
 8003cde:	bf00      	nop
 8003ce0:	2000001c 	.word	0x2000001c
 8003ce4:	0800ca54 	.word	0x0800ca54

08003ce8 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003cec:	4b03      	ldr	r3, [pc, #12]	; (8003cfc <I2C2_EV_IRQHandler+0x14>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4903      	ldr	r1, [pc, #12]	; (8003d00 <I2C2_EV_IRQHandler+0x18>)
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe fd06 	bl	8002704 <dump_printf>
	while(1);
 8003cf8:	e7fe      	b.n	8003cf8 <I2C2_EV_IRQHandler+0x10>
 8003cfa:	bf00      	nop
 8003cfc:	2000001c 	.word	0x2000001c
 8003d00:	0800ca5c 	.word	0x0800ca5c

08003d04 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003d08:	4b03      	ldr	r3, [pc, #12]	; (8003d18 <I2C2_ER_IRQHandler+0x14>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4903      	ldr	r1, [pc, #12]	; (8003d1c <I2C2_ER_IRQHandler+0x18>)
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fe fcf8 	bl	8002704 <dump_printf>
	while(1);
 8003d14:	e7fe      	b.n	8003d14 <I2C2_ER_IRQHandler+0x10>
 8003d16:	bf00      	nop
 8003d18:	2000001c 	.word	0x2000001c
 8003d1c:	0800ca64 	.word	0x0800ca64

08003d20 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003d24:	4b03      	ldr	r3, [pc, #12]	; (8003d34 <SPI1_IRQHandler+0x14>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4903      	ldr	r1, [pc, #12]	; (8003d38 <SPI1_IRQHandler+0x18>)
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fe fcea 	bl	8002704 <dump_printf>
	while(1);
 8003d30:	e7fe      	b.n	8003d30 <SPI1_IRQHandler+0x10>
 8003d32:	bf00      	nop
 8003d34:	2000001c 	.word	0x2000001c
 8003d38:	0800ca6c 	.word	0x0800ca6c

08003d3c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003d40:	4b03      	ldr	r3, [pc, #12]	; (8003d50 <SPI2_IRQHandler+0x14>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4903      	ldr	r1, [pc, #12]	; (8003d54 <SPI2_IRQHandler+0x18>)
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fe fcdc 	bl	8002704 <dump_printf>
	while(1);
 8003d4c:	e7fe      	b.n	8003d4c <SPI2_IRQHandler+0x10>
 8003d4e:	bf00      	nop
 8003d50:	2000001c 	.word	0x2000001c
 8003d54:	0800ca74 	.word	0x0800ca74

08003d58 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003d5c:	4b03      	ldr	r3, [pc, #12]	; (8003d6c <RTC_Alarm_IRQHandler+0x14>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4903      	ldr	r1, [pc, #12]	; (8003d70 <RTC_Alarm_IRQHandler+0x18>)
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe fcce 	bl	8002704 <dump_printf>
	while(1);
 8003d68:	e7fe      	b.n	8003d68 <RTC_Alarm_IRQHandler+0x10>
 8003d6a:	bf00      	nop
 8003d6c:	2000001c 	.word	0x2000001c
 8003d70:	0800caa0 	.word	0x0800caa0

08003d74 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003d78:	4b03      	ldr	r3, [pc, #12]	; (8003d88 <USBWakeUp_IRQHandler+0x14>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4903      	ldr	r1, [pc, #12]	; (8003d8c <USBWakeUp_IRQHandler+0x18>)
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fe fcc0 	bl	8002704 <dump_printf>
}
 8003d84:	bf00      	nop
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	2000001c 	.word	0x2000001c
 8003d8c:	0800caac 	.word	0x0800caac

08003d90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003d94:	4b15      	ldr	r3, [pc, #84]	; (8003dec <SystemInit+0x5c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a14      	ldr	r2, [pc, #80]	; (8003dec <SystemInit+0x5c>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003da0:	4b12      	ldr	r3, [pc, #72]	; (8003dec <SystemInit+0x5c>)
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	4911      	ldr	r1, [pc, #68]	; (8003dec <SystemInit+0x5c>)
 8003da6:	4b12      	ldr	r3, [pc, #72]	; (8003df0 <SystemInit+0x60>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003dac:	4b0f      	ldr	r3, [pc, #60]	; (8003dec <SystemInit+0x5c>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a0e      	ldr	r2, [pc, #56]	; (8003dec <SystemInit+0x5c>)
 8003db2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003dbc:	4b0b      	ldr	r3, [pc, #44]	; (8003dec <SystemInit+0x5c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a0a      	ldr	r2, [pc, #40]	; (8003dec <SystemInit+0x5c>)
 8003dc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003dc8:	4b08      	ldr	r3, [pc, #32]	; (8003dec <SystemInit+0x5c>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	4a07      	ldr	r2, [pc, #28]	; (8003dec <SystemInit+0x5c>)
 8003dce:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003dd2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003dd4:	4b05      	ldr	r3, [pc, #20]	; (8003dec <SystemInit+0x5c>)
 8003dd6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003dda:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003ddc:	4b05      	ldr	r3, [pc, #20]	; (8003df4 <SystemInit+0x64>)
 8003dde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003de2:	609a      	str	r2, [r3, #8]
#endif 
}
 8003de4:	bf00      	nop
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr
 8003dec:	40021000 	.word	0x40021000
 8003df0:	f8ff0000 	.word	0xf8ff0000
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	2300      	movs	r3, #0
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	2300      	movs	r3, #0
 8003e08:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003e0a:	4b2f      	ldr	r3, [pc, #188]	; (8003ec8 <SystemCoreClockUpdate+0xd0>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
 8003e12:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d011      	beq.n	8003e3e <SystemCoreClockUpdate+0x46>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2b08      	cmp	r3, #8
 8003e1e:	d83a      	bhi.n	8003e96 <SystemCoreClockUpdate+0x9e>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <SystemCoreClockUpdate+0x36>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	d004      	beq.n	8003e36 <SystemCoreClockUpdate+0x3e>
 8003e2c:	e033      	b.n	8003e96 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003e2e:	4b27      	ldr	r3, [pc, #156]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003e30:	4a27      	ldr	r2, [pc, #156]	; (8003ed0 <SystemCoreClockUpdate+0xd8>)
 8003e32:	601a      	str	r2, [r3, #0]
      break;
 8003e34:	e033      	b.n	8003e9e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003e36:	4b25      	ldr	r3, [pc, #148]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003e38:	4a25      	ldr	r2, [pc, #148]	; (8003ed0 <SystemCoreClockUpdate+0xd8>)
 8003e3a:	601a      	str	r2, [r3, #0]
      break;
 8003e3c:	e02f      	b.n	8003e9e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003e3e:	4b22      	ldr	r3, [pc, #136]	; (8003ec8 <SystemCoreClockUpdate+0xd0>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003e46:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003e48:	4b1f      	ldr	r3, [pc, #124]	; (8003ec8 <SystemCoreClockUpdate+0xd0>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e50:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	0c9b      	lsrs	r3, r3, #18
 8003e56:	3302      	adds	r3, #2
 8003e58:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d106      	bne.n	8003e6e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	4a1c      	ldr	r2, [pc, #112]	; (8003ed4 <SystemCoreClockUpdate+0xdc>)
 8003e64:	fb02 f303 	mul.w	r3, r2, r3
 8003e68:	4a18      	ldr	r2, [pc, #96]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003e6a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003e6c:	e017      	b.n	8003e9e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003e6e:	4b16      	ldr	r3, [pc, #88]	; (8003ec8 <SystemCoreClockUpdate+0xd0>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d006      	beq.n	8003e88 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	4a15      	ldr	r2, [pc, #84]	; (8003ed4 <SystemCoreClockUpdate+0xdc>)
 8003e7e:	fb02 f303 	mul.w	r3, r2, r3
 8003e82:	4a12      	ldr	r2, [pc, #72]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003e84:	6013      	str	r3, [r2, #0]
      break;
 8003e86:	e00a      	b.n	8003e9e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	4a11      	ldr	r2, [pc, #68]	; (8003ed0 <SystemCoreClockUpdate+0xd8>)
 8003e8c:	fb02 f303 	mul.w	r3, r2, r3
 8003e90:	4a0e      	ldr	r2, [pc, #56]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003e92:	6013      	str	r3, [r2, #0]
      break;
 8003e94:	e003      	b.n	8003e9e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003e96:	4b0d      	ldr	r3, [pc, #52]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003e98:	4a0d      	ldr	r2, [pc, #52]	; (8003ed0 <SystemCoreClockUpdate+0xd8>)
 8003e9a:	601a      	str	r2, [r3, #0]
      break;
 8003e9c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003e9e:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <SystemCoreClockUpdate+0xd0>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	091b      	lsrs	r3, r3, #4
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	4a0b      	ldr	r2, [pc, #44]	; (8003ed8 <SystemCoreClockUpdate+0xe0>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003eae:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb8:	4a04      	ldr	r2, [pc, #16]	; (8003ecc <SystemCoreClockUpdate+0xd4>)
 8003eba:	6013      	str	r3, [r2, #0]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	20000020 	.word	0x20000020
 8003ed0:	007a1200 	.word	0x007a1200
 8003ed4:	003d0900 	.word	0x003d0900
 8003ed8:	0800cad0 	.word	0x0800cad0

08003edc <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	71fb      	strb	r3, [r7, #7]
 8003ee6:	e007      	b.n	8003ef8 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
 8003eea:	4a0b      	ldr	r2, [pc, #44]	; (8003f18 <Systick_init+0x3c>)
 8003eec:	2100      	movs	r1, #0
 8003eee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003ef2:	79fb      	ldrb	r3, [r7, #7]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	71fb      	strb	r3, [r7, #7]
 8003ef8:	79fb      	ldrb	r3, [r7, #7]
 8003efa:	2b0f      	cmp	r3, #15
 8003efc:	d9f4      	bls.n	8003ee8 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003efe:	2200      	movs	r2, #0
 8003f00:	2100      	movs	r1, #0
 8003f02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f06:	f000 f998 	bl	800423a <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003f0a:	4b04      	ldr	r3, [pc, #16]	; (8003f1c <Systick_init+0x40>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	601a      	str	r2, [r3, #0]
}
 8003f10:	bf00      	nop
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	20000f98 	.word	0x20000f98
 8003f1c:	20000fd8 	.word	0x20000fd8

08003f20 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003f26:	f000 f895 	bl	8004054 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003f2a:	f000 f9bc 	bl	80042a6 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <SysTick_Handler+0x4c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <SysTick_Handler+0x1a>
		Systick_init();
 8003f36:	f7ff ffd1 	bl	8003edc <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	71fb      	strb	r3, [r7, #7]
 8003f3e:	e00d      	b.n	8003f5c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003f40:	79fb      	ldrb	r3, [r7, #7]
 8003f42:	4a0b      	ldr	r2, [pc, #44]	; (8003f70 <SysTick_Handler+0x50>)
 8003f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d004      	beq.n	8003f56 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003f4c:	79fb      	ldrb	r3, [r7, #7]
 8003f4e:	4a08      	ldr	r2, [pc, #32]	; (8003f70 <SysTick_Handler+0x50>)
 8003f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f54:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003f56:	79fb      	ldrb	r3, [r7, #7]
 8003f58:	3301      	adds	r3, #1
 8003f5a:	71fb      	strb	r3, [r7, #7]
 8003f5c:	79fb      	ldrb	r3, [r7, #7]
 8003f5e:	2b0f      	cmp	r3, #15
 8003f60:	d9ee      	bls.n	8003f40 <SysTick_Handler+0x20>
	}
}
 8003f62:	bf00      	nop
 8003f64:	bf00      	nop
 8003f66:	3708      	adds	r7, #8
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	20000fd8 	.word	0x20000fd8
 8003f70:	20000f98 	.word	0x20000f98

08003f74 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003f7c:	4b10      	ldr	r3, [pc, #64]	; (8003fc0 <Systick_add_callback_function+0x4c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <Systick_add_callback_function+0x14>
		Systick_init();
 8003f84:	f7ff ffaa 	bl	8003edc <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	73fb      	strb	r3, [r7, #15]
 8003f8c:	e00f      	b.n	8003fae <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
 8003f90:	4a0c      	ldr	r2, [pc, #48]	; (8003fc4 <Systick_add_callback_function+0x50>)
 8003f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	4909      	ldr	r1, [pc, #36]	; (8003fc4 <Systick_add_callback_function+0x50>)
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e006      	b.n	8003fb6 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	3301      	adds	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	7bfb      	ldrb	r3, [r7, #15]
 8003fb0:	2b0f      	cmp	r3, #15
 8003fb2:	d9ec      	bls.n	8003f8e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003fb4:	2300      	movs	r3, #0

}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000fd8 	.word	0x20000fd8
 8003fc4:	20000f98 	.word	0x20000f98

08003fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fcc:	4b08      	ldr	r3, [pc, #32]	; (8003ff0 <HAL_Init+0x28>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a07      	ldr	r2, [pc, #28]	; (8003ff0 <HAL_Init+0x28>)
 8003fd2:	f043 0310 	orr.w	r3, r3, #16
 8003fd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fd8:	2003      	movs	r0, #3
 8003fda:	f000 f923 	bl	8004224 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fde:	200f      	movs	r0, #15
 8003fe0:	f000 f808 	bl	8003ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fe4:	f7fe f9cc 	bl	8002380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40022000 	.word	0x40022000

08003ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ffc:	4b12      	ldr	r3, [pc, #72]	; (8004048 <HAL_InitTick+0x54>)
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	4b12      	ldr	r3, [pc, #72]	; (800404c <HAL_InitTick+0x58>)
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	4619      	mov	r1, r3
 8004006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800400a:	fbb3 f3f1 	udiv	r3, r3, r1
 800400e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004012:	4618      	mov	r0, r3
 8004014:	f000 f93b 	bl	800428e <HAL_SYSTICK_Config>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e00e      	b.n	8004040 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b0f      	cmp	r3, #15
 8004026:	d80a      	bhi.n	800403e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004028:	2200      	movs	r2, #0
 800402a:	6879      	ldr	r1, [r7, #4]
 800402c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004030:	f000 f903 	bl	800423a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004034:	4a06      	ldr	r2, [pc, #24]	; (8004050 <HAL_InitTick+0x5c>)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800403a:	2300      	movs	r3, #0
 800403c:	e000      	b.n	8004040 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
}
 8004040:	4618      	mov	r0, r3
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	20000020 	.word	0x20000020
 800404c:	20000028 	.word	0x20000028
 8004050:	20000024 	.word	0x20000024

08004054 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004058:	4b05      	ldr	r3, [pc, #20]	; (8004070 <HAL_IncTick+0x1c>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	4b05      	ldr	r3, [pc, #20]	; (8004074 <HAL_IncTick+0x20>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4413      	add	r3, r2
 8004064:	4a03      	ldr	r2, [pc, #12]	; (8004074 <HAL_IncTick+0x20>)
 8004066:	6013      	str	r3, [r2, #0]
}
 8004068:	bf00      	nop
 800406a:	46bd      	mov	sp, r7
 800406c:	bc80      	pop	{r7}
 800406e:	4770      	bx	lr
 8004070:	20000028 	.word	0x20000028
 8004074:	200010b0 	.word	0x200010b0

08004078 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  return uwTick;
 800407c:	4b02      	ldr	r3, [pc, #8]	; (8004088 <HAL_GetTick+0x10>)
 800407e:	681b      	ldr	r3, [r3, #0]
}
 8004080:	4618      	mov	r0, r3
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	200010b0 	.word	0x200010b0

0800408c <__NVIC_SetPriorityGrouping>:
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f003 0307 	and.w	r3, r3, #7
 800409a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800409c:	4b0c      	ldr	r3, [pc, #48]	; (80040d0 <__NVIC_SetPriorityGrouping+0x44>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040a8:	4013      	ands	r3, r2
 80040aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040be:	4a04      	ldr	r2, [pc, #16]	; (80040d0 <__NVIC_SetPriorityGrouping+0x44>)
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	60d3      	str	r3, [r2, #12]
}
 80040c4:	bf00      	nop
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bc80      	pop	{r7}
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	e000ed00 	.word	0xe000ed00

080040d4 <__NVIC_GetPriorityGrouping>:
{
 80040d4:	b480      	push	{r7}
 80040d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040d8:	4b04      	ldr	r3, [pc, #16]	; (80040ec <__NVIC_GetPriorityGrouping+0x18>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	0a1b      	lsrs	r3, r3, #8
 80040de:	f003 0307 	and.w	r3, r3, #7
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc80      	pop	{r7}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	e000ed00 	.word	0xe000ed00

080040f0 <__NVIC_EnableIRQ>:
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	db0b      	blt.n	800411a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004102:	79fb      	ldrb	r3, [r7, #7]
 8004104:	f003 021f 	and.w	r2, r3, #31
 8004108:	4906      	ldr	r1, [pc, #24]	; (8004124 <__NVIC_EnableIRQ+0x34>)
 800410a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410e:	095b      	lsrs	r3, r3, #5
 8004110:	2001      	movs	r0, #1
 8004112:	fa00 f202 	lsl.w	r2, r0, r2
 8004116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800411a:	bf00      	nop
 800411c:	370c      	adds	r7, #12
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr
 8004124:	e000e100 	.word	0xe000e100

08004128 <__NVIC_SetPriority>:
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	4603      	mov	r3, r0
 8004130:	6039      	str	r1, [r7, #0]
 8004132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004138:	2b00      	cmp	r3, #0
 800413a:	db0a      	blt.n	8004152 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	b2da      	uxtb	r2, r3
 8004140:	490c      	ldr	r1, [pc, #48]	; (8004174 <__NVIC_SetPriority+0x4c>)
 8004142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004146:	0112      	lsls	r2, r2, #4
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	440b      	add	r3, r1
 800414c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004150:	e00a      	b.n	8004168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	b2da      	uxtb	r2, r3
 8004156:	4908      	ldr	r1, [pc, #32]	; (8004178 <__NVIC_SetPriority+0x50>)
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	3b04      	subs	r3, #4
 8004160:	0112      	lsls	r2, r2, #4
 8004162:	b2d2      	uxtb	r2, r2
 8004164:	440b      	add	r3, r1
 8004166:	761a      	strb	r2, [r3, #24]
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	bc80      	pop	{r7}
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	e000e100 	.word	0xe000e100
 8004178:	e000ed00 	.word	0xe000ed00

0800417c <NVIC_EncodePriority>:
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	; 0x24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	f1c3 0307 	rsb	r3, r3, #7
 8004196:	2b04      	cmp	r3, #4
 8004198:	bf28      	it	cs
 800419a:	2304      	movcs	r3, #4
 800419c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800419e:	69fb      	ldr	r3, [r7, #28]
 80041a0:	3304      	adds	r3, #4
 80041a2:	2b06      	cmp	r3, #6
 80041a4:	d902      	bls.n	80041ac <NVIC_EncodePriority+0x30>
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	3b03      	subs	r3, #3
 80041aa:	e000      	b.n	80041ae <NVIC_EncodePriority+0x32>
 80041ac:	2300      	movs	r3, #0
 80041ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	43da      	mvns	r2, r3
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	401a      	ands	r2, r3
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	fa01 f303 	lsl.w	r3, r1, r3
 80041ce:	43d9      	mvns	r1, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041d4:	4313      	orrs	r3, r2
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3724      	adds	r7, #36	; 0x24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bc80      	pop	{r7}
 80041de:	4770      	bx	lr

080041e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80041f0:	d301      	bcc.n	80041f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041f2:	2301      	movs	r3, #1
 80041f4:	e00f      	b.n	8004216 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041f6:	4a0a      	ldr	r2, [pc, #40]	; (8004220 <SysTick_Config+0x40>)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041fe:	210f      	movs	r1, #15
 8004200:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004204:	f7ff ff90 	bl	8004128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004208:	4b05      	ldr	r3, [pc, #20]	; (8004220 <SysTick_Config+0x40>)
 800420a:	2200      	movs	r2, #0
 800420c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800420e:	4b04      	ldr	r3, [pc, #16]	; (8004220 <SysTick_Config+0x40>)
 8004210:	2207      	movs	r2, #7
 8004212:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	e000e010 	.word	0xe000e010

08004224 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7ff ff2d 	bl	800408c <__NVIC_SetPriorityGrouping>
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800423a:	b580      	push	{r7, lr}
 800423c:	b086      	sub	sp, #24
 800423e:	af00      	add	r7, sp, #0
 8004240:	4603      	mov	r3, r0
 8004242:	60b9      	str	r1, [r7, #8]
 8004244:	607a      	str	r2, [r7, #4]
 8004246:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004248:	2300      	movs	r3, #0
 800424a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800424c:	f7ff ff42 	bl	80040d4 <__NVIC_GetPriorityGrouping>
 8004250:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	68b9      	ldr	r1, [r7, #8]
 8004256:	6978      	ldr	r0, [r7, #20]
 8004258:	f7ff ff90 	bl	800417c <NVIC_EncodePriority>
 800425c:	4602      	mov	r2, r0
 800425e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004262:	4611      	mov	r1, r2
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff ff5f 	bl	8004128 <__NVIC_SetPriority>
}
 800426a:	bf00      	nop
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	4603      	mov	r3, r0
 800427a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800427c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff ff35 	bl	80040f0 <__NVIC_EnableIRQ>
}
 8004286:	bf00      	nop
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7ff ffa2 	bl	80041e0 <SysTick_Config>
 800429c:	4603      	mov	r3, r0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80042aa:	f000 f802 	bl	80042b2 <HAL_SYSTICK_Callback>
}
 80042ae:	bf00      	nop
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80042b2:	b480      	push	{r7}
 80042b4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80042b6:	bf00      	nop
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr
	...

080042c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d005      	beq.n	80042e2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2204      	movs	r2, #4
 80042da:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	73fb      	strb	r3, [r7, #15]
 80042e0:	e051      	b.n	8004386 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 020e 	bic.w	r2, r2, #14
 80042f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0201 	bic.w	r2, r2, #1
 8004300:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a22      	ldr	r2, [pc, #136]	; (8004390 <HAL_DMA_Abort_IT+0xd0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d029      	beq.n	8004360 <HAL_DMA_Abort_IT+0xa0>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a20      	ldr	r2, [pc, #128]	; (8004394 <HAL_DMA_Abort_IT+0xd4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d022      	beq.n	800435c <HAL_DMA_Abort_IT+0x9c>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a1f      	ldr	r2, [pc, #124]	; (8004398 <HAL_DMA_Abort_IT+0xd8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d01a      	beq.n	8004356 <HAL_DMA_Abort_IT+0x96>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a1d      	ldr	r2, [pc, #116]	; (800439c <HAL_DMA_Abort_IT+0xdc>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d012      	beq.n	8004350 <HAL_DMA_Abort_IT+0x90>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a1c      	ldr	r2, [pc, #112]	; (80043a0 <HAL_DMA_Abort_IT+0xe0>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d00a      	beq.n	800434a <HAL_DMA_Abort_IT+0x8a>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a1a      	ldr	r2, [pc, #104]	; (80043a4 <HAL_DMA_Abort_IT+0xe4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d102      	bne.n	8004344 <HAL_DMA_Abort_IT+0x84>
 800433e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004342:	e00e      	b.n	8004362 <HAL_DMA_Abort_IT+0xa2>
 8004344:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004348:	e00b      	b.n	8004362 <HAL_DMA_Abort_IT+0xa2>
 800434a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800434e:	e008      	b.n	8004362 <HAL_DMA_Abort_IT+0xa2>
 8004350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004354:	e005      	b.n	8004362 <HAL_DMA_Abort_IT+0xa2>
 8004356:	f44f 7380 	mov.w	r3, #256	; 0x100
 800435a:	e002      	b.n	8004362 <HAL_DMA_Abort_IT+0xa2>
 800435c:	2310      	movs	r3, #16
 800435e:	e000      	b.n	8004362 <HAL_DMA_Abort_IT+0xa2>
 8004360:	2301      	movs	r3, #1
 8004362:	4a11      	ldr	r2, [pc, #68]	; (80043a8 <HAL_DMA_Abort_IT+0xe8>)
 8004364:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	4798      	blx	r3
    } 
  }
  return status;
 8004386:	7bfb      	ldrb	r3, [r7, #15]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3710      	adds	r7, #16
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40020008 	.word	0x40020008
 8004394:	4002001c 	.word	0x4002001c
 8004398:	40020030 	.word	0x40020030
 800439c:	40020044 	.word	0x40020044
 80043a0:	40020058 	.word	0x40020058
 80043a4:	4002006c 	.word	0x4002006c
 80043a8:	40020000 	.word	0x40020000

080043ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b08b      	sub	sp, #44	; 0x2c
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043b6:	2300      	movs	r3, #0
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80043ba:	2300      	movs	r3, #0
 80043bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043be:	e169      	b.n	8004694 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80043c0:	2201      	movs	r2, #1
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69fa      	ldr	r2, [r7, #28]
 80043d0:	4013      	ands	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	429a      	cmp	r2, r3
 80043da:	f040 8158 	bne.w	800468e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	4a9a      	ldr	r2, [pc, #616]	; (800464c <HAL_GPIO_Init+0x2a0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d05e      	beq.n	80044a6 <HAL_GPIO_Init+0xfa>
 80043e8:	4a98      	ldr	r2, [pc, #608]	; (800464c <HAL_GPIO_Init+0x2a0>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d875      	bhi.n	80044da <HAL_GPIO_Init+0x12e>
 80043ee:	4a98      	ldr	r2, [pc, #608]	; (8004650 <HAL_GPIO_Init+0x2a4>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d058      	beq.n	80044a6 <HAL_GPIO_Init+0xfa>
 80043f4:	4a96      	ldr	r2, [pc, #600]	; (8004650 <HAL_GPIO_Init+0x2a4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d86f      	bhi.n	80044da <HAL_GPIO_Init+0x12e>
 80043fa:	4a96      	ldr	r2, [pc, #600]	; (8004654 <HAL_GPIO_Init+0x2a8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d052      	beq.n	80044a6 <HAL_GPIO_Init+0xfa>
 8004400:	4a94      	ldr	r2, [pc, #592]	; (8004654 <HAL_GPIO_Init+0x2a8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d869      	bhi.n	80044da <HAL_GPIO_Init+0x12e>
 8004406:	4a94      	ldr	r2, [pc, #592]	; (8004658 <HAL_GPIO_Init+0x2ac>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d04c      	beq.n	80044a6 <HAL_GPIO_Init+0xfa>
 800440c:	4a92      	ldr	r2, [pc, #584]	; (8004658 <HAL_GPIO_Init+0x2ac>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d863      	bhi.n	80044da <HAL_GPIO_Init+0x12e>
 8004412:	4a92      	ldr	r2, [pc, #584]	; (800465c <HAL_GPIO_Init+0x2b0>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d046      	beq.n	80044a6 <HAL_GPIO_Init+0xfa>
 8004418:	4a90      	ldr	r2, [pc, #576]	; (800465c <HAL_GPIO_Init+0x2b0>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d85d      	bhi.n	80044da <HAL_GPIO_Init+0x12e>
 800441e:	2b12      	cmp	r3, #18
 8004420:	d82a      	bhi.n	8004478 <HAL_GPIO_Init+0xcc>
 8004422:	2b12      	cmp	r3, #18
 8004424:	d859      	bhi.n	80044da <HAL_GPIO_Init+0x12e>
 8004426:	a201      	add	r2, pc, #4	; (adr r2, 800442c <HAL_GPIO_Init+0x80>)
 8004428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442c:	080044a7 	.word	0x080044a7
 8004430:	08004481 	.word	0x08004481
 8004434:	08004493 	.word	0x08004493
 8004438:	080044d5 	.word	0x080044d5
 800443c:	080044db 	.word	0x080044db
 8004440:	080044db 	.word	0x080044db
 8004444:	080044db 	.word	0x080044db
 8004448:	080044db 	.word	0x080044db
 800444c:	080044db 	.word	0x080044db
 8004450:	080044db 	.word	0x080044db
 8004454:	080044db 	.word	0x080044db
 8004458:	080044db 	.word	0x080044db
 800445c:	080044db 	.word	0x080044db
 8004460:	080044db 	.word	0x080044db
 8004464:	080044db 	.word	0x080044db
 8004468:	080044db 	.word	0x080044db
 800446c:	080044db 	.word	0x080044db
 8004470:	08004489 	.word	0x08004489
 8004474:	0800449d 	.word	0x0800449d
 8004478:	4a79      	ldr	r2, [pc, #484]	; (8004660 <HAL_GPIO_Init+0x2b4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d013      	beq.n	80044a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800447e:	e02c      	b.n	80044da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	623b      	str	r3, [r7, #32]
          break;
 8004486:	e029      	b.n	80044dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	3304      	adds	r3, #4
 800448e:	623b      	str	r3, [r7, #32]
          break;
 8004490:	e024      	b.n	80044dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	3308      	adds	r3, #8
 8004498:	623b      	str	r3, [r7, #32]
          break;
 800449a:	e01f      	b.n	80044dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	330c      	adds	r3, #12
 80044a2:	623b      	str	r3, [r7, #32]
          break;
 80044a4:	e01a      	b.n	80044dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d102      	bne.n	80044b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80044ae:	2304      	movs	r3, #4
 80044b0:	623b      	str	r3, [r7, #32]
          break;
 80044b2:	e013      	b.n	80044dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d105      	bne.n	80044c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80044bc:	2308      	movs	r3, #8
 80044be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69fa      	ldr	r2, [r7, #28]
 80044c4:	611a      	str	r2, [r3, #16]
          break;
 80044c6:	e009      	b.n	80044dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80044c8:	2308      	movs	r3, #8
 80044ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	69fa      	ldr	r2, [r7, #28]
 80044d0:	615a      	str	r2, [r3, #20]
          break;
 80044d2:	e003      	b.n	80044dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80044d4:	2300      	movs	r3, #0
 80044d6:	623b      	str	r3, [r7, #32]
          break;
 80044d8:	e000      	b.n	80044dc <HAL_GPIO_Init+0x130>
          break;
 80044da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	2bff      	cmp	r3, #255	; 0xff
 80044e0:	d801      	bhi.n	80044e6 <HAL_GPIO_Init+0x13a>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	e001      	b.n	80044ea <HAL_GPIO_Init+0x13e>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	3304      	adds	r3, #4
 80044ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	2bff      	cmp	r3, #255	; 0xff
 80044f0:	d802      	bhi.n	80044f8 <HAL_GPIO_Init+0x14c>
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	e002      	b.n	80044fe <HAL_GPIO_Init+0x152>
 80044f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fa:	3b08      	subs	r3, #8
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	210f      	movs	r1, #15
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	fa01 f303 	lsl.w	r3, r1, r3
 800450c:	43db      	mvns	r3, r3
 800450e:	401a      	ands	r2, r3
 8004510:	6a39      	ldr	r1, [r7, #32]
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	fa01 f303 	lsl.w	r3, r1, r3
 8004518:	431a      	orrs	r2, r3
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	f000 80b1 	beq.w	800468e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800452c:	4b4d      	ldr	r3, [pc, #308]	; (8004664 <HAL_GPIO_Init+0x2b8>)
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	4a4c      	ldr	r2, [pc, #304]	; (8004664 <HAL_GPIO_Init+0x2b8>)
 8004532:	f043 0301 	orr.w	r3, r3, #1
 8004536:	6193      	str	r3, [r2, #24]
 8004538:	4b4a      	ldr	r3, [pc, #296]	; (8004664 <HAL_GPIO_Init+0x2b8>)
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	60bb      	str	r3, [r7, #8]
 8004542:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004544:	4a48      	ldr	r2, [pc, #288]	; (8004668 <HAL_GPIO_Init+0x2bc>)
 8004546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004548:	089b      	lsrs	r3, r3, #2
 800454a:	3302      	adds	r3, #2
 800454c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004550:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	f003 0303 	and.w	r3, r3, #3
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	220f      	movs	r2, #15
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43db      	mvns	r3, r3
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	4013      	ands	r3, r2
 8004566:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a40      	ldr	r2, [pc, #256]	; (800466c <HAL_GPIO_Init+0x2c0>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d013      	beq.n	8004598 <HAL_GPIO_Init+0x1ec>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a3f      	ldr	r2, [pc, #252]	; (8004670 <HAL_GPIO_Init+0x2c4>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d00d      	beq.n	8004594 <HAL_GPIO_Init+0x1e8>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a3e      	ldr	r2, [pc, #248]	; (8004674 <HAL_GPIO_Init+0x2c8>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d007      	beq.n	8004590 <HAL_GPIO_Init+0x1e4>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a3d      	ldr	r2, [pc, #244]	; (8004678 <HAL_GPIO_Init+0x2cc>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d101      	bne.n	800458c <HAL_GPIO_Init+0x1e0>
 8004588:	2303      	movs	r3, #3
 800458a:	e006      	b.n	800459a <HAL_GPIO_Init+0x1ee>
 800458c:	2304      	movs	r3, #4
 800458e:	e004      	b.n	800459a <HAL_GPIO_Init+0x1ee>
 8004590:	2302      	movs	r3, #2
 8004592:	e002      	b.n	800459a <HAL_GPIO_Init+0x1ee>
 8004594:	2301      	movs	r3, #1
 8004596:	e000      	b.n	800459a <HAL_GPIO_Init+0x1ee>
 8004598:	2300      	movs	r3, #0
 800459a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800459c:	f002 0203 	and.w	r2, r2, #3
 80045a0:	0092      	lsls	r2, r2, #2
 80045a2:	4093      	lsls	r3, r2
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80045aa:	492f      	ldr	r1, [pc, #188]	; (8004668 <HAL_GPIO_Init+0x2bc>)
 80045ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ae:	089b      	lsrs	r3, r3, #2
 80045b0:	3302      	adds	r3, #2
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d006      	beq.n	80045d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80045c4:	4b2d      	ldr	r3, [pc, #180]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	492c      	ldr	r1, [pc, #176]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	600b      	str	r3, [r1, #0]
 80045d0:	e006      	b.n	80045e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80045d2:	4b2a      	ldr	r3, [pc, #168]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	43db      	mvns	r3, r3
 80045da:	4928      	ldr	r1, [pc, #160]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045dc:	4013      	ands	r3, r2
 80045de:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d006      	beq.n	80045fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80045ec:	4b23      	ldr	r3, [pc, #140]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	4922      	ldr	r1, [pc, #136]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	604b      	str	r3, [r1, #4]
 80045f8:	e006      	b.n	8004608 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80045fa:	4b20      	ldr	r3, [pc, #128]	; (800467c <HAL_GPIO_Init+0x2d0>)
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	43db      	mvns	r3, r3
 8004602:	491e      	ldr	r1, [pc, #120]	; (800467c <HAL_GPIO_Init+0x2d0>)
 8004604:	4013      	ands	r3, r2
 8004606:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d006      	beq.n	8004622 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004614:	4b19      	ldr	r3, [pc, #100]	; (800467c <HAL_GPIO_Init+0x2d0>)
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	4918      	ldr	r1, [pc, #96]	; (800467c <HAL_GPIO_Init+0x2d0>)
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	4313      	orrs	r3, r2
 800461e:	608b      	str	r3, [r1, #8]
 8004620:	e006      	b.n	8004630 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004622:	4b16      	ldr	r3, [pc, #88]	; (800467c <HAL_GPIO_Init+0x2d0>)
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	43db      	mvns	r3, r3
 800462a:	4914      	ldr	r1, [pc, #80]	; (800467c <HAL_GPIO_Init+0x2d0>)
 800462c:	4013      	ands	r3, r2
 800462e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d021      	beq.n	8004680 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800463c:	4b0f      	ldr	r3, [pc, #60]	; (800467c <HAL_GPIO_Init+0x2d0>)
 800463e:	68da      	ldr	r2, [r3, #12]
 8004640:	490e      	ldr	r1, [pc, #56]	; (800467c <HAL_GPIO_Init+0x2d0>)
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	4313      	orrs	r3, r2
 8004646:	60cb      	str	r3, [r1, #12]
 8004648:	e021      	b.n	800468e <HAL_GPIO_Init+0x2e2>
 800464a:	bf00      	nop
 800464c:	10320000 	.word	0x10320000
 8004650:	10310000 	.word	0x10310000
 8004654:	10220000 	.word	0x10220000
 8004658:	10210000 	.word	0x10210000
 800465c:	10120000 	.word	0x10120000
 8004660:	10110000 	.word	0x10110000
 8004664:	40021000 	.word	0x40021000
 8004668:	40010000 	.word	0x40010000
 800466c:	40010800 	.word	0x40010800
 8004670:	40010c00 	.word	0x40010c00
 8004674:	40011000 	.word	0x40011000
 8004678:	40011400 	.word	0x40011400
 800467c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004680:	4b0b      	ldr	r3, [pc, #44]	; (80046b0 <HAL_GPIO_Init+0x304>)
 8004682:	68da      	ldr	r2, [r3, #12]
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	43db      	mvns	r3, r3
 8004688:	4909      	ldr	r1, [pc, #36]	; (80046b0 <HAL_GPIO_Init+0x304>)
 800468a:	4013      	ands	r3, r2
 800468c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	3301      	adds	r3, #1
 8004692:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	fa22 f303 	lsr.w	r3, r2, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f47f ae8e 	bne.w	80043c0 <HAL_GPIO_Init+0x14>
  }
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop
 80046a8:	372c      	adds	r7, #44	; 0x2c
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bc80      	pop	{r7}
 80046ae:	4770      	bx	lr
 80046b0:	40010400 	.word	0x40010400

080046b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	460b      	mov	r3, r1
 80046be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689a      	ldr	r2, [r3, #8]
 80046c4:	887b      	ldrh	r3, [r7, #2]
 80046c6:	4013      	ands	r3, r2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d002      	beq.n	80046d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
 80046d0:	e001      	b.n	80046d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046d2:	2300      	movs	r3, #0
 80046d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr

080046e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046e2:	b480      	push	{r7}
 80046e4:	b083      	sub	sp, #12
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
 80046ea:	460b      	mov	r3, r1
 80046ec:	807b      	strh	r3, [r7, #2]
 80046ee:	4613      	mov	r3, r2
 80046f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046f2:	787b      	ldrb	r3, [r7, #1]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046f8:	887a      	ldrh	r2, [r7, #2]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80046fe:	e003      	b.n	8004708 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004700:	887b      	ldrh	r3, [r7, #2]
 8004702:	041a      	lsls	r2, r3, #16
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	611a      	str	r2, [r3, #16]
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	bc80      	pop	{r7}
 8004710:	4770      	bx	lr
	...

08004714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e26c      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 8087 	beq.w	8004842 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004734:	4b92      	ldr	r3, [pc, #584]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b04      	cmp	r3, #4
 800473e:	d00c      	beq.n	800475a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004740:	4b8f      	ldr	r3, [pc, #572]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 030c 	and.w	r3, r3, #12
 8004748:	2b08      	cmp	r3, #8
 800474a:	d112      	bne.n	8004772 <HAL_RCC_OscConfig+0x5e>
 800474c:	4b8c      	ldr	r3, [pc, #560]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004758:	d10b      	bne.n	8004772 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800475a:	4b89      	ldr	r3, [pc, #548]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d06c      	beq.n	8004840 <HAL_RCC_OscConfig+0x12c>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d168      	bne.n	8004840 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e246      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800477a:	d106      	bne.n	800478a <HAL_RCC_OscConfig+0x76>
 800477c:	4b80      	ldr	r3, [pc, #512]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a7f      	ldr	r2, [pc, #508]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004782:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004786:	6013      	str	r3, [r2, #0]
 8004788:	e02e      	b.n	80047e8 <HAL_RCC_OscConfig+0xd4>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10c      	bne.n	80047ac <HAL_RCC_OscConfig+0x98>
 8004792:	4b7b      	ldr	r3, [pc, #492]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a7a      	ldr	r2, [pc, #488]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	4b78      	ldr	r3, [pc, #480]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a77      	ldr	r2, [pc, #476]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047a8:	6013      	str	r3, [r2, #0]
 80047aa:	e01d      	b.n	80047e8 <HAL_RCC_OscConfig+0xd4>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047b4:	d10c      	bne.n	80047d0 <HAL_RCC_OscConfig+0xbc>
 80047b6:	4b72      	ldr	r3, [pc, #456]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a71      	ldr	r2, [pc, #452]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047c0:	6013      	str	r3, [r2, #0]
 80047c2:	4b6f      	ldr	r3, [pc, #444]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a6e      	ldr	r2, [pc, #440]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047cc:	6013      	str	r3, [r2, #0]
 80047ce:	e00b      	b.n	80047e8 <HAL_RCC_OscConfig+0xd4>
 80047d0:	4b6b      	ldr	r3, [pc, #428]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a6a      	ldr	r2, [pc, #424]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047da:	6013      	str	r3, [r2, #0]
 80047dc:	4b68      	ldr	r3, [pc, #416]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a67      	ldr	r2, [pc, #412]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80047e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d013      	beq.n	8004818 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047f0:	f7ff fc42 	bl	8004078 <HAL_GetTick>
 80047f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047f6:	e008      	b.n	800480a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047f8:	f7ff fc3e 	bl	8004078 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b64      	cmp	r3, #100	; 0x64
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e1fa      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480a:	4b5d      	ldr	r3, [pc, #372]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0f0      	beq.n	80047f8 <HAL_RCC_OscConfig+0xe4>
 8004816:	e014      	b.n	8004842 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004818:	f7ff fc2e 	bl	8004078 <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004820:	f7ff fc2a 	bl	8004078 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b64      	cmp	r3, #100	; 0x64
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e1e6      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004832:	4b53      	ldr	r3, [pc, #332]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1f0      	bne.n	8004820 <HAL_RCC_OscConfig+0x10c>
 800483e:	e000      	b.n	8004842 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d063      	beq.n	8004916 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800484e:	4b4c      	ldr	r3, [pc, #304]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f003 030c 	and.w	r3, r3, #12
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00b      	beq.n	8004872 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800485a:	4b49      	ldr	r3, [pc, #292]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f003 030c 	and.w	r3, r3, #12
 8004862:	2b08      	cmp	r3, #8
 8004864:	d11c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x18c>
 8004866:	4b46      	ldr	r3, [pc, #280]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d116      	bne.n	80048a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004872:	4b43      	ldr	r3, [pc, #268]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	2b00      	cmp	r3, #0
 800487c:	d005      	beq.n	800488a <HAL_RCC_OscConfig+0x176>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d001      	beq.n	800488a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e1ba      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800488a:	4b3d      	ldr	r3, [pc, #244]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	00db      	lsls	r3, r3, #3
 8004898:	4939      	ldr	r1, [pc, #228]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489e:	e03a      	b.n	8004916 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d020      	beq.n	80048ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a8:	4b36      	ldr	r3, [pc, #216]	; (8004984 <HAL_RCC_OscConfig+0x270>)
 80048aa:	2201      	movs	r2, #1
 80048ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ae:	f7ff fbe3 	bl	8004078 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b6:	f7ff fbdf 	bl	8004078 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e19b      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c8:	4b2d      	ldr	r3, [pc, #180]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d0f0      	beq.n	80048b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d4:	4b2a      	ldr	r3, [pc, #168]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4927      	ldr	r1, [pc, #156]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	600b      	str	r3, [r1, #0]
 80048e8:	e015      	b.n	8004916 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048ea:	4b26      	ldr	r3, [pc, #152]	; (8004984 <HAL_RCC_OscConfig+0x270>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f0:	f7ff fbc2 	bl	8004078 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048f8:	f7ff fbbe 	bl	8004078 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e17a      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800490a:	4b1d      	ldr	r3, [pc, #116]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1f0      	bne.n	80048f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d03a      	beq.n	8004998 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d019      	beq.n	800495e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800492a:	4b17      	ldr	r3, [pc, #92]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 800492c:	2201      	movs	r2, #1
 800492e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004930:	f7ff fba2 	bl	8004078 <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004938:	f7ff fb9e 	bl	8004078 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e15a      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800494a:	4b0d      	ldr	r3, [pc, #52]	; (8004980 <HAL_RCC_OscConfig+0x26c>)
 800494c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0f0      	beq.n	8004938 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004956:	2001      	movs	r0, #1
 8004958:	f000 fad8 	bl	8004f0c <RCC_Delay>
 800495c:	e01c      	b.n	8004998 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800495e:	4b0a      	ldr	r3, [pc, #40]	; (8004988 <HAL_RCC_OscConfig+0x274>)
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004964:	f7ff fb88 	bl	8004078 <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800496a:	e00f      	b.n	800498c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800496c:	f7ff fb84 	bl	8004078 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d908      	bls.n	800498c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e140      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000
 8004984:	42420000 	.word	0x42420000
 8004988:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800498c:	4b9e      	ldr	r3, [pc, #632]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1e9      	bne.n	800496c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80a6 	beq.w	8004af2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049a6:	2300      	movs	r3, #0
 80049a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049aa:	4b97      	ldr	r3, [pc, #604]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10d      	bne.n	80049d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b6:	4b94      	ldr	r3, [pc, #592]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	4a93      	ldr	r2, [pc, #588]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c0:	61d3      	str	r3, [r2, #28]
 80049c2:	4b91      	ldr	r3, [pc, #580]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ce:	2301      	movs	r3, #1
 80049d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d2:	4b8e      	ldr	r3, [pc, #568]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d118      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049de:	4b8b      	ldr	r3, [pc, #556]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a8a      	ldr	r2, [pc, #552]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 80049e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ea:	f7ff fb45 	bl	8004078 <HAL_GetTick>
 80049ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f2:	f7ff fb41 	bl	8004078 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b64      	cmp	r3, #100	; 0x64
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e0fd      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a04:	4b81      	ldr	r3, [pc, #516]	; (8004c0c <HAL_RCC_OscConfig+0x4f8>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d0f0      	beq.n	80049f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d106      	bne.n	8004a26 <HAL_RCC_OscConfig+0x312>
 8004a18:	4b7b      	ldr	r3, [pc, #492]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	4a7a      	ldr	r2, [pc, #488]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a1e:	f043 0301 	orr.w	r3, r3, #1
 8004a22:	6213      	str	r3, [r2, #32]
 8004a24:	e02d      	b.n	8004a82 <HAL_RCC_OscConfig+0x36e>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10c      	bne.n	8004a48 <HAL_RCC_OscConfig+0x334>
 8004a2e:	4b76      	ldr	r3, [pc, #472]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	4a75      	ldr	r2, [pc, #468]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a34:	f023 0301 	bic.w	r3, r3, #1
 8004a38:	6213      	str	r3, [r2, #32]
 8004a3a:	4b73      	ldr	r3, [pc, #460]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	4a72      	ldr	r2, [pc, #456]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a40:	f023 0304 	bic.w	r3, r3, #4
 8004a44:	6213      	str	r3, [r2, #32]
 8004a46:	e01c      	b.n	8004a82 <HAL_RCC_OscConfig+0x36e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	2b05      	cmp	r3, #5
 8004a4e:	d10c      	bne.n	8004a6a <HAL_RCC_OscConfig+0x356>
 8004a50:	4b6d      	ldr	r3, [pc, #436]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	4a6c      	ldr	r2, [pc, #432]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a56:	f043 0304 	orr.w	r3, r3, #4
 8004a5a:	6213      	str	r3, [r2, #32]
 8004a5c:	4b6a      	ldr	r3, [pc, #424]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	4a69      	ldr	r2, [pc, #420]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a62:	f043 0301 	orr.w	r3, r3, #1
 8004a66:	6213      	str	r3, [r2, #32]
 8004a68:	e00b      	b.n	8004a82 <HAL_RCC_OscConfig+0x36e>
 8004a6a:	4b67      	ldr	r3, [pc, #412]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	4a66      	ldr	r2, [pc, #408]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a70:	f023 0301 	bic.w	r3, r3, #1
 8004a74:	6213      	str	r3, [r2, #32]
 8004a76:	4b64      	ldr	r3, [pc, #400]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	4a63      	ldr	r2, [pc, #396]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004a7c:	f023 0304 	bic.w	r3, r3, #4
 8004a80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d015      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a8a:	f7ff faf5 	bl	8004078 <HAL_GetTick>
 8004a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a90:	e00a      	b.n	8004aa8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a92:	f7ff faf1 	bl	8004078 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e0ab      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa8:	4b57      	ldr	r3, [pc, #348]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0ee      	beq.n	8004a92 <HAL_RCC_OscConfig+0x37e>
 8004ab4:	e014      	b.n	8004ae0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ab6:	f7ff fadf 	bl	8004078 <HAL_GetTick>
 8004aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004abc:	e00a      	b.n	8004ad4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004abe:	f7ff fadb 	bl	8004078 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e095      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ad4:	4b4c      	ldr	r3, [pc, #304]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1ee      	bne.n	8004abe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ae0:	7dfb      	ldrb	r3, [r7, #23]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d105      	bne.n	8004af2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ae6:	4b48      	ldr	r3, [pc, #288]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	4a47      	ldr	r2, [pc, #284]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004aec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004af0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8081 	beq.w	8004bfe <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004afc:	4b42      	ldr	r3, [pc, #264]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f003 030c 	and.w	r3, r3, #12
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d061      	beq.n	8004bcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d146      	bne.n	8004b9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b10:	4b3f      	ldr	r3, [pc, #252]	; (8004c10 <HAL_RCC_OscConfig+0x4fc>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b16:	f7ff faaf 	bl	8004078 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b1e:	f7ff faab 	bl	8004078 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e067      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b30:	4b35      	ldr	r3, [pc, #212]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f0      	bne.n	8004b1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b44:	d108      	bne.n	8004b58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b46:	4b30      	ldr	r3, [pc, #192]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	492d      	ldr	r1, [pc, #180]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b58:	4b2b      	ldr	r3, [pc, #172]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a19      	ldr	r1, [r3, #32]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	4927      	ldr	r1, [pc, #156]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b70:	4b27      	ldr	r3, [pc, #156]	; (8004c10 <HAL_RCC_OscConfig+0x4fc>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b76:	f7ff fa7f 	bl	8004078 <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b7c:	e008      	b.n	8004b90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b7e:	f7ff fa7b 	bl	8004078 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d901      	bls.n	8004b90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e037      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b90:	4b1d      	ldr	r3, [pc, #116]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0f0      	beq.n	8004b7e <HAL_RCC_OscConfig+0x46a>
 8004b9c:	e02f      	b.n	8004bfe <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9e:	4b1c      	ldr	r3, [pc, #112]	; (8004c10 <HAL_RCC_OscConfig+0x4fc>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba4:	f7ff fa68 	bl	8004078 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bac:	f7ff fa64 	bl	8004078 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e020      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bbe:	4b12      	ldr	r3, [pc, #72]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f0      	bne.n	8004bac <HAL_RCC_OscConfig+0x498>
 8004bca:	e018      	b.n	8004bfe <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e013      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	; (8004c08 <HAL_RCC_OscConfig+0x4f4>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d106      	bne.n	8004bfa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d001      	beq.n	8004bfe <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e000      	b.n	8004c00 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	40007000 	.word	0x40007000
 8004c10:	42420060 	.word	0x42420060

08004c14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e0d0      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c28:	4b6a      	ldr	r3, [pc, #424]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d910      	bls.n	8004c58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c36:	4b67      	ldr	r3, [pc, #412]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f023 0207 	bic.w	r2, r3, #7
 8004c3e:	4965      	ldr	r1, [pc, #404]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c46:	4b63      	ldr	r3, [pc, #396]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0307 	and.w	r3, r3, #7
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d001      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e0b8      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0302 	and.w	r3, r3, #2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d020      	beq.n	8004ca6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0304 	and.w	r3, r3, #4
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d005      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c70:	4b59      	ldr	r3, [pc, #356]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	4a58      	ldr	r2, [pc, #352]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004c7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0308 	and.w	r3, r3, #8
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d005      	beq.n	8004c94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c88:	4b53      	ldr	r3, [pc, #332]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	4a52      	ldr	r2, [pc, #328]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c8e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004c92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c94:	4b50      	ldr	r3, [pc, #320]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	494d      	ldr	r1, [pc, #308]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d040      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d107      	bne.n	8004cca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cba:	4b47      	ldr	r3, [pc, #284]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d115      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e07f      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d107      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cd2:	4b41      	ldr	r3, [pc, #260]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d109      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e073      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce2:	4b3d      	ldr	r3, [pc, #244]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e06b      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cf2:	4b39      	ldr	r3, [pc, #228]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f023 0203 	bic.w	r2, r3, #3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	4936      	ldr	r1, [pc, #216]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d04:	f7ff f9b8 	bl	8004078 <HAL_GetTick>
 8004d08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d0c:	f7ff f9b4 	bl	8004078 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e053      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d22:	4b2d      	ldr	r3, [pc, #180]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f003 020c 	and.w	r2, r3, #12
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d1eb      	bne.n	8004d0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d34:	4b27      	ldr	r3, [pc, #156]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d210      	bcs.n	8004d64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d42:	4b24      	ldr	r3, [pc, #144]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f023 0207 	bic.w	r2, r3, #7
 8004d4a:	4922      	ldr	r1, [pc, #136]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d52:	4b20      	ldr	r3, [pc, #128]	; (8004dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d001      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e032      	b.n	8004dca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d008      	beq.n	8004d82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d70:	4b19      	ldr	r3, [pc, #100]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	4916      	ldr	r1, [pc, #88]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0308 	and.w	r3, r3, #8
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d009      	beq.n	8004da2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d8e:	4b12      	ldr	r3, [pc, #72]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	490e      	ldr	r1, [pc, #56]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004da2:	f000 f821 	bl	8004de8 <HAL_RCC_GetSysClockFreq>
 8004da6:	4602      	mov	r2, r0
 8004da8:	4b0b      	ldr	r3, [pc, #44]	; (8004dd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	091b      	lsrs	r3, r3, #4
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	490a      	ldr	r1, [pc, #40]	; (8004ddc <HAL_RCC_ClockConfig+0x1c8>)
 8004db4:	5ccb      	ldrb	r3, [r1, r3]
 8004db6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dba:	4a09      	ldr	r2, [pc, #36]	; (8004de0 <HAL_RCC_ClockConfig+0x1cc>)
 8004dbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004dbe:	4b09      	ldr	r3, [pc, #36]	; (8004de4 <HAL_RCC_ClockConfig+0x1d0>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7ff f916 	bl	8003ff4 <HAL_InitTick>

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40022000 	.word	0x40022000
 8004dd8:	40021000 	.word	0x40021000
 8004ddc:	0800cad0 	.word	0x0800cad0
 8004de0:	20000020 	.word	0x20000020
 8004de4:	20000024 	.word	0x20000024

08004de8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004de8:	b490      	push	{r4, r7}
 8004dea:	b08a      	sub	sp, #40	; 0x28
 8004dec:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004dee:	4b2a      	ldr	r3, [pc, #168]	; (8004e98 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004df0:	1d3c      	adds	r4, r7, #4
 8004df2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004df4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004df8:	f240 2301 	movw	r3, #513	; 0x201
 8004dfc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
 8004e02:	2300      	movs	r3, #0
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	2300      	movs	r3, #0
 8004e08:	627b      	str	r3, [r7, #36]	; 0x24
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e12:	4b22      	ldr	r3, [pc, #136]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	f003 030c 	and.w	r3, r3, #12
 8004e1e:	2b04      	cmp	r3, #4
 8004e20:	d002      	beq.n	8004e28 <HAL_RCC_GetSysClockFreq+0x40>
 8004e22:	2b08      	cmp	r3, #8
 8004e24:	d003      	beq.n	8004e2e <HAL_RCC_GetSysClockFreq+0x46>
 8004e26:	e02d      	b.n	8004e84 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e28:	4b1d      	ldr	r3, [pc, #116]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e2a:	623b      	str	r3, [r7, #32]
      break;
 8004e2c:	e02d      	b.n	8004e8a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	0c9b      	lsrs	r3, r3, #18
 8004e32:	f003 030f 	and.w	r3, r3, #15
 8004e36:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e3a:	4413      	add	r3, r2
 8004e3c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e40:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d013      	beq.n	8004e74 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e4c:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	0c5b      	lsrs	r3, r3, #17
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004e60:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	4a0e      	ldr	r2, [pc, #56]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e66:	fb02 f203 	mul.w	r2, r2, r3
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e70:	627b      	str	r3, [r7, #36]	; 0x24
 8004e72:	e004      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	4a0b      	ldr	r2, [pc, #44]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e78:	fb02 f303 	mul.w	r3, r2, r3
 8004e7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e80:	623b      	str	r3, [r7, #32]
      break;
 8004e82:	e002      	b.n	8004e8a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e84:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e86:	623b      	str	r3, [r7, #32]
      break;
 8004e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3728      	adds	r7, #40	; 0x28
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bc90      	pop	{r4, r7}
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	0800cab8 	.word	0x0800cab8
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	007a1200 	.word	0x007a1200
 8004ea4:	003d0900 	.word	0x003d0900

08004ea8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eac:	4b02      	ldr	r3, [pc, #8]	; (8004eb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004eae:	681b      	ldr	r3, [r3, #0]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc80      	pop	{r7}
 8004eb6:	4770      	bx	lr
 8004eb8:	20000020 	.word	0x20000020

08004ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ec0:	f7ff fff2 	bl	8004ea8 <HAL_RCC_GetHCLKFreq>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	4b05      	ldr	r3, [pc, #20]	; (8004edc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	0a1b      	lsrs	r3, r3, #8
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	4903      	ldr	r1, [pc, #12]	; (8004ee0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ed2:	5ccb      	ldrb	r3, [r1, r3]
 8004ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	0800cae0 	.word	0x0800cae0

08004ee4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ee8:	f7ff ffde 	bl	8004ea8 <HAL_RCC_GetHCLKFreq>
 8004eec:	4602      	mov	r2, r0
 8004eee:	4b05      	ldr	r3, [pc, #20]	; (8004f04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	0adb      	lsrs	r3, r3, #11
 8004ef4:	f003 0307 	and.w	r3, r3, #7
 8004ef8:	4903      	ldr	r1, [pc, #12]	; (8004f08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004efa:	5ccb      	ldrb	r3, [r1, r3]
 8004efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	40021000 	.word	0x40021000
 8004f08:	0800cae0 	.word	0x0800cae0

08004f0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f14:	4b0a      	ldr	r3, [pc, #40]	; (8004f40 <RCC_Delay+0x34>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a0a      	ldr	r2, [pc, #40]	; (8004f44 <RCC_Delay+0x38>)
 8004f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1e:	0a5b      	lsrs	r3, r3, #9
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	fb02 f303 	mul.w	r3, r2, r3
 8004f26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004f28:	bf00      	nop
  }
  while (Delay --);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	1e5a      	subs	r2, r3, #1
 8004f2e:	60fa      	str	r2, [r7, #12]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1f9      	bne.n	8004f28 <RCC_Delay+0x1c>
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bc80      	pop	{r7}
 8004f3e:	4770      	bx	lr
 8004f40:	20000020 	.word	0x20000020
 8004f44:	10624dd3 	.word	0x10624dd3

08004f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e01d      	b.n	8004f96 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d106      	bne.n	8004f74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 f815 	bl	8004f9e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	3304      	adds	r3, #4
 8004f84:	4619      	mov	r1, r3
 8004f86:	4610      	mov	r0, r2
 8004f88:	f000 f948 	bl	800521c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr

08004fb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0201 	orr.w	r2, r2, #1
 8004fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 0307 	and.w	r3, r3, #7
 8004fd2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2b06      	cmp	r3, #6
 8004fd8:	d007      	beq.n	8004fea <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f042 0201 	orr.w	r2, r2, #1
 8004fe8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bc80      	pop	{r7}
 8004ff4:	4770      	bx	lr

08004ff6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b082      	sub	sp, #8
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e01d      	b.n	8005044 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d106      	bne.n	8005022 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f815 	bl	800504c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2202      	movs	r2, #2
 8005026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	3304      	adds	r3, #4
 8005032:	4619      	mov	r1, r3
 8005034:	4610      	mov	r0, r2
 8005036:	f000 f8f1 	bl	800521c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3708      	adds	r7, #8
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr
	...

08005060 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2201      	movs	r2, #1
 8005070:	6839      	ldr	r1, [r7, #0]
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fabc 	bl	80055f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a10      	ldr	r2, [pc, #64]	; (80050c0 <HAL_TIM_PWM_Start+0x60>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d107      	bne.n	8005092 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005090:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f003 0307 	and.w	r3, r3, #7
 800509c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2b06      	cmp	r3, #6
 80050a2:	d007      	beq.n	80050b4 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0201 	orr.w	r2, r2, #1
 80050b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40012c00 	.word	0x40012c00

080050c4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2200      	movs	r2, #0
 80050d4:	6839      	ldr	r1, [r7, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 fa8a 	bl	80055f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1d      	ldr	r2, [pc, #116]	; (8005158 <HAL_TIM_PWM_Stop+0x94>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d117      	bne.n	8005116 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6a1a      	ldr	r2, [r3, #32]
 80050ec:	f241 1311 	movw	r3, #4369	; 0x1111
 80050f0:	4013      	ands	r3, r2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10f      	bne.n	8005116 <HAL_TIM_PWM_Stop+0x52>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6a1a      	ldr	r2, [r3, #32]
 80050fc:	f240 4344 	movw	r3, #1092	; 0x444
 8005100:	4013      	ands	r3, r2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d107      	bne.n	8005116 <HAL_TIM_PWM_Stop+0x52>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005114:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6a1a      	ldr	r2, [r3, #32]
 800511c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005120:	4013      	ands	r3, r2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10f      	bne.n	8005146 <HAL_TIM_PWM_Stop+0x82>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6a1a      	ldr	r2, [r3, #32]
 800512c:	f240 4344 	movw	r3, #1092	; 0x444
 8005130:	4013      	ands	r3, r2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d107      	bne.n	8005146 <HAL_TIM_PWM_Stop+0x82>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0201 	bic.w	r2, r2, #1
 8005144:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	40012c00 	.word	0x40012c00

0800515c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800516e:	2b01      	cmp	r3, #1
 8005170:	d101      	bne.n	8005176 <HAL_TIM_OC_ConfigChannel+0x1a>
 8005172:	2302      	movs	r3, #2
 8005174:	e04e      	b.n	8005214 <HAL_TIM_OC_ConfigChannel+0xb8>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2202      	movs	r2, #2
 8005182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2b0c      	cmp	r3, #12
 800518a:	d839      	bhi.n	8005200 <HAL_TIM_OC_ConfigChannel+0xa4>
 800518c:	a201      	add	r2, pc, #4	; (adr r2, 8005194 <HAL_TIM_OC_ConfigChannel+0x38>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051c9 	.word	0x080051c9
 8005198:	08005201 	.word	0x08005201
 800519c:	08005201 	.word	0x08005201
 80051a0:	08005201 	.word	0x08005201
 80051a4:	080051d7 	.word	0x080051d7
 80051a8:	08005201 	.word	0x08005201
 80051ac:	08005201 	.word	0x08005201
 80051b0:	08005201 	.word	0x08005201
 80051b4:	080051e5 	.word	0x080051e5
 80051b8:	08005201 	.word	0x08005201
 80051bc:	08005201 	.word	0x08005201
 80051c0:	08005201 	.word	0x08005201
 80051c4:	080051f3 	.word	0x080051f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68b9      	ldr	r1, [r7, #8]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f886 	bl	80052e0 <TIM_OC1_SetConfig>
      break;
 80051d4:	e015      	b.n	8005202 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68b9      	ldr	r1, [r7, #8]
 80051dc:	4618      	mov	r0, r3
 80051de:	f000 f8e5 	bl	80053ac <TIM_OC2_SetConfig>
      break;
 80051e2:	e00e      	b.n	8005202 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 f948 	bl	8005480 <TIM_OC3_SetConfig>
      break;
 80051f0:	e007      	b.n	8005202 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68b9      	ldr	r1, [r7, #8]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f000 f9ab 	bl	8005554 <TIM_OC4_SetConfig>
      break;
 80051fe:	e000      	b.n	8005202 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005200:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a29      	ldr	r2, [pc, #164]	; (80052d4 <TIM_Base_SetConfig+0xb8>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d00b      	beq.n	800524c <TIM_Base_SetConfig+0x30>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523a:	d007      	beq.n	800524c <TIM_Base_SetConfig+0x30>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a26      	ldr	r2, [pc, #152]	; (80052d8 <TIM_Base_SetConfig+0xbc>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d003      	beq.n	800524c <TIM_Base_SetConfig+0x30>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a25      	ldr	r2, [pc, #148]	; (80052dc <TIM_Base_SetConfig+0xc0>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d108      	bne.n	800525e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005252:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4313      	orrs	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a1c      	ldr	r2, [pc, #112]	; (80052d4 <TIM_Base_SetConfig+0xb8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d00b      	beq.n	800527e <TIM_Base_SetConfig+0x62>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800526c:	d007      	beq.n	800527e <TIM_Base_SetConfig+0x62>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a19      	ldr	r2, [pc, #100]	; (80052d8 <TIM_Base_SetConfig+0xbc>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d003      	beq.n	800527e <TIM_Base_SetConfig+0x62>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a18      	ldr	r2, [pc, #96]	; (80052dc <TIM_Base_SetConfig+0xc0>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d108      	bne.n	8005290 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005284:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	4313      	orrs	r3, r2
 800528e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	4313      	orrs	r3, r2
 800529c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a07      	ldr	r2, [pc, #28]	; (80052d4 <TIM_Base_SetConfig+0xb8>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d103      	bne.n	80052c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	691a      	ldr	r2, [r3, #16]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	615a      	str	r2, [r3, #20]
}
 80052ca:	bf00      	nop
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr
 80052d4:	40012c00 	.word	0x40012c00
 80052d8:	40000400 	.word	0x40000400
 80052dc:	40000800 	.word	0x40000800

080052e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f023 0201 	bic.w	r2, r3, #1
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800530e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0303 	bic.w	r3, r3, #3
 8005316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f023 0302 	bic.w	r3, r3, #2
 8005328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	4313      	orrs	r3, r2
 8005332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a1c      	ldr	r2, [pc, #112]	; (80053a8 <TIM_OC1_SetConfig+0xc8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d10c      	bne.n	8005356 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f023 0308 	bic.w	r3, r3, #8
 8005342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f023 0304 	bic.w	r3, r3, #4
 8005354:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a13      	ldr	r2, [pc, #76]	; (80053a8 <TIM_OC1_SetConfig+0xc8>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d111      	bne.n	8005382 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800536c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	4313      	orrs	r3, r2
 8005376:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	4313      	orrs	r3, r2
 8005380:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	621a      	str	r2, [r3, #32]
}
 800539c:	bf00      	nop
 800539e:	371c      	adds	r7, #28
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bc80      	pop	{r7}
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	40012c00 	.word	0x40012c00

080053ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	f023 0210 	bic.w	r2, r3, #16
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	021b      	lsls	r3, r3, #8
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f023 0320 	bic.w	r3, r3, #32
 80053f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	011b      	lsls	r3, r3, #4
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	4313      	orrs	r3, r2
 8005402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a1d      	ldr	r2, [pc, #116]	; (800547c <TIM_OC2_SetConfig+0xd0>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d10d      	bne.n	8005428 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005426:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a14      	ldr	r2, [pc, #80]	; (800547c <TIM_OC2_SetConfig+0xd0>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d113      	bne.n	8005458 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005436:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800543e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr
 800547c:	40012c00 	.word	0x40012c00

08005480 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005480:	b480      	push	{r7}
 8005482:	b087      	sub	sp, #28
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	69db      	ldr	r3, [r3, #28]
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f023 0303 	bic.w	r3, r3, #3
 80054b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	4313      	orrs	r3, r2
 80054c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	021b      	lsls	r3, r3, #8
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a1d      	ldr	r2, [pc, #116]	; (8005550 <TIM_OC3_SetConfig+0xd0>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d10d      	bne.n	80054fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	021b      	lsls	r3, r3, #8
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a14      	ldr	r2, [pc, #80]	; (8005550 <TIM_OC3_SetConfig+0xd0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d113      	bne.n	800552a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	011b      	lsls	r3, r3, #4
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	4313      	orrs	r3, r2
 800551c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4313      	orrs	r3, r2
 8005528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	621a      	str	r2, [r3, #32]
}
 8005544:	bf00      	nop
 8005546:	371c      	adds	r7, #28
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	40012c00 	.word	0x40012c00

08005554 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800558a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	021b      	lsls	r3, r3, #8
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4313      	orrs	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800559e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	031b      	lsls	r3, r3, #12
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a0f      	ldr	r2, [pc, #60]	; (80055ec <TIM_OC4_SetConfig+0x98>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d109      	bne.n	80055c8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	695b      	ldr	r3, [r3, #20]
 80055c0:	019b      	lsls	r3, r3, #6
 80055c2:	697a      	ldr	r2, [r7, #20]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	697a      	ldr	r2, [r7, #20]
 80055cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	621a      	str	r2, [r3, #32]
}
 80055e2:	bf00      	nop
 80055e4:	371c      	adds	r7, #28
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr
 80055ec:	40012c00 	.word	0x40012c00

080055f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f003 031f 	and.w	r3, r3, #31
 8005602:	2201      	movs	r2, #1
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6a1a      	ldr	r2, [r3, #32]
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	43db      	mvns	r3, r3
 8005612:	401a      	ands	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a1a      	ldr	r2, [r3, #32]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f003 031f 	and.w	r3, r3, #31
 8005622:	6879      	ldr	r1, [r7, #4]
 8005624:	fa01 f303 	lsl.w	r3, r1, r3
 8005628:	431a      	orrs	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	621a      	str	r2, [r3, #32]
}
 800562e:	bf00      	nop
 8005630:	371c      	adds	r7, #28
 8005632:	46bd      	mov	sp, r7
 8005634:	bc80      	pop	{r7}
 8005636:	4770      	bx	lr

08005638 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2204      	movs	r2, #4
 8005648:	6839      	ldr	r1, [r7, #0]
 800564a:	4618      	mov	r0, r3
 800564c:	f000 f85f 	bl	800570e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800565e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2b06      	cmp	r3, #6
 8005670:	d007      	beq.n	8005682 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f042 0201 	orr.w	r2, r2, #1
 8005680:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2200      	movs	r2, #0
 800569c:	6839      	ldr	r1, [r7, #0]
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 f835 	bl	800570e <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6a1a      	ldr	r2, [r3, #32]
 80056aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10f      	bne.n	80056d4 <HAL_TIMEx_PWMN_Stop+0x48>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6a1a      	ldr	r2, [r3, #32]
 80056ba:	f240 4344 	movw	r3, #1092	; 0x444
 80056be:	4013      	ands	r3, r2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d107      	bne.n	80056d4 <HAL_TIMEx_PWMN_Stop+0x48>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056d2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6a1a      	ldr	r2, [r3, #32]
 80056da:	f241 1311 	movw	r3, #4369	; 0x1111
 80056de:	4013      	ands	r3, r2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10f      	bne.n	8005704 <HAL_TIMEx_PWMN_Stop+0x78>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6a1a      	ldr	r2, [r3, #32]
 80056ea:	f240 4344 	movw	r3, #1092	; 0x444
 80056ee:	4013      	ands	r3, r2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d107      	bne.n	8005704 <HAL_TIMEx_PWMN_Stop+0x78>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f022 0201 	bic.w	r2, r2, #1
 8005702:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800570e:	b480      	push	{r7}
 8005710:	b087      	sub	sp, #28
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f003 031f 	and.w	r3, r3, #31
 8005720:	2204      	movs	r2, #4
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6a1a      	ldr	r2, [r3, #32]
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	43db      	mvns	r3, r3
 8005730:	401a      	ands	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6a1a      	ldr	r2, [r3, #32]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f003 031f 	and.w	r3, r3, #31
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	fa01 f303 	lsl.w	r3, r1, r3
 8005746:	431a      	orrs	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	621a      	str	r2, [r3, #32]
}
 800574c:	bf00      	nop
 800574e:	371c      	adds	r7, #28
 8005750:	46bd      	mov	sp, r7
 8005752:	bc80      	pop	{r7}
 8005754:	4770      	bx	lr

08005756 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e03f      	b.n	80057e8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	d106      	bne.n	8005782 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f7fe f885 	bl	800388c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2224      	movs	r2, #36	; 0x24
 8005786:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005798:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fae2 	bl	8005d64 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	691a      	ldr	r2, [r3, #16]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695a      	ldr	r2, [r3, #20]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057be:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057ce:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3708      	adds	r7, #8
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	4613      	mov	r3, r2
 80057fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b20      	cmp	r3, #32
 8005808:	d130      	bne.n	800586c <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d002      	beq.n	8005816 <HAL_UART_Transmit_IT+0x26>
 8005810:	88fb      	ldrh	r3, [r7, #6]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e029      	b.n	800586e <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005820:	2b01      	cmp	r3, #1
 8005822:	d101      	bne.n	8005828 <HAL_UART_Transmit_IT+0x38>
 8005824:	2302      	movs	r3, #2
 8005826:	e022      	b.n	800586e <HAL_UART_Transmit_IT+0x7e>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	88fa      	ldrh	r2, [r7, #6]
 800583a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	88fa      	ldrh	r2, [r7, #6]
 8005840:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2221      	movs	r2, #33	; 0x21
 800584c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005866:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005868:	2300      	movs	r3, #0
 800586a:	e000      	b.n	800586e <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800586c:	2302      	movs	r3, #2
  }
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	bc80      	pop	{r7}
 8005876:	4770      	bx	lr

08005878 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	4613      	mov	r3, r2
 8005884:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b20      	cmp	r3, #32
 8005890:	d140      	bne.n	8005914 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d002      	beq.n	800589e <HAL_UART_Receive_IT+0x26>
 8005898:	88fb      	ldrh	r3, [r7, #6]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e039      	b.n	8005916 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d101      	bne.n	80058b0 <HAL_UART_Receive_IT+0x38>
 80058ac:	2302      	movs	r3, #2
 80058ae:	e032      	b.n	8005916 <HAL_UART_Receive_IT+0x9e>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	88fa      	ldrh	r2, [r7, #6]
 80058c2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	88fa      	ldrh	r2, [r7, #6]
 80058c8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2222      	movs	r2, #34	; 0x22
 80058d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68da      	ldr	r2, [r3, #12]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058ee:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695a      	ldr	r2, [r3, #20]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0201 	orr.w	r2, r2, #1
 80058fe:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f042 0220 	orr.w	r2, r2, #32
 800590e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005910:	2300      	movs	r3, #0
 8005912:	e000      	b.n	8005916 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005914:	2302      	movs	r3, #2
  }
}
 8005916:	4618      	mov	r0, r3
 8005918:	3714      	adds	r7, #20
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b088      	sub	sp, #32
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005940:	2300      	movs	r3, #0
 8005942:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005944:	2300      	movs	r3, #0
 8005946:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	f003 030f 	and.w	r3, r3, #15
 800594e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10d      	bne.n	8005972 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b00      	cmp	r3, #0
 800595e:	d008      	beq.n	8005972 <HAL_UART_IRQHandler+0x52>
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	f003 0320 	and.w	r3, r3, #32
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f979 	bl	8005c62 <UART_Receive_IT>
      return;
 8005970:	e0cb      	b.n	8005b0a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 80ab 	beq.w	8005ad0 <HAL_UART_IRQHandler+0x1b0>
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	2b00      	cmp	r3, #0
 8005982:	d105      	bne.n	8005990 <HAL_UART_IRQHandler+0x70>
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800598a:	2b00      	cmp	r3, #0
 800598c:	f000 80a0 	beq.w	8005ad0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00a      	beq.n	80059b0 <HAL_UART_IRQHandler+0x90>
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059a8:	f043 0201 	orr.w	r2, r3, #1
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <HAL_UART_IRQHandler+0xb0>
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f003 0301 	and.w	r3, r3, #1
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d005      	beq.n	80059d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c8:	f043 0202 	orr.w	r2, r3, #2
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	f003 0302 	and.w	r3, r3, #2
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <HAL_UART_IRQHandler+0xd0>
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d005      	beq.n	80059f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e8:	f043 0204 	orr.w	r2, r3, #4
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00a      	beq.n	8005a10 <HAL_UART_IRQHandler+0xf0>
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a08:	f043 0208 	orr.w	r2, r3, #8
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d077      	beq.n	8005b08 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	f003 0320 	and.w	r3, r3, #32
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d007      	beq.n	8005a32 <HAL_UART_IRQHandler+0x112>
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 f918 	bl	8005c62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	bf14      	ite	ne
 8005a40:	2301      	movne	r3, #1
 8005a42:	2300      	moveq	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4c:	f003 0308 	and.w	r3, r3, #8
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d102      	bne.n	8005a5a <HAL_UART_IRQHandler+0x13a>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d031      	beq.n	8005abe <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f863 	bl	8005b26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d023      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	695a      	ldr	r2, [r3, #20]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a7c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d013      	beq.n	8005aae <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a8a:	4a21      	ldr	r2, [pc, #132]	; (8005b10 <HAL_UART_IRQHandler+0x1f0>)
 8005a8c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fe fc14 	bl	80042c0 <HAL_DMA_Abort_IT>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d016      	beq.n	8005acc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005aa8:	4610      	mov	r0, r2
 8005aaa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aac:	e00e      	b.n	8005acc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7fd ffc4 	bl	8003a3c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab4:	e00a      	b.n	8005acc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7fd ffc0 	bl	8003a3c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005abc:	e006      	b.n	8005acc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f7fd ffbc 	bl	8003a3c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005aca:	e01d      	b.n	8005b08 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005acc:	bf00      	nop
    return;
 8005ace:	e01b      	b.n	8005b08 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d008      	beq.n	8005aec <HAL_UART_IRQHandler+0x1cc>
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d003      	beq.n	8005aec <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f84f 	bl	8005b88 <UART_Transmit_IT>
    return;
 8005aea:	e00e      	b.n	8005b0a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d009      	beq.n	8005b0a <HAL_UART_IRQHandler+0x1ea>
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d004      	beq.n	8005b0a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 f896 	bl	8005c32 <UART_EndTransmit_IT>
    return;
 8005b06:	e000      	b.n	8005b0a <HAL_UART_IRQHandler+0x1ea>
    return;
 8005b08:	bf00      	nop
  }
}
 8005b0a:	3720      	adds	r7, #32
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	08005b61 	.word	0x08005b61

08005b14 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr

08005b26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68da      	ldr	r2, [r3, #12]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b3c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	695a      	ldr	r2, [r3, #20]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 0201 	bic.w	r2, r2, #1
 8005b4c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005b56:	bf00      	nop
 8005b58:	370c      	adds	r7, #12
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bc80      	pop	{r7}
 8005b5e:	4770      	bx	lr

08005b60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f7fd ff5e 	bl	8003a3c <HAL_UART_ErrorCallback>
}
 8005b80:	bf00      	nop
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b21      	cmp	r3, #33	; 0x21
 8005b9a:	d144      	bne.n	8005c26 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ba4:	d11a      	bne.n	8005bdc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	881b      	ldrh	r3, [r3, #0]
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bba:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d105      	bne.n	8005bd0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	1c9a      	adds	r2, r3, #2
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	621a      	str	r2, [r3, #32]
 8005bce:	e00e      	b.n	8005bee <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	621a      	str	r2, [r3, #32]
 8005bda:	e008      	b.n	8005bee <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	1c59      	adds	r1, r3, #1
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	6211      	str	r1, [r2, #32]
 8005be6:	781a      	ldrb	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d10f      	bne.n	8005c22 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68da      	ldr	r2, [r3, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c10:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68da      	ldr	r2, [r3, #12]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c20:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c22:	2300      	movs	r3, #0
 8005c24:	e000      	b.n	8005c28 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005c26:	2302      	movs	r3, #2
  }
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr

08005c32 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b082      	sub	sp, #8
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68da      	ldr	r2, [r3, #12]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c48:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7ff ff5e 	bl	8005b14 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b084      	sub	sp, #16
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b22      	cmp	r3, #34	; 0x22
 8005c74:	d171      	bne.n	8005d5a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c7e:	d123      	bne.n	8005cc8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c84:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10e      	bne.n	8005cac <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca4:	1c9a      	adds	r2, r3, #2
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	629a      	str	r2, [r3, #40]	; 0x28
 8005caa:	e029      	b.n	8005d00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc0:	1c5a      	adds	r2, r3, #1
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	629a      	str	r2, [r3, #40]	; 0x28
 8005cc6:	e01b      	b.n	8005d00 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10a      	bne.n	8005ce6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6858      	ldr	r0, [r3, #4]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cda:	1c59      	adds	r1, r3, #1
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	6291      	str	r1, [r2, #40]	; 0x28
 8005ce0:	b2c2      	uxtb	r2, r0
 8005ce2:	701a      	strb	r2, [r3, #0]
 8005ce4:	e00c      	b.n	8005d00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf2:	1c58      	adds	r0, r3, #1
 8005cf4:	6879      	ldr	r1, [r7, #4]
 8005cf6:	6288      	str	r0, [r1, #40]	; 0x28
 8005cf8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	3b01      	subs	r3, #1
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d120      	bne.n	8005d56 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0220 	bic.w	r2, r2, #32
 8005d22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d32:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	695a      	ldr	r2, [r3, #20]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 0201 	bic.w	r2, r2, #1
 8005d42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f7fd fd4b 	bl	80037e8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	e002      	b.n	8005d5c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	e000      	b.n	8005d5c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005d5a:	2302      	movs	r3, #2
  }
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d64:	b5b0      	push	{r4, r5, r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68da      	ldr	r2, [r3, #12]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	695b      	ldr	r3, [r3, #20]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005da6:	f023 030c 	bic.w	r3, r3, #12
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6812      	ldr	r2, [r2, #0]
 8005dae:	68f9      	ldr	r1, [r7, #12]
 8005db0:	430b      	orrs	r3, r1
 8005db2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	699a      	ldr	r2, [r3, #24]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a6f      	ldr	r2, [pc, #444]	; (8005f8c <UART_SetConfig+0x228>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d16b      	bne.n	8005eac <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005dd4:	f7ff f886 	bl	8004ee4 <HAL_RCC_GetPCLK2Freq>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	4613      	mov	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	009a      	lsls	r2, r3, #2
 8005de2:	441a      	add	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dee:	4a68      	ldr	r2, [pc, #416]	; (8005f90 <UART_SetConfig+0x22c>)
 8005df0:	fba2 2303 	umull	r2, r3, r2, r3
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	011c      	lsls	r4, r3, #4
 8005df8:	f7ff f874 	bl	8004ee4 <HAL_RCC_GetPCLK2Freq>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	4613      	mov	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	4413      	add	r3, r2
 8005e04:	009a      	lsls	r2, r3, #2
 8005e06:	441a      	add	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e12:	f7ff f867 	bl	8004ee4 <HAL_RCC_GetPCLK2Freq>
 8005e16:	4602      	mov	r2, r0
 8005e18:	4613      	mov	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	009a      	lsls	r2, r3, #2
 8005e20:	441a      	add	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e2c:	4a58      	ldr	r2, [pc, #352]	; (8005f90 <UART_SetConfig+0x22c>)
 8005e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	2264      	movs	r2, #100	; 0x64
 8005e36:	fb02 f303 	mul.w	r3, r2, r3
 8005e3a:	1aeb      	subs	r3, r5, r3
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	3332      	adds	r3, #50	; 0x32
 8005e40:	4a53      	ldr	r2, [pc, #332]	; (8005f90 <UART_SetConfig+0x22c>)
 8005e42:	fba2 2303 	umull	r2, r3, r2, r3
 8005e46:	095b      	lsrs	r3, r3, #5
 8005e48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e4c:	441c      	add	r4, r3
 8005e4e:	f7ff f849 	bl	8004ee4 <HAL_RCC_GetPCLK2Freq>
 8005e52:	4602      	mov	r2, r0
 8005e54:	4613      	mov	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4413      	add	r3, r2
 8005e5a:	009a      	lsls	r2, r3, #2
 8005e5c:	441a      	add	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e68:	f7ff f83c 	bl	8004ee4 <HAL_RCC_GetPCLK2Freq>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	4613      	mov	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	4413      	add	r3, r2
 8005e74:	009a      	lsls	r2, r3, #2
 8005e76:	441a      	add	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e82:	4a43      	ldr	r2, [pc, #268]	; (8005f90 <UART_SetConfig+0x22c>)
 8005e84:	fba2 2303 	umull	r2, r3, r2, r3
 8005e88:	095b      	lsrs	r3, r3, #5
 8005e8a:	2264      	movs	r2, #100	; 0x64
 8005e8c:	fb02 f303 	mul.w	r3, r2, r3
 8005e90:	1aeb      	subs	r3, r5, r3
 8005e92:	011b      	lsls	r3, r3, #4
 8005e94:	3332      	adds	r3, #50	; 0x32
 8005e96:	4a3e      	ldr	r2, [pc, #248]	; (8005f90 <UART_SetConfig+0x22c>)
 8005e98:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	f003 020f 	and.w	r2, r3, #15
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4422      	add	r2, r4
 8005ea8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005eaa:	e06a      	b.n	8005f82 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005eac:	f7ff f806 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	4413      	add	r3, r2
 8005eb8:	009a      	lsls	r2, r3, #2
 8005eba:	441a      	add	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec6:	4a32      	ldr	r2, [pc, #200]	; (8005f90 <UART_SetConfig+0x22c>)
 8005ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ecc:	095b      	lsrs	r3, r3, #5
 8005ece:	011c      	lsls	r4, r3, #4
 8005ed0:	f7fe fff4 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	009a      	lsls	r2, r3, #2
 8005ede:	441a      	add	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	fbb2 f5f3 	udiv	r5, r2, r3
 8005eea:	f7fe ffe7 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	009a      	lsls	r2, r3, #2
 8005ef8:	441a      	add	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f04:	4a22      	ldr	r2, [pc, #136]	; (8005f90 <UART_SetConfig+0x22c>)
 8005f06:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0a:	095b      	lsrs	r3, r3, #5
 8005f0c:	2264      	movs	r2, #100	; 0x64
 8005f0e:	fb02 f303 	mul.w	r3, r2, r3
 8005f12:	1aeb      	subs	r3, r5, r3
 8005f14:	011b      	lsls	r3, r3, #4
 8005f16:	3332      	adds	r3, #50	; 0x32
 8005f18:	4a1d      	ldr	r2, [pc, #116]	; (8005f90 <UART_SetConfig+0x22c>)
 8005f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f24:	441c      	add	r4, r3
 8005f26:	f7fe ffc9 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	4413      	add	r3, r2
 8005f32:	009a      	lsls	r2, r3, #2
 8005f34:	441a      	add	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f40:	f7fe ffbc 	bl	8004ebc <HAL_RCC_GetPCLK1Freq>
 8005f44:	4602      	mov	r2, r0
 8005f46:	4613      	mov	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	4413      	add	r3, r2
 8005f4c:	009a      	lsls	r2, r3, #2
 8005f4e:	441a      	add	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5a:	4a0d      	ldr	r2, [pc, #52]	; (8005f90 <UART_SetConfig+0x22c>)
 8005f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	2264      	movs	r2, #100	; 0x64
 8005f64:	fb02 f303 	mul.w	r3, r2, r3
 8005f68:	1aeb      	subs	r3, r5, r3
 8005f6a:	011b      	lsls	r3, r3, #4
 8005f6c:	3332      	adds	r3, #50	; 0x32
 8005f6e:	4a08      	ldr	r2, [pc, #32]	; (8005f90 <UART_SetConfig+0x22c>)
 8005f70:	fba2 2303 	umull	r2, r3, r2, r3
 8005f74:	095b      	lsrs	r3, r3, #5
 8005f76:	f003 020f 	and.w	r2, r3, #15
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4422      	add	r2, r4
 8005f80:	609a      	str	r2, [r3, #8]
}
 8005f82:	bf00      	nop
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bdb0      	pop	{r4, r5, r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	40013800 	.word	0x40013800
 8005f90:	51eb851f 	.word	0x51eb851f

08005f94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005f94:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005f96:	e003      	b.n	8005fa0 <LoopCopyDataInit>

08005f98 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005f98:	4b12      	ldr	r3, [pc, #72]	; (8005fe4 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8005f9a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005f9c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005f9e:	3104      	adds	r1, #4

08005fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005fa0:	4811      	ldr	r0, [pc, #68]	; (8005fe8 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005fa2:	4b12      	ldr	r3, [pc, #72]	; (8005fec <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005fa4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005fa6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005fa8:	d3f6      	bcc.n	8005f98 <CopyDataInit>
  ldr r2, =_sbss
 8005faa:	4a11      	ldr	r2, [pc, #68]	; (8005ff0 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8005fac:	e002      	b.n	8005fb4 <LoopFillZerobss>

08005fae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005fae:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005fb0:	f842 3b04 	str.w	r3, [r2], #4

08005fb4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	; (8005ff4 <LoopPaintStack+0x30>)
  cmp r2, r3
 8005fb6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005fb8:	d3f9      	bcc.n	8005fae <FillZerobss>

  ldr r3, =0x55555555
 8005fba:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8005fbe:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005fc2:	4a0c      	ldr	r2, [pc, #48]	; (8005ff4 <LoopPaintStack+0x30>)

08005fc4 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005fc4:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8005fc8:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8005fca:	d1fb      	bne.n	8005fc4 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005fcc:	f7fd fee0 	bl	8003d90 <SystemInit>
    bl  SystemCoreClockUpdate
 8005fd0:	f7fd ff12 	bl	8003df8 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005fd4:	f7fc fa2e 	bl	8002434 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8005fd8:	f000 f816 	bl	8006008 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005fdc:	f7fb faec 	bl	80015b8 <main>
  b Infinite_Loop
 8005fe0:	f000 b80a 	b.w	8005ff8 <Default_Handler>
  ldr r3, =_sidata
 8005fe4:	0800ceb8 	.word	0x0800ceb8
  ldr r0, =_sdata
 8005fe8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005fec:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8005ff0:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8005ff4:	200010c4 	.word	0x200010c4

08005ff8 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005ff8:	e7fe      	b.n	8005ff8 <Default_Handler>
	...

08005ffc <__errno>:
 8005ffc:	4b01      	ldr	r3, [pc, #4]	; (8006004 <__errno+0x8>)
 8005ffe:	6818      	ldr	r0, [r3, #0]
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	2000002c 	.word	0x2000002c

08006008 <__libc_init_array>:
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	2600      	movs	r6, #0
 800600c:	4d0c      	ldr	r5, [pc, #48]	; (8006040 <__libc_init_array+0x38>)
 800600e:	4c0d      	ldr	r4, [pc, #52]	; (8006044 <__libc_init_array+0x3c>)
 8006010:	1b64      	subs	r4, r4, r5
 8006012:	10a4      	asrs	r4, r4, #2
 8006014:	42a6      	cmp	r6, r4
 8006016:	d109      	bne.n	800602c <__libc_init_array+0x24>
 8006018:	f006 f94a 	bl	800c2b0 <_init>
 800601c:	2600      	movs	r6, #0
 800601e:	4d0a      	ldr	r5, [pc, #40]	; (8006048 <__libc_init_array+0x40>)
 8006020:	4c0a      	ldr	r4, [pc, #40]	; (800604c <__libc_init_array+0x44>)
 8006022:	1b64      	subs	r4, r4, r5
 8006024:	10a4      	asrs	r4, r4, #2
 8006026:	42a6      	cmp	r6, r4
 8006028:	d105      	bne.n	8006036 <__libc_init_array+0x2e>
 800602a:	bd70      	pop	{r4, r5, r6, pc}
 800602c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006030:	4798      	blx	r3
 8006032:	3601      	adds	r6, #1
 8006034:	e7ee      	b.n	8006014 <__libc_init_array+0xc>
 8006036:	f855 3b04 	ldr.w	r3, [r5], #4
 800603a:	4798      	blx	r3
 800603c:	3601      	adds	r6, #1
 800603e:	e7f2      	b.n	8006026 <__libc_init_array+0x1e>
 8006040:	0800ceac 	.word	0x0800ceac
 8006044:	0800ceac 	.word	0x0800ceac
 8006048:	0800ceac 	.word	0x0800ceac
 800604c:	0800ceb4 	.word	0x0800ceb4

08006050 <malloc>:
 8006050:	4b02      	ldr	r3, [pc, #8]	; (800605c <malloc+0xc>)
 8006052:	4601      	mov	r1, r0
 8006054:	6818      	ldr	r0, [r3, #0]
 8006056:	f000 b803 	b.w	8006060 <_malloc_r>
 800605a:	bf00      	nop
 800605c:	2000002c 	.word	0x2000002c

08006060 <_malloc_r>:
 8006060:	f101 030b 	add.w	r3, r1, #11
 8006064:	2b16      	cmp	r3, #22
 8006066:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800606a:	4605      	mov	r5, r0
 800606c:	d906      	bls.n	800607c <_malloc_r+0x1c>
 800606e:	f033 0707 	bics.w	r7, r3, #7
 8006072:	d504      	bpl.n	800607e <_malloc_r+0x1e>
 8006074:	230c      	movs	r3, #12
 8006076:	602b      	str	r3, [r5, #0]
 8006078:	2400      	movs	r4, #0
 800607a:	e1ae      	b.n	80063da <_malloc_r+0x37a>
 800607c:	2710      	movs	r7, #16
 800607e:	42b9      	cmp	r1, r7
 8006080:	d8f8      	bhi.n	8006074 <_malloc_r+0x14>
 8006082:	4628      	mov	r0, r5
 8006084:	f000 fa36 	bl	80064f4 <__malloc_lock>
 8006088:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 800608c:	4ec3      	ldr	r6, [pc, #780]	; (800639c <_malloc_r+0x33c>)
 800608e:	d238      	bcs.n	8006102 <_malloc_r+0xa2>
 8006090:	f107 0208 	add.w	r2, r7, #8
 8006094:	4432      	add	r2, r6
 8006096:	6854      	ldr	r4, [r2, #4]
 8006098:	f1a2 0108 	sub.w	r1, r2, #8
 800609c:	428c      	cmp	r4, r1
 800609e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80060a2:	d102      	bne.n	80060aa <_malloc_r+0x4a>
 80060a4:	68d4      	ldr	r4, [r2, #12]
 80060a6:	42a2      	cmp	r2, r4
 80060a8:	d010      	beq.n	80060cc <_malloc_r+0x6c>
 80060aa:	6863      	ldr	r3, [r4, #4]
 80060ac:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80060b0:	f023 0303 	bic.w	r3, r3, #3
 80060b4:	60ca      	str	r2, [r1, #12]
 80060b6:	4423      	add	r3, r4
 80060b8:	6091      	str	r1, [r2, #8]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	f042 0201 	orr.w	r2, r2, #1
 80060c0:	605a      	str	r2, [r3, #4]
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 fa1c 	bl	8006500 <__malloc_unlock>
 80060c8:	3408      	adds	r4, #8
 80060ca:	e186      	b.n	80063da <_malloc_r+0x37a>
 80060cc:	3302      	adds	r3, #2
 80060ce:	4ab4      	ldr	r2, [pc, #720]	; (80063a0 <_malloc_r+0x340>)
 80060d0:	6934      	ldr	r4, [r6, #16]
 80060d2:	4611      	mov	r1, r2
 80060d4:	4294      	cmp	r4, r2
 80060d6:	d077      	beq.n	80061c8 <_malloc_r+0x168>
 80060d8:	6860      	ldr	r0, [r4, #4]
 80060da:	f020 0c03 	bic.w	ip, r0, #3
 80060de:	ebac 0007 	sub.w	r0, ip, r7
 80060e2:	280f      	cmp	r0, #15
 80060e4:	dd48      	ble.n	8006178 <_malloc_r+0x118>
 80060e6:	19e1      	adds	r1, r4, r7
 80060e8:	f040 0301 	orr.w	r3, r0, #1
 80060ec:	f047 0701 	orr.w	r7, r7, #1
 80060f0:	6067      	str	r7, [r4, #4]
 80060f2:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80060f6:	e9c1 2202 	strd	r2, r2, [r1, #8]
 80060fa:	604b      	str	r3, [r1, #4]
 80060fc:	f844 000c 	str.w	r0, [r4, ip]
 8006100:	e7df      	b.n	80060c2 <_malloc_r+0x62>
 8006102:	0a7b      	lsrs	r3, r7, #9
 8006104:	d02a      	beq.n	800615c <_malloc_r+0xfc>
 8006106:	2b04      	cmp	r3, #4
 8006108:	d812      	bhi.n	8006130 <_malloc_r+0xd0>
 800610a:	09bb      	lsrs	r3, r7, #6
 800610c:	3338      	adds	r3, #56	; 0x38
 800610e:	1c5a      	adds	r2, r3, #1
 8006110:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006114:	6854      	ldr	r4, [r2, #4]
 8006116:	f1a2 0c08 	sub.w	ip, r2, #8
 800611a:	4564      	cmp	r4, ip
 800611c:	d006      	beq.n	800612c <_malloc_r+0xcc>
 800611e:	6862      	ldr	r2, [r4, #4]
 8006120:	f022 0203 	bic.w	r2, r2, #3
 8006124:	1bd0      	subs	r0, r2, r7
 8006126:	280f      	cmp	r0, #15
 8006128:	dd1c      	ble.n	8006164 <_malloc_r+0x104>
 800612a:	3b01      	subs	r3, #1
 800612c:	3301      	adds	r3, #1
 800612e:	e7ce      	b.n	80060ce <_malloc_r+0x6e>
 8006130:	2b14      	cmp	r3, #20
 8006132:	d801      	bhi.n	8006138 <_malloc_r+0xd8>
 8006134:	335b      	adds	r3, #91	; 0x5b
 8006136:	e7ea      	b.n	800610e <_malloc_r+0xae>
 8006138:	2b54      	cmp	r3, #84	; 0x54
 800613a:	d802      	bhi.n	8006142 <_malloc_r+0xe2>
 800613c:	0b3b      	lsrs	r3, r7, #12
 800613e:	336e      	adds	r3, #110	; 0x6e
 8006140:	e7e5      	b.n	800610e <_malloc_r+0xae>
 8006142:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006146:	d802      	bhi.n	800614e <_malloc_r+0xee>
 8006148:	0bfb      	lsrs	r3, r7, #15
 800614a:	3377      	adds	r3, #119	; 0x77
 800614c:	e7df      	b.n	800610e <_malloc_r+0xae>
 800614e:	f240 5254 	movw	r2, #1364	; 0x554
 8006152:	4293      	cmp	r3, r2
 8006154:	d804      	bhi.n	8006160 <_malloc_r+0x100>
 8006156:	0cbb      	lsrs	r3, r7, #18
 8006158:	337c      	adds	r3, #124	; 0x7c
 800615a:	e7d8      	b.n	800610e <_malloc_r+0xae>
 800615c:	233f      	movs	r3, #63	; 0x3f
 800615e:	e7d6      	b.n	800610e <_malloc_r+0xae>
 8006160:	237e      	movs	r3, #126	; 0x7e
 8006162:	e7d4      	b.n	800610e <_malloc_r+0xae>
 8006164:	2800      	cmp	r0, #0
 8006166:	68e1      	ldr	r1, [r4, #12]
 8006168:	db04      	blt.n	8006174 <_malloc_r+0x114>
 800616a:	68a3      	ldr	r3, [r4, #8]
 800616c:	60d9      	str	r1, [r3, #12]
 800616e:	608b      	str	r3, [r1, #8]
 8006170:	18a3      	adds	r3, r4, r2
 8006172:	e7a2      	b.n	80060ba <_malloc_r+0x5a>
 8006174:	460c      	mov	r4, r1
 8006176:	e7d0      	b.n	800611a <_malloc_r+0xba>
 8006178:	2800      	cmp	r0, #0
 800617a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800617e:	db07      	blt.n	8006190 <_malloc_r+0x130>
 8006180:	44a4      	add	ip, r4
 8006182:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006186:	f043 0301 	orr.w	r3, r3, #1
 800618a:	f8cc 3004 	str.w	r3, [ip, #4]
 800618e:	e798      	b.n	80060c2 <_malloc_r+0x62>
 8006190:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8006194:	6870      	ldr	r0, [r6, #4]
 8006196:	f080 809e 	bcs.w	80062d6 <_malloc_r+0x276>
 800619a:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800619e:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80061a2:	f04f 0c01 	mov.w	ip, #1
 80061a6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80061aa:	ea4c 0000 	orr.w	r0, ip, r0
 80061ae:	3201      	adds	r2, #1
 80061b0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80061b4:	6070      	str	r0, [r6, #4]
 80061b6:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80061ba:	3808      	subs	r0, #8
 80061bc:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80061c0:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80061c4:	f8cc 400c 	str.w	r4, [ip, #12]
 80061c8:	2001      	movs	r0, #1
 80061ca:	109a      	asrs	r2, r3, #2
 80061cc:	fa00 f202 	lsl.w	r2, r0, r2
 80061d0:	6870      	ldr	r0, [r6, #4]
 80061d2:	4290      	cmp	r0, r2
 80061d4:	d326      	bcc.n	8006224 <_malloc_r+0x1c4>
 80061d6:	4210      	tst	r0, r2
 80061d8:	d106      	bne.n	80061e8 <_malloc_r+0x188>
 80061da:	f023 0303 	bic.w	r3, r3, #3
 80061de:	0052      	lsls	r2, r2, #1
 80061e0:	4210      	tst	r0, r2
 80061e2:	f103 0304 	add.w	r3, r3, #4
 80061e6:	d0fa      	beq.n	80061de <_malloc_r+0x17e>
 80061e8:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80061ec:	46c1      	mov	r9, r8
 80061ee:	469e      	mov	lr, r3
 80061f0:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80061f4:	454c      	cmp	r4, r9
 80061f6:	f040 80b3 	bne.w	8006360 <_malloc_r+0x300>
 80061fa:	f10e 0e01 	add.w	lr, lr, #1
 80061fe:	f01e 0f03 	tst.w	lr, #3
 8006202:	f109 0908 	add.w	r9, r9, #8
 8006206:	d1f3      	bne.n	80061f0 <_malloc_r+0x190>
 8006208:	0798      	lsls	r0, r3, #30
 800620a:	f040 80ec 	bne.w	80063e6 <_malloc_r+0x386>
 800620e:	6873      	ldr	r3, [r6, #4]
 8006210:	ea23 0302 	bic.w	r3, r3, r2
 8006214:	6073      	str	r3, [r6, #4]
 8006216:	6870      	ldr	r0, [r6, #4]
 8006218:	0052      	lsls	r2, r2, #1
 800621a:	4290      	cmp	r0, r2
 800621c:	d302      	bcc.n	8006224 <_malloc_r+0x1c4>
 800621e:	2a00      	cmp	r2, #0
 8006220:	f040 80ed 	bne.w	80063fe <_malloc_r+0x39e>
 8006224:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8006228:	f8db 1004 	ldr.w	r1, [fp, #4]
 800622c:	f021 0903 	bic.w	r9, r1, #3
 8006230:	45b9      	cmp	r9, r7
 8006232:	d304      	bcc.n	800623e <_malloc_r+0x1de>
 8006234:	eba9 0207 	sub.w	r2, r9, r7
 8006238:	2a0f      	cmp	r2, #15
 800623a:	f300 8148 	bgt.w	80064ce <_malloc_r+0x46e>
 800623e:	4a59      	ldr	r2, [pc, #356]	; (80063a4 <_malloc_r+0x344>)
 8006240:	eb0b 0309 	add.w	r3, fp, r9
 8006244:	6811      	ldr	r1, [r2, #0]
 8006246:	2008      	movs	r0, #8
 8006248:	3110      	adds	r1, #16
 800624a:	4439      	add	r1, r7
 800624c:	9301      	str	r3, [sp, #4]
 800624e:	9100      	str	r1, [sp, #0]
 8006250:	f001 fc4a 	bl	8007ae8 <sysconf>
 8006254:	e9dd 1300 	ldrd	r1, r3, [sp]
 8006258:	4680      	mov	r8, r0
 800625a:	4a53      	ldr	r2, [pc, #332]	; (80063a8 <_malloc_r+0x348>)
 800625c:	6810      	ldr	r0, [r2, #0]
 800625e:	3001      	adds	r0, #1
 8006260:	bf1f      	itttt	ne
 8006262:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 8006266:	4441      	addne	r1, r8
 8006268:	f1c8 0000 	rsbne	r0, r8, #0
 800626c:	4001      	andne	r1, r0
 800626e:	4628      	mov	r0, r5
 8006270:	e9cd 1300 	strd	r1, r3, [sp]
 8006274:	f7fc f97a 	bl	800256c <_sbrk_r>
 8006278:	1c42      	adds	r2, r0, #1
 800627a:	4604      	mov	r4, r0
 800627c:	f000 80fb 	beq.w	8006476 <_malloc_r+0x416>
 8006280:	9b01      	ldr	r3, [sp, #4]
 8006282:	9900      	ldr	r1, [sp, #0]
 8006284:	4283      	cmp	r3, r0
 8006286:	4a48      	ldr	r2, [pc, #288]	; (80063a8 <_malloc_r+0x348>)
 8006288:	d902      	bls.n	8006290 <_malloc_r+0x230>
 800628a:	45b3      	cmp	fp, r6
 800628c:	f040 80f3 	bne.w	8006476 <_malloc_r+0x416>
 8006290:	f8df a120 	ldr.w	sl, [pc, #288]	; 80063b4 <_malloc_r+0x354>
 8006294:	42a3      	cmp	r3, r4
 8006296:	f8da 0000 	ldr.w	r0, [sl]
 800629a:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 800629e:	eb00 0e01 	add.w	lr, r0, r1
 80062a2:	f8ca e000 	str.w	lr, [sl]
 80062a6:	f040 80ac 	bne.w	8006402 <_malloc_r+0x3a2>
 80062aa:	ea13 0f0c 	tst.w	r3, ip
 80062ae:	f040 80a8 	bne.w	8006402 <_malloc_r+0x3a2>
 80062b2:	68b3      	ldr	r3, [r6, #8]
 80062b4:	4449      	add	r1, r9
 80062b6:	f041 0101 	orr.w	r1, r1, #1
 80062ba:	6059      	str	r1, [r3, #4]
 80062bc:	4a3b      	ldr	r2, [pc, #236]	; (80063ac <_malloc_r+0x34c>)
 80062be:	f8da 3000 	ldr.w	r3, [sl]
 80062c2:	6811      	ldr	r1, [r2, #0]
 80062c4:	428b      	cmp	r3, r1
 80062c6:	bf88      	it	hi
 80062c8:	6013      	strhi	r3, [r2, #0]
 80062ca:	4a39      	ldr	r2, [pc, #228]	; (80063b0 <_malloc_r+0x350>)
 80062cc:	6811      	ldr	r1, [r2, #0]
 80062ce:	428b      	cmp	r3, r1
 80062d0:	bf88      	it	hi
 80062d2:	6013      	strhi	r3, [r2, #0]
 80062d4:	e0cf      	b.n	8006476 <_malloc_r+0x416>
 80062d6:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80062da:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80062de:	d218      	bcs.n	8006312 <_malloc_r+0x2b2>
 80062e0:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80062e4:	3238      	adds	r2, #56	; 0x38
 80062e6:	f102 0e01 	add.w	lr, r2, #1
 80062ea:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80062ee:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80062f2:	45f0      	cmp	r8, lr
 80062f4:	d12b      	bne.n	800634e <_malloc_r+0x2ee>
 80062f6:	f04f 0c01 	mov.w	ip, #1
 80062fa:	1092      	asrs	r2, r2, #2
 80062fc:	fa0c f202 	lsl.w	r2, ip, r2
 8006300:	4310      	orrs	r0, r2
 8006302:	6070      	str	r0, [r6, #4]
 8006304:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006308:	f8c8 4008 	str.w	r4, [r8, #8]
 800630c:	f8ce 400c 	str.w	r4, [lr, #12]
 8006310:	e75a      	b.n	80061c8 <_malloc_r+0x168>
 8006312:	2a14      	cmp	r2, #20
 8006314:	d801      	bhi.n	800631a <_malloc_r+0x2ba>
 8006316:	325b      	adds	r2, #91	; 0x5b
 8006318:	e7e5      	b.n	80062e6 <_malloc_r+0x286>
 800631a:	2a54      	cmp	r2, #84	; 0x54
 800631c:	d803      	bhi.n	8006326 <_malloc_r+0x2c6>
 800631e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006322:	326e      	adds	r2, #110	; 0x6e
 8006324:	e7df      	b.n	80062e6 <_malloc_r+0x286>
 8006326:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800632a:	d803      	bhi.n	8006334 <_malloc_r+0x2d4>
 800632c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006330:	3277      	adds	r2, #119	; 0x77
 8006332:	e7d8      	b.n	80062e6 <_malloc_r+0x286>
 8006334:	f240 5e54 	movw	lr, #1364	; 0x554
 8006338:	4572      	cmp	r2, lr
 800633a:	bf96      	itet	ls
 800633c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006340:	227e      	movhi	r2, #126	; 0x7e
 8006342:	327c      	addls	r2, #124	; 0x7c
 8006344:	e7cf      	b.n	80062e6 <_malloc_r+0x286>
 8006346:	f8de e008 	ldr.w	lr, [lr, #8]
 800634a:	45f0      	cmp	r8, lr
 800634c:	d005      	beq.n	800635a <_malloc_r+0x2fa>
 800634e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006352:	f022 0203 	bic.w	r2, r2, #3
 8006356:	4562      	cmp	r2, ip
 8006358:	d8f5      	bhi.n	8006346 <_malloc_r+0x2e6>
 800635a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800635e:	e7d1      	b.n	8006304 <_malloc_r+0x2a4>
 8006360:	6860      	ldr	r0, [r4, #4]
 8006362:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8006366:	f020 0003 	bic.w	r0, r0, #3
 800636a:	eba0 0a07 	sub.w	sl, r0, r7
 800636e:	f1ba 0f0f 	cmp.w	sl, #15
 8006372:	dd21      	ble.n	80063b8 <_malloc_r+0x358>
 8006374:	68a3      	ldr	r3, [r4, #8]
 8006376:	19e2      	adds	r2, r4, r7
 8006378:	f047 0701 	orr.w	r7, r7, #1
 800637c:	6067      	str	r7, [r4, #4]
 800637e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006382:	f8cc 3008 	str.w	r3, [ip, #8]
 8006386:	f04a 0301 	orr.w	r3, sl, #1
 800638a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800638e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006392:	6053      	str	r3, [r2, #4]
 8006394:	f844 a000 	str.w	sl, [r4, r0]
 8006398:	e693      	b.n	80060c2 <_malloc_r+0x62>
 800639a:	bf00      	nop
 800639c:	20000458 	.word	0x20000458
 80063a0:	20000460 	.word	0x20000460
 80063a4:	2000100c 	.word	0x2000100c
 80063a8:	20000860 	.word	0x20000860
 80063ac:	20001004 	.word	0x20001004
 80063b0:	20001008 	.word	0x20001008
 80063b4:	20000fdc 	.word	0x20000fdc
 80063b8:	f1ba 0f00 	cmp.w	sl, #0
 80063bc:	db11      	blt.n	80063e2 <_malloc_r+0x382>
 80063be:	4420      	add	r0, r4
 80063c0:	6843      	ldr	r3, [r0, #4]
 80063c2:	f043 0301 	orr.w	r3, r3, #1
 80063c6:	6043      	str	r3, [r0, #4]
 80063c8:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80063cc:	4628      	mov	r0, r5
 80063ce:	f8c3 c00c 	str.w	ip, [r3, #12]
 80063d2:	f8cc 3008 	str.w	r3, [ip, #8]
 80063d6:	f000 f893 	bl	8006500 <__malloc_unlock>
 80063da:	4620      	mov	r0, r4
 80063dc:	b003      	add	sp, #12
 80063de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e2:	4664      	mov	r4, ip
 80063e4:	e706      	b.n	80061f4 <_malloc_r+0x194>
 80063e6:	f858 0908 	ldr.w	r0, [r8], #-8
 80063ea:	3b01      	subs	r3, #1
 80063ec:	4540      	cmp	r0, r8
 80063ee:	f43f af0b 	beq.w	8006208 <_malloc_r+0x1a8>
 80063f2:	e710      	b.n	8006216 <_malloc_r+0x1b6>
 80063f4:	3304      	adds	r3, #4
 80063f6:	0052      	lsls	r2, r2, #1
 80063f8:	4210      	tst	r0, r2
 80063fa:	d0fb      	beq.n	80063f4 <_malloc_r+0x394>
 80063fc:	e6f4      	b.n	80061e8 <_malloc_r+0x188>
 80063fe:	4673      	mov	r3, lr
 8006400:	e7fa      	b.n	80063f8 <_malloc_r+0x398>
 8006402:	6810      	ldr	r0, [r2, #0]
 8006404:	3001      	adds	r0, #1
 8006406:	bf1b      	ittet	ne
 8006408:	1ae3      	subne	r3, r4, r3
 800640a:	4473      	addne	r3, lr
 800640c:	6014      	streq	r4, [r2, #0]
 800640e:	f8ca 3000 	strne.w	r3, [sl]
 8006412:	f014 0307 	ands.w	r3, r4, #7
 8006416:	bf0e      	itee	eq
 8006418:	4618      	moveq	r0, r3
 800641a:	f1c3 0008 	rsbne	r0, r3, #8
 800641e:	1824      	addne	r4, r4, r0
 8006420:	1862      	adds	r2, r4, r1
 8006422:	ea02 010c 	and.w	r1, r2, ip
 8006426:	4480      	add	r8, r0
 8006428:	eba8 0801 	sub.w	r8, r8, r1
 800642c:	ea08 080c 	and.w	r8, r8, ip
 8006430:	4641      	mov	r1, r8
 8006432:	4628      	mov	r0, r5
 8006434:	9301      	str	r3, [sp, #4]
 8006436:	9200      	str	r2, [sp, #0]
 8006438:	f7fc f898 	bl	800256c <_sbrk_r>
 800643c:	1c43      	adds	r3, r0, #1
 800643e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006442:	d105      	bne.n	8006450 <_malloc_r+0x3f0>
 8006444:	b32b      	cbz	r3, 8006492 <_malloc_r+0x432>
 8006446:	f04f 0800 	mov.w	r8, #0
 800644a:	f1a3 0008 	sub.w	r0, r3, #8
 800644e:	4410      	add	r0, r2
 8006450:	f8da 2000 	ldr.w	r2, [sl]
 8006454:	1b00      	subs	r0, r0, r4
 8006456:	4440      	add	r0, r8
 8006458:	4442      	add	r2, r8
 800645a:	f040 0001 	orr.w	r0, r0, #1
 800645e:	45b3      	cmp	fp, r6
 8006460:	60b4      	str	r4, [r6, #8]
 8006462:	f8ca 2000 	str.w	r2, [sl]
 8006466:	6060      	str	r0, [r4, #4]
 8006468:	f43f af28 	beq.w	80062bc <_malloc_r+0x25c>
 800646c:	f1b9 0f0f 	cmp.w	r9, #15
 8006470:	d812      	bhi.n	8006498 <_malloc_r+0x438>
 8006472:	2301      	movs	r3, #1
 8006474:	6063      	str	r3, [r4, #4]
 8006476:	68b3      	ldr	r3, [r6, #8]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	f023 0303 	bic.w	r3, r3, #3
 800647e:	42bb      	cmp	r3, r7
 8006480:	eba3 0207 	sub.w	r2, r3, r7
 8006484:	d301      	bcc.n	800648a <_malloc_r+0x42a>
 8006486:	2a0f      	cmp	r2, #15
 8006488:	dc21      	bgt.n	80064ce <_malloc_r+0x46e>
 800648a:	4628      	mov	r0, r5
 800648c:	f000 f838 	bl	8006500 <__malloc_unlock>
 8006490:	e5f2      	b.n	8006078 <_malloc_r+0x18>
 8006492:	4610      	mov	r0, r2
 8006494:	4698      	mov	r8, r3
 8006496:	e7db      	b.n	8006450 <_malloc_r+0x3f0>
 8006498:	2205      	movs	r2, #5
 800649a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800649e:	f1a9 090c 	sub.w	r9, r9, #12
 80064a2:	f029 0907 	bic.w	r9, r9, #7
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	ea43 0309 	orr.w	r3, r3, r9
 80064ae:	f8cb 3004 	str.w	r3, [fp, #4]
 80064b2:	f1b9 0f0f 	cmp.w	r9, #15
 80064b6:	eb0b 0309 	add.w	r3, fp, r9
 80064ba:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80064be:	f67f aefd 	bls.w	80062bc <_malloc_r+0x25c>
 80064c2:	4628      	mov	r0, r5
 80064c4:	f10b 0108 	add.w	r1, fp, #8
 80064c8:	f003 fdf6 	bl	800a0b8 <_free_r>
 80064cc:	e6f6      	b.n	80062bc <_malloc_r+0x25c>
 80064ce:	68b4      	ldr	r4, [r6, #8]
 80064d0:	f047 0301 	orr.w	r3, r7, #1
 80064d4:	f042 0201 	orr.w	r2, r2, #1
 80064d8:	4427      	add	r7, r4
 80064da:	6063      	str	r3, [r4, #4]
 80064dc:	60b7      	str	r7, [r6, #8]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	e5ef      	b.n	80060c2 <_malloc_r+0x62>
 80064e2:	bf00      	nop

080064e4 <memset>:
 80064e4:	4603      	mov	r3, r0
 80064e6:	4402      	add	r2, r0
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d100      	bne.n	80064ee <memset+0xa>
 80064ec:	4770      	bx	lr
 80064ee:	f803 1b01 	strb.w	r1, [r3], #1
 80064f2:	e7f9      	b.n	80064e8 <memset+0x4>

080064f4 <__malloc_lock>:
 80064f4:	4801      	ldr	r0, [pc, #4]	; (80064fc <__malloc_lock+0x8>)
 80064f6:	f004 b80f 	b.w	800a518 <__retarget_lock_acquire_recursive>
 80064fa:	bf00      	nop
 80064fc:	200010b8 	.word	0x200010b8

08006500 <__malloc_unlock>:
 8006500:	4801      	ldr	r0, [pc, #4]	; (8006508 <__malloc_unlock+0x8>)
 8006502:	f004 b80a 	b.w	800a51a <__retarget_lock_release_recursive>
 8006506:	bf00      	nop
 8006508:	200010b8 	.word	0x200010b8

0800650c <printf>:
 800650c:	b40f      	push	{r0, r1, r2, r3}
 800650e:	b507      	push	{r0, r1, r2, lr}
 8006510:	4906      	ldr	r1, [pc, #24]	; (800652c <printf+0x20>)
 8006512:	ab04      	add	r3, sp, #16
 8006514:	6808      	ldr	r0, [r1, #0]
 8006516:	f853 2b04 	ldr.w	r2, [r3], #4
 800651a:	6881      	ldr	r1, [r0, #8]
 800651c:	9301      	str	r3, [sp, #4]
 800651e:	f001 faf1 	bl	8007b04 <_vfprintf_r>
 8006522:	b003      	add	sp, #12
 8006524:	f85d eb04 	ldr.w	lr, [sp], #4
 8006528:	b004      	add	sp, #16
 800652a:	4770      	bx	lr
 800652c:	2000002c 	.word	0x2000002c

08006530 <_puts_r>:
 8006530:	b530      	push	{r4, r5, lr}
 8006532:	4605      	mov	r5, r0
 8006534:	b089      	sub	sp, #36	; 0x24
 8006536:	4608      	mov	r0, r1
 8006538:	460c      	mov	r4, r1
 800653a:	f7f9 fe09 	bl	8000150 <strlen>
 800653e:	4b1e      	ldr	r3, [pc, #120]	; (80065b8 <_puts_r+0x88>)
 8006540:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8006544:	9306      	str	r3, [sp, #24]
 8006546:	2301      	movs	r3, #1
 8006548:	4418      	add	r0, r3
 800654a:	9307      	str	r3, [sp, #28]
 800654c:	ab04      	add	r3, sp, #16
 800654e:	9301      	str	r3, [sp, #4]
 8006550:	2302      	movs	r3, #2
 8006552:	9302      	str	r3, [sp, #8]
 8006554:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006556:	68ac      	ldr	r4, [r5, #8]
 8006558:	9003      	str	r0, [sp, #12]
 800655a:	b913      	cbnz	r3, 8006562 <_puts_r+0x32>
 800655c:	4628      	mov	r0, r5
 800655e:	f003 fd1b 	bl	8009f98 <__sinit>
 8006562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006564:	07db      	lsls	r3, r3, #31
 8006566:	d405      	bmi.n	8006574 <_puts_r+0x44>
 8006568:	89a3      	ldrh	r3, [r4, #12]
 800656a:	0598      	lsls	r0, r3, #22
 800656c:	d402      	bmi.n	8006574 <_puts_r+0x44>
 800656e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006570:	f003 ffd2 	bl	800a518 <__retarget_lock_acquire_recursive>
 8006574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006578:	0499      	lsls	r1, r3, #18
 800657a:	d406      	bmi.n	800658a <_puts_r+0x5a>
 800657c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006580:	81a3      	strh	r3, [r4, #12]
 8006582:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006584:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006588:	6663      	str	r3, [r4, #100]	; 0x64
 800658a:	4628      	mov	r0, r5
 800658c:	aa01      	add	r2, sp, #4
 800658e:	4621      	mov	r1, r4
 8006590:	f003 fe52 	bl	800a238 <__sfvwrite_r>
 8006594:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006596:	2800      	cmp	r0, #0
 8006598:	bf14      	ite	ne
 800659a:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800659e:	250a      	moveq	r5, #10
 80065a0:	07da      	lsls	r2, r3, #31
 80065a2:	d405      	bmi.n	80065b0 <_puts_r+0x80>
 80065a4:	89a3      	ldrh	r3, [r4, #12]
 80065a6:	059b      	lsls	r3, r3, #22
 80065a8:	d402      	bmi.n	80065b0 <_puts_r+0x80>
 80065aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065ac:	f003 ffb5 	bl	800a51a <__retarget_lock_release_recursive>
 80065b0:	4628      	mov	r0, r5
 80065b2:	b009      	add	sp, #36	; 0x24
 80065b4:	bd30      	pop	{r4, r5, pc}
 80065b6:	bf00      	nop
 80065b8:	0800cd96 	.word	0x0800cd96

080065bc <puts>:
 80065bc:	4b02      	ldr	r3, [pc, #8]	; (80065c8 <puts+0xc>)
 80065be:	4601      	mov	r1, r0
 80065c0:	6818      	ldr	r0, [r3, #0]
 80065c2:	f7ff bfb5 	b.w	8006530 <_puts_r>
 80065c6:	bf00      	nop
 80065c8:	2000002c 	.word	0x2000002c

080065cc <setvbuf>:
 80065cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80065d0:	461d      	mov	r5, r3
 80065d2:	4b59      	ldr	r3, [pc, #356]	; (8006738 <setvbuf+0x16c>)
 80065d4:	4604      	mov	r4, r0
 80065d6:	681f      	ldr	r7, [r3, #0]
 80065d8:	460e      	mov	r6, r1
 80065da:	4690      	mov	r8, r2
 80065dc:	b127      	cbz	r7, 80065e8 <setvbuf+0x1c>
 80065de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e0:	b913      	cbnz	r3, 80065e8 <setvbuf+0x1c>
 80065e2:	4638      	mov	r0, r7
 80065e4:	f003 fcd8 	bl	8009f98 <__sinit>
 80065e8:	f1b8 0f02 	cmp.w	r8, #2
 80065ec:	d006      	beq.n	80065fc <setvbuf+0x30>
 80065ee:	f1b8 0f01 	cmp.w	r8, #1
 80065f2:	f200 809b 	bhi.w	800672c <setvbuf+0x160>
 80065f6:	2d00      	cmp	r5, #0
 80065f8:	f2c0 8098 	blt.w	800672c <setvbuf+0x160>
 80065fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065fe:	07db      	lsls	r3, r3, #31
 8006600:	d405      	bmi.n	800660e <setvbuf+0x42>
 8006602:	89a3      	ldrh	r3, [r4, #12]
 8006604:	0598      	lsls	r0, r3, #22
 8006606:	d402      	bmi.n	800660e <setvbuf+0x42>
 8006608:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800660a:	f003 ff85 	bl	800a518 <__retarget_lock_acquire_recursive>
 800660e:	4621      	mov	r1, r4
 8006610:	4638      	mov	r0, r7
 8006612:	f003 fc55 	bl	8009ec0 <_fflush_r>
 8006616:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006618:	b141      	cbz	r1, 800662c <setvbuf+0x60>
 800661a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800661e:	4299      	cmp	r1, r3
 8006620:	d002      	beq.n	8006628 <setvbuf+0x5c>
 8006622:	4638      	mov	r0, r7
 8006624:	f003 fd48 	bl	800a0b8 <_free_r>
 8006628:	2300      	movs	r3, #0
 800662a:	6323      	str	r3, [r4, #48]	; 0x30
 800662c:	2300      	movs	r3, #0
 800662e:	61a3      	str	r3, [r4, #24]
 8006630:	6063      	str	r3, [r4, #4]
 8006632:	89a3      	ldrh	r3, [r4, #12]
 8006634:	0619      	lsls	r1, r3, #24
 8006636:	d503      	bpl.n	8006640 <setvbuf+0x74>
 8006638:	4638      	mov	r0, r7
 800663a:	6921      	ldr	r1, [r4, #16]
 800663c:	f003 fd3c 	bl	800a0b8 <_free_r>
 8006640:	89a3      	ldrh	r3, [r4, #12]
 8006642:	f1b8 0f02 	cmp.w	r8, #2
 8006646:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800664a:	f023 0303 	bic.w	r3, r3, #3
 800664e:	81a3      	strh	r3, [r4, #12]
 8006650:	d068      	beq.n	8006724 <setvbuf+0x158>
 8006652:	ab01      	add	r3, sp, #4
 8006654:	466a      	mov	r2, sp
 8006656:	4621      	mov	r1, r4
 8006658:	4638      	mov	r0, r7
 800665a:	f003 ff5f 	bl	800a51c <__swhatbuf_r>
 800665e:	89a3      	ldrh	r3, [r4, #12]
 8006660:	4318      	orrs	r0, r3
 8006662:	81a0      	strh	r0, [r4, #12]
 8006664:	bb35      	cbnz	r5, 80066b4 <setvbuf+0xe8>
 8006666:	9d00      	ldr	r5, [sp, #0]
 8006668:	4628      	mov	r0, r5
 800666a:	f7ff fcf1 	bl	8006050 <malloc>
 800666e:	4606      	mov	r6, r0
 8006670:	2800      	cmp	r0, #0
 8006672:	d152      	bne.n	800671a <setvbuf+0x14e>
 8006674:	f8dd 9000 	ldr.w	r9, [sp]
 8006678:	45a9      	cmp	r9, r5
 800667a:	d147      	bne.n	800670c <setvbuf+0x140>
 800667c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006680:	2200      	movs	r2, #0
 8006682:	60a2      	str	r2, [r4, #8]
 8006684:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006688:	6022      	str	r2, [r4, #0]
 800668a:	6122      	str	r2, [r4, #16]
 800668c:	2201      	movs	r2, #1
 800668e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006692:	6162      	str	r2, [r4, #20]
 8006694:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006696:	f043 0302 	orr.w	r3, r3, #2
 800669a:	07d2      	lsls	r2, r2, #31
 800669c:	81a3      	strh	r3, [r4, #12]
 800669e:	d405      	bmi.n	80066ac <setvbuf+0xe0>
 80066a0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80066a4:	d102      	bne.n	80066ac <setvbuf+0xe0>
 80066a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066a8:	f003 ff37 	bl	800a51a <__retarget_lock_release_recursive>
 80066ac:	4628      	mov	r0, r5
 80066ae:	b003      	add	sp, #12
 80066b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066b4:	2e00      	cmp	r6, #0
 80066b6:	d0d7      	beq.n	8006668 <setvbuf+0x9c>
 80066b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ba:	b913      	cbnz	r3, 80066c2 <setvbuf+0xf6>
 80066bc:	4638      	mov	r0, r7
 80066be:	f003 fc6b 	bl	8009f98 <__sinit>
 80066c2:	9b00      	ldr	r3, [sp, #0]
 80066c4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80066c8:	42ab      	cmp	r3, r5
 80066ca:	bf18      	it	ne
 80066cc:	89a3      	ldrhne	r3, [r4, #12]
 80066ce:	6026      	str	r6, [r4, #0]
 80066d0:	bf1c      	itt	ne
 80066d2:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 80066d6:	81a3      	strhne	r3, [r4, #12]
 80066d8:	f1b8 0f01 	cmp.w	r8, #1
 80066dc:	bf02      	ittt	eq
 80066de:	89a3      	ldrheq	r3, [r4, #12]
 80066e0:	f043 0301 	orreq.w	r3, r3, #1
 80066e4:	81a3      	strheq	r3, [r4, #12]
 80066e6:	89a2      	ldrh	r2, [r4, #12]
 80066e8:	f012 0308 	ands.w	r3, r2, #8
 80066ec:	d01c      	beq.n	8006728 <setvbuf+0x15c>
 80066ee:	07d3      	lsls	r3, r2, #31
 80066f0:	bf41      	itttt	mi
 80066f2:	2300      	movmi	r3, #0
 80066f4:	426d      	negmi	r5, r5
 80066f6:	60a3      	strmi	r3, [r4, #8]
 80066f8:	61a5      	strmi	r5, [r4, #24]
 80066fa:	bf58      	it	pl
 80066fc:	60a5      	strpl	r5, [r4, #8]
 80066fe:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006700:	f015 0501 	ands.w	r5, r5, #1
 8006704:	d115      	bne.n	8006732 <setvbuf+0x166>
 8006706:	f412 7f00 	tst.w	r2, #512	; 0x200
 800670a:	e7cb      	b.n	80066a4 <setvbuf+0xd8>
 800670c:	4648      	mov	r0, r9
 800670e:	f7ff fc9f 	bl	8006050 <malloc>
 8006712:	4606      	mov	r6, r0
 8006714:	2800      	cmp	r0, #0
 8006716:	d0b1      	beq.n	800667c <setvbuf+0xb0>
 8006718:	464d      	mov	r5, r9
 800671a:	89a3      	ldrh	r3, [r4, #12]
 800671c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006720:	81a3      	strh	r3, [r4, #12]
 8006722:	e7c9      	b.n	80066b8 <setvbuf+0xec>
 8006724:	2500      	movs	r5, #0
 8006726:	e7ab      	b.n	8006680 <setvbuf+0xb4>
 8006728:	60a3      	str	r3, [r4, #8]
 800672a:	e7e8      	b.n	80066fe <setvbuf+0x132>
 800672c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006730:	e7bc      	b.n	80066ac <setvbuf+0xe0>
 8006732:	2500      	movs	r5, #0
 8006734:	e7ba      	b.n	80066ac <setvbuf+0xe0>
 8006736:	bf00      	nop
 8006738:	2000002c 	.word	0x2000002c

0800673c <_svfprintf_r>:
 800673c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006740:	b0d3      	sub	sp, #332	; 0x14c
 8006742:	468b      	mov	fp, r1
 8006744:	9207      	str	r2, [sp, #28]
 8006746:	461e      	mov	r6, r3
 8006748:	4681      	mov	r9, r0
 800674a:	f003 fedf 	bl	800a50c <_localeconv_r>
 800674e:	6803      	ldr	r3, [r0, #0]
 8006750:	4618      	mov	r0, r3
 8006752:	9318      	str	r3, [sp, #96]	; 0x60
 8006754:	f7f9 fcfc 	bl	8000150 <strlen>
 8006758:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800675c:	9012      	str	r0, [sp, #72]	; 0x48
 800675e:	061a      	lsls	r2, r3, #24
 8006760:	d518      	bpl.n	8006794 <_svfprintf_r+0x58>
 8006762:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006766:	b9ab      	cbnz	r3, 8006794 <_svfprintf_r+0x58>
 8006768:	2140      	movs	r1, #64	; 0x40
 800676a:	4648      	mov	r0, r9
 800676c:	f7ff fc78 	bl	8006060 <_malloc_r>
 8006770:	f8cb 0000 	str.w	r0, [fp]
 8006774:	f8cb 0010 	str.w	r0, [fp, #16]
 8006778:	b948      	cbnz	r0, 800678e <_svfprintf_r+0x52>
 800677a:	230c      	movs	r3, #12
 800677c:	f8c9 3000 	str.w	r3, [r9]
 8006780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006784:	9313      	str	r3, [sp, #76]	; 0x4c
 8006786:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006788:	b053      	add	sp, #332	; 0x14c
 800678a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800678e:	2340      	movs	r3, #64	; 0x40
 8006790:	f8cb 3014 	str.w	r3, [fp, #20]
 8006794:	2500      	movs	r5, #0
 8006796:	2200      	movs	r2, #0
 8006798:	2300      	movs	r3, #0
 800679a:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800679e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80067a2:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80067a6:	ac29      	add	r4, sp, #164	; 0xa4
 80067a8:	9426      	str	r4, [sp, #152]	; 0x98
 80067aa:	9508      	str	r5, [sp, #32]
 80067ac:	950e      	str	r5, [sp, #56]	; 0x38
 80067ae:	9516      	str	r5, [sp, #88]	; 0x58
 80067b0:	9519      	str	r5, [sp, #100]	; 0x64
 80067b2:	9513      	str	r5, [sp, #76]	; 0x4c
 80067b4:	9b07      	ldr	r3, [sp, #28]
 80067b6:	461d      	mov	r5, r3
 80067b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067bc:	b10a      	cbz	r2, 80067c2 <_svfprintf_r+0x86>
 80067be:	2a25      	cmp	r2, #37	; 0x25
 80067c0:	d1f9      	bne.n	80067b6 <_svfprintf_r+0x7a>
 80067c2:	9b07      	ldr	r3, [sp, #28]
 80067c4:	1aef      	subs	r7, r5, r3
 80067c6:	d00d      	beq.n	80067e4 <_svfprintf_r+0xa8>
 80067c8:	e9c4 3700 	strd	r3, r7, [r4]
 80067cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80067ce:	443b      	add	r3, r7
 80067d0:	9328      	str	r3, [sp, #160]	; 0xa0
 80067d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067d4:	3301      	adds	r3, #1
 80067d6:	2b07      	cmp	r3, #7
 80067d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80067da:	dc78      	bgt.n	80068ce <_svfprintf_r+0x192>
 80067dc:	3408      	adds	r4, #8
 80067de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80067e0:	443b      	add	r3, r7
 80067e2:	9313      	str	r3, [sp, #76]	; 0x4c
 80067e4:	782b      	ldrb	r3, [r5, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f001 8142 	beq.w	8007a70 <_svfprintf_r+0x1334>
 80067ec:	2300      	movs	r3, #0
 80067ee:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80067f2:	469a      	mov	sl, r3
 80067f4:	270a      	movs	r7, #10
 80067f6:	212b      	movs	r1, #43	; 0x2b
 80067f8:	3501      	adds	r5, #1
 80067fa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80067fe:	9314      	str	r3, [sp, #80]	; 0x50
 8006800:	462a      	mov	r2, r5
 8006802:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006806:	930b      	str	r3, [sp, #44]	; 0x2c
 8006808:	920f      	str	r2, [sp, #60]	; 0x3c
 800680a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800680c:	3b20      	subs	r3, #32
 800680e:	2b5a      	cmp	r3, #90	; 0x5a
 8006810:	f200 85a0 	bhi.w	8007354 <_svfprintf_r+0xc18>
 8006814:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006818:	059e007e 	.word	0x059e007e
 800681c:	0086059e 	.word	0x0086059e
 8006820:	059e059e 	.word	0x059e059e
 8006824:	0065059e 	.word	0x0065059e
 8006828:	059e059e 	.word	0x059e059e
 800682c:	00930089 	.word	0x00930089
 8006830:	0090059e 	.word	0x0090059e
 8006834:	059e0096 	.word	0x059e0096
 8006838:	00b300b0 	.word	0x00b300b0
 800683c:	00b300b3 	.word	0x00b300b3
 8006840:	00b300b3 	.word	0x00b300b3
 8006844:	00b300b3 	.word	0x00b300b3
 8006848:	00b300b3 	.word	0x00b300b3
 800684c:	059e059e 	.word	0x059e059e
 8006850:	059e059e 	.word	0x059e059e
 8006854:	059e059e 	.word	0x059e059e
 8006858:	011d059e 	.word	0x011d059e
 800685c:	00e0059e 	.word	0x00e0059e
 8006860:	011d00f3 	.word	0x011d00f3
 8006864:	011d011d 	.word	0x011d011d
 8006868:	059e059e 	.word	0x059e059e
 800686c:	059e059e 	.word	0x059e059e
 8006870:	059e00c3 	.word	0x059e00c3
 8006874:	0471059e 	.word	0x0471059e
 8006878:	059e059e 	.word	0x059e059e
 800687c:	04b8059e 	.word	0x04b8059e
 8006880:	04da059e 	.word	0x04da059e
 8006884:	059e059e 	.word	0x059e059e
 8006888:	059e04f9 	.word	0x059e04f9
 800688c:	059e059e 	.word	0x059e059e
 8006890:	059e059e 	.word	0x059e059e
 8006894:	059e059e 	.word	0x059e059e
 8006898:	011d059e 	.word	0x011d059e
 800689c:	00e0059e 	.word	0x00e0059e
 80068a0:	011d00f5 	.word	0x011d00f5
 80068a4:	011d011d 	.word	0x011d011d
 80068a8:	00f500c6 	.word	0x00f500c6
 80068ac:	059e00da 	.word	0x059e00da
 80068b0:	059e00d3 	.word	0x059e00d3
 80068b4:	0473044e 	.word	0x0473044e
 80068b8:	00da04a7 	.word	0x00da04a7
 80068bc:	04b8059e 	.word	0x04b8059e
 80068c0:	04dc007c 	.word	0x04dc007c
 80068c4:	059e059e 	.word	0x059e059e
 80068c8:	059e0516 	.word	0x059e0516
 80068cc:	007c      	.short	0x007c
 80068ce:	4659      	mov	r1, fp
 80068d0:	4648      	mov	r0, r9
 80068d2:	aa26      	add	r2, sp, #152	; 0x98
 80068d4:	f004 fc2c 	bl	800b130 <__ssprint_r>
 80068d8:	2800      	cmp	r0, #0
 80068da:	f040 8128 	bne.w	8006b2e <_svfprintf_r+0x3f2>
 80068de:	ac29      	add	r4, sp, #164	; 0xa4
 80068e0:	e77d      	b.n	80067de <_svfprintf_r+0xa2>
 80068e2:	4648      	mov	r0, r9
 80068e4:	f003 fe12 	bl	800a50c <_localeconv_r>
 80068e8:	6843      	ldr	r3, [r0, #4]
 80068ea:	4618      	mov	r0, r3
 80068ec:	9319      	str	r3, [sp, #100]	; 0x64
 80068ee:	f7f9 fc2f 	bl	8000150 <strlen>
 80068f2:	9016      	str	r0, [sp, #88]	; 0x58
 80068f4:	4648      	mov	r0, r9
 80068f6:	f003 fe09 	bl	800a50c <_localeconv_r>
 80068fa:	6883      	ldr	r3, [r0, #8]
 80068fc:	212b      	movs	r1, #43	; 0x2b
 80068fe:	930e      	str	r3, [sp, #56]	; 0x38
 8006900:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006902:	b12b      	cbz	r3, 8006910 <_svfprintf_r+0x1d4>
 8006904:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006906:	b11b      	cbz	r3, 8006910 <_svfprintf_r+0x1d4>
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	b10b      	cbz	r3, 8006910 <_svfprintf_r+0x1d4>
 800690c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006910:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006912:	e775      	b.n	8006800 <_svfprintf_r+0xc4>
 8006914:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1f9      	bne.n	8006910 <_svfprintf_r+0x1d4>
 800691c:	2320      	movs	r3, #32
 800691e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006922:	e7f5      	b.n	8006910 <_svfprintf_r+0x1d4>
 8006924:	f04a 0a01 	orr.w	sl, sl, #1
 8006928:	e7f2      	b.n	8006910 <_svfprintf_r+0x1d4>
 800692a:	f856 3b04 	ldr.w	r3, [r6], #4
 800692e:	2b00      	cmp	r3, #0
 8006930:	9314      	str	r3, [sp, #80]	; 0x50
 8006932:	daed      	bge.n	8006910 <_svfprintf_r+0x1d4>
 8006934:	425b      	negs	r3, r3
 8006936:	9314      	str	r3, [sp, #80]	; 0x50
 8006938:	f04a 0a04 	orr.w	sl, sl, #4
 800693c:	e7e8      	b.n	8006910 <_svfprintf_r+0x1d4>
 800693e:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006942:	e7e5      	b.n	8006910 <_svfprintf_r+0x1d4>
 8006944:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006946:	f812 3b01 	ldrb.w	r3, [r2], #1
 800694a:	2b2a      	cmp	r3, #42	; 0x2a
 800694c:	930b      	str	r3, [sp, #44]	; 0x2c
 800694e:	d110      	bne.n	8006972 <_svfprintf_r+0x236>
 8006950:	f856 0b04 	ldr.w	r0, [r6], #4
 8006954:	920f      	str	r2, [sp, #60]	; 0x3c
 8006956:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 800695a:	e7d9      	b.n	8006910 <_svfprintf_r+0x1d4>
 800695c:	fb07 3808 	mla	r8, r7, r8, r3
 8006960:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006964:	930b      	str	r3, [sp, #44]	; 0x2c
 8006966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006968:	3b30      	subs	r3, #48	; 0x30
 800696a:	2b09      	cmp	r3, #9
 800696c:	d9f6      	bls.n	800695c <_svfprintf_r+0x220>
 800696e:	920f      	str	r2, [sp, #60]	; 0x3c
 8006970:	e74b      	b.n	800680a <_svfprintf_r+0xce>
 8006972:	f04f 0800 	mov.w	r8, #0
 8006976:	e7f6      	b.n	8006966 <_svfprintf_r+0x22a>
 8006978:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800697c:	e7c8      	b.n	8006910 <_svfprintf_r+0x1d4>
 800697e:	2300      	movs	r3, #0
 8006980:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006982:	9314      	str	r3, [sp, #80]	; 0x50
 8006984:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006986:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006988:	3b30      	subs	r3, #48	; 0x30
 800698a:	fb07 3300 	mla	r3, r7, r0, r3
 800698e:	9314      	str	r3, [sp, #80]	; 0x50
 8006990:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006994:	930b      	str	r3, [sp, #44]	; 0x2c
 8006996:	3b30      	subs	r3, #48	; 0x30
 8006998:	2b09      	cmp	r3, #9
 800699a:	d9f3      	bls.n	8006984 <_svfprintf_r+0x248>
 800699c:	e7e7      	b.n	800696e <_svfprintf_r+0x232>
 800699e:	f04a 0a08 	orr.w	sl, sl, #8
 80069a2:	e7b5      	b.n	8006910 <_svfprintf_r+0x1d4>
 80069a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	2b68      	cmp	r3, #104	; 0x68
 80069aa:	bf01      	itttt	eq
 80069ac:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80069ae:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80069b2:	3301      	addeq	r3, #1
 80069b4:	930f      	streq	r3, [sp, #60]	; 0x3c
 80069b6:	bf18      	it	ne
 80069b8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80069bc:	e7a8      	b.n	8006910 <_svfprintf_r+0x1d4>
 80069be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	2b6c      	cmp	r3, #108	; 0x6c
 80069c4:	d105      	bne.n	80069d2 <_svfprintf_r+0x296>
 80069c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c8:	3301      	adds	r3, #1
 80069ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80069cc:	f04a 0a20 	orr.w	sl, sl, #32
 80069d0:	e79e      	b.n	8006910 <_svfprintf_r+0x1d4>
 80069d2:	f04a 0a10 	orr.w	sl, sl, #16
 80069d6:	e79b      	b.n	8006910 <_svfprintf_r+0x1d4>
 80069d8:	4632      	mov	r2, r6
 80069da:	2000      	movs	r0, #0
 80069dc:	f852 3b04 	ldr.w	r3, [r2], #4
 80069e0:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80069e4:	920a      	str	r2, [sp, #40]	; 0x28
 80069e6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80069ea:	ab39      	add	r3, sp, #228	; 0xe4
 80069ec:	4607      	mov	r7, r0
 80069ee:	f04f 0801 	mov.w	r8, #1
 80069f2:	4606      	mov	r6, r0
 80069f4:	4605      	mov	r5, r0
 80069f6:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80069fa:	9307      	str	r3, [sp, #28]
 80069fc:	e1a9      	b.n	8006d52 <_svfprintf_r+0x616>
 80069fe:	f04a 0a10 	orr.w	sl, sl, #16
 8006a02:	f01a 0f20 	tst.w	sl, #32
 8006a06:	d011      	beq.n	8006a2c <_svfprintf_r+0x2f0>
 8006a08:	3607      	adds	r6, #7
 8006a0a:	f026 0307 	bic.w	r3, r6, #7
 8006a0e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006a12:	930a      	str	r3, [sp, #40]	; 0x28
 8006a14:	2e00      	cmp	r6, #0
 8006a16:	f177 0300 	sbcs.w	r3, r7, #0
 8006a1a:	da05      	bge.n	8006a28 <_svfprintf_r+0x2ec>
 8006a1c:	232d      	movs	r3, #45	; 0x2d
 8006a1e:	4276      	negs	r6, r6
 8006a20:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006a24:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e377      	b.n	800711c <_svfprintf_r+0x9e0>
 8006a2c:	1d33      	adds	r3, r6, #4
 8006a2e:	f01a 0f10 	tst.w	sl, #16
 8006a32:	930a      	str	r3, [sp, #40]	; 0x28
 8006a34:	d002      	beq.n	8006a3c <_svfprintf_r+0x300>
 8006a36:	6836      	ldr	r6, [r6, #0]
 8006a38:	17f7      	asrs	r7, r6, #31
 8006a3a:	e7eb      	b.n	8006a14 <_svfprintf_r+0x2d8>
 8006a3c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006a40:	6836      	ldr	r6, [r6, #0]
 8006a42:	d001      	beq.n	8006a48 <_svfprintf_r+0x30c>
 8006a44:	b236      	sxth	r6, r6
 8006a46:	e7f7      	b.n	8006a38 <_svfprintf_r+0x2fc>
 8006a48:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006a4c:	bf18      	it	ne
 8006a4e:	b276      	sxtbne	r6, r6
 8006a50:	e7f2      	b.n	8006a38 <_svfprintf_r+0x2fc>
 8006a52:	3607      	adds	r6, #7
 8006a54:	f026 0307 	bic.w	r3, r6, #7
 8006a58:	4619      	mov	r1, r3
 8006a5a:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006a5e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006a62:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006a66:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006a6a:	910a      	str	r1, [sp, #40]	; 0x28
 8006a6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a70:	4630      	mov	r0, r6
 8006a72:	4629      	mov	r1, r5
 8006a74:	4b32      	ldr	r3, [pc, #200]	; (8006b40 <_svfprintf_r+0x404>)
 8006a76:	f7f9 ffc9 	bl	8000a0c <__aeabi_dcmpun>
 8006a7a:	bb08      	cbnz	r0, 8006ac0 <_svfprintf_r+0x384>
 8006a7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a80:	4630      	mov	r0, r6
 8006a82:	4629      	mov	r1, r5
 8006a84:	4b2e      	ldr	r3, [pc, #184]	; (8006b40 <_svfprintf_r+0x404>)
 8006a86:	f7f9 ffa3 	bl	80009d0 <__aeabi_dcmple>
 8006a8a:	b9c8      	cbnz	r0, 8006ac0 <_svfprintf_r+0x384>
 8006a8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a90:	2200      	movs	r2, #0
 8006a92:	2300      	movs	r3, #0
 8006a94:	f7f9 ff92 	bl	80009bc <__aeabi_dcmplt>
 8006a98:	b110      	cbz	r0, 8006aa0 <_svfprintf_r+0x364>
 8006a9a:	232d      	movs	r3, #45	; 0x2d
 8006a9c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006aa0:	4a28      	ldr	r2, [pc, #160]	; (8006b44 <_svfprintf_r+0x408>)
 8006aa2:	4829      	ldr	r0, [pc, #164]	; (8006b48 <_svfprintf_r+0x40c>)
 8006aa4:	4613      	mov	r3, r2
 8006aa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006aa8:	2700      	movs	r7, #0
 8006aaa:	2947      	cmp	r1, #71	; 0x47
 8006aac:	bfc8      	it	gt
 8006aae:	4603      	movgt	r3, r0
 8006ab0:	f04f 0803 	mov.w	r8, #3
 8006ab4:	9307      	str	r3, [sp, #28]
 8006ab6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8006aba:	463e      	mov	r6, r7
 8006abc:	f000 bc24 	b.w	8007308 <_svfprintf_r+0xbcc>
 8006ac0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	4619      	mov	r1, r3
 8006ac8:	f7f9 ffa0 	bl	8000a0c <__aeabi_dcmpun>
 8006acc:	4607      	mov	r7, r0
 8006ace:	b148      	cbz	r0, 8006ae4 <_svfprintf_r+0x3a8>
 8006ad0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ad2:	4a1e      	ldr	r2, [pc, #120]	; (8006b4c <_svfprintf_r+0x410>)
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bfb8      	it	lt
 8006ad8:	232d      	movlt	r3, #45	; 0x2d
 8006ada:	481d      	ldr	r0, [pc, #116]	; (8006b50 <_svfprintf_r+0x414>)
 8006adc:	bfb8      	it	lt
 8006ade:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006ae2:	e7df      	b.n	8006aa4 <_svfprintf_r+0x368>
 8006ae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ae6:	f023 0320 	bic.w	r3, r3, #32
 8006aea:	2b41      	cmp	r3, #65	; 0x41
 8006aec:	930c      	str	r3, [sp, #48]	; 0x30
 8006aee:	d131      	bne.n	8006b54 <_svfprintf_r+0x418>
 8006af0:	2330      	movs	r3, #48	; 0x30
 8006af2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006af8:	f04a 0a02 	orr.w	sl, sl, #2
 8006afc:	2b61      	cmp	r3, #97	; 0x61
 8006afe:	bf0c      	ite	eq
 8006b00:	2378      	moveq	r3, #120	; 0x78
 8006b02:	2358      	movne	r3, #88	; 0x58
 8006b04:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8006b08:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006b0c:	f340 81fa 	ble.w	8006f04 <_svfprintf_r+0x7c8>
 8006b10:	4648      	mov	r0, r9
 8006b12:	f108 0101 	add.w	r1, r8, #1
 8006b16:	f7ff faa3 	bl	8006060 <_malloc_r>
 8006b1a:	9007      	str	r0, [sp, #28]
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	f040 81f4 	bne.w	8006f0a <_svfprintf_r+0x7ce>
 8006b22:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b2a:	f8ab 300c 	strh.w	r3, [fp, #12]
 8006b2e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006b32:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006b36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b38:	bf18      	it	ne
 8006b3a:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8006b3e:	e621      	b.n	8006784 <_svfprintf_r+0x48>
 8006b40:	7fefffff 	.word	0x7fefffff
 8006b44:	0800caec 	.word	0x0800caec
 8006b48:	0800caf0 	.word	0x0800caf0
 8006b4c:	0800caf4 	.word	0x0800caf4
 8006b50:	0800caf8 	.word	0x0800caf8
 8006b54:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8006b58:	f000 81d9 	beq.w	8006f0e <_svfprintf_r+0x7d2>
 8006b5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b5e:	2b47      	cmp	r3, #71	; 0x47
 8006b60:	d105      	bne.n	8006b6e <_svfprintf_r+0x432>
 8006b62:	f1b8 0f00 	cmp.w	r8, #0
 8006b66:	d102      	bne.n	8006b6e <_svfprintf_r+0x432>
 8006b68:	4647      	mov	r7, r8
 8006b6a:	f04f 0801 	mov.w	r8, #1
 8006b6e:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8006b72:	9315      	str	r3, [sp, #84]	; 0x54
 8006b74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b76:	1e1d      	subs	r5, r3, #0
 8006b78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b7a:	9308      	str	r3, [sp, #32]
 8006b7c:	bfb7      	itett	lt
 8006b7e:	462b      	movlt	r3, r5
 8006b80:	2300      	movge	r3, #0
 8006b82:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006b86:	232d      	movlt	r3, #45	; 0x2d
 8006b88:	931c      	str	r3, [sp, #112]	; 0x70
 8006b8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b8c:	2b41      	cmp	r3, #65	; 0x41
 8006b8e:	f040 81d7 	bne.w	8006f40 <_svfprintf_r+0x804>
 8006b92:	aa20      	add	r2, sp, #128	; 0x80
 8006b94:	4629      	mov	r1, r5
 8006b96:	9808      	ldr	r0, [sp, #32]
 8006b98:	f004 fa40 	bl	800b01c <frexp>
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006ba2:	f7f9 fc99 	bl	80004d8 <__aeabi_dmul>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	460b      	mov	r3, r1
 8006baa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	f7f9 fef9 	bl	80009a8 <__aeabi_dcmpeq>
 8006bb6:	b108      	cbz	r0, 8006bbc <_svfprintf_r+0x480>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	9320      	str	r3, [sp, #128]	; 0x80
 8006bbc:	4eb4      	ldr	r6, [pc, #720]	; (8006e90 <_svfprintf_r+0x754>)
 8006bbe:	4bb5      	ldr	r3, [pc, #724]	; (8006e94 <_svfprintf_r+0x758>)
 8006bc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bc2:	9d07      	ldr	r5, [sp, #28]
 8006bc4:	2a61      	cmp	r2, #97	; 0x61
 8006bc6:	bf18      	it	ne
 8006bc8:	461e      	movne	r6, r3
 8006bca:	9617      	str	r6, [sp, #92]	; 0x5c
 8006bcc:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8006bd0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	4bb0      	ldr	r3, [pc, #704]	; (8006e98 <_svfprintf_r+0x75c>)
 8006bd8:	f7f9 fc7e 	bl	80004d8 <__aeabi_dmul>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006be4:	f7f9 ff28 	bl	8000a38 <__aeabi_d2iz>
 8006be8:	901d      	str	r0, [sp, #116]	; 0x74
 8006bea:	f7f9 fc0b 	bl	8000404 <__aeabi_i2d>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006bf6:	f7f9 fab7 	bl	8000168 <__aeabi_dsub>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c04:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c06:	960d      	str	r6, [sp, #52]	; 0x34
 8006c08:	5c9b      	ldrb	r3, [r3, r2]
 8006c0a:	f805 3b01 	strb.w	r3, [r5], #1
 8006c0e:	1c73      	adds	r3, r6, #1
 8006c10:	d006      	beq.n	8006c20 <_svfprintf_r+0x4e4>
 8006c12:	2200      	movs	r2, #0
 8006c14:	2300      	movs	r3, #0
 8006c16:	3e01      	subs	r6, #1
 8006c18:	f7f9 fec6 	bl	80009a8 <__aeabi_dcmpeq>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d0d7      	beq.n	8006bd0 <_svfprintf_r+0x494>
 8006c20:	2200      	movs	r2, #0
 8006c22:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c26:	4b9d      	ldr	r3, [pc, #628]	; (8006e9c <_svfprintf_r+0x760>)
 8006c28:	f7f9 fee6 	bl	80009f8 <__aeabi_dcmpgt>
 8006c2c:	b960      	cbnz	r0, 8006c48 <_svfprintf_r+0x50c>
 8006c2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c32:	2200      	movs	r2, #0
 8006c34:	4b99      	ldr	r3, [pc, #612]	; (8006e9c <_svfprintf_r+0x760>)
 8006c36:	f7f9 feb7 	bl	80009a8 <__aeabi_dcmpeq>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	f000 817b 	beq.w	8006f36 <_svfprintf_r+0x7fa>
 8006c40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c42:	07d8      	lsls	r0, r3, #31
 8006c44:	f140 8177 	bpl.w	8006f36 <_svfprintf_r+0x7fa>
 8006c48:	2030      	movs	r0, #48	; 0x30
 8006c4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c4c:	9524      	str	r5, [sp, #144]	; 0x90
 8006c4e:	7bd9      	ldrb	r1, [r3, #15]
 8006c50:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c52:	1e53      	subs	r3, r2, #1
 8006c54:	9324      	str	r3, [sp, #144]	; 0x90
 8006c56:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006c5a:	428b      	cmp	r3, r1
 8006c5c:	f000 815a 	beq.w	8006f14 <_svfprintf_r+0x7d8>
 8006c60:	2b39      	cmp	r3, #57	; 0x39
 8006c62:	bf0b      	itete	eq
 8006c64:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8006c66:	3301      	addne	r3, #1
 8006c68:	7a9b      	ldrbeq	r3, [r3, #10]
 8006c6a:	b2db      	uxtbne	r3, r3
 8006c6c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c70:	9b07      	ldr	r3, [sp, #28]
 8006c72:	1aeb      	subs	r3, r5, r3
 8006c74:	9308      	str	r3, [sp, #32]
 8006c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c78:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006c7a:	2b47      	cmp	r3, #71	; 0x47
 8006c7c:	f040 81ad 	bne.w	8006fda <_svfprintf_r+0x89e>
 8006c80:	1ce9      	adds	r1, r5, #3
 8006c82:	db02      	blt.n	8006c8a <_svfprintf_r+0x54e>
 8006c84:	45a8      	cmp	r8, r5
 8006c86:	f280 81cf 	bge.w	8007028 <_svfprintf_r+0x8ec>
 8006c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c8c:	3b02      	subs	r3, #2
 8006c8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c92:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8006c96:	f021 0120 	bic.w	r1, r1, #32
 8006c9a:	2941      	cmp	r1, #65	; 0x41
 8006c9c:	bf08      	it	eq
 8006c9e:	320f      	addeq	r2, #15
 8006ca0:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006ca4:	bf06      	itte	eq
 8006ca6:	b2d2      	uxtbeq	r2, r2
 8006ca8:	2101      	moveq	r1, #1
 8006caa:	2100      	movne	r1, #0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006cb2:	bfb4      	ite	lt
 8006cb4:	222d      	movlt	r2, #45	; 0x2d
 8006cb6:	222b      	movge	r2, #43	; 0x2b
 8006cb8:	9320      	str	r3, [sp, #128]	; 0x80
 8006cba:	bfb8      	it	lt
 8006cbc:	f1c5 0301 	rsblt	r3, r5, #1
 8006cc0:	2b09      	cmp	r3, #9
 8006cc2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8006cc6:	f340 819e 	ble.w	8007006 <_svfprintf_r+0x8ca>
 8006cca:	260a      	movs	r6, #10
 8006ccc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006cd0:	fb93 f5f6 	sdiv	r5, r3, r6
 8006cd4:	4611      	mov	r1, r2
 8006cd6:	fb06 3015 	mls	r0, r6, r5, r3
 8006cda:	3030      	adds	r0, #48	; 0x30
 8006cdc:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	2863      	cmp	r0, #99	; 0x63
 8006ce4:	462b      	mov	r3, r5
 8006ce6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006cea:	dcf1      	bgt.n	8006cd0 <_svfprintf_r+0x594>
 8006cec:	3330      	adds	r3, #48	; 0x30
 8006cee:	1e88      	subs	r0, r1, #2
 8006cf0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006cfa:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8006cfe:	42ab      	cmp	r3, r5
 8006d00:	f0c0 817c 	bcc.w	8006ffc <_svfprintf_r+0x8c0>
 8006d04:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006d08:	1a52      	subs	r2, r2, r1
 8006d0a:	42a8      	cmp	r0, r5
 8006d0c:	bf88      	it	hi
 8006d0e:	2200      	movhi	r2, #0
 8006d10:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8006d14:	441a      	add	r2, r3
 8006d16:	ab22      	add	r3, sp, #136	; 0x88
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	9a08      	ldr	r2, [sp, #32]
 8006d1c:	931a      	str	r3, [sp, #104]	; 0x68
 8006d1e:	2a01      	cmp	r2, #1
 8006d20:	eb03 0802 	add.w	r8, r3, r2
 8006d24:	dc02      	bgt.n	8006d2c <_svfprintf_r+0x5f0>
 8006d26:	f01a 0f01 	tst.w	sl, #1
 8006d2a:	d001      	beq.n	8006d30 <_svfprintf_r+0x5f4>
 8006d2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d2e:	4498      	add	r8, r3
 8006d30:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8006d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d38:	9315      	str	r3, [sp, #84]	; 0x54
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	461d      	mov	r5, r3
 8006d3e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006d42:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006d44:	b113      	cbz	r3, 8006d4c <_svfprintf_r+0x610>
 8006d46:	232d      	movs	r3, #45	; 0x2d
 8006d48:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006d4c:	2600      	movs	r6, #0
 8006d4e:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8006d52:	4546      	cmp	r6, r8
 8006d54:	4633      	mov	r3, r6
 8006d56:	bfb8      	it	lt
 8006d58:	4643      	movlt	r3, r8
 8006d5a:	9315      	str	r3, [sp, #84]	; 0x54
 8006d5c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006d60:	b113      	cbz	r3, 8006d68 <_svfprintf_r+0x62c>
 8006d62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d64:	3301      	adds	r3, #1
 8006d66:	9315      	str	r3, [sp, #84]	; 0x54
 8006d68:	f01a 0302 	ands.w	r3, sl, #2
 8006d6c:	931c      	str	r3, [sp, #112]	; 0x70
 8006d6e:	bf1e      	ittt	ne
 8006d70:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8006d72:	3302      	addne	r3, #2
 8006d74:	9315      	strne	r3, [sp, #84]	; 0x54
 8006d76:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8006d7a:	931d      	str	r3, [sp, #116]	; 0x74
 8006d7c:	d121      	bne.n	8006dc2 <_svfprintf_r+0x686>
 8006d7e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006d82:	1a9b      	subs	r3, r3, r2
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	9317      	str	r3, [sp, #92]	; 0x5c
 8006d88:	dd1b      	ble.n	8006dc2 <_svfprintf_r+0x686>
 8006d8a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006d8e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006d90:	3301      	adds	r3, #1
 8006d92:	2810      	cmp	r0, #16
 8006d94:	4842      	ldr	r0, [pc, #264]	; (8006ea0 <_svfprintf_r+0x764>)
 8006d96:	f104 0108 	add.w	r1, r4, #8
 8006d9a:	6020      	str	r0, [r4, #0]
 8006d9c:	f300 82e6 	bgt.w	800736c <_svfprintf_r+0xc30>
 8006da0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006da2:	2b07      	cmp	r3, #7
 8006da4:	4402      	add	r2, r0
 8006da6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006daa:	6060      	str	r0, [r4, #4]
 8006dac:	f340 82f3 	ble.w	8007396 <_svfprintf_r+0xc5a>
 8006db0:	4659      	mov	r1, fp
 8006db2:	4648      	mov	r0, r9
 8006db4:	aa26      	add	r2, sp, #152	; 0x98
 8006db6:	f004 f9bb 	bl	800b130 <__ssprint_r>
 8006dba:	2800      	cmp	r0, #0
 8006dbc:	f040 8636 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8006dc0:	ac29      	add	r4, sp, #164	; 0xa4
 8006dc2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006dc6:	b173      	cbz	r3, 8006de6 <_svfprintf_r+0x6aa>
 8006dc8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8006dcc:	6023      	str	r3, [r4, #0]
 8006dce:	2301      	movs	r3, #1
 8006dd0:	6063      	str	r3, [r4, #4]
 8006dd2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	9328      	str	r3, [sp, #160]	; 0xa0
 8006dd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dda:	3301      	adds	r3, #1
 8006ddc:	2b07      	cmp	r3, #7
 8006dde:	9327      	str	r3, [sp, #156]	; 0x9c
 8006de0:	f300 82db 	bgt.w	800739a <_svfprintf_r+0xc5e>
 8006de4:	3408      	adds	r4, #8
 8006de6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006de8:	b16b      	cbz	r3, 8006e06 <_svfprintf_r+0x6ca>
 8006dea:	ab1f      	add	r3, sp, #124	; 0x7c
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	2302      	movs	r3, #2
 8006df0:	6063      	str	r3, [r4, #4]
 8006df2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006df4:	3302      	adds	r3, #2
 8006df6:	9328      	str	r3, [sp, #160]	; 0xa0
 8006df8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	2b07      	cmp	r3, #7
 8006dfe:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e00:	f300 82d5 	bgt.w	80073ae <_svfprintf_r+0xc72>
 8006e04:	3408      	adds	r4, #8
 8006e06:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e08:	2b80      	cmp	r3, #128	; 0x80
 8006e0a:	d121      	bne.n	8006e50 <_svfprintf_r+0x714>
 8006e0c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006e10:	1a9b      	subs	r3, r3, r2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	9317      	str	r3, [sp, #92]	; 0x5c
 8006e16:	dd1b      	ble.n	8006e50 <_svfprintf_r+0x714>
 8006e18:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e1c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e1e:	3301      	adds	r3, #1
 8006e20:	2810      	cmp	r0, #16
 8006e22:	4820      	ldr	r0, [pc, #128]	; (8006ea4 <_svfprintf_r+0x768>)
 8006e24:	f104 0108 	add.w	r1, r4, #8
 8006e28:	6020      	str	r0, [r4, #0]
 8006e2a:	f300 82ca 	bgt.w	80073c2 <_svfprintf_r+0xc86>
 8006e2e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e30:	2b07      	cmp	r3, #7
 8006e32:	4402      	add	r2, r0
 8006e34:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006e38:	6060      	str	r0, [r4, #4]
 8006e3a:	f340 82d7 	ble.w	80073ec <_svfprintf_r+0xcb0>
 8006e3e:	4659      	mov	r1, fp
 8006e40:	4648      	mov	r0, r9
 8006e42:	aa26      	add	r2, sp, #152	; 0x98
 8006e44:	f004 f974 	bl	800b130 <__ssprint_r>
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	f040 85ef 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8006e4e:	ac29      	add	r4, sp, #164	; 0xa4
 8006e50:	eba6 0608 	sub.w	r6, r6, r8
 8006e54:	2e00      	cmp	r6, #0
 8006e56:	dd27      	ble.n	8006ea8 <_svfprintf_r+0x76c>
 8006e58:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e5c:	4811      	ldr	r0, [pc, #68]	; (8006ea4 <_svfprintf_r+0x768>)
 8006e5e:	2e10      	cmp	r6, #16
 8006e60:	f103 0301 	add.w	r3, r3, #1
 8006e64:	f104 0108 	add.w	r1, r4, #8
 8006e68:	6020      	str	r0, [r4, #0]
 8006e6a:	f300 82c1 	bgt.w	80073f0 <_svfprintf_r+0xcb4>
 8006e6e:	6066      	str	r6, [r4, #4]
 8006e70:	2b07      	cmp	r3, #7
 8006e72:	4416      	add	r6, r2
 8006e74:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006e78:	f340 82cd 	ble.w	8007416 <_svfprintf_r+0xcda>
 8006e7c:	4659      	mov	r1, fp
 8006e7e:	4648      	mov	r0, r9
 8006e80:	aa26      	add	r2, sp, #152	; 0x98
 8006e82:	f004 f955 	bl	800b130 <__ssprint_r>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	f040 85d0 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8006e8c:	ac29      	add	r4, sp, #164	; 0xa4
 8006e8e:	e00b      	b.n	8006ea8 <_svfprintf_r+0x76c>
 8006e90:	0800cafc 	.word	0x0800cafc
 8006e94:	0800cb0d 	.word	0x0800cb0d
 8006e98:	40300000 	.word	0x40300000
 8006e9c:	3fe00000 	.word	0x3fe00000
 8006ea0:	0800cb20 	.word	0x0800cb20
 8006ea4:	0800cb30 	.word	0x0800cb30
 8006ea8:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006eac:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006eae:	f040 82b9 	bne.w	8007424 <_svfprintf_r+0xce8>
 8006eb2:	9b07      	ldr	r3, [sp, #28]
 8006eb4:	4446      	add	r6, r8
 8006eb6:	e9c4 3800 	strd	r3, r8, [r4]
 8006eba:	9628      	str	r6, [sp, #160]	; 0xa0
 8006ebc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	2b07      	cmp	r3, #7
 8006ec2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ec4:	f300 82f4 	bgt.w	80074b0 <_svfprintf_r+0xd74>
 8006ec8:	3408      	adds	r4, #8
 8006eca:	f01a 0f04 	tst.w	sl, #4
 8006ece:	f040 858e 	bne.w	80079ee <_svfprintf_r+0x12b2>
 8006ed2:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006ed6:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006ed8:	428a      	cmp	r2, r1
 8006eda:	bfac      	ite	ge
 8006edc:	189b      	addge	r3, r3, r2
 8006ede:	185b      	addlt	r3, r3, r1
 8006ee0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ee2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ee4:	b13b      	cbz	r3, 8006ef6 <_svfprintf_r+0x7ba>
 8006ee6:	4659      	mov	r1, fp
 8006ee8:	4648      	mov	r0, r9
 8006eea:	aa26      	add	r2, sp, #152	; 0x98
 8006eec:	f004 f920 	bl	800b130 <__ssprint_r>
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	f040 859b 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	9327      	str	r3, [sp, #156]	; 0x9c
 8006efa:	2f00      	cmp	r7, #0
 8006efc:	f040 85b2 	bne.w	8007a64 <_svfprintf_r+0x1328>
 8006f00:	ac29      	add	r4, sp, #164	; 0xa4
 8006f02:	e0e3      	b.n	80070cc <_svfprintf_r+0x990>
 8006f04:	ab39      	add	r3, sp, #228	; 0xe4
 8006f06:	9307      	str	r3, [sp, #28]
 8006f08:	e631      	b.n	8006b6e <_svfprintf_r+0x432>
 8006f0a:	9f07      	ldr	r7, [sp, #28]
 8006f0c:	e62f      	b.n	8006b6e <_svfprintf_r+0x432>
 8006f0e:	f04f 0806 	mov.w	r8, #6
 8006f12:	e62c      	b.n	8006b6e <_svfprintf_r+0x432>
 8006f14:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006f18:	e69a      	b.n	8006c50 <_svfprintf_r+0x514>
 8006f1a:	f803 0b01 	strb.w	r0, [r3], #1
 8006f1e:	1aca      	subs	r2, r1, r3
 8006f20:	2a00      	cmp	r2, #0
 8006f22:	dafa      	bge.n	8006f1a <_svfprintf_r+0x7de>
 8006f24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f28:	3201      	adds	r2, #1
 8006f2a:	f103 0301 	add.w	r3, r3, #1
 8006f2e:	bfb8      	it	lt
 8006f30:	2300      	movlt	r3, #0
 8006f32:	441d      	add	r5, r3
 8006f34:	e69c      	b.n	8006c70 <_svfprintf_r+0x534>
 8006f36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f38:	462b      	mov	r3, r5
 8006f3a:	2030      	movs	r0, #48	; 0x30
 8006f3c:	18a9      	adds	r1, r5, r2
 8006f3e:	e7ee      	b.n	8006f1e <_svfprintf_r+0x7e2>
 8006f40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f42:	2b46      	cmp	r3, #70	; 0x46
 8006f44:	d005      	beq.n	8006f52 <_svfprintf_r+0x816>
 8006f46:	2b45      	cmp	r3, #69	; 0x45
 8006f48:	d11b      	bne.n	8006f82 <_svfprintf_r+0x846>
 8006f4a:	f108 0601 	add.w	r6, r8, #1
 8006f4e:	2302      	movs	r3, #2
 8006f50:	e001      	b.n	8006f56 <_svfprintf_r+0x81a>
 8006f52:	4646      	mov	r6, r8
 8006f54:	2303      	movs	r3, #3
 8006f56:	aa24      	add	r2, sp, #144	; 0x90
 8006f58:	9204      	str	r2, [sp, #16]
 8006f5a:	aa21      	add	r2, sp, #132	; 0x84
 8006f5c:	9203      	str	r2, [sp, #12]
 8006f5e:	aa20      	add	r2, sp, #128	; 0x80
 8006f60:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	4648      	mov	r0, r9
 8006f68:	462b      	mov	r3, r5
 8006f6a:	9a08      	ldr	r2, [sp, #32]
 8006f6c:	f002 f95c 	bl	8009228 <_dtoa_r>
 8006f70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f72:	9007      	str	r0, [sp, #28]
 8006f74:	2b47      	cmp	r3, #71	; 0x47
 8006f76:	d106      	bne.n	8006f86 <_svfprintf_r+0x84a>
 8006f78:	f01a 0f01 	tst.w	sl, #1
 8006f7c:	d103      	bne.n	8006f86 <_svfprintf_r+0x84a>
 8006f7e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006f80:	e676      	b.n	8006c70 <_svfprintf_r+0x534>
 8006f82:	4646      	mov	r6, r8
 8006f84:	e7e3      	b.n	8006f4e <_svfprintf_r+0x812>
 8006f86:	9b07      	ldr	r3, [sp, #28]
 8006f88:	4433      	add	r3, r6
 8006f8a:	930d      	str	r3, [sp, #52]	; 0x34
 8006f8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f8e:	2b46      	cmp	r3, #70	; 0x46
 8006f90:	d111      	bne.n	8006fb6 <_svfprintf_r+0x87a>
 8006f92:	9b07      	ldr	r3, [sp, #28]
 8006f94:	781b      	ldrb	r3, [r3, #0]
 8006f96:	2b30      	cmp	r3, #48	; 0x30
 8006f98:	d109      	bne.n	8006fae <_svfprintf_r+0x872>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	9808      	ldr	r0, [sp, #32]
 8006fa2:	f7f9 fd01 	bl	80009a8 <__aeabi_dcmpeq>
 8006fa6:	b910      	cbnz	r0, 8006fae <_svfprintf_r+0x872>
 8006fa8:	f1c6 0601 	rsb	r6, r6, #1
 8006fac:	9620      	str	r6, [sp, #128]	; 0x80
 8006fae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006fb2:	441a      	add	r2, r3
 8006fb4:	920d      	str	r2, [sp, #52]	; 0x34
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4629      	mov	r1, r5
 8006fbc:	9808      	ldr	r0, [sp, #32]
 8006fbe:	f7f9 fcf3 	bl	80009a8 <__aeabi_dcmpeq>
 8006fc2:	b108      	cbz	r0, 8006fc8 <_svfprintf_r+0x88c>
 8006fc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fc6:	9324      	str	r3, [sp, #144]	; 0x90
 8006fc8:	2230      	movs	r2, #48	; 0x30
 8006fca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006fcc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006fce:	4299      	cmp	r1, r3
 8006fd0:	d9d5      	bls.n	8006f7e <_svfprintf_r+0x842>
 8006fd2:	1c59      	adds	r1, r3, #1
 8006fd4:	9124      	str	r1, [sp, #144]	; 0x90
 8006fd6:	701a      	strb	r2, [r3, #0]
 8006fd8:	e7f7      	b.n	8006fca <_svfprintf_r+0x88e>
 8006fda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fdc:	2b46      	cmp	r3, #70	; 0x46
 8006fde:	f47f ae57 	bne.w	8006c90 <_svfprintf_r+0x554>
 8006fe2:	f00a 0301 	and.w	r3, sl, #1
 8006fe6:	2d00      	cmp	r5, #0
 8006fe8:	ea43 0308 	orr.w	r3, r3, r8
 8006fec:	dd18      	ble.n	8007020 <_svfprintf_r+0x8e4>
 8006fee:	b383      	cbz	r3, 8007052 <_svfprintf_r+0x916>
 8006ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ff2:	18eb      	adds	r3, r5, r3
 8006ff4:	4498      	add	r8, r3
 8006ff6:	2366      	movs	r3, #102	; 0x66
 8006ff8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ffa:	e030      	b.n	800705e <_svfprintf_r+0x922>
 8006ffc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007000:	f802 6b01 	strb.w	r6, [r2], #1
 8007004:	e67b      	b.n	8006cfe <_svfprintf_r+0x5c2>
 8007006:	b941      	cbnz	r1, 800701a <_svfprintf_r+0x8de>
 8007008:	2230      	movs	r2, #48	; 0x30
 800700a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800700e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007012:	3330      	adds	r3, #48	; 0x30
 8007014:	f802 3b01 	strb.w	r3, [r2], #1
 8007018:	e67d      	b.n	8006d16 <_svfprintf_r+0x5da>
 800701a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800701e:	e7f8      	b.n	8007012 <_svfprintf_r+0x8d6>
 8007020:	b1cb      	cbz	r3, 8007056 <_svfprintf_r+0x91a>
 8007022:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007024:	3301      	adds	r3, #1
 8007026:	e7e5      	b.n	8006ff4 <_svfprintf_r+0x8b8>
 8007028:	9b08      	ldr	r3, [sp, #32]
 800702a:	429d      	cmp	r5, r3
 800702c:	db07      	blt.n	800703e <_svfprintf_r+0x902>
 800702e:	f01a 0f01 	tst.w	sl, #1
 8007032:	d029      	beq.n	8007088 <_svfprintf_r+0x94c>
 8007034:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007036:	eb05 0803 	add.w	r8, r5, r3
 800703a:	2367      	movs	r3, #103	; 0x67
 800703c:	e7dc      	b.n	8006ff8 <_svfprintf_r+0x8bc>
 800703e:	9b08      	ldr	r3, [sp, #32]
 8007040:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007042:	2d00      	cmp	r5, #0
 8007044:	eb03 0802 	add.w	r8, r3, r2
 8007048:	dcf7      	bgt.n	800703a <_svfprintf_r+0x8fe>
 800704a:	f1c5 0301 	rsb	r3, r5, #1
 800704e:	4498      	add	r8, r3
 8007050:	e7f3      	b.n	800703a <_svfprintf_r+0x8fe>
 8007052:	46a8      	mov	r8, r5
 8007054:	e7cf      	b.n	8006ff6 <_svfprintf_r+0x8ba>
 8007056:	2366      	movs	r3, #102	; 0x66
 8007058:	f04f 0801 	mov.w	r8, #1
 800705c:	930b      	str	r3, [sp, #44]	; 0x2c
 800705e:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8007062:	930d      	str	r3, [sp, #52]	; 0x34
 8007064:	d023      	beq.n	80070ae <_svfprintf_r+0x972>
 8007066:	2300      	movs	r3, #0
 8007068:	2d00      	cmp	r5, #0
 800706a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800706e:	f77f ae68 	ble.w	8006d42 <_svfprintf_r+0x606>
 8007072:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	2bff      	cmp	r3, #255	; 0xff
 8007078:	d108      	bne.n	800708c <_svfprintf_r+0x950>
 800707a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800707e:	4413      	add	r3, r2
 8007080:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007082:	fb02 8803 	mla	r8, r2, r3, r8
 8007086:	e65c      	b.n	8006d42 <_svfprintf_r+0x606>
 8007088:	46a8      	mov	r8, r5
 800708a:	e7d6      	b.n	800703a <_svfprintf_r+0x8fe>
 800708c:	42ab      	cmp	r3, r5
 800708e:	daf4      	bge.n	800707a <_svfprintf_r+0x93e>
 8007090:	1aed      	subs	r5, r5, r3
 8007092:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007094:	785b      	ldrb	r3, [r3, #1]
 8007096:	b133      	cbz	r3, 80070a6 <_svfprintf_r+0x96a>
 8007098:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800709a:	3301      	adds	r3, #1
 800709c:	930d      	str	r3, [sp, #52]	; 0x34
 800709e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070a0:	3301      	adds	r3, #1
 80070a2:	930e      	str	r3, [sp, #56]	; 0x38
 80070a4:	e7e5      	b.n	8007072 <_svfprintf_r+0x936>
 80070a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070a8:	3301      	adds	r3, #1
 80070aa:	930c      	str	r3, [sp, #48]	; 0x30
 80070ac:	e7e1      	b.n	8007072 <_svfprintf_r+0x936>
 80070ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070b0:	930c      	str	r3, [sp, #48]	; 0x30
 80070b2:	e646      	b.n	8006d42 <_svfprintf_r+0x606>
 80070b4:	4632      	mov	r2, r6
 80070b6:	f852 3b04 	ldr.w	r3, [r2], #4
 80070ba:	f01a 0f20 	tst.w	sl, #32
 80070be:	920a      	str	r2, [sp, #40]	; 0x28
 80070c0:	d009      	beq.n	80070d6 <_svfprintf_r+0x99a>
 80070c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070c4:	4610      	mov	r0, r2
 80070c6:	17d1      	asrs	r1, r2, #31
 80070c8:	e9c3 0100 	strd	r0, r1, [r3]
 80070cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80070d0:	9307      	str	r3, [sp, #28]
 80070d2:	f7ff bb6f 	b.w	80067b4 <_svfprintf_r+0x78>
 80070d6:	f01a 0f10 	tst.w	sl, #16
 80070da:	d002      	beq.n	80070e2 <_svfprintf_r+0x9a6>
 80070dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	e7f4      	b.n	80070cc <_svfprintf_r+0x990>
 80070e2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80070e6:	d002      	beq.n	80070ee <_svfprintf_r+0x9b2>
 80070e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070ea:	801a      	strh	r2, [r3, #0]
 80070ec:	e7ee      	b.n	80070cc <_svfprintf_r+0x990>
 80070ee:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80070f2:	d0f3      	beq.n	80070dc <_svfprintf_r+0x9a0>
 80070f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070f6:	701a      	strb	r2, [r3, #0]
 80070f8:	e7e8      	b.n	80070cc <_svfprintf_r+0x990>
 80070fa:	f04a 0a10 	orr.w	sl, sl, #16
 80070fe:	f01a 0f20 	tst.w	sl, #32
 8007102:	d01e      	beq.n	8007142 <_svfprintf_r+0xa06>
 8007104:	3607      	adds	r6, #7
 8007106:	f026 0307 	bic.w	r3, r6, #7
 800710a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800710e:	930a      	str	r3, [sp, #40]	; 0x28
 8007110:	2300      	movs	r3, #0
 8007112:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007116:	2200      	movs	r2, #0
 8007118:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800711c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8007120:	f000 84b1 	beq.w	8007a86 <_svfprintf_r+0x134a>
 8007124:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8007128:	920c      	str	r2, [sp, #48]	; 0x30
 800712a:	ea56 0207 	orrs.w	r2, r6, r7
 800712e:	f040 84b0 	bne.w	8007a92 <_svfprintf_r+0x1356>
 8007132:	f1b8 0f00 	cmp.w	r8, #0
 8007136:	f000 8103 	beq.w	8007340 <_svfprintf_r+0xc04>
 800713a:	2b01      	cmp	r3, #1
 800713c:	f040 84ac 	bne.w	8007a98 <_svfprintf_r+0x135c>
 8007140:	e098      	b.n	8007274 <_svfprintf_r+0xb38>
 8007142:	1d33      	adds	r3, r6, #4
 8007144:	f01a 0f10 	tst.w	sl, #16
 8007148:	930a      	str	r3, [sp, #40]	; 0x28
 800714a:	d001      	beq.n	8007150 <_svfprintf_r+0xa14>
 800714c:	6836      	ldr	r6, [r6, #0]
 800714e:	e003      	b.n	8007158 <_svfprintf_r+0xa1c>
 8007150:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007154:	d002      	beq.n	800715c <_svfprintf_r+0xa20>
 8007156:	8836      	ldrh	r6, [r6, #0]
 8007158:	2700      	movs	r7, #0
 800715a:	e7d9      	b.n	8007110 <_svfprintf_r+0x9d4>
 800715c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007160:	d0f4      	beq.n	800714c <_svfprintf_r+0xa10>
 8007162:	7836      	ldrb	r6, [r6, #0]
 8007164:	e7f8      	b.n	8007158 <_svfprintf_r+0xa1c>
 8007166:	4633      	mov	r3, r6
 8007168:	f853 6b04 	ldr.w	r6, [r3], #4
 800716c:	2278      	movs	r2, #120	; 0x78
 800716e:	930a      	str	r3, [sp, #40]	; 0x28
 8007170:	f647 0330 	movw	r3, #30768	; 0x7830
 8007174:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007178:	4ba8      	ldr	r3, [pc, #672]	; (800741c <_svfprintf_r+0xce0>)
 800717a:	2700      	movs	r7, #0
 800717c:	931b      	str	r3, [sp, #108]	; 0x6c
 800717e:	f04a 0a02 	orr.w	sl, sl, #2
 8007182:	2302      	movs	r3, #2
 8007184:	920b      	str	r2, [sp, #44]	; 0x2c
 8007186:	e7c6      	b.n	8007116 <_svfprintf_r+0x9da>
 8007188:	4632      	mov	r2, r6
 800718a:	2500      	movs	r5, #0
 800718c:	f852 3b04 	ldr.w	r3, [r2], #4
 8007190:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8007194:	9307      	str	r3, [sp, #28]
 8007196:	920a      	str	r2, [sp, #40]	; 0x28
 8007198:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800719c:	d010      	beq.n	80071c0 <_svfprintf_r+0xa84>
 800719e:	4642      	mov	r2, r8
 80071a0:	4629      	mov	r1, r5
 80071a2:	9807      	ldr	r0, [sp, #28]
 80071a4:	f003 fa26 	bl	800a5f4 <memchr>
 80071a8:	4607      	mov	r7, r0
 80071aa:	2800      	cmp	r0, #0
 80071ac:	f43f ac85 	beq.w	8006aba <_svfprintf_r+0x37e>
 80071b0:	9b07      	ldr	r3, [sp, #28]
 80071b2:	462f      	mov	r7, r5
 80071b4:	462e      	mov	r6, r5
 80071b6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80071ba:	eba0 0803 	sub.w	r8, r0, r3
 80071be:	e5c8      	b.n	8006d52 <_svfprintf_r+0x616>
 80071c0:	9807      	ldr	r0, [sp, #28]
 80071c2:	f7f8 ffc5 	bl	8000150 <strlen>
 80071c6:	462f      	mov	r7, r5
 80071c8:	4680      	mov	r8, r0
 80071ca:	e476      	b.n	8006aba <_svfprintf_r+0x37e>
 80071cc:	f04a 0a10 	orr.w	sl, sl, #16
 80071d0:	f01a 0f20 	tst.w	sl, #32
 80071d4:	d007      	beq.n	80071e6 <_svfprintf_r+0xaaa>
 80071d6:	3607      	adds	r6, #7
 80071d8:	f026 0307 	bic.w	r3, r6, #7
 80071dc:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80071e0:	930a      	str	r3, [sp, #40]	; 0x28
 80071e2:	2301      	movs	r3, #1
 80071e4:	e797      	b.n	8007116 <_svfprintf_r+0x9da>
 80071e6:	1d33      	adds	r3, r6, #4
 80071e8:	f01a 0f10 	tst.w	sl, #16
 80071ec:	930a      	str	r3, [sp, #40]	; 0x28
 80071ee:	d001      	beq.n	80071f4 <_svfprintf_r+0xab8>
 80071f0:	6836      	ldr	r6, [r6, #0]
 80071f2:	e003      	b.n	80071fc <_svfprintf_r+0xac0>
 80071f4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80071f8:	d002      	beq.n	8007200 <_svfprintf_r+0xac4>
 80071fa:	8836      	ldrh	r6, [r6, #0]
 80071fc:	2700      	movs	r7, #0
 80071fe:	e7f0      	b.n	80071e2 <_svfprintf_r+0xaa6>
 8007200:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007204:	d0f4      	beq.n	80071f0 <_svfprintf_r+0xab4>
 8007206:	7836      	ldrb	r6, [r6, #0]
 8007208:	e7f8      	b.n	80071fc <_svfprintf_r+0xac0>
 800720a:	4b85      	ldr	r3, [pc, #532]	; (8007420 <_svfprintf_r+0xce4>)
 800720c:	f01a 0f20 	tst.w	sl, #32
 8007210:	931b      	str	r3, [sp, #108]	; 0x6c
 8007212:	d019      	beq.n	8007248 <_svfprintf_r+0xb0c>
 8007214:	3607      	adds	r6, #7
 8007216:	f026 0307 	bic.w	r3, r6, #7
 800721a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800721e:	930a      	str	r3, [sp, #40]	; 0x28
 8007220:	f01a 0f01 	tst.w	sl, #1
 8007224:	d00a      	beq.n	800723c <_svfprintf_r+0xb00>
 8007226:	ea56 0307 	orrs.w	r3, r6, r7
 800722a:	d007      	beq.n	800723c <_svfprintf_r+0xb00>
 800722c:	2330      	movs	r3, #48	; 0x30
 800722e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007234:	f04a 0a02 	orr.w	sl, sl, #2
 8007238:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800723c:	2302      	movs	r3, #2
 800723e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007242:	e768      	b.n	8007116 <_svfprintf_r+0x9da>
 8007244:	4b75      	ldr	r3, [pc, #468]	; (800741c <_svfprintf_r+0xce0>)
 8007246:	e7e1      	b.n	800720c <_svfprintf_r+0xad0>
 8007248:	1d33      	adds	r3, r6, #4
 800724a:	f01a 0f10 	tst.w	sl, #16
 800724e:	930a      	str	r3, [sp, #40]	; 0x28
 8007250:	d001      	beq.n	8007256 <_svfprintf_r+0xb1a>
 8007252:	6836      	ldr	r6, [r6, #0]
 8007254:	e003      	b.n	800725e <_svfprintf_r+0xb22>
 8007256:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800725a:	d002      	beq.n	8007262 <_svfprintf_r+0xb26>
 800725c:	8836      	ldrh	r6, [r6, #0]
 800725e:	2700      	movs	r7, #0
 8007260:	e7de      	b.n	8007220 <_svfprintf_r+0xae4>
 8007262:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007266:	d0f4      	beq.n	8007252 <_svfprintf_r+0xb16>
 8007268:	7836      	ldrb	r6, [r6, #0]
 800726a:	e7f8      	b.n	800725e <_svfprintf_r+0xb22>
 800726c:	2f00      	cmp	r7, #0
 800726e:	bf08      	it	eq
 8007270:	2e0a      	cmpeq	r6, #10
 8007272:	d206      	bcs.n	8007282 <_svfprintf_r+0xb46>
 8007274:	3630      	adds	r6, #48	; 0x30
 8007276:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800727a:	f20d 1347 	addw	r3, sp, #327	; 0x147
 800727e:	f000 bc2d 	b.w	8007adc <_svfprintf_r+0x13a0>
 8007282:	2300      	movs	r3, #0
 8007284:	9308      	str	r3, [sp, #32]
 8007286:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007288:	ad52      	add	r5, sp, #328	; 0x148
 800728a:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 800728e:	1e6b      	subs	r3, r5, #1
 8007290:	9307      	str	r3, [sp, #28]
 8007292:	220a      	movs	r2, #10
 8007294:	2300      	movs	r3, #0
 8007296:	4630      	mov	r0, r6
 8007298:	4639      	mov	r1, r7
 800729a:	f7f9 fc45 	bl	8000b28 <__aeabi_uldivmod>
 800729e:	9b08      	ldr	r3, [sp, #32]
 80072a0:	3230      	adds	r2, #48	; 0x30
 80072a2:	3301      	adds	r3, #1
 80072a4:	f805 2c01 	strb.w	r2, [r5, #-1]
 80072a8:	9308      	str	r3, [sp, #32]
 80072aa:	f1ba 0f00 	cmp.w	sl, #0
 80072ae:	d019      	beq.n	80072e4 <_svfprintf_r+0xba8>
 80072b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072b2:	9a08      	ldr	r2, [sp, #32]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d114      	bne.n	80072e4 <_svfprintf_r+0xba8>
 80072ba:	2aff      	cmp	r2, #255	; 0xff
 80072bc:	d012      	beq.n	80072e4 <_svfprintf_r+0xba8>
 80072be:	2f00      	cmp	r7, #0
 80072c0:	bf08      	it	eq
 80072c2:	2e0a      	cmpeq	r6, #10
 80072c4:	d30e      	bcc.n	80072e4 <_svfprintf_r+0xba8>
 80072c6:	9b07      	ldr	r3, [sp, #28]
 80072c8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80072ca:	9919      	ldr	r1, [sp, #100]	; 0x64
 80072cc:	1a9b      	subs	r3, r3, r2
 80072ce:	4618      	mov	r0, r3
 80072d0:	9307      	str	r3, [sp, #28]
 80072d2:	f003 ff1a 	bl	800b10a <strncpy>
 80072d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072d8:	785d      	ldrb	r5, [r3, #1]
 80072da:	b1ed      	cbz	r5, 8007318 <_svfprintf_r+0xbdc>
 80072dc:	3301      	adds	r3, #1
 80072de:	930e      	str	r3, [sp, #56]	; 0x38
 80072e0:	2300      	movs	r3, #0
 80072e2:	9308      	str	r3, [sp, #32]
 80072e4:	220a      	movs	r2, #10
 80072e6:	2300      	movs	r3, #0
 80072e8:	4630      	mov	r0, r6
 80072ea:	4639      	mov	r1, r7
 80072ec:	f7f9 fc1c 	bl	8000b28 <__aeabi_uldivmod>
 80072f0:	2f00      	cmp	r7, #0
 80072f2:	bf08      	it	eq
 80072f4:	2e0a      	cmpeq	r6, #10
 80072f6:	d20b      	bcs.n	8007310 <_svfprintf_r+0xbd4>
 80072f8:	2700      	movs	r7, #0
 80072fa:	9b07      	ldr	r3, [sp, #28]
 80072fc:	aa52      	add	r2, sp, #328	; 0x148
 80072fe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007302:	4646      	mov	r6, r8
 8007304:	eba2 0803 	sub.w	r8, r2, r3
 8007308:	463d      	mov	r5, r7
 800730a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800730e:	e520      	b.n	8006d52 <_svfprintf_r+0x616>
 8007310:	4606      	mov	r6, r0
 8007312:	460f      	mov	r7, r1
 8007314:	9d07      	ldr	r5, [sp, #28]
 8007316:	e7ba      	b.n	800728e <_svfprintf_r+0xb52>
 8007318:	9508      	str	r5, [sp, #32]
 800731a:	e7e3      	b.n	80072e4 <_svfprintf_r+0xba8>
 800731c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800731e:	f006 030f 	and.w	r3, r6, #15
 8007322:	5cd3      	ldrb	r3, [r2, r3]
 8007324:	9a07      	ldr	r2, [sp, #28]
 8007326:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800732a:	0933      	lsrs	r3, r6, #4
 800732c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007330:	9207      	str	r2, [sp, #28]
 8007332:	093a      	lsrs	r2, r7, #4
 8007334:	461e      	mov	r6, r3
 8007336:	4617      	mov	r7, r2
 8007338:	ea56 0307 	orrs.w	r3, r6, r7
 800733c:	d1ee      	bne.n	800731c <_svfprintf_r+0xbe0>
 800733e:	e7db      	b.n	80072f8 <_svfprintf_r+0xbbc>
 8007340:	b933      	cbnz	r3, 8007350 <_svfprintf_r+0xc14>
 8007342:	f01a 0f01 	tst.w	sl, #1
 8007346:	d003      	beq.n	8007350 <_svfprintf_r+0xc14>
 8007348:	2330      	movs	r3, #48	; 0x30
 800734a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800734e:	e794      	b.n	800727a <_svfprintf_r+0xb3e>
 8007350:	ab52      	add	r3, sp, #328	; 0x148
 8007352:	e3c3      	b.n	8007adc <_svfprintf_r+0x13a0>
 8007354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 838a 	beq.w	8007a70 <_svfprintf_r+0x1334>
 800735c:	2000      	movs	r0, #0
 800735e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007362:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007366:	960a      	str	r6, [sp, #40]	; 0x28
 8007368:	f7ff bb3f 	b.w	80069ea <_svfprintf_r+0x2ae>
 800736c:	2010      	movs	r0, #16
 800736e:	2b07      	cmp	r3, #7
 8007370:	4402      	add	r2, r0
 8007372:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007376:	6060      	str	r0, [r4, #4]
 8007378:	dd08      	ble.n	800738c <_svfprintf_r+0xc50>
 800737a:	4659      	mov	r1, fp
 800737c:	4648      	mov	r0, r9
 800737e:	aa26      	add	r2, sp, #152	; 0x98
 8007380:	f003 fed6 	bl	800b130 <__ssprint_r>
 8007384:	2800      	cmp	r0, #0
 8007386:	f040 8351 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 800738a:	a929      	add	r1, sp, #164	; 0xa4
 800738c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800738e:	460c      	mov	r4, r1
 8007390:	3b10      	subs	r3, #16
 8007392:	9317      	str	r3, [sp, #92]	; 0x5c
 8007394:	e4f9      	b.n	8006d8a <_svfprintf_r+0x64e>
 8007396:	460c      	mov	r4, r1
 8007398:	e513      	b.n	8006dc2 <_svfprintf_r+0x686>
 800739a:	4659      	mov	r1, fp
 800739c:	4648      	mov	r0, r9
 800739e:	aa26      	add	r2, sp, #152	; 0x98
 80073a0:	f003 fec6 	bl	800b130 <__ssprint_r>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	f040 8341 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80073aa:	ac29      	add	r4, sp, #164	; 0xa4
 80073ac:	e51b      	b.n	8006de6 <_svfprintf_r+0x6aa>
 80073ae:	4659      	mov	r1, fp
 80073b0:	4648      	mov	r0, r9
 80073b2:	aa26      	add	r2, sp, #152	; 0x98
 80073b4:	f003 febc 	bl	800b130 <__ssprint_r>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	f040 8337 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80073be:	ac29      	add	r4, sp, #164	; 0xa4
 80073c0:	e521      	b.n	8006e06 <_svfprintf_r+0x6ca>
 80073c2:	2010      	movs	r0, #16
 80073c4:	2b07      	cmp	r3, #7
 80073c6:	4402      	add	r2, r0
 80073c8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80073cc:	6060      	str	r0, [r4, #4]
 80073ce:	dd08      	ble.n	80073e2 <_svfprintf_r+0xca6>
 80073d0:	4659      	mov	r1, fp
 80073d2:	4648      	mov	r0, r9
 80073d4:	aa26      	add	r2, sp, #152	; 0x98
 80073d6:	f003 feab 	bl	800b130 <__ssprint_r>
 80073da:	2800      	cmp	r0, #0
 80073dc:	f040 8326 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80073e0:	a929      	add	r1, sp, #164	; 0xa4
 80073e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073e4:	460c      	mov	r4, r1
 80073e6:	3b10      	subs	r3, #16
 80073e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80073ea:	e515      	b.n	8006e18 <_svfprintf_r+0x6dc>
 80073ec:	460c      	mov	r4, r1
 80073ee:	e52f      	b.n	8006e50 <_svfprintf_r+0x714>
 80073f0:	2010      	movs	r0, #16
 80073f2:	2b07      	cmp	r3, #7
 80073f4:	4402      	add	r2, r0
 80073f6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80073fa:	6060      	str	r0, [r4, #4]
 80073fc:	dd08      	ble.n	8007410 <_svfprintf_r+0xcd4>
 80073fe:	4659      	mov	r1, fp
 8007400:	4648      	mov	r0, r9
 8007402:	aa26      	add	r2, sp, #152	; 0x98
 8007404:	f003 fe94 	bl	800b130 <__ssprint_r>
 8007408:	2800      	cmp	r0, #0
 800740a:	f040 830f 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 800740e:	a929      	add	r1, sp, #164	; 0xa4
 8007410:	460c      	mov	r4, r1
 8007412:	3e10      	subs	r6, #16
 8007414:	e520      	b.n	8006e58 <_svfprintf_r+0x71c>
 8007416:	460c      	mov	r4, r1
 8007418:	e546      	b.n	8006ea8 <_svfprintf_r+0x76c>
 800741a:	bf00      	nop
 800741c:	0800cafc 	.word	0x0800cafc
 8007420:	0800cb0d 	.word	0x0800cb0d
 8007424:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007426:	2b65      	cmp	r3, #101	; 0x65
 8007428:	f340 824a 	ble.w	80078c0 <_svfprintf_r+0x1184>
 800742c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007430:	2200      	movs	r2, #0
 8007432:	2300      	movs	r3, #0
 8007434:	f7f9 fab8 	bl	80009a8 <__aeabi_dcmpeq>
 8007438:	2800      	cmp	r0, #0
 800743a:	d06a      	beq.n	8007512 <_svfprintf_r+0xdd6>
 800743c:	4b6f      	ldr	r3, [pc, #444]	; (80075fc <_svfprintf_r+0xec0>)
 800743e:	6023      	str	r3, [r4, #0]
 8007440:	2301      	movs	r3, #1
 8007442:	441e      	add	r6, r3
 8007444:	6063      	str	r3, [r4, #4]
 8007446:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007448:	9628      	str	r6, [sp, #160]	; 0xa0
 800744a:	3301      	adds	r3, #1
 800744c:	2b07      	cmp	r3, #7
 800744e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007450:	dc38      	bgt.n	80074c4 <_svfprintf_r+0xd88>
 8007452:	3408      	adds	r4, #8
 8007454:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007456:	9a08      	ldr	r2, [sp, #32]
 8007458:	4293      	cmp	r3, r2
 800745a:	db03      	blt.n	8007464 <_svfprintf_r+0xd28>
 800745c:	f01a 0f01 	tst.w	sl, #1
 8007460:	f43f ad33 	beq.w	8006eca <_svfprintf_r+0x78e>
 8007464:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007466:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007468:	6023      	str	r3, [r4, #0]
 800746a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800746c:	6063      	str	r3, [r4, #4]
 800746e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007470:	4413      	add	r3, r2
 8007472:	9328      	str	r3, [sp, #160]	; 0xa0
 8007474:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007476:	3301      	adds	r3, #1
 8007478:	2b07      	cmp	r3, #7
 800747a:	9327      	str	r3, [sp, #156]	; 0x9c
 800747c:	dc2c      	bgt.n	80074d8 <_svfprintf_r+0xd9c>
 800747e:	3408      	adds	r4, #8
 8007480:	9b08      	ldr	r3, [sp, #32]
 8007482:	1e5d      	subs	r5, r3, #1
 8007484:	2d00      	cmp	r5, #0
 8007486:	f77f ad20 	ble.w	8006eca <_svfprintf_r+0x78e>
 800748a:	f04f 0810 	mov.w	r8, #16
 800748e:	4e5c      	ldr	r6, [pc, #368]	; (8007600 <_svfprintf_r+0xec4>)
 8007490:	2d10      	cmp	r5, #16
 8007492:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007496:	f104 0108 	add.w	r1, r4, #8
 800749a:	f103 0301 	add.w	r3, r3, #1
 800749e:	6026      	str	r6, [r4, #0]
 80074a0:	dc24      	bgt.n	80074ec <_svfprintf_r+0xdb0>
 80074a2:	6065      	str	r5, [r4, #4]
 80074a4:	2b07      	cmp	r3, #7
 80074a6:	4415      	add	r5, r2
 80074a8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80074ac:	f340 829c 	ble.w	80079e8 <_svfprintf_r+0x12ac>
 80074b0:	4659      	mov	r1, fp
 80074b2:	4648      	mov	r0, r9
 80074b4:	aa26      	add	r2, sp, #152	; 0x98
 80074b6:	f003 fe3b 	bl	800b130 <__ssprint_r>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	f040 82b6 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80074c0:	ac29      	add	r4, sp, #164	; 0xa4
 80074c2:	e502      	b.n	8006eca <_svfprintf_r+0x78e>
 80074c4:	4659      	mov	r1, fp
 80074c6:	4648      	mov	r0, r9
 80074c8:	aa26      	add	r2, sp, #152	; 0x98
 80074ca:	f003 fe31 	bl	800b130 <__ssprint_r>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	f040 82ac 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80074d4:	ac29      	add	r4, sp, #164	; 0xa4
 80074d6:	e7bd      	b.n	8007454 <_svfprintf_r+0xd18>
 80074d8:	4659      	mov	r1, fp
 80074da:	4648      	mov	r0, r9
 80074dc:	aa26      	add	r2, sp, #152	; 0x98
 80074de:	f003 fe27 	bl	800b130 <__ssprint_r>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	f040 82a2 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80074e8:	ac29      	add	r4, sp, #164	; 0xa4
 80074ea:	e7c9      	b.n	8007480 <_svfprintf_r+0xd44>
 80074ec:	3210      	adds	r2, #16
 80074ee:	2b07      	cmp	r3, #7
 80074f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80074f4:	f8c4 8004 	str.w	r8, [r4, #4]
 80074f8:	dd08      	ble.n	800750c <_svfprintf_r+0xdd0>
 80074fa:	4659      	mov	r1, fp
 80074fc:	4648      	mov	r0, r9
 80074fe:	aa26      	add	r2, sp, #152	; 0x98
 8007500:	f003 fe16 	bl	800b130 <__ssprint_r>
 8007504:	2800      	cmp	r0, #0
 8007506:	f040 8291 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 800750a:	a929      	add	r1, sp, #164	; 0xa4
 800750c:	460c      	mov	r4, r1
 800750e:	3d10      	subs	r5, #16
 8007510:	e7be      	b.n	8007490 <_svfprintf_r+0xd54>
 8007512:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007514:	2b00      	cmp	r3, #0
 8007516:	dc75      	bgt.n	8007604 <_svfprintf_r+0xec8>
 8007518:	4b38      	ldr	r3, [pc, #224]	; (80075fc <_svfprintf_r+0xec0>)
 800751a:	6023      	str	r3, [r4, #0]
 800751c:	2301      	movs	r3, #1
 800751e:	441e      	add	r6, r3
 8007520:	6063      	str	r3, [r4, #4]
 8007522:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007524:	9628      	str	r6, [sp, #160]	; 0xa0
 8007526:	3301      	adds	r3, #1
 8007528:	2b07      	cmp	r3, #7
 800752a:	9327      	str	r3, [sp, #156]	; 0x9c
 800752c:	dc3e      	bgt.n	80075ac <_svfprintf_r+0xe70>
 800752e:	3408      	adds	r4, #8
 8007530:	9908      	ldr	r1, [sp, #32]
 8007532:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007534:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007536:	430a      	orrs	r2, r1
 8007538:	f00a 0101 	and.w	r1, sl, #1
 800753c:	430a      	orrs	r2, r1
 800753e:	f43f acc4 	beq.w	8006eca <_svfprintf_r+0x78e>
 8007542:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007544:	6022      	str	r2, [r4, #0]
 8007546:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007548:	4413      	add	r3, r2
 800754a:	9328      	str	r3, [sp, #160]	; 0xa0
 800754c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800754e:	6062      	str	r2, [r4, #4]
 8007550:	3301      	adds	r3, #1
 8007552:	2b07      	cmp	r3, #7
 8007554:	9327      	str	r3, [sp, #156]	; 0x9c
 8007556:	dc33      	bgt.n	80075c0 <_svfprintf_r+0xe84>
 8007558:	3408      	adds	r4, #8
 800755a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800755c:	2d00      	cmp	r5, #0
 800755e:	da1c      	bge.n	800759a <_svfprintf_r+0xe5e>
 8007560:	4623      	mov	r3, r4
 8007562:	f04f 0810 	mov.w	r8, #16
 8007566:	4e26      	ldr	r6, [pc, #152]	; (8007600 <_svfprintf_r+0xec4>)
 8007568:	426d      	negs	r5, r5
 800756a:	2d10      	cmp	r5, #16
 800756c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007570:	f104 0408 	add.w	r4, r4, #8
 8007574:	f102 0201 	add.w	r2, r2, #1
 8007578:	601e      	str	r6, [r3, #0]
 800757a:	dc2b      	bgt.n	80075d4 <_svfprintf_r+0xe98>
 800757c:	605d      	str	r5, [r3, #4]
 800757e:	2a07      	cmp	r2, #7
 8007580:	440d      	add	r5, r1
 8007582:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007586:	dd08      	ble.n	800759a <_svfprintf_r+0xe5e>
 8007588:	4659      	mov	r1, fp
 800758a:	4648      	mov	r0, r9
 800758c:	aa26      	add	r2, sp, #152	; 0x98
 800758e:	f003 fdcf 	bl	800b130 <__ssprint_r>
 8007592:	2800      	cmp	r0, #0
 8007594:	f040 824a 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007598:	ac29      	add	r4, sp, #164	; 0xa4
 800759a:	9b07      	ldr	r3, [sp, #28]
 800759c:	9a08      	ldr	r2, [sp, #32]
 800759e:	6023      	str	r3, [r4, #0]
 80075a0:	9b08      	ldr	r3, [sp, #32]
 80075a2:	6063      	str	r3, [r4, #4]
 80075a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80075a6:	4413      	add	r3, r2
 80075a8:	9328      	str	r3, [sp, #160]	; 0xa0
 80075aa:	e487      	b.n	8006ebc <_svfprintf_r+0x780>
 80075ac:	4659      	mov	r1, fp
 80075ae:	4648      	mov	r0, r9
 80075b0:	aa26      	add	r2, sp, #152	; 0x98
 80075b2:	f003 fdbd 	bl	800b130 <__ssprint_r>
 80075b6:	2800      	cmp	r0, #0
 80075b8:	f040 8238 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80075bc:	ac29      	add	r4, sp, #164	; 0xa4
 80075be:	e7b7      	b.n	8007530 <_svfprintf_r+0xdf4>
 80075c0:	4659      	mov	r1, fp
 80075c2:	4648      	mov	r0, r9
 80075c4:	aa26      	add	r2, sp, #152	; 0x98
 80075c6:	f003 fdb3 	bl	800b130 <__ssprint_r>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	f040 822e 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80075d0:	ac29      	add	r4, sp, #164	; 0xa4
 80075d2:	e7c2      	b.n	800755a <_svfprintf_r+0xe1e>
 80075d4:	3110      	adds	r1, #16
 80075d6:	2a07      	cmp	r2, #7
 80075d8:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80075dc:	f8c3 8004 	str.w	r8, [r3, #4]
 80075e0:	dd08      	ble.n	80075f4 <_svfprintf_r+0xeb8>
 80075e2:	4659      	mov	r1, fp
 80075e4:	4648      	mov	r0, r9
 80075e6:	aa26      	add	r2, sp, #152	; 0x98
 80075e8:	f003 fda2 	bl	800b130 <__ssprint_r>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f040 821d 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80075f2:	ac29      	add	r4, sp, #164	; 0xa4
 80075f4:	4623      	mov	r3, r4
 80075f6:	3d10      	subs	r5, #16
 80075f8:	e7b7      	b.n	800756a <_svfprintf_r+0xe2e>
 80075fa:	bf00      	nop
 80075fc:	0800cb1e 	.word	0x0800cb1e
 8007600:	0800cb30 	.word	0x0800cb30
 8007604:	9b08      	ldr	r3, [sp, #32]
 8007606:	42ab      	cmp	r3, r5
 8007608:	bfa8      	it	ge
 800760a:	462b      	movge	r3, r5
 800760c:	2b00      	cmp	r3, #0
 800760e:	4698      	mov	r8, r3
 8007610:	dd0b      	ble.n	800762a <_svfprintf_r+0xeee>
 8007612:	9b07      	ldr	r3, [sp, #28]
 8007614:	4446      	add	r6, r8
 8007616:	e9c4 3800 	strd	r3, r8, [r4]
 800761a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800761c:	9628      	str	r6, [sp, #160]	; 0xa0
 800761e:	3301      	adds	r3, #1
 8007620:	2b07      	cmp	r3, #7
 8007622:	9327      	str	r3, [sp, #156]	; 0x9c
 8007624:	f300 808f 	bgt.w	8007746 <_svfprintf_r+0x100a>
 8007628:	3408      	adds	r4, #8
 800762a:	f1b8 0f00 	cmp.w	r8, #0
 800762e:	bfb4      	ite	lt
 8007630:	462e      	movlt	r6, r5
 8007632:	eba5 0608 	subge.w	r6, r5, r8
 8007636:	2e00      	cmp	r6, #0
 8007638:	dd1c      	ble.n	8007674 <_svfprintf_r+0xf38>
 800763a:	f8df 8280 	ldr.w	r8, [pc, #640]	; 80078bc <_svfprintf_r+0x1180>
 800763e:	2e10      	cmp	r6, #16
 8007640:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007644:	f104 0108 	add.w	r1, r4, #8
 8007648:	f103 0301 	add.w	r3, r3, #1
 800764c:	f8c4 8000 	str.w	r8, [r4]
 8007650:	f300 8083 	bgt.w	800775a <_svfprintf_r+0x101e>
 8007654:	6066      	str	r6, [r4, #4]
 8007656:	2b07      	cmp	r3, #7
 8007658:	4416      	add	r6, r2
 800765a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800765e:	f340 808f 	ble.w	8007780 <_svfprintf_r+0x1044>
 8007662:	4659      	mov	r1, fp
 8007664:	4648      	mov	r0, r9
 8007666:	aa26      	add	r2, sp, #152	; 0x98
 8007668:	f003 fd62 	bl	800b130 <__ssprint_r>
 800766c:	2800      	cmp	r0, #0
 800766e:	f040 81dd 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007672:	ac29      	add	r4, sp, #164	; 0xa4
 8007674:	9b07      	ldr	r3, [sp, #28]
 8007676:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800767a:	441d      	add	r5, r3
 800767c:	d00c      	beq.n	8007698 <_svfprintf_r+0xf5c>
 800767e:	4e8f      	ldr	r6, [pc, #572]	; (80078bc <_svfprintf_r+0x1180>)
 8007680:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007682:	2b00      	cmp	r3, #0
 8007684:	d17e      	bne.n	8007784 <_svfprintf_r+0x1048>
 8007686:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007688:	2b00      	cmp	r3, #0
 800768a:	d17e      	bne.n	800778a <_svfprintf_r+0x104e>
 800768c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007690:	4413      	add	r3, r2
 8007692:	429d      	cmp	r5, r3
 8007694:	bf28      	it	cs
 8007696:	461d      	movcs	r5, r3
 8007698:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800769a:	9a08      	ldr	r2, [sp, #32]
 800769c:	4293      	cmp	r3, r2
 800769e:	db02      	blt.n	80076a6 <_svfprintf_r+0xf6a>
 80076a0:	f01a 0f01 	tst.w	sl, #1
 80076a4:	d00e      	beq.n	80076c4 <_svfprintf_r+0xf88>
 80076a6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80076a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076ae:	6063      	str	r3, [r4, #4]
 80076b0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80076b2:	4413      	add	r3, r2
 80076b4:	9328      	str	r3, [sp, #160]	; 0xa0
 80076b6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076b8:	3301      	adds	r3, #1
 80076ba:	2b07      	cmp	r3, #7
 80076bc:	9327      	str	r3, [sp, #156]	; 0x9c
 80076be:	f300 80e8 	bgt.w	8007892 <_svfprintf_r+0x1156>
 80076c2:	3408      	adds	r4, #8
 80076c4:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80076c6:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 80076ca:	440b      	add	r3, r1
 80076cc:	1b8e      	subs	r6, r1, r6
 80076ce:	1b5a      	subs	r2, r3, r5
 80076d0:	4296      	cmp	r6, r2
 80076d2:	bfa8      	it	ge
 80076d4:	4616      	movge	r6, r2
 80076d6:	2e00      	cmp	r6, #0
 80076d8:	dd0b      	ble.n	80076f2 <_svfprintf_r+0xfb6>
 80076da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80076dc:	e9c4 5600 	strd	r5, r6, [r4]
 80076e0:	4433      	add	r3, r6
 80076e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80076e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076e6:	3301      	adds	r3, #1
 80076e8:	2b07      	cmp	r3, #7
 80076ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80076ec:	f300 80db 	bgt.w	80078a6 <_svfprintf_r+0x116a>
 80076f0:	3408      	adds	r4, #8
 80076f2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80076f4:	9b08      	ldr	r3, [sp, #32]
 80076f6:	2e00      	cmp	r6, #0
 80076f8:	eba3 0505 	sub.w	r5, r3, r5
 80076fc:	bfa8      	it	ge
 80076fe:	1bad      	subge	r5, r5, r6
 8007700:	2d00      	cmp	r5, #0
 8007702:	f77f abe2 	ble.w	8006eca <_svfprintf_r+0x78e>
 8007706:	f04f 0810 	mov.w	r8, #16
 800770a:	4e6c      	ldr	r6, [pc, #432]	; (80078bc <_svfprintf_r+0x1180>)
 800770c:	2d10      	cmp	r5, #16
 800770e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007712:	f104 0108 	add.w	r1, r4, #8
 8007716:	f103 0301 	add.w	r3, r3, #1
 800771a:	6026      	str	r6, [r4, #0]
 800771c:	f77f aec1 	ble.w	80074a2 <_svfprintf_r+0xd66>
 8007720:	3210      	adds	r2, #16
 8007722:	2b07      	cmp	r3, #7
 8007724:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007728:	f8c4 8004 	str.w	r8, [r4, #4]
 800772c:	dd08      	ble.n	8007740 <_svfprintf_r+0x1004>
 800772e:	4659      	mov	r1, fp
 8007730:	4648      	mov	r0, r9
 8007732:	aa26      	add	r2, sp, #152	; 0x98
 8007734:	f003 fcfc 	bl	800b130 <__ssprint_r>
 8007738:	2800      	cmp	r0, #0
 800773a:	f040 8177 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 800773e:	a929      	add	r1, sp, #164	; 0xa4
 8007740:	460c      	mov	r4, r1
 8007742:	3d10      	subs	r5, #16
 8007744:	e7e2      	b.n	800770c <_svfprintf_r+0xfd0>
 8007746:	4659      	mov	r1, fp
 8007748:	4648      	mov	r0, r9
 800774a:	aa26      	add	r2, sp, #152	; 0x98
 800774c:	f003 fcf0 	bl	800b130 <__ssprint_r>
 8007750:	2800      	cmp	r0, #0
 8007752:	f040 816b 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007756:	ac29      	add	r4, sp, #164	; 0xa4
 8007758:	e767      	b.n	800762a <_svfprintf_r+0xeee>
 800775a:	2010      	movs	r0, #16
 800775c:	2b07      	cmp	r3, #7
 800775e:	4402      	add	r2, r0
 8007760:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007764:	6060      	str	r0, [r4, #4]
 8007766:	dd08      	ble.n	800777a <_svfprintf_r+0x103e>
 8007768:	4659      	mov	r1, fp
 800776a:	4648      	mov	r0, r9
 800776c:	aa26      	add	r2, sp, #152	; 0x98
 800776e:	f003 fcdf 	bl	800b130 <__ssprint_r>
 8007772:	2800      	cmp	r0, #0
 8007774:	f040 815a 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007778:	a929      	add	r1, sp, #164	; 0xa4
 800777a:	460c      	mov	r4, r1
 800777c:	3e10      	subs	r6, #16
 800777e:	e75e      	b.n	800763e <_svfprintf_r+0xf02>
 8007780:	460c      	mov	r4, r1
 8007782:	e777      	b.n	8007674 <_svfprintf_r+0xf38>
 8007784:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007786:	2b00      	cmp	r3, #0
 8007788:	d052      	beq.n	8007830 <_svfprintf_r+0x10f4>
 800778a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800778c:	3b01      	subs	r3, #1
 800778e:	930c      	str	r3, [sp, #48]	; 0x30
 8007790:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007792:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007798:	6063      	str	r3, [r4, #4]
 800779a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800779c:	4413      	add	r3, r2
 800779e:	9328      	str	r3, [sp, #160]	; 0xa0
 80077a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077a2:	3301      	adds	r3, #1
 80077a4:	2b07      	cmp	r3, #7
 80077a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80077a8:	dc49      	bgt.n	800783e <_svfprintf_r+0x1102>
 80077aa:	3408      	adds	r4, #8
 80077ac:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80077b0:	eb03 0802 	add.w	r8, r3, r2
 80077b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077b6:	eba8 0805 	sub.w	r8, r8, r5
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	4598      	cmp	r8, r3
 80077be:	bfa8      	it	ge
 80077c0:	4698      	movge	r8, r3
 80077c2:	f1b8 0f00 	cmp.w	r8, #0
 80077c6:	dd0a      	ble.n	80077de <_svfprintf_r+0x10a2>
 80077c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80077ca:	e9c4 5800 	strd	r5, r8, [r4]
 80077ce:	4443      	add	r3, r8
 80077d0:	9328      	str	r3, [sp, #160]	; 0xa0
 80077d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077d4:	3301      	adds	r3, #1
 80077d6:	2b07      	cmp	r3, #7
 80077d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80077da:	dc3a      	bgt.n	8007852 <_svfprintf_r+0x1116>
 80077dc:	3408      	adds	r4, #8
 80077de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077e0:	f1b8 0f00 	cmp.w	r8, #0
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	bfb4      	ite	lt
 80077e8:	4698      	movlt	r8, r3
 80077ea:	eba3 0808 	subge.w	r8, r3, r8
 80077ee:	f1b8 0f00 	cmp.w	r8, #0
 80077f2:	dd19      	ble.n	8007828 <_svfprintf_r+0x10ec>
 80077f4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80077f8:	f1b8 0f10 	cmp.w	r8, #16
 80077fc:	f102 0201 	add.w	r2, r2, #1
 8007800:	f104 0108 	add.w	r1, r4, #8
 8007804:	6026      	str	r6, [r4, #0]
 8007806:	dc2e      	bgt.n	8007866 <_svfprintf_r+0x112a>
 8007808:	4443      	add	r3, r8
 800780a:	2a07      	cmp	r2, #7
 800780c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007810:	f8c4 8004 	str.w	r8, [r4, #4]
 8007814:	dd3b      	ble.n	800788e <_svfprintf_r+0x1152>
 8007816:	4659      	mov	r1, fp
 8007818:	4648      	mov	r0, r9
 800781a:	aa26      	add	r2, sp, #152	; 0x98
 800781c:	f003 fc88 	bl	800b130 <__ssprint_r>
 8007820:	2800      	cmp	r0, #0
 8007822:	f040 8103 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007826:	ac29      	add	r4, sp, #164	; 0xa4
 8007828:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	441d      	add	r5, r3
 800782e:	e727      	b.n	8007680 <_svfprintf_r+0xf44>
 8007830:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007832:	3b01      	subs	r3, #1
 8007834:	930e      	str	r3, [sp, #56]	; 0x38
 8007836:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007838:	3b01      	subs	r3, #1
 800783a:	930d      	str	r3, [sp, #52]	; 0x34
 800783c:	e7a8      	b.n	8007790 <_svfprintf_r+0x1054>
 800783e:	4659      	mov	r1, fp
 8007840:	4648      	mov	r0, r9
 8007842:	aa26      	add	r2, sp, #152	; 0x98
 8007844:	f003 fc74 	bl	800b130 <__ssprint_r>
 8007848:	2800      	cmp	r0, #0
 800784a:	f040 80ef 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 800784e:	ac29      	add	r4, sp, #164	; 0xa4
 8007850:	e7ac      	b.n	80077ac <_svfprintf_r+0x1070>
 8007852:	4659      	mov	r1, fp
 8007854:	4648      	mov	r0, r9
 8007856:	aa26      	add	r2, sp, #152	; 0x98
 8007858:	f003 fc6a 	bl	800b130 <__ssprint_r>
 800785c:	2800      	cmp	r0, #0
 800785e:	f040 80e5 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007862:	ac29      	add	r4, sp, #164	; 0xa4
 8007864:	e7bb      	b.n	80077de <_svfprintf_r+0x10a2>
 8007866:	2010      	movs	r0, #16
 8007868:	2a07      	cmp	r2, #7
 800786a:	4403      	add	r3, r0
 800786c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007870:	6060      	str	r0, [r4, #4]
 8007872:	dd08      	ble.n	8007886 <_svfprintf_r+0x114a>
 8007874:	4659      	mov	r1, fp
 8007876:	4648      	mov	r0, r9
 8007878:	aa26      	add	r2, sp, #152	; 0x98
 800787a:	f003 fc59 	bl	800b130 <__ssprint_r>
 800787e:	2800      	cmp	r0, #0
 8007880:	f040 80d4 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 8007884:	a929      	add	r1, sp, #164	; 0xa4
 8007886:	460c      	mov	r4, r1
 8007888:	f1a8 0810 	sub.w	r8, r8, #16
 800788c:	e7b2      	b.n	80077f4 <_svfprintf_r+0x10b8>
 800788e:	460c      	mov	r4, r1
 8007890:	e7ca      	b.n	8007828 <_svfprintf_r+0x10ec>
 8007892:	4659      	mov	r1, fp
 8007894:	4648      	mov	r0, r9
 8007896:	aa26      	add	r2, sp, #152	; 0x98
 8007898:	f003 fc4a 	bl	800b130 <__ssprint_r>
 800789c:	2800      	cmp	r0, #0
 800789e:	f040 80c5 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80078a2:	ac29      	add	r4, sp, #164	; 0xa4
 80078a4:	e70e      	b.n	80076c4 <_svfprintf_r+0xf88>
 80078a6:	4659      	mov	r1, fp
 80078a8:	4648      	mov	r0, r9
 80078aa:	aa26      	add	r2, sp, #152	; 0x98
 80078ac:	f003 fc40 	bl	800b130 <__ssprint_r>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	f040 80bb 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80078b6:	ac29      	add	r4, sp, #164	; 0xa4
 80078b8:	e71b      	b.n	80076f2 <_svfprintf_r+0xfb6>
 80078ba:	bf00      	nop
 80078bc:	0800cb30 	.word	0x0800cb30
 80078c0:	9a08      	ldr	r2, [sp, #32]
 80078c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80078c4:	2a01      	cmp	r2, #1
 80078c6:	9a07      	ldr	r2, [sp, #28]
 80078c8:	f106 0601 	add.w	r6, r6, #1
 80078cc:	6022      	str	r2, [r4, #0]
 80078ce:	f04f 0201 	mov.w	r2, #1
 80078d2:	f103 0301 	add.w	r3, r3, #1
 80078d6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80078da:	f104 0508 	add.w	r5, r4, #8
 80078de:	6062      	str	r2, [r4, #4]
 80078e0:	dc02      	bgt.n	80078e8 <_svfprintf_r+0x11ac>
 80078e2:	f01a 0f01 	tst.w	sl, #1
 80078e6:	d07a      	beq.n	80079de <_svfprintf_r+0x12a2>
 80078e8:	2b07      	cmp	r3, #7
 80078ea:	dd08      	ble.n	80078fe <_svfprintf_r+0x11c2>
 80078ec:	4659      	mov	r1, fp
 80078ee:	4648      	mov	r0, r9
 80078f0:	aa26      	add	r2, sp, #152	; 0x98
 80078f2:	f003 fc1d 	bl	800b130 <__ssprint_r>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	f040 8098 	bne.w	8007a2c <_svfprintf_r+0x12f0>
 80078fc:	ad29      	add	r5, sp, #164	; 0xa4
 80078fe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007900:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007902:	602b      	str	r3, [r5, #0]
 8007904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007906:	606b      	str	r3, [r5, #4]
 8007908:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800790a:	4413      	add	r3, r2
 800790c:	9328      	str	r3, [sp, #160]	; 0xa0
 800790e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007910:	3301      	adds	r3, #1
 8007912:	2b07      	cmp	r3, #7
 8007914:	9327      	str	r3, [sp, #156]	; 0x9c
 8007916:	dc32      	bgt.n	800797e <_svfprintf_r+0x1242>
 8007918:	3508      	adds	r5, #8
 800791a:	9b08      	ldr	r3, [sp, #32]
 800791c:	2200      	movs	r2, #0
 800791e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007922:	1e5c      	subs	r4, r3, #1
 8007924:	2300      	movs	r3, #0
 8007926:	f7f9 f83f 	bl	80009a8 <__aeabi_dcmpeq>
 800792a:	2800      	cmp	r0, #0
 800792c:	d130      	bne.n	8007990 <_svfprintf_r+0x1254>
 800792e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007930:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007932:	9807      	ldr	r0, [sp, #28]
 8007934:	9a08      	ldr	r2, [sp, #32]
 8007936:	3101      	adds	r1, #1
 8007938:	3b01      	subs	r3, #1
 800793a:	3001      	adds	r0, #1
 800793c:	4413      	add	r3, r2
 800793e:	2907      	cmp	r1, #7
 8007940:	e9c5 0400 	strd	r0, r4, [r5]
 8007944:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007948:	dd4c      	ble.n	80079e4 <_svfprintf_r+0x12a8>
 800794a:	4659      	mov	r1, fp
 800794c:	4648      	mov	r0, r9
 800794e:	aa26      	add	r2, sp, #152	; 0x98
 8007950:	f003 fbee 	bl	800b130 <__ssprint_r>
 8007954:	2800      	cmp	r0, #0
 8007956:	d169      	bne.n	8007a2c <_svfprintf_r+0x12f0>
 8007958:	ad29      	add	r5, sp, #164	; 0xa4
 800795a:	ab22      	add	r3, sp, #136	; 0x88
 800795c:	602b      	str	r3, [r5, #0]
 800795e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007960:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007962:	606b      	str	r3, [r5, #4]
 8007964:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007966:	4413      	add	r3, r2
 8007968:	9328      	str	r3, [sp, #160]	; 0xa0
 800796a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800796c:	3301      	adds	r3, #1
 800796e:	2b07      	cmp	r3, #7
 8007970:	9327      	str	r3, [sp, #156]	; 0x9c
 8007972:	f73f ad9d 	bgt.w	80074b0 <_svfprintf_r+0xd74>
 8007976:	f105 0408 	add.w	r4, r5, #8
 800797a:	f7ff baa6 	b.w	8006eca <_svfprintf_r+0x78e>
 800797e:	4659      	mov	r1, fp
 8007980:	4648      	mov	r0, r9
 8007982:	aa26      	add	r2, sp, #152	; 0x98
 8007984:	f003 fbd4 	bl	800b130 <__ssprint_r>
 8007988:	2800      	cmp	r0, #0
 800798a:	d14f      	bne.n	8007a2c <_svfprintf_r+0x12f0>
 800798c:	ad29      	add	r5, sp, #164	; 0xa4
 800798e:	e7c4      	b.n	800791a <_svfprintf_r+0x11de>
 8007990:	2c00      	cmp	r4, #0
 8007992:	dde2      	ble.n	800795a <_svfprintf_r+0x121e>
 8007994:	f04f 0810 	mov.w	r8, #16
 8007998:	4e51      	ldr	r6, [pc, #324]	; (8007ae0 <_svfprintf_r+0x13a4>)
 800799a:	2c10      	cmp	r4, #16
 800799c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80079a0:	f105 0108 	add.w	r1, r5, #8
 80079a4:	f103 0301 	add.w	r3, r3, #1
 80079a8:	602e      	str	r6, [r5, #0]
 80079aa:	dc07      	bgt.n	80079bc <_svfprintf_r+0x1280>
 80079ac:	606c      	str	r4, [r5, #4]
 80079ae:	2b07      	cmp	r3, #7
 80079b0:	4414      	add	r4, r2
 80079b2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80079b6:	dcc8      	bgt.n	800794a <_svfprintf_r+0x120e>
 80079b8:	460d      	mov	r5, r1
 80079ba:	e7ce      	b.n	800795a <_svfprintf_r+0x121e>
 80079bc:	3210      	adds	r2, #16
 80079be:	2b07      	cmp	r3, #7
 80079c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079c4:	f8c5 8004 	str.w	r8, [r5, #4]
 80079c8:	dd06      	ble.n	80079d8 <_svfprintf_r+0x129c>
 80079ca:	4659      	mov	r1, fp
 80079cc:	4648      	mov	r0, r9
 80079ce:	aa26      	add	r2, sp, #152	; 0x98
 80079d0:	f003 fbae 	bl	800b130 <__ssprint_r>
 80079d4:	bb50      	cbnz	r0, 8007a2c <_svfprintf_r+0x12f0>
 80079d6:	a929      	add	r1, sp, #164	; 0xa4
 80079d8:	460d      	mov	r5, r1
 80079da:	3c10      	subs	r4, #16
 80079dc:	e7dd      	b.n	800799a <_svfprintf_r+0x125e>
 80079de:	2b07      	cmp	r3, #7
 80079e0:	ddbb      	ble.n	800795a <_svfprintf_r+0x121e>
 80079e2:	e7b2      	b.n	800794a <_svfprintf_r+0x120e>
 80079e4:	3508      	adds	r5, #8
 80079e6:	e7b8      	b.n	800795a <_svfprintf_r+0x121e>
 80079e8:	460c      	mov	r4, r1
 80079ea:	f7ff ba6e 	b.w	8006eca <_svfprintf_r+0x78e>
 80079ee:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80079f2:	1a9d      	subs	r5, r3, r2
 80079f4:	2d00      	cmp	r5, #0
 80079f6:	f77f aa6c 	ble.w	8006ed2 <_svfprintf_r+0x796>
 80079fa:	f04f 0810 	mov.w	r8, #16
 80079fe:	4e39      	ldr	r6, [pc, #228]	; (8007ae4 <_svfprintf_r+0x13a8>)
 8007a00:	2d10      	cmp	r5, #16
 8007a02:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a06:	6026      	str	r6, [r4, #0]
 8007a08:	f103 0301 	add.w	r3, r3, #1
 8007a0c:	dc17      	bgt.n	8007a3e <_svfprintf_r+0x1302>
 8007a0e:	6065      	str	r5, [r4, #4]
 8007a10:	2b07      	cmp	r3, #7
 8007a12:	4415      	add	r5, r2
 8007a14:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007a18:	f77f aa5b 	ble.w	8006ed2 <_svfprintf_r+0x796>
 8007a1c:	4659      	mov	r1, fp
 8007a1e:	4648      	mov	r0, r9
 8007a20:	aa26      	add	r2, sp, #152	; 0x98
 8007a22:	f003 fb85 	bl	800b130 <__ssprint_r>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	f43f aa53 	beq.w	8006ed2 <_svfprintf_r+0x796>
 8007a2c:	2f00      	cmp	r7, #0
 8007a2e:	f43f a87e 	beq.w	8006b2e <_svfprintf_r+0x3f2>
 8007a32:	4639      	mov	r1, r7
 8007a34:	4648      	mov	r0, r9
 8007a36:	f002 fb3f 	bl	800a0b8 <_free_r>
 8007a3a:	f7ff b878 	b.w	8006b2e <_svfprintf_r+0x3f2>
 8007a3e:	3210      	adds	r2, #16
 8007a40:	2b07      	cmp	r3, #7
 8007a42:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a46:	f8c4 8004 	str.w	r8, [r4, #4]
 8007a4a:	dc02      	bgt.n	8007a52 <_svfprintf_r+0x1316>
 8007a4c:	3408      	adds	r4, #8
 8007a4e:	3d10      	subs	r5, #16
 8007a50:	e7d6      	b.n	8007a00 <_svfprintf_r+0x12c4>
 8007a52:	4659      	mov	r1, fp
 8007a54:	4648      	mov	r0, r9
 8007a56:	aa26      	add	r2, sp, #152	; 0x98
 8007a58:	f003 fb6a 	bl	800b130 <__ssprint_r>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	d1e5      	bne.n	8007a2c <_svfprintf_r+0x12f0>
 8007a60:	ac29      	add	r4, sp, #164	; 0xa4
 8007a62:	e7f4      	b.n	8007a4e <_svfprintf_r+0x1312>
 8007a64:	4639      	mov	r1, r7
 8007a66:	4648      	mov	r0, r9
 8007a68:	f002 fb26 	bl	800a0b8 <_free_r>
 8007a6c:	f7ff ba48 	b.w	8006f00 <_svfprintf_r+0x7c4>
 8007a70:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f43f a85b 	beq.w	8006b2e <_svfprintf_r+0x3f2>
 8007a78:	4659      	mov	r1, fp
 8007a7a:	4648      	mov	r0, r9
 8007a7c:	aa26      	add	r2, sp, #152	; 0x98
 8007a7e:	f003 fb57 	bl	800b130 <__ssprint_r>
 8007a82:	f7ff b854 	b.w	8006b2e <_svfprintf_r+0x3f2>
 8007a86:	ea56 0207 	orrs.w	r2, r6, r7
 8007a8a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007a8e:	f43f ab54 	beq.w	800713a <_svfprintf_r+0x9fe>
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	f43f abea 	beq.w	800726c <_svfprintf_r+0xb30>
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	ab52      	add	r3, sp, #328	; 0x148
 8007a9c:	9307      	str	r3, [sp, #28]
 8007a9e:	f43f ac3d 	beq.w	800731c <_svfprintf_r+0xbe0>
 8007aa2:	9907      	ldr	r1, [sp, #28]
 8007aa4:	f006 0307 	and.w	r3, r6, #7
 8007aa8:	460a      	mov	r2, r1
 8007aaa:	3330      	adds	r3, #48	; 0x30
 8007aac:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007ab0:	9207      	str	r2, [sp, #28]
 8007ab2:	08f2      	lsrs	r2, r6, #3
 8007ab4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007ab8:	08f8      	lsrs	r0, r7, #3
 8007aba:	4616      	mov	r6, r2
 8007abc:	4607      	mov	r7, r0
 8007abe:	ea56 0207 	orrs.w	r2, r6, r7
 8007ac2:	d1ee      	bne.n	8007aa2 <_svfprintf_r+0x1366>
 8007ac4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ac6:	07d2      	lsls	r2, r2, #31
 8007ac8:	f57f ac16 	bpl.w	80072f8 <_svfprintf_r+0xbbc>
 8007acc:	2b30      	cmp	r3, #48	; 0x30
 8007ace:	f43f ac13 	beq.w	80072f8 <_svfprintf_r+0xbbc>
 8007ad2:	2330      	movs	r3, #48	; 0x30
 8007ad4:	9a07      	ldr	r2, [sp, #28]
 8007ad6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ada:	1e8b      	subs	r3, r1, #2
 8007adc:	9307      	str	r3, [sp, #28]
 8007ade:	e40b      	b.n	80072f8 <_svfprintf_r+0xbbc>
 8007ae0:	0800cb30 	.word	0x0800cb30
 8007ae4:	0800cb20 	.word	0x0800cb20

08007ae8 <sysconf>:
 8007ae8:	2808      	cmp	r0, #8
 8007aea:	b508      	push	{r3, lr}
 8007aec:	d006      	beq.n	8007afc <sysconf+0x14>
 8007aee:	f7fe fa85 	bl	8005ffc <__errno>
 8007af2:	2316      	movs	r3, #22
 8007af4:	6003      	str	r3, [r0, #0]
 8007af6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007afa:	bd08      	pop	{r3, pc}
 8007afc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007b00:	e7fb      	b.n	8007afa <sysconf+0x12>
	...

08007b04 <_vfprintf_r>:
 8007b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b08:	b0d3      	sub	sp, #332	; 0x14c
 8007b0a:	468a      	mov	sl, r1
 8007b0c:	4691      	mov	r9, r2
 8007b0e:	461c      	mov	r4, r3
 8007b10:	461e      	mov	r6, r3
 8007b12:	4683      	mov	fp, r0
 8007b14:	f002 fcfa 	bl	800a50c <_localeconv_r>
 8007b18:	6803      	ldr	r3, [r0, #0]
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	9318      	str	r3, [sp, #96]	; 0x60
 8007b1e:	f7f8 fb17 	bl	8000150 <strlen>
 8007b22:	9012      	str	r0, [sp, #72]	; 0x48
 8007b24:	f1bb 0f00 	cmp.w	fp, #0
 8007b28:	d005      	beq.n	8007b36 <_vfprintf_r+0x32>
 8007b2a:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8007b2e:	b913      	cbnz	r3, 8007b36 <_vfprintf_r+0x32>
 8007b30:	4658      	mov	r0, fp
 8007b32:	f002 fa31 	bl	8009f98 <__sinit>
 8007b36:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007b3a:	07da      	lsls	r2, r3, #31
 8007b3c:	d407      	bmi.n	8007b4e <_vfprintf_r+0x4a>
 8007b3e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007b42:	059b      	lsls	r3, r3, #22
 8007b44:	d403      	bmi.n	8007b4e <_vfprintf_r+0x4a>
 8007b46:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007b4a:	f002 fce5 	bl	800a518 <__retarget_lock_acquire_recursive>
 8007b4e:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007b52:	049f      	lsls	r7, r3, #18
 8007b54:	d409      	bmi.n	8007b6a <_vfprintf_r+0x66>
 8007b56:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007b5a:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007b5e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007b62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b66:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007b6a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007b6e:	071d      	lsls	r5, r3, #28
 8007b70:	d502      	bpl.n	8007b78 <_vfprintf_r+0x74>
 8007b72:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007b76:	b9c3      	cbnz	r3, 8007baa <_vfprintf_r+0xa6>
 8007b78:	4651      	mov	r1, sl
 8007b7a:	4658      	mov	r0, fp
 8007b7c:	f001 fa5c 	bl	8009038 <__swsetup_r>
 8007b80:	b198      	cbz	r0, 8007baa <_vfprintf_r+0xa6>
 8007b82:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007b86:	07dc      	lsls	r4, r3, #31
 8007b88:	d506      	bpl.n	8007b98 <_vfprintf_r+0x94>
 8007b8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b8e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b90:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007b92:	b053      	add	sp, #332	; 0x14c
 8007b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b98:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007b9c:	0598      	lsls	r0, r3, #22
 8007b9e:	d4f4      	bmi.n	8007b8a <_vfprintf_r+0x86>
 8007ba0:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007ba4:	f002 fcb9 	bl	800a51a <__retarget_lock_release_recursive>
 8007ba8:	e7ef      	b.n	8007b8a <_vfprintf_r+0x86>
 8007baa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007bae:	f003 021a 	and.w	r2, r3, #26
 8007bb2:	2a0a      	cmp	r2, #10
 8007bb4:	d115      	bne.n	8007be2 <_vfprintf_r+0xde>
 8007bb6:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007bba:	2a00      	cmp	r2, #0
 8007bbc:	db11      	blt.n	8007be2 <_vfprintf_r+0xde>
 8007bbe:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007bc2:	07d1      	lsls	r1, r2, #31
 8007bc4:	d405      	bmi.n	8007bd2 <_vfprintf_r+0xce>
 8007bc6:	059a      	lsls	r2, r3, #22
 8007bc8:	d403      	bmi.n	8007bd2 <_vfprintf_r+0xce>
 8007bca:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007bce:	f002 fca4 	bl	800a51a <__retarget_lock_release_recursive>
 8007bd2:	4623      	mov	r3, r4
 8007bd4:	464a      	mov	r2, r9
 8007bd6:	4651      	mov	r1, sl
 8007bd8:	4658      	mov	r0, fp
 8007bda:	f001 f9b3 	bl	8008f44 <__sbprintf>
 8007bde:	9013      	str	r0, [sp, #76]	; 0x4c
 8007be0:	e7d6      	b.n	8007b90 <_vfprintf_r+0x8c>
 8007be2:	2500      	movs	r5, #0
 8007be4:	2200      	movs	r2, #0
 8007be6:	2300      	movs	r3, #0
 8007be8:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007bec:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007bf0:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007bf4:	ac29      	add	r4, sp, #164	; 0xa4
 8007bf6:	9426      	str	r4, [sp, #152]	; 0x98
 8007bf8:	9508      	str	r5, [sp, #32]
 8007bfa:	950e      	str	r5, [sp, #56]	; 0x38
 8007bfc:	9516      	str	r5, [sp, #88]	; 0x58
 8007bfe:	9519      	str	r5, [sp, #100]	; 0x64
 8007c00:	9513      	str	r5, [sp, #76]	; 0x4c
 8007c02:	464b      	mov	r3, r9
 8007c04:	461d      	mov	r5, r3
 8007c06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c0a:	b10a      	cbz	r2, 8007c10 <_vfprintf_r+0x10c>
 8007c0c:	2a25      	cmp	r2, #37	; 0x25
 8007c0e:	d1f9      	bne.n	8007c04 <_vfprintf_r+0x100>
 8007c10:	ebb5 0709 	subs.w	r7, r5, r9
 8007c14:	d00d      	beq.n	8007c32 <_vfprintf_r+0x12e>
 8007c16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c18:	e9c4 9700 	strd	r9, r7, [r4]
 8007c1c:	443b      	add	r3, r7
 8007c1e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c20:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c22:	3301      	adds	r3, #1
 8007c24:	2b07      	cmp	r3, #7
 8007c26:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c28:	dc7a      	bgt.n	8007d20 <_vfprintf_r+0x21c>
 8007c2a:	3408      	adds	r4, #8
 8007c2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c2e:	443b      	add	r3, r7
 8007c30:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c32:	782b      	ldrb	r3, [r5, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f001 813d 	beq.w	8008eb4 <_vfprintf_r+0x13b0>
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c40:	4698      	mov	r8, r3
 8007c42:	270a      	movs	r7, #10
 8007c44:	212b      	movs	r1, #43	; 0x2b
 8007c46:	3501      	adds	r5, #1
 8007c48:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007c4c:	9207      	str	r2, [sp, #28]
 8007c4e:	9314      	str	r3, [sp, #80]	; 0x50
 8007c50:	462a      	mov	r2, r5
 8007c52:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007c56:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c58:	4613      	mov	r3, r2
 8007c5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c5e:	3b20      	subs	r3, #32
 8007c60:	2b5a      	cmp	r3, #90	; 0x5a
 8007c62:	f200 85a6 	bhi.w	80087b2 <_vfprintf_r+0xcae>
 8007c66:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007c6a:	007e      	.short	0x007e
 8007c6c:	05a405a4 	.word	0x05a405a4
 8007c70:	05a40086 	.word	0x05a40086
 8007c74:	05a405a4 	.word	0x05a405a4
 8007c78:	05a40065 	.word	0x05a40065
 8007c7c:	008905a4 	.word	0x008905a4
 8007c80:	05a40093 	.word	0x05a40093
 8007c84:	00960090 	.word	0x00960090
 8007c88:	00b205a4 	.word	0x00b205a4
 8007c8c:	00b500b5 	.word	0x00b500b5
 8007c90:	00b500b5 	.word	0x00b500b5
 8007c94:	00b500b5 	.word	0x00b500b5
 8007c98:	00b500b5 	.word	0x00b500b5
 8007c9c:	05a400b5 	.word	0x05a400b5
 8007ca0:	05a405a4 	.word	0x05a405a4
 8007ca4:	05a405a4 	.word	0x05a405a4
 8007ca8:	05a405a4 	.word	0x05a405a4
 8007cac:	05a4011f 	.word	0x05a4011f
 8007cb0:	00f500e2 	.word	0x00f500e2
 8007cb4:	011f011f 	.word	0x011f011f
 8007cb8:	05a4011f 	.word	0x05a4011f
 8007cbc:	05a405a4 	.word	0x05a405a4
 8007cc0:	00c505a4 	.word	0x00c505a4
 8007cc4:	05a405a4 	.word	0x05a405a4
 8007cc8:	05a40484 	.word	0x05a40484
 8007ccc:	05a405a4 	.word	0x05a405a4
 8007cd0:	05a404cb 	.word	0x05a404cb
 8007cd4:	05a404ec 	.word	0x05a404ec
 8007cd8:	050b05a4 	.word	0x050b05a4
 8007cdc:	05a405a4 	.word	0x05a405a4
 8007ce0:	05a405a4 	.word	0x05a405a4
 8007ce4:	05a405a4 	.word	0x05a405a4
 8007ce8:	05a405a4 	.word	0x05a405a4
 8007cec:	05a4011f 	.word	0x05a4011f
 8007cf0:	00f700e2 	.word	0x00f700e2
 8007cf4:	011f011f 	.word	0x011f011f
 8007cf8:	00c8011f 	.word	0x00c8011f
 8007cfc:	00dc00f7 	.word	0x00dc00f7
 8007d00:	00d505a4 	.word	0x00d505a4
 8007d04:	046105a4 	.word	0x046105a4
 8007d08:	04ba0486 	.word	0x04ba0486
 8007d0c:	05a400dc 	.word	0x05a400dc
 8007d10:	007c04cb 	.word	0x007c04cb
 8007d14:	05a404ee 	.word	0x05a404ee
 8007d18:	052805a4 	.word	0x052805a4
 8007d1c:	007c05a4 	.word	0x007c05a4
 8007d20:	4651      	mov	r1, sl
 8007d22:	4658      	mov	r0, fp
 8007d24:	aa26      	add	r2, sp, #152	; 0x98
 8007d26:	f003 fa7e 	bl	800b226 <__sprint_r>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	f040 8127 	bne.w	8007f7e <_vfprintf_r+0x47a>
 8007d30:	ac29      	add	r4, sp, #164	; 0xa4
 8007d32:	e77b      	b.n	8007c2c <_vfprintf_r+0x128>
 8007d34:	4658      	mov	r0, fp
 8007d36:	f002 fbe9 	bl	800a50c <_localeconv_r>
 8007d3a:	6843      	ldr	r3, [r0, #4]
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	9319      	str	r3, [sp, #100]	; 0x64
 8007d40:	f7f8 fa06 	bl	8000150 <strlen>
 8007d44:	9016      	str	r0, [sp, #88]	; 0x58
 8007d46:	4658      	mov	r0, fp
 8007d48:	f002 fbe0 	bl	800a50c <_localeconv_r>
 8007d4c:	6883      	ldr	r3, [r0, #8]
 8007d4e:	212b      	movs	r1, #43	; 0x2b
 8007d50:	930e      	str	r3, [sp, #56]	; 0x38
 8007d52:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d54:	b12b      	cbz	r3, 8007d62 <_vfprintf_r+0x25e>
 8007d56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d58:	b11b      	cbz	r3, 8007d62 <_vfprintf_r+0x25e>
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	b10b      	cbz	r3, 8007d62 <_vfprintf_r+0x25e>
 8007d5e:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8007d62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007d64:	e774      	b.n	8007c50 <_vfprintf_r+0x14c>
 8007d66:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1f9      	bne.n	8007d62 <_vfprintf_r+0x25e>
 8007d6e:	2320      	movs	r3, #32
 8007d70:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007d74:	e7f5      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007d76:	f048 0801 	orr.w	r8, r8, #1
 8007d7a:	e7f2      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007d7c:	f856 3b04 	ldr.w	r3, [r6], #4
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	9314      	str	r3, [sp, #80]	; 0x50
 8007d84:	daed      	bge.n	8007d62 <_vfprintf_r+0x25e>
 8007d86:	425b      	negs	r3, r3
 8007d88:	9314      	str	r3, [sp, #80]	; 0x50
 8007d8a:	f048 0804 	orr.w	r8, r8, #4
 8007d8e:	e7e8      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007d90:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007d94:	e7e5      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007d96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d9c:	2a2a      	cmp	r2, #42	; 0x2a
 8007d9e:	920b      	str	r2, [sp, #44]	; 0x2c
 8007da0:	d112      	bne.n	8007dc8 <_vfprintf_r+0x2c4>
 8007da2:	f856 0b04 	ldr.w	r0, [r6], #4
 8007da6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007da8:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8007dac:	9207      	str	r2, [sp, #28]
 8007dae:	e7d8      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007db0:	9807      	ldr	r0, [sp, #28]
 8007db2:	fb07 2200 	mla	r2, r7, r0, r2
 8007db6:	9207      	str	r2, [sp, #28]
 8007db8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dbc:	920b      	str	r2, [sp, #44]	; 0x2c
 8007dbe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007dc0:	3a30      	subs	r2, #48	; 0x30
 8007dc2:	2a09      	cmp	r2, #9
 8007dc4:	d9f4      	bls.n	8007db0 <_vfprintf_r+0x2ac>
 8007dc6:	e748      	b.n	8007c5a <_vfprintf_r+0x156>
 8007dc8:	2200      	movs	r2, #0
 8007dca:	9207      	str	r2, [sp, #28]
 8007dcc:	e7f7      	b.n	8007dbe <_vfprintf_r+0x2ba>
 8007dce:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8007dd2:	e7c6      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dd8:	9214      	str	r2, [sp, #80]	; 0x50
 8007dda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ddc:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007dde:	3a30      	subs	r2, #48	; 0x30
 8007de0:	fb07 2200 	mla	r2, r7, r0, r2
 8007de4:	9214      	str	r2, [sp, #80]	; 0x50
 8007de6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dea:	920b      	str	r2, [sp, #44]	; 0x2c
 8007dec:	3a30      	subs	r2, #48	; 0x30
 8007dee:	2a09      	cmp	r2, #9
 8007df0:	d9f3      	bls.n	8007dda <_vfprintf_r+0x2d6>
 8007df2:	e732      	b.n	8007c5a <_vfprintf_r+0x156>
 8007df4:	f048 0808 	orr.w	r8, r8, #8
 8007df8:	e7b3      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007dfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	2b68      	cmp	r3, #104	; 0x68
 8007e00:	bf01      	itttt	eq
 8007e02:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007e04:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8007e08:	3301      	addeq	r3, #1
 8007e0a:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007e0c:	bf18      	it	ne
 8007e0e:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8007e12:	e7a6      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007e14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	2b6c      	cmp	r3, #108	; 0x6c
 8007e1a:	d105      	bne.n	8007e28 <_vfprintf_r+0x324>
 8007e1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e1e:	3301      	adds	r3, #1
 8007e20:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e22:	f048 0820 	orr.w	r8, r8, #32
 8007e26:	e79c      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007e28:	f048 0810 	orr.w	r8, r8, #16
 8007e2c:	e799      	b.n	8007d62 <_vfprintf_r+0x25e>
 8007e2e:	4632      	mov	r2, r6
 8007e30:	2000      	movs	r0, #0
 8007e32:	f852 3b04 	ldr.w	r3, [r2], #4
 8007e36:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007e3a:	920a      	str	r2, [sp, #40]	; 0x28
 8007e3c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007e40:	2301      	movs	r3, #1
 8007e42:	4607      	mov	r7, r0
 8007e44:	4606      	mov	r6, r0
 8007e46:	4605      	mov	r5, r0
 8007e48:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007e4c:	9307      	str	r3, [sp, #28]
 8007e4e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007e52:	e1b4      	b.n	80081be <_vfprintf_r+0x6ba>
 8007e54:	f048 0810 	orr.w	r8, r8, #16
 8007e58:	f018 0f20 	tst.w	r8, #32
 8007e5c:	d011      	beq.n	8007e82 <_vfprintf_r+0x37e>
 8007e5e:	3607      	adds	r6, #7
 8007e60:	f026 0307 	bic.w	r3, r6, #7
 8007e64:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e68:	930a      	str	r3, [sp, #40]	; 0x28
 8007e6a:	2e00      	cmp	r6, #0
 8007e6c:	f177 0300 	sbcs.w	r3, r7, #0
 8007e70:	da05      	bge.n	8007e7e <_vfprintf_r+0x37a>
 8007e72:	232d      	movs	r3, #45	; 0x2d
 8007e74:	4276      	negs	r6, r6
 8007e76:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007e7a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e388      	b.n	8008594 <_vfprintf_r+0xa90>
 8007e82:	1d33      	adds	r3, r6, #4
 8007e84:	f018 0f10 	tst.w	r8, #16
 8007e88:	930a      	str	r3, [sp, #40]	; 0x28
 8007e8a:	d002      	beq.n	8007e92 <_vfprintf_r+0x38e>
 8007e8c:	6836      	ldr	r6, [r6, #0]
 8007e8e:	17f7      	asrs	r7, r6, #31
 8007e90:	e7eb      	b.n	8007e6a <_vfprintf_r+0x366>
 8007e92:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e96:	6836      	ldr	r6, [r6, #0]
 8007e98:	d001      	beq.n	8007e9e <_vfprintf_r+0x39a>
 8007e9a:	b236      	sxth	r6, r6
 8007e9c:	e7f7      	b.n	8007e8e <_vfprintf_r+0x38a>
 8007e9e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007ea2:	bf18      	it	ne
 8007ea4:	b276      	sxtbne	r6, r6
 8007ea6:	e7f2      	b.n	8007e8e <_vfprintf_r+0x38a>
 8007ea8:	3607      	adds	r6, #7
 8007eaa:	f026 0307 	bic.w	r3, r6, #7
 8007eae:	4619      	mov	r1, r3
 8007eb0:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007eb4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007eb8:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007ebc:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007ec0:	910a      	str	r1, [sp, #40]	; 0x28
 8007ec2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	4629      	mov	r1, r5
 8007eca:	4b3c      	ldr	r3, [pc, #240]	; (8007fbc <_vfprintf_r+0x4b8>)
 8007ecc:	f7f8 fd9e 	bl	8000a0c <__aeabi_dcmpun>
 8007ed0:	bb00      	cbnz	r0, 8007f14 <_vfprintf_r+0x410>
 8007ed2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	4629      	mov	r1, r5
 8007eda:	4b38      	ldr	r3, [pc, #224]	; (8007fbc <_vfprintf_r+0x4b8>)
 8007edc:	f7f8 fd78 	bl	80009d0 <__aeabi_dcmple>
 8007ee0:	b9c0      	cbnz	r0, 8007f14 <_vfprintf_r+0x410>
 8007ee2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	2300      	movs	r3, #0
 8007eea:	f7f8 fd67 	bl	80009bc <__aeabi_dcmplt>
 8007eee:	b110      	cbz	r0, 8007ef6 <_vfprintf_r+0x3f2>
 8007ef0:	232d      	movs	r3, #45	; 0x2d
 8007ef2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ef6:	4a32      	ldr	r2, [pc, #200]	; (8007fc0 <_vfprintf_r+0x4bc>)
 8007ef8:	4832      	ldr	r0, [pc, #200]	; (8007fc4 <_vfprintf_r+0x4c0>)
 8007efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007efc:	2700      	movs	r7, #0
 8007efe:	2b47      	cmp	r3, #71	; 0x47
 8007f00:	bfd4      	ite	le
 8007f02:	4691      	movle	r9, r2
 8007f04:	4681      	movgt	r9, r0
 8007f06:	2303      	movs	r3, #3
 8007f08:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007f0c:	9307      	str	r3, [sp, #28]
 8007f0e:	463e      	mov	r6, r7
 8007f10:	f001 b80e 	b.w	8008f30 <_vfprintf_r+0x142c>
 8007f14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f18:	4610      	mov	r0, r2
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	f7f8 fd76 	bl	8000a0c <__aeabi_dcmpun>
 8007f20:	4607      	mov	r7, r0
 8007f22:	b148      	cbz	r0, 8007f38 <_vfprintf_r+0x434>
 8007f24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f26:	4a28      	ldr	r2, [pc, #160]	; (8007fc8 <_vfprintf_r+0x4c4>)
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	bfb8      	it	lt
 8007f2c:	232d      	movlt	r3, #45	; 0x2d
 8007f2e:	4827      	ldr	r0, [pc, #156]	; (8007fcc <_vfprintf_r+0x4c8>)
 8007f30:	bfb8      	it	lt
 8007f32:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007f36:	e7e0      	b.n	8007efa <_vfprintf_r+0x3f6>
 8007f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f3a:	f023 0320 	bic.w	r3, r3, #32
 8007f3e:	2b41      	cmp	r3, #65	; 0x41
 8007f40:	930c      	str	r3, [sp, #48]	; 0x30
 8007f42:	d12e      	bne.n	8007fa2 <_vfprintf_r+0x49e>
 8007f44:	2330      	movs	r3, #48	; 0x30
 8007f46:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f4c:	f048 0802 	orr.w	r8, r8, #2
 8007f50:	2b61      	cmp	r3, #97	; 0x61
 8007f52:	bf0c      	ite	eq
 8007f54:	2378      	moveq	r3, #120	; 0x78
 8007f56:	2358      	movne	r3, #88	; 0x58
 8007f58:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007f5c:	9b07      	ldr	r3, [sp, #28]
 8007f5e:	2b63      	cmp	r3, #99	; 0x63
 8007f60:	dd36      	ble.n	8007fd0 <_vfprintf_r+0x4cc>
 8007f62:	4658      	mov	r0, fp
 8007f64:	1c59      	adds	r1, r3, #1
 8007f66:	f7fe f87b 	bl	8006060 <_malloc_r>
 8007f6a:	4681      	mov	r9, r0
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	f040 8201 	bne.w	8008374 <_vfprintf_r+0x870>
 8007f72:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f7a:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007f7e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007f82:	07d9      	lsls	r1, r3, #31
 8007f84:	d407      	bmi.n	8007f96 <_vfprintf_r+0x492>
 8007f86:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f8a:	059a      	lsls	r2, r3, #22
 8007f8c:	d403      	bmi.n	8007f96 <_vfprintf_r+0x492>
 8007f8e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007f92:	f002 fac2 	bl	800a51a <__retarget_lock_release_recursive>
 8007f96:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f9a:	065b      	lsls	r3, r3, #25
 8007f9c:	f57f adf8 	bpl.w	8007b90 <_vfprintf_r+0x8c>
 8007fa0:	e5f3      	b.n	8007b8a <_vfprintf_r+0x86>
 8007fa2:	9b07      	ldr	r3, [sp, #28]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	f000 81e7 	beq.w	8008378 <_vfprintf_r+0x874>
 8007faa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fac:	2b47      	cmp	r3, #71	; 0x47
 8007fae:	d111      	bne.n	8007fd4 <_vfprintf_r+0x4d0>
 8007fb0:	9b07      	ldr	r3, [sp, #28]
 8007fb2:	b97b      	cbnz	r3, 8007fd4 <_vfprintf_r+0x4d0>
 8007fb4:	461f      	mov	r7, r3
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	9307      	str	r3, [sp, #28]
 8007fba:	e00b      	b.n	8007fd4 <_vfprintf_r+0x4d0>
 8007fbc:	7fefffff 	.word	0x7fefffff
 8007fc0:	0800caec 	.word	0x0800caec
 8007fc4:	0800caf0 	.word	0x0800caf0
 8007fc8:	0800caf4 	.word	0x0800caf4
 8007fcc:	0800caf8 	.word	0x0800caf8
 8007fd0:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007fd4:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8007fd8:	9315      	str	r3, [sp, #84]	; 0x54
 8007fda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007fdc:	1e1d      	subs	r5, r3, #0
 8007fde:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fe0:	9308      	str	r3, [sp, #32]
 8007fe2:	bfb7      	itett	lt
 8007fe4:	462b      	movlt	r3, r5
 8007fe6:	2300      	movge	r3, #0
 8007fe8:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007fec:	232d      	movlt	r3, #45	; 0x2d
 8007fee:	931c      	str	r3, [sp, #112]	; 0x70
 8007ff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ff2:	2b41      	cmp	r3, #65	; 0x41
 8007ff4:	f040 81d8 	bne.w	80083a8 <_vfprintf_r+0x8a4>
 8007ff8:	aa20      	add	r2, sp, #128	; 0x80
 8007ffa:	4629      	mov	r1, r5
 8007ffc:	9808      	ldr	r0, [sp, #32]
 8007ffe:	f003 f80d 	bl	800b01c <frexp>
 8008002:	2200      	movs	r2, #0
 8008004:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008008:	f7f8 fa66 	bl	80004d8 <__aeabi_dmul>
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008014:	2200      	movs	r2, #0
 8008016:	2300      	movs	r3, #0
 8008018:	f7f8 fcc6 	bl	80009a8 <__aeabi_dcmpeq>
 800801c:	b108      	cbz	r0, 8008022 <_vfprintf_r+0x51e>
 800801e:	2301      	movs	r3, #1
 8008020:	9320      	str	r3, [sp, #128]	; 0x80
 8008022:	4bb2      	ldr	r3, [pc, #712]	; (80082ec <_vfprintf_r+0x7e8>)
 8008024:	4eb2      	ldr	r6, [pc, #712]	; (80082f0 <_vfprintf_r+0x7ec>)
 8008026:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008028:	464d      	mov	r5, r9
 800802a:	2a61      	cmp	r2, #97	; 0x61
 800802c:	bf18      	it	ne
 800802e:	461e      	movne	r6, r3
 8008030:	9b07      	ldr	r3, [sp, #28]
 8008032:	9617      	str	r6, [sp, #92]	; 0x5c
 8008034:	1e5e      	subs	r6, r3, #1
 8008036:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800803a:	2200      	movs	r2, #0
 800803c:	4bad      	ldr	r3, [pc, #692]	; (80082f4 <_vfprintf_r+0x7f0>)
 800803e:	f7f8 fa4b 	bl	80004d8 <__aeabi_dmul>
 8008042:	4602      	mov	r2, r0
 8008044:	460b      	mov	r3, r1
 8008046:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800804a:	f7f8 fcf5 	bl	8000a38 <__aeabi_d2iz>
 800804e:	901d      	str	r0, [sp, #116]	; 0x74
 8008050:	f7f8 f9d8 	bl	8000404 <__aeabi_i2d>
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800805c:	f7f8 f884 	bl	8000168 <__aeabi_dsub>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008068:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800806a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800806c:	960d      	str	r6, [sp, #52]	; 0x34
 800806e:	5c9b      	ldrb	r3, [r3, r2]
 8008070:	f805 3b01 	strb.w	r3, [r5], #1
 8008074:	1c73      	adds	r3, r6, #1
 8008076:	d006      	beq.n	8008086 <_vfprintf_r+0x582>
 8008078:	2200      	movs	r2, #0
 800807a:	2300      	movs	r3, #0
 800807c:	3e01      	subs	r6, #1
 800807e:	f7f8 fc93 	bl	80009a8 <__aeabi_dcmpeq>
 8008082:	2800      	cmp	r0, #0
 8008084:	d0d7      	beq.n	8008036 <_vfprintf_r+0x532>
 8008086:	2200      	movs	r2, #0
 8008088:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800808c:	4b9a      	ldr	r3, [pc, #616]	; (80082f8 <_vfprintf_r+0x7f4>)
 800808e:	f7f8 fcb3 	bl	80009f8 <__aeabi_dcmpgt>
 8008092:	b960      	cbnz	r0, 80080ae <_vfprintf_r+0x5aa>
 8008094:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008098:	2200      	movs	r2, #0
 800809a:	4b97      	ldr	r3, [pc, #604]	; (80082f8 <_vfprintf_r+0x7f4>)
 800809c:	f7f8 fc84 	bl	80009a8 <__aeabi_dcmpeq>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f000 817c 	beq.w	800839e <_vfprintf_r+0x89a>
 80080a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80080a8:	07da      	lsls	r2, r3, #31
 80080aa:	f140 8178 	bpl.w	800839e <_vfprintf_r+0x89a>
 80080ae:	2030      	movs	r0, #48	; 0x30
 80080b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080b2:	9524      	str	r5, [sp, #144]	; 0x90
 80080b4:	7bd9      	ldrb	r1, [r3, #15]
 80080b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80080b8:	1e53      	subs	r3, r2, #1
 80080ba:	9324      	str	r3, [sp, #144]	; 0x90
 80080bc:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80080c0:	428b      	cmp	r3, r1
 80080c2:	f000 815b 	beq.w	800837c <_vfprintf_r+0x878>
 80080c6:	2b39      	cmp	r3, #57	; 0x39
 80080c8:	bf0b      	itete	eq
 80080ca:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80080cc:	3301      	addne	r3, #1
 80080ce:	7a9b      	ldrbeq	r3, [r3, #10]
 80080d0:	b2db      	uxtbne	r3, r3
 80080d2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080d6:	eba5 0309 	sub.w	r3, r5, r9
 80080da:	9308      	str	r3, [sp, #32]
 80080dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080de:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80080e0:	2b47      	cmp	r3, #71	; 0x47
 80080e2:	f040 81ae 	bne.w	8008442 <_vfprintf_r+0x93e>
 80080e6:	1ceb      	adds	r3, r5, #3
 80080e8:	db03      	blt.n	80080f2 <_vfprintf_r+0x5ee>
 80080ea:	9b07      	ldr	r3, [sp, #28]
 80080ec:	429d      	cmp	r5, r3
 80080ee:	f340 81d3 	ble.w	8008498 <_vfprintf_r+0x994>
 80080f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080f4:	3b02      	subs	r3, #2
 80080f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80080f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080fa:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80080fe:	f021 0120 	bic.w	r1, r1, #32
 8008102:	2941      	cmp	r1, #65	; 0x41
 8008104:	bf08      	it	eq
 8008106:	320f      	addeq	r2, #15
 8008108:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800810c:	bf06      	itte	eq
 800810e:	b2d2      	uxtbeq	r2, r2
 8008110:	2101      	moveq	r1, #1
 8008112:	2100      	movne	r1, #0
 8008114:	2b00      	cmp	r3, #0
 8008116:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800811a:	bfb4      	ite	lt
 800811c:	222d      	movlt	r2, #45	; 0x2d
 800811e:	222b      	movge	r2, #43	; 0x2b
 8008120:	9320      	str	r3, [sp, #128]	; 0x80
 8008122:	bfb8      	it	lt
 8008124:	f1c5 0301 	rsblt	r3, r5, #1
 8008128:	2b09      	cmp	r3, #9
 800812a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800812e:	f340 81a1 	ble.w	8008474 <_vfprintf_r+0x970>
 8008132:	260a      	movs	r6, #10
 8008134:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008138:	fb93 f5f6 	sdiv	r5, r3, r6
 800813c:	4611      	mov	r1, r2
 800813e:	fb06 3015 	mls	r0, r6, r5, r3
 8008142:	3030      	adds	r0, #48	; 0x30
 8008144:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008148:	4618      	mov	r0, r3
 800814a:	2863      	cmp	r0, #99	; 0x63
 800814c:	462b      	mov	r3, r5
 800814e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8008152:	dcf1      	bgt.n	8008138 <_vfprintf_r+0x634>
 8008154:	3330      	adds	r3, #48	; 0x30
 8008156:	1e88      	subs	r0, r1, #2
 8008158:	f802 3c01 	strb.w	r3, [r2, #-1]
 800815c:	4603      	mov	r3, r0
 800815e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008162:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8008166:	42ab      	cmp	r3, r5
 8008168:	f0c0 817f 	bcc.w	800846a <_vfprintf_r+0x966>
 800816c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008170:	1a52      	subs	r2, r2, r1
 8008172:	42a8      	cmp	r0, r5
 8008174:	bf88      	it	hi
 8008176:	2200      	movhi	r2, #0
 8008178:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800817c:	441a      	add	r2, r3
 800817e:	ab22      	add	r3, sp, #136	; 0x88
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	9a08      	ldr	r2, [sp, #32]
 8008184:	931a      	str	r3, [sp, #104]	; 0x68
 8008186:	2a01      	cmp	r2, #1
 8008188:	4413      	add	r3, r2
 800818a:	9307      	str	r3, [sp, #28]
 800818c:	dc02      	bgt.n	8008194 <_vfprintf_r+0x690>
 800818e:	f018 0f01 	tst.w	r8, #1
 8008192:	d003      	beq.n	800819c <_vfprintf_r+0x698>
 8008194:	9b07      	ldr	r3, [sp, #28]
 8008196:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008198:	4413      	add	r3, r2
 800819a:	9307      	str	r3, [sp, #28]
 800819c:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 80081a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081a4:	9315      	str	r3, [sp, #84]	; 0x54
 80081a6:	2300      	movs	r3, #0
 80081a8:	461d      	mov	r5, r3
 80081aa:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80081ae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80081b0:	b113      	cbz	r3, 80081b8 <_vfprintf_r+0x6b4>
 80081b2:	232d      	movs	r3, #45	; 0x2d
 80081b4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80081b8:	2600      	movs	r6, #0
 80081ba:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80081be:	9b07      	ldr	r3, [sp, #28]
 80081c0:	42b3      	cmp	r3, r6
 80081c2:	bfb8      	it	lt
 80081c4:	4633      	movlt	r3, r6
 80081c6:	9315      	str	r3, [sp, #84]	; 0x54
 80081c8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80081cc:	b113      	cbz	r3, 80081d4 <_vfprintf_r+0x6d0>
 80081ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081d0:	3301      	adds	r3, #1
 80081d2:	9315      	str	r3, [sp, #84]	; 0x54
 80081d4:	f018 0302 	ands.w	r3, r8, #2
 80081d8:	931c      	str	r3, [sp, #112]	; 0x70
 80081da:	bf1e      	ittt	ne
 80081dc:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80081de:	3302      	addne	r3, #2
 80081e0:	9315      	strne	r3, [sp, #84]	; 0x54
 80081e2:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80081e6:	931d      	str	r3, [sp, #116]	; 0x74
 80081e8:	d121      	bne.n	800822e <_vfprintf_r+0x72a>
 80081ea:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80081ee:	1a9b      	subs	r3, r3, r2
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	9317      	str	r3, [sp, #92]	; 0x5c
 80081f4:	dd1b      	ble.n	800822e <_vfprintf_r+0x72a>
 80081f6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80081fa:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80081fc:	3301      	adds	r3, #1
 80081fe:	2810      	cmp	r0, #16
 8008200:	483e      	ldr	r0, [pc, #248]	; (80082fc <_vfprintf_r+0x7f8>)
 8008202:	f104 0108 	add.w	r1, r4, #8
 8008206:	6020      	str	r0, [r4, #0]
 8008208:	f300 82df 	bgt.w	80087ca <_vfprintf_r+0xcc6>
 800820c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800820e:	2b07      	cmp	r3, #7
 8008210:	4402      	add	r2, r0
 8008212:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008216:	6060      	str	r0, [r4, #4]
 8008218:	f340 82ec 	ble.w	80087f4 <_vfprintf_r+0xcf0>
 800821c:	4651      	mov	r1, sl
 800821e:	4658      	mov	r0, fp
 8008220:	aa26      	add	r2, sp, #152	; 0x98
 8008222:	f003 f800 	bl	800b226 <__sprint_r>
 8008226:	2800      	cmp	r0, #0
 8008228:	f040 8622 	bne.w	8008e70 <_vfprintf_r+0x136c>
 800822c:	ac29      	add	r4, sp, #164	; 0xa4
 800822e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008232:	b173      	cbz	r3, 8008252 <_vfprintf_r+0x74e>
 8008234:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	2301      	movs	r3, #1
 800823c:	6063      	str	r3, [r4, #4]
 800823e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008240:	3301      	adds	r3, #1
 8008242:	9328      	str	r3, [sp, #160]	; 0xa0
 8008244:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008246:	3301      	adds	r3, #1
 8008248:	2b07      	cmp	r3, #7
 800824a:	9327      	str	r3, [sp, #156]	; 0x9c
 800824c:	f300 82d4 	bgt.w	80087f8 <_vfprintf_r+0xcf4>
 8008250:	3408      	adds	r4, #8
 8008252:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008254:	b16b      	cbz	r3, 8008272 <_vfprintf_r+0x76e>
 8008256:	ab1f      	add	r3, sp, #124	; 0x7c
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	2302      	movs	r3, #2
 800825c:	6063      	str	r3, [r4, #4]
 800825e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008260:	3302      	adds	r3, #2
 8008262:	9328      	str	r3, [sp, #160]	; 0xa0
 8008264:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008266:	3301      	adds	r3, #1
 8008268:	2b07      	cmp	r3, #7
 800826a:	9327      	str	r3, [sp, #156]	; 0x9c
 800826c:	f300 82ce 	bgt.w	800880c <_vfprintf_r+0xd08>
 8008270:	3408      	adds	r4, #8
 8008272:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008274:	2b80      	cmp	r3, #128	; 0x80
 8008276:	d121      	bne.n	80082bc <_vfprintf_r+0x7b8>
 8008278:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800827c:	1a9b      	subs	r3, r3, r2
 800827e:	2b00      	cmp	r3, #0
 8008280:	9317      	str	r3, [sp, #92]	; 0x5c
 8008282:	dd1b      	ble.n	80082bc <_vfprintf_r+0x7b8>
 8008284:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008288:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800828a:	3301      	adds	r3, #1
 800828c:	2810      	cmp	r0, #16
 800828e:	481c      	ldr	r0, [pc, #112]	; (8008300 <_vfprintf_r+0x7fc>)
 8008290:	f104 0108 	add.w	r1, r4, #8
 8008294:	6020      	str	r0, [r4, #0]
 8008296:	f300 82c3 	bgt.w	8008820 <_vfprintf_r+0xd1c>
 800829a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800829c:	2b07      	cmp	r3, #7
 800829e:	4402      	add	r2, r0
 80082a0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80082a4:	6060      	str	r0, [r4, #4]
 80082a6:	f340 82d0 	ble.w	800884a <_vfprintf_r+0xd46>
 80082aa:	4651      	mov	r1, sl
 80082ac:	4658      	mov	r0, fp
 80082ae:	aa26      	add	r2, sp, #152	; 0x98
 80082b0:	f002 ffb9 	bl	800b226 <__sprint_r>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	f040 85db 	bne.w	8008e70 <_vfprintf_r+0x136c>
 80082ba:	ac29      	add	r4, sp, #164	; 0xa4
 80082bc:	9b07      	ldr	r3, [sp, #28]
 80082be:	1af6      	subs	r6, r6, r3
 80082c0:	2e00      	cmp	r6, #0
 80082c2:	dd28      	ble.n	8008316 <_vfprintf_r+0x812>
 80082c4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80082c8:	480d      	ldr	r0, [pc, #52]	; (8008300 <_vfprintf_r+0x7fc>)
 80082ca:	2e10      	cmp	r6, #16
 80082cc:	f103 0301 	add.w	r3, r3, #1
 80082d0:	f104 0108 	add.w	r1, r4, #8
 80082d4:	6020      	str	r0, [r4, #0]
 80082d6:	f300 82ba 	bgt.w	800884e <_vfprintf_r+0xd4a>
 80082da:	6066      	str	r6, [r4, #4]
 80082dc:	2b07      	cmp	r3, #7
 80082de:	4416      	add	r6, r2
 80082e0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80082e4:	f340 82c6 	ble.w	8008874 <_vfprintf_r+0xd70>
 80082e8:	e00c      	b.n	8008304 <_vfprintf_r+0x800>
 80082ea:	bf00      	nop
 80082ec:	0800cb0d 	.word	0x0800cb0d
 80082f0:	0800cafc 	.word	0x0800cafc
 80082f4:	40300000 	.word	0x40300000
 80082f8:	3fe00000 	.word	0x3fe00000
 80082fc:	0800cb40 	.word	0x0800cb40
 8008300:	0800cb50 	.word	0x0800cb50
 8008304:	4651      	mov	r1, sl
 8008306:	4658      	mov	r0, fp
 8008308:	aa26      	add	r2, sp, #152	; 0x98
 800830a:	f002 ff8c 	bl	800b226 <__sprint_r>
 800830e:	2800      	cmp	r0, #0
 8008310:	f040 85ae 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008314:	ac29      	add	r4, sp, #164	; 0xa4
 8008316:	f418 7f80 	tst.w	r8, #256	; 0x100
 800831a:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800831c:	f040 82b0 	bne.w	8008880 <_vfprintf_r+0xd7c>
 8008320:	9b07      	ldr	r3, [sp, #28]
 8008322:	f8c4 9000 	str.w	r9, [r4]
 8008326:	441e      	add	r6, r3
 8008328:	6063      	str	r3, [r4, #4]
 800832a:	9628      	str	r6, [sp, #160]	; 0xa0
 800832c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800832e:	3301      	adds	r3, #1
 8008330:	2b07      	cmp	r3, #7
 8008332:	9327      	str	r3, [sp, #156]	; 0x9c
 8008334:	f300 82ea 	bgt.w	800890c <_vfprintf_r+0xe08>
 8008338:	3408      	adds	r4, #8
 800833a:	f018 0f04 	tst.w	r8, #4
 800833e:	f040 8578 	bne.w	8008e32 <_vfprintf_r+0x132e>
 8008342:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008346:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008348:	428a      	cmp	r2, r1
 800834a:	bfac      	ite	ge
 800834c:	189b      	addge	r3, r3, r2
 800834e:	185b      	addlt	r3, r3, r1
 8008350:	9313      	str	r3, [sp, #76]	; 0x4c
 8008352:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008354:	b13b      	cbz	r3, 8008366 <_vfprintf_r+0x862>
 8008356:	4651      	mov	r1, sl
 8008358:	4658      	mov	r0, fp
 800835a:	aa26      	add	r2, sp, #152	; 0x98
 800835c:	f002 ff63 	bl	800b226 <__sprint_r>
 8008360:	2800      	cmp	r0, #0
 8008362:	f040 8585 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008366:	2300      	movs	r3, #0
 8008368:	9327      	str	r3, [sp, #156]	; 0x9c
 800836a:	2f00      	cmp	r7, #0
 800836c:	f040 859c 	bne.w	8008ea8 <_vfprintf_r+0x13a4>
 8008370:	ac29      	add	r4, sp, #164	; 0xa4
 8008372:	e0e7      	b.n	8008544 <_vfprintf_r+0xa40>
 8008374:	4607      	mov	r7, r0
 8008376:	e62d      	b.n	8007fd4 <_vfprintf_r+0x4d0>
 8008378:	2306      	movs	r3, #6
 800837a:	e61d      	b.n	8007fb8 <_vfprintf_r+0x4b4>
 800837c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008380:	e699      	b.n	80080b6 <_vfprintf_r+0x5b2>
 8008382:	f803 0b01 	strb.w	r0, [r3], #1
 8008386:	1aca      	subs	r2, r1, r3
 8008388:	2a00      	cmp	r2, #0
 800838a:	dafa      	bge.n	8008382 <_vfprintf_r+0x87e>
 800838c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800838e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008390:	3201      	adds	r2, #1
 8008392:	f103 0301 	add.w	r3, r3, #1
 8008396:	bfb8      	it	lt
 8008398:	2300      	movlt	r3, #0
 800839a:	441d      	add	r5, r3
 800839c:	e69b      	b.n	80080d6 <_vfprintf_r+0x5d2>
 800839e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083a0:	462b      	mov	r3, r5
 80083a2:	2030      	movs	r0, #48	; 0x30
 80083a4:	18a9      	adds	r1, r5, r2
 80083a6:	e7ee      	b.n	8008386 <_vfprintf_r+0x882>
 80083a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083aa:	2b46      	cmp	r3, #70	; 0x46
 80083ac:	d005      	beq.n	80083ba <_vfprintf_r+0x8b6>
 80083ae:	2b45      	cmp	r3, #69	; 0x45
 80083b0:	d11b      	bne.n	80083ea <_vfprintf_r+0x8e6>
 80083b2:	9b07      	ldr	r3, [sp, #28]
 80083b4:	1c5e      	adds	r6, r3, #1
 80083b6:	2302      	movs	r3, #2
 80083b8:	e001      	b.n	80083be <_vfprintf_r+0x8ba>
 80083ba:	2303      	movs	r3, #3
 80083bc:	9e07      	ldr	r6, [sp, #28]
 80083be:	aa24      	add	r2, sp, #144	; 0x90
 80083c0:	9204      	str	r2, [sp, #16]
 80083c2:	aa21      	add	r2, sp, #132	; 0x84
 80083c4:	9203      	str	r2, [sp, #12]
 80083c6:	aa20      	add	r2, sp, #128	; 0x80
 80083c8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	4658      	mov	r0, fp
 80083d0:	462b      	mov	r3, r5
 80083d2:	9a08      	ldr	r2, [sp, #32]
 80083d4:	f000 ff28 	bl	8009228 <_dtoa_r>
 80083d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083da:	4681      	mov	r9, r0
 80083dc:	2b47      	cmp	r3, #71	; 0x47
 80083de:	d106      	bne.n	80083ee <_vfprintf_r+0x8ea>
 80083e0:	f018 0f01 	tst.w	r8, #1
 80083e4:	d103      	bne.n	80083ee <_vfprintf_r+0x8ea>
 80083e6:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80083e8:	e675      	b.n	80080d6 <_vfprintf_r+0x5d2>
 80083ea:	9e07      	ldr	r6, [sp, #28]
 80083ec:	e7e3      	b.n	80083b6 <_vfprintf_r+0x8b2>
 80083ee:	eb09 0306 	add.w	r3, r9, r6
 80083f2:	930d      	str	r3, [sp, #52]	; 0x34
 80083f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083f6:	2b46      	cmp	r3, #70	; 0x46
 80083f8:	d111      	bne.n	800841e <_vfprintf_r+0x91a>
 80083fa:	f899 3000 	ldrb.w	r3, [r9]
 80083fe:	2b30      	cmp	r3, #48	; 0x30
 8008400:	d109      	bne.n	8008416 <_vfprintf_r+0x912>
 8008402:	2200      	movs	r2, #0
 8008404:	2300      	movs	r3, #0
 8008406:	4629      	mov	r1, r5
 8008408:	9808      	ldr	r0, [sp, #32]
 800840a:	f7f8 facd 	bl	80009a8 <__aeabi_dcmpeq>
 800840e:	b910      	cbnz	r0, 8008416 <_vfprintf_r+0x912>
 8008410:	f1c6 0601 	rsb	r6, r6, #1
 8008414:	9620      	str	r6, [sp, #128]	; 0x80
 8008416:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008418:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800841a:	441a      	add	r2, r3
 800841c:	920d      	str	r2, [sp, #52]	; 0x34
 800841e:	2200      	movs	r2, #0
 8008420:	2300      	movs	r3, #0
 8008422:	4629      	mov	r1, r5
 8008424:	9808      	ldr	r0, [sp, #32]
 8008426:	f7f8 fabf 	bl	80009a8 <__aeabi_dcmpeq>
 800842a:	b108      	cbz	r0, 8008430 <_vfprintf_r+0x92c>
 800842c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800842e:	9324      	str	r3, [sp, #144]	; 0x90
 8008430:	2230      	movs	r2, #48	; 0x30
 8008432:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008434:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008436:	4299      	cmp	r1, r3
 8008438:	d9d5      	bls.n	80083e6 <_vfprintf_r+0x8e2>
 800843a:	1c59      	adds	r1, r3, #1
 800843c:	9124      	str	r1, [sp, #144]	; 0x90
 800843e:	701a      	strb	r2, [r3, #0]
 8008440:	e7f7      	b.n	8008432 <_vfprintf_r+0x92e>
 8008442:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008444:	2b46      	cmp	r3, #70	; 0x46
 8008446:	f47f ae57 	bne.w	80080f8 <_vfprintf_r+0x5f4>
 800844a:	9a07      	ldr	r2, [sp, #28]
 800844c:	f008 0301 	and.w	r3, r8, #1
 8008450:	2d00      	cmp	r5, #0
 8008452:	ea43 0302 	orr.w	r3, r3, r2
 8008456:	dd1a      	ble.n	800848e <_vfprintf_r+0x98a>
 8008458:	2b00      	cmp	r3, #0
 800845a:	d034      	beq.n	80084c6 <_vfprintf_r+0x9c2>
 800845c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800845e:	18eb      	adds	r3, r5, r3
 8008460:	441a      	add	r2, r3
 8008462:	9207      	str	r2, [sp, #28]
 8008464:	2366      	movs	r3, #102	; 0x66
 8008466:	930b      	str	r3, [sp, #44]	; 0x2c
 8008468:	e033      	b.n	80084d2 <_vfprintf_r+0x9ce>
 800846a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800846e:	f802 6b01 	strb.w	r6, [r2], #1
 8008472:	e678      	b.n	8008166 <_vfprintf_r+0x662>
 8008474:	b941      	cbnz	r1, 8008488 <_vfprintf_r+0x984>
 8008476:	2230      	movs	r2, #48	; 0x30
 8008478:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800847c:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008480:	3330      	adds	r3, #48	; 0x30
 8008482:	f802 3b01 	strb.w	r3, [r2], #1
 8008486:	e67a      	b.n	800817e <_vfprintf_r+0x67a>
 8008488:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800848c:	e7f8      	b.n	8008480 <_vfprintf_r+0x97c>
 800848e:	b1e3      	cbz	r3, 80084ca <_vfprintf_r+0x9c6>
 8008490:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008492:	9a07      	ldr	r2, [sp, #28]
 8008494:	3301      	adds	r3, #1
 8008496:	e7e3      	b.n	8008460 <_vfprintf_r+0x95c>
 8008498:	9b08      	ldr	r3, [sp, #32]
 800849a:	429d      	cmp	r5, r3
 800849c:	db07      	blt.n	80084ae <_vfprintf_r+0x9aa>
 800849e:	f018 0f01 	tst.w	r8, #1
 80084a2:	d02d      	beq.n	8008500 <_vfprintf_r+0x9fc>
 80084a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084a6:	18eb      	adds	r3, r5, r3
 80084a8:	9307      	str	r3, [sp, #28]
 80084aa:	2367      	movs	r3, #103	; 0x67
 80084ac:	e7db      	b.n	8008466 <_vfprintf_r+0x962>
 80084ae:	9b08      	ldr	r3, [sp, #32]
 80084b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084b2:	2d00      	cmp	r5, #0
 80084b4:	4413      	add	r3, r2
 80084b6:	9307      	str	r3, [sp, #28]
 80084b8:	dcf7      	bgt.n	80084aa <_vfprintf_r+0x9a6>
 80084ba:	9a07      	ldr	r2, [sp, #28]
 80084bc:	f1c5 0301 	rsb	r3, r5, #1
 80084c0:	441a      	add	r2, r3
 80084c2:	4613      	mov	r3, r2
 80084c4:	e7f0      	b.n	80084a8 <_vfprintf_r+0x9a4>
 80084c6:	9507      	str	r5, [sp, #28]
 80084c8:	e7cc      	b.n	8008464 <_vfprintf_r+0x960>
 80084ca:	2366      	movs	r3, #102	; 0x66
 80084cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80084ce:	2301      	movs	r3, #1
 80084d0:	9307      	str	r3, [sp, #28]
 80084d2:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 80084d6:	930d      	str	r3, [sp, #52]	; 0x34
 80084d8:	d025      	beq.n	8008526 <_vfprintf_r+0xa22>
 80084da:	2300      	movs	r3, #0
 80084dc:	2d00      	cmp	r5, #0
 80084de:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80084e2:	f77f ae64 	ble.w	80081ae <_vfprintf_r+0x6aa>
 80084e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084e8:	781b      	ldrb	r3, [r3, #0]
 80084ea:	2bff      	cmp	r3, #255	; 0xff
 80084ec:	d10a      	bne.n	8008504 <_vfprintf_r+0xa00>
 80084ee:	9907      	ldr	r1, [sp, #28]
 80084f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084f4:	4413      	add	r3, r2
 80084f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084f8:	fb02 1303 	mla	r3, r2, r3, r1
 80084fc:	9307      	str	r3, [sp, #28]
 80084fe:	e656      	b.n	80081ae <_vfprintf_r+0x6aa>
 8008500:	9507      	str	r5, [sp, #28]
 8008502:	e7d2      	b.n	80084aa <_vfprintf_r+0x9a6>
 8008504:	42ab      	cmp	r3, r5
 8008506:	daf2      	bge.n	80084ee <_vfprintf_r+0x9ea>
 8008508:	1aed      	subs	r5, r5, r3
 800850a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800850c:	785b      	ldrb	r3, [r3, #1]
 800850e:	b133      	cbz	r3, 800851e <_vfprintf_r+0xa1a>
 8008510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008512:	3301      	adds	r3, #1
 8008514:	930d      	str	r3, [sp, #52]	; 0x34
 8008516:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008518:	3301      	adds	r3, #1
 800851a:	930e      	str	r3, [sp, #56]	; 0x38
 800851c:	e7e3      	b.n	80084e6 <_vfprintf_r+0x9e2>
 800851e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008520:	3301      	adds	r3, #1
 8008522:	930c      	str	r3, [sp, #48]	; 0x30
 8008524:	e7df      	b.n	80084e6 <_vfprintf_r+0x9e2>
 8008526:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008528:	930c      	str	r3, [sp, #48]	; 0x30
 800852a:	e640      	b.n	80081ae <_vfprintf_r+0x6aa>
 800852c:	4632      	mov	r2, r6
 800852e:	f852 3b04 	ldr.w	r3, [r2], #4
 8008532:	f018 0f20 	tst.w	r8, #32
 8008536:	920a      	str	r2, [sp, #40]	; 0x28
 8008538:	d009      	beq.n	800854e <_vfprintf_r+0xa4a>
 800853a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800853c:	4610      	mov	r0, r2
 800853e:	17d1      	asrs	r1, r2, #31
 8008540:	e9c3 0100 	strd	r0, r1, [r3]
 8008544:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008546:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800854a:	f7ff bb5a 	b.w	8007c02 <_vfprintf_r+0xfe>
 800854e:	f018 0f10 	tst.w	r8, #16
 8008552:	d002      	beq.n	800855a <_vfprintf_r+0xa56>
 8008554:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008556:	601a      	str	r2, [r3, #0]
 8008558:	e7f4      	b.n	8008544 <_vfprintf_r+0xa40>
 800855a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800855e:	d002      	beq.n	8008566 <_vfprintf_r+0xa62>
 8008560:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008562:	801a      	strh	r2, [r3, #0]
 8008564:	e7ee      	b.n	8008544 <_vfprintf_r+0xa40>
 8008566:	f418 7f00 	tst.w	r8, #512	; 0x200
 800856a:	d0f3      	beq.n	8008554 <_vfprintf_r+0xa50>
 800856c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800856e:	701a      	strb	r2, [r3, #0]
 8008570:	e7e8      	b.n	8008544 <_vfprintf_r+0xa40>
 8008572:	f048 0810 	orr.w	r8, r8, #16
 8008576:	f018 0f20 	tst.w	r8, #32
 800857a:	d01e      	beq.n	80085ba <_vfprintf_r+0xab6>
 800857c:	3607      	adds	r6, #7
 800857e:	f026 0307 	bic.w	r3, r6, #7
 8008582:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008586:	930a      	str	r3, [sp, #40]	; 0x28
 8008588:	2300      	movs	r3, #0
 800858a:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800858e:	2200      	movs	r2, #0
 8008590:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008594:	9a07      	ldr	r2, [sp, #28]
 8008596:	3201      	adds	r2, #1
 8008598:	f000 849b 	beq.w	8008ed2 <_vfprintf_r+0x13ce>
 800859c:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80085a0:	920c      	str	r2, [sp, #48]	; 0x30
 80085a2:	ea56 0207 	orrs.w	r2, r6, r7
 80085a6:	f040 849a 	bne.w	8008ede <_vfprintf_r+0x13da>
 80085aa:	9a07      	ldr	r2, [sp, #28]
 80085ac:	2a00      	cmp	r2, #0
 80085ae:	f000 80f5 	beq.w	800879c <_vfprintf_r+0xc98>
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	f040 8496 	bne.w	8008ee4 <_vfprintf_r+0x13e0>
 80085b8:	e097      	b.n	80086ea <_vfprintf_r+0xbe6>
 80085ba:	1d33      	adds	r3, r6, #4
 80085bc:	f018 0f10 	tst.w	r8, #16
 80085c0:	930a      	str	r3, [sp, #40]	; 0x28
 80085c2:	d001      	beq.n	80085c8 <_vfprintf_r+0xac4>
 80085c4:	6836      	ldr	r6, [r6, #0]
 80085c6:	e003      	b.n	80085d0 <_vfprintf_r+0xacc>
 80085c8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80085cc:	d002      	beq.n	80085d4 <_vfprintf_r+0xad0>
 80085ce:	8836      	ldrh	r6, [r6, #0]
 80085d0:	2700      	movs	r7, #0
 80085d2:	e7d9      	b.n	8008588 <_vfprintf_r+0xa84>
 80085d4:	f418 7f00 	tst.w	r8, #512	; 0x200
 80085d8:	d0f4      	beq.n	80085c4 <_vfprintf_r+0xac0>
 80085da:	7836      	ldrb	r6, [r6, #0]
 80085dc:	e7f8      	b.n	80085d0 <_vfprintf_r+0xacc>
 80085de:	4633      	mov	r3, r6
 80085e0:	f853 6b04 	ldr.w	r6, [r3], #4
 80085e4:	2278      	movs	r2, #120	; 0x78
 80085e6:	930a      	str	r3, [sp, #40]	; 0x28
 80085e8:	f647 0330 	movw	r3, #30768	; 0x7830
 80085ec:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80085f0:	4ba1      	ldr	r3, [pc, #644]	; (8008878 <_vfprintf_r+0xd74>)
 80085f2:	2700      	movs	r7, #0
 80085f4:	931b      	str	r3, [sp, #108]	; 0x6c
 80085f6:	f048 0802 	orr.w	r8, r8, #2
 80085fa:	2302      	movs	r3, #2
 80085fc:	920b      	str	r2, [sp, #44]	; 0x2c
 80085fe:	e7c6      	b.n	800858e <_vfprintf_r+0xa8a>
 8008600:	4633      	mov	r3, r6
 8008602:	2500      	movs	r5, #0
 8008604:	f853 9b04 	ldr.w	r9, [r3], #4
 8008608:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800860c:	930a      	str	r3, [sp, #40]	; 0x28
 800860e:	9b07      	ldr	r3, [sp, #28]
 8008610:	1c5e      	adds	r6, r3, #1
 8008612:	d010      	beq.n	8008636 <_vfprintf_r+0xb32>
 8008614:	461a      	mov	r2, r3
 8008616:	4629      	mov	r1, r5
 8008618:	4648      	mov	r0, r9
 800861a:	f001 ffeb 	bl	800a5f4 <memchr>
 800861e:	4607      	mov	r7, r0
 8008620:	2800      	cmp	r0, #0
 8008622:	f43f ac74 	beq.w	8007f0e <_vfprintf_r+0x40a>
 8008626:	eba0 0309 	sub.w	r3, r0, r9
 800862a:	462f      	mov	r7, r5
 800862c:	462e      	mov	r6, r5
 800862e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008632:	9307      	str	r3, [sp, #28]
 8008634:	e5c3      	b.n	80081be <_vfprintf_r+0x6ba>
 8008636:	4648      	mov	r0, r9
 8008638:	f7f7 fd8a 	bl	8000150 <strlen>
 800863c:	462f      	mov	r7, r5
 800863e:	9007      	str	r0, [sp, #28]
 8008640:	e465      	b.n	8007f0e <_vfprintf_r+0x40a>
 8008642:	f048 0810 	orr.w	r8, r8, #16
 8008646:	f018 0f20 	tst.w	r8, #32
 800864a:	d007      	beq.n	800865c <_vfprintf_r+0xb58>
 800864c:	3607      	adds	r6, #7
 800864e:	f026 0307 	bic.w	r3, r6, #7
 8008652:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008656:	930a      	str	r3, [sp, #40]	; 0x28
 8008658:	2301      	movs	r3, #1
 800865a:	e798      	b.n	800858e <_vfprintf_r+0xa8a>
 800865c:	1d33      	adds	r3, r6, #4
 800865e:	f018 0f10 	tst.w	r8, #16
 8008662:	930a      	str	r3, [sp, #40]	; 0x28
 8008664:	d001      	beq.n	800866a <_vfprintf_r+0xb66>
 8008666:	6836      	ldr	r6, [r6, #0]
 8008668:	e003      	b.n	8008672 <_vfprintf_r+0xb6e>
 800866a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800866e:	d002      	beq.n	8008676 <_vfprintf_r+0xb72>
 8008670:	8836      	ldrh	r6, [r6, #0]
 8008672:	2700      	movs	r7, #0
 8008674:	e7f0      	b.n	8008658 <_vfprintf_r+0xb54>
 8008676:	f418 7f00 	tst.w	r8, #512	; 0x200
 800867a:	d0f4      	beq.n	8008666 <_vfprintf_r+0xb62>
 800867c:	7836      	ldrb	r6, [r6, #0]
 800867e:	e7f8      	b.n	8008672 <_vfprintf_r+0xb6e>
 8008680:	4b7e      	ldr	r3, [pc, #504]	; (800887c <_vfprintf_r+0xd78>)
 8008682:	f018 0f20 	tst.w	r8, #32
 8008686:	931b      	str	r3, [sp, #108]	; 0x6c
 8008688:	d019      	beq.n	80086be <_vfprintf_r+0xbba>
 800868a:	3607      	adds	r6, #7
 800868c:	f026 0307 	bic.w	r3, r6, #7
 8008690:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008694:	930a      	str	r3, [sp, #40]	; 0x28
 8008696:	f018 0f01 	tst.w	r8, #1
 800869a:	d00a      	beq.n	80086b2 <_vfprintf_r+0xbae>
 800869c:	ea56 0307 	orrs.w	r3, r6, r7
 80086a0:	d007      	beq.n	80086b2 <_vfprintf_r+0xbae>
 80086a2:	2330      	movs	r3, #48	; 0x30
 80086a4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80086a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086aa:	f048 0802 	orr.w	r8, r8, #2
 80086ae:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80086b2:	2302      	movs	r3, #2
 80086b4:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80086b8:	e769      	b.n	800858e <_vfprintf_r+0xa8a>
 80086ba:	4b6f      	ldr	r3, [pc, #444]	; (8008878 <_vfprintf_r+0xd74>)
 80086bc:	e7e1      	b.n	8008682 <_vfprintf_r+0xb7e>
 80086be:	1d33      	adds	r3, r6, #4
 80086c0:	f018 0f10 	tst.w	r8, #16
 80086c4:	930a      	str	r3, [sp, #40]	; 0x28
 80086c6:	d001      	beq.n	80086cc <_vfprintf_r+0xbc8>
 80086c8:	6836      	ldr	r6, [r6, #0]
 80086ca:	e003      	b.n	80086d4 <_vfprintf_r+0xbd0>
 80086cc:	f018 0f40 	tst.w	r8, #64	; 0x40
 80086d0:	d002      	beq.n	80086d8 <_vfprintf_r+0xbd4>
 80086d2:	8836      	ldrh	r6, [r6, #0]
 80086d4:	2700      	movs	r7, #0
 80086d6:	e7de      	b.n	8008696 <_vfprintf_r+0xb92>
 80086d8:	f418 7f00 	tst.w	r8, #512	; 0x200
 80086dc:	d0f4      	beq.n	80086c8 <_vfprintf_r+0xbc4>
 80086de:	7836      	ldrb	r6, [r6, #0]
 80086e0:	e7f8      	b.n	80086d4 <_vfprintf_r+0xbd0>
 80086e2:	2f00      	cmp	r7, #0
 80086e4:	bf08      	it	eq
 80086e6:	2e0a      	cmpeq	r6, #10
 80086e8:	d206      	bcs.n	80086f8 <_vfprintf_r+0xbf4>
 80086ea:	3630      	adds	r6, #48	; 0x30
 80086ec:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80086f0:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80086f4:	f000 bc14 	b.w	8008f20 <_vfprintf_r+0x141c>
 80086f8:	2300      	movs	r3, #0
 80086fa:	9308      	str	r3, [sp, #32]
 80086fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086fe:	ad52      	add	r5, sp, #328	; 0x148
 8008700:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8008704:	220a      	movs	r2, #10
 8008706:	2300      	movs	r3, #0
 8008708:	4630      	mov	r0, r6
 800870a:	4639      	mov	r1, r7
 800870c:	f7f8 fa0c 	bl	8000b28 <__aeabi_uldivmod>
 8008710:	9b08      	ldr	r3, [sp, #32]
 8008712:	3230      	adds	r2, #48	; 0x30
 8008714:	3301      	adds	r3, #1
 8008716:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800871a:	f805 2c01 	strb.w	r2, [r5, #-1]
 800871e:	9308      	str	r3, [sp, #32]
 8008720:	f1b8 0f00 	cmp.w	r8, #0
 8008724:	d019      	beq.n	800875a <_vfprintf_r+0xc56>
 8008726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008728:	9a08      	ldr	r2, [sp, #32]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d114      	bne.n	800875a <_vfprintf_r+0xc56>
 8008730:	2aff      	cmp	r2, #255	; 0xff
 8008732:	d012      	beq.n	800875a <_vfprintf_r+0xc56>
 8008734:	2f00      	cmp	r7, #0
 8008736:	bf08      	it	eq
 8008738:	2e0a      	cmpeq	r6, #10
 800873a:	d30e      	bcc.n	800875a <_vfprintf_r+0xc56>
 800873c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800873e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008740:	eba9 0903 	sub.w	r9, r9, r3
 8008744:	461a      	mov	r2, r3
 8008746:	4648      	mov	r0, r9
 8008748:	f002 fcdf 	bl	800b10a <strncpy>
 800874c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800874e:	785d      	ldrb	r5, [r3, #1]
 8008750:	b195      	cbz	r5, 8008778 <_vfprintf_r+0xc74>
 8008752:	3301      	adds	r3, #1
 8008754:	930e      	str	r3, [sp, #56]	; 0x38
 8008756:	2300      	movs	r3, #0
 8008758:	9308      	str	r3, [sp, #32]
 800875a:	220a      	movs	r2, #10
 800875c:	2300      	movs	r3, #0
 800875e:	4630      	mov	r0, r6
 8008760:	4639      	mov	r1, r7
 8008762:	f7f8 f9e1 	bl	8000b28 <__aeabi_uldivmod>
 8008766:	2f00      	cmp	r7, #0
 8008768:	bf08      	it	eq
 800876a:	2e0a      	cmpeq	r6, #10
 800876c:	f0c0 83d8 	bcc.w	8008f20 <_vfprintf_r+0x141c>
 8008770:	4606      	mov	r6, r0
 8008772:	460f      	mov	r7, r1
 8008774:	464d      	mov	r5, r9
 8008776:	e7c5      	b.n	8008704 <_vfprintf_r+0xc00>
 8008778:	9508      	str	r5, [sp, #32]
 800877a:	e7ee      	b.n	800875a <_vfprintf_r+0xc56>
 800877c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800877e:	f006 030f 	and.w	r3, r6, #15
 8008782:	5cd3      	ldrb	r3, [r2, r3]
 8008784:	093a      	lsrs	r2, r7, #4
 8008786:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800878a:	0933      	lsrs	r3, r6, #4
 800878c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008790:	461e      	mov	r6, r3
 8008792:	4617      	mov	r7, r2
 8008794:	ea56 0307 	orrs.w	r3, r6, r7
 8008798:	d1f0      	bne.n	800877c <_vfprintf_r+0xc78>
 800879a:	e3c1      	b.n	8008f20 <_vfprintf_r+0x141c>
 800879c:	b933      	cbnz	r3, 80087ac <_vfprintf_r+0xca8>
 800879e:	f018 0f01 	tst.w	r8, #1
 80087a2:	d003      	beq.n	80087ac <_vfprintf_r+0xca8>
 80087a4:	2330      	movs	r3, #48	; 0x30
 80087a6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80087aa:	e7a1      	b.n	80086f0 <_vfprintf_r+0xbec>
 80087ac:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80087b0:	e3b6      	b.n	8008f20 <_vfprintf_r+0x141c>
 80087b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f000 837d 	beq.w	8008eb4 <_vfprintf_r+0x13b0>
 80087ba:	2000      	movs	r0, #0
 80087bc:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80087c0:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80087c4:	960a      	str	r6, [sp, #40]	; 0x28
 80087c6:	f7ff bb3b 	b.w	8007e40 <_vfprintf_r+0x33c>
 80087ca:	2010      	movs	r0, #16
 80087cc:	2b07      	cmp	r3, #7
 80087ce:	4402      	add	r2, r0
 80087d0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80087d4:	6060      	str	r0, [r4, #4]
 80087d6:	dd08      	ble.n	80087ea <_vfprintf_r+0xce6>
 80087d8:	4651      	mov	r1, sl
 80087da:	4658      	mov	r0, fp
 80087dc:	aa26      	add	r2, sp, #152	; 0x98
 80087de:	f002 fd22 	bl	800b226 <__sprint_r>
 80087e2:	2800      	cmp	r0, #0
 80087e4:	f040 8344 	bne.w	8008e70 <_vfprintf_r+0x136c>
 80087e8:	a929      	add	r1, sp, #164	; 0xa4
 80087ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087ec:	460c      	mov	r4, r1
 80087ee:	3b10      	subs	r3, #16
 80087f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80087f2:	e500      	b.n	80081f6 <_vfprintf_r+0x6f2>
 80087f4:	460c      	mov	r4, r1
 80087f6:	e51a      	b.n	800822e <_vfprintf_r+0x72a>
 80087f8:	4651      	mov	r1, sl
 80087fa:	4658      	mov	r0, fp
 80087fc:	aa26      	add	r2, sp, #152	; 0x98
 80087fe:	f002 fd12 	bl	800b226 <__sprint_r>
 8008802:	2800      	cmp	r0, #0
 8008804:	f040 8334 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008808:	ac29      	add	r4, sp, #164	; 0xa4
 800880a:	e522      	b.n	8008252 <_vfprintf_r+0x74e>
 800880c:	4651      	mov	r1, sl
 800880e:	4658      	mov	r0, fp
 8008810:	aa26      	add	r2, sp, #152	; 0x98
 8008812:	f002 fd08 	bl	800b226 <__sprint_r>
 8008816:	2800      	cmp	r0, #0
 8008818:	f040 832a 	bne.w	8008e70 <_vfprintf_r+0x136c>
 800881c:	ac29      	add	r4, sp, #164	; 0xa4
 800881e:	e528      	b.n	8008272 <_vfprintf_r+0x76e>
 8008820:	2010      	movs	r0, #16
 8008822:	2b07      	cmp	r3, #7
 8008824:	4402      	add	r2, r0
 8008826:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800882a:	6060      	str	r0, [r4, #4]
 800882c:	dd08      	ble.n	8008840 <_vfprintf_r+0xd3c>
 800882e:	4651      	mov	r1, sl
 8008830:	4658      	mov	r0, fp
 8008832:	aa26      	add	r2, sp, #152	; 0x98
 8008834:	f002 fcf7 	bl	800b226 <__sprint_r>
 8008838:	2800      	cmp	r0, #0
 800883a:	f040 8319 	bne.w	8008e70 <_vfprintf_r+0x136c>
 800883e:	a929      	add	r1, sp, #164	; 0xa4
 8008840:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008842:	460c      	mov	r4, r1
 8008844:	3b10      	subs	r3, #16
 8008846:	9317      	str	r3, [sp, #92]	; 0x5c
 8008848:	e51c      	b.n	8008284 <_vfprintf_r+0x780>
 800884a:	460c      	mov	r4, r1
 800884c:	e536      	b.n	80082bc <_vfprintf_r+0x7b8>
 800884e:	2010      	movs	r0, #16
 8008850:	2b07      	cmp	r3, #7
 8008852:	4402      	add	r2, r0
 8008854:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008858:	6060      	str	r0, [r4, #4]
 800885a:	dd08      	ble.n	800886e <_vfprintf_r+0xd6a>
 800885c:	4651      	mov	r1, sl
 800885e:	4658      	mov	r0, fp
 8008860:	aa26      	add	r2, sp, #152	; 0x98
 8008862:	f002 fce0 	bl	800b226 <__sprint_r>
 8008866:	2800      	cmp	r0, #0
 8008868:	f040 8302 	bne.w	8008e70 <_vfprintf_r+0x136c>
 800886c:	a929      	add	r1, sp, #164	; 0xa4
 800886e:	460c      	mov	r4, r1
 8008870:	3e10      	subs	r6, #16
 8008872:	e527      	b.n	80082c4 <_vfprintf_r+0x7c0>
 8008874:	460c      	mov	r4, r1
 8008876:	e54e      	b.n	8008316 <_vfprintf_r+0x812>
 8008878:	0800cafc 	.word	0x0800cafc
 800887c:	0800cb0d 	.word	0x0800cb0d
 8008880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008882:	2b65      	cmp	r3, #101	; 0x65
 8008884:	f340 8238 	ble.w	8008cf8 <_vfprintf_r+0x11f4>
 8008888:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800888c:	2200      	movs	r2, #0
 800888e:	2300      	movs	r3, #0
 8008890:	f7f8 f88a 	bl	80009a8 <__aeabi_dcmpeq>
 8008894:	2800      	cmp	r0, #0
 8008896:	d06a      	beq.n	800896e <_vfprintf_r+0xe6a>
 8008898:	4b6e      	ldr	r3, [pc, #440]	; (8008a54 <_vfprintf_r+0xf50>)
 800889a:	6023      	str	r3, [r4, #0]
 800889c:	2301      	movs	r3, #1
 800889e:	441e      	add	r6, r3
 80088a0:	6063      	str	r3, [r4, #4]
 80088a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80088a4:	9628      	str	r6, [sp, #160]	; 0xa0
 80088a6:	3301      	adds	r3, #1
 80088a8:	2b07      	cmp	r3, #7
 80088aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80088ac:	dc38      	bgt.n	8008920 <_vfprintf_r+0xe1c>
 80088ae:	3408      	adds	r4, #8
 80088b0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80088b2:	9a08      	ldr	r2, [sp, #32]
 80088b4:	4293      	cmp	r3, r2
 80088b6:	db03      	blt.n	80088c0 <_vfprintf_r+0xdbc>
 80088b8:	f018 0f01 	tst.w	r8, #1
 80088bc:	f43f ad3d 	beq.w	800833a <_vfprintf_r+0x836>
 80088c0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80088c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088c4:	6023      	str	r3, [r4, #0]
 80088c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088c8:	6063      	str	r3, [r4, #4]
 80088ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80088cc:	4413      	add	r3, r2
 80088ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80088d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80088d2:	3301      	adds	r3, #1
 80088d4:	2b07      	cmp	r3, #7
 80088d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80088d8:	dc2c      	bgt.n	8008934 <_vfprintf_r+0xe30>
 80088da:	3408      	adds	r4, #8
 80088dc:	9b08      	ldr	r3, [sp, #32]
 80088de:	1e5d      	subs	r5, r3, #1
 80088e0:	2d00      	cmp	r5, #0
 80088e2:	f77f ad2a 	ble.w	800833a <_vfprintf_r+0x836>
 80088e6:	f04f 0910 	mov.w	r9, #16
 80088ea:	4e5b      	ldr	r6, [pc, #364]	; (8008a58 <_vfprintf_r+0xf54>)
 80088ec:	2d10      	cmp	r5, #16
 80088ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80088f2:	f104 0108 	add.w	r1, r4, #8
 80088f6:	f103 0301 	add.w	r3, r3, #1
 80088fa:	6026      	str	r6, [r4, #0]
 80088fc:	dc24      	bgt.n	8008948 <_vfprintf_r+0xe44>
 80088fe:	6065      	str	r5, [r4, #4]
 8008900:	2b07      	cmp	r3, #7
 8008902:	4415      	add	r5, r2
 8008904:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008908:	f340 8290 	ble.w	8008e2c <_vfprintf_r+0x1328>
 800890c:	4651      	mov	r1, sl
 800890e:	4658      	mov	r0, fp
 8008910:	aa26      	add	r2, sp, #152	; 0x98
 8008912:	f002 fc88 	bl	800b226 <__sprint_r>
 8008916:	2800      	cmp	r0, #0
 8008918:	f040 82aa 	bne.w	8008e70 <_vfprintf_r+0x136c>
 800891c:	ac29      	add	r4, sp, #164	; 0xa4
 800891e:	e50c      	b.n	800833a <_vfprintf_r+0x836>
 8008920:	4651      	mov	r1, sl
 8008922:	4658      	mov	r0, fp
 8008924:	aa26      	add	r2, sp, #152	; 0x98
 8008926:	f002 fc7e 	bl	800b226 <__sprint_r>
 800892a:	2800      	cmp	r0, #0
 800892c:	f040 82a0 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008930:	ac29      	add	r4, sp, #164	; 0xa4
 8008932:	e7bd      	b.n	80088b0 <_vfprintf_r+0xdac>
 8008934:	4651      	mov	r1, sl
 8008936:	4658      	mov	r0, fp
 8008938:	aa26      	add	r2, sp, #152	; 0x98
 800893a:	f002 fc74 	bl	800b226 <__sprint_r>
 800893e:	2800      	cmp	r0, #0
 8008940:	f040 8296 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008944:	ac29      	add	r4, sp, #164	; 0xa4
 8008946:	e7c9      	b.n	80088dc <_vfprintf_r+0xdd8>
 8008948:	3210      	adds	r2, #16
 800894a:	2b07      	cmp	r3, #7
 800894c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008950:	f8c4 9004 	str.w	r9, [r4, #4]
 8008954:	dd08      	ble.n	8008968 <_vfprintf_r+0xe64>
 8008956:	4651      	mov	r1, sl
 8008958:	4658      	mov	r0, fp
 800895a:	aa26      	add	r2, sp, #152	; 0x98
 800895c:	f002 fc63 	bl	800b226 <__sprint_r>
 8008960:	2800      	cmp	r0, #0
 8008962:	f040 8285 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008966:	a929      	add	r1, sp, #164	; 0xa4
 8008968:	460c      	mov	r4, r1
 800896a:	3d10      	subs	r5, #16
 800896c:	e7be      	b.n	80088ec <_vfprintf_r+0xde8>
 800896e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008970:	2b00      	cmp	r3, #0
 8008972:	dc73      	bgt.n	8008a5c <_vfprintf_r+0xf58>
 8008974:	4b37      	ldr	r3, [pc, #220]	; (8008a54 <_vfprintf_r+0xf50>)
 8008976:	6023      	str	r3, [r4, #0]
 8008978:	2301      	movs	r3, #1
 800897a:	441e      	add	r6, r3
 800897c:	6063      	str	r3, [r4, #4]
 800897e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008980:	9628      	str	r6, [sp, #160]	; 0xa0
 8008982:	3301      	adds	r3, #1
 8008984:	2b07      	cmp	r3, #7
 8008986:	9327      	str	r3, [sp, #156]	; 0x9c
 8008988:	dc3c      	bgt.n	8008a04 <_vfprintf_r+0xf00>
 800898a:	3408      	adds	r4, #8
 800898c:	9908      	ldr	r1, [sp, #32]
 800898e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008990:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008992:	430a      	orrs	r2, r1
 8008994:	f008 0101 	and.w	r1, r8, #1
 8008998:	430a      	orrs	r2, r1
 800899a:	f43f acce 	beq.w	800833a <_vfprintf_r+0x836>
 800899e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80089a0:	6022      	str	r2, [r4, #0]
 80089a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089a4:	4413      	add	r3, r2
 80089a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80089a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80089aa:	6062      	str	r2, [r4, #4]
 80089ac:	3301      	adds	r3, #1
 80089ae:	2b07      	cmp	r3, #7
 80089b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80089b2:	dc31      	bgt.n	8008a18 <_vfprintf_r+0xf14>
 80089b4:	3408      	adds	r4, #8
 80089b6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80089b8:	2d00      	cmp	r5, #0
 80089ba:	da1a      	bge.n	80089f2 <_vfprintf_r+0xeee>
 80089bc:	4623      	mov	r3, r4
 80089be:	4e26      	ldr	r6, [pc, #152]	; (8008a58 <_vfprintf_r+0xf54>)
 80089c0:	426d      	negs	r5, r5
 80089c2:	2d10      	cmp	r5, #16
 80089c4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80089c8:	f104 0408 	add.w	r4, r4, #8
 80089cc:	f102 0201 	add.w	r2, r2, #1
 80089d0:	601e      	str	r6, [r3, #0]
 80089d2:	dc2b      	bgt.n	8008a2c <_vfprintf_r+0xf28>
 80089d4:	605d      	str	r5, [r3, #4]
 80089d6:	2a07      	cmp	r2, #7
 80089d8:	440d      	add	r5, r1
 80089da:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80089de:	dd08      	ble.n	80089f2 <_vfprintf_r+0xeee>
 80089e0:	4651      	mov	r1, sl
 80089e2:	4658      	mov	r0, fp
 80089e4:	aa26      	add	r2, sp, #152	; 0x98
 80089e6:	f002 fc1e 	bl	800b226 <__sprint_r>
 80089ea:	2800      	cmp	r0, #0
 80089ec:	f040 8240 	bne.w	8008e70 <_vfprintf_r+0x136c>
 80089f0:	ac29      	add	r4, sp, #164	; 0xa4
 80089f2:	9b08      	ldr	r3, [sp, #32]
 80089f4:	9a08      	ldr	r2, [sp, #32]
 80089f6:	6063      	str	r3, [r4, #4]
 80089f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80089fa:	f8c4 9000 	str.w	r9, [r4]
 80089fe:	4413      	add	r3, r2
 8008a00:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a02:	e493      	b.n	800832c <_vfprintf_r+0x828>
 8008a04:	4651      	mov	r1, sl
 8008a06:	4658      	mov	r0, fp
 8008a08:	aa26      	add	r2, sp, #152	; 0x98
 8008a0a:	f002 fc0c 	bl	800b226 <__sprint_r>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	f040 822e 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008a14:	ac29      	add	r4, sp, #164	; 0xa4
 8008a16:	e7b9      	b.n	800898c <_vfprintf_r+0xe88>
 8008a18:	4651      	mov	r1, sl
 8008a1a:	4658      	mov	r0, fp
 8008a1c:	aa26      	add	r2, sp, #152	; 0x98
 8008a1e:	f002 fc02 	bl	800b226 <__sprint_r>
 8008a22:	2800      	cmp	r0, #0
 8008a24:	f040 8224 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008a28:	ac29      	add	r4, sp, #164	; 0xa4
 8008a2a:	e7c4      	b.n	80089b6 <_vfprintf_r+0xeb2>
 8008a2c:	2010      	movs	r0, #16
 8008a2e:	2a07      	cmp	r2, #7
 8008a30:	4401      	add	r1, r0
 8008a32:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008a36:	6058      	str	r0, [r3, #4]
 8008a38:	dd08      	ble.n	8008a4c <_vfprintf_r+0xf48>
 8008a3a:	4651      	mov	r1, sl
 8008a3c:	4658      	mov	r0, fp
 8008a3e:	aa26      	add	r2, sp, #152	; 0x98
 8008a40:	f002 fbf1 	bl	800b226 <__sprint_r>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	f040 8213 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008a4a:	ac29      	add	r4, sp, #164	; 0xa4
 8008a4c:	4623      	mov	r3, r4
 8008a4e:	3d10      	subs	r5, #16
 8008a50:	e7b7      	b.n	80089c2 <_vfprintf_r+0xebe>
 8008a52:	bf00      	nop
 8008a54:	0800cb1e 	.word	0x0800cb1e
 8008a58:	0800cb50 	.word	0x0800cb50
 8008a5c:	9b08      	ldr	r3, [sp, #32]
 8008a5e:	42ab      	cmp	r3, r5
 8008a60:	bfa8      	it	ge
 8008a62:	462b      	movge	r3, r5
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	9307      	str	r3, [sp, #28]
 8008a68:	dd0a      	ble.n	8008a80 <_vfprintf_r+0xf7c>
 8008a6a:	441e      	add	r6, r3
 8008a6c:	e9c4 9300 	strd	r9, r3, [r4]
 8008a70:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a72:	9628      	str	r6, [sp, #160]	; 0xa0
 8008a74:	3301      	adds	r3, #1
 8008a76:	2b07      	cmp	r3, #7
 8008a78:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a7a:	f300 8088 	bgt.w	8008b8e <_vfprintf_r+0x108a>
 8008a7e:	3408      	adds	r4, #8
 8008a80:	9b07      	ldr	r3, [sp, #28]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	bfb4      	ite	lt
 8008a86:	462e      	movlt	r6, r5
 8008a88:	1aee      	subge	r6, r5, r3
 8008a8a:	2e00      	cmp	r6, #0
 8008a8c:	dd19      	ble.n	8008ac2 <_vfprintf_r+0xfbe>
 8008a8e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008a92:	4898      	ldr	r0, [pc, #608]	; (8008cf4 <_vfprintf_r+0x11f0>)
 8008a94:	2e10      	cmp	r6, #16
 8008a96:	f103 0301 	add.w	r3, r3, #1
 8008a9a:	f104 0108 	add.w	r1, r4, #8
 8008a9e:	6020      	str	r0, [r4, #0]
 8008aa0:	dc7f      	bgt.n	8008ba2 <_vfprintf_r+0x109e>
 8008aa2:	6066      	str	r6, [r4, #4]
 8008aa4:	2b07      	cmp	r3, #7
 8008aa6:	4416      	add	r6, r2
 8008aa8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008aac:	f340 808c 	ble.w	8008bc8 <_vfprintf_r+0x10c4>
 8008ab0:	4651      	mov	r1, sl
 8008ab2:	4658      	mov	r0, fp
 8008ab4:	aa26      	add	r2, sp, #152	; 0x98
 8008ab6:	f002 fbb6 	bl	800b226 <__sprint_r>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f040 81d8 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008ac0:	ac29      	add	r4, sp, #164	; 0xa4
 8008ac2:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8008ac6:	444d      	add	r5, r9
 8008ac8:	d00a      	beq.n	8008ae0 <_vfprintf_r+0xfdc>
 8008aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d17d      	bne.n	8008bcc <_vfprintf_r+0x10c8>
 8008ad0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d17d      	bne.n	8008bd2 <_vfprintf_r+0x10ce>
 8008ad6:	9b08      	ldr	r3, [sp, #32]
 8008ad8:	444b      	add	r3, r9
 8008ada:	429d      	cmp	r5, r3
 8008adc:	bf28      	it	cs
 8008ade:	461d      	movcs	r5, r3
 8008ae0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ae2:	9a08      	ldr	r2, [sp, #32]
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	db02      	blt.n	8008aee <_vfprintf_r+0xfea>
 8008ae8:	f018 0f01 	tst.w	r8, #1
 8008aec:	d00e      	beq.n	8008b0c <_vfprintf_r+0x1008>
 8008aee:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008af0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008af2:	6023      	str	r3, [r4, #0]
 8008af4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008af6:	6063      	str	r3, [r4, #4]
 8008af8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008afa:	4413      	add	r3, r2
 8008afc:	9328      	str	r3, [sp, #160]	; 0xa0
 8008afe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b00:	3301      	adds	r3, #1
 8008b02:	2b07      	cmp	r3, #7
 8008b04:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b06:	f300 80e0 	bgt.w	8008cca <_vfprintf_r+0x11c6>
 8008b0a:	3408      	adds	r4, #8
 8008b0c:	9b08      	ldr	r3, [sp, #32]
 8008b0e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008b10:	eb09 0203 	add.w	r2, r9, r3
 8008b14:	1b9e      	subs	r6, r3, r6
 8008b16:	1b52      	subs	r2, r2, r5
 8008b18:	4296      	cmp	r6, r2
 8008b1a:	bfa8      	it	ge
 8008b1c:	4616      	movge	r6, r2
 8008b1e:	2e00      	cmp	r6, #0
 8008b20:	dd0b      	ble.n	8008b3a <_vfprintf_r+0x1036>
 8008b22:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b24:	e9c4 5600 	strd	r5, r6, [r4]
 8008b28:	4433      	add	r3, r6
 8008b2a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008b2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b2e:	3301      	adds	r3, #1
 8008b30:	2b07      	cmp	r3, #7
 8008b32:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b34:	f300 80d3 	bgt.w	8008cde <_vfprintf_r+0x11da>
 8008b38:	3408      	adds	r4, #8
 8008b3a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008b3c:	9b08      	ldr	r3, [sp, #32]
 8008b3e:	2e00      	cmp	r6, #0
 8008b40:	eba3 0505 	sub.w	r5, r3, r5
 8008b44:	bfa8      	it	ge
 8008b46:	1bad      	subge	r5, r5, r6
 8008b48:	2d00      	cmp	r5, #0
 8008b4a:	f77f abf6 	ble.w	800833a <_vfprintf_r+0x836>
 8008b4e:	f04f 0910 	mov.w	r9, #16
 8008b52:	4e68      	ldr	r6, [pc, #416]	; (8008cf4 <_vfprintf_r+0x11f0>)
 8008b54:	2d10      	cmp	r5, #16
 8008b56:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b5a:	f104 0108 	add.w	r1, r4, #8
 8008b5e:	f103 0301 	add.w	r3, r3, #1
 8008b62:	6026      	str	r6, [r4, #0]
 8008b64:	f77f aecb 	ble.w	80088fe <_vfprintf_r+0xdfa>
 8008b68:	3210      	adds	r2, #16
 8008b6a:	2b07      	cmp	r3, #7
 8008b6c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b70:	f8c4 9004 	str.w	r9, [r4, #4]
 8008b74:	dd08      	ble.n	8008b88 <_vfprintf_r+0x1084>
 8008b76:	4651      	mov	r1, sl
 8008b78:	4658      	mov	r0, fp
 8008b7a:	aa26      	add	r2, sp, #152	; 0x98
 8008b7c:	f002 fb53 	bl	800b226 <__sprint_r>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	f040 8175 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008b86:	a929      	add	r1, sp, #164	; 0xa4
 8008b88:	460c      	mov	r4, r1
 8008b8a:	3d10      	subs	r5, #16
 8008b8c:	e7e2      	b.n	8008b54 <_vfprintf_r+0x1050>
 8008b8e:	4651      	mov	r1, sl
 8008b90:	4658      	mov	r0, fp
 8008b92:	aa26      	add	r2, sp, #152	; 0x98
 8008b94:	f002 fb47 	bl	800b226 <__sprint_r>
 8008b98:	2800      	cmp	r0, #0
 8008b9a:	f040 8169 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008b9e:	ac29      	add	r4, sp, #164	; 0xa4
 8008ba0:	e76e      	b.n	8008a80 <_vfprintf_r+0xf7c>
 8008ba2:	2010      	movs	r0, #16
 8008ba4:	2b07      	cmp	r3, #7
 8008ba6:	4402      	add	r2, r0
 8008ba8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008bac:	6060      	str	r0, [r4, #4]
 8008bae:	dd08      	ble.n	8008bc2 <_vfprintf_r+0x10be>
 8008bb0:	4651      	mov	r1, sl
 8008bb2:	4658      	mov	r0, fp
 8008bb4:	aa26      	add	r2, sp, #152	; 0x98
 8008bb6:	f002 fb36 	bl	800b226 <__sprint_r>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	f040 8158 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008bc0:	a929      	add	r1, sp, #164	; 0xa4
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	3e10      	subs	r6, #16
 8008bc6:	e762      	b.n	8008a8e <_vfprintf_r+0xf8a>
 8008bc8:	460c      	mov	r4, r1
 8008bca:	e77a      	b.n	8008ac2 <_vfprintf_r+0xfbe>
 8008bcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d04b      	beq.n	8008c6a <_vfprintf_r+0x1166>
 8008bd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	930c      	str	r3, [sp, #48]	; 0x30
 8008bd8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bda:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008be0:	6063      	str	r3, [r4, #4]
 8008be2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008be4:	4413      	add	r3, r2
 8008be6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008be8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bea:	3301      	adds	r3, #1
 8008bec:	2b07      	cmp	r3, #7
 8008bee:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bf0:	dc42      	bgt.n	8008c78 <_vfprintf_r+0x1174>
 8008bf2:	3408      	adds	r4, #8
 8008bf4:	9b08      	ldr	r3, [sp, #32]
 8008bf6:	444b      	add	r3, r9
 8008bf8:	1b5a      	subs	r2, r3, r5
 8008bfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bfc:	781b      	ldrb	r3, [r3, #0]
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	bfa8      	it	ge
 8008c02:	4613      	movge	r3, r2
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	461e      	mov	r6, r3
 8008c08:	dd0a      	ble.n	8008c20 <_vfprintf_r+0x111c>
 8008c0a:	e9c4 5300 	strd	r5, r3, [r4]
 8008c0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c10:	4433      	add	r3, r6
 8008c12:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c14:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c16:	3301      	adds	r3, #1
 8008c18:	2b07      	cmp	r3, #7
 8008c1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c1c:	dc36      	bgt.n	8008c8c <_vfprintf_r+0x1188>
 8008c1e:	3408      	adds	r4, #8
 8008c20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c22:	2e00      	cmp	r6, #0
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	bfb4      	ite	lt
 8008c28:	461e      	movlt	r6, r3
 8008c2a:	1b9e      	subge	r6, r3, r6
 8008c2c:	2e00      	cmp	r6, #0
 8008c2e:	dd18      	ble.n	8008c62 <_vfprintf_r+0x115e>
 8008c30:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008c34:	482f      	ldr	r0, [pc, #188]	; (8008cf4 <_vfprintf_r+0x11f0>)
 8008c36:	2e10      	cmp	r6, #16
 8008c38:	f102 0201 	add.w	r2, r2, #1
 8008c3c:	f104 0108 	add.w	r1, r4, #8
 8008c40:	6020      	str	r0, [r4, #0]
 8008c42:	dc2d      	bgt.n	8008ca0 <_vfprintf_r+0x119c>
 8008c44:	4433      	add	r3, r6
 8008c46:	2a07      	cmp	r2, #7
 8008c48:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008c4c:	6066      	str	r6, [r4, #4]
 8008c4e:	dd3a      	ble.n	8008cc6 <_vfprintf_r+0x11c2>
 8008c50:	4651      	mov	r1, sl
 8008c52:	4658      	mov	r0, fp
 8008c54:	aa26      	add	r2, sp, #152	; 0x98
 8008c56:	f002 fae6 	bl	800b226 <__sprint_r>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	f040 8108 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008c60:	ac29      	add	r4, sp, #164	; 0xa4
 8008c62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	441d      	add	r5, r3
 8008c68:	e72f      	b.n	8008aca <_vfprintf_r+0xfc6>
 8008c6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	930e      	str	r3, [sp, #56]	; 0x38
 8008c70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c72:	3b01      	subs	r3, #1
 8008c74:	930d      	str	r3, [sp, #52]	; 0x34
 8008c76:	e7af      	b.n	8008bd8 <_vfprintf_r+0x10d4>
 8008c78:	4651      	mov	r1, sl
 8008c7a:	4658      	mov	r0, fp
 8008c7c:	aa26      	add	r2, sp, #152	; 0x98
 8008c7e:	f002 fad2 	bl	800b226 <__sprint_r>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	f040 80f4 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008c88:	ac29      	add	r4, sp, #164	; 0xa4
 8008c8a:	e7b3      	b.n	8008bf4 <_vfprintf_r+0x10f0>
 8008c8c:	4651      	mov	r1, sl
 8008c8e:	4658      	mov	r0, fp
 8008c90:	aa26      	add	r2, sp, #152	; 0x98
 8008c92:	f002 fac8 	bl	800b226 <__sprint_r>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	f040 80ea 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008c9c:	ac29      	add	r4, sp, #164	; 0xa4
 8008c9e:	e7bf      	b.n	8008c20 <_vfprintf_r+0x111c>
 8008ca0:	2010      	movs	r0, #16
 8008ca2:	2a07      	cmp	r2, #7
 8008ca4:	4403      	add	r3, r0
 8008ca6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008caa:	6060      	str	r0, [r4, #4]
 8008cac:	dd08      	ble.n	8008cc0 <_vfprintf_r+0x11bc>
 8008cae:	4651      	mov	r1, sl
 8008cb0:	4658      	mov	r0, fp
 8008cb2:	aa26      	add	r2, sp, #152	; 0x98
 8008cb4:	f002 fab7 	bl	800b226 <__sprint_r>
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	f040 80d9 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008cbe:	a929      	add	r1, sp, #164	; 0xa4
 8008cc0:	460c      	mov	r4, r1
 8008cc2:	3e10      	subs	r6, #16
 8008cc4:	e7b4      	b.n	8008c30 <_vfprintf_r+0x112c>
 8008cc6:	460c      	mov	r4, r1
 8008cc8:	e7cb      	b.n	8008c62 <_vfprintf_r+0x115e>
 8008cca:	4651      	mov	r1, sl
 8008ccc:	4658      	mov	r0, fp
 8008cce:	aa26      	add	r2, sp, #152	; 0x98
 8008cd0:	f002 faa9 	bl	800b226 <__sprint_r>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f040 80cb 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008cda:	ac29      	add	r4, sp, #164	; 0xa4
 8008cdc:	e716      	b.n	8008b0c <_vfprintf_r+0x1008>
 8008cde:	4651      	mov	r1, sl
 8008ce0:	4658      	mov	r0, fp
 8008ce2:	aa26      	add	r2, sp, #152	; 0x98
 8008ce4:	f002 fa9f 	bl	800b226 <__sprint_r>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	f040 80c1 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008cee:	ac29      	add	r4, sp, #164	; 0xa4
 8008cf0:	e723      	b.n	8008b3a <_vfprintf_r+0x1036>
 8008cf2:	bf00      	nop
 8008cf4:	0800cb50 	.word	0x0800cb50
 8008cf8:	9a08      	ldr	r2, [sp, #32]
 8008cfa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cfc:	2a01      	cmp	r2, #1
 8008cfe:	f106 0601 	add.w	r6, r6, #1
 8008d02:	f103 0301 	add.w	r3, r3, #1
 8008d06:	f104 0508 	add.w	r5, r4, #8
 8008d0a:	dc03      	bgt.n	8008d14 <_vfprintf_r+0x1210>
 8008d0c:	f018 0f01 	tst.w	r8, #1
 8008d10:	f000 8081 	beq.w	8008e16 <_vfprintf_r+0x1312>
 8008d14:	2201      	movs	r2, #1
 8008d16:	2b07      	cmp	r3, #7
 8008d18:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008d1c:	f8c4 9000 	str.w	r9, [r4]
 8008d20:	6062      	str	r2, [r4, #4]
 8008d22:	dd08      	ble.n	8008d36 <_vfprintf_r+0x1232>
 8008d24:	4651      	mov	r1, sl
 8008d26:	4658      	mov	r0, fp
 8008d28:	aa26      	add	r2, sp, #152	; 0x98
 8008d2a:	f002 fa7c 	bl	800b226 <__sprint_r>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	f040 809e 	bne.w	8008e70 <_vfprintf_r+0x136c>
 8008d34:	ad29      	add	r5, sp, #164	; 0xa4
 8008d36:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008d38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d3a:	602b      	str	r3, [r5, #0]
 8008d3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d3e:	606b      	str	r3, [r5, #4]
 8008d40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d42:	4413      	add	r3, r2
 8008d44:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d48:	3301      	adds	r3, #1
 8008d4a:	2b07      	cmp	r3, #7
 8008d4c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d4e:	dc32      	bgt.n	8008db6 <_vfprintf_r+0x12b2>
 8008d50:	3508      	adds	r5, #8
 8008d52:	9b08      	ldr	r3, [sp, #32]
 8008d54:	2200      	movs	r2, #0
 8008d56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d5a:	1e5c      	subs	r4, r3, #1
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	f7f7 fe23 	bl	80009a8 <__aeabi_dcmpeq>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	d130      	bne.n	8008dc8 <_vfprintf_r+0x12c4>
 8008d66:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008d68:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d6a:	9a08      	ldr	r2, [sp, #32]
 8008d6c:	3101      	adds	r1, #1
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	f109 0001 	add.w	r0, r9, #1
 8008d74:	4413      	add	r3, r2
 8008d76:	2907      	cmp	r1, #7
 8008d78:	e9c5 0400 	strd	r0, r4, [r5]
 8008d7c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008d80:	dd52      	ble.n	8008e28 <_vfprintf_r+0x1324>
 8008d82:	4651      	mov	r1, sl
 8008d84:	4658      	mov	r0, fp
 8008d86:	aa26      	add	r2, sp, #152	; 0x98
 8008d88:	f002 fa4d 	bl	800b226 <__sprint_r>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	d16f      	bne.n	8008e70 <_vfprintf_r+0x136c>
 8008d90:	ad29      	add	r5, sp, #164	; 0xa4
 8008d92:	ab22      	add	r3, sp, #136	; 0x88
 8008d94:	602b      	str	r3, [r5, #0]
 8008d96:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008d98:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008d9a:	606b      	str	r3, [r5, #4]
 8008d9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d9e:	4413      	add	r3, r2
 8008da0:	9328      	str	r3, [sp, #160]	; 0xa0
 8008da2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008da4:	3301      	adds	r3, #1
 8008da6:	2b07      	cmp	r3, #7
 8008da8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008daa:	f73f adaf 	bgt.w	800890c <_vfprintf_r+0xe08>
 8008dae:	f105 0408 	add.w	r4, r5, #8
 8008db2:	f7ff bac2 	b.w	800833a <_vfprintf_r+0x836>
 8008db6:	4651      	mov	r1, sl
 8008db8:	4658      	mov	r0, fp
 8008dba:	aa26      	add	r2, sp, #152	; 0x98
 8008dbc:	f002 fa33 	bl	800b226 <__sprint_r>
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	d155      	bne.n	8008e70 <_vfprintf_r+0x136c>
 8008dc4:	ad29      	add	r5, sp, #164	; 0xa4
 8008dc6:	e7c4      	b.n	8008d52 <_vfprintf_r+0x124e>
 8008dc8:	2c00      	cmp	r4, #0
 8008dca:	dde2      	ble.n	8008d92 <_vfprintf_r+0x128e>
 8008dcc:	f04f 0910 	mov.w	r9, #16
 8008dd0:	4e5a      	ldr	r6, [pc, #360]	; (8008f3c <_vfprintf_r+0x1438>)
 8008dd2:	2c10      	cmp	r4, #16
 8008dd4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008dd8:	f105 0108 	add.w	r1, r5, #8
 8008ddc:	f103 0301 	add.w	r3, r3, #1
 8008de0:	602e      	str	r6, [r5, #0]
 8008de2:	dc07      	bgt.n	8008df4 <_vfprintf_r+0x12f0>
 8008de4:	606c      	str	r4, [r5, #4]
 8008de6:	2b07      	cmp	r3, #7
 8008de8:	4414      	add	r4, r2
 8008dea:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008dee:	dcc8      	bgt.n	8008d82 <_vfprintf_r+0x127e>
 8008df0:	460d      	mov	r5, r1
 8008df2:	e7ce      	b.n	8008d92 <_vfprintf_r+0x128e>
 8008df4:	3210      	adds	r2, #16
 8008df6:	2b07      	cmp	r3, #7
 8008df8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008dfc:	f8c5 9004 	str.w	r9, [r5, #4]
 8008e00:	dd06      	ble.n	8008e10 <_vfprintf_r+0x130c>
 8008e02:	4651      	mov	r1, sl
 8008e04:	4658      	mov	r0, fp
 8008e06:	aa26      	add	r2, sp, #152	; 0x98
 8008e08:	f002 fa0d 	bl	800b226 <__sprint_r>
 8008e0c:	bb80      	cbnz	r0, 8008e70 <_vfprintf_r+0x136c>
 8008e0e:	a929      	add	r1, sp, #164	; 0xa4
 8008e10:	460d      	mov	r5, r1
 8008e12:	3c10      	subs	r4, #16
 8008e14:	e7dd      	b.n	8008dd2 <_vfprintf_r+0x12ce>
 8008e16:	2201      	movs	r2, #1
 8008e18:	2b07      	cmp	r3, #7
 8008e1a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008e1e:	f8c4 9000 	str.w	r9, [r4]
 8008e22:	6062      	str	r2, [r4, #4]
 8008e24:	ddb5      	ble.n	8008d92 <_vfprintf_r+0x128e>
 8008e26:	e7ac      	b.n	8008d82 <_vfprintf_r+0x127e>
 8008e28:	3508      	adds	r5, #8
 8008e2a:	e7b2      	b.n	8008d92 <_vfprintf_r+0x128e>
 8008e2c:	460c      	mov	r4, r1
 8008e2e:	f7ff ba84 	b.w	800833a <_vfprintf_r+0x836>
 8008e32:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008e36:	1a9d      	subs	r5, r3, r2
 8008e38:	2d00      	cmp	r5, #0
 8008e3a:	f77f aa82 	ble.w	8008342 <_vfprintf_r+0x83e>
 8008e3e:	f04f 0810 	mov.w	r8, #16
 8008e42:	4e3f      	ldr	r6, [pc, #252]	; (8008f40 <_vfprintf_r+0x143c>)
 8008e44:	2d10      	cmp	r5, #16
 8008e46:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e4a:	6026      	str	r6, [r4, #0]
 8008e4c:	f103 0301 	add.w	r3, r3, #1
 8008e50:	dc17      	bgt.n	8008e82 <_vfprintf_r+0x137e>
 8008e52:	6065      	str	r5, [r4, #4]
 8008e54:	2b07      	cmp	r3, #7
 8008e56:	4415      	add	r5, r2
 8008e58:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008e5c:	f77f aa71 	ble.w	8008342 <_vfprintf_r+0x83e>
 8008e60:	4651      	mov	r1, sl
 8008e62:	4658      	mov	r0, fp
 8008e64:	aa26      	add	r2, sp, #152	; 0x98
 8008e66:	f002 f9de 	bl	800b226 <__sprint_r>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	f43f aa69 	beq.w	8008342 <_vfprintf_r+0x83e>
 8008e70:	2f00      	cmp	r7, #0
 8008e72:	f43f a884 	beq.w	8007f7e <_vfprintf_r+0x47a>
 8008e76:	4639      	mov	r1, r7
 8008e78:	4658      	mov	r0, fp
 8008e7a:	f001 f91d 	bl	800a0b8 <_free_r>
 8008e7e:	f7ff b87e 	b.w	8007f7e <_vfprintf_r+0x47a>
 8008e82:	3210      	adds	r2, #16
 8008e84:	2b07      	cmp	r3, #7
 8008e86:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008e8a:	f8c4 8004 	str.w	r8, [r4, #4]
 8008e8e:	dc02      	bgt.n	8008e96 <_vfprintf_r+0x1392>
 8008e90:	3408      	adds	r4, #8
 8008e92:	3d10      	subs	r5, #16
 8008e94:	e7d6      	b.n	8008e44 <_vfprintf_r+0x1340>
 8008e96:	4651      	mov	r1, sl
 8008e98:	4658      	mov	r0, fp
 8008e9a:	aa26      	add	r2, sp, #152	; 0x98
 8008e9c:	f002 f9c3 	bl	800b226 <__sprint_r>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d1e5      	bne.n	8008e70 <_vfprintf_r+0x136c>
 8008ea4:	ac29      	add	r4, sp, #164	; 0xa4
 8008ea6:	e7f4      	b.n	8008e92 <_vfprintf_r+0x138e>
 8008ea8:	4639      	mov	r1, r7
 8008eaa:	4658      	mov	r0, fp
 8008eac:	f001 f904 	bl	800a0b8 <_free_r>
 8008eb0:	f7ff ba5e 	b.w	8008370 <_vfprintf_r+0x86c>
 8008eb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008eb6:	b91b      	cbnz	r3, 8008ec0 <_vfprintf_r+0x13bc>
 8008eb8:	2300      	movs	r3, #0
 8008eba:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ebc:	f7ff b85f 	b.w	8007f7e <_vfprintf_r+0x47a>
 8008ec0:	4651      	mov	r1, sl
 8008ec2:	4658      	mov	r0, fp
 8008ec4:	aa26      	add	r2, sp, #152	; 0x98
 8008ec6:	f002 f9ae 	bl	800b226 <__sprint_r>
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	d0f4      	beq.n	8008eb8 <_vfprintf_r+0x13b4>
 8008ece:	f7ff b856 	b.w	8007f7e <_vfprintf_r+0x47a>
 8008ed2:	ea56 0207 	orrs.w	r2, r6, r7
 8008ed6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008eda:	f43f ab6a 	beq.w	80085b2 <_vfprintf_r+0xaae>
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	f43f abff 	beq.w	80086e2 <_vfprintf_r+0xbde>
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008eea:	f43f ac47 	beq.w	800877c <_vfprintf_r+0xc78>
 8008eee:	08f2      	lsrs	r2, r6, #3
 8008ef0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008ef4:	08f8      	lsrs	r0, r7, #3
 8008ef6:	f006 0307 	and.w	r3, r6, #7
 8008efa:	4607      	mov	r7, r0
 8008efc:	4616      	mov	r6, r2
 8008efe:	3330      	adds	r3, #48	; 0x30
 8008f00:	ea56 0207 	orrs.w	r2, r6, r7
 8008f04:	4649      	mov	r1, r9
 8008f06:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008f0a:	d1f0      	bne.n	8008eee <_vfprintf_r+0x13ea>
 8008f0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f0e:	07d0      	lsls	r0, r2, #31
 8008f10:	d506      	bpl.n	8008f20 <_vfprintf_r+0x141c>
 8008f12:	2b30      	cmp	r3, #48	; 0x30
 8008f14:	d004      	beq.n	8008f20 <_vfprintf_r+0x141c>
 8008f16:	2330      	movs	r3, #48	; 0x30
 8008f18:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008f1c:	f1a1 0902 	sub.w	r9, r1, #2
 8008f20:	2700      	movs	r7, #0
 8008f22:	ab52      	add	r3, sp, #328	; 0x148
 8008f24:	eba3 0309 	sub.w	r3, r3, r9
 8008f28:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8008f2c:	9e07      	ldr	r6, [sp, #28]
 8008f2e:	9307      	str	r3, [sp, #28]
 8008f30:	463d      	mov	r5, r7
 8008f32:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8008f36:	f7ff b942 	b.w	80081be <_vfprintf_r+0x6ba>
 8008f3a:	bf00      	nop
 8008f3c:	0800cb50 	.word	0x0800cb50
 8008f40:	0800cb40 	.word	0x0800cb40

08008f44 <__sbprintf>:
 8008f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f46:	461f      	mov	r7, r3
 8008f48:	898b      	ldrh	r3, [r1, #12]
 8008f4a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008f4e:	f023 0302 	bic.w	r3, r3, #2
 8008f52:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008f56:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008f58:	4615      	mov	r5, r2
 8008f5a:	9319      	str	r3, [sp, #100]	; 0x64
 8008f5c:	89cb      	ldrh	r3, [r1, #14]
 8008f5e:	4606      	mov	r6, r0
 8008f60:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008f64:	69cb      	ldr	r3, [r1, #28]
 8008f66:	a816      	add	r0, sp, #88	; 0x58
 8008f68:	9307      	str	r3, [sp, #28]
 8008f6a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008f6c:	460c      	mov	r4, r1
 8008f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f70:	ab1a      	add	r3, sp, #104	; 0x68
 8008f72:	9300      	str	r3, [sp, #0]
 8008f74:	9304      	str	r3, [sp, #16]
 8008f76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f7a:	9302      	str	r3, [sp, #8]
 8008f7c:	9305      	str	r3, [sp, #20]
 8008f7e:	2300      	movs	r3, #0
 8008f80:	9306      	str	r3, [sp, #24]
 8008f82:	f001 fac7 	bl	800a514 <__retarget_lock_init_recursive>
 8008f86:	462a      	mov	r2, r5
 8008f88:	463b      	mov	r3, r7
 8008f8a:	4669      	mov	r1, sp
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7fe fdb9 	bl	8007b04 <_vfprintf_r>
 8008f92:	1e05      	subs	r5, r0, #0
 8008f94:	db07      	blt.n	8008fa6 <__sbprintf+0x62>
 8008f96:	4669      	mov	r1, sp
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f000 ff91 	bl	8009ec0 <_fflush_r>
 8008f9e:	2800      	cmp	r0, #0
 8008fa0:	bf18      	it	ne
 8008fa2:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8008fa6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008faa:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008fac:	065b      	lsls	r3, r3, #25
 8008fae:	bf42      	ittt	mi
 8008fb0:	89a3      	ldrhmi	r3, [r4, #12]
 8008fb2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008fb6:	81a3      	strhmi	r3, [r4, #12]
 8008fb8:	f001 faad 	bl	800a516 <__retarget_lock_close_recursive>
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008fc4 <_vsnprintf_r>:
 8008fc4:	b530      	push	{r4, r5, lr}
 8008fc6:	1e14      	subs	r4, r2, #0
 8008fc8:	4605      	mov	r5, r0
 8008fca:	b09b      	sub	sp, #108	; 0x6c
 8008fcc:	4618      	mov	r0, r3
 8008fce:	da05      	bge.n	8008fdc <_vsnprintf_r+0x18>
 8008fd0:	238b      	movs	r3, #139	; 0x8b
 8008fd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008fd6:	602b      	str	r3, [r5, #0]
 8008fd8:	b01b      	add	sp, #108	; 0x6c
 8008fda:	bd30      	pop	{r4, r5, pc}
 8008fdc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008fe0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008fe4:	bf0c      	ite	eq
 8008fe6:	4623      	moveq	r3, r4
 8008fe8:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8008fec:	9302      	str	r3, [sp, #8]
 8008fee:	9305      	str	r3, [sp, #20]
 8008ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	9100      	str	r1, [sp, #0]
 8008ff8:	9104      	str	r1, [sp, #16]
 8008ffa:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008ffe:	4669      	mov	r1, sp
 8009000:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009002:	4628      	mov	r0, r5
 8009004:	f7fd fb9a 	bl	800673c <_svfprintf_r>
 8009008:	1c43      	adds	r3, r0, #1
 800900a:	bfbc      	itt	lt
 800900c:	238b      	movlt	r3, #139	; 0x8b
 800900e:	602b      	strlt	r3, [r5, #0]
 8009010:	2c00      	cmp	r4, #0
 8009012:	d0e1      	beq.n	8008fd8 <_vsnprintf_r+0x14>
 8009014:	2200      	movs	r2, #0
 8009016:	9b00      	ldr	r3, [sp, #0]
 8009018:	701a      	strb	r2, [r3, #0]
 800901a:	e7dd      	b.n	8008fd8 <_vsnprintf_r+0x14>

0800901c <vsnprintf>:
 800901c:	b507      	push	{r0, r1, r2, lr}
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	4613      	mov	r3, r2
 8009022:	460a      	mov	r2, r1
 8009024:	4601      	mov	r1, r0
 8009026:	4803      	ldr	r0, [pc, #12]	; (8009034 <vsnprintf+0x18>)
 8009028:	6800      	ldr	r0, [r0, #0]
 800902a:	f7ff ffcb 	bl	8008fc4 <_vsnprintf_r>
 800902e:	b003      	add	sp, #12
 8009030:	f85d fb04 	ldr.w	pc, [sp], #4
 8009034:	2000002c 	.word	0x2000002c

08009038 <__swsetup_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4b2a      	ldr	r3, [pc, #168]	; (80090e4 <__swsetup_r+0xac>)
 800903c:	4605      	mov	r5, r0
 800903e:	6818      	ldr	r0, [r3, #0]
 8009040:	460c      	mov	r4, r1
 8009042:	b118      	cbz	r0, 800904c <__swsetup_r+0x14>
 8009044:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009046:	b90b      	cbnz	r3, 800904c <__swsetup_r+0x14>
 8009048:	f000 ffa6 	bl	8009f98 <__sinit>
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009052:	0718      	lsls	r0, r3, #28
 8009054:	d422      	bmi.n	800909c <__swsetup_r+0x64>
 8009056:	06d9      	lsls	r1, r3, #27
 8009058:	d407      	bmi.n	800906a <__swsetup_r+0x32>
 800905a:	2309      	movs	r3, #9
 800905c:	602b      	str	r3, [r5, #0]
 800905e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009062:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009066:	81a3      	strh	r3, [r4, #12]
 8009068:	e034      	b.n	80090d4 <__swsetup_r+0x9c>
 800906a:	0758      	lsls	r0, r3, #29
 800906c:	d512      	bpl.n	8009094 <__swsetup_r+0x5c>
 800906e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009070:	b141      	cbz	r1, 8009084 <__swsetup_r+0x4c>
 8009072:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009076:	4299      	cmp	r1, r3
 8009078:	d002      	beq.n	8009080 <__swsetup_r+0x48>
 800907a:	4628      	mov	r0, r5
 800907c:	f001 f81c 	bl	800a0b8 <_free_r>
 8009080:	2300      	movs	r3, #0
 8009082:	6323      	str	r3, [r4, #48]	; 0x30
 8009084:	89a3      	ldrh	r3, [r4, #12]
 8009086:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	2300      	movs	r3, #0
 800908e:	6063      	str	r3, [r4, #4]
 8009090:	6923      	ldr	r3, [r4, #16]
 8009092:	6023      	str	r3, [r4, #0]
 8009094:	89a3      	ldrh	r3, [r4, #12]
 8009096:	f043 0308 	orr.w	r3, r3, #8
 800909a:	81a3      	strh	r3, [r4, #12]
 800909c:	6923      	ldr	r3, [r4, #16]
 800909e:	b94b      	cbnz	r3, 80090b4 <__swsetup_r+0x7c>
 80090a0:	89a3      	ldrh	r3, [r4, #12]
 80090a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090aa:	d003      	beq.n	80090b4 <__swsetup_r+0x7c>
 80090ac:	4621      	mov	r1, r4
 80090ae:	4628      	mov	r0, r5
 80090b0:	f001 fa60 	bl	800a574 <__smakebuf_r>
 80090b4:	89a0      	ldrh	r0, [r4, #12]
 80090b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090ba:	f010 0301 	ands.w	r3, r0, #1
 80090be:	d00a      	beq.n	80090d6 <__swsetup_r+0x9e>
 80090c0:	2300      	movs	r3, #0
 80090c2:	60a3      	str	r3, [r4, #8]
 80090c4:	6963      	ldr	r3, [r4, #20]
 80090c6:	425b      	negs	r3, r3
 80090c8:	61a3      	str	r3, [r4, #24]
 80090ca:	6923      	ldr	r3, [r4, #16]
 80090cc:	b943      	cbnz	r3, 80090e0 <__swsetup_r+0xa8>
 80090ce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80090d2:	d1c4      	bne.n	800905e <__swsetup_r+0x26>
 80090d4:	bd38      	pop	{r3, r4, r5, pc}
 80090d6:	0781      	lsls	r1, r0, #30
 80090d8:	bf58      	it	pl
 80090da:	6963      	ldrpl	r3, [r4, #20]
 80090dc:	60a3      	str	r3, [r4, #8]
 80090de:	e7f4      	b.n	80090ca <__swsetup_r+0x92>
 80090e0:	2000      	movs	r0, #0
 80090e2:	e7f7      	b.n	80090d4 <__swsetup_r+0x9c>
 80090e4:	2000002c 	.word	0x2000002c

080090e8 <register_fini>:
 80090e8:	4b02      	ldr	r3, [pc, #8]	; (80090f4 <register_fini+0xc>)
 80090ea:	b113      	cbz	r3, 80090f2 <register_fini+0xa>
 80090ec:	4802      	ldr	r0, [pc, #8]	; (80090f8 <register_fini+0x10>)
 80090ee:	f000 b805 	b.w	80090fc <atexit>
 80090f2:	4770      	bx	lr
 80090f4:	00000000 	.word	0x00000000
 80090f8:	08009fe9 	.word	0x08009fe9

080090fc <atexit>:
 80090fc:	2300      	movs	r3, #0
 80090fe:	4601      	mov	r1, r0
 8009100:	461a      	mov	r2, r3
 8009102:	4618      	mov	r0, r3
 8009104:	f002 bd94 	b.w	800bc30 <__register_exitproc>

08009108 <quorem>:
 8009108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	6903      	ldr	r3, [r0, #16]
 800910e:	690c      	ldr	r4, [r1, #16]
 8009110:	4607      	mov	r7, r0
 8009112:	42a3      	cmp	r3, r4
 8009114:	f2c0 8083 	blt.w	800921e <quorem+0x116>
 8009118:	3c01      	subs	r4, #1
 800911a:	f100 0514 	add.w	r5, r0, #20
 800911e:	f101 0814 	add.w	r8, r1, #20
 8009122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009126:	9301      	str	r3, [sp, #4]
 8009128:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800912c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009130:	3301      	adds	r3, #1
 8009132:	429a      	cmp	r2, r3
 8009134:	fbb2 f6f3 	udiv	r6, r2, r3
 8009138:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800913c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009140:	d332      	bcc.n	80091a8 <quorem+0xa0>
 8009142:	f04f 0e00 	mov.w	lr, #0
 8009146:	4640      	mov	r0, r8
 8009148:	46ac      	mov	ip, r5
 800914a:	46f2      	mov	sl, lr
 800914c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009150:	b293      	uxth	r3, r2
 8009152:	fb06 e303 	mla	r3, r6, r3, lr
 8009156:	0c12      	lsrs	r2, r2, #16
 8009158:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800915c:	fb06 e202 	mla	r2, r6, r2, lr
 8009160:	b29b      	uxth	r3, r3
 8009162:	ebaa 0303 	sub.w	r3, sl, r3
 8009166:	f8dc a000 	ldr.w	sl, [ip]
 800916a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800916e:	fa1f fa8a 	uxth.w	sl, sl
 8009172:	4453      	add	r3, sl
 8009174:	fa1f fa82 	uxth.w	sl, r2
 8009178:	f8dc 2000 	ldr.w	r2, [ip]
 800917c:	4581      	cmp	r9, r0
 800917e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009182:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009186:	b29b      	uxth	r3, r3
 8009188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800918c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009190:	f84c 3b04 	str.w	r3, [ip], #4
 8009194:	d2da      	bcs.n	800914c <quorem+0x44>
 8009196:	f855 300b 	ldr.w	r3, [r5, fp]
 800919a:	b92b      	cbnz	r3, 80091a8 <quorem+0xa0>
 800919c:	9b01      	ldr	r3, [sp, #4]
 800919e:	3b04      	subs	r3, #4
 80091a0:	429d      	cmp	r5, r3
 80091a2:	461a      	mov	r2, r3
 80091a4:	d32f      	bcc.n	8009206 <quorem+0xfe>
 80091a6:	613c      	str	r4, [r7, #16]
 80091a8:	4638      	mov	r0, r7
 80091aa:	f001 fc85 	bl	800aab8 <__mcmp>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	db25      	blt.n	80091fe <quorem+0xf6>
 80091b2:	4628      	mov	r0, r5
 80091b4:	f04f 0c00 	mov.w	ip, #0
 80091b8:	3601      	adds	r6, #1
 80091ba:	f858 1b04 	ldr.w	r1, [r8], #4
 80091be:	f8d0 e000 	ldr.w	lr, [r0]
 80091c2:	b28b      	uxth	r3, r1
 80091c4:	ebac 0303 	sub.w	r3, ip, r3
 80091c8:	fa1f f28e 	uxth.w	r2, lr
 80091cc:	4413      	add	r3, r2
 80091ce:	0c0a      	lsrs	r2, r1, #16
 80091d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80091d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091d8:	b29b      	uxth	r3, r3
 80091da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091de:	45c1      	cmp	r9, r8
 80091e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80091e4:	f840 3b04 	str.w	r3, [r0], #4
 80091e8:	d2e7      	bcs.n	80091ba <quorem+0xb2>
 80091ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091f2:	b922      	cbnz	r2, 80091fe <quorem+0xf6>
 80091f4:	3b04      	subs	r3, #4
 80091f6:	429d      	cmp	r5, r3
 80091f8:	461a      	mov	r2, r3
 80091fa:	d30a      	bcc.n	8009212 <quorem+0x10a>
 80091fc:	613c      	str	r4, [r7, #16]
 80091fe:	4630      	mov	r0, r6
 8009200:	b003      	add	sp, #12
 8009202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009206:	6812      	ldr	r2, [r2, #0]
 8009208:	3b04      	subs	r3, #4
 800920a:	2a00      	cmp	r2, #0
 800920c:	d1cb      	bne.n	80091a6 <quorem+0x9e>
 800920e:	3c01      	subs	r4, #1
 8009210:	e7c6      	b.n	80091a0 <quorem+0x98>
 8009212:	6812      	ldr	r2, [r2, #0]
 8009214:	3b04      	subs	r3, #4
 8009216:	2a00      	cmp	r2, #0
 8009218:	d1f0      	bne.n	80091fc <quorem+0xf4>
 800921a:	3c01      	subs	r4, #1
 800921c:	e7eb      	b.n	80091f6 <quorem+0xee>
 800921e:	2000      	movs	r0, #0
 8009220:	e7ee      	b.n	8009200 <quorem+0xf8>
 8009222:	0000      	movs	r0, r0
 8009224:	0000      	movs	r0, r0
	...

08009228 <_dtoa_r>:
 8009228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800922e:	b097      	sub	sp, #92	; 0x5c
 8009230:	4681      	mov	r9, r0
 8009232:	4614      	mov	r4, r2
 8009234:	461d      	mov	r5, r3
 8009236:	4692      	mov	sl, r2
 8009238:	469b      	mov	fp, r3
 800923a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800923c:	b149      	cbz	r1, 8009252 <_dtoa_r+0x2a>
 800923e:	2301      	movs	r3, #1
 8009240:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009242:	4093      	lsls	r3, r2
 8009244:	608b      	str	r3, [r1, #8]
 8009246:	604a      	str	r2, [r1, #4]
 8009248:	f001 fa2f 	bl	800a6aa <_Bfree>
 800924c:	2300      	movs	r3, #0
 800924e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009252:	1e2b      	subs	r3, r5, #0
 8009254:	bfad      	iteet	ge
 8009256:	2300      	movge	r3, #0
 8009258:	2201      	movlt	r2, #1
 800925a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800925e:	6033      	strge	r3, [r6, #0]
 8009260:	4ba3      	ldr	r3, [pc, #652]	; (80094f0 <_dtoa_r+0x2c8>)
 8009262:	bfb8      	it	lt
 8009264:	6032      	strlt	r2, [r6, #0]
 8009266:	ea33 030b 	bics.w	r3, r3, fp
 800926a:	f8cd b00c 	str.w	fp, [sp, #12]
 800926e:	d119      	bne.n	80092a4 <_dtoa_r+0x7c>
 8009270:	f242 730f 	movw	r3, #9999	; 0x270f
 8009274:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009276:	6013      	str	r3, [r2, #0]
 8009278:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800927c:	4323      	orrs	r3, r4
 800927e:	f000 857b 	beq.w	8009d78 <_dtoa_r+0xb50>
 8009282:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009284:	b90b      	cbnz	r3, 800928a <_dtoa_r+0x62>
 8009286:	4b9b      	ldr	r3, [pc, #620]	; (80094f4 <_dtoa_r+0x2cc>)
 8009288:	e020      	b.n	80092cc <_dtoa_r+0xa4>
 800928a:	4b9a      	ldr	r3, [pc, #616]	; (80094f4 <_dtoa_r+0x2cc>)
 800928c:	9306      	str	r3, [sp, #24]
 800928e:	3303      	adds	r3, #3
 8009290:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009292:	6013      	str	r3, [r2, #0]
 8009294:	9806      	ldr	r0, [sp, #24]
 8009296:	b017      	add	sp, #92	; 0x5c
 8009298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800929c:	4b96      	ldr	r3, [pc, #600]	; (80094f8 <_dtoa_r+0x2d0>)
 800929e:	9306      	str	r3, [sp, #24]
 80092a0:	3308      	adds	r3, #8
 80092a2:	e7f5      	b.n	8009290 <_dtoa_r+0x68>
 80092a4:	2200      	movs	r2, #0
 80092a6:	2300      	movs	r3, #0
 80092a8:	4650      	mov	r0, sl
 80092aa:	4659      	mov	r1, fp
 80092ac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 80092b0:	f7f7 fb7a 	bl	80009a8 <__aeabi_dcmpeq>
 80092b4:	4607      	mov	r7, r0
 80092b6:	b158      	cbz	r0, 80092d0 <_dtoa_r+0xa8>
 80092b8:	2301      	movs	r3, #1
 80092ba:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80092bc:	6013      	str	r3, [r2, #0]
 80092be:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f000 8556 	beq.w	8009d72 <_dtoa_r+0xb4a>
 80092c6:	488d      	ldr	r0, [pc, #564]	; (80094fc <_dtoa_r+0x2d4>)
 80092c8:	6018      	str	r0, [r3, #0]
 80092ca:	1e43      	subs	r3, r0, #1
 80092cc:	9306      	str	r3, [sp, #24]
 80092ce:	e7e1      	b.n	8009294 <_dtoa_r+0x6c>
 80092d0:	ab14      	add	r3, sp, #80	; 0x50
 80092d2:	9301      	str	r3, [sp, #4]
 80092d4:	ab15      	add	r3, sp, #84	; 0x54
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	4648      	mov	r0, r9
 80092da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80092de:	f001 fc97 	bl	800ac10 <__d2b>
 80092e2:	9b03      	ldr	r3, [sp, #12]
 80092e4:	4680      	mov	r8, r0
 80092e6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80092ea:	2e00      	cmp	r6, #0
 80092ec:	d07f      	beq.n	80093ee <_dtoa_r+0x1c6>
 80092ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80092f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092f4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80092f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092fc:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009300:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009304:	9713      	str	r7, [sp, #76]	; 0x4c
 8009306:	2200      	movs	r2, #0
 8009308:	4b7d      	ldr	r3, [pc, #500]	; (8009500 <_dtoa_r+0x2d8>)
 800930a:	f7f6 ff2d 	bl	8000168 <__aeabi_dsub>
 800930e:	a372      	add	r3, pc, #456	; (adr r3, 80094d8 <_dtoa_r+0x2b0>)
 8009310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009314:	f7f7 f8e0 	bl	80004d8 <__aeabi_dmul>
 8009318:	a371      	add	r3, pc, #452	; (adr r3, 80094e0 <_dtoa_r+0x2b8>)
 800931a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931e:	f7f6 ff25 	bl	800016c <__adddf3>
 8009322:	4604      	mov	r4, r0
 8009324:	4630      	mov	r0, r6
 8009326:	460d      	mov	r5, r1
 8009328:	f7f7 f86c 	bl	8000404 <__aeabi_i2d>
 800932c:	a36e      	add	r3, pc, #440	; (adr r3, 80094e8 <_dtoa_r+0x2c0>)
 800932e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009332:	f7f7 f8d1 	bl	80004d8 <__aeabi_dmul>
 8009336:	4602      	mov	r2, r0
 8009338:	460b      	mov	r3, r1
 800933a:	4620      	mov	r0, r4
 800933c:	4629      	mov	r1, r5
 800933e:	f7f6 ff15 	bl	800016c <__adddf3>
 8009342:	4604      	mov	r4, r0
 8009344:	460d      	mov	r5, r1
 8009346:	f7f7 fb77 	bl	8000a38 <__aeabi_d2iz>
 800934a:	2200      	movs	r2, #0
 800934c:	9003      	str	r0, [sp, #12]
 800934e:	2300      	movs	r3, #0
 8009350:	4620      	mov	r0, r4
 8009352:	4629      	mov	r1, r5
 8009354:	f7f7 fb32 	bl	80009bc <__aeabi_dcmplt>
 8009358:	b150      	cbz	r0, 8009370 <_dtoa_r+0x148>
 800935a:	9803      	ldr	r0, [sp, #12]
 800935c:	f7f7 f852 	bl	8000404 <__aeabi_i2d>
 8009360:	4622      	mov	r2, r4
 8009362:	462b      	mov	r3, r5
 8009364:	f7f7 fb20 	bl	80009a8 <__aeabi_dcmpeq>
 8009368:	b910      	cbnz	r0, 8009370 <_dtoa_r+0x148>
 800936a:	9b03      	ldr	r3, [sp, #12]
 800936c:	3b01      	subs	r3, #1
 800936e:	9303      	str	r3, [sp, #12]
 8009370:	9b03      	ldr	r3, [sp, #12]
 8009372:	2b16      	cmp	r3, #22
 8009374:	d858      	bhi.n	8009428 <_dtoa_r+0x200>
 8009376:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800937a:	9a03      	ldr	r2, [sp, #12]
 800937c:	4b61      	ldr	r3, [pc, #388]	; (8009504 <_dtoa_r+0x2dc>)
 800937e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009386:	f7f7 fb19 	bl	80009bc <__aeabi_dcmplt>
 800938a:	2800      	cmp	r0, #0
 800938c:	d04e      	beq.n	800942c <_dtoa_r+0x204>
 800938e:	9b03      	ldr	r3, [sp, #12]
 8009390:	3b01      	subs	r3, #1
 8009392:	9303      	str	r3, [sp, #12]
 8009394:	2300      	movs	r3, #0
 8009396:	930f      	str	r3, [sp, #60]	; 0x3c
 8009398:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800939a:	1b9e      	subs	r6, r3, r6
 800939c:	1e73      	subs	r3, r6, #1
 800939e:	9309      	str	r3, [sp, #36]	; 0x24
 80093a0:	bf49      	itett	mi
 80093a2:	f1c6 0301 	rsbmi	r3, r6, #1
 80093a6:	2300      	movpl	r3, #0
 80093a8:	9308      	strmi	r3, [sp, #32]
 80093aa:	2300      	movmi	r3, #0
 80093ac:	bf54      	ite	pl
 80093ae:	9308      	strpl	r3, [sp, #32]
 80093b0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80093b2:	9b03      	ldr	r3, [sp, #12]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	db3b      	blt.n	8009430 <_dtoa_r+0x208>
 80093b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093ba:	9a03      	ldr	r2, [sp, #12]
 80093bc:	4413      	add	r3, r2
 80093be:	9309      	str	r3, [sp, #36]	; 0x24
 80093c0:	2300      	movs	r3, #0
 80093c2:	920e      	str	r2, [sp, #56]	; 0x38
 80093c4:	930a      	str	r3, [sp, #40]	; 0x28
 80093c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093c8:	2b09      	cmp	r3, #9
 80093ca:	d86b      	bhi.n	80094a4 <_dtoa_r+0x27c>
 80093cc:	2b05      	cmp	r3, #5
 80093ce:	bfc4      	itt	gt
 80093d0:	3b04      	subgt	r3, #4
 80093d2:	9320      	strgt	r3, [sp, #128]	; 0x80
 80093d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093d6:	bfc8      	it	gt
 80093d8:	2400      	movgt	r4, #0
 80093da:	f1a3 0302 	sub.w	r3, r3, #2
 80093de:	bfd8      	it	le
 80093e0:	2401      	movle	r4, #1
 80093e2:	2b03      	cmp	r3, #3
 80093e4:	d869      	bhi.n	80094ba <_dtoa_r+0x292>
 80093e6:	e8df f003 	tbb	[pc, r3]
 80093ea:	392c      	.short	0x392c
 80093ec:	5b37      	.short	0x5b37
 80093ee:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 80093f2:	441e      	add	r6, r3
 80093f4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80093f8:	2b20      	cmp	r3, #32
 80093fa:	dd10      	ble.n	800941e <_dtoa_r+0x1f6>
 80093fc:	9a03      	ldr	r2, [sp, #12]
 80093fe:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009402:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8009406:	409a      	lsls	r2, r3
 8009408:	fa24 f000 	lsr.w	r0, r4, r0
 800940c:	4310      	orrs	r0, r2
 800940e:	f7f6 ffe9 	bl	80003e4 <__aeabi_ui2d>
 8009412:	2301      	movs	r3, #1
 8009414:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009418:	3e01      	subs	r6, #1
 800941a:	9313      	str	r3, [sp, #76]	; 0x4c
 800941c:	e773      	b.n	8009306 <_dtoa_r+0xde>
 800941e:	f1c3 0320 	rsb	r3, r3, #32
 8009422:	fa04 f003 	lsl.w	r0, r4, r3
 8009426:	e7f2      	b.n	800940e <_dtoa_r+0x1e6>
 8009428:	2301      	movs	r3, #1
 800942a:	e7b4      	b.n	8009396 <_dtoa_r+0x16e>
 800942c:	900f      	str	r0, [sp, #60]	; 0x3c
 800942e:	e7b3      	b.n	8009398 <_dtoa_r+0x170>
 8009430:	9b08      	ldr	r3, [sp, #32]
 8009432:	9a03      	ldr	r2, [sp, #12]
 8009434:	1a9b      	subs	r3, r3, r2
 8009436:	9308      	str	r3, [sp, #32]
 8009438:	4253      	negs	r3, r2
 800943a:	930a      	str	r3, [sp, #40]	; 0x28
 800943c:	2300      	movs	r3, #0
 800943e:	930e      	str	r3, [sp, #56]	; 0x38
 8009440:	e7c1      	b.n	80093c6 <_dtoa_r+0x19e>
 8009442:	2300      	movs	r3, #0
 8009444:	930b      	str	r3, [sp, #44]	; 0x2c
 8009446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009448:	2b00      	cmp	r3, #0
 800944a:	dc39      	bgt.n	80094c0 <_dtoa_r+0x298>
 800944c:	2301      	movs	r3, #1
 800944e:	461a      	mov	r2, r3
 8009450:	9304      	str	r3, [sp, #16]
 8009452:	9307      	str	r3, [sp, #28]
 8009454:	9221      	str	r2, [sp, #132]	; 0x84
 8009456:	e00c      	b.n	8009472 <_dtoa_r+0x24a>
 8009458:	2301      	movs	r3, #1
 800945a:	e7f3      	b.n	8009444 <_dtoa_r+0x21c>
 800945c:	2300      	movs	r3, #0
 800945e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009460:	930b      	str	r3, [sp, #44]	; 0x2c
 8009462:	9b03      	ldr	r3, [sp, #12]
 8009464:	4413      	add	r3, r2
 8009466:	9304      	str	r3, [sp, #16]
 8009468:	3301      	adds	r3, #1
 800946a:	2b01      	cmp	r3, #1
 800946c:	9307      	str	r3, [sp, #28]
 800946e:	bfb8      	it	lt
 8009470:	2301      	movlt	r3, #1
 8009472:	2200      	movs	r2, #0
 8009474:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8009478:	2204      	movs	r2, #4
 800947a:	f102 0014 	add.w	r0, r2, #20
 800947e:	4298      	cmp	r0, r3
 8009480:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8009484:	d920      	bls.n	80094c8 <_dtoa_r+0x2a0>
 8009486:	4648      	mov	r0, r9
 8009488:	f001 f8ea 	bl	800a660 <_Balloc>
 800948c:	9006      	str	r0, [sp, #24]
 800948e:	2800      	cmp	r0, #0
 8009490:	d13e      	bne.n	8009510 <_dtoa_r+0x2e8>
 8009492:	4602      	mov	r2, r0
 8009494:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009498:	4b1b      	ldr	r3, [pc, #108]	; (8009508 <_dtoa_r+0x2e0>)
 800949a:	481c      	ldr	r0, [pc, #112]	; (800950c <_dtoa_r+0x2e4>)
 800949c:	f002 fc08 	bl	800bcb0 <__assert_func>
 80094a0:	2301      	movs	r3, #1
 80094a2:	e7dc      	b.n	800945e <_dtoa_r+0x236>
 80094a4:	2401      	movs	r4, #1
 80094a6:	2300      	movs	r3, #0
 80094a8:	940b      	str	r4, [sp, #44]	; 0x2c
 80094aa:	9320      	str	r3, [sp, #128]	; 0x80
 80094ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80094b0:	2200      	movs	r2, #0
 80094b2:	9304      	str	r3, [sp, #16]
 80094b4:	9307      	str	r3, [sp, #28]
 80094b6:	2312      	movs	r3, #18
 80094b8:	e7cc      	b.n	8009454 <_dtoa_r+0x22c>
 80094ba:	2301      	movs	r3, #1
 80094bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80094be:	e7f5      	b.n	80094ac <_dtoa_r+0x284>
 80094c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094c2:	9304      	str	r3, [sp, #16]
 80094c4:	9307      	str	r3, [sp, #28]
 80094c6:	e7d4      	b.n	8009472 <_dtoa_r+0x24a>
 80094c8:	3101      	adds	r1, #1
 80094ca:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 80094ce:	0052      	lsls	r2, r2, #1
 80094d0:	e7d3      	b.n	800947a <_dtoa_r+0x252>
 80094d2:	bf00      	nop
 80094d4:	f3af 8000 	nop.w
 80094d8:	636f4361 	.word	0x636f4361
 80094dc:	3fd287a7 	.word	0x3fd287a7
 80094e0:	8b60c8b3 	.word	0x8b60c8b3
 80094e4:	3fc68a28 	.word	0x3fc68a28
 80094e8:	509f79fb 	.word	0x509f79fb
 80094ec:	3fd34413 	.word	0x3fd34413
 80094f0:	7ff00000 	.word	0x7ff00000
 80094f4:	0800cb60 	.word	0x0800cb60
 80094f8:	0800cb64 	.word	0x0800cb64
 80094fc:	0800cb1f 	.word	0x0800cb1f
 8009500:	3ff80000 	.word	0x3ff80000
 8009504:	0800cc68 	.word	0x0800cc68
 8009508:	0800cb6d 	.word	0x0800cb6d
 800950c:	0800cb7e 	.word	0x0800cb7e
 8009510:	9b06      	ldr	r3, [sp, #24]
 8009512:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009516:	9b07      	ldr	r3, [sp, #28]
 8009518:	2b0e      	cmp	r3, #14
 800951a:	f200 80a1 	bhi.w	8009660 <_dtoa_r+0x438>
 800951e:	2c00      	cmp	r4, #0
 8009520:	f000 809e 	beq.w	8009660 <_dtoa_r+0x438>
 8009524:	9b03      	ldr	r3, [sp, #12]
 8009526:	2b00      	cmp	r3, #0
 8009528:	dd34      	ble.n	8009594 <_dtoa_r+0x36c>
 800952a:	4a96      	ldr	r2, [pc, #600]	; (8009784 <_dtoa_r+0x55c>)
 800952c:	f003 030f 	and.w	r3, r3, #15
 8009530:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009534:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009538:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800953c:	9b03      	ldr	r3, [sp, #12]
 800953e:	05d8      	lsls	r0, r3, #23
 8009540:	ea4f 1523 	mov.w	r5, r3, asr #4
 8009544:	d516      	bpl.n	8009574 <_dtoa_r+0x34c>
 8009546:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800954a:	4b8f      	ldr	r3, [pc, #572]	; (8009788 <_dtoa_r+0x560>)
 800954c:	2603      	movs	r6, #3
 800954e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009552:	f7f7 f8eb 	bl	800072c <__aeabi_ddiv>
 8009556:	4682      	mov	sl, r0
 8009558:	468b      	mov	fp, r1
 800955a:	f005 050f 	and.w	r5, r5, #15
 800955e:	4c8a      	ldr	r4, [pc, #552]	; (8009788 <_dtoa_r+0x560>)
 8009560:	b955      	cbnz	r5, 8009578 <_dtoa_r+0x350>
 8009562:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009566:	4650      	mov	r0, sl
 8009568:	4659      	mov	r1, fp
 800956a:	f7f7 f8df 	bl	800072c <__aeabi_ddiv>
 800956e:	4682      	mov	sl, r0
 8009570:	468b      	mov	fp, r1
 8009572:	e028      	b.n	80095c6 <_dtoa_r+0x39e>
 8009574:	2602      	movs	r6, #2
 8009576:	e7f2      	b.n	800955e <_dtoa_r+0x336>
 8009578:	07e9      	lsls	r1, r5, #31
 800957a:	d508      	bpl.n	800958e <_dtoa_r+0x366>
 800957c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009580:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009584:	f7f6 ffa8 	bl	80004d8 <__aeabi_dmul>
 8009588:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800958c:	3601      	adds	r6, #1
 800958e:	106d      	asrs	r5, r5, #1
 8009590:	3408      	adds	r4, #8
 8009592:	e7e5      	b.n	8009560 <_dtoa_r+0x338>
 8009594:	f000 809f 	beq.w	80096d6 <_dtoa_r+0x4ae>
 8009598:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800959c:	9b03      	ldr	r3, [sp, #12]
 800959e:	2602      	movs	r6, #2
 80095a0:	425c      	negs	r4, r3
 80095a2:	4b78      	ldr	r3, [pc, #480]	; (8009784 <_dtoa_r+0x55c>)
 80095a4:	f004 020f 	and.w	r2, r4, #15
 80095a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b0:	f7f6 ff92 	bl	80004d8 <__aeabi_dmul>
 80095b4:	2300      	movs	r3, #0
 80095b6:	4682      	mov	sl, r0
 80095b8:	468b      	mov	fp, r1
 80095ba:	4d73      	ldr	r5, [pc, #460]	; (8009788 <_dtoa_r+0x560>)
 80095bc:	1124      	asrs	r4, r4, #4
 80095be:	2c00      	cmp	r4, #0
 80095c0:	d17e      	bne.n	80096c0 <_dtoa_r+0x498>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1d3      	bne.n	800956e <_dtoa_r+0x346>
 80095c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f000 8086 	beq.w	80096da <_dtoa_r+0x4b2>
 80095ce:	2200      	movs	r2, #0
 80095d0:	4650      	mov	r0, sl
 80095d2:	4659      	mov	r1, fp
 80095d4:	4b6d      	ldr	r3, [pc, #436]	; (800978c <_dtoa_r+0x564>)
 80095d6:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 80095da:	f7f7 f9ef 	bl	80009bc <__aeabi_dcmplt>
 80095de:	2800      	cmp	r0, #0
 80095e0:	d07b      	beq.n	80096da <_dtoa_r+0x4b2>
 80095e2:	9b07      	ldr	r3, [sp, #28]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d078      	beq.n	80096da <_dtoa_r+0x4b2>
 80095e8:	9b04      	ldr	r3, [sp, #16]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	dd36      	ble.n	800965c <_dtoa_r+0x434>
 80095ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80095f2:	9b03      	ldr	r3, [sp, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	1e5d      	subs	r5, r3, #1
 80095f8:	4b65      	ldr	r3, [pc, #404]	; (8009790 <_dtoa_r+0x568>)
 80095fa:	f7f6 ff6d 	bl	80004d8 <__aeabi_dmul>
 80095fe:	4682      	mov	sl, r0
 8009600:	468b      	mov	fp, r1
 8009602:	9c04      	ldr	r4, [sp, #16]
 8009604:	3601      	adds	r6, #1
 8009606:	4630      	mov	r0, r6
 8009608:	f7f6 fefc 	bl	8000404 <__aeabi_i2d>
 800960c:	4652      	mov	r2, sl
 800960e:	465b      	mov	r3, fp
 8009610:	f7f6 ff62 	bl	80004d8 <__aeabi_dmul>
 8009614:	2200      	movs	r2, #0
 8009616:	4b5f      	ldr	r3, [pc, #380]	; (8009794 <_dtoa_r+0x56c>)
 8009618:	f7f6 fda8 	bl	800016c <__adddf3>
 800961c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009620:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009624:	9611      	str	r6, [sp, #68]	; 0x44
 8009626:	2c00      	cmp	r4, #0
 8009628:	d15a      	bne.n	80096e0 <_dtoa_r+0x4b8>
 800962a:	2200      	movs	r2, #0
 800962c:	4650      	mov	r0, sl
 800962e:	4659      	mov	r1, fp
 8009630:	4b59      	ldr	r3, [pc, #356]	; (8009798 <_dtoa_r+0x570>)
 8009632:	f7f6 fd99 	bl	8000168 <__aeabi_dsub>
 8009636:	4633      	mov	r3, r6
 8009638:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800963a:	4682      	mov	sl, r0
 800963c:	468b      	mov	fp, r1
 800963e:	f7f7 f9db 	bl	80009f8 <__aeabi_dcmpgt>
 8009642:	2800      	cmp	r0, #0
 8009644:	f040 828b 	bne.w	8009b5e <_dtoa_r+0x936>
 8009648:	4650      	mov	r0, sl
 800964a:	4659      	mov	r1, fp
 800964c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800964e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009652:	f7f7 f9b3 	bl	80009bc <__aeabi_dcmplt>
 8009656:	2800      	cmp	r0, #0
 8009658:	f040 827f 	bne.w	8009b5a <_dtoa_r+0x932>
 800965c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8009660:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009662:	2b00      	cmp	r3, #0
 8009664:	f2c0 814d 	blt.w	8009902 <_dtoa_r+0x6da>
 8009668:	9a03      	ldr	r2, [sp, #12]
 800966a:	2a0e      	cmp	r2, #14
 800966c:	f300 8149 	bgt.w	8009902 <_dtoa_r+0x6da>
 8009670:	4b44      	ldr	r3, [pc, #272]	; (8009784 <_dtoa_r+0x55c>)
 8009672:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009676:	e9d3 3400 	ldrd	r3, r4, [r3]
 800967a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800967e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009680:	2b00      	cmp	r3, #0
 8009682:	f280 80d6 	bge.w	8009832 <_dtoa_r+0x60a>
 8009686:	9b07      	ldr	r3, [sp, #28]
 8009688:	2b00      	cmp	r3, #0
 800968a:	f300 80d2 	bgt.w	8009832 <_dtoa_r+0x60a>
 800968e:	f040 8263 	bne.w	8009b58 <_dtoa_r+0x930>
 8009692:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009696:	2200      	movs	r2, #0
 8009698:	4b3f      	ldr	r3, [pc, #252]	; (8009798 <_dtoa_r+0x570>)
 800969a:	f7f6 ff1d 	bl	80004d8 <__aeabi_dmul>
 800969e:	4652      	mov	r2, sl
 80096a0:	465b      	mov	r3, fp
 80096a2:	f7f7 f99f 	bl	80009e4 <__aeabi_dcmpge>
 80096a6:	9c07      	ldr	r4, [sp, #28]
 80096a8:	4625      	mov	r5, r4
 80096aa:	2800      	cmp	r0, #0
 80096ac:	f040 823c 	bne.w	8009b28 <_dtoa_r+0x900>
 80096b0:	2331      	movs	r3, #49	; 0x31
 80096b2:	9e06      	ldr	r6, [sp, #24]
 80096b4:	f806 3b01 	strb.w	r3, [r6], #1
 80096b8:	9b03      	ldr	r3, [sp, #12]
 80096ba:	3301      	adds	r3, #1
 80096bc:	9303      	str	r3, [sp, #12]
 80096be:	e237      	b.n	8009b30 <_dtoa_r+0x908>
 80096c0:	07e2      	lsls	r2, r4, #31
 80096c2:	d505      	bpl.n	80096d0 <_dtoa_r+0x4a8>
 80096c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80096c8:	f7f6 ff06 	bl	80004d8 <__aeabi_dmul>
 80096cc:	2301      	movs	r3, #1
 80096ce:	3601      	adds	r6, #1
 80096d0:	1064      	asrs	r4, r4, #1
 80096d2:	3508      	adds	r5, #8
 80096d4:	e773      	b.n	80095be <_dtoa_r+0x396>
 80096d6:	2602      	movs	r6, #2
 80096d8:	e775      	b.n	80095c6 <_dtoa_r+0x39e>
 80096da:	9d03      	ldr	r5, [sp, #12]
 80096dc:	9c07      	ldr	r4, [sp, #28]
 80096de:	e792      	b.n	8009606 <_dtoa_r+0x3de>
 80096e0:	9906      	ldr	r1, [sp, #24]
 80096e2:	4b28      	ldr	r3, [pc, #160]	; (8009784 <_dtoa_r+0x55c>)
 80096e4:	4421      	add	r1, r4
 80096e6:	9112      	str	r1, [sp, #72]	; 0x48
 80096e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80096ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80096ee:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80096f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80096f6:	2900      	cmp	r1, #0
 80096f8:	d052      	beq.n	80097a0 <_dtoa_r+0x578>
 80096fa:	2000      	movs	r0, #0
 80096fc:	4927      	ldr	r1, [pc, #156]	; (800979c <_dtoa_r+0x574>)
 80096fe:	f7f7 f815 	bl	800072c <__aeabi_ddiv>
 8009702:	4632      	mov	r2, r6
 8009704:	463b      	mov	r3, r7
 8009706:	f7f6 fd2f 	bl	8000168 <__aeabi_dsub>
 800970a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800970e:	9e06      	ldr	r6, [sp, #24]
 8009710:	4659      	mov	r1, fp
 8009712:	4650      	mov	r0, sl
 8009714:	f7f7 f990 	bl	8000a38 <__aeabi_d2iz>
 8009718:	4604      	mov	r4, r0
 800971a:	f7f6 fe73 	bl	8000404 <__aeabi_i2d>
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	4650      	mov	r0, sl
 8009724:	4659      	mov	r1, fp
 8009726:	f7f6 fd1f 	bl	8000168 <__aeabi_dsub>
 800972a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800972e:	3430      	adds	r4, #48	; 0x30
 8009730:	f806 4b01 	strb.w	r4, [r6], #1
 8009734:	4682      	mov	sl, r0
 8009736:	468b      	mov	fp, r1
 8009738:	f7f7 f940 	bl	80009bc <__aeabi_dcmplt>
 800973c:	2800      	cmp	r0, #0
 800973e:	d170      	bne.n	8009822 <_dtoa_r+0x5fa>
 8009740:	4652      	mov	r2, sl
 8009742:	465b      	mov	r3, fp
 8009744:	2000      	movs	r0, #0
 8009746:	4911      	ldr	r1, [pc, #68]	; (800978c <_dtoa_r+0x564>)
 8009748:	f7f6 fd0e 	bl	8000168 <__aeabi_dsub>
 800974c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009750:	f7f7 f934 	bl	80009bc <__aeabi_dcmplt>
 8009754:	2800      	cmp	r0, #0
 8009756:	f040 80b6 	bne.w	80098c6 <_dtoa_r+0x69e>
 800975a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800975c:	429e      	cmp	r6, r3
 800975e:	f43f af7d 	beq.w	800965c <_dtoa_r+0x434>
 8009762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009766:	2200      	movs	r2, #0
 8009768:	4b09      	ldr	r3, [pc, #36]	; (8009790 <_dtoa_r+0x568>)
 800976a:	f7f6 feb5 	bl	80004d8 <__aeabi_dmul>
 800976e:	2200      	movs	r2, #0
 8009770:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009774:	4b06      	ldr	r3, [pc, #24]	; (8009790 <_dtoa_r+0x568>)
 8009776:	4650      	mov	r0, sl
 8009778:	4659      	mov	r1, fp
 800977a:	f7f6 fead 	bl	80004d8 <__aeabi_dmul>
 800977e:	4682      	mov	sl, r0
 8009780:	468b      	mov	fp, r1
 8009782:	e7c5      	b.n	8009710 <_dtoa_r+0x4e8>
 8009784:	0800cc68 	.word	0x0800cc68
 8009788:	0800cc40 	.word	0x0800cc40
 800978c:	3ff00000 	.word	0x3ff00000
 8009790:	40240000 	.word	0x40240000
 8009794:	401c0000 	.word	0x401c0000
 8009798:	40140000 	.word	0x40140000
 800979c:	3fe00000 	.word	0x3fe00000
 80097a0:	4630      	mov	r0, r6
 80097a2:	4639      	mov	r1, r7
 80097a4:	f7f6 fe98 	bl	80004d8 <__aeabi_dmul>
 80097a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80097ac:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80097ae:	9e06      	ldr	r6, [sp, #24]
 80097b0:	4659      	mov	r1, fp
 80097b2:	4650      	mov	r0, sl
 80097b4:	f7f7 f940 	bl	8000a38 <__aeabi_d2iz>
 80097b8:	4604      	mov	r4, r0
 80097ba:	f7f6 fe23 	bl	8000404 <__aeabi_i2d>
 80097be:	4602      	mov	r2, r0
 80097c0:	460b      	mov	r3, r1
 80097c2:	4650      	mov	r0, sl
 80097c4:	4659      	mov	r1, fp
 80097c6:	f7f6 fccf 	bl	8000168 <__aeabi_dsub>
 80097ca:	3430      	adds	r4, #48	; 0x30
 80097cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80097ce:	f806 4b01 	strb.w	r4, [r6], #1
 80097d2:	429e      	cmp	r6, r3
 80097d4:	4682      	mov	sl, r0
 80097d6:	468b      	mov	fp, r1
 80097d8:	f04f 0200 	mov.w	r2, #0
 80097dc:	d123      	bne.n	8009826 <_dtoa_r+0x5fe>
 80097de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80097e2:	4bb2      	ldr	r3, [pc, #712]	; (8009aac <_dtoa_r+0x884>)
 80097e4:	f7f6 fcc2 	bl	800016c <__adddf3>
 80097e8:	4602      	mov	r2, r0
 80097ea:	460b      	mov	r3, r1
 80097ec:	4650      	mov	r0, sl
 80097ee:	4659      	mov	r1, fp
 80097f0:	f7f7 f902 	bl	80009f8 <__aeabi_dcmpgt>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	d166      	bne.n	80098c6 <_dtoa_r+0x69e>
 80097f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80097fc:	2000      	movs	r0, #0
 80097fe:	49ab      	ldr	r1, [pc, #684]	; (8009aac <_dtoa_r+0x884>)
 8009800:	f7f6 fcb2 	bl	8000168 <__aeabi_dsub>
 8009804:	4602      	mov	r2, r0
 8009806:	460b      	mov	r3, r1
 8009808:	4650      	mov	r0, sl
 800980a:	4659      	mov	r1, fp
 800980c:	f7f7 f8d6 	bl	80009bc <__aeabi_dcmplt>
 8009810:	2800      	cmp	r0, #0
 8009812:	f43f af23 	beq.w	800965c <_dtoa_r+0x434>
 8009816:	463e      	mov	r6, r7
 8009818:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800981c:	3f01      	subs	r7, #1
 800981e:	2b30      	cmp	r3, #48	; 0x30
 8009820:	d0f9      	beq.n	8009816 <_dtoa_r+0x5ee>
 8009822:	9503      	str	r5, [sp, #12]
 8009824:	e03e      	b.n	80098a4 <_dtoa_r+0x67c>
 8009826:	4ba2      	ldr	r3, [pc, #648]	; (8009ab0 <_dtoa_r+0x888>)
 8009828:	f7f6 fe56 	bl	80004d8 <__aeabi_dmul>
 800982c:	4682      	mov	sl, r0
 800982e:	468b      	mov	fp, r1
 8009830:	e7be      	b.n	80097b0 <_dtoa_r+0x588>
 8009832:	4654      	mov	r4, sl
 8009834:	f04f 0a00 	mov.w	sl, #0
 8009838:	465d      	mov	r5, fp
 800983a:	9e06      	ldr	r6, [sp, #24]
 800983c:	f8df b270 	ldr.w	fp, [pc, #624]	; 8009ab0 <_dtoa_r+0x888>
 8009840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009844:	4620      	mov	r0, r4
 8009846:	4629      	mov	r1, r5
 8009848:	f7f6 ff70 	bl	800072c <__aeabi_ddiv>
 800984c:	f7f7 f8f4 	bl	8000a38 <__aeabi_d2iz>
 8009850:	4607      	mov	r7, r0
 8009852:	f7f6 fdd7 	bl	8000404 <__aeabi_i2d>
 8009856:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800985a:	f7f6 fe3d 	bl	80004d8 <__aeabi_dmul>
 800985e:	4602      	mov	r2, r0
 8009860:	460b      	mov	r3, r1
 8009862:	4620      	mov	r0, r4
 8009864:	4629      	mov	r1, r5
 8009866:	f7f6 fc7f 	bl	8000168 <__aeabi_dsub>
 800986a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800986e:	f806 4b01 	strb.w	r4, [r6], #1
 8009872:	9c06      	ldr	r4, [sp, #24]
 8009874:	9d07      	ldr	r5, [sp, #28]
 8009876:	1b34      	subs	r4, r6, r4
 8009878:	42a5      	cmp	r5, r4
 800987a:	4602      	mov	r2, r0
 800987c:	460b      	mov	r3, r1
 800987e:	d133      	bne.n	80098e8 <_dtoa_r+0x6c0>
 8009880:	f7f6 fc74 	bl	800016c <__adddf3>
 8009884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009888:	4604      	mov	r4, r0
 800988a:	460d      	mov	r5, r1
 800988c:	f7f7 f8b4 	bl	80009f8 <__aeabi_dcmpgt>
 8009890:	b9c0      	cbnz	r0, 80098c4 <_dtoa_r+0x69c>
 8009892:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009896:	4620      	mov	r0, r4
 8009898:	4629      	mov	r1, r5
 800989a:	f7f7 f885 	bl	80009a8 <__aeabi_dcmpeq>
 800989e:	b108      	cbz	r0, 80098a4 <_dtoa_r+0x67c>
 80098a0:	07fb      	lsls	r3, r7, #31
 80098a2:	d40f      	bmi.n	80098c4 <_dtoa_r+0x69c>
 80098a4:	4648      	mov	r0, r9
 80098a6:	4641      	mov	r1, r8
 80098a8:	f000 feff 	bl	800a6aa <_Bfree>
 80098ac:	2300      	movs	r3, #0
 80098ae:	9803      	ldr	r0, [sp, #12]
 80098b0:	7033      	strb	r3, [r6, #0]
 80098b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80098b4:	3001      	adds	r0, #1
 80098b6:	6018      	str	r0, [r3, #0]
 80098b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	f43f acea 	beq.w	8009294 <_dtoa_r+0x6c>
 80098c0:	601e      	str	r6, [r3, #0]
 80098c2:	e4e7      	b.n	8009294 <_dtoa_r+0x6c>
 80098c4:	9d03      	ldr	r5, [sp, #12]
 80098c6:	4633      	mov	r3, r6
 80098c8:	461e      	mov	r6, r3
 80098ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098ce:	2a39      	cmp	r2, #57	; 0x39
 80098d0:	d106      	bne.n	80098e0 <_dtoa_r+0x6b8>
 80098d2:	9a06      	ldr	r2, [sp, #24]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d1f7      	bne.n	80098c8 <_dtoa_r+0x6a0>
 80098d8:	2230      	movs	r2, #48	; 0x30
 80098da:	9906      	ldr	r1, [sp, #24]
 80098dc:	3501      	adds	r5, #1
 80098de:	700a      	strb	r2, [r1, #0]
 80098e0:	781a      	ldrb	r2, [r3, #0]
 80098e2:	3201      	adds	r2, #1
 80098e4:	701a      	strb	r2, [r3, #0]
 80098e6:	e79c      	b.n	8009822 <_dtoa_r+0x5fa>
 80098e8:	4652      	mov	r2, sl
 80098ea:	465b      	mov	r3, fp
 80098ec:	f7f6 fdf4 	bl	80004d8 <__aeabi_dmul>
 80098f0:	2200      	movs	r2, #0
 80098f2:	2300      	movs	r3, #0
 80098f4:	4604      	mov	r4, r0
 80098f6:	460d      	mov	r5, r1
 80098f8:	f7f7 f856 	bl	80009a8 <__aeabi_dcmpeq>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d09f      	beq.n	8009840 <_dtoa_r+0x618>
 8009900:	e7d0      	b.n	80098a4 <_dtoa_r+0x67c>
 8009902:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009904:	2a00      	cmp	r2, #0
 8009906:	f000 80cb 	beq.w	8009aa0 <_dtoa_r+0x878>
 800990a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800990c:	2a01      	cmp	r2, #1
 800990e:	f300 80ae 	bgt.w	8009a6e <_dtoa_r+0x846>
 8009912:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009914:	2a00      	cmp	r2, #0
 8009916:	f000 80a6 	beq.w	8009a66 <_dtoa_r+0x83e>
 800991a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800991e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009920:	9e08      	ldr	r6, [sp, #32]
 8009922:	9a08      	ldr	r2, [sp, #32]
 8009924:	2101      	movs	r1, #1
 8009926:	441a      	add	r2, r3
 8009928:	9208      	str	r2, [sp, #32]
 800992a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800992c:	4648      	mov	r0, r9
 800992e:	441a      	add	r2, r3
 8009930:	9209      	str	r2, [sp, #36]	; 0x24
 8009932:	f000 ff5b 	bl	800a7ec <__i2b>
 8009936:	4605      	mov	r5, r0
 8009938:	2e00      	cmp	r6, #0
 800993a:	dd0c      	ble.n	8009956 <_dtoa_r+0x72e>
 800993c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800993e:	2b00      	cmp	r3, #0
 8009940:	dd09      	ble.n	8009956 <_dtoa_r+0x72e>
 8009942:	42b3      	cmp	r3, r6
 8009944:	bfa8      	it	ge
 8009946:	4633      	movge	r3, r6
 8009948:	9a08      	ldr	r2, [sp, #32]
 800994a:	1af6      	subs	r6, r6, r3
 800994c:	1ad2      	subs	r2, r2, r3
 800994e:	9208      	str	r2, [sp, #32]
 8009950:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009952:	1ad3      	subs	r3, r2, r3
 8009954:	9309      	str	r3, [sp, #36]	; 0x24
 8009956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009958:	b1f3      	cbz	r3, 8009998 <_dtoa_r+0x770>
 800995a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800995c:	2b00      	cmp	r3, #0
 800995e:	f000 80a3 	beq.w	8009aa8 <_dtoa_r+0x880>
 8009962:	2c00      	cmp	r4, #0
 8009964:	dd10      	ble.n	8009988 <_dtoa_r+0x760>
 8009966:	4629      	mov	r1, r5
 8009968:	4622      	mov	r2, r4
 800996a:	4648      	mov	r0, r9
 800996c:	f000 fff8 	bl	800a960 <__pow5mult>
 8009970:	4642      	mov	r2, r8
 8009972:	4601      	mov	r1, r0
 8009974:	4605      	mov	r5, r0
 8009976:	4648      	mov	r0, r9
 8009978:	f000 ff4e 	bl	800a818 <__multiply>
 800997c:	4607      	mov	r7, r0
 800997e:	4641      	mov	r1, r8
 8009980:	4648      	mov	r0, r9
 8009982:	f000 fe92 	bl	800a6aa <_Bfree>
 8009986:	46b8      	mov	r8, r7
 8009988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800998a:	1b1a      	subs	r2, r3, r4
 800998c:	d004      	beq.n	8009998 <_dtoa_r+0x770>
 800998e:	4641      	mov	r1, r8
 8009990:	4648      	mov	r0, r9
 8009992:	f000 ffe5 	bl	800a960 <__pow5mult>
 8009996:	4680      	mov	r8, r0
 8009998:	2101      	movs	r1, #1
 800999a:	4648      	mov	r0, r9
 800999c:	f000 ff26 	bl	800a7ec <__i2b>
 80099a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099a2:	4604      	mov	r4, r0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	f340 8085 	ble.w	8009ab4 <_dtoa_r+0x88c>
 80099aa:	461a      	mov	r2, r3
 80099ac:	4601      	mov	r1, r0
 80099ae:	4648      	mov	r0, r9
 80099b0:	f000 ffd6 	bl	800a960 <__pow5mult>
 80099b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80099b6:	4604      	mov	r4, r0
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	dd7e      	ble.n	8009aba <_dtoa_r+0x892>
 80099bc:	2700      	movs	r7, #0
 80099be:	6923      	ldr	r3, [r4, #16]
 80099c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80099c4:	6918      	ldr	r0, [r3, #16]
 80099c6:	f000 fec3 	bl	800a750 <__hi0bits>
 80099ca:	f1c0 0020 	rsb	r0, r0, #32
 80099ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099d0:	4418      	add	r0, r3
 80099d2:	f010 001f 	ands.w	r0, r0, #31
 80099d6:	f000 808e 	beq.w	8009af6 <_dtoa_r+0x8ce>
 80099da:	f1c0 0320 	rsb	r3, r0, #32
 80099de:	2b04      	cmp	r3, #4
 80099e0:	f340 8087 	ble.w	8009af2 <_dtoa_r+0x8ca>
 80099e4:	f1c0 001c 	rsb	r0, r0, #28
 80099e8:	9b08      	ldr	r3, [sp, #32]
 80099ea:	4406      	add	r6, r0
 80099ec:	4403      	add	r3, r0
 80099ee:	9308      	str	r3, [sp, #32]
 80099f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099f2:	4403      	add	r3, r0
 80099f4:	9309      	str	r3, [sp, #36]	; 0x24
 80099f6:	9b08      	ldr	r3, [sp, #32]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	dd05      	ble.n	8009a08 <_dtoa_r+0x7e0>
 80099fc:	4641      	mov	r1, r8
 80099fe:	461a      	mov	r2, r3
 8009a00:	4648      	mov	r0, r9
 8009a02:	f000 ffed 	bl	800a9e0 <__lshift>
 8009a06:	4680      	mov	r8, r0
 8009a08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	dd05      	ble.n	8009a1a <_dtoa_r+0x7f2>
 8009a0e:	4621      	mov	r1, r4
 8009a10:	461a      	mov	r2, r3
 8009a12:	4648      	mov	r0, r9
 8009a14:	f000 ffe4 	bl	800a9e0 <__lshift>
 8009a18:	4604      	mov	r4, r0
 8009a1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d06c      	beq.n	8009afa <_dtoa_r+0x8d2>
 8009a20:	4621      	mov	r1, r4
 8009a22:	4640      	mov	r0, r8
 8009a24:	f001 f848 	bl	800aab8 <__mcmp>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	da66      	bge.n	8009afa <_dtoa_r+0x8d2>
 8009a2c:	9b03      	ldr	r3, [sp, #12]
 8009a2e:	4641      	mov	r1, r8
 8009a30:	3b01      	subs	r3, #1
 8009a32:	9303      	str	r3, [sp, #12]
 8009a34:	220a      	movs	r2, #10
 8009a36:	2300      	movs	r3, #0
 8009a38:	4648      	mov	r0, r9
 8009a3a:	f000 fe3f 	bl	800a6bc <__multadd>
 8009a3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a40:	4680      	mov	r8, r0
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f000 819f 	beq.w	8009d86 <_dtoa_r+0xb5e>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	4629      	mov	r1, r5
 8009a4c:	220a      	movs	r2, #10
 8009a4e:	4648      	mov	r0, r9
 8009a50:	f000 fe34 	bl	800a6bc <__multadd>
 8009a54:	9b04      	ldr	r3, [sp, #16]
 8009a56:	4605      	mov	r5, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f300 8089 	bgt.w	8009b70 <_dtoa_r+0x948>
 8009a5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a60:	2b02      	cmp	r3, #2
 8009a62:	dc52      	bgt.n	8009b0a <_dtoa_r+0x8e2>
 8009a64:	e084      	b.n	8009b70 <_dtoa_r+0x948>
 8009a66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a68:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a6c:	e757      	b.n	800991e <_dtoa_r+0x6f6>
 8009a6e:	9b07      	ldr	r3, [sp, #28]
 8009a70:	1e5c      	subs	r4, r3, #1
 8009a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a74:	42a3      	cmp	r3, r4
 8009a76:	bfb7      	itett	lt
 8009a78:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009a7a:	1b1c      	subge	r4, r3, r4
 8009a7c:	1ae2      	sublt	r2, r4, r3
 8009a7e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009a80:	bfbe      	ittt	lt
 8009a82:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009a84:	189b      	addlt	r3, r3, r2
 8009a86:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009a88:	9b07      	ldr	r3, [sp, #28]
 8009a8a:	bfb8      	it	lt
 8009a8c:	2400      	movlt	r4, #0
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	bfb7      	itett	lt
 8009a92:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8009a96:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8009a9a:	1a9e      	sublt	r6, r3, r2
 8009a9c:	2300      	movlt	r3, #0
 8009a9e:	e740      	b.n	8009922 <_dtoa_r+0x6fa>
 8009aa0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009aa2:	9e08      	ldr	r6, [sp, #32]
 8009aa4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009aa6:	e747      	b.n	8009938 <_dtoa_r+0x710>
 8009aa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009aaa:	e770      	b.n	800998e <_dtoa_r+0x766>
 8009aac:	3fe00000 	.word	0x3fe00000
 8009ab0:	40240000 	.word	0x40240000
 8009ab4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	dc17      	bgt.n	8009aea <_dtoa_r+0x8c2>
 8009aba:	f1ba 0f00 	cmp.w	sl, #0
 8009abe:	d114      	bne.n	8009aea <_dtoa_r+0x8c2>
 8009ac0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ac4:	b99b      	cbnz	r3, 8009aee <_dtoa_r+0x8c6>
 8009ac6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8009aca:	0d3f      	lsrs	r7, r7, #20
 8009acc:	053f      	lsls	r7, r7, #20
 8009ace:	b137      	cbz	r7, 8009ade <_dtoa_r+0x8b6>
 8009ad0:	2701      	movs	r7, #1
 8009ad2:	9b08      	ldr	r3, [sp, #32]
 8009ad4:	3301      	adds	r3, #1
 8009ad6:	9308      	str	r3, [sp, #32]
 8009ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ada:	3301      	adds	r3, #1
 8009adc:	9309      	str	r3, [sp, #36]	; 0x24
 8009ade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	f47f af6c 	bne.w	80099be <_dtoa_r+0x796>
 8009ae6:	2001      	movs	r0, #1
 8009ae8:	e771      	b.n	80099ce <_dtoa_r+0x7a6>
 8009aea:	2700      	movs	r7, #0
 8009aec:	e7f7      	b.n	8009ade <_dtoa_r+0x8b6>
 8009aee:	4657      	mov	r7, sl
 8009af0:	e7f5      	b.n	8009ade <_dtoa_r+0x8b6>
 8009af2:	d080      	beq.n	80099f6 <_dtoa_r+0x7ce>
 8009af4:	4618      	mov	r0, r3
 8009af6:	301c      	adds	r0, #28
 8009af8:	e776      	b.n	80099e8 <_dtoa_r+0x7c0>
 8009afa:	9b07      	ldr	r3, [sp, #28]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	dc31      	bgt.n	8009b64 <_dtoa_r+0x93c>
 8009b00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	dd2e      	ble.n	8009b64 <_dtoa_r+0x93c>
 8009b06:	9b07      	ldr	r3, [sp, #28]
 8009b08:	9304      	str	r3, [sp, #16]
 8009b0a:	9b04      	ldr	r3, [sp, #16]
 8009b0c:	b963      	cbnz	r3, 8009b28 <_dtoa_r+0x900>
 8009b0e:	4621      	mov	r1, r4
 8009b10:	2205      	movs	r2, #5
 8009b12:	4648      	mov	r0, r9
 8009b14:	f000 fdd2 	bl	800a6bc <__multadd>
 8009b18:	4601      	mov	r1, r0
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	4640      	mov	r0, r8
 8009b1e:	f000 ffcb 	bl	800aab8 <__mcmp>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	f73f adc4 	bgt.w	80096b0 <_dtoa_r+0x488>
 8009b28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b2a:	9e06      	ldr	r6, [sp, #24]
 8009b2c:	43db      	mvns	r3, r3
 8009b2e:	9303      	str	r3, [sp, #12]
 8009b30:	2700      	movs	r7, #0
 8009b32:	4621      	mov	r1, r4
 8009b34:	4648      	mov	r0, r9
 8009b36:	f000 fdb8 	bl	800a6aa <_Bfree>
 8009b3a:	2d00      	cmp	r5, #0
 8009b3c:	f43f aeb2 	beq.w	80098a4 <_dtoa_r+0x67c>
 8009b40:	b12f      	cbz	r7, 8009b4e <_dtoa_r+0x926>
 8009b42:	42af      	cmp	r7, r5
 8009b44:	d003      	beq.n	8009b4e <_dtoa_r+0x926>
 8009b46:	4639      	mov	r1, r7
 8009b48:	4648      	mov	r0, r9
 8009b4a:	f000 fdae 	bl	800a6aa <_Bfree>
 8009b4e:	4629      	mov	r1, r5
 8009b50:	4648      	mov	r0, r9
 8009b52:	f000 fdaa 	bl	800a6aa <_Bfree>
 8009b56:	e6a5      	b.n	80098a4 <_dtoa_r+0x67c>
 8009b58:	2400      	movs	r4, #0
 8009b5a:	4625      	mov	r5, r4
 8009b5c:	e7e4      	b.n	8009b28 <_dtoa_r+0x900>
 8009b5e:	9503      	str	r5, [sp, #12]
 8009b60:	4625      	mov	r5, r4
 8009b62:	e5a5      	b.n	80096b0 <_dtoa_r+0x488>
 8009b64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	f000 80c4 	beq.w	8009cf4 <_dtoa_r+0xacc>
 8009b6c:	9b07      	ldr	r3, [sp, #28]
 8009b6e:	9304      	str	r3, [sp, #16]
 8009b70:	2e00      	cmp	r6, #0
 8009b72:	dd05      	ble.n	8009b80 <_dtoa_r+0x958>
 8009b74:	4629      	mov	r1, r5
 8009b76:	4632      	mov	r2, r6
 8009b78:	4648      	mov	r0, r9
 8009b7a:	f000 ff31 	bl	800a9e0 <__lshift>
 8009b7e:	4605      	mov	r5, r0
 8009b80:	2f00      	cmp	r7, #0
 8009b82:	d058      	beq.n	8009c36 <_dtoa_r+0xa0e>
 8009b84:	4648      	mov	r0, r9
 8009b86:	6869      	ldr	r1, [r5, #4]
 8009b88:	f000 fd6a 	bl	800a660 <_Balloc>
 8009b8c:	4606      	mov	r6, r0
 8009b8e:	b920      	cbnz	r0, 8009b9a <_dtoa_r+0x972>
 8009b90:	4602      	mov	r2, r0
 8009b92:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b96:	4b80      	ldr	r3, [pc, #512]	; (8009d98 <_dtoa_r+0xb70>)
 8009b98:	e47f      	b.n	800949a <_dtoa_r+0x272>
 8009b9a:	692a      	ldr	r2, [r5, #16]
 8009b9c:	f105 010c 	add.w	r1, r5, #12
 8009ba0:	3202      	adds	r2, #2
 8009ba2:	0092      	lsls	r2, r2, #2
 8009ba4:	300c      	adds	r0, #12
 8009ba6:	f000 fd33 	bl	800a610 <memcpy>
 8009baa:	2201      	movs	r2, #1
 8009bac:	4631      	mov	r1, r6
 8009bae:	4648      	mov	r0, r9
 8009bb0:	f000 ff16 	bl	800a9e0 <__lshift>
 8009bb4:	462f      	mov	r7, r5
 8009bb6:	4605      	mov	r5, r0
 8009bb8:	9b06      	ldr	r3, [sp, #24]
 8009bba:	9a06      	ldr	r2, [sp, #24]
 8009bbc:	3301      	adds	r3, #1
 8009bbe:	9307      	str	r3, [sp, #28]
 8009bc0:	9b04      	ldr	r3, [sp, #16]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	930a      	str	r3, [sp, #40]	; 0x28
 8009bc6:	f00a 0301 	and.w	r3, sl, #1
 8009bca:	9309      	str	r3, [sp, #36]	; 0x24
 8009bcc:	9b07      	ldr	r3, [sp, #28]
 8009bce:	4621      	mov	r1, r4
 8009bd0:	4640      	mov	r0, r8
 8009bd2:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8009bd6:	f7ff fa97 	bl	8009108 <quorem>
 8009bda:	4639      	mov	r1, r7
 8009bdc:	9004      	str	r0, [sp, #16]
 8009bde:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009be2:	4640      	mov	r0, r8
 8009be4:	f000 ff68 	bl	800aab8 <__mcmp>
 8009be8:	462a      	mov	r2, r5
 8009bea:	9008      	str	r0, [sp, #32]
 8009bec:	4621      	mov	r1, r4
 8009bee:	4648      	mov	r0, r9
 8009bf0:	f000 ff7e 	bl	800aaf0 <__mdiff>
 8009bf4:	68c2      	ldr	r2, [r0, #12]
 8009bf6:	4606      	mov	r6, r0
 8009bf8:	b9fa      	cbnz	r2, 8009c3a <_dtoa_r+0xa12>
 8009bfa:	4601      	mov	r1, r0
 8009bfc:	4640      	mov	r0, r8
 8009bfe:	f000 ff5b 	bl	800aab8 <__mcmp>
 8009c02:	4602      	mov	r2, r0
 8009c04:	4631      	mov	r1, r6
 8009c06:	4648      	mov	r0, r9
 8009c08:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c0a:	f000 fd4e 	bl	800a6aa <_Bfree>
 8009c0e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c12:	9e07      	ldr	r6, [sp, #28]
 8009c14:	ea43 0102 	orr.w	r1, r3, r2
 8009c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c1a:	430b      	orrs	r3, r1
 8009c1c:	d10f      	bne.n	8009c3e <_dtoa_r+0xa16>
 8009c1e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c22:	d028      	beq.n	8009c76 <_dtoa_r+0xa4e>
 8009c24:	9b08      	ldr	r3, [sp, #32]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	dd02      	ble.n	8009c30 <_dtoa_r+0xa08>
 8009c2a:	9b04      	ldr	r3, [sp, #16]
 8009c2c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009c30:	f88b a000 	strb.w	sl, [fp]
 8009c34:	e77d      	b.n	8009b32 <_dtoa_r+0x90a>
 8009c36:	4628      	mov	r0, r5
 8009c38:	e7bc      	b.n	8009bb4 <_dtoa_r+0x98c>
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	e7e2      	b.n	8009c04 <_dtoa_r+0x9dc>
 8009c3e:	9b08      	ldr	r3, [sp, #32]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	db04      	blt.n	8009c4e <_dtoa_r+0xa26>
 8009c44:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009c46:	430b      	orrs	r3, r1
 8009c48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c4a:	430b      	orrs	r3, r1
 8009c4c:	d120      	bne.n	8009c90 <_dtoa_r+0xa68>
 8009c4e:	2a00      	cmp	r2, #0
 8009c50:	ddee      	ble.n	8009c30 <_dtoa_r+0xa08>
 8009c52:	4641      	mov	r1, r8
 8009c54:	2201      	movs	r2, #1
 8009c56:	4648      	mov	r0, r9
 8009c58:	f000 fec2 	bl	800a9e0 <__lshift>
 8009c5c:	4621      	mov	r1, r4
 8009c5e:	4680      	mov	r8, r0
 8009c60:	f000 ff2a 	bl	800aab8 <__mcmp>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	dc03      	bgt.n	8009c70 <_dtoa_r+0xa48>
 8009c68:	d1e2      	bne.n	8009c30 <_dtoa_r+0xa08>
 8009c6a:	f01a 0f01 	tst.w	sl, #1
 8009c6e:	d0df      	beq.n	8009c30 <_dtoa_r+0xa08>
 8009c70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c74:	d1d9      	bne.n	8009c2a <_dtoa_r+0xa02>
 8009c76:	2339      	movs	r3, #57	; 0x39
 8009c78:	f88b 3000 	strb.w	r3, [fp]
 8009c7c:	4633      	mov	r3, r6
 8009c7e:	461e      	mov	r6, r3
 8009c80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009c84:	3b01      	subs	r3, #1
 8009c86:	2a39      	cmp	r2, #57	; 0x39
 8009c88:	d06a      	beq.n	8009d60 <_dtoa_r+0xb38>
 8009c8a:	3201      	adds	r2, #1
 8009c8c:	701a      	strb	r2, [r3, #0]
 8009c8e:	e750      	b.n	8009b32 <_dtoa_r+0x90a>
 8009c90:	2a00      	cmp	r2, #0
 8009c92:	dd07      	ble.n	8009ca4 <_dtoa_r+0xa7c>
 8009c94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c98:	d0ed      	beq.n	8009c76 <_dtoa_r+0xa4e>
 8009c9a:	f10a 0301 	add.w	r3, sl, #1
 8009c9e:	f88b 3000 	strb.w	r3, [fp]
 8009ca2:	e746      	b.n	8009b32 <_dtoa_r+0x90a>
 8009ca4:	9b07      	ldr	r3, [sp, #28]
 8009ca6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ca8:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d041      	beq.n	8009d34 <_dtoa_r+0xb0c>
 8009cb0:	4641      	mov	r1, r8
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	220a      	movs	r2, #10
 8009cb6:	4648      	mov	r0, r9
 8009cb8:	f000 fd00 	bl	800a6bc <__multadd>
 8009cbc:	42af      	cmp	r7, r5
 8009cbe:	4680      	mov	r8, r0
 8009cc0:	f04f 0300 	mov.w	r3, #0
 8009cc4:	f04f 020a 	mov.w	r2, #10
 8009cc8:	4639      	mov	r1, r7
 8009cca:	4648      	mov	r0, r9
 8009ccc:	d107      	bne.n	8009cde <_dtoa_r+0xab6>
 8009cce:	f000 fcf5 	bl	800a6bc <__multadd>
 8009cd2:	4607      	mov	r7, r0
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	9b07      	ldr	r3, [sp, #28]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	9307      	str	r3, [sp, #28]
 8009cdc:	e776      	b.n	8009bcc <_dtoa_r+0x9a4>
 8009cde:	f000 fced 	bl	800a6bc <__multadd>
 8009ce2:	4629      	mov	r1, r5
 8009ce4:	4607      	mov	r7, r0
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	220a      	movs	r2, #10
 8009cea:	4648      	mov	r0, r9
 8009cec:	f000 fce6 	bl	800a6bc <__multadd>
 8009cf0:	4605      	mov	r5, r0
 8009cf2:	e7f0      	b.n	8009cd6 <_dtoa_r+0xaae>
 8009cf4:	9b07      	ldr	r3, [sp, #28]
 8009cf6:	9304      	str	r3, [sp, #16]
 8009cf8:	9e06      	ldr	r6, [sp, #24]
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	4640      	mov	r0, r8
 8009cfe:	f7ff fa03 	bl	8009108 <quorem>
 8009d02:	9b06      	ldr	r3, [sp, #24]
 8009d04:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d08:	f806 ab01 	strb.w	sl, [r6], #1
 8009d0c:	1af2      	subs	r2, r6, r3
 8009d0e:	9b04      	ldr	r3, [sp, #16]
 8009d10:	4293      	cmp	r3, r2
 8009d12:	dd07      	ble.n	8009d24 <_dtoa_r+0xafc>
 8009d14:	4641      	mov	r1, r8
 8009d16:	2300      	movs	r3, #0
 8009d18:	220a      	movs	r2, #10
 8009d1a:	4648      	mov	r0, r9
 8009d1c:	f000 fcce 	bl	800a6bc <__multadd>
 8009d20:	4680      	mov	r8, r0
 8009d22:	e7ea      	b.n	8009cfa <_dtoa_r+0xad2>
 8009d24:	9b04      	ldr	r3, [sp, #16]
 8009d26:	2700      	movs	r7, #0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	bfcc      	ite	gt
 8009d2c:	461e      	movgt	r6, r3
 8009d2e:	2601      	movle	r6, #1
 8009d30:	9b06      	ldr	r3, [sp, #24]
 8009d32:	441e      	add	r6, r3
 8009d34:	4641      	mov	r1, r8
 8009d36:	2201      	movs	r2, #1
 8009d38:	4648      	mov	r0, r9
 8009d3a:	f000 fe51 	bl	800a9e0 <__lshift>
 8009d3e:	4621      	mov	r1, r4
 8009d40:	4680      	mov	r8, r0
 8009d42:	f000 feb9 	bl	800aab8 <__mcmp>
 8009d46:	2800      	cmp	r0, #0
 8009d48:	dc98      	bgt.n	8009c7c <_dtoa_r+0xa54>
 8009d4a:	d102      	bne.n	8009d52 <_dtoa_r+0xb2a>
 8009d4c:	f01a 0f01 	tst.w	sl, #1
 8009d50:	d194      	bne.n	8009c7c <_dtoa_r+0xa54>
 8009d52:	4633      	mov	r3, r6
 8009d54:	461e      	mov	r6, r3
 8009d56:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d5a:	2a30      	cmp	r2, #48	; 0x30
 8009d5c:	d0fa      	beq.n	8009d54 <_dtoa_r+0xb2c>
 8009d5e:	e6e8      	b.n	8009b32 <_dtoa_r+0x90a>
 8009d60:	9a06      	ldr	r2, [sp, #24]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d18b      	bne.n	8009c7e <_dtoa_r+0xa56>
 8009d66:	9b03      	ldr	r3, [sp, #12]
 8009d68:	3301      	adds	r3, #1
 8009d6a:	9303      	str	r3, [sp, #12]
 8009d6c:	2331      	movs	r3, #49	; 0x31
 8009d6e:	7013      	strb	r3, [r2, #0]
 8009d70:	e6df      	b.n	8009b32 <_dtoa_r+0x90a>
 8009d72:	4b0a      	ldr	r3, [pc, #40]	; (8009d9c <_dtoa_r+0xb74>)
 8009d74:	f7ff baaa 	b.w	80092cc <_dtoa_r+0xa4>
 8009d78:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	f47f aa8e 	bne.w	800929c <_dtoa_r+0x74>
 8009d80:	4b07      	ldr	r3, [pc, #28]	; (8009da0 <_dtoa_r+0xb78>)
 8009d82:	f7ff baa3 	b.w	80092cc <_dtoa_r+0xa4>
 8009d86:	9b04      	ldr	r3, [sp, #16]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	dcb5      	bgt.n	8009cf8 <_dtoa_r+0xad0>
 8009d8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	f73f aebb 	bgt.w	8009b0a <_dtoa_r+0x8e2>
 8009d94:	e7b0      	b.n	8009cf8 <_dtoa_r+0xad0>
 8009d96:	bf00      	nop
 8009d98:	0800cb6d 	.word	0x0800cb6d
 8009d9c:	0800cb1e 	.word	0x0800cb1e
 8009da0:	0800cb64 	.word	0x0800cb64

08009da4 <__sflush_r>:
 8009da4:	898b      	ldrh	r3, [r1, #12]
 8009da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009daa:	4605      	mov	r5, r0
 8009dac:	0718      	lsls	r0, r3, #28
 8009dae:	460c      	mov	r4, r1
 8009db0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009db4:	d45f      	bmi.n	8009e76 <__sflush_r+0xd2>
 8009db6:	684b      	ldr	r3, [r1, #4]
 8009db8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	818a      	strh	r2, [r1, #12]
 8009dc0:	dc05      	bgt.n	8009dce <__sflush_r+0x2a>
 8009dc2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	dc02      	bgt.n	8009dce <__sflush_r+0x2a>
 8009dc8:	2000      	movs	r0, #0
 8009dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009dd0:	2e00      	cmp	r6, #0
 8009dd2:	d0f9      	beq.n	8009dc8 <__sflush_r+0x24>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009dda:	682f      	ldr	r7, [r5, #0]
 8009ddc:	602b      	str	r3, [r5, #0]
 8009dde:	d036      	beq.n	8009e4e <__sflush_r+0xaa>
 8009de0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009de2:	89a3      	ldrh	r3, [r4, #12]
 8009de4:	075a      	lsls	r2, r3, #29
 8009de6:	d505      	bpl.n	8009df4 <__sflush_r+0x50>
 8009de8:	6863      	ldr	r3, [r4, #4]
 8009dea:	1ac0      	subs	r0, r0, r3
 8009dec:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009dee:	b10b      	cbz	r3, 8009df4 <__sflush_r+0x50>
 8009df0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009df2:	1ac0      	subs	r0, r0, r3
 8009df4:	2300      	movs	r3, #0
 8009df6:	4602      	mov	r2, r0
 8009df8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	69e1      	ldr	r1, [r4, #28]
 8009dfe:	47b0      	blx	r6
 8009e00:	1c43      	adds	r3, r0, #1
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	d106      	bne.n	8009e14 <__sflush_r+0x70>
 8009e06:	6829      	ldr	r1, [r5, #0]
 8009e08:	291d      	cmp	r1, #29
 8009e0a:	d830      	bhi.n	8009e6e <__sflush_r+0xca>
 8009e0c:	4a2b      	ldr	r2, [pc, #172]	; (8009ebc <__sflush_r+0x118>)
 8009e0e:	40ca      	lsrs	r2, r1
 8009e10:	07d6      	lsls	r6, r2, #31
 8009e12:	d52c      	bpl.n	8009e6e <__sflush_r+0xca>
 8009e14:	2200      	movs	r2, #0
 8009e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e1a:	b21b      	sxth	r3, r3
 8009e1c:	6062      	str	r2, [r4, #4]
 8009e1e:	6922      	ldr	r2, [r4, #16]
 8009e20:	04d9      	lsls	r1, r3, #19
 8009e22:	81a3      	strh	r3, [r4, #12]
 8009e24:	6022      	str	r2, [r4, #0]
 8009e26:	d504      	bpl.n	8009e32 <__sflush_r+0x8e>
 8009e28:	1c42      	adds	r2, r0, #1
 8009e2a:	d101      	bne.n	8009e30 <__sflush_r+0x8c>
 8009e2c:	682b      	ldr	r3, [r5, #0]
 8009e2e:	b903      	cbnz	r3, 8009e32 <__sflush_r+0x8e>
 8009e30:	6520      	str	r0, [r4, #80]	; 0x50
 8009e32:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009e34:	602f      	str	r7, [r5, #0]
 8009e36:	2900      	cmp	r1, #0
 8009e38:	d0c6      	beq.n	8009dc8 <__sflush_r+0x24>
 8009e3a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009e3e:	4299      	cmp	r1, r3
 8009e40:	d002      	beq.n	8009e48 <__sflush_r+0xa4>
 8009e42:	4628      	mov	r0, r5
 8009e44:	f000 f938 	bl	800a0b8 <_free_r>
 8009e48:	2000      	movs	r0, #0
 8009e4a:	6320      	str	r0, [r4, #48]	; 0x30
 8009e4c:	e7bd      	b.n	8009dca <__sflush_r+0x26>
 8009e4e:	69e1      	ldr	r1, [r4, #28]
 8009e50:	2301      	movs	r3, #1
 8009e52:	4628      	mov	r0, r5
 8009e54:	47b0      	blx	r6
 8009e56:	1c41      	adds	r1, r0, #1
 8009e58:	d1c3      	bne.n	8009de2 <__sflush_r+0x3e>
 8009e5a:	682b      	ldr	r3, [r5, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d0c0      	beq.n	8009de2 <__sflush_r+0x3e>
 8009e60:	2b1d      	cmp	r3, #29
 8009e62:	d001      	beq.n	8009e68 <__sflush_r+0xc4>
 8009e64:	2b16      	cmp	r3, #22
 8009e66:	d101      	bne.n	8009e6c <__sflush_r+0xc8>
 8009e68:	602f      	str	r7, [r5, #0]
 8009e6a:	e7ad      	b.n	8009dc8 <__sflush_r+0x24>
 8009e6c:	89a3      	ldrh	r3, [r4, #12]
 8009e6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e72:	81a3      	strh	r3, [r4, #12]
 8009e74:	e7a9      	b.n	8009dca <__sflush_r+0x26>
 8009e76:	690f      	ldr	r7, [r1, #16]
 8009e78:	2f00      	cmp	r7, #0
 8009e7a:	d0a5      	beq.n	8009dc8 <__sflush_r+0x24>
 8009e7c:	079b      	lsls	r3, r3, #30
 8009e7e:	bf18      	it	ne
 8009e80:	2300      	movne	r3, #0
 8009e82:	680e      	ldr	r6, [r1, #0]
 8009e84:	bf08      	it	eq
 8009e86:	694b      	ldreq	r3, [r1, #20]
 8009e88:	eba6 0807 	sub.w	r8, r6, r7
 8009e8c:	600f      	str	r7, [r1, #0]
 8009e8e:	608b      	str	r3, [r1, #8]
 8009e90:	f1b8 0f00 	cmp.w	r8, #0
 8009e94:	dd98      	ble.n	8009dc8 <__sflush_r+0x24>
 8009e96:	4643      	mov	r3, r8
 8009e98:	463a      	mov	r2, r7
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	69e1      	ldr	r1, [r4, #28]
 8009e9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009ea0:	47b0      	blx	r6
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	dc06      	bgt.n	8009eb4 <__sflush_r+0x110>
 8009ea6:	89a3      	ldrh	r3, [r4, #12]
 8009ea8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009eb0:	81a3      	strh	r3, [r4, #12]
 8009eb2:	e78a      	b.n	8009dca <__sflush_r+0x26>
 8009eb4:	4407      	add	r7, r0
 8009eb6:	eba8 0800 	sub.w	r8, r8, r0
 8009eba:	e7e9      	b.n	8009e90 <__sflush_r+0xec>
 8009ebc:	20400001 	.word	0x20400001

08009ec0 <_fflush_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	460c      	mov	r4, r1
 8009ec4:	4605      	mov	r5, r0
 8009ec6:	b118      	cbz	r0, 8009ed0 <_fflush_r+0x10>
 8009ec8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009eca:	b90b      	cbnz	r3, 8009ed0 <_fflush_r+0x10>
 8009ecc:	f000 f864 	bl	8009f98 <__sinit>
 8009ed0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009ed4:	b1b8      	cbz	r0, 8009f06 <_fflush_r+0x46>
 8009ed6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ed8:	07db      	lsls	r3, r3, #31
 8009eda:	d404      	bmi.n	8009ee6 <_fflush_r+0x26>
 8009edc:	0581      	lsls	r1, r0, #22
 8009ede:	d402      	bmi.n	8009ee6 <_fflush_r+0x26>
 8009ee0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ee2:	f000 fb19 	bl	800a518 <__retarget_lock_acquire_recursive>
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	4621      	mov	r1, r4
 8009eea:	f7ff ff5b 	bl	8009da4 <__sflush_r>
 8009eee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ef0:	4605      	mov	r5, r0
 8009ef2:	07da      	lsls	r2, r3, #31
 8009ef4:	d405      	bmi.n	8009f02 <_fflush_r+0x42>
 8009ef6:	89a3      	ldrh	r3, [r4, #12]
 8009ef8:	059b      	lsls	r3, r3, #22
 8009efa:	d402      	bmi.n	8009f02 <_fflush_r+0x42>
 8009efc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009efe:	f000 fb0c 	bl	800a51a <__retarget_lock_release_recursive>
 8009f02:	4628      	mov	r0, r5
 8009f04:	bd38      	pop	{r3, r4, r5, pc}
 8009f06:	4605      	mov	r5, r0
 8009f08:	e7fb      	b.n	8009f02 <_fflush_r+0x42>
	...

08009f0c <std>:
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	b510      	push	{r4, lr}
 8009f10:	4604      	mov	r4, r0
 8009f12:	e9c0 3300 	strd	r3, r3, [r0]
 8009f16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f1a:	6083      	str	r3, [r0, #8]
 8009f1c:	8181      	strh	r1, [r0, #12]
 8009f1e:	6643      	str	r3, [r0, #100]	; 0x64
 8009f20:	81c2      	strh	r2, [r0, #14]
 8009f22:	6183      	str	r3, [r0, #24]
 8009f24:	4619      	mov	r1, r3
 8009f26:	2208      	movs	r2, #8
 8009f28:	305c      	adds	r0, #92	; 0x5c
 8009f2a:	f7fc fadb 	bl	80064e4 <memset>
 8009f2e:	4b07      	ldr	r3, [pc, #28]	; (8009f4c <std+0x40>)
 8009f30:	61e4      	str	r4, [r4, #28]
 8009f32:	6223      	str	r3, [r4, #32]
 8009f34:	4b06      	ldr	r3, [pc, #24]	; (8009f50 <std+0x44>)
 8009f36:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009f3a:	6263      	str	r3, [r4, #36]	; 0x24
 8009f3c:	4b05      	ldr	r3, [pc, #20]	; (8009f54 <std+0x48>)
 8009f3e:	62a3      	str	r3, [r4, #40]	; 0x28
 8009f40:	4b05      	ldr	r3, [pc, #20]	; (8009f58 <std+0x4c>)
 8009f42:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f48:	f000 bae4 	b.w	800a514 <__retarget_lock_init_recursive>
 8009f4c:	0800b085 	.word	0x0800b085
 8009f50:	0800b0a7 	.word	0x0800b0a7
 8009f54:	0800b0df 	.word	0x0800b0df
 8009f58:	0800b103 	.word	0x0800b103

08009f5c <_cleanup_r>:
 8009f5c:	4901      	ldr	r1, [pc, #4]	; (8009f64 <_cleanup_r+0x8>)
 8009f5e:	f000 bab5 	b.w	800a4cc <_fwalk_reent>
 8009f62:	bf00      	nop
 8009f64:	0800bd69 	.word	0x0800bd69

08009f68 <__sfp_lock_acquire>:
 8009f68:	4801      	ldr	r0, [pc, #4]	; (8009f70 <__sfp_lock_acquire+0x8>)
 8009f6a:	f000 bad5 	b.w	800a518 <__retarget_lock_acquire_recursive>
 8009f6e:	bf00      	nop
 8009f70:	200010bc 	.word	0x200010bc

08009f74 <__sfp_lock_release>:
 8009f74:	4801      	ldr	r0, [pc, #4]	; (8009f7c <__sfp_lock_release+0x8>)
 8009f76:	f000 bad0 	b.w	800a51a <__retarget_lock_release_recursive>
 8009f7a:	bf00      	nop
 8009f7c:	200010bc 	.word	0x200010bc

08009f80 <__sinit_lock_acquire>:
 8009f80:	4801      	ldr	r0, [pc, #4]	; (8009f88 <__sinit_lock_acquire+0x8>)
 8009f82:	f000 bac9 	b.w	800a518 <__retarget_lock_acquire_recursive>
 8009f86:	bf00      	nop
 8009f88:	200010b7 	.word	0x200010b7

08009f8c <__sinit_lock_release>:
 8009f8c:	4801      	ldr	r0, [pc, #4]	; (8009f94 <__sinit_lock_release+0x8>)
 8009f8e:	f000 bac4 	b.w	800a51a <__retarget_lock_release_recursive>
 8009f92:	bf00      	nop
 8009f94:	200010b7 	.word	0x200010b7

08009f98 <__sinit>:
 8009f98:	b510      	push	{r4, lr}
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	f7ff fff0 	bl	8009f80 <__sinit_lock_acquire>
 8009fa0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009fa2:	b11a      	cbz	r2, 8009fac <__sinit+0x14>
 8009fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fa8:	f7ff bff0 	b.w	8009f8c <__sinit_lock_release>
 8009fac:	4b0d      	ldr	r3, [pc, #52]	; (8009fe4 <__sinit+0x4c>)
 8009fae:	2104      	movs	r1, #4
 8009fb0:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009fb8:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009fbc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009fc0:	6860      	ldr	r0, [r4, #4]
 8009fc2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009fc6:	f7ff ffa1 	bl	8009f0c <std>
 8009fca:	2201      	movs	r2, #1
 8009fcc:	2109      	movs	r1, #9
 8009fce:	68a0      	ldr	r0, [r4, #8]
 8009fd0:	f7ff ff9c 	bl	8009f0c <std>
 8009fd4:	2202      	movs	r2, #2
 8009fd6:	2112      	movs	r1, #18
 8009fd8:	68e0      	ldr	r0, [r4, #12]
 8009fda:	f7ff ff97 	bl	8009f0c <std>
 8009fde:	2301      	movs	r3, #1
 8009fe0:	63a3      	str	r3, [r4, #56]	; 0x38
 8009fe2:	e7df      	b.n	8009fa4 <__sinit+0xc>
 8009fe4:	08009f5d 	.word	0x08009f5d

08009fe8 <__libc_fini_array>:
 8009fe8:	b538      	push	{r3, r4, r5, lr}
 8009fea:	4d07      	ldr	r5, [pc, #28]	; (800a008 <__libc_fini_array+0x20>)
 8009fec:	4c07      	ldr	r4, [pc, #28]	; (800a00c <__libc_fini_array+0x24>)
 8009fee:	1b64      	subs	r4, r4, r5
 8009ff0:	10a4      	asrs	r4, r4, #2
 8009ff2:	b91c      	cbnz	r4, 8009ffc <__libc_fini_array+0x14>
 8009ff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ff8:	f002 b960 	b.w	800c2bc <_fini>
 8009ffc:	3c01      	subs	r4, #1
 8009ffe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a002:	4798      	blx	r3
 800a004:	e7f5      	b.n	8009ff2 <__libc_fini_array+0xa>
 800a006:	bf00      	nop
 800a008:	0800ceb4 	.word	0x0800ceb4
 800a00c:	0800ceb8 	.word	0x0800ceb8

0800a010 <_malloc_trim_r>:
 800a010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a014:	4606      	mov	r6, r0
 800a016:	2008      	movs	r0, #8
 800a018:	460c      	mov	r4, r1
 800a01a:	f7fd fd65 	bl	8007ae8 <sysconf>
 800a01e:	4680      	mov	r8, r0
 800a020:	4f22      	ldr	r7, [pc, #136]	; (800a0ac <_malloc_trim_r+0x9c>)
 800a022:	4630      	mov	r0, r6
 800a024:	f7fc fa66 	bl	80064f4 <__malloc_lock>
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	685d      	ldr	r5, [r3, #4]
 800a02c:	f025 0503 	bic.w	r5, r5, #3
 800a030:	1b2c      	subs	r4, r5, r4
 800a032:	3c11      	subs	r4, #17
 800a034:	4444      	add	r4, r8
 800a036:	fbb4 f4f8 	udiv	r4, r4, r8
 800a03a:	3c01      	subs	r4, #1
 800a03c:	fb08 f404 	mul.w	r4, r8, r4
 800a040:	45a0      	cmp	r8, r4
 800a042:	dd05      	ble.n	800a050 <_malloc_trim_r+0x40>
 800a044:	4630      	mov	r0, r6
 800a046:	f7fc fa5b 	bl	8006500 <__malloc_unlock>
 800a04a:	2000      	movs	r0, #0
 800a04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a050:	2100      	movs	r1, #0
 800a052:	4630      	mov	r0, r6
 800a054:	f7f8 fa8a 	bl	800256c <_sbrk_r>
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	442b      	add	r3, r5
 800a05c:	4298      	cmp	r0, r3
 800a05e:	d1f1      	bne.n	800a044 <_malloc_trim_r+0x34>
 800a060:	4630      	mov	r0, r6
 800a062:	4261      	negs	r1, r4
 800a064:	f7f8 fa82 	bl	800256c <_sbrk_r>
 800a068:	3001      	adds	r0, #1
 800a06a:	d110      	bne.n	800a08e <_malloc_trim_r+0x7e>
 800a06c:	2100      	movs	r1, #0
 800a06e:	4630      	mov	r0, r6
 800a070:	f7f8 fa7c 	bl	800256c <_sbrk_r>
 800a074:	68ba      	ldr	r2, [r7, #8]
 800a076:	1a83      	subs	r3, r0, r2
 800a078:	2b0f      	cmp	r3, #15
 800a07a:	dde3      	ble.n	800a044 <_malloc_trim_r+0x34>
 800a07c:	490c      	ldr	r1, [pc, #48]	; (800a0b0 <_malloc_trim_r+0xa0>)
 800a07e:	f043 0301 	orr.w	r3, r3, #1
 800a082:	6809      	ldr	r1, [r1, #0]
 800a084:	6053      	str	r3, [r2, #4]
 800a086:	1a40      	subs	r0, r0, r1
 800a088:	490a      	ldr	r1, [pc, #40]	; (800a0b4 <_malloc_trim_r+0xa4>)
 800a08a:	6008      	str	r0, [r1, #0]
 800a08c:	e7da      	b.n	800a044 <_malloc_trim_r+0x34>
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	4a08      	ldr	r2, [pc, #32]	; (800a0b4 <_malloc_trim_r+0xa4>)
 800a092:	1b2d      	subs	r5, r5, r4
 800a094:	f045 0501 	orr.w	r5, r5, #1
 800a098:	605d      	str	r5, [r3, #4]
 800a09a:	6813      	ldr	r3, [r2, #0]
 800a09c:	4630      	mov	r0, r6
 800a09e:	1b1c      	subs	r4, r3, r4
 800a0a0:	6014      	str	r4, [r2, #0]
 800a0a2:	f7fc fa2d 	bl	8006500 <__malloc_unlock>
 800a0a6:	2001      	movs	r0, #1
 800a0a8:	e7d0      	b.n	800a04c <_malloc_trim_r+0x3c>
 800a0aa:	bf00      	nop
 800a0ac:	20000458 	.word	0x20000458
 800a0b0:	20000860 	.word	0x20000860
 800a0b4:	20000fdc 	.word	0x20000fdc

0800a0b8 <_free_r>:
 800a0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ba:	4605      	mov	r5, r0
 800a0bc:	460f      	mov	r7, r1
 800a0be:	2900      	cmp	r1, #0
 800a0c0:	f000 80b1 	beq.w	800a226 <_free_r+0x16e>
 800a0c4:	f7fc fa16 	bl	80064f4 <__malloc_lock>
 800a0c8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a0cc:	4856      	ldr	r0, [pc, #344]	; (800a228 <_free_r+0x170>)
 800a0ce:	f022 0401 	bic.w	r4, r2, #1
 800a0d2:	f1a7 0308 	sub.w	r3, r7, #8
 800a0d6:	eb03 0c04 	add.w	ip, r3, r4
 800a0da:	6881      	ldr	r1, [r0, #8]
 800a0dc:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a0e0:	4561      	cmp	r1, ip
 800a0e2:	f026 0603 	bic.w	r6, r6, #3
 800a0e6:	f002 0201 	and.w	r2, r2, #1
 800a0ea:	d11b      	bne.n	800a124 <_free_r+0x6c>
 800a0ec:	4434      	add	r4, r6
 800a0ee:	b93a      	cbnz	r2, 800a100 <_free_r+0x48>
 800a0f0:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800a0f4:	1a9b      	subs	r3, r3, r2
 800a0f6:	4414      	add	r4, r2
 800a0f8:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a0fc:	60ca      	str	r2, [r1, #12]
 800a0fe:	6091      	str	r1, [r2, #8]
 800a100:	f044 0201 	orr.w	r2, r4, #1
 800a104:	605a      	str	r2, [r3, #4]
 800a106:	6083      	str	r3, [r0, #8]
 800a108:	4b48      	ldr	r3, [pc, #288]	; (800a22c <_free_r+0x174>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	42a3      	cmp	r3, r4
 800a10e:	d804      	bhi.n	800a11a <_free_r+0x62>
 800a110:	4b47      	ldr	r3, [pc, #284]	; (800a230 <_free_r+0x178>)
 800a112:	4628      	mov	r0, r5
 800a114:	6819      	ldr	r1, [r3, #0]
 800a116:	f7ff ff7b 	bl	800a010 <_malloc_trim_r>
 800a11a:	4628      	mov	r0, r5
 800a11c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a120:	f7fc b9ee 	b.w	8006500 <__malloc_unlock>
 800a124:	f8cc 6004 	str.w	r6, [ip, #4]
 800a128:	2a00      	cmp	r2, #0
 800a12a:	d138      	bne.n	800a19e <_free_r+0xe6>
 800a12c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800a130:	f100 0708 	add.w	r7, r0, #8
 800a134:	1a5b      	subs	r3, r3, r1
 800a136:	440c      	add	r4, r1
 800a138:	6899      	ldr	r1, [r3, #8]
 800a13a:	42b9      	cmp	r1, r7
 800a13c:	d031      	beq.n	800a1a2 <_free_r+0xea>
 800a13e:	68df      	ldr	r7, [r3, #12]
 800a140:	60cf      	str	r7, [r1, #12]
 800a142:	60b9      	str	r1, [r7, #8]
 800a144:	eb0c 0106 	add.w	r1, ip, r6
 800a148:	6849      	ldr	r1, [r1, #4]
 800a14a:	07c9      	lsls	r1, r1, #31
 800a14c:	d40b      	bmi.n	800a166 <_free_r+0xae>
 800a14e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a152:	4434      	add	r4, r6
 800a154:	bb3a      	cbnz	r2, 800a1a6 <_free_r+0xee>
 800a156:	4e37      	ldr	r6, [pc, #220]	; (800a234 <_free_r+0x17c>)
 800a158:	42b1      	cmp	r1, r6
 800a15a:	d124      	bne.n	800a1a6 <_free_r+0xee>
 800a15c:	2201      	movs	r2, #1
 800a15e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a162:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a166:	f044 0101 	orr.w	r1, r4, #1
 800a16a:	6059      	str	r1, [r3, #4]
 800a16c:	511c      	str	r4, [r3, r4]
 800a16e:	2a00      	cmp	r2, #0
 800a170:	d1d3      	bne.n	800a11a <_free_r+0x62>
 800a172:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800a176:	d21b      	bcs.n	800a1b0 <_free_r+0xf8>
 800a178:	0961      	lsrs	r1, r4, #5
 800a17a:	08e2      	lsrs	r2, r4, #3
 800a17c:	2401      	movs	r4, #1
 800a17e:	408c      	lsls	r4, r1
 800a180:	6841      	ldr	r1, [r0, #4]
 800a182:	3201      	adds	r2, #1
 800a184:	430c      	orrs	r4, r1
 800a186:	6044      	str	r4, [r0, #4]
 800a188:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800a18c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800a190:	3908      	subs	r1, #8
 800a192:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800a196:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800a19a:	60e3      	str	r3, [r4, #12]
 800a19c:	e7bd      	b.n	800a11a <_free_r+0x62>
 800a19e:	2200      	movs	r2, #0
 800a1a0:	e7d0      	b.n	800a144 <_free_r+0x8c>
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	e7ce      	b.n	800a144 <_free_r+0x8c>
 800a1a6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800a1aa:	60ce      	str	r6, [r1, #12]
 800a1ac:	60b1      	str	r1, [r6, #8]
 800a1ae:	e7da      	b.n	800a166 <_free_r+0xae>
 800a1b0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800a1b4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800a1b8:	d214      	bcs.n	800a1e4 <_free_r+0x12c>
 800a1ba:	09a2      	lsrs	r2, r4, #6
 800a1bc:	3238      	adds	r2, #56	; 0x38
 800a1be:	1c51      	adds	r1, r2, #1
 800a1c0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800a1c4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800a1c8:	428e      	cmp	r6, r1
 800a1ca:	d125      	bne.n	800a218 <_free_r+0x160>
 800a1cc:	2401      	movs	r4, #1
 800a1ce:	1092      	asrs	r2, r2, #2
 800a1d0:	fa04 f202 	lsl.w	r2, r4, r2
 800a1d4:	6844      	ldr	r4, [r0, #4]
 800a1d6:	4322      	orrs	r2, r4
 800a1d8:	6042      	str	r2, [r0, #4]
 800a1da:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800a1de:	60b3      	str	r3, [r6, #8]
 800a1e0:	60cb      	str	r3, [r1, #12]
 800a1e2:	e79a      	b.n	800a11a <_free_r+0x62>
 800a1e4:	2a14      	cmp	r2, #20
 800a1e6:	d801      	bhi.n	800a1ec <_free_r+0x134>
 800a1e8:	325b      	adds	r2, #91	; 0x5b
 800a1ea:	e7e8      	b.n	800a1be <_free_r+0x106>
 800a1ec:	2a54      	cmp	r2, #84	; 0x54
 800a1ee:	d802      	bhi.n	800a1f6 <_free_r+0x13e>
 800a1f0:	0b22      	lsrs	r2, r4, #12
 800a1f2:	326e      	adds	r2, #110	; 0x6e
 800a1f4:	e7e3      	b.n	800a1be <_free_r+0x106>
 800a1f6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a1fa:	d802      	bhi.n	800a202 <_free_r+0x14a>
 800a1fc:	0be2      	lsrs	r2, r4, #15
 800a1fe:	3277      	adds	r2, #119	; 0x77
 800a200:	e7dd      	b.n	800a1be <_free_r+0x106>
 800a202:	f240 5154 	movw	r1, #1364	; 0x554
 800a206:	428a      	cmp	r2, r1
 800a208:	bf96      	itet	ls
 800a20a:	0ca2      	lsrls	r2, r4, #18
 800a20c:	227e      	movhi	r2, #126	; 0x7e
 800a20e:	327c      	addls	r2, #124	; 0x7c
 800a210:	e7d5      	b.n	800a1be <_free_r+0x106>
 800a212:	6889      	ldr	r1, [r1, #8]
 800a214:	428e      	cmp	r6, r1
 800a216:	d004      	beq.n	800a222 <_free_r+0x16a>
 800a218:	684a      	ldr	r2, [r1, #4]
 800a21a:	f022 0203 	bic.w	r2, r2, #3
 800a21e:	42a2      	cmp	r2, r4
 800a220:	d8f7      	bhi.n	800a212 <_free_r+0x15a>
 800a222:	68ce      	ldr	r6, [r1, #12]
 800a224:	e7d9      	b.n	800a1da <_free_r+0x122>
 800a226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a228:	20000458 	.word	0x20000458
 800a22c:	20000864 	.word	0x20000864
 800a230:	2000100c 	.word	0x2000100c
 800a234:	20000460 	.word	0x20000460

0800a238 <__sfvwrite_r>:
 800a238:	6893      	ldr	r3, [r2, #8]
 800a23a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a23e:	4606      	mov	r6, r0
 800a240:	460c      	mov	r4, r1
 800a242:	4690      	mov	r8, r2
 800a244:	b91b      	cbnz	r3, 800a24e <__sfvwrite_r+0x16>
 800a246:	2000      	movs	r0, #0
 800a248:	b003      	add	sp, #12
 800a24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a24e:	898b      	ldrh	r3, [r1, #12]
 800a250:	0718      	lsls	r0, r3, #28
 800a252:	d550      	bpl.n	800a2f6 <__sfvwrite_r+0xbe>
 800a254:	690b      	ldr	r3, [r1, #16]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d04d      	beq.n	800a2f6 <__sfvwrite_r+0xbe>
 800a25a:	89a3      	ldrh	r3, [r4, #12]
 800a25c:	f8d8 7000 	ldr.w	r7, [r8]
 800a260:	f013 0902 	ands.w	r9, r3, #2
 800a264:	d16c      	bne.n	800a340 <__sfvwrite_r+0x108>
 800a266:	f013 0301 	ands.w	r3, r3, #1
 800a26a:	f000 809c 	beq.w	800a3a6 <__sfvwrite_r+0x16e>
 800a26e:	4648      	mov	r0, r9
 800a270:	46ca      	mov	sl, r9
 800a272:	46cb      	mov	fp, r9
 800a274:	f1bb 0f00 	cmp.w	fp, #0
 800a278:	f000 8103 	beq.w	800a482 <__sfvwrite_r+0x24a>
 800a27c:	b950      	cbnz	r0, 800a294 <__sfvwrite_r+0x5c>
 800a27e:	465a      	mov	r2, fp
 800a280:	210a      	movs	r1, #10
 800a282:	4650      	mov	r0, sl
 800a284:	f000 f9b6 	bl	800a5f4 <memchr>
 800a288:	2800      	cmp	r0, #0
 800a28a:	f000 80ff 	beq.w	800a48c <__sfvwrite_r+0x254>
 800a28e:	3001      	adds	r0, #1
 800a290:	eba0 090a 	sub.w	r9, r0, sl
 800a294:	6820      	ldr	r0, [r4, #0]
 800a296:	6921      	ldr	r1, [r4, #16]
 800a298:	45d9      	cmp	r9, fp
 800a29a:	464a      	mov	r2, r9
 800a29c:	bf28      	it	cs
 800a29e:	465a      	movcs	r2, fp
 800a2a0:	4288      	cmp	r0, r1
 800a2a2:	6963      	ldr	r3, [r4, #20]
 800a2a4:	f240 80f5 	bls.w	800a492 <__sfvwrite_r+0x25a>
 800a2a8:	68a5      	ldr	r5, [r4, #8]
 800a2aa:	441d      	add	r5, r3
 800a2ac:	42aa      	cmp	r2, r5
 800a2ae:	f340 80f0 	ble.w	800a492 <__sfvwrite_r+0x25a>
 800a2b2:	4651      	mov	r1, sl
 800a2b4:	462a      	mov	r2, r5
 800a2b6:	f000 f9b9 	bl	800a62c <memmove>
 800a2ba:	6823      	ldr	r3, [r4, #0]
 800a2bc:	4621      	mov	r1, r4
 800a2be:	442b      	add	r3, r5
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	f7ff fdfc 	bl	8009ec0 <_fflush_r>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	d167      	bne.n	800a39c <__sfvwrite_r+0x164>
 800a2cc:	ebb9 0905 	subs.w	r9, r9, r5
 800a2d0:	f040 80f7 	bne.w	800a4c2 <__sfvwrite_r+0x28a>
 800a2d4:	4621      	mov	r1, r4
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	f7ff fdf2 	bl	8009ec0 <_fflush_r>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	d15d      	bne.n	800a39c <__sfvwrite_r+0x164>
 800a2e0:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800a2e4:	44aa      	add	sl, r5
 800a2e6:	ebab 0b05 	sub.w	fp, fp, r5
 800a2ea:	1b55      	subs	r5, r2, r5
 800a2ec:	f8c8 5008 	str.w	r5, [r8, #8]
 800a2f0:	2d00      	cmp	r5, #0
 800a2f2:	d1bf      	bne.n	800a274 <__sfvwrite_r+0x3c>
 800a2f4:	e7a7      	b.n	800a246 <__sfvwrite_r+0xe>
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f7fe fe9d 	bl	8009038 <__swsetup_r>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d0ab      	beq.n	800a25a <__sfvwrite_r+0x22>
 800a302:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a306:	e79f      	b.n	800a248 <__sfvwrite_r+0x10>
 800a308:	e9d7 b900 	ldrd	fp, r9, [r7]
 800a30c:	3708      	adds	r7, #8
 800a30e:	f1b9 0f00 	cmp.w	r9, #0
 800a312:	d0f9      	beq.n	800a308 <__sfvwrite_r+0xd0>
 800a314:	45d1      	cmp	r9, sl
 800a316:	464b      	mov	r3, r9
 800a318:	465a      	mov	r2, fp
 800a31a:	bf28      	it	cs
 800a31c:	4653      	movcs	r3, sl
 800a31e:	4630      	mov	r0, r6
 800a320:	69e1      	ldr	r1, [r4, #28]
 800a322:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a324:	47a8      	blx	r5
 800a326:	2800      	cmp	r0, #0
 800a328:	dd38      	ble.n	800a39c <__sfvwrite_r+0x164>
 800a32a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a32e:	4483      	add	fp, r0
 800a330:	eba9 0900 	sub.w	r9, r9, r0
 800a334:	1a18      	subs	r0, r3, r0
 800a336:	f8c8 0008 	str.w	r0, [r8, #8]
 800a33a:	2800      	cmp	r0, #0
 800a33c:	d1e7      	bne.n	800a30e <__sfvwrite_r+0xd6>
 800a33e:	e782      	b.n	800a246 <__sfvwrite_r+0xe>
 800a340:	f04f 0b00 	mov.w	fp, #0
 800a344:	f8df a180 	ldr.w	sl, [pc, #384]	; 800a4c8 <__sfvwrite_r+0x290>
 800a348:	46d9      	mov	r9, fp
 800a34a:	e7e0      	b.n	800a30e <__sfvwrite_r+0xd6>
 800a34c:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800a350:	3708      	adds	r7, #8
 800a352:	f1ba 0f00 	cmp.w	sl, #0
 800a356:	d0f9      	beq.n	800a34c <__sfvwrite_r+0x114>
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	68a2      	ldr	r2, [r4, #8]
 800a35c:	0599      	lsls	r1, r3, #22
 800a35e:	6820      	ldr	r0, [r4, #0]
 800a360:	d563      	bpl.n	800a42a <__sfvwrite_r+0x1f2>
 800a362:	4552      	cmp	r2, sl
 800a364:	d836      	bhi.n	800a3d4 <__sfvwrite_r+0x19c>
 800a366:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a36a:	d033      	beq.n	800a3d4 <__sfvwrite_r+0x19c>
 800a36c:	6921      	ldr	r1, [r4, #16]
 800a36e:	6965      	ldr	r5, [r4, #20]
 800a370:	eba0 0b01 	sub.w	fp, r0, r1
 800a374:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a378:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a37c:	f10b 0201 	add.w	r2, fp, #1
 800a380:	106d      	asrs	r5, r5, #1
 800a382:	4452      	add	r2, sl
 800a384:	4295      	cmp	r5, r2
 800a386:	bf38      	it	cc
 800a388:	4615      	movcc	r5, r2
 800a38a:	055b      	lsls	r3, r3, #21
 800a38c:	d53d      	bpl.n	800a40a <__sfvwrite_r+0x1d2>
 800a38e:	4629      	mov	r1, r5
 800a390:	4630      	mov	r0, r6
 800a392:	f7fb fe65 	bl	8006060 <_malloc_r>
 800a396:	b948      	cbnz	r0, 800a3ac <__sfvwrite_r+0x174>
 800a398:	230c      	movs	r3, #12
 800a39a:	6033      	str	r3, [r6, #0]
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3a2:	81a3      	strh	r3, [r4, #12]
 800a3a4:	e7ad      	b.n	800a302 <__sfvwrite_r+0xca>
 800a3a6:	4699      	mov	r9, r3
 800a3a8:	469a      	mov	sl, r3
 800a3aa:	e7d2      	b.n	800a352 <__sfvwrite_r+0x11a>
 800a3ac:	465a      	mov	r2, fp
 800a3ae:	6921      	ldr	r1, [r4, #16]
 800a3b0:	9001      	str	r0, [sp, #4]
 800a3b2:	f000 f92d 	bl	800a610 <memcpy>
 800a3b6:	89a2      	ldrh	r2, [r4, #12]
 800a3b8:	9b01      	ldr	r3, [sp, #4]
 800a3ba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a3be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a3c2:	81a2      	strh	r2, [r4, #12]
 800a3c4:	4652      	mov	r2, sl
 800a3c6:	6123      	str	r3, [r4, #16]
 800a3c8:	6165      	str	r5, [r4, #20]
 800a3ca:	445b      	add	r3, fp
 800a3cc:	eba5 050b 	sub.w	r5, r5, fp
 800a3d0:	6023      	str	r3, [r4, #0]
 800a3d2:	60a5      	str	r5, [r4, #8]
 800a3d4:	4552      	cmp	r2, sl
 800a3d6:	bf28      	it	cs
 800a3d8:	4652      	movcs	r2, sl
 800a3da:	4655      	mov	r5, sl
 800a3dc:	4649      	mov	r1, r9
 800a3de:	6820      	ldr	r0, [r4, #0]
 800a3e0:	9201      	str	r2, [sp, #4]
 800a3e2:	f000 f923 	bl	800a62c <memmove>
 800a3e6:	68a3      	ldr	r3, [r4, #8]
 800a3e8:	9a01      	ldr	r2, [sp, #4]
 800a3ea:	1a9b      	subs	r3, r3, r2
 800a3ec:	60a3      	str	r3, [r4, #8]
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	441a      	add	r2, r3
 800a3f2:	6022      	str	r2, [r4, #0]
 800a3f4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800a3f8:	44a9      	add	r9, r5
 800a3fa:	ebaa 0a05 	sub.w	sl, sl, r5
 800a3fe:	1b45      	subs	r5, r0, r5
 800a400:	f8c8 5008 	str.w	r5, [r8, #8]
 800a404:	2d00      	cmp	r5, #0
 800a406:	d1a4      	bne.n	800a352 <__sfvwrite_r+0x11a>
 800a408:	e71d      	b.n	800a246 <__sfvwrite_r+0xe>
 800a40a:	462a      	mov	r2, r5
 800a40c:	4630      	mov	r0, r6
 800a40e:	f000 fc5b 	bl	800acc8 <_realloc_r>
 800a412:	4603      	mov	r3, r0
 800a414:	2800      	cmp	r0, #0
 800a416:	d1d5      	bne.n	800a3c4 <__sfvwrite_r+0x18c>
 800a418:	4630      	mov	r0, r6
 800a41a:	6921      	ldr	r1, [r4, #16]
 800a41c:	f7ff fe4c 	bl	800a0b8 <_free_r>
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a426:	81a3      	strh	r3, [r4, #12]
 800a428:	e7b6      	b.n	800a398 <__sfvwrite_r+0x160>
 800a42a:	6923      	ldr	r3, [r4, #16]
 800a42c:	4283      	cmp	r3, r0
 800a42e:	d302      	bcc.n	800a436 <__sfvwrite_r+0x1fe>
 800a430:	6961      	ldr	r1, [r4, #20]
 800a432:	4551      	cmp	r1, sl
 800a434:	d915      	bls.n	800a462 <__sfvwrite_r+0x22a>
 800a436:	4552      	cmp	r2, sl
 800a438:	bf28      	it	cs
 800a43a:	4652      	movcs	r2, sl
 800a43c:	4615      	mov	r5, r2
 800a43e:	4649      	mov	r1, r9
 800a440:	f000 f8f4 	bl	800a62c <memmove>
 800a444:	68a3      	ldr	r3, [r4, #8]
 800a446:	6822      	ldr	r2, [r4, #0]
 800a448:	1b5b      	subs	r3, r3, r5
 800a44a:	442a      	add	r2, r5
 800a44c:	60a3      	str	r3, [r4, #8]
 800a44e:	6022      	str	r2, [r4, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d1cf      	bne.n	800a3f4 <__sfvwrite_r+0x1bc>
 800a454:	4621      	mov	r1, r4
 800a456:	4630      	mov	r0, r6
 800a458:	f7ff fd32 	bl	8009ec0 <_fflush_r>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d0c9      	beq.n	800a3f4 <__sfvwrite_r+0x1bc>
 800a460:	e79c      	b.n	800a39c <__sfvwrite_r+0x164>
 800a462:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a466:	459a      	cmp	sl, r3
 800a468:	bf38      	it	cc
 800a46a:	4653      	movcc	r3, sl
 800a46c:	fb93 f3f1 	sdiv	r3, r3, r1
 800a470:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a472:	434b      	muls	r3, r1
 800a474:	464a      	mov	r2, r9
 800a476:	4630      	mov	r0, r6
 800a478:	69e1      	ldr	r1, [r4, #28]
 800a47a:	47a8      	blx	r5
 800a47c:	1e05      	subs	r5, r0, #0
 800a47e:	dcb9      	bgt.n	800a3f4 <__sfvwrite_r+0x1bc>
 800a480:	e78c      	b.n	800a39c <__sfvwrite_r+0x164>
 800a482:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a486:	2000      	movs	r0, #0
 800a488:	3708      	adds	r7, #8
 800a48a:	e6f3      	b.n	800a274 <__sfvwrite_r+0x3c>
 800a48c:	f10b 0901 	add.w	r9, fp, #1
 800a490:	e700      	b.n	800a294 <__sfvwrite_r+0x5c>
 800a492:	4293      	cmp	r3, r2
 800a494:	dc08      	bgt.n	800a4a8 <__sfvwrite_r+0x270>
 800a496:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a498:	4652      	mov	r2, sl
 800a49a:	4630      	mov	r0, r6
 800a49c:	69e1      	ldr	r1, [r4, #28]
 800a49e:	47a8      	blx	r5
 800a4a0:	1e05      	subs	r5, r0, #0
 800a4a2:	f73f af13 	bgt.w	800a2cc <__sfvwrite_r+0x94>
 800a4a6:	e779      	b.n	800a39c <__sfvwrite_r+0x164>
 800a4a8:	4651      	mov	r1, sl
 800a4aa:	9201      	str	r2, [sp, #4]
 800a4ac:	f000 f8be 	bl	800a62c <memmove>
 800a4b0:	9a01      	ldr	r2, [sp, #4]
 800a4b2:	68a3      	ldr	r3, [r4, #8]
 800a4b4:	4615      	mov	r5, r2
 800a4b6:	1a9b      	subs	r3, r3, r2
 800a4b8:	60a3      	str	r3, [r4, #8]
 800a4ba:	6823      	ldr	r3, [r4, #0]
 800a4bc:	4413      	add	r3, r2
 800a4be:	6023      	str	r3, [r4, #0]
 800a4c0:	e704      	b.n	800a2cc <__sfvwrite_r+0x94>
 800a4c2:	2001      	movs	r0, #1
 800a4c4:	e70c      	b.n	800a2e0 <__sfvwrite_r+0xa8>
 800a4c6:	bf00      	nop
 800a4c8:	7ffffc00 	.word	0x7ffffc00

0800a4cc <_fwalk_reent>:
 800a4cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4d0:	4606      	mov	r6, r0
 800a4d2:	4688      	mov	r8, r1
 800a4d4:	2700      	movs	r7, #0
 800a4d6:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800a4da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4de:	f1b9 0901 	subs.w	r9, r9, #1
 800a4e2:	d505      	bpl.n	800a4f0 <_fwalk_reent+0x24>
 800a4e4:	6824      	ldr	r4, [r4, #0]
 800a4e6:	2c00      	cmp	r4, #0
 800a4e8:	d1f7      	bne.n	800a4da <_fwalk_reent+0xe>
 800a4ea:	4638      	mov	r0, r7
 800a4ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4f0:	89ab      	ldrh	r3, [r5, #12]
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d907      	bls.n	800a506 <_fwalk_reent+0x3a>
 800a4f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	d003      	beq.n	800a506 <_fwalk_reent+0x3a>
 800a4fe:	4629      	mov	r1, r5
 800a500:	4630      	mov	r0, r6
 800a502:	47c0      	blx	r8
 800a504:	4307      	orrs	r7, r0
 800a506:	3568      	adds	r5, #104	; 0x68
 800a508:	e7e9      	b.n	800a4de <_fwalk_reent+0x12>
	...

0800a50c <_localeconv_r>:
 800a50c:	4800      	ldr	r0, [pc, #0]	; (800a510 <_localeconv_r+0x4>)
 800a50e:	4770      	bx	lr
 800a510:	2000095c 	.word	0x2000095c

0800a514 <__retarget_lock_init_recursive>:
 800a514:	4770      	bx	lr

0800a516 <__retarget_lock_close_recursive>:
 800a516:	4770      	bx	lr

0800a518 <__retarget_lock_acquire_recursive>:
 800a518:	4770      	bx	lr

0800a51a <__retarget_lock_release_recursive>:
 800a51a:	4770      	bx	lr

0800a51c <__swhatbuf_r>:
 800a51c:	b570      	push	{r4, r5, r6, lr}
 800a51e:	460e      	mov	r6, r1
 800a520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a524:	4614      	mov	r4, r2
 800a526:	2900      	cmp	r1, #0
 800a528:	461d      	mov	r5, r3
 800a52a:	b096      	sub	sp, #88	; 0x58
 800a52c:	da09      	bge.n	800a542 <__swhatbuf_r+0x26>
 800a52e:	2200      	movs	r2, #0
 800a530:	89b3      	ldrh	r3, [r6, #12]
 800a532:	602a      	str	r2, [r5, #0]
 800a534:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a538:	d116      	bne.n	800a568 <__swhatbuf_r+0x4c>
 800a53a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a53e:	6023      	str	r3, [r4, #0]
 800a540:	e015      	b.n	800a56e <__swhatbuf_r+0x52>
 800a542:	466a      	mov	r2, sp
 800a544:	f001 fce4 	bl	800bf10 <_fstat_r>
 800a548:	2800      	cmp	r0, #0
 800a54a:	dbf0      	blt.n	800a52e <__swhatbuf_r+0x12>
 800a54c:	9a01      	ldr	r2, [sp, #4]
 800a54e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a552:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a556:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a55a:	425a      	negs	r2, r3
 800a55c:	415a      	adcs	r2, r3
 800a55e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a562:	602a      	str	r2, [r5, #0]
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	e002      	b.n	800a56e <__swhatbuf_r+0x52>
 800a568:	2340      	movs	r3, #64	; 0x40
 800a56a:	4610      	mov	r0, r2
 800a56c:	6023      	str	r3, [r4, #0]
 800a56e:	b016      	add	sp, #88	; 0x58
 800a570:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a574 <__smakebuf_r>:
 800a574:	898b      	ldrh	r3, [r1, #12]
 800a576:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a578:	079d      	lsls	r5, r3, #30
 800a57a:	4606      	mov	r6, r0
 800a57c:	460c      	mov	r4, r1
 800a57e:	d507      	bpl.n	800a590 <__smakebuf_r+0x1c>
 800a580:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800a584:	6023      	str	r3, [r4, #0]
 800a586:	6123      	str	r3, [r4, #16]
 800a588:	2301      	movs	r3, #1
 800a58a:	6163      	str	r3, [r4, #20]
 800a58c:	b002      	add	sp, #8
 800a58e:	bd70      	pop	{r4, r5, r6, pc}
 800a590:	466a      	mov	r2, sp
 800a592:	ab01      	add	r3, sp, #4
 800a594:	f7ff ffc2 	bl	800a51c <__swhatbuf_r>
 800a598:	9900      	ldr	r1, [sp, #0]
 800a59a:	4605      	mov	r5, r0
 800a59c:	4630      	mov	r0, r6
 800a59e:	f7fb fd5f 	bl	8006060 <_malloc_r>
 800a5a2:	b948      	cbnz	r0, 800a5b8 <__smakebuf_r+0x44>
 800a5a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5a8:	059a      	lsls	r2, r3, #22
 800a5aa:	d4ef      	bmi.n	800a58c <__smakebuf_r+0x18>
 800a5ac:	f023 0303 	bic.w	r3, r3, #3
 800a5b0:	f043 0302 	orr.w	r3, r3, #2
 800a5b4:	81a3      	strh	r3, [r4, #12]
 800a5b6:	e7e3      	b.n	800a580 <__smakebuf_r+0xc>
 800a5b8:	4b0d      	ldr	r3, [pc, #52]	; (800a5f0 <__smakebuf_r+0x7c>)
 800a5ba:	63f3      	str	r3, [r6, #60]	; 0x3c
 800a5bc:	89a3      	ldrh	r3, [r4, #12]
 800a5be:	6020      	str	r0, [r4, #0]
 800a5c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5c4:	81a3      	strh	r3, [r4, #12]
 800a5c6:	9b00      	ldr	r3, [sp, #0]
 800a5c8:	6120      	str	r0, [r4, #16]
 800a5ca:	6163      	str	r3, [r4, #20]
 800a5cc:	9b01      	ldr	r3, [sp, #4]
 800a5ce:	b15b      	cbz	r3, 800a5e8 <__smakebuf_r+0x74>
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5d6:	f001 fcad 	bl	800bf34 <_isatty_r>
 800a5da:	b128      	cbz	r0, 800a5e8 <__smakebuf_r+0x74>
 800a5dc:	89a3      	ldrh	r3, [r4, #12]
 800a5de:	f023 0303 	bic.w	r3, r3, #3
 800a5e2:	f043 0301 	orr.w	r3, r3, #1
 800a5e6:	81a3      	strh	r3, [r4, #12]
 800a5e8:	89a0      	ldrh	r0, [r4, #12]
 800a5ea:	4305      	orrs	r5, r0
 800a5ec:	81a5      	strh	r5, [r4, #12]
 800a5ee:	e7cd      	b.n	800a58c <__smakebuf_r+0x18>
 800a5f0:	08009f5d 	.word	0x08009f5d

0800a5f4 <memchr>:
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	b510      	push	{r4, lr}
 800a5f8:	b2c9      	uxtb	r1, r1
 800a5fa:	4402      	add	r2, r0
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	4618      	mov	r0, r3
 800a600:	d101      	bne.n	800a606 <memchr+0x12>
 800a602:	2000      	movs	r0, #0
 800a604:	e003      	b.n	800a60e <memchr+0x1a>
 800a606:	7804      	ldrb	r4, [r0, #0]
 800a608:	3301      	adds	r3, #1
 800a60a:	428c      	cmp	r4, r1
 800a60c:	d1f6      	bne.n	800a5fc <memchr+0x8>
 800a60e:	bd10      	pop	{r4, pc}

0800a610 <memcpy>:
 800a610:	440a      	add	r2, r1
 800a612:	4291      	cmp	r1, r2
 800a614:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a618:	d100      	bne.n	800a61c <memcpy+0xc>
 800a61a:	4770      	bx	lr
 800a61c:	b510      	push	{r4, lr}
 800a61e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a622:	4291      	cmp	r1, r2
 800a624:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a628:	d1f9      	bne.n	800a61e <memcpy+0xe>
 800a62a:	bd10      	pop	{r4, pc}

0800a62c <memmove>:
 800a62c:	4288      	cmp	r0, r1
 800a62e:	b510      	push	{r4, lr}
 800a630:	eb01 0402 	add.w	r4, r1, r2
 800a634:	d902      	bls.n	800a63c <memmove+0x10>
 800a636:	4284      	cmp	r4, r0
 800a638:	4623      	mov	r3, r4
 800a63a:	d807      	bhi.n	800a64c <memmove+0x20>
 800a63c:	1e43      	subs	r3, r0, #1
 800a63e:	42a1      	cmp	r1, r4
 800a640:	d008      	beq.n	800a654 <memmove+0x28>
 800a642:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a646:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a64a:	e7f8      	b.n	800a63e <memmove+0x12>
 800a64c:	4601      	mov	r1, r0
 800a64e:	4402      	add	r2, r0
 800a650:	428a      	cmp	r2, r1
 800a652:	d100      	bne.n	800a656 <memmove+0x2a>
 800a654:	bd10      	pop	{r4, pc}
 800a656:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a65a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a65e:	e7f7      	b.n	800a650 <memmove+0x24>

0800a660 <_Balloc>:
 800a660:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a662:	b570      	push	{r4, r5, r6, lr}
 800a664:	4605      	mov	r5, r0
 800a666:	460c      	mov	r4, r1
 800a668:	b17b      	cbz	r3, 800a68a <_Balloc+0x2a>
 800a66a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800a66c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a670:	b9a0      	cbnz	r0, 800a69c <_Balloc+0x3c>
 800a672:	2101      	movs	r1, #1
 800a674:	fa01 f604 	lsl.w	r6, r1, r4
 800a678:	1d72      	adds	r2, r6, #5
 800a67a:	4628      	mov	r0, r5
 800a67c:	0092      	lsls	r2, r2, #2
 800a67e:	f001 fb35 	bl	800bcec <_calloc_r>
 800a682:	b148      	cbz	r0, 800a698 <_Balloc+0x38>
 800a684:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a688:	e00b      	b.n	800a6a2 <_Balloc+0x42>
 800a68a:	2221      	movs	r2, #33	; 0x21
 800a68c:	2104      	movs	r1, #4
 800a68e:	f001 fb2d 	bl	800bcec <_calloc_r>
 800a692:	64e8      	str	r0, [r5, #76]	; 0x4c
 800a694:	2800      	cmp	r0, #0
 800a696:	d1e8      	bne.n	800a66a <_Balloc+0xa>
 800a698:	2000      	movs	r0, #0
 800a69a:	bd70      	pop	{r4, r5, r6, pc}
 800a69c:	6802      	ldr	r2, [r0, #0]
 800a69e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6a8:	e7f7      	b.n	800a69a <_Balloc+0x3a>

0800a6aa <_Bfree>:
 800a6aa:	b131      	cbz	r1, 800a6ba <_Bfree+0x10>
 800a6ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a6ae:	684a      	ldr	r2, [r1, #4]
 800a6b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a6b4:	6008      	str	r0, [r1, #0]
 800a6b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a6ba:	4770      	bx	lr

0800a6bc <__multadd>:
 800a6bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6c0:	4698      	mov	r8, r3
 800a6c2:	460c      	mov	r4, r1
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	690e      	ldr	r6, [r1, #16]
 800a6c8:	4607      	mov	r7, r0
 800a6ca:	f101 0014 	add.w	r0, r1, #20
 800a6ce:	6805      	ldr	r5, [r0, #0]
 800a6d0:	3301      	adds	r3, #1
 800a6d2:	b2a9      	uxth	r1, r5
 800a6d4:	fb02 8101 	mla	r1, r2, r1, r8
 800a6d8:	0c2d      	lsrs	r5, r5, #16
 800a6da:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a6de:	fb02 c505 	mla	r5, r2, r5, ip
 800a6e2:	b289      	uxth	r1, r1
 800a6e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a6e8:	429e      	cmp	r6, r3
 800a6ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a6ee:	f840 1b04 	str.w	r1, [r0], #4
 800a6f2:	dcec      	bgt.n	800a6ce <__multadd+0x12>
 800a6f4:	f1b8 0f00 	cmp.w	r8, #0
 800a6f8:	d022      	beq.n	800a740 <__multadd+0x84>
 800a6fa:	68a3      	ldr	r3, [r4, #8]
 800a6fc:	42b3      	cmp	r3, r6
 800a6fe:	dc19      	bgt.n	800a734 <__multadd+0x78>
 800a700:	6861      	ldr	r1, [r4, #4]
 800a702:	4638      	mov	r0, r7
 800a704:	3101      	adds	r1, #1
 800a706:	f7ff ffab 	bl	800a660 <_Balloc>
 800a70a:	4605      	mov	r5, r0
 800a70c:	b928      	cbnz	r0, 800a71a <__multadd+0x5e>
 800a70e:	4602      	mov	r2, r0
 800a710:	21b5      	movs	r1, #181	; 0xb5
 800a712:	4b0d      	ldr	r3, [pc, #52]	; (800a748 <__multadd+0x8c>)
 800a714:	480d      	ldr	r0, [pc, #52]	; (800a74c <__multadd+0x90>)
 800a716:	f001 facb 	bl	800bcb0 <__assert_func>
 800a71a:	6922      	ldr	r2, [r4, #16]
 800a71c:	f104 010c 	add.w	r1, r4, #12
 800a720:	3202      	adds	r2, #2
 800a722:	0092      	lsls	r2, r2, #2
 800a724:	300c      	adds	r0, #12
 800a726:	f7ff ff73 	bl	800a610 <memcpy>
 800a72a:	4621      	mov	r1, r4
 800a72c:	4638      	mov	r0, r7
 800a72e:	f7ff ffbc 	bl	800a6aa <_Bfree>
 800a732:	462c      	mov	r4, r5
 800a734:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a738:	3601      	adds	r6, #1
 800a73a:	f8c3 8014 	str.w	r8, [r3, #20]
 800a73e:	6126      	str	r6, [r4, #16]
 800a740:	4620      	mov	r0, r4
 800a742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a746:	bf00      	nop
 800a748:	0800cb6d 	.word	0x0800cb6d
 800a74c:	0800cbdd 	.word	0x0800cbdd

0800a750 <__hi0bits>:
 800a750:	0c02      	lsrs	r2, r0, #16
 800a752:	0412      	lsls	r2, r2, #16
 800a754:	4603      	mov	r3, r0
 800a756:	b9ca      	cbnz	r2, 800a78c <__hi0bits+0x3c>
 800a758:	0403      	lsls	r3, r0, #16
 800a75a:	2010      	movs	r0, #16
 800a75c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a760:	bf04      	itt	eq
 800a762:	021b      	lsleq	r3, r3, #8
 800a764:	3008      	addeq	r0, #8
 800a766:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a76a:	bf04      	itt	eq
 800a76c:	011b      	lsleq	r3, r3, #4
 800a76e:	3004      	addeq	r0, #4
 800a770:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a774:	bf04      	itt	eq
 800a776:	009b      	lsleq	r3, r3, #2
 800a778:	3002      	addeq	r0, #2
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	db05      	blt.n	800a78a <__hi0bits+0x3a>
 800a77e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a782:	f100 0001 	add.w	r0, r0, #1
 800a786:	bf08      	it	eq
 800a788:	2020      	moveq	r0, #32
 800a78a:	4770      	bx	lr
 800a78c:	2000      	movs	r0, #0
 800a78e:	e7e5      	b.n	800a75c <__hi0bits+0xc>

0800a790 <__lo0bits>:
 800a790:	6803      	ldr	r3, [r0, #0]
 800a792:	4602      	mov	r2, r0
 800a794:	f013 0007 	ands.w	r0, r3, #7
 800a798:	d00b      	beq.n	800a7b2 <__lo0bits+0x22>
 800a79a:	07d9      	lsls	r1, r3, #31
 800a79c:	d422      	bmi.n	800a7e4 <__lo0bits+0x54>
 800a79e:	0798      	lsls	r0, r3, #30
 800a7a0:	bf49      	itett	mi
 800a7a2:	085b      	lsrmi	r3, r3, #1
 800a7a4:	089b      	lsrpl	r3, r3, #2
 800a7a6:	2001      	movmi	r0, #1
 800a7a8:	6013      	strmi	r3, [r2, #0]
 800a7aa:	bf5c      	itt	pl
 800a7ac:	2002      	movpl	r0, #2
 800a7ae:	6013      	strpl	r3, [r2, #0]
 800a7b0:	4770      	bx	lr
 800a7b2:	b299      	uxth	r1, r3
 800a7b4:	b909      	cbnz	r1, 800a7ba <__lo0bits+0x2a>
 800a7b6:	2010      	movs	r0, #16
 800a7b8:	0c1b      	lsrs	r3, r3, #16
 800a7ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a7be:	bf04      	itt	eq
 800a7c0:	0a1b      	lsreq	r3, r3, #8
 800a7c2:	3008      	addeq	r0, #8
 800a7c4:	0719      	lsls	r1, r3, #28
 800a7c6:	bf04      	itt	eq
 800a7c8:	091b      	lsreq	r3, r3, #4
 800a7ca:	3004      	addeq	r0, #4
 800a7cc:	0799      	lsls	r1, r3, #30
 800a7ce:	bf04      	itt	eq
 800a7d0:	089b      	lsreq	r3, r3, #2
 800a7d2:	3002      	addeq	r0, #2
 800a7d4:	07d9      	lsls	r1, r3, #31
 800a7d6:	d403      	bmi.n	800a7e0 <__lo0bits+0x50>
 800a7d8:	085b      	lsrs	r3, r3, #1
 800a7da:	f100 0001 	add.w	r0, r0, #1
 800a7de:	d003      	beq.n	800a7e8 <__lo0bits+0x58>
 800a7e0:	6013      	str	r3, [r2, #0]
 800a7e2:	4770      	bx	lr
 800a7e4:	2000      	movs	r0, #0
 800a7e6:	4770      	bx	lr
 800a7e8:	2020      	movs	r0, #32
 800a7ea:	4770      	bx	lr

0800a7ec <__i2b>:
 800a7ec:	b510      	push	{r4, lr}
 800a7ee:	460c      	mov	r4, r1
 800a7f0:	2101      	movs	r1, #1
 800a7f2:	f7ff ff35 	bl	800a660 <_Balloc>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	b928      	cbnz	r0, 800a806 <__i2b+0x1a>
 800a7fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a7fe:	4b04      	ldr	r3, [pc, #16]	; (800a810 <__i2b+0x24>)
 800a800:	4804      	ldr	r0, [pc, #16]	; (800a814 <__i2b+0x28>)
 800a802:	f001 fa55 	bl	800bcb0 <__assert_func>
 800a806:	2301      	movs	r3, #1
 800a808:	6144      	str	r4, [r0, #20]
 800a80a:	6103      	str	r3, [r0, #16]
 800a80c:	bd10      	pop	{r4, pc}
 800a80e:	bf00      	nop
 800a810:	0800cb6d 	.word	0x0800cb6d
 800a814:	0800cbdd 	.word	0x0800cbdd

0800a818 <__multiply>:
 800a818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a81c:	4614      	mov	r4, r2
 800a81e:	690a      	ldr	r2, [r1, #16]
 800a820:	6923      	ldr	r3, [r4, #16]
 800a822:	460d      	mov	r5, r1
 800a824:	429a      	cmp	r2, r3
 800a826:	bfbe      	ittt	lt
 800a828:	460b      	movlt	r3, r1
 800a82a:	4625      	movlt	r5, r4
 800a82c:	461c      	movlt	r4, r3
 800a82e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a832:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a836:	68ab      	ldr	r3, [r5, #8]
 800a838:	6869      	ldr	r1, [r5, #4]
 800a83a:	eb0a 0709 	add.w	r7, sl, r9
 800a83e:	42bb      	cmp	r3, r7
 800a840:	b085      	sub	sp, #20
 800a842:	bfb8      	it	lt
 800a844:	3101      	addlt	r1, #1
 800a846:	f7ff ff0b 	bl	800a660 <_Balloc>
 800a84a:	b930      	cbnz	r0, 800a85a <__multiply+0x42>
 800a84c:	4602      	mov	r2, r0
 800a84e:	f240 115d 	movw	r1, #349	; 0x15d
 800a852:	4b41      	ldr	r3, [pc, #260]	; (800a958 <__multiply+0x140>)
 800a854:	4841      	ldr	r0, [pc, #260]	; (800a95c <__multiply+0x144>)
 800a856:	f001 fa2b 	bl	800bcb0 <__assert_func>
 800a85a:	f100 0614 	add.w	r6, r0, #20
 800a85e:	4633      	mov	r3, r6
 800a860:	2200      	movs	r2, #0
 800a862:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a866:	4543      	cmp	r3, r8
 800a868:	d31e      	bcc.n	800a8a8 <__multiply+0x90>
 800a86a:	f105 0c14 	add.w	ip, r5, #20
 800a86e:	f104 0314 	add.w	r3, r4, #20
 800a872:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a876:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a87a:	9202      	str	r2, [sp, #8]
 800a87c:	ebac 0205 	sub.w	r2, ip, r5
 800a880:	3a15      	subs	r2, #21
 800a882:	f022 0203 	bic.w	r2, r2, #3
 800a886:	3204      	adds	r2, #4
 800a888:	f105 0115 	add.w	r1, r5, #21
 800a88c:	458c      	cmp	ip, r1
 800a88e:	bf38      	it	cc
 800a890:	2204      	movcc	r2, #4
 800a892:	9201      	str	r2, [sp, #4]
 800a894:	9a02      	ldr	r2, [sp, #8]
 800a896:	9303      	str	r3, [sp, #12]
 800a898:	429a      	cmp	r2, r3
 800a89a:	d808      	bhi.n	800a8ae <__multiply+0x96>
 800a89c:	2f00      	cmp	r7, #0
 800a89e:	dc55      	bgt.n	800a94c <__multiply+0x134>
 800a8a0:	6107      	str	r7, [r0, #16]
 800a8a2:	b005      	add	sp, #20
 800a8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a8:	f843 2b04 	str.w	r2, [r3], #4
 800a8ac:	e7db      	b.n	800a866 <__multiply+0x4e>
 800a8ae:	f8b3 a000 	ldrh.w	sl, [r3]
 800a8b2:	f1ba 0f00 	cmp.w	sl, #0
 800a8b6:	d020      	beq.n	800a8fa <__multiply+0xe2>
 800a8b8:	46b1      	mov	r9, r6
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f105 0e14 	add.w	lr, r5, #20
 800a8c0:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a8c4:	f8d9 b000 	ldr.w	fp, [r9]
 800a8c8:	b2a1      	uxth	r1, r4
 800a8ca:	fa1f fb8b 	uxth.w	fp, fp
 800a8ce:	fb0a b101 	mla	r1, sl, r1, fp
 800a8d2:	4411      	add	r1, r2
 800a8d4:	f8d9 2000 	ldr.w	r2, [r9]
 800a8d8:	0c24      	lsrs	r4, r4, #16
 800a8da:	0c12      	lsrs	r2, r2, #16
 800a8dc:	fb0a 2404 	mla	r4, sl, r4, r2
 800a8e0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a8e4:	b289      	uxth	r1, r1
 800a8e6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a8ea:	45f4      	cmp	ip, lr
 800a8ec:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a8f0:	f849 1b04 	str.w	r1, [r9], #4
 800a8f4:	d8e4      	bhi.n	800a8c0 <__multiply+0xa8>
 800a8f6:	9901      	ldr	r1, [sp, #4]
 800a8f8:	5072      	str	r2, [r6, r1]
 800a8fa:	9a03      	ldr	r2, [sp, #12]
 800a8fc:	3304      	adds	r3, #4
 800a8fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a902:	f1b9 0f00 	cmp.w	r9, #0
 800a906:	d01f      	beq.n	800a948 <__multiply+0x130>
 800a908:	46b6      	mov	lr, r6
 800a90a:	f04f 0a00 	mov.w	sl, #0
 800a90e:	6834      	ldr	r4, [r6, #0]
 800a910:	f105 0114 	add.w	r1, r5, #20
 800a914:	880a      	ldrh	r2, [r1, #0]
 800a916:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a91a:	b2a4      	uxth	r4, r4
 800a91c:	fb09 b202 	mla	r2, r9, r2, fp
 800a920:	4492      	add	sl, r2
 800a922:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a926:	f84e 4b04 	str.w	r4, [lr], #4
 800a92a:	f851 4b04 	ldr.w	r4, [r1], #4
 800a92e:	f8be 2000 	ldrh.w	r2, [lr]
 800a932:	0c24      	lsrs	r4, r4, #16
 800a934:	fb09 2404 	mla	r4, r9, r4, r2
 800a938:	458c      	cmp	ip, r1
 800a93a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a93e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a942:	d8e7      	bhi.n	800a914 <__multiply+0xfc>
 800a944:	9a01      	ldr	r2, [sp, #4]
 800a946:	50b4      	str	r4, [r6, r2]
 800a948:	3604      	adds	r6, #4
 800a94a:	e7a3      	b.n	800a894 <__multiply+0x7c>
 800a94c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a950:	2b00      	cmp	r3, #0
 800a952:	d1a5      	bne.n	800a8a0 <__multiply+0x88>
 800a954:	3f01      	subs	r7, #1
 800a956:	e7a1      	b.n	800a89c <__multiply+0x84>
 800a958:	0800cb6d 	.word	0x0800cb6d
 800a95c:	0800cbdd 	.word	0x0800cbdd

0800a960 <__pow5mult>:
 800a960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a964:	4615      	mov	r5, r2
 800a966:	f012 0203 	ands.w	r2, r2, #3
 800a96a:	4606      	mov	r6, r0
 800a96c:	460f      	mov	r7, r1
 800a96e:	d007      	beq.n	800a980 <__pow5mult+0x20>
 800a970:	4c1a      	ldr	r4, [pc, #104]	; (800a9dc <__pow5mult+0x7c>)
 800a972:	3a01      	subs	r2, #1
 800a974:	2300      	movs	r3, #0
 800a976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a97a:	f7ff fe9f 	bl	800a6bc <__multadd>
 800a97e:	4607      	mov	r7, r0
 800a980:	10ad      	asrs	r5, r5, #2
 800a982:	d027      	beq.n	800a9d4 <__pow5mult+0x74>
 800a984:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a986:	b944      	cbnz	r4, 800a99a <__pow5mult+0x3a>
 800a988:	f240 2171 	movw	r1, #625	; 0x271
 800a98c:	4630      	mov	r0, r6
 800a98e:	f7ff ff2d 	bl	800a7ec <__i2b>
 800a992:	2300      	movs	r3, #0
 800a994:	4604      	mov	r4, r0
 800a996:	64b0      	str	r0, [r6, #72]	; 0x48
 800a998:	6003      	str	r3, [r0, #0]
 800a99a:	f04f 0900 	mov.w	r9, #0
 800a99e:	07eb      	lsls	r3, r5, #31
 800a9a0:	d50a      	bpl.n	800a9b8 <__pow5mult+0x58>
 800a9a2:	4639      	mov	r1, r7
 800a9a4:	4622      	mov	r2, r4
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	f7ff ff36 	bl	800a818 <__multiply>
 800a9ac:	4680      	mov	r8, r0
 800a9ae:	4639      	mov	r1, r7
 800a9b0:	4630      	mov	r0, r6
 800a9b2:	f7ff fe7a 	bl	800a6aa <_Bfree>
 800a9b6:	4647      	mov	r7, r8
 800a9b8:	106d      	asrs	r5, r5, #1
 800a9ba:	d00b      	beq.n	800a9d4 <__pow5mult+0x74>
 800a9bc:	6820      	ldr	r0, [r4, #0]
 800a9be:	b938      	cbnz	r0, 800a9d0 <__pow5mult+0x70>
 800a9c0:	4622      	mov	r2, r4
 800a9c2:	4621      	mov	r1, r4
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	f7ff ff27 	bl	800a818 <__multiply>
 800a9ca:	6020      	str	r0, [r4, #0]
 800a9cc:	f8c0 9000 	str.w	r9, [r0]
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	e7e4      	b.n	800a99e <__pow5mult+0x3e>
 800a9d4:	4638      	mov	r0, r7
 800a9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9da:	bf00      	nop
 800a9dc:	0800cd30 	.word	0x0800cd30

0800a9e0 <__lshift>:
 800a9e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	4607      	mov	r7, r0
 800a9e8:	4691      	mov	r9, r2
 800a9ea:	6923      	ldr	r3, [r4, #16]
 800a9ec:	6849      	ldr	r1, [r1, #4]
 800a9ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9f2:	68a3      	ldr	r3, [r4, #8]
 800a9f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9f8:	f108 0601 	add.w	r6, r8, #1
 800a9fc:	42b3      	cmp	r3, r6
 800a9fe:	db0b      	blt.n	800aa18 <__lshift+0x38>
 800aa00:	4638      	mov	r0, r7
 800aa02:	f7ff fe2d 	bl	800a660 <_Balloc>
 800aa06:	4605      	mov	r5, r0
 800aa08:	b948      	cbnz	r0, 800aa1e <__lshift+0x3e>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aa10:	4b27      	ldr	r3, [pc, #156]	; (800aab0 <__lshift+0xd0>)
 800aa12:	4828      	ldr	r0, [pc, #160]	; (800aab4 <__lshift+0xd4>)
 800aa14:	f001 f94c 	bl	800bcb0 <__assert_func>
 800aa18:	3101      	adds	r1, #1
 800aa1a:	005b      	lsls	r3, r3, #1
 800aa1c:	e7ee      	b.n	800a9fc <__lshift+0x1c>
 800aa1e:	2300      	movs	r3, #0
 800aa20:	f100 0114 	add.w	r1, r0, #20
 800aa24:	f100 0210 	add.w	r2, r0, #16
 800aa28:	4618      	mov	r0, r3
 800aa2a:	4553      	cmp	r3, sl
 800aa2c:	db33      	blt.n	800aa96 <__lshift+0xb6>
 800aa2e:	6920      	ldr	r0, [r4, #16]
 800aa30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa34:	f104 0314 	add.w	r3, r4, #20
 800aa38:	f019 091f 	ands.w	r9, r9, #31
 800aa3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa44:	d02b      	beq.n	800aa9e <__lshift+0xbe>
 800aa46:	468a      	mov	sl, r1
 800aa48:	2200      	movs	r2, #0
 800aa4a:	f1c9 0e20 	rsb	lr, r9, #32
 800aa4e:	6818      	ldr	r0, [r3, #0]
 800aa50:	fa00 f009 	lsl.w	r0, r0, r9
 800aa54:	4302      	orrs	r2, r0
 800aa56:	f84a 2b04 	str.w	r2, [sl], #4
 800aa5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa5e:	459c      	cmp	ip, r3
 800aa60:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa64:	d8f3      	bhi.n	800aa4e <__lshift+0x6e>
 800aa66:	ebac 0304 	sub.w	r3, ip, r4
 800aa6a:	3b15      	subs	r3, #21
 800aa6c:	f023 0303 	bic.w	r3, r3, #3
 800aa70:	3304      	adds	r3, #4
 800aa72:	f104 0015 	add.w	r0, r4, #21
 800aa76:	4584      	cmp	ip, r0
 800aa78:	bf38      	it	cc
 800aa7a:	2304      	movcc	r3, #4
 800aa7c:	50ca      	str	r2, [r1, r3]
 800aa7e:	b10a      	cbz	r2, 800aa84 <__lshift+0xa4>
 800aa80:	f108 0602 	add.w	r6, r8, #2
 800aa84:	3e01      	subs	r6, #1
 800aa86:	4638      	mov	r0, r7
 800aa88:	4621      	mov	r1, r4
 800aa8a:	612e      	str	r6, [r5, #16]
 800aa8c:	f7ff fe0d 	bl	800a6aa <_Bfree>
 800aa90:	4628      	mov	r0, r5
 800aa92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa96:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	e7c5      	b.n	800aa2a <__lshift+0x4a>
 800aa9e:	3904      	subs	r1, #4
 800aaa0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aaa4:	459c      	cmp	ip, r3
 800aaa6:	f841 2f04 	str.w	r2, [r1, #4]!
 800aaaa:	d8f9      	bhi.n	800aaa0 <__lshift+0xc0>
 800aaac:	e7ea      	b.n	800aa84 <__lshift+0xa4>
 800aaae:	bf00      	nop
 800aab0:	0800cb6d 	.word	0x0800cb6d
 800aab4:	0800cbdd 	.word	0x0800cbdd

0800aab8 <__mcmp>:
 800aab8:	4603      	mov	r3, r0
 800aaba:	690a      	ldr	r2, [r1, #16]
 800aabc:	6900      	ldr	r0, [r0, #16]
 800aabe:	b530      	push	{r4, r5, lr}
 800aac0:	1a80      	subs	r0, r0, r2
 800aac2:	d10d      	bne.n	800aae0 <__mcmp+0x28>
 800aac4:	3314      	adds	r3, #20
 800aac6:	3114      	adds	r1, #20
 800aac8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aacc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aad0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aad4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aad8:	4295      	cmp	r5, r2
 800aada:	d002      	beq.n	800aae2 <__mcmp+0x2a>
 800aadc:	d304      	bcc.n	800aae8 <__mcmp+0x30>
 800aade:	2001      	movs	r0, #1
 800aae0:	bd30      	pop	{r4, r5, pc}
 800aae2:	42a3      	cmp	r3, r4
 800aae4:	d3f4      	bcc.n	800aad0 <__mcmp+0x18>
 800aae6:	e7fb      	b.n	800aae0 <__mcmp+0x28>
 800aae8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aaec:	e7f8      	b.n	800aae0 <__mcmp+0x28>
	...

0800aaf0 <__mdiff>:
 800aaf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf4:	460c      	mov	r4, r1
 800aaf6:	4606      	mov	r6, r0
 800aaf8:	4611      	mov	r1, r2
 800aafa:	4620      	mov	r0, r4
 800aafc:	4692      	mov	sl, r2
 800aafe:	f7ff ffdb 	bl	800aab8 <__mcmp>
 800ab02:	1e05      	subs	r5, r0, #0
 800ab04:	d111      	bne.n	800ab2a <__mdiff+0x3a>
 800ab06:	4629      	mov	r1, r5
 800ab08:	4630      	mov	r0, r6
 800ab0a:	f7ff fda9 	bl	800a660 <_Balloc>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	b928      	cbnz	r0, 800ab1e <__mdiff+0x2e>
 800ab12:	f240 2132 	movw	r1, #562	; 0x232
 800ab16:	4b3c      	ldr	r3, [pc, #240]	; (800ac08 <__mdiff+0x118>)
 800ab18:	483c      	ldr	r0, [pc, #240]	; (800ac0c <__mdiff+0x11c>)
 800ab1a:	f001 f8c9 	bl	800bcb0 <__assert_func>
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab24:	4610      	mov	r0, r2
 800ab26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab2a:	bfa4      	itt	ge
 800ab2c:	4653      	movge	r3, sl
 800ab2e:	46a2      	movge	sl, r4
 800ab30:	4630      	mov	r0, r6
 800ab32:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ab36:	bfa6      	itte	ge
 800ab38:	461c      	movge	r4, r3
 800ab3a:	2500      	movge	r5, #0
 800ab3c:	2501      	movlt	r5, #1
 800ab3e:	f7ff fd8f 	bl	800a660 <_Balloc>
 800ab42:	4602      	mov	r2, r0
 800ab44:	b918      	cbnz	r0, 800ab4e <__mdiff+0x5e>
 800ab46:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ab4a:	4b2f      	ldr	r3, [pc, #188]	; (800ac08 <__mdiff+0x118>)
 800ab4c:	e7e4      	b.n	800ab18 <__mdiff+0x28>
 800ab4e:	f100 0814 	add.w	r8, r0, #20
 800ab52:	f8da 7010 	ldr.w	r7, [sl, #16]
 800ab56:	60c5      	str	r5, [r0, #12]
 800ab58:	f04f 0c00 	mov.w	ip, #0
 800ab5c:	f10a 0514 	add.w	r5, sl, #20
 800ab60:	f10a 0010 	add.w	r0, sl, #16
 800ab64:	46c2      	mov	sl, r8
 800ab66:	6926      	ldr	r6, [r4, #16]
 800ab68:	f104 0914 	add.w	r9, r4, #20
 800ab6c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800ab70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ab74:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800ab78:	f859 3b04 	ldr.w	r3, [r9], #4
 800ab7c:	fa1f f18b 	uxth.w	r1, fp
 800ab80:	4461      	add	r1, ip
 800ab82:	fa1f fc83 	uxth.w	ip, r3
 800ab86:	0c1b      	lsrs	r3, r3, #16
 800ab88:	eba1 010c 	sub.w	r1, r1, ip
 800ab8c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ab90:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ab94:	b289      	uxth	r1, r1
 800ab96:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ab9a:	454e      	cmp	r6, r9
 800ab9c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800aba0:	f84a 3b04 	str.w	r3, [sl], #4
 800aba4:	d8e6      	bhi.n	800ab74 <__mdiff+0x84>
 800aba6:	1b33      	subs	r3, r6, r4
 800aba8:	3b15      	subs	r3, #21
 800abaa:	f023 0303 	bic.w	r3, r3, #3
 800abae:	3415      	adds	r4, #21
 800abb0:	3304      	adds	r3, #4
 800abb2:	42a6      	cmp	r6, r4
 800abb4:	bf38      	it	cc
 800abb6:	2304      	movcc	r3, #4
 800abb8:	441d      	add	r5, r3
 800abba:	4443      	add	r3, r8
 800abbc:	461e      	mov	r6, r3
 800abbe:	462c      	mov	r4, r5
 800abc0:	4574      	cmp	r4, lr
 800abc2:	d30e      	bcc.n	800abe2 <__mdiff+0xf2>
 800abc4:	f10e 0103 	add.w	r1, lr, #3
 800abc8:	1b49      	subs	r1, r1, r5
 800abca:	f021 0103 	bic.w	r1, r1, #3
 800abce:	3d03      	subs	r5, #3
 800abd0:	45ae      	cmp	lr, r5
 800abd2:	bf38      	it	cc
 800abd4:	2100      	movcc	r1, #0
 800abd6:	4419      	add	r1, r3
 800abd8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800abdc:	b18b      	cbz	r3, 800ac02 <__mdiff+0x112>
 800abde:	6117      	str	r7, [r2, #16]
 800abe0:	e7a0      	b.n	800ab24 <__mdiff+0x34>
 800abe2:	f854 8b04 	ldr.w	r8, [r4], #4
 800abe6:	fa1f f188 	uxth.w	r1, r8
 800abea:	4461      	add	r1, ip
 800abec:	1408      	asrs	r0, r1, #16
 800abee:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800abf2:	b289      	uxth	r1, r1
 800abf4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800abf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800abfc:	f846 1b04 	str.w	r1, [r6], #4
 800ac00:	e7de      	b.n	800abc0 <__mdiff+0xd0>
 800ac02:	3f01      	subs	r7, #1
 800ac04:	e7e8      	b.n	800abd8 <__mdiff+0xe8>
 800ac06:	bf00      	nop
 800ac08:	0800cb6d 	.word	0x0800cb6d
 800ac0c:	0800cbdd 	.word	0x0800cbdd

0800ac10 <__d2b>:
 800ac10:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ac14:	2101      	movs	r1, #1
 800ac16:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ac1a:	4690      	mov	r8, r2
 800ac1c:	461d      	mov	r5, r3
 800ac1e:	f7ff fd1f 	bl	800a660 <_Balloc>
 800ac22:	4604      	mov	r4, r0
 800ac24:	b930      	cbnz	r0, 800ac34 <__d2b+0x24>
 800ac26:	4602      	mov	r2, r0
 800ac28:	f240 310a 	movw	r1, #778	; 0x30a
 800ac2c:	4b24      	ldr	r3, [pc, #144]	; (800acc0 <__d2b+0xb0>)
 800ac2e:	4825      	ldr	r0, [pc, #148]	; (800acc4 <__d2b+0xb4>)
 800ac30:	f001 f83e 	bl	800bcb0 <__assert_func>
 800ac34:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ac38:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800ac3c:	bb2d      	cbnz	r5, 800ac8a <__d2b+0x7a>
 800ac3e:	9301      	str	r3, [sp, #4]
 800ac40:	f1b8 0300 	subs.w	r3, r8, #0
 800ac44:	d026      	beq.n	800ac94 <__d2b+0x84>
 800ac46:	4668      	mov	r0, sp
 800ac48:	9300      	str	r3, [sp, #0]
 800ac4a:	f7ff fda1 	bl	800a790 <__lo0bits>
 800ac4e:	9900      	ldr	r1, [sp, #0]
 800ac50:	b1f0      	cbz	r0, 800ac90 <__d2b+0x80>
 800ac52:	9a01      	ldr	r2, [sp, #4]
 800ac54:	f1c0 0320 	rsb	r3, r0, #32
 800ac58:	fa02 f303 	lsl.w	r3, r2, r3
 800ac5c:	430b      	orrs	r3, r1
 800ac5e:	40c2      	lsrs	r2, r0
 800ac60:	6163      	str	r3, [r4, #20]
 800ac62:	9201      	str	r2, [sp, #4]
 800ac64:	9b01      	ldr	r3, [sp, #4]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	bf14      	ite	ne
 800ac6a:	2102      	movne	r1, #2
 800ac6c:	2101      	moveq	r1, #1
 800ac6e:	61a3      	str	r3, [r4, #24]
 800ac70:	6121      	str	r1, [r4, #16]
 800ac72:	b1c5      	cbz	r5, 800aca6 <__d2b+0x96>
 800ac74:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ac78:	4405      	add	r5, r0
 800ac7a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac7e:	603d      	str	r5, [r7, #0]
 800ac80:	6030      	str	r0, [r6, #0]
 800ac82:	4620      	mov	r0, r4
 800ac84:	b002      	add	sp, #8
 800ac86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac8e:	e7d6      	b.n	800ac3e <__d2b+0x2e>
 800ac90:	6161      	str	r1, [r4, #20]
 800ac92:	e7e7      	b.n	800ac64 <__d2b+0x54>
 800ac94:	a801      	add	r0, sp, #4
 800ac96:	f7ff fd7b 	bl	800a790 <__lo0bits>
 800ac9a:	2101      	movs	r1, #1
 800ac9c:	9b01      	ldr	r3, [sp, #4]
 800ac9e:	6121      	str	r1, [r4, #16]
 800aca0:	6163      	str	r3, [r4, #20]
 800aca2:	3020      	adds	r0, #32
 800aca4:	e7e5      	b.n	800ac72 <__d2b+0x62>
 800aca6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800acaa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800acae:	6038      	str	r0, [r7, #0]
 800acb0:	6918      	ldr	r0, [r3, #16]
 800acb2:	f7ff fd4d 	bl	800a750 <__hi0bits>
 800acb6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800acba:	6031      	str	r1, [r6, #0]
 800acbc:	e7e1      	b.n	800ac82 <__d2b+0x72>
 800acbe:	bf00      	nop
 800acc0:	0800cb6d 	.word	0x0800cb6d
 800acc4:	0800cbdd 	.word	0x0800cbdd

0800acc8 <_realloc_r>:
 800acc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800accc:	460c      	mov	r4, r1
 800acce:	4681      	mov	r9, r0
 800acd0:	4611      	mov	r1, r2
 800acd2:	b924      	cbnz	r4, 800acde <_realloc_r+0x16>
 800acd4:	b003      	add	sp, #12
 800acd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acda:	f7fb b9c1 	b.w	8006060 <_malloc_r>
 800acde:	9201      	str	r2, [sp, #4]
 800ace0:	f7fb fc08 	bl	80064f4 <__malloc_lock>
 800ace4:	9901      	ldr	r1, [sp, #4]
 800ace6:	f101 080b 	add.w	r8, r1, #11
 800acea:	f1b8 0f16 	cmp.w	r8, #22
 800acee:	d90b      	bls.n	800ad08 <_realloc_r+0x40>
 800acf0:	f038 0807 	bics.w	r8, r8, #7
 800acf4:	d50a      	bpl.n	800ad0c <_realloc_r+0x44>
 800acf6:	230c      	movs	r3, #12
 800acf8:	f04f 0b00 	mov.w	fp, #0
 800acfc:	f8c9 3000 	str.w	r3, [r9]
 800ad00:	4658      	mov	r0, fp
 800ad02:	b003      	add	sp, #12
 800ad04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad08:	f04f 0810 	mov.w	r8, #16
 800ad0c:	4588      	cmp	r8, r1
 800ad0e:	d3f2      	bcc.n	800acf6 <_realloc_r+0x2e>
 800ad10:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ad14:	f1a4 0a08 	sub.w	sl, r4, #8
 800ad18:	f025 0603 	bic.w	r6, r5, #3
 800ad1c:	45b0      	cmp	r8, r6
 800ad1e:	f340 8173 	ble.w	800b008 <_realloc_r+0x340>
 800ad22:	48aa      	ldr	r0, [pc, #680]	; (800afcc <_realloc_r+0x304>)
 800ad24:	eb0a 0306 	add.w	r3, sl, r6
 800ad28:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800ad2c:	685a      	ldr	r2, [r3, #4]
 800ad2e:	459c      	cmp	ip, r3
 800ad30:	9001      	str	r0, [sp, #4]
 800ad32:	d005      	beq.n	800ad40 <_realloc_r+0x78>
 800ad34:	f022 0001 	bic.w	r0, r2, #1
 800ad38:	4418      	add	r0, r3
 800ad3a:	6840      	ldr	r0, [r0, #4]
 800ad3c:	07c7      	lsls	r7, r0, #31
 800ad3e:	d427      	bmi.n	800ad90 <_realloc_r+0xc8>
 800ad40:	f022 0203 	bic.w	r2, r2, #3
 800ad44:	459c      	cmp	ip, r3
 800ad46:	eb06 0702 	add.w	r7, r6, r2
 800ad4a:	d119      	bne.n	800ad80 <_realloc_r+0xb8>
 800ad4c:	f108 0010 	add.w	r0, r8, #16
 800ad50:	42b8      	cmp	r0, r7
 800ad52:	dc1f      	bgt.n	800ad94 <_realloc_r+0xcc>
 800ad54:	9a01      	ldr	r2, [sp, #4]
 800ad56:	eba7 0708 	sub.w	r7, r7, r8
 800ad5a:	eb0a 0308 	add.w	r3, sl, r8
 800ad5e:	f047 0701 	orr.w	r7, r7, #1
 800ad62:	6093      	str	r3, [r2, #8]
 800ad64:	605f      	str	r7, [r3, #4]
 800ad66:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ad6a:	4648      	mov	r0, r9
 800ad6c:	f003 0301 	and.w	r3, r3, #1
 800ad70:	ea43 0308 	orr.w	r3, r3, r8
 800ad74:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad78:	f7fb fbc2 	bl	8006500 <__malloc_unlock>
 800ad7c:	46a3      	mov	fp, r4
 800ad7e:	e7bf      	b.n	800ad00 <_realloc_r+0x38>
 800ad80:	45b8      	cmp	r8, r7
 800ad82:	dc07      	bgt.n	800ad94 <_realloc_r+0xcc>
 800ad84:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ad88:	60da      	str	r2, [r3, #12]
 800ad8a:	6093      	str	r3, [r2, #8]
 800ad8c:	4655      	mov	r5, sl
 800ad8e:	e080      	b.n	800ae92 <_realloc_r+0x1ca>
 800ad90:	2200      	movs	r2, #0
 800ad92:	4613      	mov	r3, r2
 800ad94:	07e8      	lsls	r0, r5, #31
 800ad96:	f100 80e8 	bmi.w	800af6a <_realloc_r+0x2a2>
 800ad9a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ad9e:	ebaa 0505 	sub.w	r5, sl, r5
 800ada2:	6868      	ldr	r0, [r5, #4]
 800ada4:	f020 0003 	bic.w	r0, r0, #3
 800ada8:	eb00 0b06 	add.w	fp, r0, r6
 800adac:	2b00      	cmp	r3, #0
 800adae:	f000 80a7 	beq.w	800af00 <_realloc_r+0x238>
 800adb2:	459c      	cmp	ip, r3
 800adb4:	eb02 070b 	add.w	r7, r2, fp
 800adb8:	d14b      	bne.n	800ae52 <_realloc_r+0x18a>
 800adba:	f108 0310 	add.w	r3, r8, #16
 800adbe:	42bb      	cmp	r3, r7
 800adc0:	f300 809e 	bgt.w	800af00 <_realloc_r+0x238>
 800adc4:	46ab      	mov	fp, r5
 800adc6:	68eb      	ldr	r3, [r5, #12]
 800adc8:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800adcc:	60d3      	str	r3, [r2, #12]
 800adce:	609a      	str	r2, [r3, #8]
 800add0:	1f32      	subs	r2, r6, #4
 800add2:	2a24      	cmp	r2, #36	; 0x24
 800add4:	d838      	bhi.n	800ae48 <_realloc_r+0x180>
 800add6:	2a13      	cmp	r2, #19
 800add8:	d934      	bls.n	800ae44 <_realloc_r+0x17c>
 800adda:	6823      	ldr	r3, [r4, #0]
 800addc:	2a1b      	cmp	r2, #27
 800adde:	60ab      	str	r3, [r5, #8]
 800ade0:	6863      	ldr	r3, [r4, #4]
 800ade2:	60eb      	str	r3, [r5, #12]
 800ade4:	d81b      	bhi.n	800ae1e <_realloc_r+0x156>
 800ade6:	3408      	adds	r4, #8
 800ade8:	f105 0310 	add.w	r3, r5, #16
 800adec:	6822      	ldr	r2, [r4, #0]
 800adee:	601a      	str	r2, [r3, #0]
 800adf0:	6862      	ldr	r2, [r4, #4]
 800adf2:	605a      	str	r2, [r3, #4]
 800adf4:	68a2      	ldr	r2, [r4, #8]
 800adf6:	609a      	str	r2, [r3, #8]
 800adf8:	9a01      	ldr	r2, [sp, #4]
 800adfa:	eba7 0708 	sub.w	r7, r7, r8
 800adfe:	eb05 0308 	add.w	r3, r5, r8
 800ae02:	f047 0701 	orr.w	r7, r7, #1
 800ae06:	6093      	str	r3, [r2, #8]
 800ae08:	605f      	str	r7, [r3, #4]
 800ae0a:	686b      	ldr	r3, [r5, #4]
 800ae0c:	f003 0301 	and.w	r3, r3, #1
 800ae10:	ea43 0308 	orr.w	r3, r3, r8
 800ae14:	606b      	str	r3, [r5, #4]
 800ae16:	4648      	mov	r0, r9
 800ae18:	f7fb fb72 	bl	8006500 <__malloc_unlock>
 800ae1c:	e770      	b.n	800ad00 <_realloc_r+0x38>
 800ae1e:	68a3      	ldr	r3, [r4, #8]
 800ae20:	2a24      	cmp	r2, #36	; 0x24
 800ae22:	612b      	str	r3, [r5, #16]
 800ae24:	68e3      	ldr	r3, [r4, #12]
 800ae26:	bf18      	it	ne
 800ae28:	3410      	addne	r4, #16
 800ae2a:	616b      	str	r3, [r5, #20]
 800ae2c:	bf09      	itett	eq
 800ae2e:	6923      	ldreq	r3, [r4, #16]
 800ae30:	f105 0318 	addne.w	r3, r5, #24
 800ae34:	61ab      	streq	r3, [r5, #24]
 800ae36:	6962      	ldreq	r2, [r4, #20]
 800ae38:	bf02      	ittt	eq
 800ae3a:	f105 0320 	addeq.w	r3, r5, #32
 800ae3e:	61ea      	streq	r2, [r5, #28]
 800ae40:	3418      	addeq	r4, #24
 800ae42:	e7d3      	b.n	800adec <_realloc_r+0x124>
 800ae44:	465b      	mov	r3, fp
 800ae46:	e7d1      	b.n	800adec <_realloc_r+0x124>
 800ae48:	4621      	mov	r1, r4
 800ae4a:	4658      	mov	r0, fp
 800ae4c:	f7ff fbee 	bl	800a62c <memmove>
 800ae50:	e7d2      	b.n	800adf8 <_realloc_r+0x130>
 800ae52:	45b8      	cmp	r8, r7
 800ae54:	dc54      	bgt.n	800af00 <_realloc_r+0x238>
 800ae56:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	60da      	str	r2, [r3, #12]
 800ae5e:	6093      	str	r3, [r2, #8]
 800ae60:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ae64:	68eb      	ldr	r3, [r5, #12]
 800ae66:	60d3      	str	r3, [r2, #12]
 800ae68:	609a      	str	r2, [r3, #8]
 800ae6a:	1f32      	subs	r2, r6, #4
 800ae6c:	2a24      	cmp	r2, #36	; 0x24
 800ae6e:	d843      	bhi.n	800aef8 <_realloc_r+0x230>
 800ae70:	2a13      	cmp	r2, #19
 800ae72:	d908      	bls.n	800ae86 <_realloc_r+0x1be>
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	2a1b      	cmp	r2, #27
 800ae78:	60ab      	str	r3, [r5, #8]
 800ae7a:	6863      	ldr	r3, [r4, #4]
 800ae7c:	60eb      	str	r3, [r5, #12]
 800ae7e:	d828      	bhi.n	800aed2 <_realloc_r+0x20a>
 800ae80:	3408      	adds	r4, #8
 800ae82:	f105 0010 	add.w	r0, r5, #16
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	6003      	str	r3, [r0, #0]
 800ae8a:	6863      	ldr	r3, [r4, #4]
 800ae8c:	6043      	str	r3, [r0, #4]
 800ae8e:	68a3      	ldr	r3, [r4, #8]
 800ae90:	6083      	str	r3, [r0, #8]
 800ae92:	686a      	ldr	r2, [r5, #4]
 800ae94:	eba7 0008 	sub.w	r0, r7, r8
 800ae98:	280f      	cmp	r0, #15
 800ae9a:	f002 0201 	and.w	r2, r2, #1
 800ae9e:	eb05 0307 	add.w	r3, r5, r7
 800aea2:	f240 80b3 	bls.w	800b00c <_realloc_r+0x344>
 800aea6:	eb05 0108 	add.w	r1, r5, r8
 800aeaa:	ea48 0202 	orr.w	r2, r8, r2
 800aeae:	f040 0001 	orr.w	r0, r0, #1
 800aeb2:	606a      	str	r2, [r5, #4]
 800aeb4:	6048      	str	r0, [r1, #4]
 800aeb6:	685a      	ldr	r2, [r3, #4]
 800aeb8:	4648      	mov	r0, r9
 800aeba:	f042 0201 	orr.w	r2, r2, #1
 800aebe:	605a      	str	r2, [r3, #4]
 800aec0:	3108      	adds	r1, #8
 800aec2:	f7ff f8f9 	bl	800a0b8 <_free_r>
 800aec6:	4648      	mov	r0, r9
 800aec8:	f7fb fb1a 	bl	8006500 <__malloc_unlock>
 800aecc:	f105 0b08 	add.w	fp, r5, #8
 800aed0:	e716      	b.n	800ad00 <_realloc_r+0x38>
 800aed2:	68a3      	ldr	r3, [r4, #8]
 800aed4:	2a24      	cmp	r2, #36	; 0x24
 800aed6:	612b      	str	r3, [r5, #16]
 800aed8:	68e3      	ldr	r3, [r4, #12]
 800aeda:	bf18      	it	ne
 800aedc:	f105 0018 	addne.w	r0, r5, #24
 800aee0:	616b      	str	r3, [r5, #20]
 800aee2:	bf09      	itett	eq
 800aee4:	6923      	ldreq	r3, [r4, #16]
 800aee6:	3410      	addne	r4, #16
 800aee8:	61ab      	streq	r3, [r5, #24]
 800aeea:	6963      	ldreq	r3, [r4, #20]
 800aeec:	bf02      	ittt	eq
 800aeee:	f105 0020 	addeq.w	r0, r5, #32
 800aef2:	61eb      	streq	r3, [r5, #28]
 800aef4:	3418      	addeq	r4, #24
 800aef6:	e7c6      	b.n	800ae86 <_realloc_r+0x1be>
 800aef8:	4621      	mov	r1, r4
 800aefa:	f7ff fb97 	bl	800a62c <memmove>
 800aefe:	e7c8      	b.n	800ae92 <_realloc_r+0x1ca>
 800af00:	45d8      	cmp	r8, fp
 800af02:	dc32      	bgt.n	800af6a <_realloc_r+0x2a2>
 800af04:	4628      	mov	r0, r5
 800af06:	68eb      	ldr	r3, [r5, #12]
 800af08:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800af0c:	60d3      	str	r3, [r2, #12]
 800af0e:	609a      	str	r2, [r3, #8]
 800af10:	1f32      	subs	r2, r6, #4
 800af12:	2a24      	cmp	r2, #36	; 0x24
 800af14:	d825      	bhi.n	800af62 <_realloc_r+0x29a>
 800af16:	2a13      	cmp	r2, #19
 800af18:	d908      	bls.n	800af2c <_realloc_r+0x264>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	2a1b      	cmp	r2, #27
 800af1e:	60ab      	str	r3, [r5, #8]
 800af20:	6863      	ldr	r3, [r4, #4]
 800af22:	60eb      	str	r3, [r5, #12]
 800af24:	d80a      	bhi.n	800af3c <_realloc_r+0x274>
 800af26:	3408      	adds	r4, #8
 800af28:	f105 0010 	add.w	r0, r5, #16
 800af2c:	6823      	ldr	r3, [r4, #0]
 800af2e:	6003      	str	r3, [r0, #0]
 800af30:	6863      	ldr	r3, [r4, #4]
 800af32:	6043      	str	r3, [r0, #4]
 800af34:	68a3      	ldr	r3, [r4, #8]
 800af36:	6083      	str	r3, [r0, #8]
 800af38:	465f      	mov	r7, fp
 800af3a:	e7aa      	b.n	800ae92 <_realloc_r+0x1ca>
 800af3c:	68a3      	ldr	r3, [r4, #8]
 800af3e:	2a24      	cmp	r2, #36	; 0x24
 800af40:	612b      	str	r3, [r5, #16]
 800af42:	68e3      	ldr	r3, [r4, #12]
 800af44:	bf18      	it	ne
 800af46:	f105 0018 	addne.w	r0, r5, #24
 800af4a:	616b      	str	r3, [r5, #20]
 800af4c:	bf09      	itett	eq
 800af4e:	6923      	ldreq	r3, [r4, #16]
 800af50:	3410      	addne	r4, #16
 800af52:	61ab      	streq	r3, [r5, #24]
 800af54:	6963      	ldreq	r3, [r4, #20]
 800af56:	bf02      	ittt	eq
 800af58:	f105 0020 	addeq.w	r0, r5, #32
 800af5c:	61eb      	streq	r3, [r5, #28]
 800af5e:	3418      	addeq	r4, #24
 800af60:	e7e4      	b.n	800af2c <_realloc_r+0x264>
 800af62:	4621      	mov	r1, r4
 800af64:	f7ff fb62 	bl	800a62c <memmove>
 800af68:	e7e6      	b.n	800af38 <_realloc_r+0x270>
 800af6a:	4648      	mov	r0, r9
 800af6c:	f7fb f878 	bl	8006060 <_malloc_r>
 800af70:	4683      	mov	fp, r0
 800af72:	2800      	cmp	r0, #0
 800af74:	f43f af4f 	beq.w	800ae16 <_realloc_r+0x14e>
 800af78:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800af7c:	f1a0 0208 	sub.w	r2, r0, #8
 800af80:	f023 0301 	bic.w	r3, r3, #1
 800af84:	4453      	add	r3, sl
 800af86:	4293      	cmp	r3, r2
 800af88:	d105      	bne.n	800af96 <_realloc_r+0x2ce>
 800af8a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800af8e:	f027 0703 	bic.w	r7, r7, #3
 800af92:	4437      	add	r7, r6
 800af94:	e6fa      	b.n	800ad8c <_realloc_r+0xc4>
 800af96:	1f32      	subs	r2, r6, #4
 800af98:	2a24      	cmp	r2, #36	; 0x24
 800af9a:	d831      	bhi.n	800b000 <_realloc_r+0x338>
 800af9c:	2a13      	cmp	r2, #19
 800af9e:	d92c      	bls.n	800affa <_realloc_r+0x332>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	2a1b      	cmp	r2, #27
 800afa4:	6003      	str	r3, [r0, #0]
 800afa6:	6863      	ldr	r3, [r4, #4]
 800afa8:	6043      	str	r3, [r0, #4]
 800afaa:	d811      	bhi.n	800afd0 <_realloc_r+0x308>
 800afac:	f104 0208 	add.w	r2, r4, #8
 800afb0:	f100 0308 	add.w	r3, r0, #8
 800afb4:	6811      	ldr	r1, [r2, #0]
 800afb6:	6019      	str	r1, [r3, #0]
 800afb8:	6851      	ldr	r1, [r2, #4]
 800afba:	6059      	str	r1, [r3, #4]
 800afbc:	6892      	ldr	r2, [r2, #8]
 800afbe:	609a      	str	r2, [r3, #8]
 800afc0:	4621      	mov	r1, r4
 800afc2:	4648      	mov	r0, r9
 800afc4:	f7ff f878 	bl	800a0b8 <_free_r>
 800afc8:	e725      	b.n	800ae16 <_realloc_r+0x14e>
 800afca:	bf00      	nop
 800afcc:	20000458 	.word	0x20000458
 800afd0:	68a3      	ldr	r3, [r4, #8]
 800afd2:	2a24      	cmp	r2, #36	; 0x24
 800afd4:	6083      	str	r3, [r0, #8]
 800afd6:	68e3      	ldr	r3, [r4, #12]
 800afd8:	bf18      	it	ne
 800afda:	f104 0210 	addne.w	r2, r4, #16
 800afde:	60c3      	str	r3, [r0, #12]
 800afe0:	bf09      	itett	eq
 800afe2:	6923      	ldreq	r3, [r4, #16]
 800afe4:	f100 0310 	addne.w	r3, r0, #16
 800afe8:	6103      	streq	r3, [r0, #16]
 800afea:	6961      	ldreq	r1, [r4, #20]
 800afec:	bf02      	ittt	eq
 800afee:	f104 0218 	addeq.w	r2, r4, #24
 800aff2:	f100 0318 	addeq.w	r3, r0, #24
 800aff6:	6141      	streq	r1, [r0, #20]
 800aff8:	e7dc      	b.n	800afb4 <_realloc_r+0x2ec>
 800affa:	4603      	mov	r3, r0
 800affc:	4622      	mov	r2, r4
 800affe:	e7d9      	b.n	800afb4 <_realloc_r+0x2ec>
 800b000:	4621      	mov	r1, r4
 800b002:	f7ff fb13 	bl	800a62c <memmove>
 800b006:	e7db      	b.n	800afc0 <_realloc_r+0x2f8>
 800b008:	4637      	mov	r7, r6
 800b00a:	e6bf      	b.n	800ad8c <_realloc_r+0xc4>
 800b00c:	4317      	orrs	r7, r2
 800b00e:	606f      	str	r7, [r5, #4]
 800b010:	685a      	ldr	r2, [r3, #4]
 800b012:	f042 0201 	orr.w	r2, r2, #1
 800b016:	605a      	str	r2, [r3, #4]
 800b018:	e755      	b.n	800aec6 <_realloc_r+0x1fe>
 800b01a:	bf00      	nop

0800b01c <frexp>:
 800b01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b01e:	4617      	mov	r7, r2
 800b020:	2200      	movs	r2, #0
 800b022:	603a      	str	r2, [r7, #0]
 800b024:	4a14      	ldr	r2, [pc, #80]	; (800b078 <frexp+0x5c>)
 800b026:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b02a:	4296      	cmp	r6, r2
 800b02c:	4604      	mov	r4, r0
 800b02e:	460d      	mov	r5, r1
 800b030:	460b      	mov	r3, r1
 800b032:	dc1e      	bgt.n	800b072 <frexp+0x56>
 800b034:	4602      	mov	r2, r0
 800b036:	4332      	orrs	r2, r6
 800b038:	d01b      	beq.n	800b072 <frexp+0x56>
 800b03a:	4a10      	ldr	r2, [pc, #64]	; (800b07c <frexp+0x60>)
 800b03c:	400a      	ands	r2, r1
 800b03e:	b952      	cbnz	r2, 800b056 <frexp+0x3a>
 800b040:	2200      	movs	r2, #0
 800b042:	4b0f      	ldr	r3, [pc, #60]	; (800b080 <frexp+0x64>)
 800b044:	f7f5 fa48 	bl	80004d8 <__aeabi_dmul>
 800b048:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800b04c:	4604      	mov	r4, r0
 800b04e:	460b      	mov	r3, r1
 800b050:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b054:	603a      	str	r2, [r7, #0]
 800b056:	683a      	ldr	r2, [r7, #0]
 800b058:	1536      	asrs	r6, r6, #20
 800b05a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b05e:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800b062:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b066:	4416      	add	r6, r2
 800b068:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b06c:	603e      	str	r6, [r7, #0]
 800b06e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b072:	4620      	mov	r0, r4
 800b074:	4629      	mov	r1, r5
 800b076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b078:	7fefffff 	.word	0x7fefffff
 800b07c:	7ff00000 	.word	0x7ff00000
 800b080:	43500000 	.word	0x43500000

0800b084 <__sread>:
 800b084:	b510      	push	{r4, lr}
 800b086:	460c      	mov	r4, r1
 800b088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b08c:	f000 ff8c 	bl	800bfa8 <_read_r>
 800b090:	2800      	cmp	r0, #0
 800b092:	bfab      	itete	ge
 800b094:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800b096:	89a3      	ldrhlt	r3, [r4, #12]
 800b098:	181b      	addge	r3, r3, r0
 800b09a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b09e:	bfac      	ite	ge
 800b0a0:	6523      	strge	r3, [r4, #80]	; 0x50
 800b0a2:	81a3      	strhlt	r3, [r4, #12]
 800b0a4:	bd10      	pop	{r4, pc}

0800b0a6 <__swrite>:
 800b0a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0aa:	461f      	mov	r7, r3
 800b0ac:	898b      	ldrh	r3, [r1, #12]
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	05db      	lsls	r3, r3, #23
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	4616      	mov	r6, r2
 800b0b6:	d505      	bpl.n	800b0c4 <__swrite+0x1e>
 800b0b8:	2302      	movs	r3, #2
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c0:	f000 ff4e 	bl	800bf60 <_lseek_r>
 800b0c4:	89a3      	ldrh	r3, [r4, #12]
 800b0c6:	4632      	mov	r2, r6
 800b0c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0cc:	81a3      	strh	r3, [r4, #12]
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	463b      	mov	r3, r7
 800b0d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0da:	f000 bd97 	b.w	800bc0c <_write_r>

0800b0de <__sseek>:
 800b0de:	b510      	push	{r4, lr}
 800b0e0:	460c      	mov	r4, r1
 800b0e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e6:	f000 ff3b 	bl	800bf60 <_lseek_r>
 800b0ea:	1c43      	adds	r3, r0, #1
 800b0ec:	89a3      	ldrh	r3, [r4, #12]
 800b0ee:	bf15      	itete	ne
 800b0f0:	6520      	strne	r0, [r4, #80]	; 0x50
 800b0f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b0f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b0fa:	81a3      	strheq	r3, [r4, #12]
 800b0fc:	bf18      	it	ne
 800b0fe:	81a3      	strhne	r3, [r4, #12]
 800b100:	bd10      	pop	{r4, pc}

0800b102 <__sclose>:
 800b102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b106:	f000 be1f 	b.w	800bd48 <_close_r>

0800b10a <strncpy>:
 800b10a:	4603      	mov	r3, r0
 800b10c:	b510      	push	{r4, lr}
 800b10e:	3901      	subs	r1, #1
 800b110:	b132      	cbz	r2, 800b120 <strncpy+0x16>
 800b112:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b116:	3a01      	subs	r2, #1
 800b118:	f803 4b01 	strb.w	r4, [r3], #1
 800b11c:	2c00      	cmp	r4, #0
 800b11e:	d1f7      	bne.n	800b110 <strncpy+0x6>
 800b120:	2100      	movs	r1, #0
 800b122:	441a      	add	r2, r3
 800b124:	4293      	cmp	r3, r2
 800b126:	d100      	bne.n	800b12a <strncpy+0x20>
 800b128:	bd10      	pop	{r4, pc}
 800b12a:	f803 1b01 	strb.w	r1, [r3], #1
 800b12e:	e7f9      	b.n	800b124 <strncpy+0x1a>

0800b130 <__ssprint_r>:
 800b130:	6893      	ldr	r3, [r2, #8]
 800b132:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b136:	4680      	mov	r8, r0
 800b138:	460c      	mov	r4, r1
 800b13a:	4617      	mov	r7, r2
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d061      	beq.n	800b204 <__ssprint_r+0xd4>
 800b140:	2300      	movs	r3, #0
 800b142:	469b      	mov	fp, r3
 800b144:	f8d2 a000 	ldr.w	sl, [r2]
 800b148:	9301      	str	r3, [sp, #4]
 800b14a:	f1bb 0f00 	cmp.w	fp, #0
 800b14e:	d02b      	beq.n	800b1a8 <__ssprint_r+0x78>
 800b150:	68a6      	ldr	r6, [r4, #8]
 800b152:	45b3      	cmp	fp, r6
 800b154:	d342      	bcc.n	800b1dc <__ssprint_r+0xac>
 800b156:	89a2      	ldrh	r2, [r4, #12]
 800b158:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b15c:	d03e      	beq.n	800b1dc <__ssprint_r+0xac>
 800b15e:	6825      	ldr	r5, [r4, #0]
 800b160:	6921      	ldr	r1, [r4, #16]
 800b162:	eba5 0901 	sub.w	r9, r5, r1
 800b166:	6965      	ldr	r5, [r4, #20]
 800b168:	f109 0001 	add.w	r0, r9, #1
 800b16c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b170:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b174:	106d      	asrs	r5, r5, #1
 800b176:	4458      	add	r0, fp
 800b178:	4285      	cmp	r5, r0
 800b17a:	bf38      	it	cc
 800b17c:	4605      	movcc	r5, r0
 800b17e:	0553      	lsls	r3, r2, #21
 800b180:	d545      	bpl.n	800b20e <__ssprint_r+0xde>
 800b182:	4629      	mov	r1, r5
 800b184:	4640      	mov	r0, r8
 800b186:	f7fa ff6b 	bl	8006060 <_malloc_r>
 800b18a:	4606      	mov	r6, r0
 800b18c:	b9a0      	cbnz	r0, 800b1b8 <__ssprint_r+0x88>
 800b18e:	230c      	movs	r3, #12
 800b190:	f8c8 3000 	str.w	r3, [r8]
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b19a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800b1a6:	e02f      	b.n	800b208 <__ssprint_r+0xd8>
 800b1a8:	f8da 3000 	ldr.w	r3, [sl]
 800b1ac:	f8da b004 	ldr.w	fp, [sl, #4]
 800b1b0:	9301      	str	r3, [sp, #4]
 800b1b2:	f10a 0a08 	add.w	sl, sl, #8
 800b1b6:	e7c8      	b.n	800b14a <__ssprint_r+0x1a>
 800b1b8:	464a      	mov	r2, r9
 800b1ba:	6921      	ldr	r1, [r4, #16]
 800b1bc:	f7ff fa28 	bl	800a610 <memcpy>
 800b1c0:	89a2      	ldrh	r2, [r4, #12]
 800b1c2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b1c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b1ca:	81a2      	strh	r2, [r4, #12]
 800b1cc:	6126      	str	r6, [r4, #16]
 800b1ce:	444e      	add	r6, r9
 800b1d0:	6026      	str	r6, [r4, #0]
 800b1d2:	465e      	mov	r6, fp
 800b1d4:	6165      	str	r5, [r4, #20]
 800b1d6:	eba5 0509 	sub.w	r5, r5, r9
 800b1da:	60a5      	str	r5, [r4, #8]
 800b1dc:	455e      	cmp	r6, fp
 800b1de:	bf28      	it	cs
 800b1e0:	465e      	movcs	r6, fp
 800b1e2:	9901      	ldr	r1, [sp, #4]
 800b1e4:	4632      	mov	r2, r6
 800b1e6:	6820      	ldr	r0, [r4, #0]
 800b1e8:	f7ff fa20 	bl	800a62c <memmove>
 800b1ec:	68a2      	ldr	r2, [r4, #8]
 800b1ee:	1b92      	subs	r2, r2, r6
 800b1f0:	60a2      	str	r2, [r4, #8]
 800b1f2:	6822      	ldr	r2, [r4, #0]
 800b1f4:	4432      	add	r2, r6
 800b1f6:	6022      	str	r2, [r4, #0]
 800b1f8:	68ba      	ldr	r2, [r7, #8]
 800b1fa:	eba2 030b 	sub.w	r3, r2, fp
 800b1fe:	60bb      	str	r3, [r7, #8]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d1d1      	bne.n	800b1a8 <__ssprint_r+0x78>
 800b204:	2000      	movs	r0, #0
 800b206:	6078      	str	r0, [r7, #4]
 800b208:	b003      	add	sp, #12
 800b20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b20e:	462a      	mov	r2, r5
 800b210:	4640      	mov	r0, r8
 800b212:	f7ff fd59 	bl	800acc8 <_realloc_r>
 800b216:	4606      	mov	r6, r0
 800b218:	2800      	cmp	r0, #0
 800b21a:	d1d7      	bne.n	800b1cc <__ssprint_r+0x9c>
 800b21c:	4640      	mov	r0, r8
 800b21e:	6921      	ldr	r1, [r4, #16]
 800b220:	f7fe ff4a 	bl	800a0b8 <_free_r>
 800b224:	e7b3      	b.n	800b18e <__ssprint_r+0x5e>

0800b226 <__sprint_r>:
 800b226:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b22a:	6893      	ldr	r3, [r2, #8]
 800b22c:	4680      	mov	r8, r0
 800b22e:	460f      	mov	r7, r1
 800b230:	4614      	mov	r4, r2
 800b232:	b91b      	cbnz	r3, 800b23c <__sprint_r+0x16>
 800b234:	4618      	mov	r0, r3
 800b236:	6053      	str	r3, [r2, #4]
 800b238:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b23c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b23e:	049d      	lsls	r5, r3, #18
 800b240:	d520      	bpl.n	800b284 <__sprint_r+0x5e>
 800b242:	6815      	ldr	r5, [r2, #0]
 800b244:	3508      	adds	r5, #8
 800b246:	f04f 0900 	mov.w	r9, #0
 800b24a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b24e:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b252:	45ca      	cmp	sl, r9
 800b254:	dc0b      	bgt.n	800b26e <__sprint_r+0x48>
 800b256:	68a0      	ldr	r0, [r4, #8]
 800b258:	f026 0603 	bic.w	r6, r6, #3
 800b25c:	1b80      	subs	r0, r0, r6
 800b25e:	60a0      	str	r0, [r4, #8]
 800b260:	3508      	adds	r5, #8
 800b262:	2800      	cmp	r0, #0
 800b264:	d1ef      	bne.n	800b246 <__sprint_r+0x20>
 800b266:	2300      	movs	r3, #0
 800b268:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b26c:	e7e4      	b.n	800b238 <__sprint_r+0x12>
 800b26e:	463a      	mov	r2, r7
 800b270:	4640      	mov	r0, r8
 800b272:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b276:	f000 fe22 	bl	800bebe <_fputwc_r>
 800b27a:	1c43      	adds	r3, r0, #1
 800b27c:	d0f3      	beq.n	800b266 <__sprint_r+0x40>
 800b27e:	f109 0901 	add.w	r9, r9, #1
 800b282:	e7e6      	b.n	800b252 <__sprint_r+0x2c>
 800b284:	f7fe ffd8 	bl	800a238 <__sfvwrite_r>
 800b288:	e7ed      	b.n	800b266 <__sprint_r+0x40>
	...

0800b28c <_vfiprintf_r>:
 800b28c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b290:	b0bb      	sub	sp, #236	; 0xec
 800b292:	460f      	mov	r7, r1
 800b294:	461d      	mov	r5, r3
 800b296:	461c      	mov	r4, r3
 800b298:	4681      	mov	r9, r0
 800b29a:	9202      	str	r2, [sp, #8]
 800b29c:	b118      	cbz	r0, 800b2a6 <_vfiprintf_r+0x1a>
 800b29e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b2a0:	b90b      	cbnz	r3, 800b2a6 <_vfiprintf_r+0x1a>
 800b2a2:	f7fe fe79 	bl	8009f98 <__sinit>
 800b2a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2a8:	07d8      	lsls	r0, r3, #31
 800b2aa:	d405      	bmi.n	800b2b8 <_vfiprintf_r+0x2c>
 800b2ac:	89bb      	ldrh	r3, [r7, #12]
 800b2ae:	0599      	lsls	r1, r3, #22
 800b2b0:	d402      	bmi.n	800b2b8 <_vfiprintf_r+0x2c>
 800b2b2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b2b4:	f7ff f930 	bl	800a518 <__retarget_lock_acquire_recursive>
 800b2b8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b2bc:	049a      	lsls	r2, r3, #18
 800b2be:	d406      	bmi.n	800b2ce <_vfiprintf_r+0x42>
 800b2c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b2c4:	81bb      	strh	r3, [r7, #12]
 800b2c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b2cc:	667b      	str	r3, [r7, #100]	; 0x64
 800b2ce:	89bb      	ldrh	r3, [r7, #12]
 800b2d0:	071e      	lsls	r6, r3, #28
 800b2d2:	d501      	bpl.n	800b2d8 <_vfiprintf_r+0x4c>
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	b9ab      	cbnz	r3, 800b304 <_vfiprintf_r+0x78>
 800b2d8:	4639      	mov	r1, r7
 800b2da:	4648      	mov	r0, r9
 800b2dc:	f7fd feac 	bl	8009038 <__swsetup_r>
 800b2e0:	b180      	cbz	r0, 800b304 <_vfiprintf_r+0x78>
 800b2e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2e4:	07d8      	lsls	r0, r3, #31
 800b2e6:	d506      	bpl.n	800b2f6 <_vfiprintf_r+0x6a>
 800b2e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b2ec:	9303      	str	r3, [sp, #12]
 800b2ee:	9803      	ldr	r0, [sp, #12]
 800b2f0:	b03b      	add	sp, #236	; 0xec
 800b2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2f6:	89bb      	ldrh	r3, [r7, #12]
 800b2f8:	0599      	lsls	r1, r3, #22
 800b2fa:	d4f5      	bmi.n	800b2e8 <_vfiprintf_r+0x5c>
 800b2fc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b2fe:	f7ff f90c 	bl	800a51a <__retarget_lock_release_recursive>
 800b302:	e7f1      	b.n	800b2e8 <_vfiprintf_r+0x5c>
 800b304:	89bb      	ldrh	r3, [r7, #12]
 800b306:	f003 021a 	and.w	r2, r3, #26
 800b30a:	2a0a      	cmp	r2, #10
 800b30c:	d113      	bne.n	800b336 <_vfiprintf_r+0xaa>
 800b30e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b312:	2a00      	cmp	r2, #0
 800b314:	db0f      	blt.n	800b336 <_vfiprintf_r+0xaa>
 800b316:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b318:	07d2      	lsls	r2, r2, #31
 800b31a:	d404      	bmi.n	800b326 <_vfiprintf_r+0x9a>
 800b31c:	059e      	lsls	r6, r3, #22
 800b31e:	d402      	bmi.n	800b326 <_vfiprintf_r+0x9a>
 800b320:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b322:	f7ff f8fa 	bl	800a51a <__retarget_lock_release_recursive>
 800b326:	462b      	mov	r3, r5
 800b328:	4639      	mov	r1, r7
 800b32a:	4648      	mov	r0, r9
 800b32c:	9a02      	ldr	r2, [sp, #8]
 800b32e:	f000 fc2d 	bl	800bb8c <__sbprintf>
 800b332:	9003      	str	r0, [sp, #12]
 800b334:	e7db      	b.n	800b2ee <_vfiprintf_r+0x62>
 800b336:	2300      	movs	r3, #0
 800b338:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800b33c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b340:	ae11      	add	r6, sp, #68	; 0x44
 800b342:	960e      	str	r6, [sp, #56]	; 0x38
 800b344:	9308      	str	r3, [sp, #32]
 800b346:	930a      	str	r3, [sp, #40]	; 0x28
 800b348:	9303      	str	r3, [sp, #12]
 800b34a:	9b02      	ldr	r3, [sp, #8]
 800b34c:	461d      	mov	r5, r3
 800b34e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b352:	b10a      	cbz	r2, 800b358 <_vfiprintf_r+0xcc>
 800b354:	2a25      	cmp	r2, #37	; 0x25
 800b356:	d1f9      	bne.n	800b34c <_vfiprintf_r+0xc0>
 800b358:	9b02      	ldr	r3, [sp, #8]
 800b35a:	ebb5 0803 	subs.w	r8, r5, r3
 800b35e:	d00d      	beq.n	800b37c <_vfiprintf_r+0xf0>
 800b360:	e9c6 3800 	strd	r3, r8, [r6]
 800b364:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b366:	4443      	add	r3, r8
 800b368:	9310      	str	r3, [sp, #64]	; 0x40
 800b36a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b36c:	3301      	adds	r3, #1
 800b36e:	2b07      	cmp	r3, #7
 800b370:	930f      	str	r3, [sp, #60]	; 0x3c
 800b372:	dc75      	bgt.n	800b460 <_vfiprintf_r+0x1d4>
 800b374:	3608      	adds	r6, #8
 800b376:	9b03      	ldr	r3, [sp, #12]
 800b378:	4443      	add	r3, r8
 800b37a:	9303      	str	r3, [sp, #12]
 800b37c:	782b      	ldrb	r3, [r5, #0]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	f000 83c6 	beq.w	800bb10 <_vfiprintf_r+0x884>
 800b384:	2300      	movs	r3, #0
 800b386:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b38a:	469a      	mov	sl, r3
 800b38c:	1c6a      	adds	r2, r5, #1
 800b38e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b392:	9101      	str	r1, [sp, #4]
 800b394:	9304      	str	r3, [sp, #16]
 800b396:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b39a:	9202      	str	r2, [sp, #8]
 800b39c:	f1a3 0220 	sub.w	r2, r3, #32
 800b3a0:	2a5a      	cmp	r2, #90	; 0x5a
 800b3a2:	f200 830e 	bhi.w	800b9c2 <_vfiprintf_r+0x736>
 800b3a6:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b3aa:	0098      	.short	0x0098
 800b3ac:	030c030c 	.word	0x030c030c
 800b3b0:	030c00a0 	.word	0x030c00a0
 800b3b4:	030c030c 	.word	0x030c030c
 800b3b8:	030c0080 	.word	0x030c0080
 800b3bc:	00a3030c 	.word	0x00a3030c
 800b3c0:	030c00ad 	.word	0x030c00ad
 800b3c4:	00af00aa 	.word	0x00af00aa
 800b3c8:	00ca030c 	.word	0x00ca030c
 800b3cc:	00cd00cd 	.word	0x00cd00cd
 800b3d0:	00cd00cd 	.word	0x00cd00cd
 800b3d4:	00cd00cd 	.word	0x00cd00cd
 800b3d8:	00cd00cd 	.word	0x00cd00cd
 800b3dc:	030c00cd 	.word	0x030c00cd
 800b3e0:	030c030c 	.word	0x030c030c
 800b3e4:	030c030c 	.word	0x030c030c
 800b3e8:	030c030c 	.word	0x030c030c
 800b3ec:	030c030c 	.word	0x030c030c
 800b3f0:	010500f7 	.word	0x010500f7
 800b3f4:	030c030c 	.word	0x030c030c
 800b3f8:	030c030c 	.word	0x030c030c
 800b3fc:	030c030c 	.word	0x030c030c
 800b400:	030c030c 	.word	0x030c030c
 800b404:	030c030c 	.word	0x030c030c
 800b408:	030c014b 	.word	0x030c014b
 800b40c:	030c030c 	.word	0x030c030c
 800b410:	030c0191 	.word	0x030c0191
 800b414:	030c026f 	.word	0x030c026f
 800b418:	028d030c 	.word	0x028d030c
 800b41c:	030c030c 	.word	0x030c030c
 800b420:	030c030c 	.word	0x030c030c
 800b424:	030c030c 	.word	0x030c030c
 800b428:	030c030c 	.word	0x030c030c
 800b42c:	030c030c 	.word	0x030c030c
 800b430:	010700f7 	.word	0x010700f7
 800b434:	030c030c 	.word	0x030c030c
 800b438:	00dd030c 	.word	0x00dd030c
 800b43c:	00f10107 	.word	0x00f10107
 800b440:	00ea030c 	.word	0x00ea030c
 800b444:	012e030c 	.word	0x012e030c
 800b448:	0180014d 	.word	0x0180014d
 800b44c:	030c00f1 	.word	0x030c00f1
 800b450:	00960191 	.word	0x00960191
 800b454:	030c0271 	.word	0x030c0271
 800b458:	0065030c 	.word	0x0065030c
 800b45c:	0096030c 	.word	0x0096030c
 800b460:	4639      	mov	r1, r7
 800b462:	4648      	mov	r0, r9
 800b464:	aa0e      	add	r2, sp, #56	; 0x38
 800b466:	f7ff fede 	bl	800b226 <__sprint_r>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	f040 832f 	bne.w	800bace <_vfiprintf_r+0x842>
 800b470:	ae11      	add	r6, sp, #68	; 0x44
 800b472:	e780      	b.n	800b376 <_vfiprintf_r+0xea>
 800b474:	4a94      	ldr	r2, [pc, #592]	; (800b6c8 <_vfiprintf_r+0x43c>)
 800b476:	f01a 0f20 	tst.w	sl, #32
 800b47a:	9206      	str	r2, [sp, #24]
 800b47c:	f000 8224 	beq.w	800b8c8 <_vfiprintf_r+0x63c>
 800b480:	3407      	adds	r4, #7
 800b482:	f024 0b07 	bic.w	fp, r4, #7
 800b486:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b48a:	f01a 0f01 	tst.w	sl, #1
 800b48e:	d009      	beq.n	800b4a4 <_vfiprintf_r+0x218>
 800b490:	ea54 0205 	orrs.w	r2, r4, r5
 800b494:	bf1f      	itttt	ne
 800b496:	2230      	movne	r2, #48	; 0x30
 800b498:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800b49c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800b4a0:	f04a 0a02 	orrne.w	sl, sl, #2
 800b4a4:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b4a8:	e10b      	b.n	800b6c2 <_vfiprintf_r+0x436>
 800b4aa:	4648      	mov	r0, r9
 800b4ac:	f7ff f82e 	bl	800a50c <_localeconv_r>
 800b4b0:	6843      	ldr	r3, [r0, #4]
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	930a      	str	r3, [sp, #40]	; 0x28
 800b4b6:	f7f4 fe4b 	bl	8000150 <strlen>
 800b4ba:	9008      	str	r0, [sp, #32]
 800b4bc:	4648      	mov	r0, r9
 800b4be:	f7ff f825 	bl	800a50c <_localeconv_r>
 800b4c2:	6883      	ldr	r3, [r0, #8]
 800b4c4:	9307      	str	r3, [sp, #28]
 800b4c6:	9b08      	ldr	r3, [sp, #32]
 800b4c8:	b12b      	cbz	r3, 800b4d6 <_vfiprintf_r+0x24a>
 800b4ca:	9b07      	ldr	r3, [sp, #28]
 800b4cc:	b11b      	cbz	r3, 800b4d6 <_vfiprintf_r+0x24a>
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	b10b      	cbz	r3, 800b4d6 <_vfiprintf_r+0x24a>
 800b4d2:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800b4d6:	9a02      	ldr	r2, [sp, #8]
 800b4d8:	e75d      	b.n	800b396 <_vfiprintf_r+0x10a>
 800b4da:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d1f9      	bne.n	800b4d6 <_vfiprintf_r+0x24a>
 800b4e2:	2320      	movs	r3, #32
 800b4e4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b4e8:	e7f5      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b4ea:	f04a 0a01 	orr.w	sl, sl, #1
 800b4ee:	e7f2      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b4f0:	f854 3b04 	ldr.w	r3, [r4], #4
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	9304      	str	r3, [sp, #16]
 800b4f8:	daed      	bge.n	800b4d6 <_vfiprintf_r+0x24a>
 800b4fa:	425b      	negs	r3, r3
 800b4fc:	9304      	str	r3, [sp, #16]
 800b4fe:	f04a 0a04 	orr.w	sl, sl, #4
 800b502:	e7e8      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b504:	232b      	movs	r3, #43	; 0x2b
 800b506:	e7ed      	b.n	800b4e4 <_vfiprintf_r+0x258>
 800b508:	9a02      	ldr	r2, [sp, #8]
 800b50a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b50e:	2b2a      	cmp	r3, #42	; 0x2a
 800b510:	d112      	bne.n	800b538 <_vfiprintf_r+0x2ac>
 800b512:	f854 0b04 	ldr.w	r0, [r4], #4
 800b516:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800b51a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b51e:	e7da      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b520:	200a      	movs	r0, #10
 800b522:	9b01      	ldr	r3, [sp, #4]
 800b524:	fb00 1303 	mla	r3, r0, r3, r1
 800b528:	9301      	str	r3, [sp, #4]
 800b52a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b52e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b532:	2909      	cmp	r1, #9
 800b534:	d9f4      	bls.n	800b520 <_vfiprintf_r+0x294>
 800b536:	e730      	b.n	800b39a <_vfiprintf_r+0x10e>
 800b538:	2100      	movs	r1, #0
 800b53a:	9101      	str	r1, [sp, #4]
 800b53c:	e7f7      	b.n	800b52e <_vfiprintf_r+0x2a2>
 800b53e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800b542:	e7c8      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b544:	2100      	movs	r1, #0
 800b546:	9a02      	ldr	r2, [sp, #8]
 800b548:	9104      	str	r1, [sp, #16]
 800b54a:	200a      	movs	r0, #10
 800b54c:	9904      	ldr	r1, [sp, #16]
 800b54e:	3b30      	subs	r3, #48	; 0x30
 800b550:	fb00 3301 	mla	r3, r0, r1, r3
 800b554:	9304      	str	r3, [sp, #16]
 800b556:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b55a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b55e:	2909      	cmp	r1, #9
 800b560:	d9f3      	bls.n	800b54a <_vfiprintf_r+0x2be>
 800b562:	e71a      	b.n	800b39a <_vfiprintf_r+0x10e>
 800b564:	9b02      	ldr	r3, [sp, #8]
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	2b68      	cmp	r3, #104	; 0x68
 800b56a:	bf01      	itttt	eq
 800b56c:	9b02      	ldreq	r3, [sp, #8]
 800b56e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800b572:	3301      	addeq	r3, #1
 800b574:	9302      	streq	r3, [sp, #8]
 800b576:	bf18      	it	ne
 800b578:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800b57c:	e7ab      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b57e:	9b02      	ldr	r3, [sp, #8]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	2b6c      	cmp	r3, #108	; 0x6c
 800b584:	d105      	bne.n	800b592 <_vfiprintf_r+0x306>
 800b586:	9b02      	ldr	r3, [sp, #8]
 800b588:	3301      	adds	r3, #1
 800b58a:	9302      	str	r3, [sp, #8]
 800b58c:	f04a 0a20 	orr.w	sl, sl, #32
 800b590:	e7a1      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b592:	f04a 0a10 	orr.w	sl, sl, #16
 800b596:	e79e      	b.n	800b4d6 <_vfiprintf_r+0x24a>
 800b598:	46a3      	mov	fp, r4
 800b59a:	2100      	movs	r1, #0
 800b59c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800b5a0:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b5a4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	460d      	mov	r5, r1
 800b5ac:	9301      	str	r3, [sp, #4]
 800b5ae:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800b5b2:	e0a0      	b.n	800b6f6 <_vfiprintf_r+0x46a>
 800b5b4:	f04a 0a10 	orr.w	sl, sl, #16
 800b5b8:	f01a 0f20 	tst.w	sl, #32
 800b5bc:	d010      	beq.n	800b5e0 <_vfiprintf_r+0x354>
 800b5be:	3407      	adds	r4, #7
 800b5c0:	f024 0b07 	bic.w	fp, r4, #7
 800b5c4:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b5c8:	2c00      	cmp	r4, #0
 800b5ca:	f175 0300 	sbcs.w	r3, r5, #0
 800b5ce:	da05      	bge.n	800b5dc <_vfiprintf_r+0x350>
 800b5d0:	232d      	movs	r3, #45	; 0x2d
 800b5d2:	4264      	negs	r4, r4
 800b5d4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800b5d8:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b5dc:	2301      	movs	r3, #1
 800b5de:	e03f      	b.n	800b660 <_vfiprintf_r+0x3d4>
 800b5e0:	f01a 0f10 	tst.w	sl, #16
 800b5e4:	f104 0b04 	add.w	fp, r4, #4
 800b5e8:	d002      	beq.n	800b5f0 <_vfiprintf_r+0x364>
 800b5ea:	6824      	ldr	r4, [r4, #0]
 800b5ec:	17e5      	asrs	r5, r4, #31
 800b5ee:	e7eb      	b.n	800b5c8 <_vfiprintf_r+0x33c>
 800b5f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b5f4:	6824      	ldr	r4, [r4, #0]
 800b5f6:	d001      	beq.n	800b5fc <_vfiprintf_r+0x370>
 800b5f8:	b224      	sxth	r4, r4
 800b5fa:	e7f7      	b.n	800b5ec <_vfiprintf_r+0x360>
 800b5fc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b600:	bf18      	it	ne
 800b602:	b264      	sxtbne	r4, r4
 800b604:	e7f2      	b.n	800b5ec <_vfiprintf_r+0x360>
 800b606:	f01a 0f20 	tst.w	sl, #32
 800b60a:	f854 3b04 	ldr.w	r3, [r4], #4
 800b60e:	d005      	beq.n	800b61c <_vfiprintf_r+0x390>
 800b610:	9a03      	ldr	r2, [sp, #12]
 800b612:	4610      	mov	r0, r2
 800b614:	17d1      	asrs	r1, r2, #31
 800b616:	e9c3 0100 	strd	r0, r1, [r3]
 800b61a:	e696      	b.n	800b34a <_vfiprintf_r+0xbe>
 800b61c:	f01a 0f10 	tst.w	sl, #16
 800b620:	d002      	beq.n	800b628 <_vfiprintf_r+0x39c>
 800b622:	9a03      	ldr	r2, [sp, #12]
 800b624:	601a      	str	r2, [r3, #0]
 800b626:	e690      	b.n	800b34a <_vfiprintf_r+0xbe>
 800b628:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b62c:	d002      	beq.n	800b634 <_vfiprintf_r+0x3a8>
 800b62e:	9a03      	ldr	r2, [sp, #12]
 800b630:	801a      	strh	r2, [r3, #0]
 800b632:	e68a      	b.n	800b34a <_vfiprintf_r+0xbe>
 800b634:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b638:	d0f3      	beq.n	800b622 <_vfiprintf_r+0x396>
 800b63a:	9a03      	ldr	r2, [sp, #12]
 800b63c:	701a      	strb	r2, [r3, #0]
 800b63e:	e684      	b.n	800b34a <_vfiprintf_r+0xbe>
 800b640:	f04a 0a10 	orr.w	sl, sl, #16
 800b644:	f01a 0f20 	tst.w	sl, #32
 800b648:	d01d      	beq.n	800b686 <_vfiprintf_r+0x3fa>
 800b64a:	3407      	adds	r4, #7
 800b64c:	f024 0b07 	bic.w	fp, r4, #7
 800b650:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b654:	2300      	movs	r3, #0
 800b656:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b65a:	2200      	movs	r2, #0
 800b65c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800b660:	9a01      	ldr	r2, [sp, #4]
 800b662:	3201      	adds	r2, #1
 800b664:	f000 8261 	beq.w	800bb2a <_vfiprintf_r+0x89e>
 800b668:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800b66c:	9205      	str	r2, [sp, #20]
 800b66e:	ea54 0205 	orrs.w	r2, r4, r5
 800b672:	f040 8260 	bne.w	800bb36 <_vfiprintf_r+0x8aa>
 800b676:	9a01      	ldr	r2, [sp, #4]
 800b678:	2a00      	cmp	r2, #0
 800b67a:	f000 8197 	beq.w	800b9ac <_vfiprintf_r+0x720>
 800b67e:	2b01      	cmp	r3, #1
 800b680:	f040 825c 	bne.w	800bb3c <_vfiprintf_r+0x8b0>
 800b684:	e136      	b.n	800b8f4 <_vfiprintf_r+0x668>
 800b686:	f01a 0f10 	tst.w	sl, #16
 800b68a:	f104 0b04 	add.w	fp, r4, #4
 800b68e:	d001      	beq.n	800b694 <_vfiprintf_r+0x408>
 800b690:	6824      	ldr	r4, [r4, #0]
 800b692:	e003      	b.n	800b69c <_vfiprintf_r+0x410>
 800b694:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b698:	d002      	beq.n	800b6a0 <_vfiprintf_r+0x414>
 800b69a:	8824      	ldrh	r4, [r4, #0]
 800b69c:	2500      	movs	r5, #0
 800b69e:	e7d9      	b.n	800b654 <_vfiprintf_r+0x3c8>
 800b6a0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b6a4:	d0f4      	beq.n	800b690 <_vfiprintf_r+0x404>
 800b6a6:	7824      	ldrb	r4, [r4, #0]
 800b6a8:	e7f8      	b.n	800b69c <_vfiprintf_r+0x410>
 800b6aa:	f647 0330 	movw	r3, #30768	; 0x7830
 800b6ae:	46a3      	mov	fp, r4
 800b6b0:	2500      	movs	r5, #0
 800b6b2:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800b6b6:	4b04      	ldr	r3, [pc, #16]	; (800b6c8 <_vfiprintf_r+0x43c>)
 800b6b8:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b6bc:	f04a 0a02 	orr.w	sl, sl, #2
 800b6c0:	9306      	str	r3, [sp, #24]
 800b6c2:	2302      	movs	r3, #2
 800b6c4:	e7c9      	b.n	800b65a <_vfiprintf_r+0x3ce>
 800b6c6:	bf00      	nop
 800b6c8:	0800cafc 	.word	0x0800cafc
 800b6cc:	46a3      	mov	fp, r4
 800b6ce:	2500      	movs	r5, #0
 800b6d0:	9b01      	ldr	r3, [sp, #4]
 800b6d2:	f85b 8b04 	ldr.w	r8, [fp], #4
 800b6d6:	1c5c      	adds	r4, r3, #1
 800b6d8:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800b6dc:	f000 80cf 	beq.w	800b87e <_vfiprintf_r+0x5f2>
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4629      	mov	r1, r5
 800b6e4:	4640      	mov	r0, r8
 800b6e6:	f7fe ff85 	bl	800a5f4 <memchr>
 800b6ea:	2800      	cmp	r0, #0
 800b6ec:	f000 8173 	beq.w	800b9d6 <_vfiprintf_r+0x74a>
 800b6f0:	eba0 0308 	sub.w	r3, r0, r8
 800b6f4:	9301      	str	r3, [sp, #4]
 800b6f6:	9b01      	ldr	r3, [sp, #4]
 800b6f8:	42ab      	cmp	r3, r5
 800b6fa:	bfb8      	it	lt
 800b6fc:	462b      	movlt	r3, r5
 800b6fe:	9305      	str	r3, [sp, #20]
 800b700:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b704:	b113      	cbz	r3, 800b70c <_vfiprintf_r+0x480>
 800b706:	9b05      	ldr	r3, [sp, #20]
 800b708:	3301      	adds	r3, #1
 800b70a:	9305      	str	r3, [sp, #20]
 800b70c:	f01a 0302 	ands.w	r3, sl, #2
 800b710:	9309      	str	r3, [sp, #36]	; 0x24
 800b712:	bf1e      	ittt	ne
 800b714:	9b05      	ldrne	r3, [sp, #20]
 800b716:	3302      	addne	r3, #2
 800b718:	9305      	strne	r3, [sp, #20]
 800b71a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800b71e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b720:	d11f      	bne.n	800b762 <_vfiprintf_r+0x4d6>
 800b722:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b726:	1a9c      	subs	r4, r3, r2
 800b728:	2c00      	cmp	r4, #0
 800b72a:	dd1a      	ble.n	800b762 <_vfiprintf_r+0x4d6>
 800b72c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b730:	48b4      	ldr	r0, [pc, #720]	; (800ba04 <_vfiprintf_r+0x778>)
 800b732:	2c10      	cmp	r4, #16
 800b734:	f103 0301 	add.w	r3, r3, #1
 800b738:	f106 0108 	add.w	r1, r6, #8
 800b73c:	6030      	str	r0, [r6, #0]
 800b73e:	f300 814c 	bgt.w	800b9da <_vfiprintf_r+0x74e>
 800b742:	6074      	str	r4, [r6, #4]
 800b744:	2b07      	cmp	r3, #7
 800b746:	4414      	add	r4, r2
 800b748:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b74c:	f340 8157 	ble.w	800b9fe <_vfiprintf_r+0x772>
 800b750:	4639      	mov	r1, r7
 800b752:	4648      	mov	r0, r9
 800b754:	aa0e      	add	r2, sp, #56	; 0x38
 800b756:	f7ff fd66 	bl	800b226 <__sprint_r>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	f040 81b7 	bne.w	800bace <_vfiprintf_r+0x842>
 800b760:	ae11      	add	r6, sp, #68	; 0x44
 800b762:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b766:	b173      	cbz	r3, 800b786 <_vfiprintf_r+0x4fa>
 800b768:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b76c:	6032      	str	r2, [r6, #0]
 800b76e:	2201      	movs	r2, #1
 800b770:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b772:	6072      	str	r2, [r6, #4]
 800b774:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b776:	3301      	adds	r3, #1
 800b778:	3201      	adds	r2, #1
 800b77a:	2b07      	cmp	r3, #7
 800b77c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b780:	f300 8146 	bgt.w	800ba10 <_vfiprintf_r+0x784>
 800b784:	3608      	adds	r6, #8
 800b786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b788:	b16b      	cbz	r3, 800b7a6 <_vfiprintf_r+0x51a>
 800b78a:	aa0d      	add	r2, sp, #52	; 0x34
 800b78c:	6032      	str	r2, [r6, #0]
 800b78e:	2202      	movs	r2, #2
 800b790:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b792:	6072      	str	r2, [r6, #4]
 800b794:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b796:	3301      	adds	r3, #1
 800b798:	3202      	adds	r2, #2
 800b79a:	2b07      	cmp	r3, #7
 800b79c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b7a0:	f300 813f 	bgt.w	800ba22 <_vfiprintf_r+0x796>
 800b7a4:	3608      	adds	r6, #8
 800b7a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7a8:	2b80      	cmp	r3, #128	; 0x80
 800b7aa:	d11f      	bne.n	800b7ec <_vfiprintf_r+0x560>
 800b7ac:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b7b0:	1a9c      	subs	r4, r3, r2
 800b7b2:	2c00      	cmp	r4, #0
 800b7b4:	dd1a      	ble.n	800b7ec <_vfiprintf_r+0x560>
 800b7b6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b7ba:	4893      	ldr	r0, [pc, #588]	; (800ba08 <_vfiprintf_r+0x77c>)
 800b7bc:	2c10      	cmp	r4, #16
 800b7be:	f103 0301 	add.w	r3, r3, #1
 800b7c2:	f106 0108 	add.w	r1, r6, #8
 800b7c6:	6030      	str	r0, [r6, #0]
 800b7c8:	f300 8134 	bgt.w	800ba34 <_vfiprintf_r+0x7a8>
 800b7cc:	6074      	str	r4, [r6, #4]
 800b7ce:	2b07      	cmp	r3, #7
 800b7d0:	4414      	add	r4, r2
 800b7d2:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b7d6:	f340 813f 	ble.w	800ba58 <_vfiprintf_r+0x7cc>
 800b7da:	4639      	mov	r1, r7
 800b7dc:	4648      	mov	r0, r9
 800b7de:	aa0e      	add	r2, sp, #56	; 0x38
 800b7e0:	f7ff fd21 	bl	800b226 <__sprint_r>
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	f040 8172 	bne.w	800bace <_vfiprintf_r+0x842>
 800b7ea:	ae11      	add	r6, sp, #68	; 0x44
 800b7ec:	9b01      	ldr	r3, [sp, #4]
 800b7ee:	1aec      	subs	r4, r5, r3
 800b7f0:	2c00      	cmp	r4, #0
 800b7f2:	dd1a      	ble.n	800b82a <_vfiprintf_r+0x59e>
 800b7f4:	4d84      	ldr	r5, [pc, #528]	; (800ba08 <_vfiprintf_r+0x77c>)
 800b7f6:	2c10      	cmp	r4, #16
 800b7f8:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800b7fc:	f106 0208 	add.w	r2, r6, #8
 800b800:	f103 0301 	add.w	r3, r3, #1
 800b804:	6035      	str	r5, [r6, #0]
 800b806:	f300 8129 	bgt.w	800ba5c <_vfiprintf_r+0x7d0>
 800b80a:	6074      	str	r4, [r6, #4]
 800b80c:	2b07      	cmp	r3, #7
 800b80e:	440c      	add	r4, r1
 800b810:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b814:	f340 8133 	ble.w	800ba7e <_vfiprintf_r+0x7f2>
 800b818:	4639      	mov	r1, r7
 800b81a:	4648      	mov	r0, r9
 800b81c:	aa0e      	add	r2, sp, #56	; 0x38
 800b81e:	f7ff fd02 	bl	800b226 <__sprint_r>
 800b822:	2800      	cmp	r0, #0
 800b824:	f040 8153 	bne.w	800bace <_vfiprintf_r+0x842>
 800b828:	ae11      	add	r6, sp, #68	; 0x44
 800b82a:	9b01      	ldr	r3, [sp, #4]
 800b82c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b82e:	6073      	str	r3, [r6, #4]
 800b830:	4418      	add	r0, r3
 800b832:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b834:	f8c6 8000 	str.w	r8, [r6]
 800b838:	3301      	adds	r3, #1
 800b83a:	2b07      	cmp	r3, #7
 800b83c:	9010      	str	r0, [sp, #64]	; 0x40
 800b83e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b840:	f300 811f 	bgt.w	800ba82 <_vfiprintf_r+0x7f6>
 800b844:	f106 0308 	add.w	r3, r6, #8
 800b848:	f01a 0f04 	tst.w	sl, #4
 800b84c:	f040 8121 	bne.w	800ba92 <_vfiprintf_r+0x806>
 800b850:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800b854:	9905      	ldr	r1, [sp, #20]
 800b856:	428a      	cmp	r2, r1
 800b858:	bfac      	ite	ge
 800b85a:	189b      	addge	r3, r3, r2
 800b85c:	185b      	addlt	r3, r3, r1
 800b85e:	9303      	str	r3, [sp, #12]
 800b860:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b862:	b13b      	cbz	r3, 800b874 <_vfiprintf_r+0x5e8>
 800b864:	4639      	mov	r1, r7
 800b866:	4648      	mov	r0, r9
 800b868:	aa0e      	add	r2, sp, #56	; 0x38
 800b86a:	f7ff fcdc 	bl	800b226 <__sprint_r>
 800b86e:	2800      	cmp	r0, #0
 800b870:	f040 812d 	bne.w	800bace <_vfiprintf_r+0x842>
 800b874:	2300      	movs	r3, #0
 800b876:	465c      	mov	r4, fp
 800b878:	930f      	str	r3, [sp, #60]	; 0x3c
 800b87a:	ae11      	add	r6, sp, #68	; 0x44
 800b87c:	e565      	b.n	800b34a <_vfiprintf_r+0xbe>
 800b87e:	4640      	mov	r0, r8
 800b880:	f7f4 fc66 	bl	8000150 <strlen>
 800b884:	9001      	str	r0, [sp, #4]
 800b886:	e736      	b.n	800b6f6 <_vfiprintf_r+0x46a>
 800b888:	f04a 0a10 	orr.w	sl, sl, #16
 800b88c:	f01a 0f20 	tst.w	sl, #32
 800b890:	d006      	beq.n	800b8a0 <_vfiprintf_r+0x614>
 800b892:	3407      	adds	r4, #7
 800b894:	f024 0b07 	bic.w	fp, r4, #7
 800b898:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b89c:	2301      	movs	r3, #1
 800b89e:	e6dc      	b.n	800b65a <_vfiprintf_r+0x3ce>
 800b8a0:	f01a 0f10 	tst.w	sl, #16
 800b8a4:	f104 0b04 	add.w	fp, r4, #4
 800b8a8:	d001      	beq.n	800b8ae <_vfiprintf_r+0x622>
 800b8aa:	6824      	ldr	r4, [r4, #0]
 800b8ac:	e003      	b.n	800b8b6 <_vfiprintf_r+0x62a>
 800b8ae:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b8b2:	d002      	beq.n	800b8ba <_vfiprintf_r+0x62e>
 800b8b4:	8824      	ldrh	r4, [r4, #0]
 800b8b6:	2500      	movs	r5, #0
 800b8b8:	e7f0      	b.n	800b89c <_vfiprintf_r+0x610>
 800b8ba:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b8be:	d0f4      	beq.n	800b8aa <_vfiprintf_r+0x61e>
 800b8c0:	7824      	ldrb	r4, [r4, #0]
 800b8c2:	e7f8      	b.n	800b8b6 <_vfiprintf_r+0x62a>
 800b8c4:	4a51      	ldr	r2, [pc, #324]	; (800ba0c <_vfiprintf_r+0x780>)
 800b8c6:	e5d6      	b.n	800b476 <_vfiprintf_r+0x1ea>
 800b8c8:	f01a 0f10 	tst.w	sl, #16
 800b8cc:	f104 0b04 	add.w	fp, r4, #4
 800b8d0:	d001      	beq.n	800b8d6 <_vfiprintf_r+0x64a>
 800b8d2:	6824      	ldr	r4, [r4, #0]
 800b8d4:	e003      	b.n	800b8de <_vfiprintf_r+0x652>
 800b8d6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b8da:	d002      	beq.n	800b8e2 <_vfiprintf_r+0x656>
 800b8dc:	8824      	ldrh	r4, [r4, #0]
 800b8de:	2500      	movs	r5, #0
 800b8e0:	e5d3      	b.n	800b48a <_vfiprintf_r+0x1fe>
 800b8e2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b8e6:	d0f4      	beq.n	800b8d2 <_vfiprintf_r+0x646>
 800b8e8:	7824      	ldrb	r4, [r4, #0]
 800b8ea:	e7f8      	b.n	800b8de <_vfiprintf_r+0x652>
 800b8ec:	2d00      	cmp	r5, #0
 800b8ee:	bf08      	it	eq
 800b8f0:	2c0a      	cmpeq	r4, #10
 800b8f2:	d205      	bcs.n	800b900 <_vfiprintf_r+0x674>
 800b8f4:	3430      	adds	r4, #48	; 0x30
 800b8f6:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b8fa:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b8fe:	e13b      	b.n	800bb78 <_vfiprintf_r+0x8ec>
 800b900:	f04f 0a00 	mov.w	sl, #0
 800b904:	ab3a      	add	r3, sp, #232	; 0xe8
 800b906:	9309      	str	r3, [sp, #36]	; 0x24
 800b908:	9b05      	ldr	r3, [sp, #20]
 800b90a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b90e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b912:	220a      	movs	r2, #10
 800b914:	4620      	mov	r0, r4
 800b916:	4629      	mov	r1, r5
 800b918:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800b91c:	2300      	movs	r3, #0
 800b91e:	f7f5 f903 	bl	8000b28 <__aeabi_uldivmod>
 800b922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b924:	3230      	adds	r2, #48	; 0x30
 800b926:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b92a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b92c:	f10a 0a01 	add.w	sl, sl, #1
 800b930:	b1d3      	cbz	r3, 800b968 <_vfiprintf_r+0x6dc>
 800b932:	9b07      	ldr	r3, [sp, #28]
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	4553      	cmp	r3, sl
 800b938:	d116      	bne.n	800b968 <_vfiprintf_r+0x6dc>
 800b93a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b93e:	d013      	beq.n	800b968 <_vfiprintf_r+0x6dc>
 800b940:	2d00      	cmp	r5, #0
 800b942:	bf08      	it	eq
 800b944:	2c0a      	cmpeq	r4, #10
 800b946:	d30f      	bcc.n	800b968 <_vfiprintf_r+0x6dc>
 800b948:	9b08      	ldr	r3, [sp, #32]
 800b94a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b94c:	eba8 0803 	sub.w	r8, r8, r3
 800b950:	461a      	mov	r2, r3
 800b952:	4640      	mov	r0, r8
 800b954:	f7ff fbd9 	bl	800b10a <strncpy>
 800b958:	9b07      	ldr	r3, [sp, #28]
 800b95a:	785b      	ldrb	r3, [r3, #1]
 800b95c:	b1a3      	cbz	r3, 800b988 <_vfiprintf_r+0x6fc>
 800b95e:	f04f 0a00 	mov.w	sl, #0
 800b962:	9b07      	ldr	r3, [sp, #28]
 800b964:	3301      	adds	r3, #1
 800b966:	9307      	str	r3, [sp, #28]
 800b968:	220a      	movs	r2, #10
 800b96a:	2300      	movs	r3, #0
 800b96c:	4620      	mov	r0, r4
 800b96e:	4629      	mov	r1, r5
 800b970:	f7f5 f8da 	bl	8000b28 <__aeabi_uldivmod>
 800b974:	2d00      	cmp	r5, #0
 800b976:	bf08      	it	eq
 800b978:	2c0a      	cmpeq	r4, #10
 800b97a:	f0c0 80fd 	bcc.w	800bb78 <_vfiprintf_r+0x8ec>
 800b97e:	4604      	mov	r4, r0
 800b980:	460d      	mov	r5, r1
 800b982:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800b986:	e7c3      	b.n	800b910 <_vfiprintf_r+0x684>
 800b988:	469a      	mov	sl, r3
 800b98a:	e7ed      	b.n	800b968 <_vfiprintf_r+0x6dc>
 800b98c:	9a06      	ldr	r2, [sp, #24]
 800b98e:	f004 030f 	and.w	r3, r4, #15
 800b992:	5cd3      	ldrb	r3, [r2, r3]
 800b994:	092a      	lsrs	r2, r5, #4
 800b996:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b99a:	0923      	lsrs	r3, r4, #4
 800b99c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b9a0:	461c      	mov	r4, r3
 800b9a2:	4615      	mov	r5, r2
 800b9a4:	ea54 0305 	orrs.w	r3, r4, r5
 800b9a8:	d1f0      	bne.n	800b98c <_vfiprintf_r+0x700>
 800b9aa:	e0e5      	b.n	800bb78 <_vfiprintf_r+0x8ec>
 800b9ac:	b933      	cbnz	r3, 800b9bc <_vfiprintf_r+0x730>
 800b9ae:	f01a 0f01 	tst.w	sl, #1
 800b9b2:	d003      	beq.n	800b9bc <_vfiprintf_r+0x730>
 800b9b4:	2330      	movs	r3, #48	; 0x30
 800b9b6:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b9ba:	e79e      	b.n	800b8fa <_vfiprintf_r+0x66e>
 800b9bc:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b9c0:	e0da      	b.n	800bb78 <_vfiprintf_r+0x8ec>
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	f000 80a4 	beq.w	800bb10 <_vfiprintf_r+0x884>
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	46a3      	mov	fp, r4
 800b9cc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b9d0:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b9d4:	e5e8      	b.n	800b5a8 <_vfiprintf_r+0x31c>
 800b9d6:	4605      	mov	r5, r0
 800b9d8:	e68d      	b.n	800b6f6 <_vfiprintf_r+0x46a>
 800b9da:	2010      	movs	r0, #16
 800b9dc:	2b07      	cmp	r3, #7
 800b9de:	4402      	add	r2, r0
 800b9e0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b9e4:	6070      	str	r0, [r6, #4]
 800b9e6:	dd07      	ble.n	800b9f8 <_vfiprintf_r+0x76c>
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	4648      	mov	r0, r9
 800b9ec:	aa0e      	add	r2, sp, #56	; 0x38
 800b9ee:	f7ff fc1a 	bl	800b226 <__sprint_r>
 800b9f2:	2800      	cmp	r0, #0
 800b9f4:	d16b      	bne.n	800bace <_vfiprintf_r+0x842>
 800b9f6:	a911      	add	r1, sp, #68	; 0x44
 800b9f8:	460e      	mov	r6, r1
 800b9fa:	3c10      	subs	r4, #16
 800b9fc:	e696      	b.n	800b72c <_vfiprintf_r+0x4a0>
 800b9fe:	460e      	mov	r6, r1
 800ba00:	e6af      	b.n	800b762 <_vfiprintf_r+0x4d6>
 800ba02:	bf00      	nop
 800ba04:	0800cd3c 	.word	0x0800cd3c
 800ba08:	0800cd4c 	.word	0x0800cd4c
 800ba0c:	0800cb0d 	.word	0x0800cb0d
 800ba10:	4639      	mov	r1, r7
 800ba12:	4648      	mov	r0, r9
 800ba14:	aa0e      	add	r2, sp, #56	; 0x38
 800ba16:	f7ff fc06 	bl	800b226 <__sprint_r>
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	d157      	bne.n	800bace <_vfiprintf_r+0x842>
 800ba1e:	ae11      	add	r6, sp, #68	; 0x44
 800ba20:	e6b1      	b.n	800b786 <_vfiprintf_r+0x4fa>
 800ba22:	4639      	mov	r1, r7
 800ba24:	4648      	mov	r0, r9
 800ba26:	aa0e      	add	r2, sp, #56	; 0x38
 800ba28:	f7ff fbfd 	bl	800b226 <__sprint_r>
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	d14e      	bne.n	800bace <_vfiprintf_r+0x842>
 800ba30:	ae11      	add	r6, sp, #68	; 0x44
 800ba32:	e6b8      	b.n	800b7a6 <_vfiprintf_r+0x51a>
 800ba34:	2010      	movs	r0, #16
 800ba36:	2b07      	cmp	r3, #7
 800ba38:	4402      	add	r2, r0
 800ba3a:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ba3e:	6070      	str	r0, [r6, #4]
 800ba40:	dd07      	ble.n	800ba52 <_vfiprintf_r+0x7c6>
 800ba42:	4639      	mov	r1, r7
 800ba44:	4648      	mov	r0, r9
 800ba46:	aa0e      	add	r2, sp, #56	; 0x38
 800ba48:	f7ff fbed 	bl	800b226 <__sprint_r>
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	d13e      	bne.n	800bace <_vfiprintf_r+0x842>
 800ba50:	a911      	add	r1, sp, #68	; 0x44
 800ba52:	460e      	mov	r6, r1
 800ba54:	3c10      	subs	r4, #16
 800ba56:	e6ae      	b.n	800b7b6 <_vfiprintf_r+0x52a>
 800ba58:	460e      	mov	r6, r1
 800ba5a:	e6c7      	b.n	800b7ec <_vfiprintf_r+0x560>
 800ba5c:	2010      	movs	r0, #16
 800ba5e:	2b07      	cmp	r3, #7
 800ba60:	4401      	add	r1, r0
 800ba62:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800ba66:	6070      	str	r0, [r6, #4]
 800ba68:	dd06      	ble.n	800ba78 <_vfiprintf_r+0x7ec>
 800ba6a:	4639      	mov	r1, r7
 800ba6c:	4648      	mov	r0, r9
 800ba6e:	aa0e      	add	r2, sp, #56	; 0x38
 800ba70:	f7ff fbd9 	bl	800b226 <__sprint_r>
 800ba74:	bb58      	cbnz	r0, 800bace <_vfiprintf_r+0x842>
 800ba76:	aa11      	add	r2, sp, #68	; 0x44
 800ba78:	4616      	mov	r6, r2
 800ba7a:	3c10      	subs	r4, #16
 800ba7c:	e6bb      	b.n	800b7f6 <_vfiprintf_r+0x56a>
 800ba7e:	4616      	mov	r6, r2
 800ba80:	e6d3      	b.n	800b82a <_vfiprintf_r+0x59e>
 800ba82:	4639      	mov	r1, r7
 800ba84:	4648      	mov	r0, r9
 800ba86:	aa0e      	add	r2, sp, #56	; 0x38
 800ba88:	f7ff fbcd 	bl	800b226 <__sprint_r>
 800ba8c:	b9f8      	cbnz	r0, 800bace <_vfiprintf_r+0x842>
 800ba8e:	ab11      	add	r3, sp, #68	; 0x44
 800ba90:	e6da      	b.n	800b848 <_vfiprintf_r+0x5bc>
 800ba92:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800ba96:	1a54      	subs	r4, r2, r1
 800ba98:	2c00      	cmp	r4, #0
 800ba9a:	f77f aed9 	ble.w	800b850 <_vfiprintf_r+0x5c4>
 800ba9e:	2610      	movs	r6, #16
 800baa0:	4d39      	ldr	r5, [pc, #228]	; (800bb88 <_vfiprintf_r+0x8fc>)
 800baa2:	2c10      	cmp	r4, #16
 800baa4:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800baa8:	601d      	str	r5, [r3, #0]
 800baaa:	f102 0201 	add.w	r2, r2, #1
 800baae:	dc1d      	bgt.n	800baec <_vfiprintf_r+0x860>
 800bab0:	605c      	str	r4, [r3, #4]
 800bab2:	2a07      	cmp	r2, #7
 800bab4:	440c      	add	r4, r1
 800bab6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800baba:	f77f aec9 	ble.w	800b850 <_vfiprintf_r+0x5c4>
 800babe:	4639      	mov	r1, r7
 800bac0:	4648      	mov	r0, r9
 800bac2:	aa0e      	add	r2, sp, #56	; 0x38
 800bac4:	f7ff fbaf 	bl	800b226 <__sprint_r>
 800bac8:	2800      	cmp	r0, #0
 800baca:	f43f aec1 	beq.w	800b850 <_vfiprintf_r+0x5c4>
 800bace:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bad0:	07d9      	lsls	r1, r3, #31
 800bad2:	d405      	bmi.n	800bae0 <_vfiprintf_r+0x854>
 800bad4:	89bb      	ldrh	r3, [r7, #12]
 800bad6:	059a      	lsls	r2, r3, #22
 800bad8:	d402      	bmi.n	800bae0 <_vfiprintf_r+0x854>
 800bada:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800badc:	f7fe fd1d 	bl	800a51a <__retarget_lock_release_recursive>
 800bae0:	89bb      	ldrh	r3, [r7, #12]
 800bae2:	065b      	lsls	r3, r3, #25
 800bae4:	f57f ac03 	bpl.w	800b2ee <_vfiprintf_r+0x62>
 800bae8:	f7ff bbfe 	b.w	800b2e8 <_vfiprintf_r+0x5c>
 800baec:	3110      	adds	r1, #16
 800baee:	2a07      	cmp	r2, #7
 800baf0:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800baf4:	605e      	str	r6, [r3, #4]
 800baf6:	dc02      	bgt.n	800bafe <_vfiprintf_r+0x872>
 800baf8:	3308      	adds	r3, #8
 800bafa:	3c10      	subs	r4, #16
 800bafc:	e7d1      	b.n	800baa2 <_vfiprintf_r+0x816>
 800bafe:	4639      	mov	r1, r7
 800bb00:	4648      	mov	r0, r9
 800bb02:	aa0e      	add	r2, sp, #56	; 0x38
 800bb04:	f7ff fb8f 	bl	800b226 <__sprint_r>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d1e0      	bne.n	800bace <_vfiprintf_r+0x842>
 800bb0c:	ab11      	add	r3, sp, #68	; 0x44
 800bb0e:	e7f4      	b.n	800bafa <_vfiprintf_r+0x86e>
 800bb10:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb12:	b913      	cbnz	r3, 800bb1a <_vfiprintf_r+0x88e>
 800bb14:	2300      	movs	r3, #0
 800bb16:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb18:	e7d9      	b.n	800bace <_vfiprintf_r+0x842>
 800bb1a:	4639      	mov	r1, r7
 800bb1c:	4648      	mov	r0, r9
 800bb1e:	aa0e      	add	r2, sp, #56	; 0x38
 800bb20:	f7ff fb81 	bl	800b226 <__sprint_r>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d0f5      	beq.n	800bb14 <_vfiprintf_r+0x888>
 800bb28:	e7d1      	b.n	800bace <_vfiprintf_r+0x842>
 800bb2a:	ea54 0205 	orrs.w	r2, r4, r5
 800bb2e:	f8cd a014 	str.w	sl, [sp, #20]
 800bb32:	f43f ada4 	beq.w	800b67e <_vfiprintf_r+0x3f2>
 800bb36:	2b01      	cmp	r3, #1
 800bb38:	f43f aed8 	beq.w	800b8ec <_vfiprintf_r+0x660>
 800bb3c:	2b02      	cmp	r3, #2
 800bb3e:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bb42:	f43f af23 	beq.w	800b98c <_vfiprintf_r+0x700>
 800bb46:	08e2      	lsrs	r2, r4, #3
 800bb48:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800bb4c:	08e8      	lsrs	r0, r5, #3
 800bb4e:	f004 0307 	and.w	r3, r4, #7
 800bb52:	4605      	mov	r5, r0
 800bb54:	4614      	mov	r4, r2
 800bb56:	3330      	adds	r3, #48	; 0x30
 800bb58:	ea54 0205 	orrs.w	r2, r4, r5
 800bb5c:	4641      	mov	r1, r8
 800bb5e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bb62:	d1f0      	bne.n	800bb46 <_vfiprintf_r+0x8ba>
 800bb64:	9a05      	ldr	r2, [sp, #20]
 800bb66:	07d0      	lsls	r0, r2, #31
 800bb68:	d506      	bpl.n	800bb78 <_vfiprintf_r+0x8ec>
 800bb6a:	2b30      	cmp	r3, #48	; 0x30
 800bb6c:	d004      	beq.n	800bb78 <_vfiprintf_r+0x8ec>
 800bb6e:	2330      	movs	r3, #48	; 0x30
 800bb70:	f808 3c01 	strb.w	r3, [r8, #-1]
 800bb74:	f1a1 0802 	sub.w	r8, r1, #2
 800bb78:	ab3a      	add	r3, sp, #232	; 0xe8
 800bb7a:	eba3 0308 	sub.w	r3, r3, r8
 800bb7e:	9d01      	ldr	r5, [sp, #4]
 800bb80:	f8dd a014 	ldr.w	sl, [sp, #20]
 800bb84:	9301      	str	r3, [sp, #4]
 800bb86:	e5b6      	b.n	800b6f6 <_vfiprintf_r+0x46a>
 800bb88:	0800cd3c 	.word	0x0800cd3c

0800bb8c <__sbprintf>:
 800bb8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb8e:	461f      	mov	r7, r3
 800bb90:	898b      	ldrh	r3, [r1, #12]
 800bb92:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800bb96:	f023 0302 	bic.w	r3, r3, #2
 800bb9a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bb9e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bba0:	4615      	mov	r5, r2
 800bba2:	9319      	str	r3, [sp, #100]	; 0x64
 800bba4:	89cb      	ldrh	r3, [r1, #14]
 800bba6:	4606      	mov	r6, r0
 800bba8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bbac:	69cb      	ldr	r3, [r1, #28]
 800bbae:	a816      	add	r0, sp, #88	; 0x58
 800bbb0:	9307      	str	r3, [sp, #28]
 800bbb2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800bbb4:	460c      	mov	r4, r1
 800bbb6:	9309      	str	r3, [sp, #36]	; 0x24
 800bbb8:	ab1a      	add	r3, sp, #104	; 0x68
 800bbba:	9300      	str	r3, [sp, #0]
 800bbbc:	9304      	str	r3, [sp, #16]
 800bbbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbc2:	9302      	str	r3, [sp, #8]
 800bbc4:	9305      	str	r3, [sp, #20]
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	9306      	str	r3, [sp, #24]
 800bbca:	f7fe fca3 	bl	800a514 <__retarget_lock_init_recursive>
 800bbce:	462a      	mov	r2, r5
 800bbd0:	463b      	mov	r3, r7
 800bbd2:	4669      	mov	r1, sp
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	f7ff fb59 	bl	800b28c <_vfiprintf_r>
 800bbda:	1e05      	subs	r5, r0, #0
 800bbdc:	db07      	blt.n	800bbee <__sbprintf+0x62>
 800bbde:	4669      	mov	r1, sp
 800bbe0:	4630      	mov	r0, r6
 800bbe2:	f7fe f96d 	bl	8009ec0 <_fflush_r>
 800bbe6:	2800      	cmp	r0, #0
 800bbe8:	bf18      	it	ne
 800bbea:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800bbee:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800bbf2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bbf4:	065b      	lsls	r3, r3, #25
 800bbf6:	bf42      	ittt	mi
 800bbf8:	89a3      	ldrhmi	r3, [r4, #12]
 800bbfa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800bbfe:	81a3      	strhmi	r3, [r4, #12]
 800bc00:	f7fe fc89 	bl	800a516 <__retarget_lock_close_recursive>
 800bc04:	4628      	mov	r0, r5
 800bc06:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bc0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bc0c <_write_r>:
 800bc0c:	b538      	push	{r3, r4, r5, lr}
 800bc0e:	4604      	mov	r4, r0
 800bc10:	4608      	mov	r0, r1
 800bc12:	4611      	mov	r1, r2
 800bc14:	2200      	movs	r2, #0
 800bc16:	4d05      	ldr	r5, [pc, #20]	; (800bc2c <_write_r+0x20>)
 800bc18:	602a      	str	r2, [r5, #0]
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	f7f6 fd2c 	bl	8002678 <_write>
 800bc20:	1c43      	adds	r3, r0, #1
 800bc22:	d102      	bne.n	800bc2a <_write_r+0x1e>
 800bc24:	682b      	ldr	r3, [r5, #0]
 800bc26:	b103      	cbz	r3, 800bc2a <_write_r+0x1e>
 800bc28:	6023      	str	r3, [r4, #0]
 800bc2a:	bd38      	pop	{r3, r4, r5, pc}
 800bc2c:	200010c0 	.word	0x200010c0

0800bc30 <__register_exitproc>:
 800bc30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc34:	4d1c      	ldr	r5, [pc, #112]	; (800bca8 <__register_exitproc+0x78>)
 800bc36:	4606      	mov	r6, r0
 800bc38:	6828      	ldr	r0, [r5, #0]
 800bc3a:	4698      	mov	r8, r3
 800bc3c:	460f      	mov	r7, r1
 800bc3e:	4691      	mov	r9, r2
 800bc40:	f7fe fc6a 	bl	800a518 <__retarget_lock_acquire_recursive>
 800bc44:	4b19      	ldr	r3, [pc, #100]	; (800bcac <__register_exitproc+0x7c>)
 800bc46:	4628      	mov	r0, r5
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800bc4e:	b91c      	cbnz	r4, 800bc58 <__register_exitproc+0x28>
 800bc50:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800bc54:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800bc58:	6865      	ldr	r5, [r4, #4]
 800bc5a:	6800      	ldr	r0, [r0, #0]
 800bc5c:	2d1f      	cmp	r5, #31
 800bc5e:	dd05      	ble.n	800bc6c <__register_exitproc+0x3c>
 800bc60:	f7fe fc5b 	bl	800a51a <__retarget_lock_release_recursive>
 800bc64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc6c:	b19e      	cbz	r6, 800bc96 <__register_exitproc+0x66>
 800bc6e:	2201      	movs	r2, #1
 800bc70:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800bc74:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800bc78:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800bc7c:	40aa      	lsls	r2, r5
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	2e02      	cmp	r6, #2
 800bc82:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800bc86:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800bc8a:	bf02      	ittt	eq
 800bc8c:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800bc90:	431a      	orreq	r2, r3
 800bc92:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800bc96:	1c6b      	adds	r3, r5, #1
 800bc98:	3502      	adds	r5, #2
 800bc9a:	6063      	str	r3, [r4, #4]
 800bc9c:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800bca0:	f7fe fc3b 	bl	800a51a <__retarget_lock_release_recursive>
 800bca4:	2000      	movs	r0, #0
 800bca6:	e7df      	b.n	800bc68 <__register_exitproc+0x38>
 800bca8:	20000868 	.word	0x20000868
 800bcac:	0800cae8 	.word	0x0800cae8

0800bcb0 <__assert_func>:
 800bcb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcb2:	4614      	mov	r4, r2
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	4b09      	ldr	r3, [pc, #36]	; (800bcdc <__assert_func+0x2c>)
 800bcb8:	4605      	mov	r5, r0
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	68d8      	ldr	r0, [r3, #12]
 800bcbe:	b14c      	cbz	r4, 800bcd4 <__assert_func+0x24>
 800bcc0:	4b07      	ldr	r3, [pc, #28]	; (800bce0 <__assert_func+0x30>)
 800bcc2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcc6:	9100      	str	r1, [sp, #0]
 800bcc8:	462b      	mov	r3, r5
 800bcca:	4906      	ldr	r1, [pc, #24]	; (800bce4 <__assert_func+0x34>)
 800bccc:	f000 f8a4 	bl	800be18 <fiprintf>
 800bcd0:	f000 f9e9 	bl	800c0a6 <abort>
 800bcd4:	4b04      	ldr	r3, [pc, #16]	; (800bce8 <__assert_func+0x38>)
 800bcd6:	461c      	mov	r4, r3
 800bcd8:	e7f3      	b.n	800bcc2 <__assert_func+0x12>
 800bcda:	bf00      	nop
 800bcdc:	2000002c 	.word	0x2000002c
 800bce0:	0800cd5c 	.word	0x0800cd5c
 800bce4:	0800cd69 	.word	0x0800cd69
 800bce8:	0800cd97 	.word	0x0800cd97

0800bcec <_calloc_r>:
 800bcec:	b510      	push	{r4, lr}
 800bcee:	4351      	muls	r1, r2
 800bcf0:	f7fa f9b6 	bl	8006060 <_malloc_r>
 800bcf4:	4604      	mov	r4, r0
 800bcf6:	b198      	cbz	r0, 800bd20 <_calloc_r+0x34>
 800bcf8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bcfc:	f022 0203 	bic.w	r2, r2, #3
 800bd00:	3a04      	subs	r2, #4
 800bd02:	2a24      	cmp	r2, #36	; 0x24
 800bd04:	d81b      	bhi.n	800bd3e <_calloc_r+0x52>
 800bd06:	2a13      	cmp	r2, #19
 800bd08:	d917      	bls.n	800bd3a <_calloc_r+0x4e>
 800bd0a:	2100      	movs	r1, #0
 800bd0c:	2a1b      	cmp	r2, #27
 800bd0e:	e9c0 1100 	strd	r1, r1, [r0]
 800bd12:	d807      	bhi.n	800bd24 <_calloc_r+0x38>
 800bd14:	f100 0308 	add.w	r3, r0, #8
 800bd18:	2200      	movs	r2, #0
 800bd1a:	e9c3 2200 	strd	r2, r2, [r3]
 800bd1e:	609a      	str	r2, [r3, #8]
 800bd20:	4620      	mov	r0, r4
 800bd22:	bd10      	pop	{r4, pc}
 800bd24:	2a24      	cmp	r2, #36	; 0x24
 800bd26:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800bd2a:	bf11      	iteee	ne
 800bd2c:	f100 0310 	addne.w	r3, r0, #16
 800bd30:	6101      	streq	r1, [r0, #16]
 800bd32:	f100 0318 	addeq.w	r3, r0, #24
 800bd36:	6141      	streq	r1, [r0, #20]
 800bd38:	e7ee      	b.n	800bd18 <_calloc_r+0x2c>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	e7ec      	b.n	800bd18 <_calloc_r+0x2c>
 800bd3e:	2100      	movs	r1, #0
 800bd40:	f7fa fbd0 	bl	80064e4 <memset>
 800bd44:	e7ec      	b.n	800bd20 <_calloc_r+0x34>
	...

0800bd48 <_close_r>:
 800bd48:	b538      	push	{r3, r4, r5, lr}
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	4d05      	ldr	r5, [pc, #20]	; (800bd64 <_close_r+0x1c>)
 800bd4e:	4604      	mov	r4, r0
 800bd50:	4608      	mov	r0, r1
 800bd52:	602b      	str	r3, [r5, #0]
 800bd54:	f000 fa6a 	bl	800c22c <_close>
 800bd58:	1c43      	adds	r3, r0, #1
 800bd5a:	d102      	bne.n	800bd62 <_close_r+0x1a>
 800bd5c:	682b      	ldr	r3, [r5, #0]
 800bd5e:	b103      	cbz	r3, 800bd62 <_close_r+0x1a>
 800bd60:	6023      	str	r3, [r4, #0]
 800bd62:	bd38      	pop	{r3, r4, r5, pc}
 800bd64:	200010c0 	.word	0x200010c0

0800bd68 <_fclose_r>:
 800bd68:	b570      	push	{r4, r5, r6, lr}
 800bd6a:	4606      	mov	r6, r0
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	b911      	cbnz	r1, 800bd76 <_fclose_r+0xe>
 800bd70:	2500      	movs	r5, #0
 800bd72:	4628      	mov	r0, r5
 800bd74:	bd70      	pop	{r4, r5, r6, pc}
 800bd76:	b118      	cbz	r0, 800bd80 <_fclose_r+0x18>
 800bd78:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bd7a:	b90b      	cbnz	r3, 800bd80 <_fclose_r+0x18>
 800bd7c:	f7fe f90c 	bl	8009f98 <__sinit>
 800bd80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd82:	07d8      	lsls	r0, r3, #31
 800bd84:	d405      	bmi.n	800bd92 <_fclose_r+0x2a>
 800bd86:	89a3      	ldrh	r3, [r4, #12]
 800bd88:	0599      	lsls	r1, r3, #22
 800bd8a:	d402      	bmi.n	800bd92 <_fclose_r+0x2a>
 800bd8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd8e:	f7fe fbc3 	bl	800a518 <__retarget_lock_acquire_recursive>
 800bd92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd96:	b93b      	cbnz	r3, 800bda8 <_fclose_r+0x40>
 800bd98:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bd9a:	f015 0501 	ands.w	r5, r5, #1
 800bd9e:	d1e7      	bne.n	800bd70 <_fclose_r+0x8>
 800bda0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bda2:	f7fe fbba 	bl	800a51a <__retarget_lock_release_recursive>
 800bda6:	e7e4      	b.n	800bd72 <_fclose_r+0xa>
 800bda8:	4621      	mov	r1, r4
 800bdaa:	4630      	mov	r0, r6
 800bdac:	f7fd fffa 	bl	8009da4 <__sflush_r>
 800bdb0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bdb2:	4605      	mov	r5, r0
 800bdb4:	b133      	cbz	r3, 800bdc4 <_fclose_r+0x5c>
 800bdb6:	4630      	mov	r0, r6
 800bdb8:	69e1      	ldr	r1, [r4, #28]
 800bdba:	4798      	blx	r3
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	bfb8      	it	lt
 800bdc0:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800bdc4:	89a3      	ldrh	r3, [r4, #12]
 800bdc6:	061a      	lsls	r2, r3, #24
 800bdc8:	d503      	bpl.n	800bdd2 <_fclose_r+0x6a>
 800bdca:	4630      	mov	r0, r6
 800bdcc:	6921      	ldr	r1, [r4, #16]
 800bdce:	f7fe f973 	bl	800a0b8 <_free_r>
 800bdd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bdd4:	b141      	cbz	r1, 800bde8 <_fclose_r+0x80>
 800bdd6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bdda:	4299      	cmp	r1, r3
 800bddc:	d002      	beq.n	800bde4 <_fclose_r+0x7c>
 800bdde:	4630      	mov	r0, r6
 800bde0:	f7fe f96a 	bl	800a0b8 <_free_r>
 800bde4:	2300      	movs	r3, #0
 800bde6:	6323      	str	r3, [r4, #48]	; 0x30
 800bde8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bdea:	b121      	cbz	r1, 800bdf6 <_fclose_r+0x8e>
 800bdec:	4630      	mov	r0, r6
 800bdee:	f7fe f963 	bl	800a0b8 <_free_r>
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	6463      	str	r3, [r4, #68]	; 0x44
 800bdf6:	f7fe f8b7 	bl	8009f68 <__sfp_lock_acquire>
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	81a3      	strh	r3, [r4, #12]
 800bdfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be00:	07db      	lsls	r3, r3, #31
 800be02:	d402      	bmi.n	800be0a <_fclose_r+0xa2>
 800be04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be06:	f7fe fb88 	bl	800a51a <__retarget_lock_release_recursive>
 800be0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be0c:	f7fe fb83 	bl	800a516 <__retarget_lock_close_recursive>
 800be10:	f7fe f8b0 	bl	8009f74 <__sfp_lock_release>
 800be14:	e7ad      	b.n	800bd72 <_fclose_r+0xa>
	...

0800be18 <fiprintf>:
 800be18:	b40e      	push	{r1, r2, r3}
 800be1a:	b503      	push	{r0, r1, lr}
 800be1c:	4601      	mov	r1, r0
 800be1e:	ab03      	add	r3, sp, #12
 800be20:	4805      	ldr	r0, [pc, #20]	; (800be38 <fiprintf+0x20>)
 800be22:	f853 2b04 	ldr.w	r2, [r3], #4
 800be26:	6800      	ldr	r0, [r0, #0]
 800be28:	9301      	str	r3, [sp, #4]
 800be2a:	f7ff fa2f 	bl	800b28c <_vfiprintf_r>
 800be2e:	b002      	add	sp, #8
 800be30:	f85d eb04 	ldr.w	lr, [sp], #4
 800be34:	b003      	add	sp, #12
 800be36:	4770      	bx	lr
 800be38:	2000002c 	.word	0x2000002c

0800be3c <__fputwc>:
 800be3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be40:	4680      	mov	r8, r0
 800be42:	460e      	mov	r6, r1
 800be44:	4615      	mov	r5, r2
 800be46:	f000 f885 	bl	800bf54 <__locale_mb_cur_max>
 800be4a:	2801      	cmp	r0, #1
 800be4c:	4604      	mov	r4, r0
 800be4e:	d11b      	bne.n	800be88 <__fputwc+0x4c>
 800be50:	1e73      	subs	r3, r6, #1
 800be52:	2bfe      	cmp	r3, #254	; 0xfe
 800be54:	d818      	bhi.n	800be88 <__fputwc+0x4c>
 800be56:	f88d 6004 	strb.w	r6, [sp, #4]
 800be5a:	2700      	movs	r7, #0
 800be5c:	f10d 0904 	add.w	r9, sp, #4
 800be60:	42a7      	cmp	r7, r4
 800be62:	d020      	beq.n	800bea6 <__fputwc+0x6a>
 800be64:	68ab      	ldr	r3, [r5, #8]
 800be66:	f817 1009 	ldrb.w	r1, [r7, r9]
 800be6a:	3b01      	subs	r3, #1
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	60ab      	str	r3, [r5, #8]
 800be70:	da04      	bge.n	800be7c <__fputwc+0x40>
 800be72:	69aa      	ldr	r2, [r5, #24]
 800be74:	4293      	cmp	r3, r2
 800be76:	db1a      	blt.n	800beae <__fputwc+0x72>
 800be78:	290a      	cmp	r1, #10
 800be7a:	d018      	beq.n	800beae <__fputwc+0x72>
 800be7c:	682b      	ldr	r3, [r5, #0]
 800be7e:	1c5a      	adds	r2, r3, #1
 800be80:	602a      	str	r2, [r5, #0]
 800be82:	7019      	strb	r1, [r3, #0]
 800be84:	3701      	adds	r7, #1
 800be86:	e7eb      	b.n	800be60 <__fputwc+0x24>
 800be88:	4632      	mov	r2, r6
 800be8a:	4640      	mov	r0, r8
 800be8c:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800be90:	a901      	add	r1, sp, #4
 800be92:	f000 f8e5 	bl	800c060 <_wcrtomb_r>
 800be96:	1c42      	adds	r2, r0, #1
 800be98:	4604      	mov	r4, r0
 800be9a:	d1de      	bne.n	800be5a <__fputwc+0x1e>
 800be9c:	4606      	mov	r6, r0
 800be9e:	89ab      	ldrh	r3, [r5, #12]
 800bea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bea4:	81ab      	strh	r3, [r5, #12]
 800bea6:	4630      	mov	r0, r6
 800bea8:	b003      	add	sp, #12
 800beaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800beae:	462a      	mov	r2, r5
 800beb0:	4640      	mov	r0, r8
 800beb2:	f000 f88b 	bl	800bfcc <__swbuf_r>
 800beb6:	1c43      	adds	r3, r0, #1
 800beb8:	d1e4      	bne.n	800be84 <__fputwc+0x48>
 800beba:	4606      	mov	r6, r0
 800bebc:	e7f3      	b.n	800bea6 <__fputwc+0x6a>

0800bebe <_fputwc_r>:
 800bebe:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800bec0:	b570      	push	{r4, r5, r6, lr}
 800bec2:	07db      	lsls	r3, r3, #31
 800bec4:	4605      	mov	r5, r0
 800bec6:	460e      	mov	r6, r1
 800bec8:	4614      	mov	r4, r2
 800beca:	d405      	bmi.n	800bed8 <_fputwc_r+0x1a>
 800becc:	8993      	ldrh	r3, [r2, #12]
 800bece:	0598      	lsls	r0, r3, #22
 800bed0:	d402      	bmi.n	800bed8 <_fputwc_r+0x1a>
 800bed2:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800bed4:	f7fe fb20 	bl	800a518 <__retarget_lock_acquire_recursive>
 800bed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bedc:	0499      	lsls	r1, r3, #18
 800bede:	d406      	bmi.n	800beee <_fputwc_r+0x30>
 800bee0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bee4:	81a3      	strh	r3, [r4, #12]
 800bee6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bee8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800beec:	6663      	str	r3, [r4, #100]	; 0x64
 800beee:	4622      	mov	r2, r4
 800bef0:	4628      	mov	r0, r5
 800bef2:	4631      	mov	r1, r6
 800bef4:	f7ff ffa2 	bl	800be3c <__fputwc>
 800bef8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800befa:	4605      	mov	r5, r0
 800befc:	07da      	lsls	r2, r3, #31
 800befe:	d405      	bmi.n	800bf0c <_fputwc_r+0x4e>
 800bf00:	89a3      	ldrh	r3, [r4, #12]
 800bf02:	059b      	lsls	r3, r3, #22
 800bf04:	d402      	bmi.n	800bf0c <_fputwc_r+0x4e>
 800bf06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf08:	f7fe fb07 	bl	800a51a <__retarget_lock_release_recursive>
 800bf0c:	4628      	mov	r0, r5
 800bf0e:	bd70      	pop	{r4, r5, r6, pc}

0800bf10 <_fstat_r>:
 800bf10:	b538      	push	{r3, r4, r5, lr}
 800bf12:	2300      	movs	r3, #0
 800bf14:	4d06      	ldr	r5, [pc, #24]	; (800bf30 <_fstat_r+0x20>)
 800bf16:	4604      	mov	r4, r0
 800bf18:	4608      	mov	r0, r1
 800bf1a:	4611      	mov	r1, r2
 800bf1c:	602b      	str	r3, [r5, #0]
 800bf1e:	f7f6 fad3 	bl	80024c8 <_fstat>
 800bf22:	1c43      	adds	r3, r0, #1
 800bf24:	d102      	bne.n	800bf2c <_fstat_r+0x1c>
 800bf26:	682b      	ldr	r3, [r5, #0]
 800bf28:	b103      	cbz	r3, 800bf2c <_fstat_r+0x1c>
 800bf2a:	6023      	str	r3, [r4, #0]
 800bf2c:	bd38      	pop	{r3, r4, r5, pc}
 800bf2e:	bf00      	nop
 800bf30:	200010c0 	.word	0x200010c0

0800bf34 <_isatty_r>:
 800bf34:	b538      	push	{r3, r4, r5, lr}
 800bf36:	2300      	movs	r3, #0
 800bf38:	4d05      	ldr	r5, [pc, #20]	; (800bf50 <_isatty_r+0x1c>)
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	4608      	mov	r0, r1
 800bf3e:	602b      	str	r3, [r5, #0]
 800bf40:	f000 f99a 	bl	800c278 <_isatty>
 800bf44:	1c43      	adds	r3, r0, #1
 800bf46:	d102      	bne.n	800bf4e <_isatty_r+0x1a>
 800bf48:	682b      	ldr	r3, [r5, #0]
 800bf4a:	b103      	cbz	r3, 800bf4e <_isatty_r+0x1a>
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	bd38      	pop	{r3, r4, r5, pc}
 800bf50:	200010c0 	.word	0x200010c0

0800bf54 <__locale_mb_cur_max>:
 800bf54:	4b01      	ldr	r3, [pc, #4]	; (800bf5c <__locale_mb_cur_max+0x8>)
 800bf56:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800bf5a:	4770      	bx	lr
 800bf5c:	2000086c 	.word	0x2000086c

0800bf60 <_lseek_r>:
 800bf60:	b538      	push	{r3, r4, r5, lr}
 800bf62:	4604      	mov	r4, r0
 800bf64:	4608      	mov	r0, r1
 800bf66:	4611      	mov	r1, r2
 800bf68:	2200      	movs	r2, #0
 800bf6a:	4d05      	ldr	r5, [pc, #20]	; (800bf80 <_lseek_r+0x20>)
 800bf6c:	602a      	str	r2, [r5, #0]
 800bf6e:	461a      	mov	r2, r3
 800bf70:	f000 f94c 	bl	800c20c <_lseek>
 800bf74:	1c43      	adds	r3, r0, #1
 800bf76:	d102      	bne.n	800bf7e <_lseek_r+0x1e>
 800bf78:	682b      	ldr	r3, [r5, #0]
 800bf7a:	b103      	cbz	r3, 800bf7e <_lseek_r+0x1e>
 800bf7c:	6023      	str	r3, [r4, #0]
 800bf7e:	bd38      	pop	{r3, r4, r5, pc}
 800bf80:	200010c0 	.word	0x200010c0

0800bf84 <__ascii_mbtowc>:
 800bf84:	b082      	sub	sp, #8
 800bf86:	b901      	cbnz	r1, 800bf8a <__ascii_mbtowc+0x6>
 800bf88:	a901      	add	r1, sp, #4
 800bf8a:	b142      	cbz	r2, 800bf9e <__ascii_mbtowc+0x1a>
 800bf8c:	b14b      	cbz	r3, 800bfa2 <__ascii_mbtowc+0x1e>
 800bf8e:	7813      	ldrb	r3, [r2, #0]
 800bf90:	600b      	str	r3, [r1, #0]
 800bf92:	7812      	ldrb	r2, [r2, #0]
 800bf94:	1e10      	subs	r0, r2, #0
 800bf96:	bf18      	it	ne
 800bf98:	2001      	movne	r0, #1
 800bf9a:	b002      	add	sp, #8
 800bf9c:	4770      	bx	lr
 800bf9e:	4610      	mov	r0, r2
 800bfa0:	e7fb      	b.n	800bf9a <__ascii_mbtowc+0x16>
 800bfa2:	f06f 0001 	mvn.w	r0, #1
 800bfa6:	e7f8      	b.n	800bf9a <__ascii_mbtowc+0x16>

0800bfa8 <_read_r>:
 800bfa8:	b538      	push	{r3, r4, r5, lr}
 800bfaa:	4604      	mov	r4, r0
 800bfac:	4608      	mov	r0, r1
 800bfae:	4611      	mov	r1, r2
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	4d05      	ldr	r5, [pc, #20]	; (800bfc8 <_read_r+0x20>)
 800bfb4:	602a      	str	r2, [r5, #0]
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	f7f6 fb20 	bl	80025fc <_read>
 800bfbc:	1c43      	adds	r3, r0, #1
 800bfbe:	d102      	bne.n	800bfc6 <_read_r+0x1e>
 800bfc0:	682b      	ldr	r3, [r5, #0]
 800bfc2:	b103      	cbz	r3, 800bfc6 <_read_r+0x1e>
 800bfc4:	6023      	str	r3, [r4, #0]
 800bfc6:	bd38      	pop	{r3, r4, r5, pc}
 800bfc8:	200010c0 	.word	0x200010c0

0800bfcc <__swbuf_r>:
 800bfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfce:	460e      	mov	r6, r1
 800bfd0:	4614      	mov	r4, r2
 800bfd2:	4605      	mov	r5, r0
 800bfd4:	b118      	cbz	r0, 800bfde <__swbuf_r+0x12>
 800bfd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bfd8:	b90b      	cbnz	r3, 800bfde <__swbuf_r+0x12>
 800bfda:	f7fd ffdd 	bl	8009f98 <__sinit>
 800bfde:	69a3      	ldr	r3, [r4, #24]
 800bfe0:	60a3      	str	r3, [r4, #8]
 800bfe2:	89a3      	ldrh	r3, [r4, #12]
 800bfe4:	0719      	lsls	r1, r3, #28
 800bfe6:	d529      	bpl.n	800c03c <__swbuf_r+0x70>
 800bfe8:	6923      	ldr	r3, [r4, #16]
 800bfea:	b33b      	cbz	r3, 800c03c <__swbuf_r+0x70>
 800bfec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bff0:	b2f6      	uxtb	r6, r6
 800bff2:	049a      	lsls	r2, r3, #18
 800bff4:	4637      	mov	r7, r6
 800bff6:	d52a      	bpl.n	800c04e <__swbuf_r+0x82>
 800bff8:	6823      	ldr	r3, [r4, #0]
 800bffa:	6920      	ldr	r0, [r4, #16]
 800bffc:	1a18      	subs	r0, r3, r0
 800bffe:	6963      	ldr	r3, [r4, #20]
 800c000:	4283      	cmp	r3, r0
 800c002:	dc04      	bgt.n	800c00e <__swbuf_r+0x42>
 800c004:	4621      	mov	r1, r4
 800c006:	4628      	mov	r0, r5
 800c008:	f7fd ff5a 	bl	8009ec0 <_fflush_r>
 800c00c:	b9e0      	cbnz	r0, 800c048 <__swbuf_r+0x7c>
 800c00e:	68a3      	ldr	r3, [r4, #8]
 800c010:	3001      	adds	r0, #1
 800c012:	3b01      	subs	r3, #1
 800c014:	60a3      	str	r3, [r4, #8]
 800c016:	6823      	ldr	r3, [r4, #0]
 800c018:	1c5a      	adds	r2, r3, #1
 800c01a:	6022      	str	r2, [r4, #0]
 800c01c:	701e      	strb	r6, [r3, #0]
 800c01e:	6963      	ldr	r3, [r4, #20]
 800c020:	4283      	cmp	r3, r0
 800c022:	d004      	beq.n	800c02e <__swbuf_r+0x62>
 800c024:	89a3      	ldrh	r3, [r4, #12]
 800c026:	07db      	lsls	r3, r3, #31
 800c028:	d506      	bpl.n	800c038 <__swbuf_r+0x6c>
 800c02a:	2e0a      	cmp	r6, #10
 800c02c:	d104      	bne.n	800c038 <__swbuf_r+0x6c>
 800c02e:	4621      	mov	r1, r4
 800c030:	4628      	mov	r0, r5
 800c032:	f7fd ff45 	bl	8009ec0 <_fflush_r>
 800c036:	b938      	cbnz	r0, 800c048 <__swbuf_r+0x7c>
 800c038:	4638      	mov	r0, r7
 800c03a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c03c:	4621      	mov	r1, r4
 800c03e:	4628      	mov	r0, r5
 800c040:	f7fc fffa 	bl	8009038 <__swsetup_r>
 800c044:	2800      	cmp	r0, #0
 800c046:	d0d1      	beq.n	800bfec <__swbuf_r+0x20>
 800c048:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c04c:	e7f4      	b.n	800c038 <__swbuf_r+0x6c>
 800c04e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c052:	81a3      	strh	r3, [r4, #12]
 800c054:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c056:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c05a:	6663      	str	r3, [r4, #100]	; 0x64
 800c05c:	e7cc      	b.n	800bff8 <__swbuf_r+0x2c>
	...

0800c060 <_wcrtomb_r>:
 800c060:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c062:	4c09      	ldr	r4, [pc, #36]	; (800c088 <_wcrtomb_r+0x28>)
 800c064:	4605      	mov	r5, r0
 800c066:	461e      	mov	r6, r3
 800c068:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800c06c:	b085      	sub	sp, #20
 800c06e:	b909      	cbnz	r1, 800c074 <_wcrtomb_r+0x14>
 800c070:	460a      	mov	r2, r1
 800c072:	a901      	add	r1, sp, #4
 800c074:	47b8      	blx	r7
 800c076:	1c43      	adds	r3, r0, #1
 800c078:	bf01      	itttt	eq
 800c07a:	2300      	moveq	r3, #0
 800c07c:	6033      	streq	r3, [r6, #0]
 800c07e:	238a      	moveq	r3, #138	; 0x8a
 800c080:	602b      	streq	r3, [r5, #0]
 800c082:	b005      	add	sp, #20
 800c084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c086:	bf00      	nop
 800c088:	2000086c 	.word	0x2000086c

0800c08c <__ascii_wctomb>:
 800c08c:	4603      	mov	r3, r0
 800c08e:	4608      	mov	r0, r1
 800c090:	b141      	cbz	r1, 800c0a4 <__ascii_wctomb+0x18>
 800c092:	2aff      	cmp	r2, #255	; 0xff
 800c094:	d904      	bls.n	800c0a0 <__ascii_wctomb+0x14>
 800c096:	228a      	movs	r2, #138	; 0x8a
 800c098:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c09c:	601a      	str	r2, [r3, #0]
 800c09e:	4770      	bx	lr
 800c0a0:	2001      	movs	r0, #1
 800c0a2:	700a      	strb	r2, [r1, #0]
 800c0a4:	4770      	bx	lr

0800c0a6 <abort>:
 800c0a6:	2006      	movs	r0, #6
 800c0a8:	b508      	push	{r3, lr}
 800c0aa:	f000 f82d 	bl	800c108 <raise>
 800c0ae:	2001      	movs	r0, #1
 800c0b0:	f7f6 f9fe 	bl	80024b0 <_exit>

0800c0b4 <_raise_r>:
 800c0b4:	291f      	cmp	r1, #31
 800c0b6:	b538      	push	{r3, r4, r5, lr}
 800c0b8:	4604      	mov	r4, r0
 800c0ba:	460d      	mov	r5, r1
 800c0bc:	d904      	bls.n	800c0c8 <_raise_r+0x14>
 800c0be:	2316      	movs	r3, #22
 800c0c0:	6003      	str	r3, [r0, #0]
 800c0c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c0c6:	bd38      	pop	{r3, r4, r5, pc}
 800c0c8:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c0cc:	b112      	cbz	r2, 800c0d4 <_raise_r+0x20>
 800c0ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0d2:	b94b      	cbnz	r3, 800c0e8 <_raise_r+0x34>
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f000 f831 	bl	800c13c <_getpid_r>
 800c0da:	462a      	mov	r2, r5
 800c0dc:	4601      	mov	r1, r0
 800c0de:	4620      	mov	r0, r4
 800c0e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0e4:	f000 b818 	b.w	800c118 <_kill_r>
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d00a      	beq.n	800c102 <_raise_r+0x4e>
 800c0ec:	1c59      	adds	r1, r3, #1
 800c0ee:	d103      	bne.n	800c0f8 <_raise_r+0x44>
 800c0f0:	2316      	movs	r3, #22
 800c0f2:	6003      	str	r3, [r0, #0]
 800c0f4:	2001      	movs	r0, #1
 800c0f6:	e7e6      	b.n	800c0c6 <_raise_r+0x12>
 800c0f8:	2400      	movs	r4, #0
 800c0fa:	4628      	mov	r0, r5
 800c0fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c100:	4798      	blx	r3
 800c102:	2000      	movs	r0, #0
 800c104:	e7df      	b.n	800c0c6 <_raise_r+0x12>
	...

0800c108 <raise>:
 800c108:	4b02      	ldr	r3, [pc, #8]	; (800c114 <raise+0xc>)
 800c10a:	4601      	mov	r1, r0
 800c10c:	6818      	ldr	r0, [r3, #0]
 800c10e:	f7ff bfd1 	b.w	800c0b4 <_raise_r>
 800c112:	bf00      	nop
 800c114:	2000002c 	.word	0x2000002c

0800c118 <_kill_r>:
 800c118:	b538      	push	{r3, r4, r5, lr}
 800c11a:	2300      	movs	r3, #0
 800c11c:	4d06      	ldr	r5, [pc, #24]	; (800c138 <_kill_r+0x20>)
 800c11e:	4604      	mov	r4, r0
 800c120:	4608      	mov	r0, r1
 800c122:	4611      	mov	r1, r2
 800c124:	602b      	str	r3, [r5, #0]
 800c126:	f7f6 f9e5 	bl	80024f4 <_kill>
 800c12a:	1c43      	adds	r3, r0, #1
 800c12c:	d102      	bne.n	800c134 <_kill_r+0x1c>
 800c12e:	682b      	ldr	r3, [r5, #0]
 800c130:	b103      	cbz	r3, 800c134 <_kill_r+0x1c>
 800c132:	6023      	str	r3, [r4, #0]
 800c134:	bd38      	pop	{r3, r4, r5, pc}
 800c136:	bf00      	nop
 800c138:	200010c0 	.word	0x200010c0

0800c13c <_getpid_r>:
 800c13c:	f7f6 b9d3 	b.w	80024e6 <_getpid>

0800c140 <findslot>:
 800c140:	4b0a      	ldr	r3, [pc, #40]	; (800c16c <findslot+0x2c>)
 800c142:	b510      	push	{r4, lr}
 800c144:	4604      	mov	r4, r0
 800c146:	6818      	ldr	r0, [r3, #0]
 800c148:	b118      	cbz	r0, 800c152 <findslot+0x12>
 800c14a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c14c:	b90b      	cbnz	r3, 800c152 <findslot+0x12>
 800c14e:	f7fd ff23 	bl	8009f98 <__sinit>
 800c152:	2c13      	cmp	r4, #19
 800c154:	d807      	bhi.n	800c166 <findslot+0x26>
 800c156:	4806      	ldr	r0, [pc, #24]	; (800c170 <findslot+0x30>)
 800c158:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c15c:	3201      	adds	r2, #1
 800c15e:	d002      	beq.n	800c166 <findslot+0x26>
 800c160:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c164:	bd10      	pop	{r4, pc}
 800c166:	2000      	movs	r0, #0
 800c168:	e7fc      	b.n	800c164 <findslot+0x24>
 800c16a:	bf00      	nop
 800c16c:	2000002c 	.word	0x2000002c
 800c170:	20001010 	.word	0x20001010

0800c174 <checkerror>:
 800c174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c176:	1c43      	adds	r3, r0, #1
 800c178:	4604      	mov	r4, r0
 800c17a:	d109      	bne.n	800c190 <checkerror+0x1c>
 800c17c:	f7f9 ff3e 	bl	8005ffc <__errno>
 800c180:	2613      	movs	r6, #19
 800c182:	4605      	mov	r5, r0
 800c184:	2700      	movs	r7, #0
 800c186:	4630      	mov	r0, r6
 800c188:	4639      	mov	r1, r7
 800c18a:	beab      	bkpt	0x00ab
 800c18c:	4606      	mov	r6, r0
 800c18e:	602e      	str	r6, [r5, #0]
 800c190:	4620      	mov	r0, r4
 800c192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c194 <_swilseek>:
 800c194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c196:	460c      	mov	r4, r1
 800c198:	4616      	mov	r6, r2
 800c19a:	f7ff ffd1 	bl	800c140 <findslot>
 800c19e:	4605      	mov	r5, r0
 800c1a0:	b940      	cbnz	r0, 800c1b4 <_swilseek+0x20>
 800c1a2:	f7f9 ff2b 	bl	8005ffc <__errno>
 800c1a6:	2309      	movs	r3, #9
 800c1a8:	6003      	str	r3, [r0, #0]
 800c1aa:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	b003      	add	sp, #12
 800c1b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1b4:	2e02      	cmp	r6, #2
 800c1b6:	d903      	bls.n	800c1c0 <_swilseek+0x2c>
 800c1b8:	f7f9 ff20 	bl	8005ffc <__errno>
 800c1bc:	2316      	movs	r3, #22
 800c1be:	e7f3      	b.n	800c1a8 <_swilseek+0x14>
 800c1c0:	2e01      	cmp	r6, #1
 800c1c2:	d112      	bne.n	800c1ea <_swilseek+0x56>
 800c1c4:	6843      	ldr	r3, [r0, #4]
 800c1c6:	18e4      	adds	r4, r4, r3
 800c1c8:	d4f6      	bmi.n	800c1b8 <_swilseek+0x24>
 800c1ca:	682b      	ldr	r3, [r5, #0]
 800c1cc:	260a      	movs	r6, #10
 800c1ce:	466f      	mov	r7, sp
 800c1d0:	e9cd 3400 	strd	r3, r4, [sp]
 800c1d4:	4630      	mov	r0, r6
 800c1d6:	4639      	mov	r1, r7
 800c1d8:	beab      	bkpt	0x00ab
 800c1da:	4606      	mov	r6, r0
 800c1dc:	4630      	mov	r0, r6
 800c1de:	f7ff ffc9 	bl	800c174 <checkerror>
 800c1e2:	2800      	cmp	r0, #0
 800c1e4:	dbe1      	blt.n	800c1aa <_swilseek+0x16>
 800c1e6:	606c      	str	r4, [r5, #4]
 800c1e8:	e7e1      	b.n	800c1ae <_swilseek+0x1a>
 800c1ea:	2e02      	cmp	r6, #2
 800c1ec:	d1ed      	bne.n	800c1ca <_swilseek+0x36>
 800c1ee:	6803      	ldr	r3, [r0, #0]
 800c1f0:	260c      	movs	r6, #12
 800c1f2:	466f      	mov	r7, sp
 800c1f4:	9300      	str	r3, [sp, #0]
 800c1f6:	4630      	mov	r0, r6
 800c1f8:	4639      	mov	r1, r7
 800c1fa:	beab      	bkpt	0x00ab
 800c1fc:	4606      	mov	r6, r0
 800c1fe:	4630      	mov	r0, r6
 800c200:	f7ff ffb8 	bl	800c174 <checkerror>
 800c204:	1c43      	adds	r3, r0, #1
 800c206:	d0d0      	beq.n	800c1aa <_swilseek+0x16>
 800c208:	4404      	add	r4, r0
 800c20a:	e7de      	b.n	800c1ca <_swilseek+0x36>

0800c20c <_lseek>:
 800c20c:	f7ff bfc2 	b.w	800c194 <_swilseek>

0800c210 <_swiclose>:
 800c210:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c212:	2402      	movs	r4, #2
 800c214:	9001      	str	r0, [sp, #4]
 800c216:	ad01      	add	r5, sp, #4
 800c218:	4620      	mov	r0, r4
 800c21a:	4629      	mov	r1, r5
 800c21c:	beab      	bkpt	0x00ab
 800c21e:	4604      	mov	r4, r0
 800c220:	4620      	mov	r0, r4
 800c222:	f7ff ffa7 	bl	800c174 <checkerror>
 800c226:	b003      	add	sp, #12
 800c228:	bd30      	pop	{r4, r5, pc}
	...

0800c22c <_close>:
 800c22c:	b538      	push	{r3, r4, r5, lr}
 800c22e:	4605      	mov	r5, r0
 800c230:	f7ff ff86 	bl	800c140 <findslot>
 800c234:	4604      	mov	r4, r0
 800c236:	b930      	cbnz	r0, 800c246 <_close+0x1a>
 800c238:	f7f9 fee0 	bl	8005ffc <__errno>
 800c23c:	2309      	movs	r3, #9
 800c23e:	6003      	str	r3, [r0, #0]
 800c240:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c244:	bd38      	pop	{r3, r4, r5, pc}
 800c246:	3d01      	subs	r5, #1
 800c248:	2d01      	cmp	r5, #1
 800c24a:	d809      	bhi.n	800c260 <_close+0x34>
 800c24c:	4b09      	ldr	r3, [pc, #36]	; (800c274 <_close+0x48>)
 800c24e:	689a      	ldr	r2, [r3, #8]
 800c250:	691b      	ldr	r3, [r3, #16]
 800c252:	429a      	cmp	r2, r3
 800c254:	d104      	bne.n	800c260 <_close+0x34>
 800c256:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c25a:	6003      	str	r3, [r0, #0]
 800c25c:	2000      	movs	r0, #0
 800c25e:	e7f1      	b.n	800c244 <_close+0x18>
 800c260:	6820      	ldr	r0, [r4, #0]
 800c262:	f7ff ffd5 	bl	800c210 <_swiclose>
 800c266:	2800      	cmp	r0, #0
 800c268:	d1ec      	bne.n	800c244 <_close+0x18>
 800c26a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c26e:	6023      	str	r3, [r4, #0]
 800c270:	e7e8      	b.n	800c244 <_close+0x18>
 800c272:	bf00      	nop
 800c274:	20001010 	.word	0x20001010

0800c278 <_isatty>:
 800c278:	b570      	push	{r4, r5, r6, lr}
 800c27a:	f7ff ff61 	bl	800c140 <findslot>
 800c27e:	2509      	movs	r5, #9
 800c280:	4604      	mov	r4, r0
 800c282:	b920      	cbnz	r0, 800c28e <_isatty+0x16>
 800c284:	f7f9 feba 	bl	8005ffc <__errno>
 800c288:	6005      	str	r5, [r0, #0]
 800c28a:	4620      	mov	r0, r4
 800c28c:	bd70      	pop	{r4, r5, r6, pc}
 800c28e:	4628      	mov	r0, r5
 800c290:	4621      	mov	r1, r4
 800c292:	beab      	bkpt	0x00ab
 800c294:	4604      	mov	r4, r0
 800c296:	2c01      	cmp	r4, #1
 800c298:	d0f7      	beq.n	800c28a <_isatty+0x12>
 800c29a:	f7f9 feaf 	bl	8005ffc <__errno>
 800c29e:	2400      	movs	r4, #0
 800c2a0:	4605      	mov	r5, r0
 800c2a2:	2613      	movs	r6, #19
 800c2a4:	4630      	mov	r0, r6
 800c2a6:	4621      	mov	r1, r4
 800c2a8:	beab      	bkpt	0x00ab
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	602e      	str	r6, [r5, #0]
 800c2ae:	e7ec      	b.n	800c28a <_isatty+0x12>

0800c2b0 <_init>:
 800c2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b2:	bf00      	nop
 800c2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2b6:	bc08      	pop	{r3}
 800c2b8:	469e      	mov	lr, r3
 800c2ba:	4770      	bx	lr

0800c2bc <_fini>:
 800c2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2be:	bf00      	nop
 800c2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2c2:	bc08      	pop	{r3}
 800c2c4:	469e      	mov	lr, r3
 800c2c6:	4770      	bx	lr
