<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dec/el2_dec_ib_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dec</a> - el2_dec_ib_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntry">44</td>
            <td class="headerCovTableEntryLo">52.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : module el2_dec_ib_ctl</a>
<a name="17"><span class="lineNum">      17 </span>            : import el2_pkg::*;</a>
<a name="18"><span class="lineNum">      18 </span>            : #(</a>
<a name="19"><span class="lineNum">      19 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="20"><span class="lineNum">      20 </span>            :  )</a>
<a name="21"><span class="lineNum">      21 </span>            :   (</a>
<a name="22"><span class="lineNum">      22 </span><span class="lineNoCov">          0 :    input logic                 dbg_cmd_valid,                      // valid dbg cmd</span></a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span><span class="lineNoCov">          0 :    input logic                 dbg_cmd_write,                      // dbg cmd is write</span></a>
<a name="25"><span class="lineNum">      25 </span><span class="lineNoCov">          0 :    input logic [1:0]           dbg_cmd_type,                       // dbg type</span></a>
<a name="26"><span class="lineNum">      26 </span><span class="lineNoCov">          0 :    input logic [31:0]          dbg_cmd_addr,                       // expand to 31:0</span></a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span><span class="lineCov">     175068 :    input el2_br_pkt_t i0_brp,                                     // i0 branch packet from aligner</span></a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">     620372 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ifu_i0_bp_index,    // BP index</span></a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">     609198 :    input logic [pt.BHT_GHR_SIZE-1:0] ifu_i0_bp_fghr,               // BP FGHR</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">      20867 :    input logic [pt.BTB_BTAG_SIZE-1:0] ifu_i0_bp_btag,              // BP tag</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">    1005280 :    input logic [$clog2(pt.BTB_SIZE)-1:0] ifu_i0_fa_index,          // Fully associt btb index</span></a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">    3454925 :    input logic       ifu_i0_pc4,                                   // i0 is 4B inst else 2B</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">    4720448 :    input logic       ifu_i0_valid,                                 // i0 valid from ifu</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">         36 :    input logic       ifu_i0_icaf,                                  // i0 instruction access fault</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">        106 :    input logic [1:0] ifu_i0_icaf_type,                             // i0 instruction access fault type</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :    input logic   ifu_i0_icaf_second,                               // i0 has access fault on second 2B of 4B inst</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :    input logic   ifu_i0_dbecc,                                     // i0 double-bit error</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">     354063 :    input logic [31:0]  ifu_i0_instr,                               // i0 instruction from the aligner</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">        822 :    input logic [31:1]  ifu_i0_pc,                                  // i0 pc from the aligner</span></a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">    4720448 :    output logic dec_ib0_valid_d,                                   // ib0 valid</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :    output logic dec_debug_valid_d,                                 // Debug read or write at D-stage</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">     354063 :    output logic [31:0] dec_i0_instr_d,                             // i0 inst at decode</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">        822 :    output logic [31:1] dec_i0_pc_d,                                // i0 pc at decode</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">    3454925 :    output logic dec_i0_pc4_d,                                      // i0 is 4B inst else 2B</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">     175068 :    output el2_br_pkt_t dec_i0_brp,                                // i0 branch packet at decode</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">     620372 :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_i0_bp_index,   // i0 branch index</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">     609198 :    output logic [pt.BHT_GHR_SIZE-1:0] dec_i0_bp_fghr,              // BP FGHR</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">      20867 :    output logic [pt.BTB_BTAG_SIZE-1:0] dec_i0_bp_btag,             // BP tag</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">    1005280 :    output logic [$clog2(pt.BTB_SIZE)-1:0] dec_i0_bp_fa_index,          // Fully associt btb index</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">         36 :    output logic dec_i0_icaf_d,                                     // i0 instruction access fault at decode</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :    output logic dec_i0_icaf_second_d,                              // i0 instruction access fault on second 2B of 4B inst</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">        106 :    output logic [1:0] dec_i0_icaf_type_d,                          // i0 instruction access fault type</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :    output logic dec_i0_dbecc_d,                                    // i0 double-bit error at decode</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :    output logic dec_debug_wdata_rs1_d,                             // put debug write data onto rs1 source: machine is halted</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :    output logic dec_debug_fence_d                                  // debug fence inst</span></a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :    );</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :    logic         debug_valid;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :    logic [4:0]   dreg;</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :    logic [11:0]  dcsr;</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :    logic [31:0]  ib0, ib0_debug_in;</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :    logic         debug_read;</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :    logic         debug_write;</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :    logic         debug_read_gpr;</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :    logic         debug_write_gpr;</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    logic         debug_read_csr;</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :    logic         debug_write_csr;</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">     587891 :    logic [34:0]  ifu_i0_pcdata, pc0;</span></a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :    assign ifu_i0_pcdata[34:0] = { ifu_i0_icaf_second, ifu_i0_dbecc, ifu_i0_icaf,</a>
<a name="87"><span class="lineNum">      87 </span>            :                                   ifu_i0_pc[31:1], ifu_i0_pc4 };</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :    assign pc0[34:0] = ifu_i0_pcdata[34:0];</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            :    assign dec_i0_icaf_second_d = pc0[34];   // icaf's can only decode as i0</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :    assign dec_i0_dbecc_d = pc0[33];</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            :    assign dec_i0_icaf_d = pc0[32];</a>
<a name="96"><span class="lineNum">      96 </span>            :    assign dec_i0_pc_d[31:1] = pc0[31:1];</a>
<a name="97"><span class="lineNum">      97 </span>            :    assign dec_i0_pc4_d = pc0[0];</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            :    assign dec_i0_icaf_type_d[1:0] = ifu_i0_icaf_type[1:0];</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : // GPR accesses</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            : // put reg to read on rs1</a>
<a name="104"><span class="lineNum">     104 </span>            : // read -&gt;   or %x0,  %reg,%x0      {000000000000,reg[4:0],110000000110011}</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            : // put write date on rs1</a>
<a name="107"><span class="lineNum">     107 </span>            : // write -&gt;  or %reg, %x0, %x0      {00000000000000000110,reg[4:0],0110011}</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : // CSR accesses</a>
<a name="111"><span class="lineNum">     111 </span>            : // csr is of form rd, csr, rs1</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : // read  -&gt; csrrs %x0, %csr, %x0     {csr[11:0],00000010000001110011}</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span>            : // put write data on rs1</a>
<a name="116"><span class="lineNum">     116 </span>            : // write -&gt; csrrw %x0, %csr, %x0     {csr[11:0],00000001000001110011}</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            : // abstract memory command not done here</a>
<a name="119"><span class="lineNum">     119 </span>            :    assign debug_valid = dbg_cmd_valid &amp; (dbg_cmd_type[1:0] != 2'h2);</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            :    assign debug_read  = debug_valid &amp; ~dbg_cmd_write;</a>
<a name="123"><span class="lineNum">     123 </span>            :    assign debug_write = debug_valid &amp;  dbg_cmd_write;</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            :    assign debug_read_gpr  = debug_read  &amp; (dbg_cmd_type[1:0]==2'h0);</a>
<a name="126"><span class="lineNum">     126 </span>            :    assign debug_write_gpr = debug_write &amp; (dbg_cmd_type[1:0]==2'h0);</a>
<a name="127"><span class="lineNum">     127 </span>            :    assign debug_read_csr  = debug_read  &amp; (dbg_cmd_type[1:0]==2'h1);</a>
<a name="128"><span class="lineNum">     128 </span>            :    assign debug_write_csr = debug_write &amp; (dbg_cmd_type[1:0]==2'h1);</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            :    assign dreg[4:0]  = dbg_cmd_addr[4:0];</a>
<a name="131"><span class="lineNum">     131 </span>            :    assign dcsr[11:0] = dbg_cmd_addr[11:0];</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            :    assign ib0_debug_in[31:0] = ({32{debug_read_gpr}}  &amp; {12'b000000000000,dreg[4:0],15'b110000000110011}) |</a>
<a name="135"><span class="lineNum">     135 </span>            :                                ({32{debug_write_gpr}} &amp; {20'b00000000000000000110,dreg[4:0],7'b0110011}) |</a>
<a name="136"><span class="lineNum">     136 </span>            :                                ({32{debug_read_csr}}  &amp; {dcsr[11:0],20'b00000010000001110011}) |</a>
<a name="137"><span class="lineNum">     137 </span>            :                                ({32{debug_write_csr}} &amp; {dcsr[11:0],20'b00000001000001110011});</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            :    // machine is in halted state, pipe empty, write will always happen next cycle</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :    assign dec_debug_wdata_rs1_d = debug_write_gpr | debug_write_csr;</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :    // special fence csr for use only in debug mode</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :    assign dec_debug_fence_d = debug_write_csr &amp; (dcsr[11:0] == 12'h7c4);</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :    assign ib0[31:0] = (debug_valid) ? ib0_debug_in[31:0] : ifu_i0_instr[31:0];</a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :    assign dec_ib0_valid_d = ifu_i0_valid | debug_valid;</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            :    assign dec_debug_valid_d = debug_valid;</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            :    assign dec_i0_instr_d[31:0] = ib0[31:0];</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :    assign dec_i0_brp = i0_brp;</a>
<a name="159"><span class="lineNum">     159 </span>            :    assign dec_i0_bp_index = ifu_i0_bp_index;</a>
<a name="160"><span class="lineNum">     160 </span>            :    assign dec_i0_bp_fghr = ifu_i0_bp_fghr;</a>
<a name="161"><span class="lineNum">     161 </span>            :    assign dec_i0_bp_btag = ifu_i0_bp_btag;</a>
<a name="162"><span class="lineNum">     162 </span>            :    assign dec_i0_bp_fa_index = ifu_i0_fa_index;</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
