Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 28 17:27:23 2019
| Host         : DESKTOP-P49MTKL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_wrapper_control_sets_placed.rpt
| Design       : SPI_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |               9 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------+------------------+------------------+----------------+
|          Clock Signal          |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------+------------------+------------------+----------------+
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[3]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[5]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[1]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[0]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[2]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[7]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[4]_i_1_n_0 |                  |                1 |              1 |
|  SPI_i/SPI_Master_0/U0/spi_clk | SPI_i/SPI_Slave_0/U0/DATA[6]_i_1_n_0 |                  |                1 |              1 |
| ~SPI_i/N_Divider_0/U0/Clk_Div  |                                      | StartIn_IBUF     |                2 |              2 |
|  SPI_i/SPI_Master_0/U0/spi_clk |                                      | StartIn_IBUF     |                1 |              3 |
|  SPI_i/N_Divider_0/U0/Clk_Div  | SPI_i/SPI_Master_0/U0/count0         | StartIn_IBUF     |                2 |              4 |
|  SPI_i/clk_wiz_0/inst/clk_out1 |                                      | reset_rtl_IBUF   |                1 |              4 |
| ~SPI_i/N_Divider_0/U0/Clk_Div  | SPI_i/SPI_Master_0/U0/p_0_in         | StartIn_IBUF     |                2 |              5 |
|  SPI_i/N_Divider_0/U0/Clk_Div  |                                      | reset_rtl_IBUF   |                3 |              8 |
+--------------------------------+--------------------------------------+------------------+------------------+----------------+


