// Seed: 4198319281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  inout tri id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_21 = -1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output logic id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12
    , id_27,
    input wand id_13,
    input uwire id_14,
    input supply0 id_15,
    output logic id_16,
    input wire id_17,
    input tri0 id_18,
    output tri id_19,
    output logic id_20,
    input wand id_21,
    output logic id_22,
    input tri0 id_23,
    input uwire id_24,
    output tri0 id_25
);
  initial begin : LABEL_0
    if ({id_27++{-1}} + (1)) begin : LABEL_1
      id_9 <= id_12 * id_15;
      if (1 == 1) begin : LABEL_2
        id_22 = 1;
        id_20 <= 1;
        $clog2(15);
        ;
      end else id_16 <= id_7;
    end
    id_22 <= id_17;
    for (id_16 = id_8; id_21; ++id_11) begin : LABEL_3
      if (-1 - 1) if (1) assert ({-1 == id_15});
    end
    disable id_28;
  end
  logic [7:0] id_29;
  wire id_30;
  assign id_11 = id_30;
  pmos ("", id_17++, ~(-1'b0) + id_12);
  initial $unsigned(88);
  ;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_27,
      id_30,
      id_27,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_27,
      id_27,
      id_30,
      id_30,
      id_27,
      id_30,
      id_27,
      id_27,
      id_30,
      id_30,
      id_30
  );
  always @(1) begin : LABEL_4
    begin : LABEL_5
    end
  end
  generate
    assign id_29[1] = (-1 > id_24);
  endgenerate
endmodule
