#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Nov 24 15:09:12 2015
# Process ID: 1476
# Current directory: C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.runs/synth_1
# Command line: vivado.exe -log CONTROLLOR_VHDL.vds -mode batch -messageDb vivado.pb -notrace -source CONTROLLOR_VHDL.tcl
# Log file: C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.runs/synth_1/CONTROLLOR_VHDL.vds
# Journal file: C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CONTROLLOR_VHDL.tcl -notrace
Command: synth_design -top CONTROLLOR_VHDL -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 261.090 ; gain = 89.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CONTROLLOR_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:15]
INFO: [Synth 8-3491] module 'FILE_INPUT_VHDL' declared at 'C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:7' bound to instance 'FILE_INPUT' of component 'FILE_INPUT_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:218]
INFO: [Synth 8-638] synthesizing module 'FILE_INPUT_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:28]
INFO: [Synth 8-4471] merging register 'CMD_LINE_NO_reg[30:0]' into 'cmd_read_no_reg[30:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'FILE_INPUT_VHDL' (1#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:28]
INFO: [Synth 8-3491] module 'TEXT_INPUT_VHDL' declared at 'C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:35' bound to instance 'TEXT_INPUT' of component 'TEXT_INPUT_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:239]
INFO: [Synth 8-638] synthesizing module 'TEXT_INPUT_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'TEXT_INPUT_VHDL' (2#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/TEXT_INPUT_VHDL.vhd:45]
INFO: [Synth 8-3491] module 'STATE_CONTROLLOR_VHDL' declared at 'C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:5' bound to instance 'STATE_CONTROLLOR' of component 'STATE_CONTROLLOR_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:253]
INFO: [Synth 8-638] synthesizing module 'STATE_CONTROLLOR_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'STATE_CONTROLLOR_VHDL' (3#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:25]
INFO: [Synth 8-3491] module 'BYTE_VHDL' declared at 'C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd:5' bound to instance 'BYTE' of component 'BYTE_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:272]
INFO: [Synth 8-638] synthesizing module 'BYTE_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'BYTE_VHDL' (4#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/BYTE_VHDL.vhd:18]
INFO: [Synth 8-3491] module 'SET_VHDL' declared at 'C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd:5' bound to instance 'SET' of component 'SET_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:284]
INFO: [Synth 8-638] synthesizing module 'SET_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SET_VHDL' (5#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/SET_VHDL.vhd:20]
INFO: [Synth 8-3491] module 'RSET_VHDL' declared at 'C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd:5' bound to instance 'RSET' of component 'RSET_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:297]
INFO: [Synth 8-638] synthesizing module 'RSET_VHDL' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'RSET_VHDL' (6#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/RSET_VHDL.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CONTROLLOR_VHDL' (7#1) [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/CONTROLLOR_VHDL.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 321.145 ; gain = 149.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 321.145 ; gain = 149.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/constrs_1/new/controllor.xdc]
Finished Parsing XDC File [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/constrs_1/new/controllor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/constrs_1/new/controllor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CONTROLLOR_VHDL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CONTROLLOR_VHDL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 626.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 626.414 ; gain = 455.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 626.414 ; gain = 455.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 626.414 ; gain = 455.234
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'command_array_reg[4][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[4][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[8][save][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][id][31:0]' into 'command_array_reg[2][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][id][31:0]' into 'command_array_reg[3][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[10][option][31:0]' into 'command_array_reg[6][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][next_cmd][31:0]' into 'command_array_reg[8][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][id][31:0]' into 'command_array_reg[5][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[12][next_cmd][31:0]' into 'command_array_reg[2][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[13][id][31:0]' into 'command_array_reg[8][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[11][save][31:0]' into 'command_array_reg[15][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[9][save][31:0]' into 'command_array_reg[16][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[3][option][31:0]' into 'command_array_reg[17][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[18][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[18][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[19][id][31:0]' into 'command_array_reg[2][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][id][31:0]' into 'command_array_reg[3][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][char_first][7:0]' into 'command_array_reg[3][char_first][7:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][char_second][7:0]' into 'command_array_reg[3][char_second][7:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[20][option][31:0]' into 'command_array_reg[17][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[21][id][31:0]' into 'command_array_reg[1][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[21][next_cmd][31:0]' into 'command_array_reg[1][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[22][id][31:0]' into 'command_array_reg[5][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[23][id][31:0]' into 'command_array_reg[17][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[24][id][31:0]' into 'command_array_reg[8][next_cmd][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[25][id][31:0]' into 'command_array_reg[3][id][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[25][option][31:0]' into 'command_array_reg[1][save][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[26][char_first][7:0]' into 'command_array_reg[25][char_first][7:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[26][char_second][7:0]' into 'command_array_reg[25][char_second][7:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-4471] merging register 'command_array_reg[26][option][31:0]' into 'command_array_reg[1][save][31:0]' [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:161]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/FILE_INPUT_VHDL.vhd:301]
INFO: [Synth 8-5545] ROM "alt_stack_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_top" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BYTE_TEXT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SET_TEXT_START" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SET_OPTION" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "text_string_array_reg[1][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "text_string_array_reg[2][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "text_string_array_reg[3][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 626.414 ; gain = 455.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |CONTROLLOR_VHDL__GB0 |           1|     46691|
|2     |CONTROLLOR_VHDL__GB1 |           1|     31290|
|3     |CONTROLLOR_VHDL__GB2 |           1|       196|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   3 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 30    
	               31 Bit    Registers := 21    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 42    
	                1 Bit    Registers := 14    
+---Multipliers : 
	                 5x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 101   
	   5 Input     32 Bit        Muxes := 11    
	   7 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 1     
	   7 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 12    
	   5 Input     31 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1008  
	   3 Input      8 Bit        Muxes := 110   
	   4 Input      8 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 10    
	  30 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 137   
	   5 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CONTROLLOR_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module FILE_INPUT_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 24    
	               31 Bit    Registers := 19    
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 11    
	   7 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 1     
	   7 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 9     
	   5 Input     31 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	  30 Input      4 Bit        Muxes := 2     
	  30 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   5 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 4     
Module STATE_CONTROLLOR_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module TEXT_INPUT_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 22    
	   3 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 31    
+---Multipliers : 
	                 5x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 75    
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1008  
	   3 Input      8 Bit        Muxes := 110   
	   4 Input      8 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 92    
Module BYTE_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SET_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RSET_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 626.414 ; gain = 455.234
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[9]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "alt_stack_reg[10]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[4]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "call_stack_reg[8]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'STATE_CONTROLLOR/trg_array_reg' and it is trimmed from '16' to '15' bits. [C:/FPGAPrj/VIVADO/CONTROLLOR/CONTROLLOR.srcs/sources_1/imports/CONTROLLOR/STATE_CONTROLLOR_VHDL.vhd:43]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 626.414 ; gain = 455.234
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 626.414 ; gain = 455.234

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |CONTROLLOR_VHDL__GB0 |           1|     40635|
|2     |CONTROLLOR_VHDL__GB1 |           1|     31622|
|3     |CONTROLLOR_VHDL__GB2 |           1|       196|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][0] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][0] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][0] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][0] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][0] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][2] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][2] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][2] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][2] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][2] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][1] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][1] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][1] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][1] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][1] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][3] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][3] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][3] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][3] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][3] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][4] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][4] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][4] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][4] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][4] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][5] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][5] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][5] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][5] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][5] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][6] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][6] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][6] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][6] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][6] ' (FDSE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][0] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][7] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][7] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][7] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][7] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][7] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][8] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][8] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][8] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][8] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][8] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][9] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][9] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][9] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][9] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][9] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][10] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][10] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][10] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][10] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][10] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][11] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][11] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][11] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][11] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][11] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][12] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][12] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][12] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][12] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][12] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][13] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][13] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][13] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][13] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][13] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][14] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][14] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][14] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][14] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][14] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][15] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][15] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][15] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][15] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][15] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][16] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][16] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][16] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][16] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][16] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][17] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][17] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][17] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][17] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][17] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][18] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][18] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][18] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][18] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][18] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[21][save][19] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[19][save][19] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[18][save][19] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[4][save][19] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Synth 8-3886] merging instance 'i_0/FILE_INPUT/\command_array_reg[2][save][19] ' (FDRE) to 'i_0/FILE_INPUT/\command_array_reg[10][char_second][4] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/FILE_INPUT/\command_array_reg[3][char_first][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/FILE_INPUT/\command_array_reg[1][id][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/FILE_INPUT/\ID_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/FILE_INPUT/\call_stack_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/FILE_INPUT/\SET_OPTION_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/FILE_INPUT/\SET_TEXT_START_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/FILE_INPUT/\SET_TEXT_START_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/FILE_INPUT/\BYTE_TEXT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/FILE_INPUT/\BYTE_TEXT_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][31] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][30] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][29] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][28] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][27] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][26] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][25] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][24] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][23] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][22] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][21] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][20] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][19] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][18] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][17] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][16] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][15] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][14] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][13] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][12] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][11] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][10] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][9] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][8] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][7] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[1][5] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][30] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][29] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][28] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][27] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][26] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][25] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][24] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][23] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][22] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][21] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][20] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][19] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][18] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][17] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][16] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][15] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][14] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][13] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][12] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][11] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][10] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][9] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][8] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][7] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][6] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[2][5] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][30] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][29] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][28] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][27] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][26] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][25] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][24] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][23] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][22] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][21] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][20] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][19] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][18] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][17] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][16] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][15] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][14] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][13] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][12] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][11] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][10] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][9] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][8] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][7] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][6] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[3][5] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][30] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][29] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][28] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][27] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][26] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][25] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][24] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][23] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][22] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][21] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][20] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][19] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][18] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][17] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][16] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][15] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][14] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][13] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][12] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][11] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][10] ) is unused and will be removed from module FILE_INPUT_VHDL.
WARNING: [Synth 8-3332] Sequential element (\call_stack_reg[4][9] ) is unused and will be removed from module FILE_INPUT_VHDL.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/FILE_INPUT/\SET_TEXT_SECOND_reg[5] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 692.453 ; gain = 521.273
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 692.453 ; gain = 521.273

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |CONTROLLOR_VHDL__GB0 |           1|      1359|
|2     |CONTROLLOR_VHDL__GB1 |           1|     10728|
|3     |CONTROLLOR_VHDL__GB2 |           1|        97|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 731.301 ; gain = 560.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:34 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:02:22 ; elapsed = 00:02:34 . Memory (MB): peak = 878.566 ; gain = 707.387

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |CONTROLLOR_VHDL__GB0 |           1|      1359|
|2     |CONTROLLOR_VHDL__GB1 |           1|     10552|
|3     |CONTROLLOR_VHDL__GB2 |           1|        97|
+------+---------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:22 ; elapsed = 00:02:34 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TEXT_INPUT/CHAR_OUT_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:42 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:02:42 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:43 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:02:43 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   468|
|3     |LUT1   |   315|
|4     |LUT2   |   575|
|5     |LUT3   |   673|
|6     |LUT4   |   576|
|7     |LUT5   |   825|
|8     |LUT6   |  1416|
|9     |FDRE   |   529|
|10    |IBUF   |     1|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |  5380|
|2     |  BYTE             |BYTE_VHDL             |   159|
|3     |  FILE_INPUT       |FILE_INPUT_VHDL       |   751|
|4     |  RSET             |RSET_VHDL             |    72|
|5     |  SET              |SET_VHDL              |   757|
|6     |  STATE_CONTROLLOR |STATE_CONTROLLOR_VHDL |    24|
|7     |  TEXT_INPUT       |TEXT_INPUT_VHDL       |  3466|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 878.566 ; gain = 707.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1506 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:11 ; elapsed = 00:02:31 . Memory (MB): peak = 878.566 ; gain = 382.258
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 878.566 ; gain = 707.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 34 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
280 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:44 . Memory (MB): peak = 878.566 ; gain = 691.664
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 878.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 15:12:01 2015...
