#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x56018abc6140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x56018ac222a0_0 .var/i "__vunit_check_count", 31 0;
v0x56018abfa5f0_0 .var/str "__vunit_current_test";
v0x56018abfacf0_0 .var/i "__vunit_fail_count", 31 0;
v0x56018abfb8c0_0 .var/i "__vunit_test_done", 31 0;
S_0x56018abc69d0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x56018abc6140;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x56018ac222a0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x56018abfacf0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x56018ab690b0 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x56018abc6140;
 .timescale 0 0;
v0x56018abcc120_0 .var/i "failed", 31 0;
v0x56018ac20520_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x56018ac20520_0, 0, 32;
    %load/vec4 v0x56018ac20520_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x56018abcc120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x56018ac20520_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x56018ac20520_0 {0 0 0};
T_1.2 ;
    %end;
S_0x56018abc5960 .scope module, "async_fifo_reset_sync_tb" "async_fifo_reset_sync_tb" 4 16;
 .timescale -12 -12;
P_0x56018abd0190 .param/l "ADDR_WIDTH" 1 4 20, +C4<00000000000000000000000000000100>;
P_0x56018abd01d0 .param/l "DATA_WIDTH" 1 4 19, +C4<00000000000000000000000000001000>;
P_0x56018abd0210 .param/l "DEPTH" 1 4 21, +C4<00000000000000000000000000010000>;
v0x56018ac5bfd0_0 .net "empty", 0 0, L_0x56018ac5ce90;  1 drivers
v0x56018ac5c0c0_0 .var/i "errors", 31 0;
v0x56018ac5c180_0 .net "full", 0 0, L_0x56018ac6e590;  1 drivers
v0x56018ac5c280_0 .net "has_data", 0 0, L_0x56018ac5d1a0;  1 drivers
v0x56018ac5c350_0 .var "rd_clk", 0 0;
v0x56018ac5c490_0 .net "rd_data", 7 0, v0x56018ac59530_0;  1 drivers
v0x56018ac5c530_0 .var "rd_en", 0 0;
v0x56018ac5c5d0_0 .var "rst", 0 0;
v0x56018ac5c670_0 .var "wr_clk", 0 0;
v0x56018ac5c7a0_0 .var "wr_data", 7 0;
v0x56018ac5c840_0 .var "wr_en", 0 0;
S_0x56018ac43860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 111, 4 111 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac052c0_0 .var/2s "i", 31 0;
S_0x56018ac43ac0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 198, 4 198 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac43cc0_0 .var/2s "i", 31 0;
S_0x56018ac43da0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 287, 4 287 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac442a0_0 .var/2s "pulse", 31 0;
E_0x56018ab4faa0 .event posedge, v0x56018ac46650_0;
S_0x56018ac43fa0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 291, 4 291 0, S_0x56018ac43da0;
 .timescale -12 -12;
v0x56018ac441a0_0 .var/2s "i", 31 0;
S_0x56018ac443a0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 327, 4 327 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac44580_0 .var/2s "i", 31 0;
S_0x56018ac44680 .scope begin, "$unm_blk_71" "$unm_blk_71" 4 230, 4 230 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac448f0_0 .var/i "rd_rst_cycles", 31 0;
v0x56018ac449f0_0 .var/i "wr_rst_cycles", 31 0;
E_0x56018ab51570 .event posedge, v0x56018ac45cb0_0;
S_0x56018ac44ad0 .scope begin, "$unm_blk_98" "$unm_blk_98" 4 379, 4 379 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac45290_0 .var "read_val", 7 0;
S_0x56018ac44cb0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 393, 4 393 0, S_0x56018ac44ad0;
 .timescale -12 -12;
v0x56018ac44eb0_0 .var/2s "i", 31 0;
S_0x56018ac44fb0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 401, 4 401 0, S_0x56018ac44ad0;
 .timescale -12 -12;
v0x56018ac451b0_0 .var/2s "i", 31 0;
S_0x56018ac45390 .scope module, "DUT" "async_fifo" 4 45, 5 11 0, S_0x56018abc5960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x56018abd13e0 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x56018abd1420 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x56018abd1460 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x56018abd14a0 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x56018abd14e0 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x56018ac22100 .functor NOT 1, v0x56018ac59d90_0, C4<0>, C4<0>, C4<0>;
L_0x56018ac6d8f0 .functor XOR 1, L_0x56018ac6de30, L_0x56018ac6df60, C4<0>, C4<0>;
L_0x56018abfa450 .functor AND 1, L_0x56018ac6dc60, L_0x56018ac6d8f0, C4<1>, C4<1>;
L_0x56018abfab90 .functor OR 1, v0x56018ac48fd0_0, v0x56018ac5ab40_0, C4<0>, C4<0>;
L_0x56018abfb210 .functor NOT 1, L_0x56018ac6e190, C4<0>, C4<0>, C4<0>;
L_0x56018ac05120 .functor AND 1, v0x56018ac5c840_0, L_0x56018abfb210, C4<1>, C4<1>;
L_0x56018ac6ea00 .functor AND 1, v0x56018ac5c530_0, L_0x56018ac6e960, C4<1>, C4<1>;
L_0x7fb0bfd84018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56018ac47570_0 .net/2u *"_ivl_10", 0 0, L_0x7fb0bfd84018;  1 drivers
v0x56018ac47670_0 .net *"_ivl_14", 0 0, L_0x56018ac5d060;  1 drivers
L_0x7fb0bfd84060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56018ac47730_0 .net/2u *"_ivl_16", 0 0, L_0x7fb0bfd84060;  1 drivers
v0x56018ac47820_0 .net *"_ivl_18", 0 0, L_0x56018ac22100;  1 drivers
L_0x7fb0bfd840a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x56018ac47900_0 .net/2u *"_ivl_24", 31 0, L_0x7fb0bfd840a8;  1 drivers
L_0x7fb0bfd840f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56018ac47a30_0 .net/2u *"_ivl_26", 0 0, L_0x7fb0bfd840f0;  1 drivers
v0x56018ac47b10_0 .net *"_ivl_28", 5 0, L_0x56018ac6d4d0;  1 drivers
v0x56018ac47bf0_0 .net *"_ivl_30", 31 0, L_0x56018ac6d670;  1 drivers
L_0x7fb0bfd84138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56018ac47cd0_0 .net *"_ivl_33", 25 0, L_0x7fb0bfd84138;  1 drivers
v0x56018ac47db0_0 .net *"_ivl_34", 31 0, L_0x56018ac6d7b0;  1 drivers
v0x56018ac47e90_0 .net *"_ivl_39", 3 0, L_0x56018ac6da50;  1 drivers
v0x56018ac47f70_0 .net *"_ivl_41", 3 0, L_0x56018ac6db70;  1 drivers
v0x56018ac48050_0 .net *"_ivl_42", 0 0, L_0x56018ac6dc60;  1 drivers
v0x56018ac48110_0 .net *"_ivl_45", 0 0, L_0x56018ac6de30;  1 drivers
v0x56018ac481f0_0 .net *"_ivl_47", 0 0, L_0x56018ac6df60;  1 drivers
v0x56018ac482d0_0 .net *"_ivl_48", 0 0, L_0x56018ac6d8f0;  1 drivers
v0x56018ac48390_0 .net *"_ivl_51", 0 0, L_0x56018abfa450;  1 drivers
L_0x7fb0bfd84180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56018ac48450_0 .net/2u *"_ivl_52", 0 0, L_0x7fb0bfd84180;  1 drivers
L_0x7fb0bfd841c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56018ac48530_0 .net/2u *"_ivl_54", 0 0, L_0x7fb0bfd841c8;  1 drivers
v0x56018ac48610_0 .net *"_ivl_58", 31 0, L_0x56018ac6e320;  1 drivers
L_0x7fb0bfd84210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56018ac486f0_0 .net *"_ivl_61", 25 0, L_0x7fb0bfd84210;  1 drivers
L_0x7fb0bfd84258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56018ac487d0_0 .net/2u *"_ivl_62", 31 0, L_0x7fb0bfd84258;  1 drivers
v0x56018ac488b0_0 .net *"_ivl_64", 0 0, L_0x56018ac6e000;  1 drivers
L_0x7fb0bfd842a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56018ac48970_0 .net/2u *"_ivl_66", 0 0, L_0x7fb0bfd842a0;  1 drivers
v0x56018ac48a50_0 .net *"_ivl_68", 0 0, L_0x56018abfab90;  1 drivers
v0x56018ac48b30_0 .net *"_ivl_72", 0 0, L_0x56018abfb210;  1 drivers
v0x56018ac48c10_0 .net *"_ivl_77", 0 0, L_0x56018ac6e960;  1 drivers
v0x56018ac48cd0_0 .net *"_ivl_8", 0 0, L_0x56018ac5cd40;  1 drivers
v0x56018ac48d90_0 .net "empty", 0 0, L_0x56018ac5ce90;  alias, 1 drivers
v0x56018ac48e50_0 .net "full", 0 0, L_0x56018ac6e590;  alias, 1 drivers
v0x56018ac48f10_0 .net "full_i", 0 0, L_0x56018ac6e190;  1 drivers
v0x56018ac48fd0_0 .var "full_reg", 0 0;
v0x56018ac49090_0 .net "has_data", 0 0, L_0x56018ac5d1a0;  alias, 1 drivers
v0x56018ac49150_0 .net "occup", 4 0, L_0x56018ac5d3d0;  1 drivers
v0x56018ac49230 .array "ram", 0 15, 7 0;
v0x56018ac59490_0 .net "rd_clk", 0 0, v0x56018ac5c350_0;  1 drivers
v0x56018ac59530_0 .var "rd_data", 7 0;
v0x56018ac595f0_0 .net "rd_en", 0 0, v0x56018ac5c530_0;  1 drivers
v0x56018ac596b0_0 .net "rd_en_i", 0 0, L_0x56018ac6ea00;  1 drivers
v0x56018ac59770_0 .var "rd_ptr", 4 0;
v0x56018ac59850_0 .net "rd_ptr_dec", 4 0, L_0x56018ac5cc10;  1 drivers
v0x56018ac59930_0 .net "rd_ptr_gray", 4 0, L_0x56018ac5ca10;  1 drivers
v0x56018ac59a10_0 .var "rd_ptr_gray_r", 4 0;
v0x56018ac59af0_0 .var "rd_ptr_s1", 4 0;
v0x56018ac59bd0_0 .var "rd_ptr_s2", 4 0;
v0x56018ac59cb0_0 .var "rd_ptr_sync", 4 0;
v0x56018ac59d90_0 .var "rd_rst", 0 0;
v0x56018ac59e50_0 .var "rd_rst_cnt", 2 0;
v0x56018ac59f30_0 .net "rst", 0 0, v0x56018ac5c5d0_0;  1 drivers
v0x56018ac59fd0_0 .net "rst_sr", 0 0, v0x56018ac45e70_0;  1 drivers
v0x56018ac5a0a0_0 .net "rst_sw", 0 0, v0x56018ac46840_0;  1 drivers
v0x56018ac5a170_0 .net "space", 5 0, L_0x56018ac6d960;  1 drivers
v0x56018ac5a210_0 .net "wr_clk", 0 0, v0x56018ac5c670_0;  1 drivers
v0x56018ac5a2e0_0 .net "wr_data", 7 0, v0x56018ac5c7a0_0;  1 drivers
v0x56018ac5a3a0_0 .net "wr_en", 0 0, v0x56018ac5c840_0;  1 drivers
v0x56018ac5a460_0 .net "wr_en_i", 0 0, L_0x56018ac05120;  1 drivers
v0x56018ac5a520_0 .var "wr_ptr", 4 0;
v0x56018ac5a600_0 .net "wr_ptr_dec", 4 0, L_0x56018ac5cb10;  1 drivers
v0x56018ac5a6e0_0 .net "wr_ptr_gray", 4 0, L_0x56018ac5c910;  1 drivers
v0x56018ac5a7c0_0 .var "wr_ptr_gray_r", 4 0;
v0x56018ac5a8a0_0 .var "wr_ptr_s1", 4 0;
v0x56018ac5a980_0 .var "wr_ptr_s2", 4 0;
v0x56018ac5aa60_0 .var "wr_ptr_sync", 4 0;
v0x56018ac5ab40_0 .var "wr_rst", 0 0;
v0x56018ac5ac00_0 .var "wr_rst_cnt", 2 0;
L_0x56018ac5c910 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.binary2gray, 5, v0x56018ac5a520_0 (v0x56018ac46fd0_0) S_0x56018ac46c30;
L_0x56018ac5ca10 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.binary2gray, 5, v0x56018ac59770_0 (v0x56018ac46fd0_0) S_0x56018ac46c30;
L_0x56018ac5cb10 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.gray2binary, 5, v0x56018ac5a980_0 (v0x56018ac47480_0) S_0x56018ac470c0;
L_0x56018ac5cc10 .ufunc/vec4 TD_async_fifo_reset_sync_tb.DUT.gray2binary, 5, v0x56018ac59bd0_0 (v0x56018ac47480_0) S_0x56018ac470c0;
L_0x56018ac5cd40 .cmp/eq 5, v0x56018ac59770_0, v0x56018ac5aa60_0;
L_0x56018ac5ce90 .functor MUXZ 1, v0x56018ac59d90_0, L_0x7fb0bfd84018, L_0x56018ac5cd40, C4<>;
L_0x56018ac5d060 .cmp/eq 5, v0x56018ac59770_0, v0x56018ac5aa60_0;
L_0x56018ac5d1a0 .functor MUXZ 1, L_0x56018ac22100, L_0x7fb0bfd84060, L_0x56018ac5d060, C4<>;
L_0x56018ac5d3d0 .arith/sub 5, v0x56018ac5a520_0, v0x56018ac59cb0_0;
L_0x56018ac6d4d0 .concat [ 5 1 0 0], L_0x56018ac5d3d0, L_0x7fb0bfd840f0;
L_0x56018ac6d670 .concat [ 6 26 0 0], L_0x56018ac6d4d0, L_0x7fb0bfd84138;
L_0x56018ac6d7b0 .arith/sub 32, L_0x7fb0bfd840a8, L_0x56018ac6d670;
L_0x56018ac6d960 .part L_0x56018ac6d7b0, 0, 6;
L_0x56018ac6da50 .part v0x56018ac5a520_0, 0, 4;
L_0x56018ac6db70 .part v0x56018ac59cb0_0, 0, 4;
L_0x56018ac6dc60 .cmp/eq 4, L_0x56018ac6da50, L_0x56018ac6db70;
L_0x56018ac6de30 .part v0x56018ac5a520_0, 4, 1;
L_0x56018ac6df60 .part v0x56018ac59cb0_0, 4, 1;
L_0x56018ac6e190 .functor MUXZ 1, L_0x7fb0bfd841c8, L_0x7fb0bfd84180, L_0x56018abfa450, C4<>;
L_0x56018ac6e320 .concat [ 6 26 0 0], L_0x56018ac6d960, L_0x7fb0bfd84210;
L_0x56018ac6e000 .cmp/ge 32, L_0x7fb0bfd84258, L_0x56018ac6e320;
L_0x56018ac6e590 .functor MUXZ 1, L_0x56018abfab90, L_0x7fb0bfd842a0, L_0x56018ac6e000, C4<>;
L_0x56018ac6e960 .reduce/nor L_0x56018ac5ce90;
S_0x56018ac458b0 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x56018ac45390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56018abca460 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56018abca4a0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56018ac45cb0_0 .net "clk", 0 0, v0x56018ac5c350_0;  alias, 1 drivers
v0x56018ac45d90_0 .net "din", 0 0, v0x56018ac5c5d0_0;  alias, 1 drivers
v0x56018ac45e70_0 .var "dout", 0 0;
v0x56018ac45f60_0 .net "rst", 0 0, v0x56018ac5c5d0_0;  alias, 1 drivers
v0x56018ac46030_0 .var "sync_r1", 0 0;
v0x56018ac46140_0 .var "sync_r2", 0 0;
E_0x56018ab50fe0 .event posedge, v0x56018ac45d90_0, v0x56018ac45cb0_0;
S_0x56018ac462a0 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x56018ac45390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56018ac45b00 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56018ac45b40 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56018ac46650_0 .net "clk", 0 0, v0x56018ac5c670_0;  alias, 1 drivers
v0x56018ac46730_0 .net "din", 0 0, v0x56018ac5c5d0_0;  alias, 1 drivers
v0x56018ac46840_0 .var "dout", 0 0;
v0x56018ac46900_0 .net "rst", 0 0, v0x56018ac5c5d0_0;  alias, 1 drivers
v0x56018ac469a0_0 .var "sync_r1", 0 0;
v0x56018ac46ad0_0 .var "sync_r2", 0 0;
E_0x56018ab51fd0 .event posedge, v0x56018ac45d90_0, v0x56018ac46650_0;
S_0x56018ac46c30 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x56018ac45390;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x56018ac46c30
v0x56018ac46ef0_0 .var/i "i", 31 0;
v0x56018ac46fd0_0 .var "input_value", 4 0;
TD_async_fifo_reset_sync_tb.DUT.binary2gray ;
    %load/vec4 v0x56018ac46fd0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac46ef0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x56018ac46ef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x56018ac46fd0_0;
    %load/vec4 v0x56018ac46ef0_0;
    %part/s 1;
    %load/vec4 v0x56018ac46fd0_0;
    %load/vec4 v0x56018ac46ef0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x56018ac46ef0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x56018ac46ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac46ef0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x56018ac470c0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x56018ac45390;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x56018ac470c0
v0x56018ac473a0_0 .var/i "i", 31 0;
v0x56018ac47480_0 .var "input_value", 4 0;
TD_async_fifo_reset_sync_tb.DUT.gray2binary ;
    %load/vec4 v0x56018ac47480_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56018ac473a0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x56018ac473a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x56018ac47480_0;
    %load/vec4 v0x56018ac473a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x56018ac473a0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x56018ac473a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x56018ac473a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56018ac473a0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x56018ac5b290 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 413, 4 413 0, S_0x56018abc5960;
 .timescale -12 -12;
S_0x56018ac5b420 .scope begin, "completion_thread" "completion_thread" 4 428, 4 428 0, S_0x56018ac5b290;
 .timescale -12 -12;
E_0x56018ab53ba0 .event anyedge, v0x56018abfb8c0_0;
S_0x56018ac5b610 .scope begin, "timeout_thread" "timeout_thread" 4 415, 4 415 0, S_0x56018ac5b290;
 .timescale -12 -12;
S_0x56018ac5b810 .scope autotask, "read_data" "read_data" 4 68, 4 68 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac5ba80_0 .var "data", 7 0;
TD_async_fifo_reset_sync_tb.read_data ;
    %wait E_0x56018ab51570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %wait E_0x56018ab51570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %wait E_0x56018ab51570;
    %load/vec4 v0x56018ac5c490_0;
    %store/vec4 v0x56018ac5ba80_0, 0, 8;
    %end;
S_0x56018ac5bb60 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 78, 4 78 0, S_0x56018abc5960;
 .timescale -12 -12;
TD_async_fifo_reset_sync_tb.wait_reset_complete ;
    %fork t_1, S_0x56018ac5bb60;
    %fork t_2, S_0x56018ac5bb60;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_5.10 ;
    %load/vec4 v0x56018ac5ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz T_5.11, 8;
    %wait E_0x56018ab4faa0;
    %jmp T_5.10;
T_5.11 ;
    %end;
t_2 ;
T_5.12 ;
    %load/vec4 v0x56018ac59d90_0;
    %flag_set/vec4 8;
    %jmp/0xz T_5.13, 8;
    %wait E_0x56018ab51570;
    %jmp T_5.12;
T_5.13 ;
    %end;
    .scope S_0x56018ac5bb60;
t_0 ;
    %pushi/vec4 5, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %end;
S_0x56018ac5bcf0 .scope autotask, "write_data" "write_data" 4 59, 4 59 0, S_0x56018abc5960;
 .timescale -12 -12;
v0x56018ac5bed0_0 .var "data", 7 0;
TD_async_fifo_reset_sync_tb.write_data ;
    %wait E_0x56018ab4faa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %load/vec4 v0x56018ac5bed0_0;
    %assign/vec4 v0x56018ac5c7a0_0, 0;
    %wait E_0x56018ab4faa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %end;
    .scope S_0x56018abc6140;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018abfb8c0_0, 0, 32;
    %pushi/str "";
    %store/str v0x56018abfa5f0_0;
    %end;
    .thread T_7, $init;
    .scope S_0x56018ac462a0;
T_8 ;
    %wait E_0x56018ab51fd0;
    %load/vec4 v0x56018ac46900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac469a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac46ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac46840_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56018ac46730_0;
    %assign/vec4 v0x56018ac469a0_0, 0;
    %load/vec4 v0x56018ac469a0_0;
    %assign/vec4 v0x56018ac46ad0_0, 0;
    %load/vec4 v0x56018ac46ad0_0;
    %assign/vec4 v0x56018ac46840_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56018ac458b0;
T_9 ;
    %wait E_0x56018ab50fe0;
    %load/vec4 v0x56018ac45f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac46030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac46140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac45e70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56018ac45d90_0;
    %assign/vec4 v0x56018ac46030_0, 0;
    %load/vec4 v0x56018ac46030_0;
    %assign/vec4 v0x56018ac46140_0, 0;
    %load/vec4 v0x56018ac46140_0;
    %assign/vec4 v0x56018ac45e70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56018ac45390;
T_10 ;
    %wait E_0x56018ab51570;
    %load/vec4 v0x56018ac59d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac5a8a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac5a980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac5aa60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac59a10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56018ac59930_0;
    %assign/vec4 v0x56018ac59a10_0, 0;
    %load/vec4 v0x56018ac5a7c0_0;
    %assign/vec4 v0x56018ac5a8a0_0, 0;
    %load/vec4 v0x56018ac5a8a0_0;
    %assign/vec4 v0x56018ac5a980_0, 0;
    %load/vec4 v0x56018ac5a600_0;
    %assign/vec4 v0x56018ac5aa60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56018ac45390;
T_11 ;
    %wait E_0x56018ab4faa0;
    %load/vec4 v0x56018ac5ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac59af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac59bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac59cb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac5a7c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56018ac5a6e0_0;
    %assign/vec4 v0x56018ac5a7c0_0, 0;
    %load/vec4 v0x56018ac59a10_0;
    %assign/vec4 v0x56018ac59af0_0, 0;
    %load/vec4 v0x56018ac59af0_0;
    %assign/vec4 v0x56018ac59bd0_0, 0;
    %load/vec4 v0x56018ac59850_0;
    %assign/vec4 v0x56018ac59cb0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56018ac45390;
T_12 ;
    %wait E_0x56018ab4faa0;
    %load/vec4 v0x56018ac5ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac48fd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac48fd0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56018ac45390;
T_13 ;
    %wait E_0x56018ab4faa0;
    %load/vec4 v0x56018ac5a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56018ac5ac00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5ab40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56018ac5ac00_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x56018ac5ac00_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56018ac5ac00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5ab40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5ab40_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56018ac45390;
T_14 ;
    %wait E_0x56018ab4faa0;
    %load/vec4 v0x56018ac5ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac5a520_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56018ac5a3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x56018ac48f10_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x56018ac5a520_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56018ac5a520_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56018ac45390;
T_15 ;
    %wait E_0x56018ab4faa0;
    %load/vec4 v0x56018ac5a460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x56018ac5a2e0_0;
    %load/vec4 v0x56018ac5a520_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56018ac49230, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56018ac45390;
T_16 ;
    %wait E_0x56018ab51570;
    %load/vec4 v0x56018ac59fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56018ac59e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac59d90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56018ac59e50_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x56018ac59e50_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56018ac59e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac59d90_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac59d90_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56018ac45390;
T_17 ;
    %wait E_0x56018ab51570;
    %load/vec4 v0x56018ac59d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56018ac59770_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56018ac595f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x56018ac48d90_0;
    %nor/r;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x56018ac59770_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56018ac59770_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56018ac45390;
T_18 ;
    %wait E_0x56018ab51570;
    %load/vec4 v0x56018ac596b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x56018ac59770_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56018ac49230, 4;
    %assign/vec4 v0x56018ac59530_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56018abc5960;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56018ac5c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56018ac5c350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac5c0c0_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0x56018abc5960;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v0x56018ac5c670_0;
    %nor/r;
    %assign/vec4 v0x56018ac5c670_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56018abc5960;
T_21 ;
    %delay 10000, 0;
    %load/vec4 v0x56018ac5c350_0;
    %nor/r;
    %assign/vec4 v0x56018ac5c350_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56018abc5960;
T_22 ;
    %pushi/str "Reset-Clears-Data";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 99 "$display", "\000" {0 0 0};
    %vpi_call/w 4 100 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 101 "$display", "  TEST CASE: %s", "Reset-Clears-Data" {0 0 0};
    %vpi_call/w 4 102 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 103 "$display", "\000" {0 0 0};
    %vpi_call/w 4 98 "$display", "Testing: Assert reset while FIFO contains data" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56018ac5c7a0_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %fork t_4, S_0x56018ac43860;
    %jmp t_3;
    .scope S_0x56018ac43860;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac052c0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x56018ac052c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.3, 5;
    %alloc S_0x56018ac5bcf0;
    %load/vec4 v0x56018ac052c0_0;
    %pad/s 8;
    %store/vec4 v0x56018ac5bed0_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x56018ac5bcf0;
    %join;
    %free S_0x56018ac5bcf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac052c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac052c0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %end;
    .scope S_0x56018abc5960;
t_3 %join;
    %pushi/vec4 5, 0, 32;
T_22.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.5, 5;
    %jmp/1 T_22.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.4;
T_22.5 ;
    %pop/vec4 1;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5c280_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.6, 6;
    %vpi_call/w 4 121 "$display", "\000" {0 0 0};
    %vpi_call/w 4 122 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 123 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000001110101 {0 0 0};
    %vpi_call/w 4 124 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 125 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5c280_0, v0x56018ac5c280_0 {0 0 0};
    %vpi_call/w 4 126 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 127 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5bfd0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_22.8, 6;
    %vpi_call/w 4 122 "$display", "\000" {0 0 0};
    %vpi_call/w 4 123 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 124 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000001110110 {0 0 0};
    %vpi_call/w 4 125 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 126 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5bfd0_0, v0x56018ac5bfd0_0 {0 0 0};
    %vpi_call/w 4 127 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 128 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.8 ;
    %vpi_call/w 4 121 "$display", "  Asserting reset with data in FIFO" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 10, 0, 32;
T_22.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.11, 5;
    %jmp/1 T_22.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.10;
T_22.11 ;
    %pop/vec4 1;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5c180_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.12, 6;
    %vpi_call/w 4 130 "$display", "\000" {0 0 0};
    %vpi_call/w 4 131 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 132 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000001111110 {0 0 0};
    %vpi_call/w 4 133 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 134 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5c180_0, v0x56018ac5c180_0 {0 0 0};
    %vpi_call/w 4 135 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 136 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %pushi/vec4 5, 0, 32;
T_22.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.15, 5;
    %jmp/1 T_22.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.14;
T_22.15 ;
    %pop/vec4 1;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5bfd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.16, 6;
    %vpi_call/w 4 138 "$display", "\000" {0 0 0};
    %vpi_call/w 4 139 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 140 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010000110 {0 0 0};
    %vpi_call/w 4 141 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 142 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5bfd0_0, v0x56018ac5bfd0_0 {0 0 0};
    %vpi_call/w 4 143 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 144 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.16 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5c280_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_22.18, 6;
    %vpi_call/w 4 139 "$display", "\000" {0 0 0};
    %vpi_call/w 4 140 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 141 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010000111 {0 0 0};
    %vpi_call/w 4 142 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 143 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5c280_0, v0x56018ac5c280_0 {0 0 0};
    %vpi_call/w 4 144 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 145 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.18 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5a520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.20, 6;
    %vpi_call/w 4 142 "$display", "\000" {0 0 0};
    %vpi_call/w 4 143 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 144 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010001010 {0 0 0};
    %vpi_call/w 4 145 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 146 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5a520_0, v0x56018ac5a520_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 148 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.20 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac59770_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.22, 6;
    %vpi_call/w 4 143 "$display", "\000" {0 0 0};
    %vpi_call/w 4 144 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 145 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010001011 {0 0 0};
    %vpi_call/w 4 146 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "  Expected: %0d (0x%0h)", v0x56018ac59770_0, v0x56018ac59770_0 {0 0 0};
    %vpi_call/w 4 148 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 149 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.22 ;
    %vpi_call/w 4 141 "$display", "  PASS: Reset cleared FIFO data" {0 0 0};
    %pushi/str "Reset-During-Write";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 149 "$display", "\000" {0 0 0};
    %vpi_call/w 4 150 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 151 "$display", "  TEST CASE: %s", "Reset-During-Write" {0 0 0};
    %vpi_call/w 4 152 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 153 "$display", "\000" {0 0 0};
    %vpi_call/w 4 148 "$display", "Testing: Assert reset during active write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.25, 5;
    %jmp/1 T_22.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.24;
T_22.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x56018ac5c7a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_22.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.27, 5;
    %jmp/1 T_22.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.26;
T_22.27 ;
    %pop/vec4 1;
    %vpi_call/w 4 165 "$display", "  Asserting reset during write" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 5, 0, 32;
T_22.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.29, 5;
    %jmp/1 T_22.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.28;
T_22.29 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 10, 0, 32;
T_22.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.31, 5;
    %jmp/1 T_22.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.30;
T_22.31 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5a520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.32, 6;
    %vpi_call/w 4 180 "$display", "\000" {0 0 0};
    %vpi_call/w 4 181 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 182 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010110000 {0 0 0};
    %vpi_call/w 4 183 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 184 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5a520_0, v0x56018ac5a520_0 {0 0 0};
    %vpi_call/w 4 185 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 186 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.32 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac59770_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.34, 6;
    %vpi_call/w 4 181 "$display", "\000" {0 0 0};
    %vpi_call/w 4 182 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 183 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010110001 {0 0 0};
    %vpi_call/w 4 184 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 185 "$display", "  Expected: %0d (0x%0h)", v0x56018ac59770_0, v0x56018ac59770_0 {0 0 0};
    %vpi_call/w 4 186 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 187 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.34 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5bfd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.36, 6;
    %vpi_call/w 4 182 "$display", "\000" {0 0 0};
    %vpi_call/w 4 183 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 184 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000010110010 {0 0 0};
    %vpi_call/w 4 185 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 186 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5bfd0_0, v0x56018ac5bfd0_0 {0 0 0};
    %vpi_call/w 4 187 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 188 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.36 ;
    %vpi_call/w 4 180 "$display", "  PASS: Reset during write handled correctly" {0 0 0};
    %pushi/str "Reset-During-Read";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 188 "$display", "\000" {0 0 0};
    %vpi_call/w 4 189 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 190 "$display", "  TEST CASE: %s", "Reset-During-Read" {0 0 0};
    %vpi_call/w 4 191 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 192 "$display", "\000" {0 0 0};
    %vpi_call/w 4 187 "$display", "Testing: Assert reset during active read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.39, 5;
    %jmp/1 T_22.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.38;
T_22.39 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %fork t_6, S_0x56018ac43ac0;
    %jmp t_5;
    .scope S_0x56018ac43ac0;
t_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac43cc0_0, 0, 32;
T_22.40 ;
    %load/vec4 v0x56018ac43cc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.41, 5;
    %alloc S_0x56018ac5bcf0;
    %load/vec4 v0x56018ac43cc0_0;
    %pad/s 8;
    %store/vec4 v0x56018ac5bed0_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x56018ac5bcf0;
    %join;
    %free S_0x56018ac5bcf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac43cc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac43cc0_0, 0, 32;
    %jmp T_22.40;
T_22.41 ;
    %end;
    .scope S_0x56018abc5960;
t_5 %join;
    %pushi/vec4 5, 0, 32;
T_22.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.43, 5;
    %jmp/1 T_22.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.42;
T_22.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 3, 0, 32;
T_22.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.45, 5;
    %jmp/1 T_22.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.44;
T_22.45 ;
    %pop/vec4 1;
    %vpi_call/w 4 210 "$display", "  Asserting reset during read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 5, 0, 32;
T_22.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.47, 5;
    %jmp/1 T_22.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.46;
T_22.47 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 10, 0, 32;
T_22.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.49, 5;
    %jmp/1 T_22.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.48;
T_22.49 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5a520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.50, 6;
    %vpi_call/w 4 225 "$display", "\000" {0 0 0};
    %vpi_call/w 4 226 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 227 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000011011101 {0 0 0};
    %vpi_call/w 4 228 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 229 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5a520_0, v0x56018ac5a520_0 {0 0 0};
    %vpi_call/w 4 230 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 231 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.50 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac59770_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.52, 6;
    %vpi_call/w 4 226 "$display", "\000" {0 0 0};
    %vpi_call/w 4 227 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 228 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000011011110 {0 0 0};
    %vpi_call/w 4 229 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 230 "$display", "  Expected: %0d (0x%0h)", v0x56018ac59770_0, v0x56018ac59770_0 {0 0 0};
    %vpi_call/w 4 231 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 232 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.52 ;
    %vpi_call/w 4 224 "$display", "  PASS: Reset during read handled correctly" {0 0 0};
    %pushi/str "Reset-Release-Timing";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 232 "$display", "\000" {0 0 0};
    %vpi_call/w 4 233 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 234 "$display", "  TEST CASE: %s", "Reset-Release-Timing" {0 0 0};
    %vpi_call/w 4 235 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 236 "$display", "\000" {0 0 0};
    %fork t_8, S_0x56018ac44680;
    %jmp t_7;
    .scope S_0x56018ac44680;
t_8 ;
    %vpi_call/w 4 233 "$display", "Testing: Reset release timing" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.55, 5;
    %jmp/1 T_22.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.54;
T_22.55 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac449f0_0, 0, 32;
T_22.56 ;
    %load/vec4 v0x56018ac5ab40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.58, 9;
    %load/vec4 v0x56018ac449f0_0;
    %cmpi/s 30, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.58;
    %flag_set/vec4 8;
    %jmp/0xz T_22.57, 8;
    %wait E_0x56018ab4faa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac449f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56018ac449f0_0, 0, 32;
    %jmp T_22.56;
T_22.57 ;
    %vpi_call/w 4 249 "$display", "  wr_rst deasserted after %0d cycles", v0x56018ac449f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 10, 0, 32;
T_22.59 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.60, 5;
    %jmp/1 T_22.60, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.59;
T_22.60 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac448f0_0, 0, 32;
T_22.61 ;
    %load/vec4 v0x56018ac59d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.63, 9;
    %load/vec4 v0x56018ac448f0_0;
    %cmpi/s 30, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.63;
    %flag_set/vec4 8;
    %jmp/0xz T_22.62, 8;
    %wait E_0x56018ab51570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac448f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56018ac448f0_0, 0, 32;
    %jmp T_22.61;
T_22.62 ;
    %vpi_call/w 4 262 "$display", "  rd_rst deasserted after %0d cycles", v0x56018ac448f0_0 {0 0 0};
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac449f0_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_22.66, 5;
    %load/vec4 v0x56018ac449f0_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.66;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.64, 8;
    %vpi_call/w 4 270 "$display", "\000" {0 0 0};
    %vpi_call/w 4 271 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 272 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100001010 {0 0 0};
    %vpi_call/w 4 273 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 275 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.64 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac448f0_0;
    %cmpi/s 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_22.69, 5;
    %load/vec4 v0x56018ac448f0_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.69;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.67, 8;
    %vpi_call/w 4 271 "$display", "\000" {0 0 0};
    %vpi_call/w 4 272 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 273 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100001011 {0 0 0};
    %vpi_call/w 4 274 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 275 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.67 ;
    %vpi_call/w 4 269 "$display", "  PASS: Reset release timing correct" {0 0 0};
    %end;
    .scope S_0x56018abc5960;
t_7 %join;
    %pushi/str "Multiple-Reset-Pulses";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 277 "$display", "\000" {0 0 0};
    %vpi_call/w 4 278 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 279 "$display", "  TEST CASE: %s", "Multiple-Reset-Pulses" {0 0 0};
    %vpi_call/w 4 280 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %vpi_call/w 4 276 "$display", "Testing: Multiple reset pulses in succession" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.71, 5;
    %jmp/1 T_22.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.70;
T_22.71 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %fork t_10, S_0x56018ac43da0;
    %jmp t_9;
    .scope S_0x56018ac43da0;
t_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac442a0_0, 0, 32;
T_22.72 ;
    %load/vec4 v0x56018ac442a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_22.73, 5;
    %load/vec4 v0x56018ac442a0_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 288 "$display", "  Reset pulse %0d", S<0,vec4,s32> {1 0 0};
    %fork t_12, S_0x56018ac43fa0;
    %jmp t_11;
    .scope S_0x56018ac43fa0;
t_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac441a0_0, 0, 32;
T_22.74 ;
    %load/vec4 v0x56018ac441a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.75, 5;
    %alloc S_0x56018ac5bcf0;
    %load/vec4 v0x56018ac442a0_0;
    %muli 16, 0, 32;
    %load/vec4 v0x56018ac441a0_0;
    %add;
    %pad/s 8;
    %store/vec4 v0x56018ac5bed0_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x56018ac5bcf0;
    %join;
    %free S_0x56018ac5bcf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac441a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac441a0_0, 0, 32;
    %jmp T_22.74;
T_22.75 ;
    %end;
    .scope S_0x56018ac43da0;
t_11 %join;
    %pushi/vec4 3, 0, 32;
T_22.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.77, 5;
    %jmp/1 T_22.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.76;
T_22.77 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 5, 0, 32;
T_22.78 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.79, 5;
    %jmp/1 T_22.79, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.78;
T_22.79 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5a520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.80, 6;
    %vpi_call/w 4 308 "$display", "\000" {0 0 0};
    %vpi_call/w 4 309 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 310 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100110000 {0 0 0};
    %vpi_call/w 4 311 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5a520_0, v0x56018ac5a520_0 {0 0 0};
    %vpi_call/w 4 313 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 314 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.80 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac59770_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.82, 6;
    %vpi_call/w 4 309 "$display", "\000" {0 0 0};
    %vpi_call/w 4 310 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 311 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100110001 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 313 "$display", "  Expected: %0d (0x%0h)", v0x56018ac59770_0, v0x56018ac59770_0 {0 0 0};
    %vpi_call/w 4 314 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 315 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.82 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5bfd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.84, 6;
    %vpi_call/w 4 310 "$display", "\000" {0 0 0};
    %vpi_call/w 4 311 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 312 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000100110010 {0 0 0};
    %vpi_call/w 4 313 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 314 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5bfd0_0, v0x56018ac5bfd0_0 {0 0 0};
    %vpi_call/w 4 315 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 316 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.84 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac442a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac442a0_0, 0, 32;
    %jmp T_22.72;
T_22.73 ;
    %end;
    .scope S_0x56018abc5960;
t_9 %join;
    %vpi_call/w 4 309 "$display", "  PASS: Multiple reset pulses handled correctly" {0 0 0};
    %pushi/str "Short-Reset-Pulse";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 317 "$display", "\000" {0 0 0};
    %vpi_call/w 4 318 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 319 "$display", "  TEST CASE: %s", "Short-Reset-Pulse" {0 0 0};
    %vpi_call/w 4 320 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 321 "$display", "\000" {0 0 0};
    %vpi_call/w 4 316 "$display", "Testing: Short reset pulse behavior" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.86 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.87, 5;
    %jmp/1 T_22.87, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.86;
T_22.87 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %fork t_14, S_0x56018ac443a0;
    %jmp t_13;
    .scope S_0x56018ac443a0;
t_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac44580_0, 0, 32;
T_22.88 ;
    %load/vec4 v0x56018ac44580_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.89, 5;
    %alloc S_0x56018ac5bcf0;
    %load/vec4 v0x56018ac44580_0;
    %pad/s 8;
    %store/vec4 v0x56018ac5bed0_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x56018ac5bcf0;
    %join;
    %free S_0x56018ac5bcf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac44580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac44580_0, 0, 32;
    %jmp T_22.88;
T_22.89 ;
    %end;
    .scope S_0x56018abc5960;
t_13 %join;
    %pushi/vec4 3, 0, 32;
T_22.90 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.91, 5;
    %jmp/1 T_22.91, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.90;
T_22.91 ;
    %pop/vec4 1;
    %vpi_call/w 4 334 "$display", "  Applying 2-cycle reset pulse" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 2, 0, 32;
T_22.92 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.93, 5;
    %jmp/1 T_22.93, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.92;
T_22.93 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5a520_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.94, 6;
    %vpi_call/w 4 347 "$display", "\000" {0 0 0};
    %vpi_call/w 4 348 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 349 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101010111 {0 0 0};
    %vpi_call/w 4 350 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 351 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5a520_0, v0x56018ac5a520_0 {0 0 0};
    %vpi_call/w 4 352 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 353 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.94 ;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac59770_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.96, 6;
    %vpi_call/w 4 348 "$display", "\000" {0 0 0};
    %vpi_call/w 4 349 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 350 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101011000 {0 0 0};
    %vpi_call/w 4 351 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 352 "$display", "  Expected: %0d (0x%0h)", v0x56018ac59770_0, v0x56018ac59770_0 {0 0 0};
    %vpi_call/w 4 353 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 354 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.96 ;
    %vpi_call/w 4 346 "$display", "  PASS: Short reset pulse handled correctly" {0 0 0};
    %pushi/str "Full-Flag-During-Reset";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 354 "$display", "\000" {0 0 0};
    %vpi_call/w 4 355 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 356 "$display", "  TEST CASE: %s", "Full-Flag-During-Reset" {0 0 0};
    %vpi_call/w 4 357 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 358 "$display", "\000" {0 0 0};
    %vpi_call/w 4 353 "$display", "Testing: Full flag asserted during reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 5, 0, 32;
T_22.98 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.99, 5;
    %jmp/1 T_22.99, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.98;
T_22.99 ;
    %pop/vec4 1;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5c180_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.100, 6;
    %vpi_call/w 4 365 "$display", "\000" {0 0 0};
    %vpi_call/w 4 366 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 367 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101101001 {0 0 0};
    %vpi_call/w 4 368 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 369 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5c180_0, v0x56018ac5c180_0 {0 0 0};
    %vpi_call/w 4 370 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 371 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.100 ;
    %pushi/vec4 15, 0, 32;
T_22.102 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.103, 5;
    %jmp/1 T_22.103, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.102;
T_22.103 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
T_22.104 ;
    %load/vec4 v0x56018ac5ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz T_22.105, 8;
    %wait E_0x56018ab4faa0;
    %jmp T_22.104;
T_22.105 ;
    %pushi/vec4 3, 0, 32;
T_22.106 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.107, 5;
    %jmp/1 T_22.107, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.106;
T_22.107 ;
    %pop/vec4 1;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac5c180_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_22.108, 6;
    %vpi_call/w 4 375 "$display", "\000" {0 0 0};
    %vpi_call/w 4 376 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 377 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000101110011 {0 0 0};
    %vpi_call/w 4 378 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 379 "$display", "  Expected: %0d (0x%0h)", v0x56018ac5c180_0, v0x56018ac5c180_0 {0 0 0};
    %vpi_call/w 4 380 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 381 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.108 ;
    %vpi_call/w 4 373 "$display", "  PASS: Full flag behavior during reset correct" {0 0 0};
    %pushi/str "Operation-After-Reset";
    %store/str v0x56018abfa5f0_0;
    %vpi_call/w 4 381 "$display", "\000" {0 0 0};
    %vpi_call/w 4 382 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 383 "$display", "  TEST CASE: %s", "Operation-After-Reset" {0 0 0};
    %vpi_call/w 4 384 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 385 "$display", "\000" {0 0 0};
    %fork t_16, S_0x56018ac44ad0;
    %jmp t_15;
    .scope S_0x56018ac44ad0;
t_16 ;
    %vpi_call/w 4 382 "$display", "Testing: FIFO functional after reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c530_0, 0;
    %pushi/vec4 20, 0, 32;
T_22.110 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.111, 5;
    %jmp/1 T_22.111, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab4faa0;
    %jmp T_22.110;
T_22.111 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56018ac5c5d0_0, 0;
    %alloc S_0x56018ac5bb60;
    %fork TD_async_fifo_reset_sync_tb.wait_reset_complete, S_0x56018ac5bb60;
    %join;
    %free S_0x56018ac5bb60;
    %fork t_18, S_0x56018ac44cb0;
    %jmp t_17;
    .scope S_0x56018ac44cb0;
t_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac44eb0_0, 0, 32;
T_22.112 ;
    %load/vec4 v0x56018ac44eb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.113, 5;
    %alloc S_0x56018ac5bcf0;
    %load/vec4 v0x56018ac44eb0_0;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x56018ac5bed0_0, 0, 8;
    %fork TD_async_fifo_reset_sync_tb.write_data, S_0x56018ac5bcf0;
    %join;
    %free S_0x56018ac5bcf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac44eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac44eb0_0, 0, 32;
    %jmp T_22.112;
T_22.113 ;
    %end;
    .scope S_0x56018ac44ad0;
t_17 %join;
    %pushi/vec4 10, 0, 32;
T_22.114 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.115, 5;
    %jmp/1 T_22.115, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56018ab51570;
    %jmp T_22.114;
T_22.115 ;
    %pop/vec4 1;
    %fork t_20, S_0x56018ac44fb0;
    %jmp t_19;
    .scope S_0x56018ac44fb0;
t_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56018ac451b0_0, 0, 32;
T_22.116 ;
    %load/vec4 v0x56018ac451b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.117, 5;
    %alloc S_0x56018ac5b810;
    %fork TD_async_fifo_reset_sync_tb.read_data, S_0x56018ac5b810;
    %join;
    %load/vec4 v0x56018ac5ba80_0;
    %store/vec4 v0x56018ac45290_0, 0, 8;
    %free S_0x56018ac5b810;
    %load/vec4 v0x56018ac222a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018ac222a0_0, 0, 32;
    %load/vec4 v0x56018ac45290_0;
    %pad/u 32;
    %load/vec4 v0x56018ac451b0_0;
    %addi 100, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_22.118, 6;
    %vpi_call/w 4 407 "$display", "\000" {0 0 0};
    %vpi_call/w 4 408 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 409 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv", 32'sb00000000000000000000000110010011 {0 0 0};
    %vpi_call/w 4 410 "$display", "  Test: %s", v0x56018abfa5f0_0 {0 0 0};
    %vpi_call/w 4 411 "$display", "  Expected: %0d (0x%0h)", v0x56018ac45290_0, v0x56018ac45290_0 {0 0 0};
    %load/vec4 v0x56018ac451b0_0;
    %addi 100, 0, 32;
    %load/vec4 v0x56018ac451b0_0;
    %addi 100, 0, 32;
    %vpi_call/w 4 412 "$display", "  Actual:   %0d (0x%0h)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 4 413 "$display", "\000" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
T_22.118 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56018ac451b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56018ac451b0_0, 0, 32;
    %jmp T_22.116;
T_22.117 ;
    %end;
    .scope S_0x56018ac44ad0;
t_19 %join;
    %vpi_call/w 4 406 "$display", "  PASS: FIFO functional after reset" {0 0 0};
    %end;
    .scope S_0x56018abc5960;
t_15 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56018abfb8c0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x56018abc5960;
T_23 ;
    %fork t_22, S_0x56018ac5b290;
    %jmp t_21;
    .scope S_0x56018ac5b290;
t_22 ;
    %fork t_24, S_0x56018ac5b290;
    %fork t_25, S_0x56018ac5b290;
    %join;
    %join;
    %jmp t_23;
t_24 ;
    %fork t_27, S_0x56018ac5b610;
    %jmp t_26;
    .scope S_0x56018ac5b610;
t_27 ;
    %delay 500000000, 0;
    %load/vec4 v0x56018abfb8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call/w 4 418 "$display", "\000" {0 0 0};
    %vpi_call/w 4 419 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 420 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 421 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x56018abfacf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56018abfacf0_0, 0, 32;
    %alloc S_0x56018abc69d0;
    %fork TD_$unit.__vunit_print_summary, S_0x56018abc69d0;
    %join;
    %free S_0x56018abc69d0;
    %alloc S_0x56018ab690b0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56018abcc120_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x56018ab690b0;
    %join;
    %free S_0x56018ab690b0;
    %vpi_call/w 4 425 "$finish" {0 0 0};
T_23.0 ;
    %end;
    .scope S_0x56018ac5b290;
t_26 %join;
    %end;
t_25 ;
    %fork t_29, S_0x56018ac5b420;
    %jmp t_28;
    .scope S_0x56018ac5b420;
t_29 ;
T_23.2 ;
    %load/vec4 v0x56018abfb8c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_23.3, 6;
    %wait E_0x56018ab53ba0;
    %jmp T_23.2;
T_23.3 ;
    %disable S_0x56018ac5b610;
    %alloc S_0x56018abc69d0;
    %fork TD_$unit.__vunit_print_summary, S_0x56018abc69d0;
    %join;
    %free S_0x56018abc69d0;
    %alloc S_0x56018ab690b0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56018abfacf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x56018abcc120_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x56018ab690b0;
    %join;
    %free S_0x56018ab690b0;
    %vpi_call/w 4 433 "$finish" {0 0 0};
    %end;
    .scope S_0x56018ac5b290;
t_28 %join;
    %end;
    .scope S_0x56018ac5b290;
t_23 ;
    %end;
    .scope S_0x56018abc5960;
t_21 %join;
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/reset_sync/async_fifo_reset_sync_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
