<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 12.900.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)</text>
<text>Date: Thu Apr 23 03:44:31 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>FFT_Accel_system</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST, TYPICAL, WORST</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>timing_analysis</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell>10.000</cell>
 <cell>100.000</cell>
 <cell>0.297</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_CLK</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain FFT_Accel_system_sb_0/CCC_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_0[7]:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_1[7]:D</cell>
 <cell>0.314</cell>
 <cell>0.297</cell>
 <cell>3.990</cell>
 <cell>3.693</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_b_pipe_2[2]:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_b_pipe_3[2]:D</cell>
 <cell>0.316</cell>
 <cell>0.297</cell>
 <cell>3.990</cell>
 <cell>3.693</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_0[5]:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_1[5]:D</cell>
 <cell>0.316</cell>
 <cell>0.298</cell>
 <cell>3.992</cell>
 <cell>3.694</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_1[8]:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_2[8]:D</cell>
 <cell>0.316</cell>
 <cell>0.298</cell>
 <cell>3.991</cell>
 <cell>3.693</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_1[7]:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/adr_a_pipe_2[7]:D</cell>
 <cell>0.316</cell>
 <cell>0.298</cell>
 <cell>3.986</cell>
 <cell>3.688</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_0[7]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_1[7]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.990</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.693</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.297</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.741</cell>
 <cell>2.741</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>2.873</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.983</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>3.171</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.339</cell>
 <cell>39</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_0[7]:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>3.676</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_0[7]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.738</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_1[7]:D</cell>
 <cell>net</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_0_Z[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>3.990</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.990</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.741</cell>
 <cell>2.741</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>2.873</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.983</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.188</cell>
 <cell>3.171</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.339</cell>
 <cell>39</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_1[7]:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.693</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/FFT_Butterfly_HW_MATHDSP_0/real_a_pipe_1[7]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.693</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.693</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Board_Buttons[1]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN</cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell>-0.520</cell>
 <cell>2.486</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Board_Buttons[0]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO8A_F2H_GPIN</cell>
 <cell>3.916</cell>
 <cell></cell>
 <cell>3.916</cell>
 <cell></cell>
 <cell>-0.636</cell>
 <cell>2.261</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDINT</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0]</cell>
 <cell>5.020</cell>
 <cell></cell>
 <cell>5.020</cell>
 <cell></cell>
 <cell>0.222</cell>
 <cell>2.015</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USB_UART_TXD</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RXD_F2H_SCP</cell>
 <cell>4.629</cell>
 <cell></cell>
 <cell>4.629</cell>
 <cell></cell>
 <cell>-0.288</cell>
 <cell>1.896</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Board_Buttons[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Board_Buttons[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_Buttons_ibuf[1]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>Board_Buttons[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_Buttons_ibuf[1]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.858</cell>
 <cell>0.858</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_Buttons_ibuf[1]/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>Board_Buttons_ibuf[1]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.034</cell>
 <cell>0.824</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Board_Buttons_ibuf[1]/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>0.926</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A</cell>
 <cell>net</cell>
 <cell>Board_Buttons_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.424</cell>
 <cell>3.350</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>3.577</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/MGPIO9A_F2H_GPIN_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.230</cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.809</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.232</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/CLK_BASE_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>-0.520</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>ETH_NRESET</cell>
 <cell>4.030</cell>
 <cell></cell>
 <cell>7.678</cell>
 <cell></cell>
 <cell>7.678</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE</cell>
 <cell>USB_UART_RXD</cell>
 <cell>4.585</cell>
 <cell></cell>
 <cell>8.466</cell>
 <cell></cell>
 <cell>8.466</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_AHB_Wrapper_0/INT_sig:CLK</cell>
 <cell>Board_LEDs[1]</cell>
 <cell>4.994</cell>
 <cell></cell>
 <cell>8.670</cell>
 <cell></cell>
 <cell>8.670</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ETH_NRESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.678</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.741</cell>
 <cell>2.741</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>2.873</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.983</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>3.164</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.332</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>3.648</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>3.720</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ETH_NRESET_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MSS_HPMS_READY_int</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.600</cell>
 <cell>5.320</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ETH_NRESET_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.219</cell>
 <cell>5.539</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ETH_NRESET_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>ETH_NRESET_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>5.696</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ETH_NRESET_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.982</cell>
 <cell>7.678</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ETH_NRESET</cell>
 <cell>net</cell>
 <cell>ETH_NRESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.678</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.678</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.741</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ETH_NRESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>0.778</cell>
 <cell>0.771</cell>
 <cell>4.436</cell>
 <cell>3.665</cell>
 <cell>0.000</cell>
 <cell>-0.007</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:ALn</cell>
 <cell>0.778</cell>
 <cell>0.771</cell>
 <cell>4.436</cell>
 <cell>3.665</cell>
 <cell>0.000</cell>
 <cell>-0.007</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/mss_ready_state:ALn</cell>
 <cell>0.778</cell>
 <cell>0.778</cell>
 <cell>4.436</cell>
 <cell>3.658</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn</cell>
 <cell>0.778</cell>
 <cell>0.778</cell>
 <cell>4.436</cell>
 <cell>3.658</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>FFT_AHB_Wrapper_0/FFT_Core/FFT_Transformer_0/bf0_twiddle_sin_imag_1comp[8]:ALn</cell>
 <cell>1.608</cell>
 <cell>1.589</cell>
 <cell>5.263</cell>
 <cell>3.674</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_Accel_system_sb_0/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.436</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.665</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.771</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.741</cell>
 <cell>2.741</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>2.873</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.983</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>3.172</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.340</cell>
 <cell>95</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.318</cell>
 <cell>3.658</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.716</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.720</cell>
 <cell>4.436</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.436</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.741</cell>
 <cell>2.741</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>2.873</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.983</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>3.164</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.332</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/mss_ready_select:CLK</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>3.665</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.665</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.665</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FFT_Accel_system_sb_0/CCC_0/GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[7]</cell>
 <cell>5.160</cell>
 <cell></cell>
 <cell>9.012</cell>
 <cell></cell>
 <cell>9.012</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[4]</cell>
 <cell>5.181</cell>
 <cell></cell>
 <cell>9.033</cell>
 <cell></cell>
 <cell>9.033</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[6]</cell>
 <cell>5.211</cell>
 <cell></cell>
 <cell>9.063</cell>
 <cell></cell>
 <cell>9.063</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TX_EN</cell>
 <cell>5.273</cell>
 <cell></cell>
 <cell>9.125</cell>
 <cell></cell>
 <cell>9.125</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>GMII_TXD[1]</cell>
 <cell>5.302</cell>
 <cell></cell>
 <cell>9.154</cell>
 <cell></cell>
 <cell>9.154</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GMII_TXD[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.012</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.735</cell>
 <cell>2.735</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>2.870</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.980</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>3.171</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.339</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.256</cell>
 <cell>3.595</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>3.725</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/GTX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>3.852</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:TXDF[7]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>1.865</cell>
 <cell>5.717</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[7]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>GMII_TXD_c[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.894</cell>
 <cell>7.611</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[7]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>7.735</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[7]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>GMII_TXD_obuf[7]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.103</cell>
 <cell>7.838</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_TXD_obuf[7]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.174</cell>
 <cell>9.012</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_TXD[7]</cell>
 <cell>net</cell>
 <cell>GMII_TXD[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.012</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.012</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.735</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_TXD[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain GMII_RX_CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GMII_RX_DV</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_DVF</cell>
 <cell>3.924</cell>
 <cell></cell>
 <cell>3.924</cell>
 <cell></cell>
 <cell>0.845</cell>
 <cell>1.332</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GMII_RXD[7]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[7]</cell>
 <cell>3.906</cell>
 <cell></cell>
 <cell>3.906</cell>
 <cell></cell>
 <cell>0.760</cell>
 <cell>1.265</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GMII_RXD[5]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[5]</cell>
 <cell>4.035</cell>
 <cell></cell>
 <cell>4.035</cell>
 <cell></cell>
 <cell>0.817</cell>
 <cell>1.193</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GMII_RXD[1]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[1]</cell>
 <cell>3.967</cell>
 <cell></cell>
 <cell>3.967</cell>
 <cell></cell>
 <cell>0.700</cell>
 <cell>1.144</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GMII_RXD[6]</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[6]</cell>
 <cell>3.990</cell>
 <cell></cell>
 <cell>3.990</cell>
 <cell></cell>
 <cell>0.712</cell>
 <cell>1.133</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GMII_RX_DV</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_DVF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.924</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_DV</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_DV_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GMII_RX_DV</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_DV_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.456</cell>
 <cell>1.456</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_DV_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_DV_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.036</cell>
 <cell>1.492</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_DV_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>1.594</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_DV_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.891</cell>
 <cell>3.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.221</cell>
 <cell>3.706</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_DVF</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/RX_DVF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>3.924</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.924</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GMII_RX_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GMII_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.497</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_CLK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GMII_RX_CLK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A</cell>
 <cell>net</cell>
 <cell>GMII_RX_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.244</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>N/C</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_CLKPF</cell>
 <cell>net</cell>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/RX_CLKPF_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FFT_Accel_system_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_DVF</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:MSS_010_IP</cell>
 <cell>+</cell>
 <cell>0.845</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDINT</cell>
 <cell>Board_LEDs[0]</cell>
 <cell>5.145</cell>
 <cell></cell>
 <cell>5.145</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Board_LEDs[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.145</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>MDINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.798</cell>
 <cell>0.798</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>MDINT_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.018</cell>
 <cell>0.816</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDINT_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>0.875</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>MDINT_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.585</cell>
 <cell>2.460</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>2.584</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Board_LEDs_obuf[0]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.434</cell>
 <cell>3.018</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Board_LEDs_obuf[0]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.127</cell>
 <cell>5.145</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Board_LEDs[0]</cell>
 <cell>net</cell>
 <cell>Board_LEDs[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.145</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.145</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MDINT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Board_LEDs[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
