{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1700@license1.ee.oulu.fi " "Can't contact license server \"1700@license1.ee.oulu.fi\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1668618033336 ""}
{ "Info" "ICPT_EVAL_MODE" "4 Nov 20, 2022 " "Thank you for using the Quartus II software 30-day evaluation. You have 4 days left (until Nov 20, 2022) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1668618033338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668618033341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668618033342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 19:00:22 2022 " "Processing started: Wed Nov 16 19:00:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668618033342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668618033342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mac -c mac " "Command: quartus_map --read_settings_files=on --write_settings_files=off mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668618033343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1668618033721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usedw_to_status.v 1 1 " "Found 1 design units, including 1 entities, in source file usedw_to_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 usedw_to_status " "Found entity 1: usedw_to_status" {  } { { "usedw_to_status.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/usedw_to_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618033873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618033873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiny_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tiny_fifo-SYN " "Found design unit 1: tiny_fifo-SYN" {  } { { "tiny_fifo.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034597 ""} { "Info" "ISGN_ENTITY_NAME" "1 tiny_fifo " "Found entity 1: tiny_fifo" {  } { { "tiny_fifo.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_source_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stream_source_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stream_source_2 " "Found entity 1: stream_source_2" {  } { { "stream_source_2.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_source_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stream_source_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stream_source_1 " "Found entity 1: stream_source_1" {  } { { "stream_source_1.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file start_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_trigger " "Found entity 1: start_trigger" {  } { { "start_trigger.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/start_trigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_init.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_init " "Found entity 1: pc_init" {  } { { "pc_init.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/pc_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiforeader.v 1 1 " "Found 1 design units, including 1 entities, in source file fiforeader.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiforeader " "Found entity 1: fiforeader" {  } { { "fiforeader.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/fiforeader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_src2.v 1 1 " "Found 1 design units, including 1 entities, in source file data_src2.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_src2 " "Found entity 1: data_src2" {  } { { "data_src2.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/data_src2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_src1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_src1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_src1 " "Found entity 1: data_src1" {  } { { "data_src1.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checksum.v 1 1 " "Found 1 design units, including 1 entities, in source file checksum.v" { { "Info" "ISGN_ENTITY_NAME" "1 checksum " "Found entity 1: checksum" {  } { { "checksum.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/checksum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_gen.v(17) " "Verilog HDL information at addr_gen.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "addr_gen.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/addr_gen.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668618034611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "addr_gen.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/addr_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl 4 1 " "Found 4 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util " "Found design unit 1: util" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util-body " "Found design unit 2: util-body" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 util_inverter-rtl " "Found design unit 3: util_inverter-rtl" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034614 ""} { "Info" "ISGN_ENTITY_NAME" "1 util_inverter " "Found entity 1: util_inverter" {  } { { "../hdl_files/vhdl/util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/util_pkg.vhdl" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_params_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_params_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_params " "Found design unit 1: toplevel_params" {  } { { "../hdl_files/vhdl/toplevel_params_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_params_pkg.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_imem_mau " "Found design unit 1: toplevel_imem_mau" {  } { { "../hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_globals_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_globals_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_globals " "Found design unit 1: toplevel_globals" {  } { { "../hdl_files/vhdl/toplevel_globals_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel_globals_pkg.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-structural " "Found design unit 1: toplevel-structural" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034623 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl 4 1 " "Found 4 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tce_util " "Found design unit 1: tce_util" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tce_util-body " "Found design unit 2: tce_util-body" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 tce_util_inverter-rtl " "Found design unit 3: tce_util_inverter-rtl" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034625 ""} { "Info" "ISGN_ENTITY_NAME" "1 tce_util_inverter " "Found entity 1: tce_util_inverter" {  } { { "../hdl_files/vhdl/tce_util_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/tce_util_pkg.vhdl" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf_1wr_1rd_always_1_guarded_0-rtl " "Found design unit 1: rf_1wr_1rd_always_1_guarded_0-rtl" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034627 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf_1wr_1rd_always_1_guarded_0 " "Found entity 1: rf_1wr_1rd_always_1_guarded_0" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac32_set_acc_opcodes " "Found design unit 1: mac32_set_acc_opcodes" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fu_mac32-rtl " "Found design unit 2: fu_mac32-rtl" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034629 ""} { "Info" "ISGN_ENTITY_NAME" "1 fu_mac32 " "Found entity 1: fu_mac32" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_opcodes " "Found design unit 1: ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_opcodes" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034632 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3-rtl " "Found design unit 2: fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3-rtl" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034632 ""} { "Info" "ISGN_ENTITY_NAME" "1 fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3 " "Found entity 1: fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_stream_out_1-rtl " "Found design unit 1: fifo_stream_out_1-rtl" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034634 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_stream_out_1 " "Found entity 1: fifo_stream_out_1" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_stream_in_1-rtl " "Found design unit 1: fifo_stream_in_1-rtl" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034635 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_stream_in_1 " "Found entity 1: fifo_stream_in_1" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl 9 3 " "Found 9 design units, including 3 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor " "Found design unit 1: opcodes_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shl_shr_shru_pkg " "Found design unit 2: shl_shr_shru_pkg" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shl_shr_shru_pkg-body " "Found design unit 3: shl_shr_shru_pkg-body" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith-comb " "Found design unit 4: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith-comb" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1-rtl " "Found design unit 5: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1-rtl" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2-rtl " "Found design unit 6: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2-rtl" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 334 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith " "Found entity 1: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_ENTITY_NAME" "2 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1 " "Found entity 2: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""} { "Info" "ISGN_ENTITY_NAME" "3 fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2 " "Found entity 3: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_output_socket_cons_2_1-output_socket_andor " "Found design unit 1: toplevel_output_socket_cons_2_1-output_socket_andor" {  } { { "../hdl_files/gcu_ic/output_socket_2_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034641 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_output_socket_cons_2_1 " "Found entity 1: toplevel_output_socket_cons_2_1" {  } { { "../hdl_files/gcu_ic/output_socket_2_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_2_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_output_socket_cons_1_1-output_socket_andor " "Found design unit 1: toplevel_output_socket_cons_1_1-output_socket_andor" {  } { { "../hdl_files/gcu_ic/output_socket_1_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034643 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_output_socket_cons_1_1 " "Found entity 1: toplevel_output_socket_cons_1_1" {  } { { "../hdl_files/gcu_ic/output_socket_1_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/output_socket_1_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_input_socket_cons_2-input_socket " "Found design unit 1: toplevel_input_socket_cons_2-input_socket" {  } { { "../hdl_files/gcu_ic/input_socket_2.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034645 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_input_socket_cons_2 " "Found entity 1: toplevel_input_socket_cons_2" {  } { { "../hdl_files/gcu_ic/input_socket_2.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/input_socket_2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_ifetch-rtl_andor " "Found design unit 1: toplevel_ifetch-rtl_andor" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034647 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_ifetch " "Found entity 1: toplevel_ifetch" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_decompressor-structural " "Found design unit 1: toplevel_decompressor-structural" {  } { { "../hdl_files/gcu_ic/idecompressor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034649 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_decompressor " "Found entity 1: toplevel_decompressor" {  } { { "../hdl_files/gcu_ic/idecompressor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/idecompressor.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_interconn-comb_andor " "Found design unit 1: toplevel_interconn-comb_andor" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034651 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_interconn " "Found entity 1: toplevel_interconn" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_gcu_opcodes " "Found design unit 1: toplevel_gcu_opcodes" {  } { { "../hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_decoder-rtl_andor " "Found design unit 1: toplevel_decoder-rtl_andor" {  } { { "../hdl_files/gcu_ic/decoder.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034657 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_decoder " "Found entity 1: toplevel_decoder" {  } { { "../hdl_files/gcu_ic/decoder.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/decoder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataram-SYN " "Found design unit 1: dataram-SYN" {  } { { "dataram.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034660 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataram " "Found entity 1: dataram" {  } { { "dataram.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrom-SYN " "Found design unit 1: instrom-SYN" {  } { { "instrom.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034662 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrom " "Found entity 1: instrom" {  } { { "instrom.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618034662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618034662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mac " "Elaborating entity \"mac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668618034868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:toplevel " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:toplevel\"" {  } { { "mac.bdf" "toplevel" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 112 208 544 320 "toplevel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_RF_guard_wire toplevel.vhdl(49) " "Verilog HDL or VHDL warning at toplevel.vhdl(49): object \"rf_RF_guard_wire\" assigned a value but never read" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668618034885 "|mac|toplevel:toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ground_signal toplevel.vhdl(200) " "Verilog HDL or VHDL warning at toplevel.vhdl(200): object \"ground_signal\" assigned a value but never read" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668618034885 "|mac|toplevel:toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_ifetch toplevel:toplevel\|toplevel_ifetch:inst_fetch " "Elaborating entity \"toplevel_ifetch\" for hierarchy \"toplevel:toplevel\|toplevel_ifetch:inst_fetch\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "inst_fetch" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_init ifetch.vhdl(97) " "VHDL Process Statement warning at ifetch.vhdl(97): signal \"pc_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668618034896 "|mac|toplevel:toplevel|toplevel_ifetch:inst_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_decompressor toplevel:toplevel\|toplevel_decompressor:decomp " "Elaborating entity \"toplevel_decompressor\" for hierarchy \"toplevel:toplevel\|toplevel_decompressor:decomp\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "decomp" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_decoder toplevel:toplevel\|toplevel_decoder:inst_decoder " "Elaborating entity \"toplevel_decoder\" for hierarchy \"toplevel:toplevel\|toplevel_decoder:inst_decoder\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "inst_decoder" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3 toplevel:toplevel\|fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3:fu_LSU " "Elaborating entity \"fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3\" for hierarchy \"toplevel:toplevel\|fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3:fu_LSU\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_LSU" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl(142) " "Verilog HDL or VHDL warning at ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl(142): object \"idx\" assigned a value but never read" {  } { { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668618034920 "|mac|toplevel:toplevel|fu_ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw_always_3:fu_LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1 toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU " "Elaborating entity \"fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1\" for hierarchy \"toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_ALU" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034922 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o1load add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264) " "VHDL Process Statement warning at add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264): signal \"o1load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668618034925 "|mac|toplevel:toplevel|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1load add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264) " "VHDL Process Statement warning at add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl(264): signal \"t1load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1668618034925 "|mac|toplevel:toplevel|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU\|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch " "Elaborating entity \"add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith\" for hierarchy \"toplevel:toplevel\|fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1:fu_ALU\|add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith:fu_arch\"" {  } { { "../hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" "fu_arch" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_stream_in_1 toplevel:toplevel\|fifo_stream_in_1:fu_INPUT " "Elaborating entity \"fifo_stream_in_1\" for hierarchy \"toplevel:toplevel\|fifo_stream_in_1:fu_INPUT\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_INPUT" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034933 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fifo_stream_in_1.vhd(93) " "VHDL Subtype or Type Declaration warning at fifo_stream_in_1.vhd(93): subtype or type has null range" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 93 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1668618034934 "|mac|toplevel:toplevel|fifo_stream_in_1:fu_INPUT"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "fifo_stream_in_1.vhd(93) " "VHDL warning at fifo_stream_in_1.vhd(93): ignored assignment of value to null range" {  } { { "../hdl_files/vhdl/fifo_stream_in_1.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_in_1.vhd" 93 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1668618034934 "|mac|toplevel:toplevel|fifo_stream_in_1:fu_INPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_stream_out_1 toplevel:toplevel\|fifo_stream_out_1:fu_OUTPUT " "Elaborating entity \"fifo_stream_out_1\" for hierarchy \"toplevel:toplevel\|fifo_stream_out_1:fu_OUTPUT\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_OUTPUT" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034936 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fifo_stream_out_1.vhdl(103) " "VHDL Subtype or Type Declaration warning at fifo_stream_out_1.vhdl(103): subtype or type has null range" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 103 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1668618034937 "|mac|toplevel:toplevel|fifo_stream_out_1:fu_OUTPUT"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "fifo_stream_out_1.vhdl(103) " "VHDL warning at fifo_stream_out_1.vhdl(103): ignored assignment of value to null range" {  } { { "../hdl_files/vhdl/fifo_stream_out_1.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/fifo_stream_out_1.vhdl" 103 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1668618034937 "|mac|toplevel:toplevel|fifo_stream_out_1:fu_OUTPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fu_mac32 toplevel:toplevel\|fu_mac32:fu_MAC " "Elaborating entity \"fu_mac32\" for hierarchy \"toplevel:toplevel\|fu_mac32:fu_MAC\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "fu_MAC" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_1wr_1rd_always_1_guarded_0 toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_RF " "Elaborating entity \"rf_1wr_1rd_always_1_guarded_0\" for hierarchy \"toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_RF\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "rf_RF" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx rf_1wr_1rd_always_1_guarded_0.vhd(103) " "Verilog HDL or VHDL warning at rf_1wr_1rd_always_1_guarded_0.vhd(103): object \"idx\" assigned a value but never read" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668618034948 "|mac|toplevel:toplevel|rf_1wr_1rd_always_1_guarded_0:rf_RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_1wr_1rd_always_1_guarded_0 toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_BOOL " "Elaborating entity \"rf_1wr_1rd_always_1_guarded_0\" for hierarchy \"toplevel:toplevel\|rf_1wr_1rd_always_1_guarded_0:rf_BOOL\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "rf_BOOL" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idx rf_1wr_1rd_always_1_guarded_0.vhd(103) " "Verilog HDL or VHDL warning at rf_1wr_1rd_always_1_guarded_0.vhd(103): object \"idx\" assigned a value but never read" {  } { { "../hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668618034951 "|mac|toplevel:toplevel|rf_1wr_1rd_always_1_guarded_0:rf_BOOL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_interconn toplevel:toplevel\|toplevel_interconn:ic " "Elaborating entity \"toplevel_interconn\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\"" {  } { { "../hdl_files/vhdl/toplevel.vhdl" "ic" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_input_socket_cons_2 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i1 " "Elaborating entity \"toplevel_input_socket_cons_2\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "lsu_i1" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_2_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:lsu_o1 " "Elaborating entity \"toplevel_output_socket_cons_2_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:lsu_o1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "lsu_o1" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_input_socket_cons_2 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i2 " "Elaborating entity \"toplevel_input_socket_cons_2\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:lsu_i2\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "lsu_i2" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_input_socket_cons_2 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:bool_i1 " "Elaborating entity \"toplevel_input_socket_cons_2\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_input_socket_cons_2:bool_i1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "bool_i1" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_2_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:bool_o1 " "Elaborating entity \"toplevel_output_socket_cons_2_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:bool_o1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "bool_o1" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_2_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:gcu_o1 " "Elaborating entity \"toplevel_output_socket_cons_2_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_2_1:gcu_o1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "gcu_o1" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618034994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel_output_socket_cons_1_1 toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_1_1:simm_socket_B1 " "Elaborating entity \"toplevel_output_socket_cons_1_1\" for hierarchy \"toplevel:toplevel\|toplevel_interconn:ic\|toplevel_output_socket_cons_1_1:simm_socket_B1\"" {  } { { "../hdl_files/gcu_ic/ic.vhdl" "simm_socket_B1" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ic.vhdl" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_source_1 stream_source_1:stream_source_1 " "Elaborating entity \"stream_source_1\" for hierarchy \"stream_source_1:stream_source_1\"" {  } { { "mac.bdf" "stream_source_1" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { -16 8 152 80 "stream_source_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_trigger stream_source_1:stream_source_1\|start_trigger:inst7 " "Elaborating entity \"start_trigger\" for hierarchy \"stream_source_1:stream_source_1\|start_trigger:inst7\"" {  } { { "stream_source_1.bdf" "inst7" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 296 1144 1240 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_fifo stream_source_1:stream_source_1\|tiny_fifo:inst1 " "Elaborating entity \"tiny_fifo\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\"" {  } { { "stream_source_1.bdf" "inst1" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 40 920 1096 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "tiny_fifo.vhd" "scfifo_component" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "tiny_fifo.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 64 " "Parameter \"almost_full_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035213 ""}  } { { "tiny_fifo.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/tiny_fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668618035213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6i61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6i61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6i61 " "Found entity 1: scfifo_6i61" {  } { { "db/scfifo_6i61.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/scfifo_6i61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6i61 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated " "Elaborating entity \"scfifo_6i61\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i431 " "Found entity 1: a_dpfifo_i431" {  } { { "db/a_dpfifo_i431.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i431 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo " "Elaborating entity \"a_dpfifo_i431\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\"" {  } { { "db/scfifo_6i61.tdf" "dpfifo" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/scfifo_6i61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad81 " "Found entity 1: altsyncram_ad81" {  } { { "db/altsyncram_ad81.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_ad81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad81 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|altsyncram_ad81:FIFOram " "Elaborating entity \"altsyncram_ad81\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|altsyncram_ad81:FIFOram\"" {  } { { "db/a_dpfifo_i431.tdf" "FIFOram" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_br8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_br8 " "Found entity 1: cmpr_br8" {  } { { "db/cmpr_br8.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_br8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:almost_full_comparer " "Elaborating entity \"cmpr_br8\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:almost_full_comparer\"" {  } { { "db/a_dpfifo_i431.tdf" "almost_full_comparer" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:three_comparison " "Elaborating entity \"cmpr_br8\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cmpr_br8:three_comparison\"" {  } { { "db/a_dpfifo_i431.tdf" "three_comparison" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m8b " "Found entity 1: cntr_m8b" {  } { { "db/cntr_m8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_m8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m8b stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_m8b:rd_ptr_msb " "Elaborating entity \"cntr_m8b\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_m8b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_i431.tdf" "rd_ptr_msb" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_397.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_397.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_397 " "Found entity 1: cntr_397" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_397.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_397 stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter " "Elaborating entity \"cntr_397\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\"" {  } { { "db/a_dpfifo_i431.tdf" "usedw_counter" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8b " "Found entity 1: cntr_n8b" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618035939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618035939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8b stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr " "Elaborating entity \"cntr_n8b\" for hierarchy \"stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\"" {  } { { "db/a_dpfifo_i431.tdf" "wr_ptr" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/a_dpfifo_i431.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiforeader stream_source_1:stream_source_1\|fiforeader:inst3 " "Elaborating entity \"fiforeader\" for hierarchy \"stream_source_1:stream_source_1\|fiforeader:inst3\"" {  } { { "stream_source_1.bdf" "inst3" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 56 696 872 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_src1 stream_source_1:stream_source_1\|data_src1:inst " "Elaborating entity \"data_src1\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\"" {  } { { "stream_source_1.bdf" "inst" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 72 416 632 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\"" {  } { { "data_src1.v" "altsyncram_component" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618035996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\"" {  } { { "data_src1.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618036004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tta_stream_1_in.mif " "Parameter \"init_file\" = \"../tta_stream_1_in.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036008 ""}  } { { "data_src1.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/data_src1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668618036008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72b1 " "Found entity 1: altsyncram_72b1" {  } { { "db/altsyncram_72b1.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_72b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618036147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618036147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72b1 stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated " "Elaborating entity \"altsyncram_72b1\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/decode_37a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618036281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618036281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|decode_37a:rden_decode " "Elaborating entity \"decode_37a\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|decode_37a:rden_decode\"" {  } { { "db/altsyncram_72b1.tdf" "rden_decode" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_72b1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qlb " "Found entity 1: mux_qlb" {  } { { "db/mux_qlb.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/mux_qlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618036377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618036377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qlb stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|mux_qlb:mux2 " "Elaborating entity \"mux_qlb\" for hierarchy \"stream_source_1:stream_source_1\|data_src1:inst\|altsyncram:altsyncram_component\|altsyncram_72b1:auto_generated\|mux_qlb:mux2\"" {  } { { "db/altsyncram_72b1.tdf" "mux2" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_72b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen stream_source_1:stream_source_1\|addr_gen:inst5 " "Elaborating entity \"addr_gen\" for hierarchy \"stream_source_1:stream_source_1\|addr_gen:inst5\"" {  } { { "stream_source_1.bdf" "inst5" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 72 200 360 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 addr_gen.v(26) " "Verilog HDL assignment warning at addr_gen.v(26): truncated value with size 32 to match size of target (14)" {  } { { "addr_gen.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/addr_gen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668618036398 "|mac|stream_source_1:stream_source_1|addr_gen:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usedw_to_status stream_source_1:stream_source_1\|usedw_to_status:inst6 " "Elaborating entity \"usedw_to_status\" for hierarchy \"stream_source_1:stream_source_1\|usedw_to_status:inst6\"" {  } { { "stream_source_1.bdf" "inst6" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/stream_source_1.bdf" { { 112 1144 1360 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataram dataram:dataram " "Elaborating entity \"dataram\" for hierarchy \"dataram:dataram\"" {  } { { "mac.bdf" "dataram" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 344 256 472 472 "dataram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataram:dataram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataram:dataram\|altsyncram:altsyncram_component\"" {  } { { "dataram.vhd" "altsyncram_component" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataram:dataram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataram:dataram\|altsyncram:altsyncram_component\"" {  } { { "dataram.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618036445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataram:dataram\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataram:dataram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tta_stream_1_in.mif " "Parameter \"init_file\" = \"../tta_stream_1_in.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036446 ""}  } { { "dataram.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668618036446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivt3 " "Found entity 1: altsyncram_ivt3" {  } { { "db/altsyncram_ivt3.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_ivt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618036611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618036611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivt3 dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated " "Elaborating entity \"altsyncram_ivt3\" for hierarchy \"dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checksum checksum:inst " "Elaborating entity \"checksum\" for hierarchy \"checksum:inst\"" {  } { { "mac.bdf" "inst" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 328 688 896 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 checksum.v(32) " "Verilog HDL assignment warning at checksum.v(32): truncated value with size 32 to match size of target (16)" {  } { { "checksum.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/checksum.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668618036623 "|mac|checksum:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrom instrom:instrom " "Elaborating entity \"instrom\" for hierarchy \"instrom:instrom\"" {  } { { "mac.bdf" "instrom" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 560 256 472 688 "instrom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrom:instrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrom:instrom\|altsyncram:altsyncram_component\"" {  } { { "instrom.vhd" "altsyncram_component" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrom:instrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrom:instrom\|altsyncram:altsyncram_component\"" {  } { { "instrom.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrom:instrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrom:instrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../fir-with-mac.mif " "Parameter \"init_file\" = \"../fir-with-mac.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 84 " "Parameter \"width_a\" = \"84\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036659 ""}  } { { "instrom.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/instrom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668618036659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6is3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6is3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6is3 " "Found entity 1: altsyncram_6is3" {  } { { "db/altsyncram_6is3.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_6is3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618036826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618036826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6is3 instrom:instrom\|altsyncram:altsyncram_component\|altsyncram_6is3:auto_generated " "Elaborating entity \"altsyncram_6is3\" for hierarchy \"instrom:instrom\|altsyncram:altsyncram_component\|altsyncram_6is3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_init pc_init:pc_init " "Elaborating entity \"pc_init\" for hierarchy \"pc_init:pc_init\"" {  } { { "mac.bdf" "pc_init" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 224 -264 -104 304 "pc_init" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618036847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nt14 " "Found entity 1: altsyncram_nt14" {  } { { "db/altsyncram_nt14.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_nt14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618038907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618038907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618039168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618039168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618039334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618039334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hfi " "Found entity 1: cntr_hfi" {  } { { "db/cntr_hfi.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_hfi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618039515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618039515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfc " "Found entity 1: cmpr_kfc" {  } { { "db/cmpr_kfc.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_kfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618039665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618039665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618039818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618039818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618039980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618039980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618040094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618040094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618040246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618040246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618040378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618040378 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618040780 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "toplevel:toplevel\|fu_mac32:fu_MAC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"toplevel:toplevel\|fu_mac32:fu_MAC\|Mult0\"" {  } { { "../hdl_files/vhdl/mac.vhdl" "Mult0" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618044279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1668618044279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\"" {  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0 " "Instantiated megafunction \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668618044332 ""}  } { { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668618044332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r4t " "Found entity 1: mult_r4t" {  } { { "db/mult_r4t.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/mult_r4t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668618044451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668618044451 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_mult7 " "Synthesized away node \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_mult7\"" {  } { { "db/mult_r4t.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/mult_r4t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } } { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 703 0 0 } } { "mac.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 112 208 544 320 "toplevel" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618044570 "|mac|toplevel:toplevel|fu_mac32:fu_MAC|lpm_mult:Mult0|mult_r4t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_out8 " "Synthesized away node \"toplevel:toplevel\|fu_mac32:fu_MAC\|lpm_mult:Mult0\|mult_r4t:auto_generated\|mac_out8\"" {  } { { "db/mult_r4t.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/mult_r4t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../hdl_files/vhdl/mac.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/mac.vhdl" 56 -1 0 } } { "../hdl_files/vhdl/toplevel.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/toplevel.vhdl" 703 0 0 } } { "mac.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 112 208 544 320 "toplevel" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618044570 "|mac|toplevel:toplevel|fu_mac32:fu_MAC|lpm_mult:Mult0|mult_r4t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1668618044570 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1668618044570 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1668618045244 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1668618045244 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "checksum.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/checksum.v" 29 -1 0 } } { "start_trigger.v" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/start_trigger.v" 17 -1 0 } } { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 77 -1 0 } } { "../hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1668618045267 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1668618045267 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[0\] Low " "Register toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[0\] will power up to Low" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1668618047525 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[31\] Low " "Register toplevel:toplevel\|toplevel_ifetch:inst_fetch\|reset_cntr\[31\] will power up to Low" {  } { { "../hdl_files/gcu_ic/ifetch.vhdl" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/hdl_files/gcu_ic/ifetch.vhdl" 96 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1668618047525 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1668618047525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618047940 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1668618054227 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"dataram:dataram\|altsyncram:altsyncram_component\|altsyncram_ivt3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ivt3.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/altsyncram_ivt3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dataram.vhd" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/dataram.vhd" 62 0 0 } } { "mac.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 344 256 472 472 "dataram" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618054254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/04-fir-tta-with-mac-vhdl/quartus/output_files/mac.map.smsg " "Generated suppressed messages file /home/user/04-fir-tta-with-mac-vhdl/quartus/output_files/mac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668618054471 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 158 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 158 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1668618055563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668618055892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668618055892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4183 " "Implemented 4183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668618056982 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668618056982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3948 " "Implemented 3948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668618056982 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1668618056982 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1668618056982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668618056982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668618057054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 19:00:57 2022 " "Processing ended: Wed Nov 16 19:00:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668618057054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668618057054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668618057054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668618057054 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1700@license1.ee.oulu.fi " "Can't contact license server \"1700@license1.ee.oulu.fi\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1668618069218 ""}
{ "Info" "ICPT_EVAL_MODE" "4 Nov 20, 2022 " "Thank you for using the Quartus II software 30-day evaluation. You have 4 days left (until Nov 20, 2022) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1668618069219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668618069931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668618069932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 19:00:58 2022 " "Processing started: Wed Nov 16 19:00:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668618069932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668618069932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mac -c mac " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668618069933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668618069994 ""}
{ "Info" "0" "" "Project  = mac" {  } {  } 0 0 "Project  = mac" 0 0 "Fitter" 0 0 1668618069997 ""}
{ "Info" "0" "" "Revision = mac" {  } {  } 0 0 "Revision = mac" 0 0 "Fitter" 0 0 1668618070001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1668618070250 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mac EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"mac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668618070333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668618070380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668618070381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668618070382 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668618070811 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668618071306 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668618071306 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10317 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668618071334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10319 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668618071334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10321 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668618071334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10323 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668618071334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10325 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668618071334 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668618071334 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668618071341 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1668618071450 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668618073768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668618073768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1668618073768 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1668618073768 ""}
{ "Info" "ISTA_SDC_FOUND" "mac.sdc " "Reading SDC File: 'mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668618073855 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618073950 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618073950 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618073950 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1668618073950 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1668618073951 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668618073951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668618073951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668618073951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1668618073951 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1668618073951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668618074723 ""}  } { { "mac.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 96 -216 -48 112 "clk" "" } } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10305 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668618074723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668618074723 ""}  } { { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 5813 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668618074723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[6\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 599 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[5\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 600 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[4\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 601 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[3\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 602 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[2\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 603 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[1\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 604 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[0\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 605 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[6\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_397.tdf" 69 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 622 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[5\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_397.tdf" 69 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 623 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[4\] " "Destination node stream_source_1:stream_source_1\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/04-fir-tta-with-mac-vhdl/quartus/db/cntr_397.tdf" 69 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:stream_source_1|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 624 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1668618074724 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668618074724 ""}  } { { "mac.bdf" "" { Schematic "/home/user/04-fir-tta-with-mac-vhdl/quartus/mac.bdf" { { 128 -216 -48 144 "reset_n" "" } } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 10306 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668618074724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668618074727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 8403 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 6377 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668618074727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668618074727 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 0 { 0 ""} 0 7345 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668618074727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668618076495 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668618076513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668618076515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668618076544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668618076576 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668618076610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668618077060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "84 EC " "Packed 84 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1668618077079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668618077079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668618077608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668618080075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668618082248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668618082328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668618091337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668618091337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668618093228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "/home/user/04-fir-tta-with-mac-vhdl/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668618098694 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668618098694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668618102671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668618102675 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1668618102675 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668618102675 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.32 " "Total time spent on timing analysis during the Fitter is 5.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668618103011 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668618103074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668618104799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668618104848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668618106314 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668618108371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/04-fir-tta-with-mac-vhdl/quartus/output_files/mac.fit.smsg " "Generated suppressed messages file /home/user/04-fir-tta-with-mac-vhdl/quartus/output_files/mac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668618110126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668618111931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 19:01:51 2022 " "Processing ended: Wed Nov 16 19:01:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668618111931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668618111931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668618111931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668618111931 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1700@license1.ee.oulu.fi " "Can't contact license server \"1700@license1.ee.oulu.fi\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1668618124957 ""}
{ "Info" "ICPT_EVAL_MODE" "4 Nov 20, 2022 " "Thank you for using the Quartus II software 30-day evaluation. You have 4 days left (until Nov 20, 2022) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Fitter" 0 -1 1668618124958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668618124961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668618124962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 19:01:54 2022 " "Processing started: Wed Nov 16 19:01:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668618124962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668618124962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mac -c mac " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668618124962 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1668618125413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668618125734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 19:02:05 2022 " "Processing ended: Wed Nov 16 19:02:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668618125734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668618125734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668618125734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668618125734 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668618125957 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1700@license1.ee.oulu.fi " "Can't contact license server \"1700@license1.ee.oulu.fi\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1668618138550 ""}
{ "Info" "ICPT_EVAL_MODE" "4 Nov 20, 2022 " "Thank you for using the Quartus II software 30-day evaluation. You have 4 days left (until Nov 20, 2022) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Assembler" 0 -1 1668618138551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668618138707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668618138708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 19:02:08 2022 " "Processing started: Wed Nov 16 19:02:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668618138708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668618138708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mac -c mac " "Command: quartus_sta mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668618138709 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1668618138783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1668618139209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668618139218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668618139264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668618139264 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668618139971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1668618139971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1668618139971 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1668618139971 ""}
{ "Info" "ISTA_SDC_FOUND" "mac.sdc " "Reading SDC File: 'mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1668618140046 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618140330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618140330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618140330 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1668618140330 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1668618140331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1668618140365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.814 " "Worst-case setup slack is 1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.814               0.000 clk  " "    1.814               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.238               0.000 altera_reserved_tck  " "   43.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618140596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clk  " "    0.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618140648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.257 " "Worst-case recovery slack is 48.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.257               0.000 altera_reserved_tck  " "   48.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618140652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.219 " "Worst-case removal slack is 1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 altera_reserved_tck  " "    1.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618140656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.573 " "Worst-case minimum pulse width slack is 9.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.573               0.000 clk  " "    9.573               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.583               0.000 altera_reserved_tck  " "   49.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618140662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618140662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1668618141129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1668618141202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1668618143183 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618143539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618143539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618143539 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1668618143539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.835 " "Worst-case setup slack is 3.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.835               0.000 clk  " "    3.835               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.979               0.000 altera_reserved_tck  " "   43.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618143681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk  " "    0.289               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618143727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.496 " "Worst-case recovery slack is 48.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.496               0.000 altera_reserved_tck  " "   48.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618143739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.107 " "Worst-case removal slack is 1.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107               0.000 altera_reserved_tck  " "    1.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618143749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.570 " "Worst-case minimum pulse width slack is 9.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 clk  " "    9.570               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.524               0.000 altera_reserved_tck  " "   49.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618143757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618143757 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1668618144177 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618144587 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618144587 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1668618144587 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1668618144587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.618 " "Worst-case setup slack is 9.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618               0.000 clk  " "    9.618               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.238               0.000 altera_reserved_tck  " "   46.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618144646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clk  " "    0.136               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618144692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.164 " "Worst-case recovery slack is 49.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.164               0.000 altera_reserved_tck  " "   49.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618144701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 altera_reserved_tck  " "    0.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618144714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 clk  " "    9.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470               0.000 altera_reserved_tck  " "   49.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668618144750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668618144750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668618145388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668618145391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668618145718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 19:02:25 2022 " "Processing ended: Wed Nov 16 19:02:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668618145718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668618145718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668618145718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668618145718 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1700@license1.ee.oulu.fi " "Can't contact license server \"1700@license1.ee.oulu.fi\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1668618158979 ""}
{ "Info" "ICPT_EVAL_MODE" "4 Nov 20, 2022 " "Thank you for using the Quartus II software 30-day evaluation. You have 4 days left (until Nov 20, 2022) before compilation and simulation support is disabled." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days left (until %2!s!) before compilation and simulation support is disabled." 0 0 "Quartus II" 0 -1 1668618158981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668618158983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668618158984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 19:02:28 2022 " "Processing started: Wed Nov 16 19:02:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668618158984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668618158984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mac -c mac " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mac -c mac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668618158985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_6_1200mv_85c_slow.vho /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_6_1200mv_85c_slow.vho in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618161338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_6_1200mv_0c_slow.vho /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_6_1200mv_0c_slow.vho in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618162190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_min_1200mv_0c_fast.vho /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_min_1200mv_0c_fast.vho in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618163059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac.vho /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac.vho in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618163964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_6_1200mv_85c_vhd_slow.sdo /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_6_1200mv_85c_vhd_slow.sdo in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618164775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_6_1200mv_0c_vhd_slow.sdo /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_6_1200mv_0c_vhd_slow.sdo in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618165577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_min_1200mv_0c_vhd_fast.sdo /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_min_1200mv_0c_vhd_fast.sdo in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618166366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mac_vhd.sdo /home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/ simulation " "Generated file mac_vhd.sdo in folder \"/home/user/04-fir-tta-with-mac-vhdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668618167172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668618167565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 19:02:47 2022 " "Processing ended: Wed Nov 16 19:02:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668618167565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668618167565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668618167565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668618167565 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668618167829 ""}
