begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010-2011 Juli Mallett<jmallett@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/endian.h>
end_include

begin_include
include|#
directive|include
file|<sys/interrupt.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_extern.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<contrib/octeon-sdk/cvmx.h>
end_include

begin_include
include|#
directive|include
file|<mips/cavium/octeon_irq.h>
end_include

begin_include
include|#
directive|include
file|<contrib/octeon-sdk/cvmx-pcie.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcireg.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcivar.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcib_private.h>
end_include

begin_include
include|#
directive|include
file|<mips/cavium/octopcireg.h>
end_include

begin_include
include|#
directive|include
file|<mips/cavium/octopcivar.h>
end_include

begin_include
include|#
directive|include
file|"pcib_if.h"
end_include

begin_define
define|#
directive|define
name|NPI_WRITE
parameter_list|(
name|addr
parameter_list|,
name|value
parameter_list|)
value|cvmx_write64_uint32((addr) ^ 4, (value))
end_define

begin_define
define|#
directive|define
name|NPI_READ
parameter_list|(
name|addr
parameter_list|)
value|cvmx_read64_uint32((addr) ^ 4)
end_define

begin_struct
struct|struct
name|octopci_softc
block|{
name|device_t
name|sc_dev
decl_stmt|;
name|unsigned
name|sc_domain
decl_stmt|;
name|unsigned
name|sc_bus
decl_stmt|;
name|bus_addr_t
name|sc_io_base
decl_stmt|;
name|unsigned
name|sc_io_next
decl_stmt|;
name|struct
name|rman
name|sc_io
decl_stmt|;
name|bus_addr_t
name|sc_mem1_base
decl_stmt|;
name|unsigned
name|sc_mem1_next
decl_stmt|;
name|struct
name|rman
name|sc_mem1
decl_stmt|;
block|}
struct|;
end_struct

begin_function_decl
specifier|static
name|void
name|octopci_identify
parameter_list|(
name|driver_t
modifier|*
parameter_list|,
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|octopci_probe
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|octopci_attach
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|octopci_read_ivar
parameter_list|(
name|device_t
parameter_list|,
name|device_t
parameter_list|,
name|int
parameter_list|,
name|uintptr_t
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|struct
name|resource
modifier|*
name|octopci_alloc_resource
parameter_list|(
name|device_t
parameter_list|,
name|device_t
parameter_list|,
name|int
parameter_list|,
name|int
modifier|*
parameter_list|,
name|rman_res_t
parameter_list|,
name|rman_res_t
parameter_list|,
name|rman_res_t
parameter_list|,
name|u_int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|octopci_activate_resource
parameter_list|(
name|device_t
parameter_list|,
name|device_t
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|,
name|struct
name|resource
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|octopci_maxslots
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|uint32_t
name|octopci_read_config
parameter_list|(
name|device_t
parameter_list|,
name|u_int
parameter_list|,
name|u_int
parameter_list|,
name|u_int
parameter_list|,
name|u_int
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|octopci_write_config
parameter_list|(
name|device_t
parameter_list|,
name|u_int
parameter_list|,
name|u_int
parameter_list|,
name|u_int
parameter_list|,
name|u_int
parameter_list|,
name|uint32_t
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|octopci_route_interrupt
parameter_list|(
name|device_t
parameter_list|,
name|device_t
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|octopci_init_bar
parameter_list|(
name|device_t
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|uint8_t
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|octopci_init_device
parameter_list|(
name|device_t
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|unsigned
name|octopci_init_bus
parameter_list|(
name|device_t
parameter_list|,
name|unsigned
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|octopci_init_pci
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|uint64_t
name|octopci_cs_addr
parameter_list|(
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|,
name|unsigned
parameter_list|)
function_decl|;
end_function_decl

begin_function
specifier|static
name|void
name|octopci_identify
parameter_list|(
name|driver_t
modifier|*
name|drv
parameter_list|,
name|device_t
name|parent
parameter_list|)
block|{
name|BUS_ADD_CHILD
argument_list|(
name|parent
argument_list|,
literal|0
argument_list|,
literal|"pcib"
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PCIE
argument_list|)
condition|)
name|BUS_ADD_CHILD
argument_list|(
name|parent
argument_list|,
literal|0
argument_list|,
literal|"pcib"
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|octopci_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PCIE
argument_list|)
condition|)
block|{
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Cavium Octeon PCIe bridge"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
comment|/* Check whether we are a PCI host.  */
if|if
condition|(
operator|(
name|cvmx_sysinfo_get
argument_list|()
operator|->
name|bootloader_config_flags
operator|&
name|CVMX_BOOTINFO_CFG_FLAG_PCI_HOST
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
name|device_get_unit
argument_list|(
name|dev
argument_list|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Cavium Octeon PCI bridge"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|octopci_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|unsigned
name|subbus
decl_stmt|;
name|int
name|error
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PCIE
argument_list|)
condition|)
block|{
name|sc
operator|->
name|sc_domain
operator|=
name|device_get_unit
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|error
operator|=
name|cvmx_pcie_rc_initialize
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Failed to put PCIe bus in host mode.\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* 		 * In RC mode, the Simple Executive programs the first bus to 		 * be numbered as bus 1, because some IDT bridges used in 		 * Octeon systems object to being attached to bus 0. 		 */
name|sc
operator|->
name|sc_bus
operator|=
literal|1
expr_stmt|;
name|sc
operator|->
name|sc_io_base
operator|=
name|CVMX_ADD_IO_SEG
argument_list|(
name|cvmx_pcie_get_io_base_address
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|)
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_io
operator|.
name|rm_descr
operator|=
literal|"Cavium Octeon PCIe I/O Ports"
expr_stmt|;
name|sc
operator|->
name|sc_mem1_base
operator|=
name|CVMX_ADD_IO_SEG
argument_list|(
name|cvmx_pcie_get_mem_base_address
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|)
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_mem1
operator|.
name|rm_descr
operator|=
literal|"Cavium Octeon PCIe Memory"
expr_stmt|;
block|}
else|else
block|{
name|octopci_init_pci
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_domain
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_bus
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_io_base
operator|=
name|CVMX_ADDR_DID
argument_list|(
name|CVMX_FULL_DID
argument_list|(
name|CVMX_OCT_DID_PCI
argument_list|,
name|CVMX_OCT_SUBDID_PCI_IO
argument_list|)
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_io
operator|.
name|rm_descr
operator|=
literal|"Cavium Octeon PCI I/O Ports"
expr_stmt|;
name|sc
operator|->
name|sc_mem1_base
operator|=
name|CVMX_ADDR_DID
argument_list|(
name|CVMX_FULL_DID
argument_list|(
name|CVMX_OCT_DID_PCI
argument_list|,
name|CVMX_OCT_SUBDID_PCI_MEM1
argument_list|)
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_mem1
operator|.
name|rm_descr
operator|=
literal|"Cavium Octeon PCI Memory"
expr_stmt|;
block|}
name|sc
operator|->
name|sc_io
operator|.
name|rm_type
operator|=
name|RMAN_ARRAY
expr_stmt|;
name|error
operator|=
name|rman_init
argument_list|(
operator|&
name|sc
operator|->
name|sc_io
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
name|error
operator|=
name|rman_manage_region
argument_list|(
operator|&
name|sc
operator|->
name|sc_io
argument_list|,
name|CVMX_OCT_PCI_IO_BASE
argument_list|,
name|CVMX_OCT_PCI_IO_BASE
operator|+
name|CVMX_OCT_PCI_IO_SIZE
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
name|sc
operator|->
name|sc_mem1
operator|.
name|rm_type
operator|=
name|RMAN_ARRAY
expr_stmt|;
name|error
operator|=
name|rman_init
argument_list|(
operator|&
name|sc
operator|->
name|sc_mem1
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
name|error
operator|=
name|rman_manage_region
argument_list|(
operator|&
name|sc
operator|->
name|sc_mem1
argument_list|,
name|CVMX_OCT_PCI_MEM1_BASE
argument_list|,
name|CVMX_OCT_PCI_MEM1_BASE
operator|+
name|CVMX_OCT_PCI_MEM1_SIZE
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
comment|/* 	 * Next offsets for resource allocation in octopci_init_bar. 	 */
name|sc
operator|->
name|sc_io_next
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_mem1_next
operator|=
literal|0
expr_stmt|;
comment|/* 	 * Configure devices. 	 */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_bus
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|PCIR_SUBBUS_1
argument_list|,
literal|0xff
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|subbus
operator|=
name|octopci_init_bus
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_bus
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_bus
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|PCIR_SUBBUS_1
argument_list|,
name|subbus
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|device_add_child
argument_list|(
name|dev
argument_list|,
literal|"pci"
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
return|return
operator|(
name|bus_generic_attach
argument_list|(
name|dev
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|octopci_read_ivar
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|which
parameter_list|,
name|uintptr_t
modifier|*
name|result
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|which
condition|)
block|{
case|case
name|PCIB_IVAR_DOMAIN
case|:
operator|*
name|result
operator|=
name|sc
operator|->
name|sc_domain
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
case|case
name|PCIB_IVAR_BUS
case|:
operator|*
name|result
operator|=
name|sc
operator|->
name|sc_bus
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
return|return
operator|(
name|ENOENT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|struct
name|resource
modifier|*
name|octopci_alloc_resource
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|type
parameter_list|,
name|int
modifier|*
name|rid
parameter_list|,
name|rman_res_t
name|start
parameter_list|,
name|rman_res_t
name|end
parameter_list|,
name|rman_res_t
name|count
parameter_list|,
name|u_int
name|flags
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|resource
modifier|*
name|res
decl_stmt|;
name|struct
name|rman
modifier|*
name|rm
decl_stmt|;
name|int
name|error
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|bus
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|SYS_RES_IRQ
case|:
name|res
operator|=
name|bus_generic_alloc_resource
argument_list|(
name|bus
argument_list|,
name|child
argument_list|,
name|type
argument_list|,
name|rid
argument_list|,
name|start
argument_list|,
name|end
argument_list|,
name|count
argument_list|,
name|flags
argument_list|)
expr_stmt|;
if|if
condition|(
name|res
operator|!=
name|NULL
condition|)
return|return
operator|(
name|res
operator|)
return|;
return|return
operator|(
name|NULL
operator|)
return|;
case|case
name|SYS_RES_MEMORY
case|:
name|rm
operator|=
operator|&
name|sc
operator|->
name|sc_mem1
expr_stmt|;
break|break;
case|case
name|SYS_RES_IOPORT
case|:
name|rm
operator|=
operator|&
name|sc
operator|->
name|sc_io
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|NULL
operator|)
return|;
block|}
name|res
operator|=
name|rman_reserve_resource
argument_list|(
name|rm
argument_list|,
name|start
argument_list|,
name|end
argument_list|,
name|count
argument_list|,
name|flags
argument_list|,
name|child
argument_list|)
expr_stmt|;
if|if
condition|(
name|res
operator|==
name|NULL
condition|)
return|return
operator|(
name|NULL
operator|)
return|;
name|rman_set_rid
argument_list|(
name|res
argument_list|,
operator|*
name|rid
argument_list|)
expr_stmt|;
name|rman_set_bustag
argument_list|(
name|res
argument_list|,
name|octopci_bus_space
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|SYS_RES_MEMORY
case|:
name|rman_set_bushandle
argument_list|(
name|res
argument_list|,
name|sc
operator|->
name|sc_mem1_base
operator|+
name|rman_get_start
argument_list|(
name|res
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|SYS_RES_IOPORT
case|:
name|rman_set_bushandle
argument_list|(
name|res
argument_list|,
name|sc
operator|->
name|sc_io_base
operator|+
name|rman_get_start
argument_list|(
name|res
argument_list|)
argument_list|)
expr_stmt|;
if|#
directive|if
name|__mips_n64
name|rman_set_virtual
argument_list|(
name|res
argument_list|,
operator|(
name|void
operator|*
operator|)
name|rman_get_bushandle
argument_list|(
name|res
argument_list|)
argument_list|)
expr_stmt|;
else|#
directive|else
comment|/* 		 * XXX 		 * We can't access ports via a 32-bit pointer. 		 */
name|rman_set_virtual
argument_list|(
name|res
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
endif|#
directive|endif
break|break;
block|}
if|if
condition|(
operator|(
name|flags
operator|&
name|RF_ACTIVE
operator|)
operator|!=
literal|0
condition|)
block|{
name|error
operator|=
name|bus_activate_resource
argument_list|(
name|child
argument_list|,
name|type
argument_list|,
operator|*
name|rid
argument_list|,
name|res
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|rman_release_resource
argument_list|(
name|res
argument_list|)
expr_stmt|;
return|return
operator|(
name|NULL
operator|)
return|;
block|}
block|}
return|return
operator|(
name|res
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|octopci_activate_resource
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|type
parameter_list|,
name|int
name|rid
parameter_list|,
name|struct
name|resource
modifier|*
name|res
parameter_list|)
block|{
name|bus_space_handle_t
name|bh
decl_stmt|;
name|int
name|error
decl_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|SYS_RES_IRQ
case|:
name|error
operator|=
name|bus_generic_activate_resource
argument_list|(
name|bus
argument_list|,
name|child
argument_list|,
name|type
argument_list|,
name|rid
argument_list|,
name|res
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
case|case
name|SYS_RES_MEMORY
case|:
case|case
name|SYS_RES_IOPORT
case|:
name|error
operator|=
name|bus_space_map
argument_list|(
name|rman_get_bustag
argument_list|(
name|res
argument_list|)
argument_list|,
name|rman_get_bushandle
argument_list|(
name|res
argument_list|)
argument_list|,
name|rman_get_size
argument_list|(
name|res
argument_list|)
argument_list|,
literal|0
argument_list|,
operator|&
name|bh
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
name|rman_set_bushandle
argument_list|(
name|res
argument_list|,
name|bh
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|error
operator|=
name|rman_activate_resource
argument_list|(
name|res
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|octopci_maxslots
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
return|return
operator|(
name|PCI_SLOTMAX
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|octopci_read_config
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|bus
parameter_list|,
name|u_int
name|slot
parameter_list|,
name|u_int
name|func
parameter_list|,
name|u_int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|uint64_t
name|addr
decl_stmt|;
name|uint32_t
name|data
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PCIE
argument_list|)
condition|)
block|{
if|if
condition|(
name|bus
operator|==
literal|0
operator|&&
name|slot
operator|==
literal|0
operator|&&
name|func
operator|==
literal|0
condition|)
return|return
operator|(
operator|(
name|uint32_t
operator|)
operator|-
literal|1
operator|)
return|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
return|return
operator|(
name|cvmx_pcie_config_read32
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
operator|)
return|;
case|case
literal|2
case|:
return|return
operator|(
name|cvmx_pcie_config_read16
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
operator|)
return|;
case|case
literal|1
case|:
return|return
operator|(
name|cvmx_pcie_config_read8
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
operator|)
return|;
default|default:
return|return
operator|(
operator|(
name|uint32_t
operator|)
operator|-
literal|1
operator|)
return|;
block|}
block|}
name|addr
operator|=
name|octopci_cs_addr
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
name|data
operator|=
name|le32toh
argument_list|(
name|cvmx_read64_uint32
argument_list|(
name|addr
argument_list|)
argument_list|)
expr_stmt|;
return|return
operator|(
name|data
operator|)
return|;
case|case
literal|2
case|:
name|data
operator|=
name|le16toh
argument_list|(
name|cvmx_read64_uint16
argument_list|(
name|addr
argument_list|)
argument_list|)
expr_stmt|;
return|return
operator|(
name|data
operator|)
return|;
case|case
literal|1
case|:
name|data
operator|=
name|cvmx_read64_uint8
argument_list|(
name|addr
argument_list|)
expr_stmt|;
return|return
operator|(
name|data
operator|)
return|;
default|default:
return|return
operator|(
operator|(
name|uint32_t
operator|)
operator|-
literal|1
operator|)
return|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|octopci_write_config
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|bus
parameter_list|,
name|u_int
name|slot
parameter_list|,
name|u_int
name|func
parameter_list|,
name|u_int
name|reg
parameter_list|,
name|uint32_t
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|uint64_t
name|addr
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PCIE
argument_list|)
condition|)
block|{
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
name|cvmx_pcie_config_write32
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return;
case|case
literal|2
case|:
name|cvmx_pcie_config_write16
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return;
case|case
literal|1
case|:
name|cvmx_pcie_config_write8
argument_list|(
name|sc
operator|->
name|sc_domain
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return;
default|default:
return|return;
block|}
block|}
name|addr
operator|=
name|octopci_cs_addr
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
name|cvmx_write64_uint32
argument_list|(
name|addr
argument_list|,
name|htole32
argument_list|(
name|data
argument_list|)
argument_list|)
expr_stmt|;
return|return;
case|case
literal|2
case|:
name|cvmx_write64_uint16
argument_list|(
name|addr
argument_list|,
name|htole16
argument_list|(
name|data
argument_list|)
argument_list|)
expr_stmt|;
return|return;
case|case
literal|1
case|:
name|cvmx_write64_uint8
argument_list|(
name|addr
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return;
default|default:
return|return;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|octopci_route_interrupt
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|pin
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|unsigned
name|bus
decl_stmt|,
name|slot
decl_stmt|,
name|func
decl_stmt|;
name|unsigned
name|irq
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|octeon_has_feature
argument_list|(
name|OCTEON_FEATURE_PCIE
argument_list|)
condition|)
return|return
operator|(
name|OCTEON_IRQ_PCI_INT0
operator|+
name|pin
operator|-
literal|1
operator|)
return|;
name|bus
operator|=
name|pci_get_bus
argument_list|(
name|child
argument_list|)
expr_stmt|;
name|slot
operator|=
name|pci_get_slot
argument_list|(
name|child
argument_list|)
expr_stmt|;
name|func
operator|=
name|pci_get_function
argument_list|(
name|child
argument_list|)
expr_stmt|;
comment|/* 	 * Board types we have to know at compile-time. 	 */
if|#
directive|if
name|defined
argument_list|(
name|OCTEON_BOARD_CAPK_0100ND
argument_list|)
if|if
condition|(
name|bus
operator|==
literal|0
operator|&&
name|slot
operator|==
literal|12
operator|&&
name|func
operator|==
literal|0
condition|)
return|return
operator|(
name|OCTEON_IRQ_PCI_INT2
operator|)
return|;
endif|#
directive|endif
comment|/* 	 * For board types we can determine at runtime. 	 */
switch|switch
condition|(
name|cvmx_sysinfo_get
argument_list|()
operator|->
name|board_type
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|OCTEON_VENDOR_LANNER
argument_list|)
case|case
name|CVMX_BOARD_TYPE_CUST_LANNER_MR955
case|:
return|return
operator|(
name|OCTEON_IRQ_PCI_INT0
operator|+
name|pin
operator|-
literal|1
operator|)
return|;
case|case
name|CVMX_BOARD_TYPE_CUST_LANNER_MR320
case|:
if|if
condition|(
name|slot
operator|<
literal|32
condition|)
block|{
if|if
condition|(
name|slot
operator|==
literal|3
operator|||
name|slot
operator|==
literal|9
condition|)
name|irq
operator|=
name|pin
expr_stmt|;
else|else
name|irq
operator|=
name|pin
operator|-
literal|1
expr_stmt|;
return|return
operator|(
name|OCTEON_IRQ_PCI_INT0
operator|+
operator|(
name|irq
operator|&
literal|3
operator|)
operator|)
return|;
block|}
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
name|irq
operator|=
name|slot
operator|+
name|pin
operator|-
literal|3
expr_stmt|;
return|return
operator|(
name|OCTEON_IRQ_PCI_INT0
operator|+
operator|(
name|irq
operator|&
literal|3
operator|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|octopci_init_bar
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|unsigned
name|b
parameter_list|,
name|unsigned
name|s
parameter_list|,
name|unsigned
name|f
parameter_list|,
name|unsigned
name|barnum
parameter_list|,
name|uint8_t
modifier|*
name|commandp
parameter_list|)
block|{
name|struct
name|octopci_softc
modifier|*
name|sc
decl_stmt|;
name|uint64_t
name|bar
decl_stmt|;
name|unsigned
name|size
decl_stmt|;
name|int
name|barsize
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BAR
argument_list|(
name|barnum
argument_list|)
argument_list|,
literal|0xffffffff
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|bar
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BAR
argument_list|(
name|barnum
argument_list|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|bar
operator|==
literal|0
condition|)
block|{
comment|/* Bar not implemented; got to next bar.  */
return|return
operator|(
name|barnum
operator|+
literal|1
operator|)
return|;
block|}
if|if
condition|(
name|PCI_BAR_IO
argument_list|(
name|bar
argument_list|)
condition|)
block|{
name|size
operator|=
operator|~
operator|(
name|bar
operator|&
name|PCIM_BAR_IO_BASE
operator|)
operator|+
literal|1
expr_stmt|;
name|sc
operator|->
name|sc_io_next
operator|=
name|roundup2
argument_list|(
name|sc
operator|->
name|sc_io_next
argument_list|,
name|size
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_io_next
operator|+
name|size
operator|>
name|CVMX_OCT_PCI_IO_SIZE
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"%02x.%02x:%02x: no ports for BAR%u.\n"
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|barnum
argument_list|)
expr_stmt|;
return|return
operator|(
name|barnum
operator|+
literal|1
operator|)
return|;
block|}
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BAR
argument_list|(
name|barnum
argument_list|)
argument_list|,
name|CVMX_OCT_PCI_IO_BASE
operator|+
name|sc
operator|->
name|sc_io_next
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_io_next
operator|+=
name|size
expr_stmt|;
comment|/* 		 * Enable I/O ports. 		 */
operator|*
name|commandp
operator||=
name|PCIM_CMD_PORTEN
expr_stmt|;
return|return
operator|(
name|barnum
operator|+
literal|1
operator|)
return|;
block|}
else|else
block|{
if|if
condition|(
name|PCIR_BAR
argument_list|(
name|barnum
argument_list|)
operator|==
name|PCIR_BIOS
condition|)
block|{
comment|/* 			 * ROM BAR is always 32-bit. 			 */
name|barsize
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
switch|switch
condition|(
name|bar
operator|&
name|PCIM_BAR_MEM_TYPE
condition|)
block|{
case|case
name|PCIM_BAR_MEM_64
case|:
comment|/* 				 * XXX 				 * High 32 bits are all zeroes for now. 				 */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BAR
argument_list|(
name|barnum
operator|+
literal|1
argument_list|)
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|barsize
operator|=
literal|2
expr_stmt|;
break|break;
default|default:
name|barsize
operator|=
literal|1
expr_stmt|;
break|break;
block|}
block|}
name|size
operator|=
operator|~
operator|(
name|bar
operator|&
operator|(
name|uint32_t
operator|)
name|PCIM_BAR_MEM_BASE
operator|)
operator|+
literal|1
expr_stmt|;
name|sc
operator|->
name|sc_mem1_next
operator|=
name|roundup2
argument_list|(
name|sc
operator|->
name|sc_mem1_next
argument_list|,
name|size
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem1_next
operator|+
name|size
operator|>
name|CVMX_OCT_PCI_MEM1_SIZE
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"%02x.%02x:%02x: no memory for BAR%u.\n"
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|barnum
argument_list|)
expr_stmt|;
return|return
operator|(
name|barnum
operator|+
name|barsize
operator|)
return|;
block|}
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BAR
argument_list|(
name|barnum
argument_list|)
argument_list|,
name|CVMX_OCT_PCI_MEM1_BASE
operator|+
name|sc
operator|->
name|sc_mem1_next
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_mem1_next
operator|+=
name|size
expr_stmt|;
comment|/* 		 * Enable memory access. 		 */
operator|*
name|commandp
operator||=
name|PCIM_CMD_MEMEN
expr_stmt|;
return|return
operator|(
name|barnum
operator|+
name|barsize
operator|)
return|;
block|}
block|}
end_function

begin_function
specifier|static
name|unsigned
name|octopci_init_device
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|unsigned
name|b
parameter_list|,
name|unsigned
name|s
parameter_list|,
name|unsigned
name|f
parameter_list|,
name|unsigned
name|secbus
parameter_list|)
block|{
name|unsigned
name|barnum
decl_stmt|,
name|bars
decl_stmt|;
name|uint8_t
name|brctl
decl_stmt|;
name|uint8_t
name|class
decl_stmt|,
name|subclass
decl_stmt|;
name|uint8_t
name|command
decl_stmt|;
name|uint8_t
name|hdrtype
decl_stmt|;
comment|/* Read header type (again.)  */
name|hdrtype
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_HDRTYPE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* 	 * Disable memory and I/O while programming BARs. 	 */
name|command
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_COMMAND
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|command
operator|&=
operator|~
operator|(
name|PCIM_CMD_MEMEN
operator||
name|PCIM_CMD_PORTEN
operator|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_COMMAND
argument_list|,
name|command
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|10000
argument_list|)
expr_stmt|;
comment|/* Program BARs.  */
switch|switch
condition|(
name|hdrtype
operator|&
name|PCIM_HDRTYPE
condition|)
block|{
case|case
name|PCIM_HDRTYPE_NORMAL
case|:
name|bars
operator|=
literal|6
expr_stmt|;
break|break;
case|case
name|PCIM_HDRTYPE_BRIDGE
case|:
name|bars
operator|=
literal|2
expr_stmt|;
break|break;
case|case
name|PCIM_HDRTYPE_CARDBUS
case|:
name|bars
operator|=
literal|0
expr_stmt|;
break|break;
default|default:
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"%02x.%02x:%02x: invalid header type %#x\n"
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|hdrtype
argument_list|)
expr_stmt|;
return|return
operator|(
name|secbus
operator|)
return|;
block|}
name|barnum
operator|=
literal|0
expr_stmt|;
while|while
condition|(
name|barnum
operator|<
name|bars
condition|)
name|barnum
operator|=
name|octopci_init_bar
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|barnum
argument_list|,
operator|&
name|command
argument_list|)
expr_stmt|;
comment|/* Enable bus mastering.  */
name|command
operator||=
name|PCIM_CMD_BUSMASTEREN
expr_stmt|;
comment|/* Enable whatever facilities the BARs require.  */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_COMMAND
argument_list|,
name|command
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|10000
argument_list|)
expr_stmt|;
comment|/*  	 * Set cache line size.  On Octeon it should be 128 bytes, 	 * but according to Linux some Intel bridges have trouble 	 * with values over 64 bytes, so use 64 bytes. 	 */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_CACHELNSZ
argument_list|,
literal|16
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set latency timer.  */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_LATTIMER
argument_list|,
literal|48
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Board-specific or device-specific fixups and workarounds.  */
switch|switch
condition|(
name|cvmx_sysinfo_get
argument_list|()
operator|->
name|board_type
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|OCTEON_VENDOR_LANNER
argument_list|)
case|case
name|CVMX_BOARD_TYPE_CUST_LANNER_MR955
case|:
if|if
condition|(
name|b
operator|==
literal|1
operator|&&
name|s
operator|==
literal|7
operator|&&
name|f
operator|==
literal|0
condition|)
block|{
name|bus_addr_t
name|busaddr
decl_stmt|,
name|unitbusaddr
decl_stmt|;
name|uint32_t
name|bar
decl_stmt|;
name|uint32_t
name|tmp
decl_stmt|;
name|unsigned
name|unit
decl_stmt|;
comment|/* 			 * Set Tx DMA power. 			 */
name|bar
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BAR
argument_list|(
literal|3
argument_list|)
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|busaddr
operator|=
name|CVMX_ADDR_DID
argument_list|(
name|CVMX_FULL_DID
argument_list|(
name|CVMX_OCT_DID_PCI
argument_list|,
name|CVMX_OCT_SUBDID_PCI_MEM1
argument_list|)
argument_list|)
expr_stmt|;
name|busaddr
operator|+=
operator|(
name|bar
operator|&
operator|(
name|uint32_t
operator|)
name|PCIM_BAR_MEM_BASE
operator|)
expr_stmt|;
for|for
control|(
name|unit
operator|=
literal|0
init|;
name|unit
operator|<
literal|4
condition|;
name|unit
operator|++
control|)
block|{
name|unitbusaddr
operator|=
name|busaddr
operator|+
literal|0x430
operator|+
operator|(
name|unit
operator|<<
literal|8
operator|)
expr_stmt|;
name|tmp
operator|=
name|le32toh
argument_list|(
name|cvmx_read64_uint32
argument_list|(
name|unitbusaddr
argument_list|)
argument_list|)
expr_stmt|;
name|tmp
operator|&=
operator|~
literal|0x700
expr_stmt|;
name|tmp
operator||=
literal|0x300
expr_stmt|;
name|cvmx_write64_uint32
argument_list|(
name|unitbusaddr
argument_list|,
name|htole32
argument_list|(
name|tmp
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
comment|/* Configure PCI-PCI bridges.  */
name|class
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_CLASS
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|class
operator|!=
name|PCIC_BRIDGE
condition|)
return|return
operator|(
name|secbus
operator|)
return|;
name|subclass
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_SUBCLASS
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|subclass
operator|!=
name|PCIS_BRIDGE_PCI
condition|)
return|return
operator|(
name|secbus
operator|)
return|;
comment|/* Enable memory and I/O access.  */
name|command
operator||=
name|PCIM_CMD_MEMEN
operator||
name|PCIM_CMD_PORTEN
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_COMMAND
argument_list|,
name|command
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Enable errors and parity checking.  Do a bus reset.  */
name|brctl
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BRIDGECTL_1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|brctl
operator||=
name|PCIB_BCR_PERR_ENABLE
operator||
name|PCIB_BCR_SERR_ENABLE
expr_stmt|;
comment|/* Perform a secondary bus reset.  */
name|brctl
operator||=
name|PCIB_BCR_SECBUS_RESET
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BRIDGECTL_1
argument_list|,
name|brctl
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100000
argument_list|)
expr_stmt|;
name|brctl
operator|&=
operator|~
name|PCIB_BCR_SECBUS_RESET
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BRIDGECTL_1
argument_list|,
name|brctl
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|secbus
operator|++
expr_stmt|;
comment|/* Program memory and I/O ranges.  */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_MEMBASE_1
argument_list|,
name|CVMX_OCT_PCI_MEM1_BASE
operator|>>
literal|16
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_MEMLIMIT_1
argument_list|,
operator|(
name|CVMX_OCT_PCI_MEM1_BASE
operator|+
name|CVMX_OCT_PCI_MEM1_SIZE
operator|-
literal|1
operator|)
operator|>>
literal|16
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_IOBASEL_1
argument_list|,
name|CVMX_OCT_PCI_IO_BASE
operator|>>
literal|8
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_IOBASEH_1
argument_list|,
name|CVMX_OCT_PCI_IO_BASE
operator|>>
literal|16
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_IOLIMITL_1
argument_list|,
operator|(
name|CVMX_OCT_PCI_IO_BASE
operator|+
name|CVMX_OCT_PCI_IO_SIZE
operator|-
literal|1
operator|)
operator|>>
literal|8
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_IOLIMITH_1
argument_list|,
operator|(
name|CVMX_OCT_PCI_IO_BASE
operator|+
name|CVMX_OCT_PCI_IO_SIZE
operator|-
literal|1
operator|)
operator|>>
literal|16
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|/* Program prefetchable memory decoder.  */
comment|/* XXX */
comment|/* Probe secondary/subordinate buses.  */
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_PRIBUS_1
argument_list|,
name|b
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_SECBUS_1
argument_list|,
name|secbus
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_SUBBUS_1
argument_list|,
literal|0xff
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Perform a secondary bus reset.  */
name|brctl
operator||=
name|PCIB_BCR_SECBUS_RESET
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BRIDGECTL_1
argument_list|,
name|brctl
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100000
argument_list|)
expr_stmt|;
name|brctl
operator|&=
operator|~
name|PCIB_BCR_SECBUS_RESET
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_BRIDGECTL_1
argument_list|,
name|brctl
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Give the bus time to settle now before reading configspace.  */
name|DELAY
argument_list|(
literal|100000
argument_list|)
expr_stmt|;
name|secbus
operator|=
name|octopci_init_bus
argument_list|(
name|dev
argument_list|,
name|secbus
argument_list|)
expr_stmt|;
name|octopci_write_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_SUBBUS_1
argument_list|,
name|secbus
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
operator|(
name|secbus
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|octopci_init_bus
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|unsigned
name|b
parameter_list|)
block|{
name|unsigned
name|s
decl_stmt|,
name|f
decl_stmt|;
name|uint8_t
name|hdrtype
decl_stmt|;
name|unsigned
name|secbus
decl_stmt|;
name|secbus
operator|=
name|b
expr_stmt|;
for|for
control|(
name|s
operator|=
literal|0
init|;
name|s
operator|<=
name|PCI_SLOTMAX
condition|;
name|s
operator|++
control|)
block|{
for|for
control|(
name|f
operator|=
literal|0
init|;
name|f
operator|<=
name|PCI_FUNCMAX
condition|;
name|f
operator|++
control|)
block|{
name|hdrtype
operator|=
name|octopci_read_config
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|PCIR_HDRTYPE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|hdrtype
operator|==
literal|0xff
condition|)
block|{
if|if
condition|(
name|f
operator|==
literal|0
condition|)
break|break;
comment|/* Next slot.  */
continue|continue;
comment|/* Next function.  */
block|}
name|secbus
operator|=
name|octopci_init_device
argument_list|(
name|dev
argument_list|,
name|b
argument_list|,
name|s
argument_list|,
name|f
argument_list|,
name|secbus
argument_list|)
expr_stmt|;
if|if
condition|(
name|f
operator|==
literal|0
operator|&&
operator|(
name|hdrtype
operator|&
name|PCIM_MFDEV
operator|)
operator|==
literal|0
condition|)
break|break;
comment|/* Next slot.  */
block|}
block|}
return|return
operator|(
name|secbus
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint64_t
name|octopci_cs_addr
parameter_list|(
name|unsigned
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|)
block|{
name|octeon_pci_config_space_address_t
name|pci_addr
decl_stmt|;
name|pci_addr
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|upper
operator|=
literal|2
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|io
operator|=
literal|1
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|did
operator|=
literal|3
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|subdid
operator|=
name|CVMX_OCT_SUBDID_PCI_CFG
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|endian_swap
operator|=
literal|1
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|bus
operator|=
name|bus
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|dev
operator|=
name|slot
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|func
operator|=
name|func
expr_stmt|;
name|pci_addr
operator|.
name|s
operator|.
name|reg
operator|=
name|reg
expr_stmt|;
return|return
operator|(
name|pci_addr
operator|.
name|u64
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|octopci_init_pci
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|cvmx_npi_mem_access_subid_t
name|npi_mem_access_subid
decl_stmt|;
name|cvmx_npi_pci_int_arb_cfg_t
name|npi_pci_int_arb_cfg
decl_stmt|;
name|cvmx_npi_ctl_status_t
name|npi_ctl_status
decl_stmt|;
name|cvmx_pci_ctl_status_2_t
name|pci_ctl_status_2
decl_stmt|;
name|cvmx_pci_cfg56_t
name|pci_cfg56
decl_stmt|;
name|cvmx_pci_cfg22_t
name|pci_cfg22
decl_stmt|;
name|cvmx_pci_cfg16_t
name|pci_cfg16
decl_stmt|;
name|cvmx_pci_cfg19_t
name|pci_cfg19
decl_stmt|;
name|cvmx_pci_cfg01_t
name|pci_cfg01
decl_stmt|;
name|unsigned
name|i
decl_stmt|;
comment|/* 	 * Reset the PCI bus. 	 */
name|cvmx_write_csr
argument_list|(
name|CVMX_CIU_SOFT_PRST
argument_list|,
literal|0x1
argument_list|)
expr_stmt|;
name|cvmx_read_csr
argument_list|(
name|CVMX_CIU_SOFT_PRST
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|2000
argument_list|)
expr_stmt|;
name|npi_ctl_status
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|npi_ctl_status
operator|.
name|s
operator|.
name|max_word
operator|=
literal|1
expr_stmt|;
name|npi_ctl_status
operator|.
name|s
operator|.
name|timer
operator|=
literal|1
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_NPI_CTL_STATUS
argument_list|,
name|npi_ctl_status
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* 	 * Set host mode. 	 */
switch|switch
condition|(
name|cvmx_sysinfo_get
argument_list|()
operator|->
name|board_type
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|OCTEON_VENDOR_LANNER
argument_list|)
case|case
name|CVMX_BOARD_TYPE_CUST_LANNER_MR320
case|:
case|case
name|CVMX_BOARD_TYPE_CUST_LANNER_MR955
case|:
comment|/* 32-bit PCI-X */
name|cvmx_write_csr
argument_list|(
name|CVMX_CIU_SOFT_PRST
argument_list|,
literal|0x0
argument_list|)
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
comment|/* 64-bit PCI-X */
name|cvmx_write_csr
argument_list|(
name|CVMX_CIU_SOFT_PRST
argument_list|,
literal|0x4
argument_list|)
expr_stmt|;
break|break;
block|}
name|cvmx_read_csr
argument_list|(
name|CVMX_CIU_SOFT_PRST
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|2000
argument_list|)
expr_stmt|;
comment|/* 	 * Enable BARs and configure big BAR mode. 	 */
name|pci_ctl_status_2
operator|.
name|u32
operator|=
literal|0
expr_stmt|;
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bb1_hole
operator|=
literal|5
expr_stmt|;
comment|/* 256MB hole in BAR1 */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bb1_siz
operator|=
literal|1
expr_stmt|;
comment|/* BAR1 is 2GB */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bb_ca
operator|=
literal|1
expr_stmt|;
comment|/* Bypass cache for big BAR */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bb_es
operator|=
literal|1
expr_stmt|;
comment|/* Do big BAR byte-swapping */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bb1
operator|=
literal|1
expr_stmt|;
comment|/* BAR1 is big */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bb0
operator|=
literal|1
expr_stmt|;
comment|/* BAR0 is big */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bar2pres
operator|=
literal|1
expr_stmt|;
comment|/* BAR2 present */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|pmo_amod
operator|=
literal|1
expr_stmt|;
comment|/* Round-robin priority */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|tsr_hwm
operator|=
literal|1
expr_stmt|;
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bar2_enb
operator|=
literal|1
expr_stmt|;
comment|/* Enable BAR2 */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bar2_esx
operator|=
literal|1
expr_stmt|;
comment|/* Do BAR2 byte-swapping */
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|bar2_cax
operator|=
literal|1
expr_stmt|;
comment|/* Bypass cache for BAR2 */
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CTL_STATUS_2
argument_list|,
name|pci_ctl_status_2
operator|.
name|u32
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|2000
argument_list|)
expr_stmt|;
name|pci_ctl_status_2
operator|.
name|u32
operator|=
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CTL_STATUS_2
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"%u-bit PCI%s bus.\n"
argument_list|,
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|ap_64ad
condition|?
literal|64
else|:
literal|32
argument_list|,
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|ap_pcix
condition|?
literal|"-X"
else|:
literal|""
argument_list|)
expr_stmt|;
comment|/* 	 * Set up transaction splitting, etc., parameters. 	 */
name|pci_cfg19
operator|.
name|u32
operator|=
literal|0
expr_stmt|;
name|pci_cfg19
operator|.
name|s
operator|.
name|mrbcm
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|ap_pcix
condition|)
block|{
name|pci_cfg19
operator|.
name|s
operator|.
name|mdrrmc
operator|=
literal|0
expr_stmt|;
name|pci_cfg19
operator|.
name|s
operator|.
name|tdomc
operator|=
literal|4
expr_stmt|;
block|}
else|else
block|{
name|pci_cfg19
operator|.
name|s
operator|.
name|mdrrmc
operator|=
literal|2
expr_stmt|;
name|pci_cfg19
operator|.
name|s
operator|.
name|tdomc
operator|=
literal|1
expr_stmt|;
block|}
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG19
argument_list|,
name|pci_cfg19
operator|.
name|u32
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG19
argument_list|)
expr_stmt|;
comment|/* 	 * Set up PCI error handling and memory access. 	 */
name|pci_cfg01
operator|.
name|u32
operator|=
literal|0
expr_stmt|;
name|pci_cfg01
operator|.
name|s
operator|.
name|fbbe
operator|=
literal|1
expr_stmt|;
name|pci_cfg01
operator|.
name|s
operator|.
name|see
operator|=
literal|1
expr_stmt|;
name|pci_cfg01
operator|.
name|s
operator|.
name|pee
operator|=
literal|1
expr_stmt|;
name|pci_cfg01
operator|.
name|s
operator|.
name|me
operator|=
literal|1
expr_stmt|;
name|pci_cfg01
operator|.
name|s
operator|.
name|msae
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|ap_pcix
condition|)
block|{
name|pci_cfg01
operator|.
name|s
operator|.
name|fbb
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|pci_cfg01
operator|.
name|s
operator|.
name|fbb
operator|=
literal|1
expr_stmt|;
block|}
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG01
argument_list|,
name|pci_cfg01
operator|.
name|u32
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG01
argument_list|)
expr_stmt|;
comment|/* 	 * Enable the Octeon bus arbiter. 	 */
name|npi_pci_int_arb_cfg
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|npi_pci_int_arb_cfg
operator|.
name|s
operator|.
name|en
operator|=
literal|1
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_NPI_PCI_INT_ARB_CFG
argument_list|,
name|npi_pci_int_arb_cfg
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* 	 * Disable master latency timer. 	 */
name|pci_cfg16
operator|.
name|u32
operator|=
literal|0
expr_stmt|;
name|pci_cfg16
operator|.
name|s
operator|.
name|mltd
operator|=
literal|1
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG16
argument_list|,
name|pci_cfg16
operator|.
name|u32
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG16
argument_list|)
expr_stmt|;
comment|/* 	 * Configure master arbiter. 	 */
name|pci_cfg22
operator|.
name|u32
operator|=
literal|0
expr_stmt|;
name|pci_cfg22
operator|.
name|s
operator|.
name|flush
operator|=
literal|1
expr_stmt|;
name|pci_cfg22
operator|.
name|s
operator|.
name|mrv
operator|=
literal|255
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG22
argument_list|,
name|pci_cfg22
operator|.
name|u32
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG22
argument_list|)
expr_stmt|;
comment|/* 	 * Set up PCI-X capabilities. 	 */
if|if
condition|(
name|pci_ctl_status_2
operator|.
name|s
operator|.
name|ap_pcix
condition|)
block|{
name|pci_cfg56
operator|.
name|u32
operator|=
literal|0
expr_stmt|;
name|pci_cfg56
operator|.
name|s
operator|.
name|most
operator|=
literal|3
expr_stmt|;
name|pci_cfg56
operator|.
name|s
operator|.
name|roe
operator|=
literal|1
expr_stmt|;
comment|/* Enable relaxed ordering */
name|pci_cfg56
operator|.
name|s
operator|.
name|dpere
operator|=
literal|1
expr_stmt|;
name|pci_cfg56
operator|.
name|s
operator|.
name|ncp
operator|=
literal|0xe8
expr_stmt|;
name|pci_cfg56
operator|.
name|s
operator|.
name|pxcid
operator|=
literal|7
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG56
argument_list|,
name|pci_cfg56
operator|.
name|u32
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG56
argument_list|)
expr_stmt|;
block|}
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_READ_CMD_6
argument_list|,
literal|0x22
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_READ_CMD_6
argument_list|)
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_READ_CMD_C
argument_list|,
literal|0x33
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_READ_CMD_C
argument_list|)
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_READ_CMD_E
argument_list|,
literal|0x33
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_READ_CMD_E
argument_list|)
expr_stmt|;
comment|/* 	 * Configure MEM1 sub-DID access. 	 */
name|npi_mem_access_subid
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|npi_mem_access_subid
operator|.
name|s
operator|.
name|esr
operator|=
literal|1
expr_stmt|;
comment|/* Byte-swap on read */
name|npi_mem_access_subid
operator|.
name|s
operator|.
name|esw
operator|=
literal|1
expr_stmt|;
comment|/* Byte-swap on write */
switch|switch
condition|(
name|cvmx_sysinfo_get
argument_list|()
operator|->
name|board_type
condition|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|OCTEON_VENDOR_LANNER
argument_list|)
case|case
name|CVMX_BOARD_TYPE_CUST_LANNER_MR955
case|:
name|npi_mem_access_subid
operator|.
name|s
operator|.
name|shortl
operator|=
literal|1
expr_stmt|;
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
name|cvmx_write_csr
argument_list|(
name|CVMX_NPI_MEM_ACCESS_SUBID3
argument_list|,
name|npi_mem_access_subid
operator|.
name|u64
argument_list|)
expr_stmt|;
comment|/* 	 * Configure BAR2.  Linux says this has to come first. 	 */
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG08
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG08
argument_list|)
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG09
argument_list|,
literal|0x00000080
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG09
argument_list|)
expr_stmt|;
comment|/* 	 * Disable BAR1 IndexX. 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|32
condition|;
name|i
operator|++
control|)
block|{
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_BAR1_INDEXX
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_BAR1_INDEXX
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Configure BAR0 and BAR1. 	 */
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG04
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG04
argument_list|)
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG05
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG05
argument_list|)
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG06
argument_list|,
literal|0x80000000
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG06
argument_list|)
expr_stmt|;
name|NPI_WRITE
argument_list|(
name|CVMX_NPI_PCI_CFG07
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|NPI_READ
argument_list|(
name|CVMX_NPI_PCI_CFG07
argument_list|)
expr_stmt|;
comment|/* 	 * Clear PCI interrupts. 	 */
name|cvmx_write_csr
argument_list|(
name|CVMX_NPI_PCI_INT_SUM2
argument_list|,
literal|0xffffffffffffffffull
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|octopci_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_identify
argument_list|,
name|octopci_identify
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|octopci_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|octopci_attach
argument_list|)
block|,
comment|/* Bus interface */
name|DEVMETHOD
argument_list|(
name|bus_read_ivar
argument_list|,
name|octopci_read_ivar
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_alloc_resource
argument_list|,
name|octopci_alloc_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_release_resource
argument_list|,
name|bus_generic_release_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_activate_resource
argument_list|,
name|octopci_activate_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_deactivate_resource
argument_list|,
name|bus_generic_deactivate_resource
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_setup_intr
argument_list|,
name|bus_generic_setup_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_teardown_intr
argument_list|,
name|bus_generic_teardown_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|bus_add_child
argument_list|,
name|bus_generic_add_child
argument_list|)
block|,
comment|/* pcib interface */
name|DEVMETHOD
argument_list|(
name|pcib_maxslots
argument_list|,
name|octopci_maxslots
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pcib_read_config
argument_list|,
name|octopci_read_config
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pcib_write_config
argument_list|,
name|octopci_write_config
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pcib_route_interrupt
argument_list|,
name|octopci_route_interrupt
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|octopci_driver
init|=
block|{
literal|"pcib"
block|,
name|octopci_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|octopci_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|octopci_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|octopci
argument_list|,
name|ciu
argument_list|,
name|octopci_driver
argument_list|,
name|octopci_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

