/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  wire [4:0] _01_;
  wire [10:0] _02_;
  wire [3:0] _03_;
  wire [14:0] _04_;
  reg [10:0] _05_;
  wire [6:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_65z;
  wire [4:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire [41:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire [43:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_65z = { celloutsig_0_49z, celloutsig_0_44z } + _00_;
  assign celloutsig_0_67z = { _01_[4:3], celloutsig_0_34z } + celloutsig_0_65z[4:0];
  assign celloutsig_1_4z = celloutsig_1_3z[5:3] + celloutsig_1_1z[28:26];
  assign celloutsig_0_17z = celloutsig_0_12z[9:6] + { _03_[3], _00_[9:7] };
  assign celloutsig_0_33z = { _02_[9:7], celloutsig_0_0z } + { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_29z };
  reg [14:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _11_ <= 15'h0000;
    else _11_ <= { celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_36z };
  assign { _04_[14], _01_[4:3], _04_[11:0] } = _11_;
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _12_ <= 3'h0;
    else _12_ <= celloutsig_0_27z;
  assign out_data[34:32] = _12_;
  reg [10:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _13_ <= 11'h000;
    else _13_ <= { in_data[55:53], celloutsig_0_2z, celloutsig_0_8z };
  assign { _03_[3], _00_ } = _13_;
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 4'h0;
    else _14_ <= celloutsig_0_3z[3:0];
  assign _02_[10:7] = _14_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _05_ <= 11'h000;
    else _05_ <= { celloutsig_0_12z[7:2], _02_[10:7], celloutsig_0_8z };
  assign celloutsig_0_43z = { celloutsig_0_1z[2:1], celloutsig_0_15z } & _05_[10:1];
  assign celloutsig_0_49z = celloutsig_0_43z[9:4] & { celloutsig_0_1z[5], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_1_2z = celloutsig_1_1z[27:7] & in_data[172:152];
  assign celloutsig_1_3z = { in_data[150:149], celloutsig_1_2z, celloutsig_1_2z } & { in_data[145:123], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_2z[16:8] & { celloutsig_1_1z[25], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_2z[12:3] & { celloutsig_1_0z[6:0], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_3z[34:27] & celloutsig_1_6z[7:0];
  assign celloutsig_1_14z = celloutsig_1_2z[13:8] & celloutsig_1_11z[7:2];
  assign celloutsig_0_1z = in_data[19:14] & in_data[27:22];
  assign celloutsig_0_2z = celloutsig_0_0z & { in_data[88], celloutsig_0_1z };
  assign celloutsig_0_34z = celloutsig_0_21z[13:11] & celloutsig_0_12z[2:0];
  assign celloutsig_1_18z = celloutsig_1_14z[5:3] % { 1'h1, celloutsig_1_1z[30:29] };
  assign celloutsig_0_0z = - in_data[26:20];
  assign celloutsig_0_4z = - celloutsig_0_2z;
  assign celloutsig_1_0z = - in_data[114:107];
  assign celloutsig_1_19z = - { celloutsig_1_13z[2], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_15z = - { celloutsig_0_3z[2:0], celloutsig_0_3z };
  assign celloutsig_0_27z = - celloutsig_0_25z[4:2];
  assign celloutsig_0_30z = - celloutsig_0_1z[4:0];
  assign celloutsig_0_3z = - in_data[39:35];
  assign celloutsig_0_36z = celloutsig_0_13z & celloutsig_0_33z[1];
  assign celloutsig_0_6z = celloutsig_0_5z[2] & celloutsig_0_4z[5];
  assign celloutsig_0_8z = in_data[32] & celloutsig_0_4z[0];
  assign celloutsig_0_13z = celloutsig_0_2z[4] & celloutsig_0_5z[6];
  assign celloutsig_0_14z = celloutsig_0_3z[3] & celloutsig_0_5z[6];
  assign celloutsig_0_24z = celloutsig_0_14z & celloutsig_0_1z[2];
  assign celloutsig_0_29z = celloutsig_0_16z[5] & celloutsig_0_18z[8];
  assign celloutsig_0_5z = { celloutsig_0_1z[3:2], celloutsig_0_3z } ^ celloutsig_0_2z;
  assign celloutsig_0_44z = celloutsig_0_15z[4:1] ^ { _03_[3], _00_[9:7] };
  assign celloutsig_1_1z = in_data[166:125] ^ in_data[157:116];
  assign celloutsig_1_9z = celloutsig_1_6z[8:3] ^ celloutsig_1_1z[40:35];
  assign celloutsig_1_11z = celloutsig_1_5z[7:0] ^ celloutsig_1_3z[25:18];
  assign celloutsig_1_13z = { celloutsig_1_1z[38], celloutsig_1_9z } ^ celloutsig_1_1z[19:13];
  assign celloutsig_0_12z = { celloutsig_0_3z[3:0], celloutsig_0_5z } ^ { _03_[3], _00_ };
  assign celloutsig_0_16z = celloutsig_0_5z[5:0] ^ celloutsig_0_12z[6:1];
  assign celloutsig_0_18z = { celloutsig_0_0z[5:0], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z } ^ { celloutsig_0_5z[5:2], celloutsig_0_13z, _02_[10:7] };
  assign celloutsig_0_20z = { celloutsig_0_12z[9:6], celloutsig_0_12z } ^ { celloutsig_0_3z[3:0], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_15z[5:0], celloutsig_0_20z, celloutsig_0_14z } ^ in_data[83:62];
  assign celloutsig_0_25z = { celloutsig_0_16z[1], celloutsig_0_0z } ^ { celloutsig_0_2z, celloutsig_0_24z };
  assign _01_[2:0] = celloutsig_0_34z;
  assign _02_[6:0] = celloutsig_0_4z;
  assign _03_[2:0] = _00_[9:7];
  assign _04_[13:12] = _01_[4:3];
  assign { out_data[130:128], out_data[121:96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z };
endmodule
