// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv_0_conv336 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        weights_V_address0,
        weights_V_ce0,
        weights_V_q0,
        weights_V1_address0,
        weights_V1_ce0,
        weights_V1_q0,
        weights_V2_address0,
        weights_V2_ce0,
        weights_V2_q0,
        weights_V3_address0,
        weights_V3_ce0,
        weights_V3_q0,
        weights_V4_address0,
        weights_V4_ce0,
        weights_V4_q0,
        weights_V15_address0,
        weights_V15_ce0,
        weights_V15_q0,
        weights_V16_address0,
        weights_V16_ce0,
        weights_V16_q0,
        weights_V17_address0,
        weights_V17_ce0,
        weights_V17_q0,
        weights_V18_address0,
        weights_V18_ce0,
        weights_V18_q0,
        weights_V19_address0,
        weights_V19_ce0,
        weights_V19_q0,
        weights_V210_address0,
        weights_V210_ce0,
        weights_V210_q0,
        weights_V211_address0,
        weights_V211_ce0,
        weights_V211_q0,
        weights_V212_address0,
        weights_V212_ce0,
        weights_V212_q0,
        weights_V213_address0,
        weights_V213_ce0,
        weights_V213_q0,
        weights_V214_address0,
        weights_V214_ce0,
        weights_V214_q0,
        weights_V315_address0,
        weights_V315_ce0,
        weights_V315_q0,
        weights_V316_address0,
        weights_V316_ce0,
        weights_V316_q0,
        weights_V317_address0,
        weights_V317_ce0,
        weights_V317_q0,
        weights_V318_address0,
        weights_V318_ce0,
        weights_V318_q0,
        weights_V319_address0,
        weights_V319_ce0,
        weights_V319_q0,
        weights_V420_address0,
        weights_V420_ce0,
        weights_V420_q0,
        weights_V421_address0,
        weights_V421_ce0,
        weights_V421_q0,
        weights_V422_address0,
        weights_V422_ce0,
        weights_V422_q0,
        weights_V423_address0,
        weights_V423_ce0,
        weights_V423_q0,
        weights_V424_address0,
        weights_V424_ce0,
        weights_V424_q0,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        in_V_V100_dout,
        in_V_V100_empty_n,
        in_V_V100_read,
        in_V_V101_dout,
        in_V_V101_empty_n,
        in_V_V101_read,
        in_V_V102_dout,
        in_V_V102_empty_n,
        in_V_V102_read,
        in_V_V103_dout,
        in_V_V103_empty_n,
        in_V_V103_read,
        in_V_V20_dout,
        in_V_V20_empty_n,
        in_V_V20_read,
        in_V_V20104_dout,
        in_V_V20104_empty_n,
        in_V_V20104_read,
        in_V_V20105_dout,
        in_V_V20105_empty_n,
        in_V_V20105_read,
        in_V_V20106_dout,
        in_V_V20106_empty_n,
        in_V_V20106_read,
        in_V_V20107_dout,
        in_V_V20107_empty_n,
        in_V_V20107_read,
        in_V_V21_dout,
        in_V_V21_empty_n,
        in_V_V21_read,
        in_V_V21108_dout,
        in_V_V21108_empty_n,
        in_V_V21108_read,
        in_V_V21109_dout,
        in_V_V21109_empty_n,
        in_V_V21109_read,
        in_V_V21110_dout,
        in_V_V21110_empty_n,
        in_V_V21110_read,
        in_V_V21111_dout,
        in_V_V21111_empty_n,
        in_V_V21111_read,
        in_V_V22_dout,
        in_V_V22_empty_n,
        in_V_V22_read,
        in_V_V22112_dout,
        in_V_V22112_empty_n,
        in_V_V22112_read,
        in_V_V22113_dout,
        in_V_V22113_empty_n,
        in_V_V22113_read,
        in_V_V22114_dout,
        in_V_V22114_empty_n,
        in_V_V22114_read,
        in_V_V22115_dout,
        in_V_V22115_empty_n,
        in_V_V22115_read,
        in_V_V23_dout,
        in_V_V23_empty_n,
        in_V_V23_read,
        in_V_V23116_dout,
        in_V_V23116_empty_n,
        in_V_V23116_read,
        in_V_V23117_dout,
        in_V_V23117_empty_n,
        in_V_V23117_read,
        in_V_V23118_dout,
        in_V_V23118_empty_n,
        in_V_V23118_read,
        in_V_V23119_dout,
        in_V_V23119_empty_n,
        in_V_V23119_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [1:0] weights_V_address0;
output   weights_V_ce0;
input  [15:0] weights_V_q0;
output  [1:0] weights_V1_address0;
output   weights_V1_ce0;
input  [15:0] weights_V1_q0;
output  [1:0] weights_V2_address0;
output   weights_V2_ce0;
input  [15:0] weights_V2_q0;
output  [1:0] weights_V3_address0;
output   weights_V3_ce0;
input  [15:0] weights_V3_q0;
output  [1:0] weights_V4_address0;
output   weights_V4_ce0;
input  [15:0] weights_V4_q0;
output  [1:0] weights_V15_address0;
output   weights_V15_ce0;
input  [15:0] weights_V15_q0;
output  [1:0] weights_V16_address0;
output   weights_V16_ce0;
input  [15:0] weights_V16_q0;
output  [1:0] weights_V17_address0;
output   weights_V17_ce0;
input  [15:0] weights_V17_q0;
output  [1:0] weights_V18_address0;
output   weights_V18_ce0;
input  [15:0] weights_V18_q0;
output  [1:0] weights_V19_address0;
output   weights_V19_ce0;
input  [15:0] weights_V19_q0;
output  [1:0] weights_V210_address0;
output   weights_V210_ce0;
input  [15:0] weights_V210_q0;
output  [1:0] weights_V211_address0;
output   weights_V211_ce0;
input  [15:0] weights_V211_q0;
output  [1:0] weights_V212_address0;
output   weights_V212_ce0;
input  [15:0] weights_V212_q0;
output  [1:0] weights_V213_address0;
output   weights_V213_ce0;
input  [15:0] weights_V213_q0;
output  [1:0] weights_V214_address0;
output   weights_V214_ce0;
input  [15:0] weights_V214_q0;
output  [1:0] weights_V315_address0;
output   weights_V315_ce0;
input  [15:0] weights_V315_q0;
output  [1:0] weights_V316_address0;
output   weights_V316_ce0;
input  [15:0] weights_V316_q0;
output  [1:0] weights_V317_address0;
output   weights_V317_ce0;
input  [15:0] weights_V317_q0;
output  [1:0] weights_V318_address0;
output   weights_V318_ce0;
input  [15:0] weights_V318_q0;
output  [1:0] weights_V319_address0;
output   weights_V319_ce0;
input  [15:0] weights_V319_q0;
output  [1:0] weights_V420_address0;
output   weights_V420_ce0;
input  [15:0] weights_V420_q0;
output  [1:0] weights_V421_address0;
output   weights_V421_ce0;
input  [15:0] weights_V421_q0;
output  [1:0] weights_V422_address0;
output   weights_V422_ce0;
input  [15:0] weights_V422_q0;
output  [1:0] weights_V423_address0;
output   weights_V423_ce0;
input  [15:0] weights_V423_q0;
output  [1:0] weights_V424_address0;
output   weights_V424_ce0;
input  [15:0] weights_V424_q0;
input  [15:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
input  [15:0] in_V_V100_dout;
input   in_V_V100_empty_n;
output   in_V_V100_read;
input  [15:0] in_V_V101_dout;
input   in_V_V101_empty_n;
output   in_V_V101_read;
input  [15:0] in_V_V102_dout;
input   in_V_V102_empty_n;
output   in_V_V102_read;
input  [15:0] in_V_V103_dout;
input   in_V_V103_empty_n;
output   in_V_V103_read;
input  [15:0] in_V_V20_dout;
input   in_V_V20_empty_n;
output   in_V_V20_read;
input  [15:0] in_V_V20104_dout;
input   in_V_V20104_empty_n;
output   in_V_V20104_read;
input  [15:0] in_V_V20105_dout;
input   in_V_V20105_empty_n;
output   in_V_V20105_read;
input  [15:0] in_V_V20106_dout;
input   in_V_V20106_empty_n;
output   in_V_V20106_read;
input  [15:0] in_V_V20107_dout;
input   in_V_V20107_empty_n;
output   in_V_V20107_read;
input  [15:0] in_V_V21_dout;
input   in_V_V21_empty_n;
output   in_V_V21_read;
input  [15:0] in_V_V21108_dout;
input   in_V_V21108_empty_n;
output   in_V_V21108_read;
input  [15:0] in_V_V21109_dout;
input   in_V_V21109_empty_n;
output   in_V_V21109_read;
input  [15:0] in_V_V21110_dout;
input   in_V_V21110_empty_n;
output   in_V_V21110_read;
input  [15:0] in_V_V21111_dout;
input   in_V_V21111_empty_n;
output   in_V_V21111_read;
input  [15:0] in_V_V22_dout;
input   in_V_V22_empty_n;
output   in_V_V22_read;
input  [15:0] in_V_V22112_dout;
input   in_V_V22112_empty_n;
output   in_V_V22112_read;
input  [15:0] in_V_V22113_dout;
input   in_V_V22113_empty_n;
output   in_V_V22113_read;
input  [15:0] in_V_V22114_dout;
input   in_V_V22114_empty_n;
output   in_V_V22114_read;
input  [15:0] in_V_V22115_dout;
input   in_V_V22115_empty_n;
output   in_V_V22115_read;
input  [15:0] in_V_V23_dout;
input   in_V_V23_empty_n;
output   in_V_V23_read;
input  [15:0] in_V_V23116_dout;
input   in_V_V23116_empty_n;
output   in_V_V23116_read;
input  [15:0] in_V_V23117_dout;
input   in_V_V23117_empty_n;
output   in_V_V23117_read;
input  [15:0] in_V_V23118_dout;
input   in_V_V23118_empty_n;
output   in_V_V23118_read;
input  [15:0] in_V_V23119_dout;
input   in_V_V23119_empty_n;
output   in_V_V23119_read;
output  [29:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg in_V_V100_read;
reg in_V_V101_read;
reg in_V_V102_read;
reg in_V_V103_read;
reg in_V_V20_read;
reg in_V_V20104_read;
reg in_V_V20105_read;
reg in_V_V20106_read;
reg in_V_V20107_read;
reg in_V_V21_read;
reg in_V_V21108_read;
reg in_V_V21109_read;
reg in_V_V21110_read;
reg in_V_V21111_read;
reg in_V_V22_read;
reg in_V_V22112_read;
reg in_V_V22113_read;
reg in_V_V22114_read;
reg in_V_V22115_read;
reg in_V_V23_read;
reg in_V_V23116_read;
reg in_V_V23117_read;
reg in_V_V23118_read;
reg in_V_V23119_read;
reg out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire    grp_conv_fu_150_in_V_V_read;
wire    grp_conv_fu_150_in_V_V1_read;
wire    grp_conv_fu_150_in_V_V2_read;
wire    grp_conv_fu_150_in_V_V3_read;
wire    grp_conv_fu_150_in_V_V4_read;
wire    grp_conv_fu_150_in_V_V15_read;
wire    grp_conv_fu_150_in_V_V16_read;
wire    grp_conv_fu_150_in_V_V17_read;
wire    grp_conv_fu_150_in_V_V18_read;
wire    grp_conv_fu_150_in_V_V19_read;
wire    grp_conv_fu_150_in_V_V210_read;
wire    grp_conv_fu_150_in_V_V211_read;
wire    grp_conv_fu_150_in_V_V212_read;
wire    grp_conv_fu_150_in_V_V213_read;
wire    grp_conv_fu_150_in_V_V214_read;
wire    grp_conv_fu_150_in_V_V315_read;
wire    grp_conv_fu_150_in_V_V316_read;
wire    grp_conv_fu_150_in_V_V317_read;
wire    grp_conv_fu_150_in_V_V318_read;
wire    grp_conv_fu_150_in_V_V319_read;
wire    grp_conv_fu_150_in_V_V420_read;
wire    grp_conv_fu_150_in_V_V421_read;
wire    grp_conv_fu_150_in_V_V422_read;
wire    grp_conv_fu_150_in_V_V423_read;
wire    grp_conv_fu_150_in_V_V424_read;
wire   [1:0] grp_conv_fu_150_weights_0_0_V_address0;
wire    grp_conv_fu_150_weights_0_0_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_0_0_V_d0;
wire    grp_conv_fu_150_weights_0_0_V_we0;
wire   [1:0] grp_conv_fu_150_weights_0_0_V_address1;
wire    grp_conv_fu_150_weights_0_0_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_0_0_V_d1;
wire    grp_conv_fu_150_weights_0_0_V_we1;
wire   [1:0] grp_conv_fu_150_weights_0_1_V_address0;
wire    grp_conv_fu_150_weights_0_1_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_0_1_V_d0;
wire    grp_conv_fu_150_weights_0_1_V_we0;
wire   [1:0] grp_conv_fu_150_weights_0_1_V_address1;
wire    grp_conv_fu_150_weights_0_1_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_0_1_V_d1;
wire    grp_conv_fu_150_weights_0_1_V_we1;
wire   [1:0] grp_conv_fu_150_weights_0_2_V_address0;
wire    grp_conv_fu_150_weights_0_2_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_0_2_V_d0;
wire    grp_conv_fu_150_weights_0_2_V_we0;
wire   [1:0] grp_conv_fu_150_weights_0_2_V_address1;
wire    grp_conv_fu_150_weights_0_2_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_0_2_V_d1;
wire    grp_conv_fu_150_weights_0_2_V_we1;
wire   [1:0] grp_conv_fu_150_weights_0_3_V_address0;
wire    grp_conv_fu_150_weights_0_3_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_0_3_V_d0;
wire    grp_conv_fu_150_weights_0_3_V_we0;
wire   [1:0] grp_conv_fu_150_weights_0_3_V_address1;
wire    grp_conv_fu_150_weights_0_3_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_0_3_V_d1;
wire    grp_conv_fu_150_weights_0_3_V_we1;
wire   [1:0] grp_conv_fu_150_weights_0_4_V_address0;
wire    grp_conv_fu_150_weights_0_4_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_0_4_V_d0;
wire    grp_conv_fu_150_weights_0_4_V_we0;
wire   [1:0] grp_conv_fu_150_weights_0_4_V_address1;
wire    grp_conv_fu_150_weights_0_4_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_0_4_V_d1;
wire    grp_conv_fu_150_weights_0_4_V_we1;
wire   [1:0] grp_conv_fu_150_weights_1_0_V_address0;
wire    grp_conv_fu_150_weights_1_0_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_1_0_V_d0;
wire    grp_conv_fu_150_weights_1_0_V_we0;
wire   [1:0] grp_conv_fu_150_weights_1_0_V_address1;
wire    grp_conv_fu_150_weights_1_0_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_1_0_V_d1;
wire    grp_conv_fu_150_weights_1_0_V_we1;
wire   [1:0] grp_conv_fu_150_weights_1_1_V_address0;
wire    grp_conv_fu_150_weights_1_1_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_1_1_V_d0;
wire    grp_conv_fu_150_weights_1_1_V_we0;
wire   [1:0] grp_conv_fu_150_weights_1_1_V_address1;
wire    grp_conv_fu_150_weights_1_1_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_1_1_V_d1;
wire    grp_conv_fu_150_weights_1_1_V_we1;
wire   [1:0] grp_conv_fu_150_weights_1_2_V_address0;
wire    grp_conv_fu_150_weights_1_2_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_1_2_V_d0;
wire    grp_conv_fu_150_weights_1_2_V_we0;
wire   [1:0] grp_conv_fu_150_weights_1_2_V_address1;
wire    grp_conv_fu_150_weights_1_2_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_1_2_V_d1;
wire    grp_conv_fu_150_weights_1_2_V_we1;
wire   [1:0] grp_conv_fu_150_weights_1_3_V_address0;
wire    grp_conv_fu_150_weights_1_3_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_1_3_V_d0;
wire    grp_conv_fu_150_weights_1_3_V_we0;
wire   [1:0] grp_conv_fu_150_weights_1_3_V_address1;
wire    grp_conv_fu_150_weights_1_3_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_1_3_V_d1;
wire    grp_conv_fu_150_weights_1_3_V_we1;
wire   [1:0] grp_conv_fu_150_weights_1_4_V_address0;
wire    grp_conv_fu_150_weights_1_4_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_1_4_V_d0;
wire    grp_conv_fu_150_weights_1_4_V_we0;
wire   [1:0] grp_conv_fu_150_weights_1_4_V_address1;
wire    grp_conv_fu_150_weights_1_4_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_1_4_V_d1;
wire    grp_conv_fu_150_weights_1_4_V_we1;
wire   [1:0] grp_conv_fu_150_weights_2_0_V_address0;
wire    grp_conv_fu_150_weights_2_0_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_2_0_V_d0;
wire    grp_conv_fu_150_weights_2_0_V_we0;
wire   [1:0] grp_conv_fu_150_weights_2_0_V_address1;
wire    grp_conv_fu_150_weights_2_0_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_2_0_V_d1;
wire    grp_conv_fu_150_weights_2_0_V_we1;
wire   [1:0] grp_conv_fu_150_weights_2_1_V_address0;
wire    grp_conv_fu_150_weights_2_1_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_2_1_V_d0;
wire    grp_conv_fu_150_weights_2_1_V_we0;
wire   [1:0] grp_conv_fu_150_weights_2_1_V_address1;
wire    grp_conv_fu_150_weights_2_1_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_2_1_V_d1;
wire    grp_conv_fu_150_weights_2_1_V_we1;
wire   [1:0] grp_conv_fu_150_weights_2_2_V_address0;
wire    grp_conv_fu_150_weights_2_2_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_2_2_V_d0;
wire    grp_conv_fu_150_weights_2_2_V_we0;
wire   [1:0] grp_conv_fu_150_weights_2_2_V_address1;
wire    grp_conv_fu_150_weights_2_2_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_2_2_V_d1;
wire    grp_conv_fu_150_weights_2_2_V_we1;
wire   [1:0] grp_conv_fu_150_weights_2_3_V_address0;
wire    grp_conv_fu_150_weights_2_3_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_2_3_V_d0;
wire    grp_conv_fu_150_weights_2_3_V_we0;
wire   [1:0] grp_conv_fu_150_weights_2_3_V_address1;
wire    grp_conv_fu_150_weights_2_3_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_2_3_V_d1;
wire    grp_conv_fu_150_weights_2_3_V_we1;
wire   [1:0] grp_conv_fu_150_weights_2_4_V_address0;
wire    grp_conv_fu_150_weights_2_4_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_2_4_V_d0;
wire    grp_conv_fu_150_weights_2_4_V_we0;
wire   [1:0] grp_conv_fu_150_weights_2_4_V_address1;
wire    grp_conv_fu_150_weights_2_4_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_2_4_V_d1;
wire    grp_conv_fu_150_weights_2_4_V_we1;
wire   [1:0] grp_conv_fu_150_weights_3_0_V_address0;
wire    grp_conv_fu_150_weights_3_0_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_3_0_V_d0;
wire    grp_conv_fu_150_weights_3_0_V_we0;
wire   [1:0] grp_conv_fu_150_weights_3_0_V_address1;
wire    grp_conv_fu_150_weights_3_0_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_3_0_V_d1;
wire    grp_conv_fu_150_weights_3_0_V_we1;
wire   [1:0] grp_conv_fu_150_weights_3_1_V_address0;
wire    grp_conv_fu_150_weights_3_1_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_3_1_V_d0;
wire    grp_conv_fu_150_weights_3_1_V_we0;
wire   [1:0] grp_conv_fu_150_weights_3_1_V_address1;
wire    grp_conv_fu_150_weights_3_1_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_3_1_V_d1;
wire    grp_conv_fu_150_weights_3_1_V_we1;
wire   [1:0] grp_conv_fu_150_weights_3_2_V_address0;
wire    grp_conv_fu_150_weights_3_2_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_3_2_V_d0;
wire    grp_conv_fu_150_weights_3_2_V_we0;
wire   [1:0] grp_conv_fu_150_weights_3_2_V_address1;
wire    grp_conv_fu_150_weights_3_2_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_3_2_V_d1;
wire    grp_conv_fu_150_weights_3_2_V_we1;
wire   [1:0] grp_conv_fu_150_weights_3_3_V_address0;
wire    grp_conv_fu_150_weights_3_3_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_3_3_V_d0;
wire    grp_conv_fu_150_weights_3_3_V_we0;
wire   [1:0] grp_conv_fu_150_weights_3_3_V_address1;
wire    grp_conv_fu_150_weights_3_3_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_3_3_V_d1;
wire    grp_conv_fu_150_weights_3_3_V_we1;
wire   [1:0] grp_conv_fu_150_weights_3_4_V_address0;
wire    grp_conv_fu_150_weights_3_4_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_3_4_V_d0;
wire    grp_conv_fu_150_weights_3_4_V_we0;
wire   [1:0] grp_conv_fu_150_weights_3_4_V_address1;
wire    grp_conv_fu_150_weights_3_4_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_3_4_V_d1;
wire    grp_conv_fu_150_weights_3_4_V_we1;
wire   [1:0] grp_conv_fu_150_weights_4_0_V_address0;
wire    grp_conv_fu_150_weights_4_0_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_4_0_V_d0;
wire    grp_conv_fu_150_weights_4_0_V_we0;
wire   [1:0] grp_conv_fu_150_weights_4_0_V_address1;
wire    grp_conv_fu_150_weights_4_0_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_4_0_V_d1;
wire    grp_conv_fu_150_weights_4_0_V_we1;
wire   [1:0] grp_conv_fu_150_weights_4_1_V_address0;
wire    grp_conv_fu_150_weights_4_1_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_4_1_V_d0;
wire    grp_conv_fu_150_weights_4_1_V_we0;
wire   [1:0] grp_conv_fu_150_weights_4_1_V_address1;
wire    grp_conv_fu_150_weights_4_1_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_4_1_V_d1;
wire    grp_conv_fu_150_weights_4_1_V_we1;
wire   [1:0] grp_conv_fu_150_weights_4_2_V_address0;
wire    grp_conv_fu_150_weights_4_2_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_4_2_V_d0;
wire    grp_conv_fu_150_weights_4_2_V_we0;
wire   [1:0] grp_conv_fu_150_weights_4_2_V_address1;
wire    grp_conv_fu_150_weights_4_2_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_4_2_V_d1;
wire    grp_conv_fu_150_weights_4_2_V_we1;
wire   [1:0] grp_conv_fu_150_weights_4_3_V_address0;
wire    grp_conv_fu_150_weights_4_3_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_4_3_V_d0;
wire    grp_conv_fu_150_weights_4_3_V_we0;
wire   [1:0] grp_conv_fu_150_weights_4_3_V_address1;
wire    grp_conv_fu_150_weights_4_3_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_4_3_V_d1;
wire    grp_conv_fu_150_weights_4_3_V_we1;
wire   [1:0] grp_conv_fu_150_weights_4_4_V_address0;
wire    grp_conv_fu_150_weights_4_4_V_ce0;
wire   [15:0] grp_conv_fu_150_weights_4_4_V_d0;
wire    grp_conv_fu_150_weights_4_4_V_we0;
wire   [1:0] grp_conv_fu_150_weights_4_4_V_address1;
wire    grp_conv_fu_150_weights_4_4_V_ce1;
wire   [15:0] grp_conv_fu_150_weights_4_4_V_d1;
wire    grp_conv_fu_150_weights_4_4_V_we1;
wire   [29:0] grp_conv_fu_150_out_V_V_din;
wire    grp_conv_fu_150_out_V_V_write;
wire    grp_conv_fu_150_ap_start;
wire    grp_conv_fu_150_ap_done;
wire    grp_conv_fu_150_ap_ready;
wire    grp_conv_fu_150_ap_idle;
reg    grp_conv_fu_150_ap_continue;
reg    grp_conv_fu_150_ap_start_reg;
reg    ap_block_state1_ignore_call76;
wire    ap_CS_fsm_state2;
wire    ap_sync_grp_conv_fu_150_ap_ready;
wire    ap_sync_grp_conv_fu_150_ap_done;
reg    ap_block_state2_on_subcall_done;
reg    ap_sync_reg_grp_conv_fu_150_ap_ready;
reg    ap_sync_reg_grp_conv_fu_150_ap_done;
reg   [1:0] ap_NS_fsm;
reg    ap_block_state1;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_conv_fu_150_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_conv_fu_150_ap_ready = 1'b0;
#0 ap_sync_reg_grp_conv_fu_150_ap_done = 1'b0;
end

conv grp_conv_fu_150(
    .in_V_V_dout(in_V_V_dout),
    .in_V_V_empty_n(in_V_V_empty_n),
    .in_V_V_read(grp_conv_fu_150_in_V_V_read),
    .in_V_V1_dout(in_V_V100_dout),
    .in_V_V1_empty_n(in_V_V100_empty_n),
    .in_V_V1_read(grp_conv_fu_150_in_V_V1_read),
    .in_V_V2_dout(in_V_V101_dout),
    .in_V_V2_empty_n(in_V_V101_empty_n),
    .in_V_V2_read(grp_conv_fu_150_in_V_V2_read),
    .in_V_V3_dout(in_V_V102_dout),
    .in_V_V3_empty_n(in_V_V102_empty_n),
    .in_V_V3_read(grp_conv_fu_150_in_V_V3_read),
    .in_V_V4_dout(in_V_V103_dout),
    .in_V_V4_empty_n(in_V_V103_empty_n),
    .in_V_V4_read(grp_conv_fu_150_in_V_V4_read),
    .in_V_V15_dout(in_V_V20_dout),
    .in_V_V15_empty_n(in_V_V20_empty_n),
    .in_V_V15_read(grp_conv_fu_150_in_V_V15_read),
    .in_V_V16_dout(in_V_V20104_dout),
    .in_V_V16_empty_n(in_V_V20104_empty_n),
    .in_V_V16_read(grp_conv_fu_150_in_V_V16_read),
    .in_V_V17_dout(in_V_V20105_dout),
    .in_V_V17_empty_n(in_V_V20105_empty_n),
    .in_V_V17_read(grp_conv_fu_150_in_V_V17_read),
    .in_V_V18_dout(in_V_V20106_dout),
    .in_V_V18_empty_n(in_V_V20106_empty_n),
    .in_V_V18_read(grp_conv_fu_150_in_V_V18_read),
    .in_V_V19_dout(in_V_V20107_dout),
    .in_V_V19_empty_n(in_V_V20107_empty_n),
    .in_V_V19_read(grp_conv_fu_150_in_V_V19_read),
    .in_V_V210_dout(in_V_V21_dout),
    .in_V_V210_empty_n(in_V_V21_empty_n),
    .in_V_V210_read(grp_conv_fu_150_in_V_V210_read),
    .in_V_V211_dout(in_V_V21108_dout),
    .in_V_V211_empty_n(in_V_V21108_empty_n),
    .in_V_V211_read(grp_conv_fu_150_in_V_V211_read),
    .in_V_V212_dout(in_V_V21109_dout),
    .in_V_V212_empty_n(in_V_V21109_empty_n),
    .in_V_V212_read(grp_conv_fu_150_in_V_V212_read),
    .in_V_V213_dout(in_V_V21110_dout),
    .in_V_V213_empty_n(in_V_V21110_empty_n),
    .in_V_V213_read(grp_conv_fu_150_in_V_V213_read),
    .in_V_V214_dout(in_V_V21111_dout),
    .in_V_V214_empty_n(in_V_V21111_empty_n),
    .in_V_V214_read(grp_conv_fu_150_in_V_V214_read),
    .in_V_V315_dout(in_V_V22_dout),
    .in_V_V315_empty_n(in_V_V22_empty_n),
    .in_V_V315_read(grp_conv_fu_150_in_V_V315_read),
    .in_V_V316_dout(in_V_V22112_dout),
    .in_V_V316_empty_n(in_V_V22112_empty_n),
    .in_V_V316_read(grp_conv_fu_150_in_V_V316_read),
    .in_V_V317_dout(in_V_V22113_dout),
    .in_V_V317_empty_n(in_V_V22113_empty_n),
    .in_V_V317_read(grp_conv_fu_150_in_V_V317_read),
    .in_V_V318_dout(in_V_V22114_dout),
    .in_V_V318_empty_n(in_V_V22114_empty_n),
    .in_V_V318_read(grp_conv_fu_150_in_V_V318_read),
    .in_V_V319_dout(in_V_V22115_dout),
    .in_V_V319_empty_n(in_V_V22115_empty_n),
    .in_V_V319_read(grp_conv_fu_150_in_V_V319_read),
    .in_V_V420_dout(in_V_V23_dout),
    .in_V_V420_empty_n(in_V_V23_empty_n),
    .in_V_V420_read(grp_conv_fu_150_in_V_V420_read),
    .in_V_V421_dout(in_V_V23116_dout),
    .in_V_V421_empty_n(in_V_V23116_empty_n),
    .in_V_V421_read(grp_conv_fu_150_in_V_V421_read),
    .in_V_V422_dout(in_V_V23117_dout),
    .in_V_V422_empty_n(in_V_V23117_empty_n),
    .in_V_V422_read(grp_conv_fu_150_in_V_V422_read),
    .in_V_V423_dout(in_V_V23118_dout),
    .in_V_V423_empty_n(in_V_V23118_empty_n),
    .in_V_V423_read(grp_conv_fu_150_in_V_V423_read),
    .in_V_V424_dout(in_V_V23119_dout),
    .in_V_V424_empty_n(in_V_V23119_empty_n),
    .in_V_V424_read(grp_conv_fu_150_in_V_V424_read),
    .weights_0_0_V_address0(grp_conv_fu_150_weights_0_0_V_address0),
    .weights_0_0_V_ce0(grp_conv_fu_150_weights_0_0_V_ce0),
    .weights_0_0_V_d0(grp_conv_fu_150_weights_0_0_V_d0),
    .weights_0_0_V_q0(weights_V_q0),
    .weights_0_0_V_we0(grp_conv_fu_150_weights_0_0_V_we0),
    .weights_0_0_V_address1(grp_conv_fu_150_weights_0_0_V_address1),
    .weights_0_0_V_ce1(grp_conv_fu_150_weights_0_0_V_ce1),
    .weights_0_0_V_d1(grp_conv_fu_150_weights_0_0_V_d1),
    .weights_0_0_V_q1(16'd0),
    .weights_0_0_V_we1(grp_conv_fu_150_weights_0_0_V_we1),
    .weights_0_1_V_address0(grp_conv_fu_150_weights_0_1_V_address0),
    .weights_0_1_V_ce0(grp_conv_fu_150_weights_0_1_V_ce0),
    .weights_0_1_V_d0(grp_conv_fu_150_weights_0_1_V_d0),
    .weights_0_1_V_q0(weights_V1_q0),
    .weights_0_1_V_we0(grp_conv_fu_150_weights_0_1_V_we0),
    .weights_0_1_V_address1(grp_conv_fu_150_weights_0_1_V_address1),
    .weights_0_1_V_ce1(grp_conv_fu_150_weights_0_1_V_ce1),
    .weights_0_1_V_d1(grp_conv_fu_150_weights_0_1_V_d1),
    .weights_0_1_V_q1(16'd0),
    .weights_0_1_V_we1(grp_conv_fu_150_weights_0_1_V_we1),
    .weights_0_2_V_address0(grp_conv_fu_150_weights_0_2_V_address0),
    .weights_0_2_V_ce0(grp_conv_fu_150_weights_0_2_V_ce0),
    .weights_0_2_V_d0(grp_conv_fu_150_weights_0_2_V_d0),
    .weights_0_2_V_q0(weights_V2_q0),
    .weights_0_2_V_we0(grp_conv_fu_150_weights_0_2_V_we0),
    .weights_0_2_V_address1(grp_conv_fu_150_weights_0_2_V_address1),
    .weights_0_2_V_ce1(grp_conv_fu_150_weights_0_2_V_ce1),
    .weights_0_2_V_d1(grp_conv_fu_150_weights_0_2_V_d1),
    .weights_0_2_V_q1(16'd0),
    .weights_0_2_V_we1(grp_conv_fu_150_weights_0_2_V_we1),
    .weights_0_3_V_address0(grp_conv_fu_150_weights_0_3_V_address0),
    .weights_0_3_V_ce0(grp_conv_fu_150_weights_0_3_V_ce0),
    .weights_0_3_V_d0(grp_conv_fu_150_weights_0_3_V_d0),
    .weights_0_3_V_q0(weights_V3_q0),
    .weights_0_3_V_we0(grp_conv_fu_150_weights_0_3_V_we0),
    .weights_0_3_V_address1(grp_conv_fu_150_weights_0_3_V_address1),
    .weights_0_3_V_ce1(grp_conv_fu_150_weights_0_3_V_ce1),
    .weights_0_3_V_d1(grp_conv_fu_150_weights_0_3_V_d1),
    .weights_0_3_V_q1(16'd0),
    .weights_0_3_V_we1(grp_conv_fu_150_weights_0_3_V_we1),
    .weights_0_4_V_address0(grp_conv_fu_150_weights_0_4_V_address0),
    .weights_0_4_V_ce0(grp_conv_fu_150_weights_0_4_V_ce0),
    .weights_0_4_V_d0(grp_conv_fu_150_weights_0_4_V_d0),
    .weights_0_4_V_q0(weights_V4_q0),
    .weights_0_4_V_we0(grp_conv_fu_150_weights_0_4_V_we0),
    .weights_0_4_V_address1(grp_conv_fu_150_weights_0_4_V_address1),
    .weights_0_4_V_ce1(grp_conv_fu_150_weights_0_4_V_ce1),
    .weights_0_4_V_d1(grp_conv_fu_150_weights_0_4_V_d1),
    .weights_0_4_V_q1(16'd0),
    .weights_0_4_V_we1(grp_conv_fu_150_weights_0_4_V_we1),
    .weights_1_0_V_address0(grp_conv_fu_150_weights_1_0_V_address0),
    .weights_1_0_V_ce0(grp_conv_fu_150_weights_1_0_V_ce0),
    .weights_1_0_V_d0(grp_conv_fu_150_weights_1_0_V_d0),
    .weights_1_0_V_q0(weights_V15_q0),
    .weights_1_0_V_we0(grp_conv_fu_150_weights_1_0_V_we0),
    .weights_1_0_V_address1(grp_conv_fu_150_weights_1_0_V_address1),
    .weights_1_0_V_ce1(grp_conv_fu_150_weights_1_0_V_ce1),
    .weights_1_0_V_d1(grp_conv_fu_150_weights_1_0_V_d1),
    .weights_1_0_V_q1(16'd0),
    .weights_1_0_V_we1(grp_conv_fu_150_weights_1_0_V_we1),
    .weights_1_1_V_address0(grp_conv_fu_150_weights_1_1_V_address0),
    .weights_1_1_V_ce0(grp_conv_fu_150_weights_1_1_V_ce0),
    .weights_1_1_V_d0(grp_conv_fu_150_weights_1_1_V_d0),
    .weights_1_1_V_q0(weights_V16_q0),
    .weights_1_1_V_we0(grp_conv_fu_150_weights_1_1_V_we0),
    .weights_1_1_V_address1(grp_conv_fu_150_weights_1_1_V_address1),
    .weights_1_1_V_ce1(grp_conv_fu_150_weights_1_1_V_ce1),
    .weights_1_1_V_d1(grp_conv_fu_150_weights_1_1_V_d1),
    .weights_1_1_V_q1(16'd0),
    .weights_1_1_V_we1(grp_conv_fu_150_weights_1_1_V_we1),
    .weights_1_2_V_address0(grp_conv_fu_150_weights_1_2_V_address0),
    .weights_1_2_V_ce0(grp_conv_fu_150_weights_1_2_V_ce0),
    .weights_1_2_V_d0(grp_conv_fu_150_weights_1_2_V_d0),
    .weights_1_2_V_q0(weights_V17_q0),
    .weights_1_2_V_we0(grp_conv_fu_150_weights_1_2_V_we0),
    .weights_1_2_V_address1(grp_conv_fu_150_weights_1_2_V_address1),
    .weights_1_2_V_ce1(grp_conv_fu_150_weights_1_2_V_ce1),
    .weights_1_2_V_d1(grp_conv_fu_150_weights_1_2_V_d1),
    .weights_1_2_V_q1(16'd0),
    .weights_1_2_V_we1(grp_conv_fu_150_weights_1_2_V_we1),
    .weights_1_3_V_address0(grp_conv_fu_150_weights_1_3_V_address0),
    .weights_1_3_V_ce0(grp_conv_fu_150_weights_1_3_V_ce0),
    .weights_1_3_V_d0(grp_conv_fu_150_weights_1_3_V_d0),
    .weights_1_3_V_q0(weights_V18_q0),
    .weights_1_3_V_we0(grp_conv_fu_150_weights_1_3_V_we0),
    .weights_1_3_V_address1(grp_conv_fu_150_weights_1_3_V_address1),
    .weights_1_3_V_ce1(grp_conv_fu_150_weights_1_3_V_ce1),
    .weights_1_3_V_d1(grp_conv_fu_150_weights_1_3_V_d1),
    .weights_1_3_V_q1(16'd0),
    .weights_1_3_V_we1(grp_conv_fu_150_weights_1_3_V_we1),
    .weights_1_4_V_address0(grp_conv_fu_150_weights_1_4_V_address0),
    .weights_1_4_V_ce0(grp_conv_fu_150_weights_1_4_V_ce0),
    .weights_1_4_V_d0(grp_conv_fu_150_weights_1_4_V_d0),
    .weights_1_4_V_q0(weights_V19_q0),
    .weights_1_4_V_we0(grp_conv_fu_150_weights_1_4_V_we0),
    .weights_1_4_V_address1(grp_conv_fu_150_weights_1_4_V_address1),
    .weights_1_4_V_ce1(grp_conv_fu_150_weights_1_4_V_ce1),
    .weights_1_4_V_d1(grp_conv_fu_150_weights_1_4_V_d1),
    .weights_1_4_V_q1(16'd0),
    .weights_1_4_V_we1(grp_conv_fu_150_weights_1_4_V_we1),
    .weights_2_0_V_address0(grp_conv_fu_150_weights_2_0_V_address0),
    .weights_2_0_V_ce0(grp_conv_fu_150_weights_2_0_V_ce0),
    .weights_2_0_V_d0(grp_conv_fu_150_weights_2_0_V_d0),
    .weights_2_0_V_q0(weights_V210_q0),
    .weights_2_0_V_we0(grp_conv_fu_150_weights_2_0_V_we0),
    .weights_2_0_V_address1(grp_conv_fu_150_weights_2_0_V_address1),
    .weights_2_0_V_ce1(grp_conv_fu_150_weights_2_0_V_ce1),
    .weights_2_0_V_d1(grp_conv_fu_150_weights_2_0_V_d1),
    .weights_2_0_V_q1(16'd0),
    .weights_2_0_V_we1(grp_conv_fu_150_weights_2_0_V_we1),
    .weights_2_1_V_address0(grp_conv_fu_150_weights_2_1_V_address0),
    .weights_2_1_V_ce0(grp_conv_fu_150_weights_2_1_V_ce0),
    .weights_2_1_V_d0(grp_conv_fu_150_weights_2_1_V_d0),
    .weights_2_1_V_q0(weights_V211_q0),
    .weights_2_1_V_we0(grp_conv_fu_150_weights_2_1_V_we0),
    .weights_2_1_V_address1(grp_conv_fu_150_weights_2_1_V_address1),
    .weights_2_1_V_ce1(grp_conv_fu_150_weights_2_1_V_ce1),
    .weights_2_1_V_d1(grp_conv_fu_150_weights_2_1_V_d1),
    .weights_2_1_V_q1(16'd0),
    .weights_2_1_V_we1(grp_conv_fu_150_weights_2_1_V_we1),
    .weights_2_2_V_address0(grp_conv_fu_150_weights_2_2_V_address0),
    .weights_2_2_V_ce0(grp_conv_fu_150_weights_2_2_V_ce0),
    .weights_2_2_V_d0(grp_conv_fu_150_weights_2_2_V_d0),
    .weights_2_2_V_q0(weights_V212_q0),
    .weights_2_2_V_we0(grp_conv_fu_150_weights_2_2_V_we0),
    .weights_2_2_V_address1(grp_conv_fu_150_weights_2_2_V_address1),
    .weights_2_2_V_ce1(grp_conv_fu_150_weights_2_2_V_ce1),
    .weights_2_2_V_d1(grp_conv_fu_150_weights_2_2_V_d1),
    .weights_2_2_V_q1(16'd0),
    .weights_2_2_V_we1(grp_conv_fu_150_weights_2_2_V_we1),
    .weights_2_3_V_address0(grp_conv_fu_150_weights_2_3_V_address0),
    .weights_2_3_V_ce0(grp_conv_fu_150_weights_2_3_V_ce0),
    .weights_2_3_V_d0(grp_conv_fu_150_weights_2_3_V_d0),
    .weights_2_3_V_q0(weights_V213_q0),
    .weights_2_3_V_we0(grp_conv_fu_150_weights_2_3_V_we0),
    .weights_2_3_V_address1(grp_conv_fu_150_weights_2_3_V_address1),
    .weights_2_3_V_ce1(grp_conv_fu_150_weights_2_3_V_ce1),
    .weights_2_3_V_d1(grp_conv_fu_150_weights_2_3_V_d1),
    .weights_2_3_V_q1(16'd0),
    .weights_2_3_V_we1(grp_conv_fu_150_weights_2_3_V_we1),
    .weights_2_4_V_address0(grp_conv_fu_150_weights_2_4_V_address0),
    .weights_2_4_V_ce0(grp_conv_fu_150_weights_2_4_V_ce0),
    .weights_2_4_V_d0(grp_conv_fu_150_weights_2_4_V_d0),
    .weights_2_4_V_q0(weights_V214_q0),
    .weights_2_4_V_we0(grp_conv_fu_150_weights_2_4_V_we0),
    .weights_2_4_V_address1(grp_conv_fu_150_weights_2_4_V_address1),
    .weights_2_4_V_ce1(grp_conv_fu_150_weights_2_4_V_ce1),
    .weights_2_4_V_d1(grp_conv_fu_150_weights_2_4_V_d1),
    .weights_2_4_V_q1(16'd0),
    .weights_2_4_V_we1(grp_conv_fu_150_weights_2_4_V_we1),
    .weights_3_0_V_address0(grp_conv_fu_150_weights_3_0_V_address0),
    .weights_3_0_V_ce0(grp_conv_fu_150_weights_3_0_V_ce0),
    .weights_3_0_V_d0(grp_conv_fu_150_weights_3_0_V_d0),
    .weights_3_0_V_q0(weights_V315_q0),
    .weights_3_0_V_we0(grp_conv_fu_150_weights_3_0_V_we0),
    .weights_3_0_V_address1(grp_conv_fu_150_weights_3_0_V_address1),
    .weights_3_0_V_ce1(grp_conv_fu_150_weights_3_0_V_ce1),
    .weights_3_0_V_d1(grp_conv_fu_150_weights_3_0_V_d1),
    .weights_3_0_V_q1(16'd0),
    .weights_3_0_V_we1(grp_conv_fu_150_weights_3_0_V_we1),
    .weights_3_1_V_address0(grp_conv_fu_150_weights_3_1_V_address0),
    .weights_3_1_V_ce0(grp_conv_fu_150_weights_3_1_V_ce0),
    .weights_3_1_V_d0(grp_conv_fu_150_weights_3_1_V_d0),
    .weights_3_1_V_q0(weights_V316_q0),
    .weights_3_1_V_we0(grp_conv_fu_150_weights_3_1_V_we0),
    .weights_3_1_V_address1(grp_conv_fu_150_weights_3_1_V_address1),
    .weights_3_1_V_ce1(grp_conv_fu_150_weights_3_1_V_ce1),
    .weights_3_1_V_d1(grp_conv_fu_150_weights_3_1_V_d1),
    .weights_3_1_V_q1(16'd0),
    .weights_3_1_V_we1(grp_conv_fu_150_weights_3_1_V_we1),
    .weights_3_2_V_address0(grp_conv_fu_150_weights_3_2_V_address0),
    .weights_3_2_V_ce0(grp_conv_fu_150_weights_3_2_V_ce0),
    .weights_3_2_V_d0(grp_conv_fu_150_weights_3_2_V_d0),
    .weights_3_2_V_q0(weights_V317_q0),
    .weights_3_2_V_we0(grp_conv_fu_150_weights_3_2_V_we0),
    .weights_3_2_V_address1(grp_conv_fu_150_weights_3_2_V_address1),
    .weights_3_2_V_ce1(grp_conv_fu_150_weights_3_2_V_ce1),
    .weights_3_2_V_d1(grp_conv_fu_150_weights_3_2_V_d1),
    .weights_3_2_V_q1(16'd0),
    .weights_3_2_V_we1(grp_conv_fu_150_weights_3_2_V_we1),
    .weights_3_3_V_address0(grp_conv_fu_150_weights_3_3_V_address0),
    .weights_3_3_V_ce0(grp_conv_fu_150_weights_3_3_V_ce0),
    .weights_3_3_V_d0(grp_conv_fu_150_weights_3_3_V_d0),
    .weights_3_3_V_q0(weights_V318_q0),
    .weights_3_3_V_we0(grp_conv_fu_150_weights_3_3_V_we0),
    .weights_3_3_V_address1(grp_conv_fu_150_weights_3_3_V_address1),
    .weights_3_3_V_ce1(grp_conv_fu_150_weights_3_3_V_ce1),
    .weights_3_3_V_d1(grp_conv_fu_150_weights_3_3_V_d1),
    .weights_3_3_V_q1(16'd0),
    .weights_3_3_V_we1(grp_conv_fu_150_weights_3_3_V_we1),
    .weights_3_4_V_address0(grp_conv_fu_150_weights_3_4_V_address0),
    .weights_3_4_V_ce0(grp_conv_fu_150_weights_3_4_V_ce0),
    .weights_3_4_V_d0(grp_conv_fu_150_weights_3_4_V_d0),
    .weights_3_4_V_q0(weights_V319_q0),
    .weights_3_4_V_we0(grp_conv_fu_150_weights_3_4_V_we0),
    .weights_3_4_V_address1(grp_conv_fu_150_weights_3_4_V_address1),
    .weights_3_4_V_ce1(grp_conv_fu_150_weights_3_4_V_ce1),
    .weights_3_4_V_d1(grp_conv_fu_150_weights_3_4_V_d1),
    .weights_3_4_V_q1(16'd0),
    .weights_3_4_V_we1(grp_conv_fu_150_weights_3_4_V_we1),
    .weights_4_0_V_address0(grp_conv_fu_150_weights_4_0_V_address0),
    .weights_4_0_V_ce0(grp_conv_fu_150_weights_4_0_V_ce0),
    .weights_4_0_V_d0(grp_conv_fu_150_weights_4_0_V_d0),
    .weights_4_0_V_q0(weights_V420_q0),
    .weights_4_0_V_we0(grp_conv_fu_150_weights_4_0_V_we0),
    .weights_4_0_V_address1(grp_conv_fu_150_weights_4_0_V_address1),
    .weights_4_0_V_ce1(grp_conv_fu_150_weights_4_0_V_ce1),
    .weights_4_0_V_d1(grp_conv_fu_150_weights_4_0_V_d1),
    .weights_4_0_V_q1(16'd0),
    .weights_4_0_V_we1(grp_conv_fu_150_weights_4_0_V_we1),
    .weights_4_1_V_address0(grp_conv_fu_150_weights_4_1_V_address0),
    .weights_4_1_V_ce0(grp_conv_fu_150_weights_4_1_V_ce0),
    .weights_4_1_V_d0(grp_conv_fu_150_weights_4_1_V_d0),
    .weights_4_1_V_q0(weights_V421_q0),
    .weights_4_1_V_we0(grp_conv_fu_150_weights_4_1_V_we0),
    .weights_4_1_V_address1(grp_conv_fu_150_weights_4_1_V_address1),
    .weights_4_1_V_ce1(grp_conv_fu_150_weights_4_1_V_ce1),
    .weights_4_1_V_d1(grp_conv_fu_150_weights_4_1_V_d1),
    .weights_4_1_V_q1(16'd0),
    .weights_4_1_V_we1(grp_conv_fu_150_weights_4_1_V_we1),
    .weights_4_2_V_address0(grp_conv_fu_150_weights_4_2_V_address0),
    .weights_4_2_V_ce0(grp_conv_fu_150_weights_4_2_V_ce0),
    .weights_4_2_V_d0(grp_conv_fu_150_weights_4_2_V_d0),
    .weights_4_2_V_q0(weights_V422_q0),
    .weights_4_2_V_we0(grp_conv_fu_150_weights_4_2_V_we0),
    .weights_4_2_V_address1(grp_conv_fu_150_weights_4_2_V_address1),
    .weights_4_2_V_ce1(grp_conv_fu_150_weights_4_2_V_ce1),
    .weights_4_2_V_d1(grp_conv_fu_150_weights_4_2_V_d1),
    .weights_4_2_V_q1(16'd0),
    .weights_4_2_V_we1(grp_conv_fu_150_weights_4_2_V_we1),
    .weights_4_3_V_address0(grp_conv_fu_150_weights_4_3_V_address0),
    .weights_4_3_V_ce0(grp_conv_fu_150_weights_4_3_V_ce0),
    .weights_4_3_V_d0(grp_conv_fu_150_weights_4_3_V_d0),
    .weights_4_3_V_q0(weights_V423_q0),
    .weights_4_3_V_we0(grp_conv_fu_150_weights_4_3_V_we0),
    .weights_4_3_V_address1(grp_conv_fu_150_weights_4_3_V_address1),
    .weights_4_3_V_ce1(grp_conv_fu_150_weights_4_3_V_ce1),
    .weights_4_3_V_d1(grp_conv_fu_150_weights_4_3_V_d1),
    .weights_4_3_V_q1(16'd0),
    .weights_4_3_V_we1(grp_conv_fu_150_weights_4_3_V_we1),
    .weights_4_4_V_address0(grp_conv_fu_150_weights_4_4_V_address0),
    .weights_4_4_V_ce0(grp_conv_fu_150_weights_4_4_V_ce0),
    .weights_4_4_V_d0(grp_conv_fu_150_weights_4_4_V_d0),
    .weights_4_4_V_q0(weights_V424_q0),
    .weights_4_4_V_we0(grp_conv_fu_150_weights_4_4_V_we0),
    .weights_4_4_V_address1(grp_conv_fu_150_weights_4_4_V_address1),
    .weights_4_4_V_ce1(grp_conv_fu_150_weights_4_4_V_ce1),
    .weights_4_4_V_d1(grp_conv_fu_150_weights_4_4_V_d1),
    .weights_4_4_V_q1(16'd0),
    .weights_4_4_V_we1(grp_conv_fu_150_weights_4_4_V_we1),
    .out_V_V_din(grp_conv_fu_150_out_V_V_din),
    .out_V_V_full_n(out_V_V_full_n),
    .out_V_V_write(grp_conv_fu_150_out_V_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_fu_150_ap_start),
    .ap_done(grp_conv_fu_150_ap_done),
    .ap_ready(grp_conv_fu_150_ap_ready),
    .ap_idle(grp_conv_fu_150_ap_idle),
    .ap_continue(grp_conv_fu_150_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_conv_fu_150_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_conv_fu_150_ap_done <= 1'b0;
        end else if ((grp_conv_fu_150_ap_done == 1'b1)) begin
            ap_sync_reg_grp_conv_fu_150_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_conv_fu_150_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_sync_reg_grp_conv_fu_150_ap_ready <= 1'b0;
        end else if ((grp_conv_fu_150_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_conv_fu_150_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_conv_fu_150_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_conv_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_conv_fu_150_ap_ready == 1'b1)) begin
            grp_conv_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_conv_fu_150_ap_continue = 1'b1;
    end else begin
        grp_conv_fu_150_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V100_read = grp_conv_fu_150_in_V_V1_read;
    end else begin
        in_V_V100_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V101_read = grp_conv_fu_150_in_V_V2_read;
    end else begin
        in_V_V101_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V102_read = grp_conv_fu_150_in_V_V3_read;
    end else begin
        in_V_V102_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V103_read = grp_conv_fu_150_in_V_V4_read;
    end else begin
        in_V_V103_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V20104_read = grp_conv_fu_150_in_V_V16_read;
    end else begin
        in_V_V20104_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V20105_read = grp_conv_fu_150_in_V_V17_read;
    end else begin
        in_V_V20105_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V20106_read = grp_conv_fu_150_in_V_V18_read;
    end else begin
        in_V_V20106_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V20107_read = grp_conv_fu_150_in_V_V19_read;
    end else begin
        in_V_V20107_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V20_read = grp_conv_fu_150_in_V_V15_read;
    end else begin
        in_V_V20_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V21108_read = grp_conv_fu_150_in_V_V211_read;
    end else begin
        in_V_V21108_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V21109_read = grp_conv_fu_150_in_V_V212_read;
    end else begin
        in_V_V21109_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V21110_read = grp_conv_fu_150_in_V_V213_read;
    end else begin
        in_V_V21110_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V21111_read = grp_conv_fu_150_in_V_V214_read;
    end else begin
        in_V_V21111_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V21_read = grp_conv_fu_150_in_V_V210_read;
    end else begin
        in_V_V21_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V22112_read = grp_conv_fu_150_in_V_V316_read;
    end else begin
        in_V_V22112_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V22113_read = grp_conv_fu_150_in_V_V317_read;
    end else begin
        in_V_V22113_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V22114_read = grp_conv_fu_150_in_V_V318_read;
    end else begin
        in_V_V22114_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V22115_read = grp_conv_fu_150_in_V_V319_read;
    end else begin
        in_V_V22115_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V22_read = grp_conv_fu_150_in_V_V315_read;
    end else begin
        in_V_V22_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V23116_read = grp_conv_fu_150_in_V_V421_read;
    end else begin
        in_V_V23116_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V23117_read = grp_conv_fu_150_in_V_V422_read;
    end else begin
        in_V_V23117_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V23118_read = grp_conv_fu_150_in_V_V423_read;
    end else begin
        in_V_V23118_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V23119_read = grp_conv_fu_150_in_V_V424_read;
    end else begin
        in_V_V23119_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V23_read = grp_conv_fu_150_in_V_V420_read;
    end else begin
        in_V_V23_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_V_V_read = grp_conv_fu_150_in_V_V_read;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_V_V_write = grp_conv_fu_150_out_V_V_write;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call76 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((ap_sync_grp_conv_fu_150_ap_ready & ap_sync_grp_conv_fu_150_ap_done) == 1'b0);
end

assign ap_ready = internal_ap_ready;

assign ap_sync_grp_conv_fu_150_ap_done = (grp_conv_fu_150_ap_done | ap_sync_reg_grp_conv_fu_150_ap_done);

assign ap_sync_grp_conv_fu_150_ap_ready = (grp_conv_fu_150_ap_ready | ap_sync_reg_grp_conv_fu_150_ap_ready);

assign grp_conv_fu_150_ap_start = grp_conv_fu_150_ap_start_reg;

assign out_V_V_din = grp_conv_fu_150_out_V_V_din;

assign start_out = real_start;

assign weights_V15_address0 = grp_conv_fu_150_weights_1_0_V_address0;

assign weights_V15_ce0 = grp_conv_fu_150_weights_1_0_V_ce0;

assign weights_V16_address0 = grp_conv_fu_150_weights_1_1_V_address0;

assign weights_V16_ce0 = grp_conv_fu_150_weights_1_1_V_ce0;

assign weights_V17_address0 = grp_conv_fu_150_weights_1_2_V_address0;

assign weights_V17_ce0 = grp_conv_fu_150_weights_1_2_V_ce0;

assign weights_V18_address0 = grp_conv_fu_150_weights_1_3_V_address0;

assign weights_V18_ce0 = grp_conv_fu_150_weights_1_3_V_ce0;

assign weights_V19_address0 = grp_conv_fu_150_weights_1_4_V_address0;

assign weights_V19_ce0 = grp_conv_fu_150_weights_1_4_V_ce0;

assign weights_V1_address0 = grp_conv_fu_150_weights_0_1_V_address0;

assign weights_V1_ce0 = grp_conv_fu_150_weights_0_1_V_ce0;

assign weights_V210_address0 = grp_conv_fu_150_weights_2_0_V_address0;

assign weights_V210_ce0 = grp_conv_fu_150_weights_2_0_V_ce0;

assign weights_V211_address0 = grp_conv_fu_150_weights_2_1_V_address0;

assign weights_V211_ce0 = grp_conv_fu_150_weights_2_1_V_ce0;

assign weights_V212_address0 = grp_conv_fu_150_weights_2_2_V_address0;

assign weights_V212_ce0 = grp_conv_fu_150_weights_2_2_V_ce0;

assign weights_V213_address0 = grp_conv_fu_150_weights_2_3_V_address0;

assign weights_V213_ce0 = grp_conv_fu_150_weights_2_3_V_ce0;

assign weights_V214_address0 = grp_conv_fu_150_weights_2_4_V_address0;

assign weights_V214_ce0 = grp_conv_fu_150_weights_2_4_V_ce0;

assign weights_V2_address0 = grp_conv_fu_150_weights_0_2_V_address0;

assign weights_V2_ce0 = grp_conv_fu_150_weights_0_2_V_ce0;

assign weights_V315_address0 = grp_conv_fu_150_weights_3_0_V_address0;

assign weights_V315_ce0 = grp_conv_fu_150_weights_3_0_V_ce0;

assign weights_V316_address0 = grp_conv_fu_150_weights_3_1_V_address0;

assign weights_V316_ce0 = grp_conv_fu_150_weights_3_1_V_ce0;

assign weights_V317_address0 = grp_conv_fu_150_weights_3_2_V_address0;

assign weights_V317_ce0 = grp_conv_fu_150_weights_3_2_V_ce0;

assign weights_V318_address0 = grp_conv_fu_150_weights_3_3_V_address0;

assign weights_V318_ce0 = grp_conv_fu_150_weights_3_3_V_ce0;

assign weights_V319_address0 = grp_conv_fu_150_weights_3_4_V_address0;

assign weights_V319_ce0 = grp_conv_fu_150_weights_3_4_V_ce0;

assign weights_V3_address0 = grp_conv_fu_150_weights_0_3_V_address0;

assign weights_V3_ce0 = grp_conv_fu_150_weights_0_3_V_ce0;

assign weights_V420_address0 = grp_conv_fu_150_weights_4_0_V_address0;

assign weights_V420_ce0 = grp_conv_fu_150_weights_4_0_V_ce0;

assign weights_V421_address0 = grp_conv_fu_150_weights_4_1_V_address0;

assign weights_V421_ce0 = grp_conv_fu_150_weights_4_1_V_ce0;

assign weights_V422_address0 = grp_conv_fu_150_weights_4_2_V_address0;

assign weights_V422_ce0 = grp_conv_fu_150_weights_4_2_V_ce0;

assign weights_V423_address0 = grp_conv_fu_150_weights_4_3_V_address0;

assign weights_V423_ce0 = grp_conv_fu_150_weights_4_3_V_ce0;

assign weights_V424_address0 = grp_conv_fu_150_weights_4_4_V_address0;

assign weights_V424_ce0 = grp_conv_fu_150_weights_4_4_V_ce0;

assign weights_V4_address0 = grp_conv_fu_150_weights_0_4_V_address0;

assign weights_V4_ce0 = grp_conv_fu_150_weights_0_4_V_ce0;

assign weights_V_address0 = grp_conv_fu_150_weights_0_0_V_address0;

assign weights_V_ce0 = grp_conv_fu_150_weights_0_0_V_ce0;

endmodule //Conv_0_conv336
