{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461887376178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461887376179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 19:49:35 2016 " "Processing started: Thu Apr 28 19:49:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461887376179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887376179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887376179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461887376997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/Avalon_bus_RW_Test.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/Avalon_bus_RW_Test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_bus_RW_Test " "Found entity 1: Avalon_bus_RW_Test" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/Avalon_bus_RW_Test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390885 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SoCKit_DDR3_RTL_Test SoCKit_DDR3_RTL_Test.v(224) " "Verilog Module Declaration warning at SoCKit_DDR3_RTL_Test.v(224): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SoCKit_DDR3_RTL_Test\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 224 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461887390886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SoCKit_DDR3_RTL_Test.v 1 1 " "Found 1 design units, including 1 entities, in source file SoCKit_DDR3_RTL_Test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_DDR3_RTL_Test " "Found entity 1: SoCKit_DDR3_RTL_Test" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_mask.sv 1 1 " "Found 1 design units, including 1 entities, in source file reverse_mask.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reverse_mask " "Found entity 1: reverse_mask" {  } { { "reverse_mask.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/reverse_mask.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "content_loss.sv 1 1 " "Found 1 design units, including 1 entities, in source file content_loss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 content_loss " "Found entity 1: content_loss" {  } { { "content_loss.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/content_loss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_relu " "Found entity 1: backprop_relu" {  } { { "backprop_relu.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/backprop_relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_pool " "Found entity 1: backprop_pool" {  } { { "backprop_pool.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/backprop_pool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_content_loss.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_content_loss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_content_loss " "Found entity 1: backprop_content_loss" {  } { { "backprop_content_loss.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/backprop_content_loss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file avg_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avg_pool " "Found entity 1: avg_pool" {  } { { "avg_pool.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/avg_pool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3 " "Found entity 1: fpga_ddr3" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_0002 " "Found entity 1: fpga_ddr3_0002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_c0 " "Found entity 1: fpga_ddr3_c0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390974 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390974 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390980 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390980 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390983 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390985 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887390988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887390999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887390999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster " "Found entity 1: fpga_ddr3_dmaster" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_p2b_adapter " "Found entity 1: fpga_ddr3_dmaster_p2b_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_b2p_adapter " "Found entity 1: fpga_ddr3_dmaster_b2p_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_timing_adt " "Found entity 1: fpga_ddr3_dmaster_timing_adt" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391055 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0 " "Found entity 1: fpga_ddr3_s0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391078 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391084 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_addr_router_default_decode " "Found entity 1: fpga_ddr3_s0_addr_router_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391091 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_addr_router " "Found entity 2: fpga_ddr3_s0_addr_router" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_addr_router_001_default_decode " "Found entity 1: fpga_ddr3_s0_addr_router_001_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391093 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_addr_router_001 " "Found entity 2: fpga_ddr3_s0_addr_router_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_addr_router_002_default_decode " "Found entity 1: fpga_ddr3_s0_addr_router_002_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391095 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_addr_router_002 " "Found entity 2: fpga_ddr3_s0_addr_router_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_demux " "Found entity 1: fpga_ddr3_s0_cmd_xbar_demux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_demux_001 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_demux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_demux_002 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_demux_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_mux_003 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_mux_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_cmd_xbar_mux_005 " "Found entity 1: fpga_ddr3_s0_cmd_xbar_mux_005" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_id_router_default_decode " "Found entity 1: fpga_ddr3_s0_id_router_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391101 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_id_router " "Found entity 2: fpga_ddr3_s0_id_router" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router_003.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router_003.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_id_router_003_default_decode " "Found entity 1: fpga_ddr3_s0_id_router_003_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391103 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_id_router_003 " "Found entity 2: fpga_ddr3_s0_id_router_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router_005.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router_005.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_id_router_005_default_decode " "Found entity 1: fpga_ddr3_s0_id_router_005_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391104 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_id_router_005 " "Found entity 2: fpga_ddr3_s0_id_router_005" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_irq_mapper " "Found entity 1: fpga_ddr3_s0_irq_mapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_demux_003 " "Found entity 1: fpga_ddr3_s0_rsp_xbar_demux_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_demux_005 " "Found entity 1: fpga_ddr3_s0_rsp_xbar_demux_005" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_mux " "Found entity 1: fpga_ddr3_s0_rsp_xbar_mux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_rsp_xbar_mux_001 " "Found entity 1: fpga_ddr3_s0_rsp_xbar_mux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461887391115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1461887391146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_clock_pair_generator " "Found entity 1: fpga_ddr3_p0_clock_pair_generator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_read_valid_selector " "Found entity 1: fpga_ddr3_p0_read_valid_selector" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_addr_cmd_datapath " "Found entity 1: fpga_ddr3_p0_addr_cmd_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_reset " "Found entity 1: fpga_ddr3_p0_reset" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_acv_ldc " "Found entity 1: fpga_ddr3_p0_acv_ldc" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_memphy " "Found entity 1: fpga_ddr3_p0_memphy" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_reset_sync " "Found entity 1: fpga_ddr3_p0_reset_sync" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_new_io_pads " "Found entity 1: fpga_ddr3_p0_new_io_pads" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_fr_cycle_shifter " "Found entity 1: fpga_ddr3_p0_fr_cycle_shifter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_fr_cycle_extender " "Found entity 1: fpga_ddr3_p0_fr_cycle_extender" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_read_datapath " "Found entity 1: fpga_ddr3_p0_read_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_write_datapath " "Found entity 1: fpga_ddr3_p0_write_datapath" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_core_shadow_registers " "Found entity 1: fpga_ddr3_p0_core_shadow_registers" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_simple_ddio_out " "Found entity 1: fpga_ddr3_p0_simple_ddio_out" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_phy_csr " "Found entity 1: fpga_ddr3_p0_phy_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_iss_probe " "Found entity 1: fpga_ddr3_p0_iss_probe" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_addr_cmd_pads " "Found entity 1: fpga_ddr3_p0_addr_cmd_pads" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_flop_mem " "Found entity 1: fpga_ddr3_p0_flop_mem" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0 " "Found entity 1: fpga_ddr3_p0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_altdqdqs " "Found entity 1: fpga_ddr3_p0_altdqdqs" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_pll0 " "Found entity 1: fpga_ddr3_pll0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_store " "Found entity 1: load_store" {  } { { "load_store.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/load_store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391253 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "mask_buffer mask_buffer.sv(22) " "Verilog Module Declaration warning at mask_buffer.sv(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"mask_buffer\"" {  } { { "mask_buffer.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mask_buffer.sv" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461887391253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mask_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mask_buffer " "Found entity 1: mask_buffer" {  } { { "mask_buffer.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mask_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.sv 4 4 " "Found 4 design units, including 4 entities, in source file mem_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AVL " "Found entity 1: AVL" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391258 ""} { "Info" "ISGN_ENTITY_NAME" "2 READ_BUFF " "Found entity 2: READ_BUFF" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391258 ""} { "Info" "ISGN_ENTITY_NAME" "3 MASK_BUFF " "Found entity 3: MASK_BUFF" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391258 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem_control " "Found entity 4: mem_control" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391258 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "read_buffer read_buffer.sv(26) " "Verilog Module Declaration warning at read_buffer.sv(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"read_buffer\"" {  } { { "read_buffer.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv" 26 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461887391259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer " "Found entity 1: read_buffer" {  } { { "read_buffer.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_back_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "write_back_accumulator.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/write_back_accumulator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461887391261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391261 ""}
{ "Error" "EVRFX_SV_1088_UNCONVERTED" "read_avl mem_control.sv(21) " "SystemVerilog error at mem_control.sv(21): can't declare object read_avl with interface type" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 21 0 0 } }  } 0 10841 "SystemVerilog error at %2!s!: can't declare object %1!s! with interface type" 0 0 "Analysis & Synthesis" 0 -1 1461887391585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.map.smsg " "Generated suppressed messages file /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391666 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1239 " "Peak virtual memory: 1239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461887391866 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 28 19:49:51 2016 " "Processing ended: Thu Apr 28 19:49:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461887391866 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461887391866 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461887391866 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461887391866 ""}
