<stg><name>matrixmul</name>


<trans_list>

<trans id="175" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1024]* %B), !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i1024]* %A), !map !176

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB), !map !305

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln11, %col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i6 [ 0, %0 ], [ %select_ln17_1, %col ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2  %j_0 = phi i6 [ 0, %0 ], [ %j, %col ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln11 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln11 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln11, label %2, label %col

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
col:0  %i = add i6 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
col:3  %icmp_ln12 = icmp eq i6 %j_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
col:4  %select_ln17 = select i1 %icmp_ln12, i6 0, i6 %j_0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
col:5  %select_ln17_1 = select i1 %icmp_ln12, i6 %i, i6 %i_0

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
col:6  %zext_ln17 = zext i6 %select_ln17_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
col:12  %zext_ln17_1 = zext i6 %select_ln17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:17  %A_addr = getelementptr [32 x i1024]* %A, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1024" op_0_bw="5">
<![CDATA[
col:18  %A_load = load i1024* %A_addr, align 8

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:20  %B_addr = getelementptr [32 x i1024]* %B, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1024" op_0_bw="5">
<![CDATA[
col:21  %B_load = load i1024* %B_addr, align 8

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
col:150  %j = add i6 1, %select_ln17

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1024" op_0_bw="5">
<![CDATA[
col:18  %A_load = load i1024* %A_addr, align 8

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1024">
<![CDATA[
col:19  %trunc_ln17 = trunc i1024 %A_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1024" op_0_bw="5">
<![CDATA[
col:21  %B_load = load i1024* %B_addr, align 8

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1024">
<![CDATA[
col:22  %trunc_ln17_1 = trunc i1024 %B_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:24  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:25  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:27  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:28  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:30  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:31  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:33  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:34  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:36  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:37  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:39  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:40  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:42  %tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:43  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:45  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:46  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:48  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:49  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:51  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:52  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:54  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:55  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:57  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:58  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:60  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:61  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:63  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:64  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:66  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:67  %tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:69  %tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:70  %tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:72  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:73  %tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:75  %tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:76  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:78  %tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:79  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:81  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 640, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:82  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 640, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:84  %tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:85  %tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:87  %tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 704, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:88  %tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 704, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:90  %tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:91  %tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:93  %tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 768, i32 799)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:94  %tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 768, i32 799)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:96  %tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:97  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:99  %tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 832, i32 863)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:100  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 832, i32 863)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:102  %tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:103  %tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:105  %tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 896, i32 927)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:106  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 896, i32 927)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:108  %tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:109  %tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:111  %tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 960, i32 991)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:112  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 960, i32 991)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:114  %tmp_61 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %A_load, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
col:115  %tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %B_load, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:23  %mul_ln17 = mul nsw i32 %trunc_ln17_1, %trunc_ln17

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:26  %mul_ln17_1 = mul nsw i32 %tmp_5, %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:29  %mul_ln17_2 = mul nsw i32 %tmp_7, %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln17_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:32  %mul_ln17_3 = mul nsw i32 %tmp_9, %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln17_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:35  %mul_ln17_4 = mul nsw i32 %tmp_2, %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln17_4"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:38  %mul_ln17_5 = mul nsw i32 %tmp_10, %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln17_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:41  %mul_ln17_6 = mul nsw i32 %tmp_12, %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln17_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:44  %mul_ln17_7 = mul nsw i32 %tmp_14, %tmp_13

]]></Node>
<StgValue><ssdm name="mul_ln17_7"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:47  %mul_ln17_8 = mul nsw i32 %tmp_16, %tmp_15

]]></Node>
<StgValue><ssdm name="mul_ln17_8"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:50  %mul_ln17_9 = mul nsw i32 %tmp_18, %tmp_17

]]></Node>
<StgValue><ssdm name="mul_ln17_9"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:53  %mul_ln17_10 = mul nsw i32 %tmp_20, %tmp_19

]]></Node>
<StgValue><ssdm name="mul_ln17_10"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:56  %mul_ln17_11 = mul nsw i32 %tmp_22, %tmp_21

]]></Node>
<StgValue><ssdm name="mul_ln17_11"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:59  %mul_ln17_12 = mul nsw i32 %tmp_24, %tmp_23

]]></Node>
<StgValue><ssdm name="mul_ln17_12"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:62  %mul_ln17_13 = mul nsw i32 %tmp_26, %tmp_25

]]></Node>
<StgValue><ssdm name="mul_ln17_13"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:65  %mul_ln17_14 = mul nsw i32 %tmp_28, %tmp_27

]]></Node>
<StgValue><ssdm name="mul_ln17_14"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:68  %mul_ln17_15 = mul nsw i32 %tmp_30, %tmp_29

]]></Node>
<StgValue><ssdm name="mul_ln17_15"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:71  %mul_ln17_16 = mul nsw i32 %tmp_32, %tmp_31

]]></Node>
<StgValue><ssdm name="mul_ln17_16"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:74  %mul_ln17_17 = mul nsw i32 %tmp_34, %tmp_33

]]></Node>
<StgValue><ssdm name="mul_ln17_17"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:77  %mul_ln17_18 = mul nsw i32 %tmp_36, %tmp_35

]]></Node>
<StgValue><ssdm name="mul_ln17_18"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:80  %mul_ln17_19 = mul nsw i32 %tmp_38, %tmp_37

]]></Node>
<StgValue><ssdm name="mul_ln17_19"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:83  %mul_ln17_20 = mul nsw i32 %tmp_40, %tmp_39

]]></Node>
<StgValue><ssdm name="mul_ln17_20"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:86  %mul_ln17_21 = mul nsw i32 %tmp_42, %tmp_41

]]></Node>
<StgValue><ssdm name="mul_ln17_21"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:89  %mul_ln17_22 = mul nsw i32 %tmp_44, %tmp_43

]]></Node>
<StgValue><ssdm name="mul_ln17_22"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:92  %mul_ln17_23 = mul nsw i32 %tmp_46, %tmp_45

]]></Node>
<StgValue><ssdm name="mul_ln17_23"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:95  %mul_ln17_24 = mul nsw i32 %tmp_48, %tmp_47

]]></Node>
<StgValue><ssdm name="mul_ln17_24"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:98  %mul_ln17_25 = mul nsw i32 %tmp_50, %tmp_49

]]></Node>
<StgValue><ssdm name="mul_ln17_25"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:101  %mul_ln17_26 = mul nsw i32 %tmp_52, %tmp_51

]]></Node>
<StgValue><ssdm name="mul_ln17_26"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:104  %mul_ln17_27 = mul nsw i32 %tmp_54, %tmp_53

]]></Node>
<StgValue><ssdm name="mul_ln17_27"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:107  %mul_ln17_28 = mul nsw i32 %tmp_56, %tmp_55

]]></Node>
<StgValue><ssdm name="mul_ln17_28"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:110  %mul_ln17_29 = mul nsw i32 %tmp_58, %tmp_57

]]></Node>
<StgValue><ssdm name="mul_ln17_29"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:113  %mul_ln17_30 = mul nsw i32 %tmp_60, %tmp_59

]]></Node>
<StgValue><ssdm name="mul_ln17_30"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:116  %mul_ln17_31 = mul nsw i32 %tmp_62, %tmp_61

]]></Node>
<StgValue><ssdm name="mul_ln17_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:117  %add_ln17 = add i32 %mul_ln17_1, %mul_ln17

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:118  %add_ln17_1 = add i32 %mul_ln17_3, %mul_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:119  %add_ln17_2 = add i32 %add_ln17, %add_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:120  %add_ln17_3 = add i32 %mul_ln17_5, %mul_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:121  %add_ln17_4 = add i32 %mul_ln17_7, %mul_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:124  %add_ln17_7 = add i32 %mul_ln17_9, %mul_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln17_7"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:125  %add_ln17_8 = add i32 %mul_ln17_11, %mul_ln17_10

]]></Node>
<StgValue><ssdm name="add_ln17_8"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:126  %add_ln17_9 = add i32 %add_ln17_7, %add_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln17_9"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:127  %add_ln17_10 = add i32 %mul_ln17_13, %mul_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln17_10"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:128  %add_ln17_11 = add i32 %mul_ln17_15, %mul_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln17_11"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:129  %add_ln17_12 = add i32 %add_ln17_10, %add_ln17_11

]]></Node>
<StgValue><ssdm name="add_ln17_12"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:132  %add_ln17_15 = add i32 %mul_ln17_17, %mul_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln17_15"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:133  %add_ln17_16 = add i32 %mul_ln17_19, %mul_ln17_18

]]></Node>
<StgValue><ssdm name="add_ln17_16"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:134  %add_ln17_17 = add i32 %add_ln17_15, %add_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln17_17"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:135  %add_ln17_18 = add i32 %mul_ln17_21, %mul_ln17_20

]]></Node>
<StgValue><ssdm name="add_ln17_18"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:136  %add_ln17_19 = add i32 %mul_ln17_23, %mul_ln17_22

]]></Node>
<StgValue><ssdm name="add_ln17_19"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:139  %add_ln17_22 = add i32 %mul_ln17_25, %mul_ln17_24

]]></Node>
<StgValue><ssdm name="add_ln17_22"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:140  %add_ln17_23 = add i32 %mul_ln17_27, %mul_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln17_23"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:141  %add_ln17_24 = add i32 %add_ln17_22, %add_ln17_23

]]></Node>
<StgValue><ssdm name="add_ln17_24"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:142  %add_ln17_25 = add i32 %mul_ln17_29, %mul_ln17_28

]]></Node>
<StgValue><ssdm name="add_ln17_25"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:143  %add_ln17_26 = add i32 %mul_ln17_31, %mul_ln17_30

]]></Node>
<StgValue><ssdm name="add_ln17_26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:122  %add_ln17_5 = add i32 %add_ln17_3, %add_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:123  %add_ln17_6 = add i32 %add_ln17_2, %add_ln17_5

]]></Node>
<StgValue><ssdm name="add_ln17_6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:130  %add_ln17_13 = add i32 %add_ln17_9, %add_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln17_13"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:131  %add_ln17_14 = add i32 %add_ln17_6, %add_ln17_13

]]></Node>
<StgValue><ssdm name="add_ln17_14"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:137  %add_ln17_20 = add i32 %add_ln17_18, %add_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln17_20"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:138  %add_ln17_21 = add i32 %add_ln17_17, %add_ln17_20

]]></Node>
<StgValue><ssdm name="add_ln17_21"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:144  %add_ln17_27 = add i32 %add_ln17_25, %add_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln17_27"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:145  %add_ln17_28 = add i32 %add_ln17_24, %add_ln17_27

]]></Node>
<StgValue><ssdm name="add_ln17_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @row_col_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
col:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
col:7  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln17_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="11">
<![CDATA[
col:8  %zext_ln12 = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col:9  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
col:10  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
col:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="6">
<![CDATA[
col:13  %zext_ln19 = zext i6 %select_ln17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
col:14  %add_ln19 = add i12 %zext_ln12, %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="12">
<![CDATA[
col:15  %zext_ln19_1 = zext i12 %add_ln19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:16  %AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:146  %add_ln17_29 = add i32 %add_ln17_21, %add_ln17_28

]]></Node>
<StgValue><ssdm name="add_ln17_29"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:147  %add_ln17_30 = add nsw i32 %add_ln17_14, %add_ln17_29

]]></Node>
<StgValue><ssdm name="add_ln17_30"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
col:148  store i32 %add_ln17_30, i32* %AB_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
col:149  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
col:151  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
