# Simulation

Simulate an FPGA circuit.

## Requirements

* Yosys
* Arachne-pnr
* Project IceStorm
* Icarus Verilog
* GTKWave

## Usage

* ```make sim```

    Simulate using iverilog.

* ```make gtkwave```

    Open the simulation data in gtkwave.

Very loosly based on [tomverbeure/upduino](https://github.com/tomverbeure/upduino/tree/master/blink)
