#define     FLASH_BASEADDR                0x08000000U   //flash memory starting address
#define     SRAM1_BASEADDR                0x20000000U   //sram1 starting address  96kb
#define     SRAM2_BASEADDR				  0x10000000U   //sram2 starting address 32kb
#define     ROM_BASEADDR                  0x1FFF0000U 	//system memory or ROM starting address

#define     PERIPH_BASEADDR               0x40000000U
#define     APB1_BASEADDR				  0x40000000U
#define     APB2_BASEADDR				  0x40010000U
#define     AHB1_BASEADDR                 0x40020000U
#define     AHB2_BASEADDR                 0x48000000U

//base addresses of peripheral of AHB2  bus

#define     GPIOA_BASEADDR				  0x48000000U
#define     GPIOB_BASEADDR				  0x48000400U
#define     GPIOC_BASEADDR                0x48000800U
#define     GPIOD_BASEADDR				  0x48000c00U
#define     GPIOE_BASEADDR				  0x48001000U
#define     GPIOF_BASEADDR				  0x48001400U
#define     GPIOG_BASEADDR				  0x48001800U
#define     GPIOH_BASEADDR				  0x48001C00U

#define     ADC_BASEADDR                  0x50040000U



//base addresses of AHB1 bus peripherals
#define    DMA1_BASEADDR				  0x40020000U
#define    DMA2_BASEADDR                  0x40020400U

#define    RCC_BASEADDR                   0x40021000U


//base addresses of APB2 peripherals
#define    USART1_BASEADDR                0x40013800U

#define    SPI1_BASEADDR                  0x40013000U

#define    EXTI_BASEADDR                  0x40010400U

#define    SYSCFG_BASEADDR                0x40010000U


//base addresses of peripherals of APB1 bus
#define    RTC_BASEADDR                    0x40002800U

#define    SPI2_BASEADDR                   0x40003800U
#define    SPI3_BASEADDR                   0x40003C00U

#define    USART2_BASEADDR                 0x40004400U
#define    USART3_BASEADDR                 0x40004800U

#define    UART4_BASEADDR                  0x40004C00U
#define    UART5_BASEADDR				   0x40005000U

#define    I2C1_BASEADDR				   0x40005400U
#define    I2C2_BASEADDR				   0x40005800U
#define    I2C3_BASEADDR				   0x40005C00U

#define    DAC1_BASEADDR				   0x40007400U



























