(librepcb_symbol 73bcc301-fa3c-4e3f-8f62-c39949cb7854
 (name "AND gate 4 input medium")
 (description "And4 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-09-10T19:22:03Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin e09e04cf-b9f7-415f-801b-643b79b57753 (name "A")
  (position -12.7 7.62) (rotation 0.0) (length 5.08)
 )
 (pin 70ba66a9-67a6-4980-8348-1f007e3932f6 (name "B")
  (position -12.7 2.54) (rotation 0.0) (length 5.08)
 )
 (pin b2dc0a6c-be1f-41b9-a9aa-4bad08bc35e0 (name "OUT")
  (position 12.7 0.0) (rotation 180.0) (length 5.08)
 )
 (pin cc8c8029-d9ea-47d8-b804-708bd6afc36a (name "C")
  (position -12.7 -2.54) (rotation 0.0) (length 5.08)
 )
 (pin f9e0509a-e75f-4628-9946-bf62c8b98240 (name "D")
  (position -12.7 -7.62) (rotation 0.0) (length 5.08)
 )
 (polygon 15c912e0-a8df-4919-9ca3-0e88435ea289 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -7.62 6.1913) (angle 0.0))
  (vertex (position 1.4288 6.1913) (angle -180.0))
  (vertex (position 1.4288 -6.1913) (angle 0.0))
  (vertex (position -7.62 -6.1913) (angle 0.0))
  (vertex (position -7.62 6.1913) (angle 0.0))
 )
 (polygon 4602e3e9-620d-44a6-8b9a-f4ce473e9775 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area false)
  (vertex (position -7.62 10.16) (angle 0.0))
  (vertex (position -7.62 -10.16) (angle 0.0))
 )
 (text f0a93fbc-626e-4b95-ab87-bac7cc29948b (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -7.62 -12.7) (rotation 0.0)
 )
 (text 8d447738-4948-4ded-9f3e-085dffbaea8c (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -7.62 10.16) (rotation 0.0)
 )
)
