{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 7 -x 1680 -y 320 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 7 -x 1680 -y 300 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 1680 -y 120 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 1680 -y 140 -defaultsOSRD -right
preplace port port-id_qsfp1_up -pg 1 -lvl 7 -x 1680 -y 160 -defaultsOSRD
preplace port port-id_qsfp0_up -pg 1 -lvl 7 -x 1680 -y 340 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 61 57 58 59 60 56 62 63 64 65 66} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir led_pcie_link_up right -pinY led_pcie_link_up 40R -pinDir axi_aclk right -pinY axi_aclk 60R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 80R
preplace inst eth_0 -pg 1 -lvl 6 -x 1530 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 20 21 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir sys_resetn left -pinY sys_resetn 80L -pinDir stream_clk left -pinY stream_clk 40L -pinDir stream_resetn left -pinY stream_resetn 60L -pinDir aligned right -pinY aligned 40R
preplace inst smartconnect -pg 1 -lvl 2 -x 460 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 104 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 38 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst eth_1 -pg 1 -lvl 6 -x 1530 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 20 21 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir sys_resetn left -pinY sys_resetn 90L -pinDir stream_clk left -pinY stream_clk 40L -pinDir stream_resetn left -pinY stream_resetn 60L -pinDir aligned right -pinY aligned 40R
preplace inst abm_manager -pg 1 -lvl 4 -x 1020 -y 140 -swap {70 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 0 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106} -defaultsOSRD -pinDir S_AXI_RAM0 right -pinY S_AXI_RAM0 130R -pinDir S_AXI_ABM left -pinY S_AXI_ABM 0L -pinDir S_AXI_RAM1 right -pinY S_AXI_RAM1 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 130L
preplace inst sys_control -pg 1 -lvl 3 -x 740 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 55 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 90 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 20 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 220L -pinDir M_AXI_READ right -pinY M_AXI_READ 80R -pinDir M_AXI_FILL0 right -pinY M_AXI_FILL0 260R -pinDir M_AXI_FILL1 right -pinY M_AXI_FILL1 0R -pinDir clk left -pinY clk 240L -pinDir resetn left -pinY resetn 260L
preplace inst rdmx_0 -pg 1 -lvl 5 -x 1290 -y 270 -swap {76 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 0 77 78 79 80 81 84 85 82 83} -defaultsOSRD -pinDir axis_rx right -pinY axis_rx 50R -pinDir M_AXI left -pinY M_AXI 0L -pinDir S_AXI left -pinY S_AXI 50L -pinDir axis_tx right -pinY axis_tx 30R -pinDir eth_resetn right -pinY eth_resetn 90R -pinDir resetn left -pinY resetn 90L -pinDir eth_clk right -pinY eth_clk 70R -pinDir clk left -pinY clk 70L
preplace inst rdmx_1 -pg 1 -lvl 5 -x 1290 -y 60 -swap {76 1 2 3 4 5 41 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 6 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 0 77 78 79 80 81 84 85 82 83} -defaultsOSRD -pinDir axis_rx right -pinY axis_rx 80R -pinDir M_AXI left -pinY M_AXI 80L -pinDir S_AXI left -pinY S_AXI 0L -pinDir axis_tx right -pinY axis_tx 60R -pinDir eth_resetn right -pinY eth_resetn 120R -pinDir resetn left -pinY resetn 120L -pinDir eth_clk right -pinY eth_clk 100R -pinDir clk left -pinY clk 100L
preplace netloc eth_0_stat_rx_aligned_0 1 6 1 NJ 340
preplace netloc eth_0_stream_clk 1 5 1 N 340
preplace netloc eth_0_stream_resetn 1 5 1 N 360
preplace netloc eth_1_stat_rx_aligned_0 1 6 1 NJ 160
preplace netloc eth_clk_1 1 5 1 N 160
preplace netloc eth_resetn_1 1 5 1 N 180
preplace netloc source_200Mhz_clk 1 1 4 300 200 620 370 860 80 1160
preplace netloc source_200Mhz_resetn 1 1 5 320 220 600 390 880 390 1180 410 1400
preplace netloc S_AXI_1 1 3 2 N 60 N
preplace netloc axis_rx_1 1 5 1 N 140
preplace netloc axis_tx_1 1 5 1 N 300
preplace netloc cmac_usplus_0_gt_serial_port 1 6 1 NJ 300
preplace netloc eth_0_axis_rx 1 5 1 N 320
preplace netloc eth_1_qsfp_gt 1 6 1 NJ 120
preplace netloc gt_ref_clk_0_1 1 6 1 NJ 320
preplace netloc pcie_refclk_1 1 0 1 NJ 280
preplace netloc qsfp_clk_0_1 1 6 1 NJ 140
preplace netloc ram_reader_0_M_AXI 1 3 1 N 140
preplace netloc rdmx_1_M_AXI 1 4 1 N 140
preplace netloc rdmx_1_axis_tx 1 5 1 N 120
preplace netloc rdmx_recv_0_M_AXI 1 4 1 N 270
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 300
preplace netloc smartconnect_M00_AXI 1 2 1 N 280
preplace netloc sys_control_M_AXI_FILL0 1 3 2 N 320 N
preplace netloc xdma_0_M_AXI_B 1 1 1 N 280
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 300
levelinfo -pg 1 0 160 460 740 1020 1290 1530 1680
pagesize -pg 1 -db -bbox -sgen -130 0 1800 430
",
   "No Loops_ScaleFactor":"0.67794",
   "No Loops_TopLeft":"-124,-280",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXIS -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port M_AXI -pg 1 -lvl 3 -x 650 -y 100 -defaultsOSRD
preplace port port-id_eth_resetn -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace port port-id_eth_clk -pg 1 -lvl 0 -x -10 -y 110 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 130 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 1 -x 150 -y 90 -defaultsOSRD
preplace inst rdmx_recv_0 -pg 1 -lvl 2 -x 460 -y 110 -defaultsOSRD
preplace netloc eth_0_stream_resetn 1 0 1 NJ 70
preplace netloc source_200Mhz_resetn 1 0 2 20 200 290J
preplace netloc eth_0_stream_clk 1 0 1 NJ 110
preplace netloc source_200Mhz_clk 1 0 2 10 190 280J
preplace netloc axis_clock_converter_0_M_AXIS 1 1 1 N 90
preplace netloc eth_0_axis_rx 1 0 1 NJ 50
preplace netloc rdmx_recv_0_M_AXI 1 2 1 N 100
levelinfo -pg 1 -10 150 460 650
pagesize -pg 1 -db -bbox -sgen -140 -10 750 210
"
}
{
   "da_axi4_cnt":"2"
}
