Analysis & Synthesis report for jerarquia
Tue Mar 05 10:17:19 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache|\reg_estado:v_estado
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache"
 14. Port Connectivity Checks: "interface_cache_con_bus:cache_bloqueante"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 05 10:17:19 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; jerarquia                                       ;
; Top-level Entity Name              ; jerarquia                                       ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 292                                             ;
;     Total combinational functions  ; 172                                             ;
;     Dedicated logic registers      ; 160                                             ;
; Total registers                    ; 160                                             ;
; Total pins                         ; 39                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; jerarquia          ; jerarquia          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                          ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                                                                               ; Library ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../Cache_L1/interface_proc_cache/cache/Controlador/Codigo/controlador.vhd                                              ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Controlador/Codigo/controlador.vhd                                              ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_etiquetas/m_etiquetas/memoria_ET.vhd          ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_etiquetas/m_etiquetas/memoria_ET.vhd          ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_etiquetas/Ensamblado/ensamblado_etiquetas.vhd ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_etiquetas/Ensamblado/ensamblado_etiquetas.vhd ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_estado/m_estado/memoria_EST.vhd               ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_estado/m_estado/memoria_EST.vhd               ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_datos/m_datos/memoria_DAT.vhd                 ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_datos/m_datos/memoria_DAT.vhd                 ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_datos/ensamblado/ensamblado_datos.vhd         ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Componentes/campo_datos/ensamblado/ensamblado_datos.vhd         ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Quartus/camino_datos.vhd                                        ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Camino_de_Datos/Quartus/camino_datos.vhd                                        ;         ;
; ../../Cache_L1/interface_proc_cache/cache/Ensamblado/ensamblado_cache.vhd                                                 ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/cache/Ensamblado/ensamblado_cache.vhd                                                 ;         ;
; ../../Bus/Registros/RegDatos_resp.vhd                                                                                     ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Registros/RegDatos_resp.vhd                                                                                     ;         ;
; ../../Bus/Registros/RegDatos_pet.vhd                                                                                      ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Registros/RegDatos_pet.vhd                                                                                      ;         ;
; ../../Bus/Registros/RegControl_resp.vhd                                                                                   ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Registros/RegControl_resp.vhd                                                                                   ;         ;
; ../../Bus/Registros/RegControl_pet.vhd                                                                                    ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Registros/RegControl_pet.vhd                                                                                    ;         ;
; ../../Bus/Interfaces/interface_mem_bus_datos.vhd                                                                          ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Interfaces/interface_mem_bus_datos.vhd                                                                          ;         ;
; ../../Bus/Interfaces/interface_mem_bus_control.vhd                                                                        ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Interfaces/interface_mem_bus_control.vhd                                                                        ;         ;
; ../../Bus/Interfaces/interface_cache_bus_info.vhd                                                                         ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Interfaces/interface_cache_bus_info.vhd                                                                         ;         ;
; ../../Bus/Interfaces/interface_cache_bus_control.vhd                                                                      ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/Interfaces/interface_cache_bus_control.vhd                                                                      ;         ;
; ../../Bus/componentes_interfaces_bus_pkg.vhd                                                                              ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Bus/componentes_interfaces_bus_pkg.vhd                                                                              ;         ;
; ../../Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/registro_pet.vhd                                        ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/registro_pet.vhd                                        ;         ;
; ../../Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/mux_pet.vhd                                             ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/mux_pet.vhd                                             ;         ;
; ../../Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/interface_proc_cache.vhd                                ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/interface_proc_cache.vhd                                ;         ;
; ../../Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/cache_con_interface_proc.vhd                            ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_proc_cache/ensamblado_con_interface_proc/cache_con_interface_proc.vhd                            ;         ;
; ../../Cache_L1/interface_cache_bus/interface_cache_con_bus.vhd                                                            ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Cache_L1/interface_cache_bus/interface_cache_con_bus.vhd                                                            ;         ;
; ../../Memoria/Memoria_Principal/Reg_ControladorMem.vhd                                                                    ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Memoria/Memoria_Principal/Reg_ControladorMem.vhd                                                                    ;         ;
; ../../Memoria/Memoria_Principal/memory.vhd                                                                                ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Memoria/Memoria_Principal/memory.vhd                                                                                ;         ;
; ../../Memoria/Memoria_Principal/ensamblado_memoria.vhd                                                                    ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Memoria/Memoria_Principal/ensamblado_memoria.vhd                                                                    ;         ;
; ../../Memoria/Memoria_Principal/controlador_mem.vhd                                                                       ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Memoria/Memoria_Principal/controlador_mem.vhd                                                                       ;         ;
; ../../Memoria/memoria_con_interface_bus/memoria_con_interface_bus.vhd                                                     ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Memoria/memoria_con_interface_bus/memoria_con_interface_bus.vhd                                                     ;         ;
; ../../tipos_constantes_pkg/retardos_pkg.vhd                                                                               ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/retardos_pkg.vhd                                                                               ;         ;
; ../../tipos_constantes_pkg/procedimientos_controlador_pkg.vhd                                                             ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/procedimientos_controlador_pkg.vhd                                                             ;         ;
; ../../tipos_constantes_pkg/param_disenyo_pkg.vhd                                                                          ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/param_disenyo_pkg.vhd                                                                          ;         ;
; ../../tipos_constantes_pkg/controlador_pkg.vhd                                                                            ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/controlador_pkg.vhd                                                                            ;         ;
; ../../tipos_constantes_pkg/campo_ET_pkg.vhd                                                                               ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/campo_ET_pkg.vhd                                                                               ;         ;
; ../../tipos_constantes_pkg/campo_EST_pkg.vhd                                                                              ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/campo_EST_pkg.vhd                                                                              ;         ;
; ../../tipos_constantes_pkg/campo_DAT_pkg.vhd                                                                              ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/campo_DAT_pkg.vhd                                                                              ;         ;
; ../../tipos_constantes_pkg/camino_dat_pkg.vhd                                                                             ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/camino_dat_pkg.vhd                                                                             ;         ;
; ../../tipos_constantes_pkg/acciones_pkg.vhd                                                                               ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/acciones_pkg.vhd                                                                               ;         ;
; ../../tipos_constantes_pkg/peticiones_cache_pkg.vhd                                                                       ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/tipos_constantes_pkg/peticiones_cache_pkg.vhd                                                                       ;         ;
; jerarquia.vhd                                                                                                             ; yes             ; User VHDL File  ; C:/Users/elmip/OneDrive/Escritorio/repos/tfg/Proyecto/cache_bloqueante/Jerarquia/Quartus/jerarquia.vhd                                                                                     ;         ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 39               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; reloj~input      ;
; Maximum fan-out          ; 160              ;
; Total fan-out            ; 1158             ;
; Average fan-out          ; 2.82             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |jerarquia                                              ; 172 (0)           ; 160 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 39   ; 0            ; |jerarquia                                                                                                                                                                                           ; work         ;
;    |interface_cache_con_bus:cache_bloqueante|           ; 172 (0)           ; 157 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante                                                                                                                                                  ; work         ;
;       |cache_con_interface_proc:cach|                   ; 172 (0)           ; 155 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach                                                                                                                    ; work         ;
;          |ensamblado_cache:cache|                       ; 155 (0)           ; 139 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache                                                                                             ; work         ;
;             |camino_datos:camino_datos_cache|           ; 112 (0)           ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache                                                             ; work         ;
;                |ensamblado_etiquetas:etiquetas|         ; 92 (21)           ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_etiquetas:etiquetas                              ; work         ;
;                   |memoria_ET:memoria_etiquetas|        ; 71 (71)           ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_etiquetas:etiquetas|memoria_ET:memoria_etiquetas ; work         ;
;                |memoria_EST:estado|                     ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|memoria_EST:estado                                          ; work         ;
;             |controlador:controlador_cache|             ; 43 (43)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache                                                               ; work         ;
;          |interface_proc_cache:inter_Pr_ca|             ; 17 (1)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca                                                                                   ; work         ;
;             |mux_pet:muxpet|                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|mux_pet:muxpet                                                                    ; work         ;
;             |registro_pet:regpet|                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|registro_pet:regpet                                                               ; work         ;
;       |interface_cache_bus_control:inter_Pr_BUS_CON|    ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|interface_cache_bus_control:inter_Pr_BUS_CON                                                                                                     ; work         ;
;          |RegControl_pet:reg_pet_cntl|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|interface_cache_bus_control:inter_Pr_BUS_CON|RegControl_pet:reg_pet_cntl                                                                         ; work         ;
;          |RegControl_resp:reg_resp_cntl|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|interface_cache_con_bus:cache_bloqueante|interface_cache_bus_control:inter_Pr_BUS_CON|RegControl_resp:reg_resp_cntl                                                                       ; work         ;
;    |memoria_con_interface_bus:memoria|                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|memoria_con_interface_bus:memoria                                                                                                                                                         ; work         ;
;       |ensamblado_memoria:memoria|                      ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|memoria_con_interface_bus:memoria|ensamblado_memoria:memoria                                                                                                                              ; work         ;
;          |Reg_ControladorMem:registro_controlador|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|memoria_con_interface_bus:memoria|ensamblado_memoria:memoria|Reg_ControladorMem:registro_controlador                                                                                      ; work         ;
;       |interface_mem_bus_control:inter_mem_bus_control| ; 0 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|memoria_con_interface_bus:memoria|interface_mem_bus_control:inter_mem_bus_control                                                                                                         ; work         ;
;          |RegControl_pet:reg_m_pet_cntl|                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|memoria_con_interface_bus:memoria|interface_mem_bus_control:inter_mem_bus_control|RegControl_pet:reg_m_pet_cntl                                                                           ; work         ;
;          |RegControl_resp:reg_m_resp_cntl|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |jerarquia|memoria_con_interface_bus:memoria|interface_mem_bus_control:inter_mem_bus_control|RegControl_resp:reg_m_resp_cntl                                                                         ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache|\reg_estado:v_estado                                                                                                                                                                                                                         ;
+-----------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+--------------------------+-----------------------------+--------------------------+----------------------------+--------------------------+---------------------------+
; Name                        ; \reg_estado:v_estado.ESC ; \reg_estado:v_estado.ESB ; \reg_estado:v_estado.ESPE ; \reg_estado:v_estado.PEX ; \reg_estado:v_estado.LVIC ; \reg_estado:v_estado.ESPL ; \reg_estado:v_estado.PBL ; \reg_estado:v_estado.LEC ; \reg_estado:v_estado.ESCINI ; \reg_estado:v_estado.INI ; \reg_estado:v_estado.CMPET ; \reg_estado:v_estado.DES ; \reg_estado:v_estado.DES0 ;
+-----------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+--------------------------+-----------------------------+--------------------------+----------------------------+--------------------------+---------------------------+
; \reg_estado:v_estado.DES0   ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 0                         ;
; \reg_estado:v_estado.DES    ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 1                        ; 1                         ;
; \reg_estado:v_estado.CMPET  ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 1                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.INI    ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 1                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.ESCINI ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 1                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.LEC    ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 1                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.PBL    ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 1                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.ESPL   ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 1                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.LVIC   ; 0                        ; 0                        ; 0                         ; 0                        ; 1                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.PEX    ; 0                        ; 0                        ; 0                         ; 1                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.ESPE   ; 0                        ; 0                        ; 1                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.ESB    ; 0                        ; 1                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
; \reg_estado:v_estado.ESC    ; 1                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                        ; 0                           ; 0                        ; 0                          ; 0                        ; 1                         ;
+-----------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+--------------------------+-----------------------------+--------------------------+----------------------------+--------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|registro_pet:regpet|s.acc ; Stuck at VCC due to stuck port data_in ;
; interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|registro_pet:regpet|s.ini ; Lost fanout                            ;
; Total Number of Removed Registers = 2                                                                                             ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|registro_pet:regpet|s.acc ; Stuck at VCC              ; interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|registro_pet:regpet|s.ini ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 160   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache|v_s_control                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache|\logica_prx_estado:v_estado.INI ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache|\logica_prx_estado:v_estado.PBL ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |jerarquia|interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache|\logica_prx_estado:v_estado.LEC ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------+
; pet_m.m_acc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface_cache_con_bus:cache_bloqueante"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; resp_cache ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 05 10:17:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jerarquia -c jerarquia
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/controlador/codigo/controlador.vhd
    Info (12022): Found design unit 1: controlador-comportamiento
    Info (12023): Found entity 1: controlador
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/camino_de_datos/componentes/campo_etiquetas/m_etiquetas/memoria_et.vhd
    Info (12022): Found design unit 1: memoria_ET-comportamiento
    Info (12023): Found entity 1: memoria_ET
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/ensamblado_etiquetas.vhd
    Info (12022): Found design unit 1: ensamblado_etiquetas-estructura
    Info (12023): Found entity 1: ensamblado_etiquetas
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/camino_de_datos/componentes/campo_estado/m_estado/memoria_est.vhd
    Info (12022): Found design unit 1: memoria_EST-comportamiento
    Info (12023): Found entity 1: memoria_EST
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/camino_de_datos/componentes/campo_datos/m_datos/memoria_dat.vhd
    Info (12022): Found design unit 1: memoria_DAT-comportamiento
    Info (12023): Found entity 1: memoria_DAT
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/camino_de_datos/componentes/campo_datos/ensamblado/ensamblado_datos.vhd
    Info (12022): Found design unit 1: ensamblado_datos-estructura
    Info (12023): Found entity 1: ensamblado_datos
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/camino_de_datos/quartus/camino_datos.vhd
    Info (12022): Found design unit 1: camino_datos-estructura
    Info (12023): Found entity 1: camino_datos
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/cache/ensamblado/ensamblado_cache.vhd
    Info (12022): Found design unit 1: ensamblado_cache-estructura
    Info (12023): Found entity 1: ensamblado_cache
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/registros/regdatos_resp.vhd
    Info (12022): Found design unit 1: RegDatos_resp-comportamiento
    Info (12023): Found entity 1: RegDatos_resp
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/registros/regdatos_pet.vhd
    Info (12022): Found design unit 1: RegDatos_pet-comportamiento
    Info (12023): Found entity 1: RegDatos_pet
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/registros/regcontrol_resp.vhd
    Info (12022): Found design unit 1: RegControl_resp-comportamiento
    Info (12023): Found entity 1: RegControl_resp
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/registros/regcontrol_pet.vhd
    Info (12022): Found design unit 1: RegControl_pet-comportamiento
    Info (12023): Found entity 1: RegControl_pet
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/interfaces/interface_mem_bus_datos.vhd
    Info (12022): Found design unit 1: interface_mem_bus_datos-estructural
    Info (12023): Found entity 1: interface_mem_bus_datos
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/interfaces/interface_mem_bus_control.vhd
    Info (12022): Found design unit 1: interface_mem_bus_control-estructural
    Info (12023): Found entity 1: interface_mem_bus_control
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/interfaces/interface_cache_bus_info.vhd
    Info (12022): Found design unit 1: interface_cache_bus_info-estruc
    Info (12023): Found entity 1: interface_cache_bus_info
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/interfaces/interface_cache_bus_control.vhd
    Info (12022): Found design unit 1: interface_cache_bus_control-estruc
    Info (12023): Found entity 1: interface_cache_bus_control
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/bus/componentes_interfaces_bus_pkg.vhd
    Info (12022): Found design unit 1: componentes_interfaces_bus_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/ensamblado_con_interface_proc/registro_pet.vhd
    Info (12022): Found design unit 1: registro_pet-compor
    Info (12023): Found entity 1: registro_pet
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/ensamblado_con_interface_proc/mux_pet.vhd
    Info (12022): Found design unit 1: mux_pet-compor
    Info (12023): Found entity 1: mux_pet
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/ensamblado_con_interface_proc/interface_proc_cache.vhd
    Info (12022): Found design unit 1: interface_proc_cache-estruc
    Info (12023): Found entity 1: interface_proc_cache
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_proc_cache/ensamblado_con_interface_proc/cache_con_interface_proc.vhd
    Info (12022): Found design unit 1: cache_con_interface_proc-estructura
    Info (12023): Found entity 1: cache_con_interface_proc
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/cache_l1/interface_cache_bus/interface_cache_con_bus.vhd
    Info (12022): Found design unit 1: interface_cache_con_bus-estructural
    Info (12023): Found entity 1: interface_cache_con_bus
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/memoria/memoria_principal/reg_controladormem.vhd
    Info (12022): Found design unit 1: Reg_ControladorMem-comportamiento
    Info (12023): Found entity 1: Reg_ControladorMem
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/memoria/memoria_principal/memory.vhd
    Info (12022): Found design unit 1: memory-comportamiento
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/memoria/memoria_principal/ensamblado_memoria.vhd
    Info (12022): Found design unit 1: ensamblado_memoria-estructural
    Info (12023): Found entity 1: ensamblado_memoria
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/memoria/memoria_principal/controlador_mem.vhd
    Info (12022): Found design unit 1: controlador_mem-comportamiento
    Info (12023): Found entity 1: controlador_mem
Info (12021): Found 2 design units, including 1 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/memoria/memoria_con_interface_bus/memoria_con_interface_bus.vhd
    Info (12022): Found design unit 1: memoria_con_interface_bus-estructural
    Info (12023): Found entity 1: memoria_con_interface_bus
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/retardos_pkg.vhd
    Info (12022): Found design unit 1: retardos_pkg
Info (12021): Found 2 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/procedimientos_controlador_pkg.vhd
    Info (12022): Found design unit 1: procedimientos_controlador_pkg
    Info (12022): Found design unit 2: procedimientos_controlador_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/param_disenyo_pkg.vhd
    Info (12022): Found design unit 1: param_disenyo_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/controlador_pkg.vhd
    Info (12022): Found design unit 1: controlador_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/campo_et_pkg.vhd
    Info (12022): Found design unit 1: campo_ET_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/campo_est_pkg.vhd
    Info (12022): Found design unit 1: campo_EST_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/campo_dat_pkg.vhd
    Info (12022): Found design unit 1: campo_DAT_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/camino_dat_pkg.vhd
    Info (12022): Found design unit 1: camino_dat_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/acciones_pkg.vhd
    Info (12022): Found design unit 1: acciones_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /users/elmip/onedrive/escritorio/repos/tfg/proyecto/cache_bloqueante/tipos_constantes_pkg/peticiones_cache_pkg.vhd
    Info (12022): Found design unit 1: peticiones_cache_pkg
Info (12021): Found 2 design units, including 1 entities, in source file jerarquia.vhd
    Info (12022): Found design unit 1: jerarquia-esctructural
    Info (12023): Found entity 1: jerarquia
Info (12127): Elaborating entity "jerarquia" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at jerarquia.vhd(11): used implicit default value for signal "resp_cache" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "interface_cache_con_bus" for hierarchy "interface_cache_con_bus:cache_bloqueante"
Info (12128): Elaborating entity "cache_con_interface_proc" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach"
Info (12128): Elaborating entity "interface_proc_cache" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca"
Info (12128): Elaborating entity "registro_pet" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|registro_pet:regpet"
Info (12128): Elaborating entity "mux_pet" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|interface_proc_cache:inter_Pr_ca|mux_pet:muxpet"
Info (12128): Elaborating entity "ensamblado_cache" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache"
Info (12128): Elaborating entity "camino_datos" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache"
Info (12128): Elaborating entity "ensamblado_etiquetas" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_etiquetas:etiquetas"
Info (12128): Elaborating entity "memoria_ET" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_etiquetas:etiquetas|memoria_ET:memoria_etiquetas"
Info (12128): Elaborating entity "memoria_EST" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|memoria_EST:estado"
Info (12128): Elaborating entity "ensamblado_datos" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_datos:datos"
Info (12128): Elaborating entity "memoria_DAT" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_datos:datos|memoria_DAT:memoria_datos"
Info (12128): Elaborating entity "controlador" for hierarchy "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|controlador:controlador_cache"
Info (12128): Elaborating entity "interface_cache_bus_info" for hierarchy "interface_cache_con_bus:cache_bloqueante|interface_cache_bus_info:inter_Pr_BUS_IN"
Info (12128): Elaborating entity "RegDatos_pet" for hierarchy "interface_cache_con_bus:cache_bloqueante|interface_cache_bus_info:inter_Pr_BUS_IN|RegDatos_pet:reg_pet_info"
Info (12128): Elaborating entity "RegDatos_resp" for hierarchy "interface_cache_con_bus:cache_bloqueante|interface_cache_bus_info:inter_Pr_BUS_IN|RegDatos_resp:reg_resp_mdato"
Info (12128): Elaborating entity "interface_cache_bus_control" for hierarchy "interface_cache_con_bus:cache_bloqueante|interface_cache_bus_control:inter_Pr_BUS_CON"
Info (12128): Elaborating entity "RegControl_pet" for hierarchy "interface_cache_con_bus:cache_bloqueante|interface_cache_bus_control:inter_Pr_BUS_CON|RegControl_pet:reg_pet_cntl"
Info (12128): Elaborating entity "RegControl_resp" for hierarchy "interface_cache_con_bus:cache_bloqueante|interface_cache_bus_control:inter_Pr_BUS_CON|RegControl_resp:reg_resp_cntl"
Info (12128): Elaborating entity "memoria_con_interface_bus" for hierarchy "memoria_con_interface_bus:memoria"
Info (12128): Elaborating entity "interface_mem_bus_datos" for hierarchy "memoria_con_interface_bus:memoria|interface_mem_bus_datos:inter_mem_bus_datos"
Info (12128): Elaborating entity "interface_mem_bus_control" for hierarchy "memoria_con_interface_bus:memoria|interface_mem_bus_control:inter_mem_bus_control"
Info (12128): Elaborating entity "ensamblado_memoria" for hierarchy "memoria_con_interface_bus:memoria|ensamblado_memoria:memoria"
Info (12128): Elaborating entity "Reg_ControladorMem" for hierarchy "memoria_con_interface_bus:memoria|ensamblado_memoria:memoria|Reg_ControladorMem:registro_controlador"
Info (12128): Elaborating entity "controlador_mem" for hierarchy "memoria_con_interface_bus:memoria|ensamblado_memoria:memoria|controlador_mem:controlador"
Info (12128): Elaborating entity "memory" for hierarchy "memoria_con_interface_bus:memoria|ensamblado_memoria:memoria|memory:memoria"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|ensamblado_etiquetas:etiquetas|memoria_ET:memoria_etiquetas|campo_etiquetas" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "interface_cache_con_bus:cache_bloqueante|cache_con_interface_proc:cach|ensamblado_cache:cache|camino_datos:camino_datos_cache|memoria_EST:estado|campo_estado" is uninferred due to inappropriate RAM size
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "resp_cache.valido" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[0]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[1]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[2]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[3]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[4]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[5]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[6]" is stuck at GND
    Warning (13410): Pin "resp_cache.dato_leido[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[0]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[1]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[2]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[3]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[4]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[5]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[6]"
    Warning (15610): No output dependent on input pin "pet_proc.dato_escribir[7]"
    Warning (15610): No output dependent on input pin "pet_proc.dir[0]"
Info (21057): Implemented 345 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 306 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Tue Mar 05 10:17:19 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


