
## define_module
    define module like systemverilog, include port, parameter

## module_with_package
    define module with package

## module_with_interface
    define interface in module

## top_module 
    define hdl top module with xdc

## hdl_sdl_instance
    instance of hdl and sdl

## generate
    examples for generate

## logic_combin
    combin logic by (>>, <<)

## itegration
    powerful!!! Itegrative design