\BOOKMARK [0][-]{chapter.1}{Laboratorio 1: Power Estimation: probabilistic techniques}{}% 1
\BOOKMARK [1][-]{section.1.1}{Probability and Activity Calculation: Simple Logic Gates}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Probability and Activity Calculation: Half and full adder}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{RCA synthesis and power analysis}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{A simple MUX: glitch generation and propagation}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{Probability and Activity Calculation: Syncronous Counter}{chapter.1}% 6
\BOOKMARK [0][-]{chapter.2}{Laboratorio 2: FSM State Assignment and VHDL Synthesis}{}% 7
\BOOKMARK [1][-]{section.2.1}{FSM State Assignment}{chapter.2}% 8
\BOOKMARK [1][-]{section.2.2}{VHDL synthesis}{chapter.2}% 9
\BOOKMARK [0][-]{chapter.3}{Laboratorio 3: Clock gating, pipelining and parallelizing}{}% 10
\BOOKMARK [1][-]{section.3.1}{A first approach to clock gating}{chapter.3}% 11
\BOOKMARK [1][-]{section.3.2}{Clock Gating for a complex circuit}{chapter.3}% 12
\BOOKMARK [0][-]{chapter.4}{Laboratorio 4: Bus Encoding}{}% 13
\BOOKMARK [1][-]{section.4.1}{Simulation}{chapter.4}% 14
\BOOKMARK [2][-]{subsection.4.1.1}{Non-encoded}{section.4.1}% 15
\BOOKMARK [2][-]{subsection.4.1.2}{Bus-invert technique, Transition based technique, Gray technique}{section.4.1}% 16
\BOOKMARK [2][-]{subsection.4.1.3}{T0 techinque}{section.4.1}% 17
\BOOKMARK [2][-]{subsection.4.1.4}{Confronto tra le tecniche}{section.4.1}% 18
\BOOKMARK [1][-]{section.4.2}{Synthesis}{chapter.4}% 19
\BOOKMARK [0][-]{chapter.5}{Laboratorio 5: Leakage: using spice for characterizing cells and pen\046paper for memory organization}{}% 20
\BOOKMARK [1][-]{section.5.1}{Characterizing a library gate}{chapter.5}% 21
\BOOKMARK [1][-]{section.5.2}{Characterizing a gate for output load}{chapter.5}% 22
\BOOKMARK [1][-]{section.5.3}{Comparing different gate sizing}{chapter.5}% 23
